-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/16/2021 01:17:54"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ProjFinal_demo IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(0 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END ProjFinal_demo;

-- Design Ports Information
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ProjFinal_demo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \debounce1|Add0~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \debounce1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debounce1|s_dirtyIn~q\ : std_logic;
SIGNAL \debounce1|s_previousIn~q\ : std_logic;
SIGNAL \debounce1|Add0~1\ : std_logic;
SIGNAL \debounce1|Add0~2_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[7]~2_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[7]~3_combout\ : std_logic;
SIGNAL \debounce1|Add0~3\ : std_logic;
SIGNAL \debounce1|Add0~4_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debounce1|Add0~5\ : std_logic;
SIGNAL \debounce1|Add0~6_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debounce1|Add0~7\ : std_logic;
SIGNAL \debounce1|Add0~8_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debounce1|Add0~9\ : std_logic;
SIGNAL \debounce1|Add0~10_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \debounce1|Add0~11\ : std_logic;
SIGNAL \debounce1|Add0~12_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~4_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~0_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~1_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~2_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~3_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~5_combout\ : std_logic;
SIGNAL \debounce1|LessThan0~6_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[7]~0_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \debounce1|Add0~13\ : std_logic;
SIGNAL \debounce1|Add0~14_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debounce1|Add0~15\ : std_logic;
SIGNAL \debounce1|Add0~16_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debounce1|Add0~17\ : std_logic;
SIGNAL \debounce1|Add0~18_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debounce1|Add0~19\ : std_logic;
SIGNAL \debounce1|Add0~20_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debounce1|Add0~21\ : std_logic;
SIGNAL \debounce1|Add0~22_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debounce1|Add0~23\ : std_logic;
SIGNAL \debounce1|Add0~24_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \debounce1|Add0~25\ : std_logic;
SIGNAL \debounce1|Add0~26_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debounce1|Add0~27\ : std_logic;
SIGNAL \debounce1|Add0~28_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debounce1|Add0~29\ : std_logic;
SIGNAL \debounce1|Add0~30_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \debounce1|Add0~31\ : std_logic;
SIGNAL \debounce1|Add0~32_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debounce1|Add0~33\ : std_logic;
SIGNAL \debounce1|Add0~34_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debounce1|Add0~35\ : std_logic;
SIGNAL \debounce1|Add0~36_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \debounce1|Add0~37\ : std_logic;
SIGNAL \debounce1|Add0~38_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \debounce1|Add0~39\ : std_logic;
SIGNAL \debounce1|Add0~40_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \debounce1|Add0~41\ : std_logic;
SIGNAL \debounce1|Add0~42_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \debounce1|Add0~43\ : std_logic;
SIGNAL \debounce1|Add0~44_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt[7]~4_combout\ : std_logic;
SIGNAL \debounce1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debounce1|s_pulsedOut~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \debounce2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debounce2|s_dirtyIn~q\ : std_logic;
SIGNAL \debounce2|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \debounce2|s_previousIn~q\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~3_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~0_combout\ : std_logic;
SIGNAL \debounce2|Add0~9\ : std_logic;
SIGNAL \debounce2|Add0~10_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \debounce2|Add0~11\ : std_logic;
SIGNAL \debounce2|Add0~12_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \debounce2|Add0~13\ : std_logic;
SIGNAL \debounce2|Add0~14_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debounce2|Add0~15\ : std_logic;
SIGNAL \debounce2|Add0~16_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debounce2|Add0~17\ : std_logic;
SIGNAL \debounce2|Add0~18_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debounce2|Add0~19\ : std_logic;
SIGNAL \debounce2|Add0~20_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debounce2|Add0~21\ : std_logic;
SIGNAL \debounce2|Add0~22_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debounce2|Add0~23\ : std_logic;
SIGNAL \debounce2|Add0~24_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \debounce2|Add0~25\ : std_logic;
SIGNAL \debounce2|Add0~26_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debounce2|Add0~27\ : std_logic;
SIGNAL \debounce2|Add0~28_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debounce2|Add0~29\ : std_logic;
SIGNAL \debounce2|Add0~30_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \debounce2|Add0~31\ : std_logic;
SIGNAL \debounce2|Add0~32_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debounce2|Add0~33\ : std_logic;
SIGNAL \debounce2|Add0~34_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debounce2|Add0~35\ : std_logic;
SIGNAL \debounce2|Add0~36_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \debounce2|Add0~37\ : std_logic;
SIGNAL \debounce2|Add0~38_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \debounce2|Add0~39\ : std_logic;
SIGNAL \debounce2|Add0~40_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \debounce2|Add0~41\ : std_logic;
SIGNAL \debounce2|Add0~42_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~4_combout\ : std_logic;
SIGNAL \debounce2|Add0~0_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~0_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~1_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~2_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~3_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~5_combout\ : std_logic;
SIGNAL \debounce2|LessThan0~6_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~4_combout\ : std_logic;
SIGNAL \debounce2|Add0~1\ : std_logic;
SIGNAL \debounce2|Add0~2_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \debounce2|Add0~3\ : std_logic;
SIGNAL \debounce2|Add0~4_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debounce2|Add0~5\ : std_logic;
SIGNAL \debounce2|Add0~6_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debounce2|Add0~7\ : std_logic;
SIGNAL \debounce2|Add0~8_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~2_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \debounce2|Add0~43\ : std_logic;
SIGNAL \debounce2|Add0~44_combout\ : std_logic;
SIGNAL \debounce2|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debounce2|s_pulsedOut~q\ : std_logic;
SIGNAL \main_fsm|Selector103~2_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[0]~10_combout\ : std_logic;
SIGNAL \main_fsm|Add0~0_combout\ : std_logic;
SIGNAL \main_fsm|count~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \s_SW0~feeder_combout\ : std_logic;
SIGNAL \s_SW0~q\ : std_logic;
SIGNAL \main_fsm|s_State~23_combout\ : std_logic;
SIGNAL \main_fsm|s_State.start~q\ : std_logic;
SIGNAL \main_fsm|count[0]~1_combout\ : std_logic;
SIGNAL \main_fsm|Add0~1\ : std_logic;
SIGNAL \main_fsm|Add0~2_combout\ : std_logic;
SIGNAL \main_fsm|Add0~3\ : std_logic;
SIGNAL \main_fsm|Add0~4_combout\ : std_logic;
SIGNAL \main_fsm|Add0~5\ : std_logic;
SIGNAL \main_fsm|Add0~6_combout\ : std_logic;
SIGNAL \main_fsm|Add0~7\ : std_logic;
SIGNAL \main_fsm|Add0~8_combout\ : std_logic;
SIGNAL \main_fsm|Add0~9\ : std_logic;
SIGNAL \main_fsm|Add0~10_combout\ : std_logic;
SIGNAL \main_fsm|Add0~11\ : std_logic;
SIGNAL \main_fsm|Add0~12_combout\ : std_logic;
SIGNAL \main_fsm|Add0~13\ : std_logic;
SIGNAL \main_fsm|Add0~14_combout\ : std_logic;
SIGNAL \main_fsm|Add0~15\ : std_logic;
SIGNAL \main_fsm|Add0~16_combout\ : std_logic;
SIGNAL \main_fsm|count~2_combout\ : std_logic;
SIGNAL \main_fsm|Add0~17\ : std_logic;
SIGNAL \main_fsm|Add0~18_combout\ : std_logic;
SIGNAL \main_fsm|Add0~19\ : std_logic;
SIGNAL \main_fsm|Add0~20_combout\ : std_logic;
SIGNAL \main_fsm|count~3_combout\ : std_logic;
SIGNAL \main_fsm|Add0~21\ : std_logic;
SIGNAL \main_fsm|Add0~22_combout\ : std_logic;
SIGNAL \main_fsm|Add0~23\ : std_logic;
SIGNAL \main_fsm|Add0~24_combout\ : std_logic;
SIGNAL \main_fsm|Add0~25\ : std_logic;
SIGNAL \main_fsm|Add0~26_combout\ : std_logic;
SIGNAL \main_fsm|count~4_combout\ : std_logic;
SIGNAL \main_fsm|Add0~27\ : std_logic;
SIGNAL \main_fsm|Add0~28_combout\ : std_logic;
SIGNAL \main_fsm|count~5_combout\ : std_logic;
SIGNAL \main_fsm|Add0~29\ : std_logic;
SIGNAL \main_fsm|Add0~30_combout\ : std_logic;
SIGNAL \main_fsm|Add0~31\ : std_logic;
SIGNAL \main_fsm|Add0~32_combout\ : std_logic;
SIGNAL \main_fsm|count~6_combout\ : std_logic;
SIGNAL \main_fsm|Add0~33\ : std_logic;
SIGNAL \main_fsm|Add0~34_combout\ : std_logic;
SIGNAL \main_fsm|Add0~35\ : std_logic;
SIGNAL \main_fsm|Add0~36_combout\ : std_logic;
SIGNAL \main_fsm|count~7_combout\ : std_logic;
SIGNAL \main_fsm|Add0~37\ : std_logic;
SIGNAL \main_fsm|Add0~38_combout\ : std_logic;
SIGNAL \main_fsm|count~8_combout\ : std_logic;
SIGNAL \main_fsm|Add0~39\ : std_logic;
SIGNAL \main_fsm|Add0~40_combout\ : std_logic;
SIGNAL \main_fsm|Add0~41\ : std_logic;
SIGNAL \main_fsm|Add0~42_combout\ : std_logic;
SIGNAL \main_fsm|Add0~43\ : std_logic;
SIGNAL \main_fsm|Add0~44_combout\ : std_logic;
SIGNAL \main_fsm|count~9_combout\ : std_logic;
SIGNAL \main_fsm|Add0~45\ : std_logic;
SIGNAL \main_fsm|Add0~46_combout\ : std_logic;
SIGNAL \main_fsm|count~10_combout\ : std_logic;
SIGNAL \main_fsm|Add0~47\ : std_logic;
SIGNAL \main_fsm|Add0~48_combout\ : std_logic;
SIGNAL \main_fsm|count~11_combout\ : std_logic;
SIGNAL \main_fsm|Add0~49\ : std_logic;
SIGNAL \main_fsm|Add0~50_combout\ : std_logic;
SIGNAL \main_fsm|Add0~51\ : std_logic;
SIGNAL \main_fsm|Add0~52_combout\ : std_logic;
SIGNAL \main_fsm|count~12_combout\ : std_logic;
SIGNAL \main_fsm|Add0~53\ : std_logic;
SIGNAL \main_fsm|Add0~54_combout\ : std_logic;
SIGNAL \main_fsm|count~13_combout\ : std_logic;
SIGNAL \main_fsm|Add0~55\ : std_logic;
SIGNAL \main_fsm|Add0~56_combout\ : std_logic;
SIGNAL \main_fsm|count~14_combout\ : std_logic;
SIGNAL \main_fsm|Add0~57\ : std_logic;
SIGNAL \main_fsm|Add0~58_combout\ : std_logic;
SIGNAL \main_fsm|Add0~59\ : std_logic;
SIGNAL \main_fsm|Add0~60_combout\ : std_logic;
SIGNAL \main_fsm|Add0~61\ : std_logic;
SIGNAL \main_fsm|Add0~62_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~8_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~7_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~9_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~6_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~3_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~1_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~0_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~2_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~4_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~5_combout\ : std_logic;
SIGNAL \main_fsm|Equal0~10_combout\ : std_logic;
SIGNAL \debounce3|Add0~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \debounce3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debounce3|s_dirtyIn~q\ : std_logic;
SIGNAL \debounce3|s_previousIn~q\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[21]~2_combout\ : std_logic;
SIGNAL \debounce3|Add0~5\ : std_logic;
SIGNAL \debounce3|Add0~6_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debounce3|Add0~37\ : std_logic;
SIGNAL \debounce3|Add0~38_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debounce3|Add0~39\ : std_logic;
SIGNAL \debounce3|Add0~40_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debounce3|Add0~41\ : std_logic;
SIGNAL \debounce3|Add0~42_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[21]~29_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[21]~4_combout\ : std_logic;
SIGNAL \debounce3|Add0~7\ : std_logic;
SIGNAL \debounce3|Add0~8_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debounce3|Add0~9\ : std_logic;
SIGNAL \debounce3|Add0~10_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debounce3|Add0~11\ : std_logic;
SIGNAL \debounce3|Add0~12_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debounce3|Add0~13\ : std_logic;
SIGNAL \debounce3|Add0~14_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debounce3|Add0~15\ : std_logic;
SIGNAL \debounce3|Add0~16_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debounce3|Add0~17\ : std_logic;
SIGNAL \debounce3|Add0~18_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debounce3|Add0~19\ : std_logic;
SIGNAL \debounce3|Add0~20_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debounce3|Add0~21\ : std_logic;
SIGNAL \debounce3|Add0~22_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debounce3|Add0~23\ : std_logic;
SIGNAL \debounce3|Add0~24_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debounce3|Add0~25\ : std_logic;
SIGNAL \debounce3|Add0~26_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debounce3|Add0~27\ : std_logic;
SIGNAL \debounce3|Add0~28_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debounce3|Add0~29\ : std_logic;
SIGNAL \debounce3|Add0~30_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debounce3|Add0~31\ : std_logic;
SIGNAL \debounce3|Add0~32_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debounce3|Add0~33\ : std_logic;
SIGNAL \debounce3|Add0~34_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debounce3|Add0~35\ : std_logic;
SIGNAL \debounce3|Add0~36_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~0_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~1_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~2_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~3_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~4_combout\ : std_logic;
SIGNAL \debounce3|LessThan0~5_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debounce3|Add0~43\ : std_logic;
SIGNAL \debounce3|Add0~44_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt[21]~5_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debounce3|Add0~1\ : std_logic;
SIGNAL \debounce3|Add0~2_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debounce3|Add0~3\ : std_logic;
SIGNAL \debounce3|Add0~4_combout\ : std_logic;
SIGNAL \debounce3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debounce3|s_pulsedOut~q\ : std_logic;
SIGNAL \main_fsm|Selector99~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \debounce0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debounce0|s_dirtyIn~q\ : std_logic;
SIGNAL \debounce0|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \debounce0|s_previousIn~q\ : std_logic;
SIGNAL \debounce0|Add0~0_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[0]~29_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[0]~4_combout\ : std_logic;
SIGNAL \debounce0|Add0~15\ : std_logic;
SIGNAL \debounce0|Add0~16_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~1_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~2_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~3_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~0_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~4_combout\ : std_logic;
SIGNAL \debounce0|LessThan0~5_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[0]~2_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debounce0|Add0~17\ : std_logic;
SIGNAL \debounce0|Add0~18_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debounce0|Add0~19\ : std_logic;
SIGNAL \debounce0|Add0~20_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debounce0|Add0~21\ : std_logic;
SIGNAL \debounce0|Add0~22_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debounce0|Add0~23\ : std_logic;
SIGNAL \debounce0|Add0~24_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debounce0|Add0~25\ : std_logic;
SIGNAL \debounce0|Add0~26_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debounce0|Add0~27\ : std_logic;
SIGNAL \debounce0|Add0~28_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debounce0|Add0~29\ : std_logic;
SIGNAL \debounce0|Add0~30_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debounce0|Add0~31\ : std_logic;
SIGNAL \debounce0|Add0~32_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debounce0|Add0~33\ : std_logic;
SIGNAL \debounce0|Add0~34_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debounce0|Add0~35\ : std_logic;
SIGNAL \debounce0|Add0~36_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debounce0|Add0~37\ : std_logic;
SIGNAL \debounce0|Add0~38_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debounce0|Add0~39\ : std_logic;
SIGNAL \debounce0|Add0~40_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debounce0|Add0~41\ : std_logic;
SIGNAL \debounce0|Add0~42_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debounce0|Add0~43\ : std_logic;
SIGNAL \debounce0|Add0~44_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt[0]~5_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debounce0|Add0~1\ : std_logic;
SIGNAL \debounce0|Add0~2_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debounce0|Add0~3\ : std_logic;
SIGNAL \debounce0|Add0~4_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debounce0|Add0~5\ : std_logic;
SIGNAL \debounce0|Add0~6_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debounce0|Add0~7\ : std_logic;
SIGNAL \debounce0|Add0~8_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debounce0|Add0~9\ : std_logic;
SIGNAL \debounce0|Add0~10_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debounce0|Add0~11\ : std_logic;
SIGNAL \debounce0|Add0~12_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debounce0|Add0~13\ : std_logic;
SIGNAL \debounce0|Add0~14_combout\ : std_logic;
SIGNAL \debounce0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debounce0|s_pulsedOut~q\ : std_logic;
SIGNAL \main_fsm|Add5~64_combout\ : std_logic;
SIGNAL \main_fsm|Selector66~0_combout\ : std_logic;
SIGNAL \main_fsm|hi_var[9]~5_combout\ : std_logic;
SIGNAL \main_fsm|s_State~22_combout\ : std_logic;
SIGNAL \main_fsm|Selector35~5_combout\ : std_logic;
SIGNAL \main_fsm|Add5~0_combout\ : std_logic;
SIGNAL \main_fsm|Selector65~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~0_combout\ : std_logic;
SIGNAL \main_fsm|Selector97~0_combout\ : std_logic;
SIGNAL \main_fsm|hi_var[9]~4_combout\ : std_logic;
SIGNAL \main_fsm|Add1~0_combout\ : std_logic;
SIGNAL \main_fsm|Add2~1_cout\ : std_logic;
SIGNAL \main_fsm|Add2~2_combout\ : std_logic;
SIGNAL \main_fsm|mid_var[0]~1_combout\ : std_logic;
SIGNAL \main_fsm|WideOr4~0_combout\ : std_logic;
SIGNAL \main_fsm|Selector101~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.calc_mid~q\ : std_logic;
SIGNAL \main_fsm|s_State~24_combout\ : std_logic;
SIGNAL \main_fsm|Add3~1\ : std_logic;
SIGNAL \main_fsm|Add3~2_combout\ : std_logic;
SIGNAL \main_fsm|Selector96~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~1\ : std_logic;
SIGNAL \main_fsm|Add5~2_combout\ : std_logic;
SIGNAL \main_fsm|Selector64~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~1\ : std_logic;
SIGNAL \main_fsm|Add1~2_combout\ : std_logic;
SIGNAL \main_fsm|Add2~3\ : std_logic;
SIGNAL \main_fsm|Add2~4_combout\ : std_logic;
SIGNAL \main_fsm|Add3~3\ : std_logic;
SIGNAL \main_fsm|Add3~4_combout\ : std_logic;
SIGNAL \main_fsm|Selector95~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~3\ : std_logic;
SIGNAL \main_fsm|Add5~4_combout\ : std_logic;
SIGNAL \main_fsm|Selector63~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~3\ : std_logic;
SIGNAL \main_fsm|Add1~4_combout\ : std_logic;
SIGNAL \main_fsm|Add2~5\ : std_logic;
SIGNAL \main_fsm|Add2~6_combout\ : std_logic;
SIGNAL \main_fsm|Add5~5\ : std_logic;
SIGNAL \main_fsm|Add5~6_combout\ : std_logic;
SIGNAL \main_fsm|Selector62~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~5\ : std_logic;
SIGNAL \main_fsm|Add3~6_combout\ : std_logic;
SIGNAL \main_fsm|Selector94~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~5\ : std_logic;
SIGNAL \main_fsm|Add1~6_combout\ : std_logic;
SIGNAL \main_fsm|Add2~7\ : std_logic;
SIGNAL \main_fsm|Add2~8_combout\ : std_logic;
SIGNAL \main_fsm|Add5~7\ : std_logic;
SIGNAL \main_fsm|Add5~8_combout\ : std_logic;
SIGNAL \main_fsm|Selector61~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~7\ : std_logic;
SIGNAL \main_fsm|Add3~8_combout\ : std_logic;
SIGNAL \main_fsm|Selector93~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~7\ : std_logic;
SIGNAL \main_fsm|Add1~8_combout\ : std_logic;
SIGNAL \main_fsm|Add2~9\ : std_logic;
SIGNAL \main_fsm|Add2~10_combout\ : std_logic;
SIGNAL \main_fsm|Add5~9\ : std_logic;
SIGNAL \main_fsm|Add5~10_combout\ : std_logic;
SIGNAL \main_fsm|Selector60~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~9\ : std_logic;
SIGNAL \main_fsm|Add3~10_combout\ : std_logic;
SIGNAL \main_fsm|Selector92~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~9\ : std_logic;
SIGNAL \main_fsm|Add1~10_combout\ : std_logic;
SIGNAL \main_fsm|Add2~11\ : std_logic;
SIGNAL \main_fsm|Add2~12_combout\ : std_logic;
SIGNAL \main_fsm|Add3~11\ : std_logic;
SIGNAL \main_fsm|Add3~12_combout\ : std_logic;
SIGNAL \main_fsm|Selector91~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~11\ : std_logic;
SIGNAL \main_fsm|Add5~12_combout\ : std_logic;
SIGNAL \main_fsm|Selector59~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~11\ : std_logic;
SIGNAL \main_fsm|Add1~12_combout\ : std_logic;
SIGNAL \main_fsm|Add2~13\ : std_logic;
SIGNAL \main_fsm|Add2~14_combout\ : std_logic;
SIGNAL \main_fsm|Add5~13\ : std_logic;
SIGNAL \main_fsm|Add5~14_combout\ : std_logic;
SIGNAL \main_fsm|Selector58~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~13\ : std_logic;
SIGNAL \main_fsm|Add3~14_combout\ : std_logic;
SIGNAL \main_fsm|Selector90~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~13\ : std_logic;
SIGNAL \main_fsm|Add1~14_combout\ : std_logic;
SIGNAL \main_fsm|Add2~15\ : std_logic;
SIGNAL \main_fsm|Add2~16_combout\ : std_logic;
SIGNAL \main_fsm|Add5~15\ : std_logic;
SIGNAL \main_fsm|Add5~16_combout\ : std_logic;
SIGNAL \main_fsm|Selector57~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~15\ : std_logic;
SIGNAL \main_fsm|Add3~16_combout\ : std_logic;
SIGNAL \main_fsm|Selector89~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~15\ : std_logic;
SIGNAL \main_fsm|Add1~16_combout\ : std_logic;
SIGNAL \main_fsm|Add2~17\ : std_logic;
SIGNAL \main_fsm|Add2~18_combout\ : std_logic;
SIGNAL \main_fsm|Add3~17\ : std_logic;
SIGNAL \main_fsm|Add3~18_combout\ : std_logic;
SIGNAL \main_fsm|Selector88~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~17\ : std_logic;
SIGNAL \main_fsm|Add5~18_combout\ : std_logic;
SIGNAL \main_fsm|Selector56~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~17\ : std_logic;
SIGNAL \main_fsm|Add1~18_combout\ : std_logic;
SIGNAL \main_fsm|Add2~19\ : std_logic;
SIGNAL \main_fsm|Add2~20_combout\ : std_logic;
SIGNAL \main_fsm|Add5~19\ : std_logic;
SIGNAL \main_fsm|Add5~20_combout\ : std_logic;
SIGNAL \main_fsm|Selector55~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~19\ : std_logic;
SIGNAL \main_fsm|Add3~20_combout\ : std_logic;
SIGNAL \main_fsm|Selector87~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~19\ : std_logic;
SIGNAL \main_fsm|Add1~20_combout\ : std_logic;
SIGNAL \main_fsm|Add2~21\ : std_logic;
SIGNAL \main_fsm|Add2~22_combout\ : std_logic;
SIGNAL \main_fsm|Add3~21\ : std_logic;
SIGNAL \main_fsm|Add3~22_combout\ : std_logic;
SIGNAL \main_fsm|Selector86~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~21\ : std_logic;
SIGNAL \main_fsm|Add5~22_combout\ : std_logic;
SIGNAL \main_fsm|Selector54~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~21\ : std_logic;
SIGNAL \main_fsm|Add1~22_combout\ : std_logic;
SIGNAL \main_fsm|Add2~23\ : std_logic;
SIGNAL \main_fsm|Add2~24_combout\ : std_logic;
SIGNAL \main_fsm|Add5~23\ : std_logic;
SIGNAL \main_fsm|Add5~24_combout\ : std_logic;
SIGNAL \main_fsm|Selector53~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~23\ : std_logic;
SIGNAL \main_fsm|Add3~24_combout\ : std_logic;
SIGNAL \main_fsm|Selector85~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~23\ : std_logic;
SIGNAL \main_fsm|Add1~24_combout\ : std_logic;
SIGNAL \main_fsm|Add2~25\ : std_logic;
SIGNAL \main_fsm|Add2~26_combout\ : std_logic;
SIGNAL \main_fsm|Add3~25\ : std_logic;
SIGNAL \main_fsm|Add3~26_combout\ : std_logic;
SIGNAL \main_fsm|Selector84~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~25\ : std_logic;
SIGNAL \main_fsm|Add5~26_combout\ : std_logic;
SIGNAL \main_fsm|Selector52~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~25\ : std_logic;
SIGNAL \main_fsm|Add1~26_combout\ : std_logic;
SIGNAL \main_fsm|Add2~27\ : std_logic;
SIGNAL \main_fsm|Add2~28_combout\ : std_logic;
SIGNAL \main_fsm|Add3~27\ : std_logic;
SIGNAL \main_fsm|Add3~28_combout\ : std_logic;
SIGNAL \main_fsm|Selector83~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~27\ : std_logic;
SIGNAL \main_fsm|Add5~28_combout\ : std_logic;
SIGNAL \main_fsm|Selector51~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~27\ : std_logic;
SIGNAL \main_fsm|Add1~28_combout\ : std_logic;
SIGNAL \main_fsm|Add2~29\ : std_logic;
SIGNAL \main_fsm|Add2~30_combout\ : std_logic;
SIGNAL \main_fsm|Add5~29\ : std_logic;
SIGNAL \main_fsm|Add5~30_combout\ : std_logic;
SIGNAL \main_fsm|Selector50~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~29\ : std_logic;
SIGNAL \main_fsm|Add3~30_combout\ : std_logic;
SIGNAL \main_fsm|Selector82~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~29\ : std_logic;
SIGNAL \main_fsm|Add1~30_combout\ : std_logic;
SIGNAL \main_fsm|Add2~31\ : std_logic;
SIGNAL \main_fsm|Add2~32_combout\ : std_logic;
SIGNAL \main_fsm|Add5~31\ : std_logic;
SIGNAL \main_fsm|Add5~32_combout\ : std_logic;
SIGNAL \main_fsm|Selector49~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~31\ : std_logic;
SIGNAL \main_fsm|Add3~32_combout\ : std_logic;
SIGNAL \main_fsm|Selector81~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~31\ : std_logic;
SIGNAL \main_fsm|Add1~32_combout\ : std_logic;
SIGNAL \main_fsm|Add2~33\ : std_logic;
SIGNAL \main_fsm|Add2~34_combout\ : std_logic;
SIGNAL \main_fsm|Add3~33\ : std_logic;
SIGNAL \main_fsm|Add3~34_combout\ : std_logic;
SIGNAL \main_fsm|Selector80~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~33\ : std_logic;
SIGNAL \main_fsm|Add5~34_combout\ : std_logic;
SIGNAL \main_fsm|Selector48~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~33\ : std_logic;
SIGNAL \main_fsm|Add1~34_combout\ : std_logic;
SIGNAL \main_fsm|Add2~35\ : std_logic;
SIGNAL \main_fsm|Add2~36_combout\ : std_logic;
SIGNAL \main_fsm|Add3~35\ : std_logic;
SIGNAL \main_fsm|Add3~36_combout\ : std_logic;
SIGNAL \main_fsm|Selector79~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~35\ : std_logic;
SIGNAL \main_fsm|Add5~36_combout\ : std_logic;
SIGNAL \main_fsm|Selector47~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~35\ : std_logic;
SIGNAL \main_fsm|Add1~36_combout\ : std_logic;
SIGNAL \main_fsm|Add2~37\ : std_logic;
SIGNAL \main_fsm|Add2~38_combout\ : std_logic;
SIGNAL \main_fsm|Add5~37\ : std_logic;
SIGNAL \main_fsm|Add5~38_combout\ : std_logic;
SIGNAL \main_fsm|Selector46~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~37\ : std_logic;
SIGNAL \main_fsm|Add3~38_combout\ : std_logic;
SIGNAL \main_fsm|Selector78~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~37\ : std_logic;
SIGNAL \main_fsm|Add1~38_combout\ : std_logic;
SIGNAL \main_fsm|Add2~39\ : std_logic;
SIGNAL \main_fsm|Add2~40_combout\ : std_logic;
SIGNAL \main_fsm|Add3~39\ : std_logic;
SIGNAL \main_fsm|Add3~40_combout\ : std_logic;
SIGNAL \main_fsm|Selector77~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~39\ : std_logic;
SIGNAL \main_fsm|Add5~40_combout\ : std_logic;
SIGNAL \main_fsm|Selector45~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~39\ : std_logic;
SIGNAL \main_fsm|Add1~40_combout\ : std_logic;
SIGNAL \main_fsm|Add2~41\ : std_logic;
SIGNAL \main_fsm|Add2~42_combout\ : std_logic;
SIGNAL \main_fsm|Add3~41\ : std_logic;
SIGNAL \main_fsm|Add3~42_combout\ : std_logic;
SIGNAL \main_fsm|Selector76~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~41\ : std_logic;
SIGNAL \main_fsm|Add5~42_combout\ : std_logic;
SIGNAL \main_fsm|Selector44~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~41\ : std_logic;
SIGNAL \main_fsm|Add1~42_combout\ : std_logic;
SIGNAL \main_fsm|Add2~43\ : std_logic;
SIGNAL \main_fsm|Add2~44_combout\ : std_logic;
SIGNAL \main_fsm|Add3~43\ : std_logic;
SIGNAL \main_fsm|Add3~44_combout\ : std_logic;
SIGNAL \main_fsm|Selector75~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~43\ : std_logic;
SIGNAL \main_fsm|Add5~44_combout\ : std_logic;
SIGNAL \main_fsm|Selector43~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~43\ : std_logic;
SIGNAL \main_fsm|Add1~44_combout\ : std_logic;
SIGNAL \main_fsm|Add2~45\ : std_logic;
SIGNAL \main_fsm|Add2~46_combout\ : std_logic;
SIGNAL \main_fsm|Add3~45\ : std_logic;
SIGNAL \main_fsm|Add3~46_combout\ : std_logic;
SIGNAL \main_fsm|Selector74~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~45\ : std_logic;
SIGNAL \main_fsm|Add5~46_combout\ : std_logic;
SIGNAL \main_fsm|Selector42~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~45\ : std_logic;
SIGNAL \main_fsm|Add1~46_combout\ : std_logic;
SIGNAL \main_fsm|Add2~47\ : std_logic;
SIGNAL \main_fsm|Add2~48_combout\ : std_logic;
SIGNAL \main_fsm|Add3~47\ : std_logic;
SIGNAL \main_fsm|Add3~48_combout\ : std_logic;
SIGNAL \main_fsm|Selector73~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~47\ : std_logic;
SIGNAL \main_fsm|Add5~48_combout\ : std_logic;
SIGNAL \main_fsm|Selector41~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~47\ : std_logic;
SIGNAL \main_fsm|Add1~48_combout\ : std_logic;
SIGNAL \main_fsm|Add2~49\ : std_logic;
SIGNAL \main_fsm|Add2~50_combout\ : std_logic;
SIGNAL \main_fsm|Add5~49\ : std_logic;
SIGNAL \main_fsm|Add5~50_combout\ : std_logic;
SIGNAL \main_fsm|Selector40~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~49\ : std_logic;
SIGNAL \main_fsm|Add3~50_combout\ : std_logic;
SIGNAL \main_fsm|Selector72~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~49\ : std_logic;
SIGNAL \main_fsm|Add1~50_combout\ : std_logic;
SIGNAL \main_fsm|Add2~51\ : std_logic;
SIGNAL \main_fsm|Add2~52_combout\ : std_logic;
SIGNAL \main_fsm|Add3~51\ : std_logic;
SIGNAL \main_fsm|Add3~52_combout\ : std_logic;
SIGNAL \main_fsm|Selector71~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~51\ : std_logic;
SIGNAL \main_fsm|Add5~52_combout\ : std_logic;
SIGNAL \main_fsm|Selector39~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~51\ : std_logic;
SIGNAL \main_fsm|Add1~52_combout\ : std_logic;
SIGNAL \main_fsm|Add2~53\ : std_logic;
SIGNAL \main_fsm|Add2~54_combout\ : std_logic;
SIGNAL \main_fsm|Add5~53\ : std_logic;
SIGNAL \main_fsm|Add5~54_combout\ : std_logic;
SIGNAL \main_fsm|Selector38~0_combout\ : std_logic;
SIGNAL \main_fsm|Add3~53\ : std_logic;
SIGNAL \main_fsm|Add3~54_combout\ : std_logic;
SIGNAL \main_fsm|Selector70~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~53\ : std_logic;
SIGNAL \main_fsm|Add1~54_combout\ : std_logic;
SIGNAL \main_fsm|Add2~55\ : std_logic;
SIGNAL \main_fsm|Add2~56_combout\ : std_logic;
SIGNAL \main_fsm|Add3~55\ : std_logic;
SIGNAL \main_fsm|Add3~56_combout\ : std_logic;
SIGNAL \main_fsm|Selector69~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~55\ : std_logic;
SIGNAL \main_fsm|Add5~56_combout\ : std_logic;
SIGNAL \main_fsm|Selector37~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~55\ : std_logic;
SIGNAL \main_fsm|Add1~56_combout\ : std_logic;
SIGNAL \main_fsm|Add2~57\ : std_logic;
SIGNAL \main_fsm|Add2~58_combout\ : std_logic;
SIGNAL \main_fsm|Add3~57\ : std_logic;
SIGNAL \main_fsm|Add3~58_combout\ : std_logic;
SIGNAL \main_fsm|Selector68~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~57\ : std_logic;
SIGNAL \main_fsm|Add5~58_combout\ : std_logic;
SIGNAL \main_fsm|Selector36~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~57\ : std_logic;
SIGNAL \main_fsm|Add1~58_combout\ : std_logic;
SIGNAL \main_fsm|Add2~59\ : std_logic;
SIGNAL \main_fsm|Add2~60_combout\ : std_logic;
SIGNAL \main_fsm|Add5~59\ : std_logic;
SIGNAL \main_fsm|Add5~60_combout\ : std_logic;
SIGNAL \main_fsm|Selector35~4_combout\ : std_logic;
SIGNAL \main_fsm|Add3~59\ : std_logic;
SIGNAL \main_fsm|Add3~60_combout\ : std_logic;
SIGNAL \main_fsm|Selector67~0_combout\ : std_logic;
SIGNAL \main_fsm|Add1~59\ : std_logic;
SIGNAL \main_fsm|Add1~60_combout\ : std_logic;
SIGNAL \main_fsm|Add2~61\ : std_logic;
SIGNAL \main_fsm|Add2~62_combout\ : std_logic;
SIGNAL \main_fsm|Add3~61\ : std_logic;
SIGNAL \main_fsm|Add3~62_combout\ : std_logic;
SIGNAL \main_fsm|Selector66~1_combout\ : std_logic;
SIGNAL \main_fsm|Add1~61\ : std_logic;
SIGNAL \main_fsm|Add1~62_combout\ : std_logic;
SIGNAL \main_fsm|Add2~63\ : std_logic;
SIGNAL \main_fsm|Add2~64_combout\ : std_logic;
SIGNAL \main_fsm|mid_var[31]~0_combout\ : std_logic;
SIGNAL \main_fsm|Add5~61\ : std_logic;
SIGNAL \main_fsm|Add5~62_combout\ : std_logic;
SIGNAL \main_fsm|Selector34~0_combout\ : std_logic;
SIGNAL \main_fsm|LessThan0~1_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~3_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~5_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~7_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~9_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~11_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~13_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~15_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~17_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~19_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~21_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~23_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~25_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~27_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~29_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~31_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~33_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~35_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~37_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~39_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~41_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~43_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~45_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~47_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~49_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~51_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~53_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~55_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~57_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~59_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~61_cout\ : std_logic;
SIGNAL \main_fsm|LessThan0~62_combout\ : std_logic;
SIGNAL \main_fsm|s_State.calc~feeder_combout\ : std_logic;
SIGNAL \main_fsm|s_State.calc~q\ : std_logic;
SIGNAL \main_fsm|Selector107~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.cheater~q\ : std_logic;
SIGNAL \main_fsm|Selector99~1_combout\ : std_logic;
SIGNAL \main_fsm|s_State.grupo~q\ : std_logic;
SIGNAL \main_fsm|WideOr4~1_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[9]~16_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[0]~11\ : std_logic;
SIGNAL \main_fsm|attempt_var[1]~12_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[1]~13\ : std_logic;
SIGNAL \main_fsm|attempt_var[2]~14_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[2]~15\ : std_logic;
SIGNAL \main_fsm|attempt_var[3]~17_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[3]~18\ : std_logic;
SIGNAL \main_fsm|attempt_var[4]~19_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[4]~20\ : std_logic;
SIGNAL \main_fsm|attempt_var[5]~21_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[5]~22\ : std_logic;
SIGNAL \main_fsm|attempt_var[6]~23_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[6]~24\ : std_logic;
SIGNAL \main_fsm|attempt_var[7]~25_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[7]~26\ : std_logic;
SIGNAL \main_fsm|attempt_var[8]~27_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[8]~feeder_combout\ : std_logic;
SIGNAL \main_fsm|attempts[9]~0_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[2]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[2]~1_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|s_state.idle~q\ : std_logic;
SIGNAL \main_fsm|Selector1~0_combout\ : std_logic;
SIGNAL \main_fsm|Selector1~1_combout\ : std_logic;
SIGNAL \main_fsm|activate~q\ : std_logic;
SIGNAL \bcd_fsm_1|input~15_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[1]~13_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[1]~14_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~1\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~2_combout\ : std_logic;
SIGNAL \bcd_fsm_1|dez[1]~2_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[6]~feeder_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[5]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~1\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~2_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[3]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[3]~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~3\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~4_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~3\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~4_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[4]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[4]~2_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~5\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~6_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~5\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~6_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[5]~3_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~7\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~8_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~7\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~8_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[6]~4_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~9\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~10_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[7]~10_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[7]~11_combout\ : std_logic;
SIGNAL \bcd_fsm_1|LessThan0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector1~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector2~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|s_state.sub10~q\ : std_logic;
SIGNAL \bcd_fsm_1|Selector1~2_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector1~3_combout\ : std_logic;
SIGNAL \bcd_fsm_1|s_state.sub100~q\ : std_logic;
SIGNAL \main_fsm|n_attempts[7]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~9\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~10_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[7]~5_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~11\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~12_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~11\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~12_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[8]~6_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~13\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~14_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~13\ : std_logic;
SIGNAL \bcd_fsm_1|Add0~14_combout\ : std_logic;
SIGNAL \main_fsm|attempt_var[8]~28\ : std_logic;
SIGNAL \main_fsm|attempt_var[9]~29_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[9]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[9]~7_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~15\ : std_logic;
SIGNAL \bcd_fsm_1|Add2~16_combout\ : std_logic;
SIGNAL \bcd_fsm_1|LessThan1~1_combout\ : std_logic;
SIGNAL \bcd_fsm_1|LessThan1~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|LessThan1~2_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector1~1_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector3~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|s_state.finish~q\ : std_logic;
SIGNAL \bcd_fsm_1|done~q\ : std_logic;
SIGNAL \main_fsm|s_done1~0_combout\ : std_logic;
SIGNAL \main_fsm|s_done1~1_combout\ : std_logic;
SIGNAL \main_fsm|s_done1~2_combout\ : std_logic;
SIGNAL \main_fsm|s_done1~q\ : std_logic;
SIGNAL \bcd_fsm_2|Selector0~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|s_state.idle~q\ : std_logic;
SIGNAL \bcd_fsm_2|cem[1]~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input~14_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[1]~12_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[1]~13_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[2]~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~1\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|LessThan0~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|cem[1]~3_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[6]~10_combout\ : std_logic;
SIGNAL \bcd_fsm_2|LessThan1~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|LessThan1~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector1~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector1~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|s_state.sub100~q\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~1\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[3]~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~3\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~4_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~3\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~4_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[4]~7_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~5\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~6_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~5\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~6_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[5]~5_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~7\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~8_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~7\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~8_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[6]~6_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~9\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~10_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~9\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~10_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[7]~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~11\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~12_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~11\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~12_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[8]~3_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~13\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~14_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~13\ : std_logic;
SIGNAL \bcd_fsm_2|Add0~14_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[9]~4_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~15\ : std_logic;
SIGNAL \bcd_fsm_2|Add2~16_combout\ : std_logic;
SIGNAL \bcd_fsm_2|LessThan0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector2~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|s_state.sub10~q\ : std_logic;
SIGNAL \bcd_fsm_2|Selector0~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector3~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|s_state.finish~q\ : std_logic;
SIGNAL \bcd_fsm_2|done~q\ : std_logic;
SIGNAL \main_fsm|s_done2~0_combout\ : std_logic;
SIGNAL \main_fsm|s_done2~q\ : std_logic;
SIGNAL \main_fsm|Selector103~3_combout\ : std_logic;
SIGNAL \main_fsm|Selector102~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.done~q\ : std_logic;
SIGNAL \main_fsm|Selector103~4_combout\ : std_logic;
SIGNAL \main_fsm|s_State.hi~q\ : std_logic;
SIGNAL \main_fsm|Selector104~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.lo~q\ : std_logic;
SIGNAL \main_fsm|Selector105~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.equals~q\ : std_logic;
SIGNAL \main_fsm|Selector106~0_combout\ : std_logic;
SIGNAL \main_fsm|s_State.win~q\ : std_logic;
SIGNAL \rnd_gen|state_00[0]~9_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~0_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~7_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~1\ : std_logic;
SIGNAL \freqdiv4|Add0~2_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~3\ : std_logic;
SIGNAL \freqdiv4|Add0~4_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~5\ : std_logic;
SIGNAL \freqdiv4|Add0~6_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~7\ : std_logic;
SIGNAL \freqdiv4|Add0~8_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~12_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~9\ : std_logic;
SIGNAL \freqdiv4|Add0~10_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~11\ : std_logic;
SIGNAL \freqdiv4|Add0~12_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~13\ : std_logic;
SIGNAL \freqdiv4|Add0~14_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~15\ : std_logic;
SIGNAL \freqdiv4|Add0~16_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~17\ : std_logic;
SIGNAL \freqdiv4|Add0~18_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~6_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~19\ : std_logic;
SIGNAL \freqdiv4|Add0~20_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~5_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~21\ : std_logic;
SIGNAL \freqdiv4|Add0~22_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~4_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~23\ : std_logic;
SIGNAL \freqdiv4|Add0~24_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~11_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~25\ : std_logic;
SIGNAL \freqdiv4|Add0~26_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~27\ : std_logic;
SIGNAL \freqdiv4|Add0~28_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~10_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~29\ : std_logic;
SIGNAL \freqdiv4|Add0~30_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~31\ : std_logic;
SIGNAL \freqdiv4|Add0~32_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~3_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~33\ : std_logic;
SIGNAL \freqdiv4|Add0~34_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~2_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~35\ : std_logic;
SIGNAL \freqdiv4|Add0~36_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~1_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~37\ : std_logic;
SIGNAL \freqdiv4|Add0~38_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~0_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~39\ : std_logic;
SIGNAL \freqdiv4|Add0~40_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~9_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~41\ : std_logic;
SIGNAL \freqdiv4|Add0~42_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~43\ : std_logic;
SIGNAL \freqdiv4|Add0~44_combout\ : std_logic;
SIGNAL \freqdiv4|s_counter~8_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~45\ : std_logic;
SIGNAL \freqdiv4|Add0~46_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~47\ : std_logic;
SIGNAL \freqdiv4|Add0~48_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~49\ : std_logic;
SIGNAL \freqdiv4|Add0~50_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~51\ : std_logic;
SIGNAL \freqdiv4|Add0~52_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~53\ : std_logic;
SIGNAL \freqdiv4|Add0~54_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~55\ : std_logic;
SIGNAL \freqdiv4|Add0~56_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~57\ : std_logic;
SIGNAL \freqdiv4|Add0~58_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~5_combout\ : std_logic;
SIGNAL \freqdiv4|Add0~59\ : std_logic;
SIGNAL \freqdiv4|Add0~60_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~3_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~0_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~2_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~1_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~4_combout\ : std_logic;
SIGNAL \freqdiv4|Equal1~1_combout\ : std_logic;
SIGNAL \freqdiv4|Equal1~0_combout\ : std_logic;
SIGNAL \freqdiv4|Equal1~2_combout\ : std_logic;
SIGNAL \freqdiv4|Equal1~3_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~6_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~8_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~7_combout\ : std_logic;
SIGNAL \freqdiv4|Equal0~9_combout\ : std_logic;
SIGNAL \freqdiv4|clkOut~0_combout\ : std_logic;
SIGNAL \freqdiv4|clkOut~q\ : std_logic;
SIGNAL \rnd_gen|Add0~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~1\ : std_logic;
SIGNAL \rnd_gen|Add0~2_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[2]~7_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~3\ : std_logic;
SIGNAL \rnd_gen|Add0~4_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~5\ : std_logic;
SIGNAL \rnd_gen|Add0~6_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~7\ : std_logic;
SIGNAL \rnd_gen|Add0~8_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[5]~8_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~9\ : std_logic;
SIGNAL \rnd_gen|Add0~10_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~11\ : std_logic;
SIGNAL \rnd_gen|Add0~12_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~13\ : std_logic;
SIGNAL \rnd_gen|Add0~14_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~15\ : std_logic;
SIGNAL \rnd_gen|Add0~16_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~17\ : std_logic;
SIGNAL \rnd_gen|Add0~18_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~19\ : std_logic;
SIGNAL \rnd_gen|Add0~20_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~21\ : std_logic;
SIGNAL \rnd_gen|Add0~22_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~23\ : std_logic;
SIGNAL \rnd_gen|Add0~24_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~25\ : std_logic;
SIGNAL \rnd_gen|Add0~26_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~27\ : std_logic;
SIGNAL \rnd_gen|Add0~28_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~29\ : std_logic;
SIGNAL \rnd_gen|Add0~30_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[16]~2_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~31\ : std_logic;
SIGNAL \rnd_gen|Add0~32_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~33\ : std_logic;
SIGNAL \rnd_gen|Add0~34_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[18]~3_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~35\ : std_logic;
SIGNAL \rnd_gen|Add0~36_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~37\ : std_logic;
SIGNAL \rnd_gen|Add0~38_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~39\ : std_logic;
SIGNAL \rnd_gen|Add0~40_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[24]~6_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~5_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~41\ : std_logic;
SIGNAL \rnd_gen|Add0~42_combout\ : std_logic;
SIGNAL \rnd_gen|Add0~43\ : std_logic;
SIGNAL \rnd_gen|Add0~44_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~6_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~0_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~1_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~3_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~2_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~4_combout\ : std_logic;
SIGNAL \rnd_gen|Equal0~7_combout\ : std_logic;
SIGNAL \rnd_gen|carry~q\ : std_logic;
SIGNAL \rnd_gen|state_00[31]~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~1\ : std_logic;
SIGNAL \rnd_gen|Add1~2_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~3\ : std_logic;
SIGNAL \rnd_gen|Add1~4_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~5\ : std_logic;
SIGNAL \rnd_gen|Add1~6_combout\ : std_logic;
SIGNAL \rnd_gen|Mux38~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~7\ : std_logic;
SIGNAL \rnd_gen|Add1~8_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~9\ : std_logic;
SIGNAL \rnd_gen|Add1~10_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~11\ : std_logic;
SIGNAL \rnd_gen|Add1~12_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~13\ : std_logic;
SIGNAL \rnd_gen|Add1~14_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[32]~5_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~15\ : std_logic;
SIGNAL \rnd_gen|Add1~16_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~17\ : std_logic;
SIGNAL \rnd_gen|Add1~18_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~19\ : std_logic;
SIGNAL \rnd_gen|Add1~20_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~21\ : std_logic;
SIGNAL \rnd_gen|Add1~22_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~23\ : std_logic;
SIGNAL \rnd_gen|Add1~24_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[37]~4_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~25\ : std_logic;
SIGNAL \rnd_gen|Add1~26_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~27\ : std_logic;
SIGNAL \rnd_gen|Add1~28_combout\ : std_logic;
SIGNAL \rnd_gen|Mux40~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~29\ : std_logic;
SIGNAL \rnd_gen|Add1~30_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~31\ : std_logic;
SIGNAL \rnd_gen|Add1~32_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~33\ : std_logic;
SIGNAL \rnd_gen|Add1~34_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~35\ : std_logic;
SIGNAL \rnd_gen|Add1~36_combout\ : std_logic;
SIGNAL \rnd_gen|Mux17~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux7~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux86~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~37\ : std_logic;
SIGNAL \rnd_gen|Add1~38_combout\ : std_logic;
SIGNAL \rnd_gen|Mux31~0_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~39\ : std_logic;
SIGNAL \rnd_gen|Add1~40_combout\ : std_logic;
SIGNAL \rnd_gen|state_00[45]~1_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~41\ : std_logic;
SIGNAL \rnd_gen|Add1~42_combout\ : std_logic;
SIGNAL \rnd_gen|Add1~43\ : std_logic;
SIGNAL \rnd_gen|Add1~44_combout\ : std_logic;
SIGNAL \rnd_gen|Mux32~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux10~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux12~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux75~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux39~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux44~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux19~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux1~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux82~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux16~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux6~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux28~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux25~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux49~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux119~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux87~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux11~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux20~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux41~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux26~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux91~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux3~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux35~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux9~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux23~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux92~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux84~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux100~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux88~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux85~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux29~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux34~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux37~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux33~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux57~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux15~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux47~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux46~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux14~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux77~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux126~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux0~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux18~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux8~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux4~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux53~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux90~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux30~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux2~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux42~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux24~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux71~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux51~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux136~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux166~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux103~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux139~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux83~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux73~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux13~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux22~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux43~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux27~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux64~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux68~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux106~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux79~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux52~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux80~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux5~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux45~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux36~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux21~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux61~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux132~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux156~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux105~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux70~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux67~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux72~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux55~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux130~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux65~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux74~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux54~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux50~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux142~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux143~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux145~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux76~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux94~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux95~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux58~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux122~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux135~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux89~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux93~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux81~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux62~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux113~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux66~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux69~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux78~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux60~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux96~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux153~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux213~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux128~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux99~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux102~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux117~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux162~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux56~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux48~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux63~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux59~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux109~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux134~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux112~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux97~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux170~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux104~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux121~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux114~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux110~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux182~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux158~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux216~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux167~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux147~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux152~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux133~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux107~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux98~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux118~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux148~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux236~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux101~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux140~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux129~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux111~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux185~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux123~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux124~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux131~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux115~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux175~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux138~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux137~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux120~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux125~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux188~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux168~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux220~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux284~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux239~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux157~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux186~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux127~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux108~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux116~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux141~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux178~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux177~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux231~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux172~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux174~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux189~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux181~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux208~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux215~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux250~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux165~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux159~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux146~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux163~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux232~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux184~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux161~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux187~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux179~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux224~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux211~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux230~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux265~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux149~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux151~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux191~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux180~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux195~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux150~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux144~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux173~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux171~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux198~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux238~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux218~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux273~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux288~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux223~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux160~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux154~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux164~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux169~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux204~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux233~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux221~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux253~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux222~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux199~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux225~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux155~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux176~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux190~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux183~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux203~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux243~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux241~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux248~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux307~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux192~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux227~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux214~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux209~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux281~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux282~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux212~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux226~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux210~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux235~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux269~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux275~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux311~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux270~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux217~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux196~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux229~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux194~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux277~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux286~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux207~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux201~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux228~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux202~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux261~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux331~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux376~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux240~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux206~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux205~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux219~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux197~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux246~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux247~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux200~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux237~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux234~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux193~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux256~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux324~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux330~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux305~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux325~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux369~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux264~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux242~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux268~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux280~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux292~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux272~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux276~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux271~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux258~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux317~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux285~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux274~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux255~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux260~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux313~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux278~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux252~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux287~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux283~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux335~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux377~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux334~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux312~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux295~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux254~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux244~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux262~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux266~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux301~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux364~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux387~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux249~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux257~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux267~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux245~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux296~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux319~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux332~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux304~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux352~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux378~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux362~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux333~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux318~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux328~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux308~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux355~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux397~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux388~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux315~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux279~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux251~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux263~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux259~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux322~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux299~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux293~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux359~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux327~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux321~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux302~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux326~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux345~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux379~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux375~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux390~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux400~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux401~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~1_combout\ : std_logic;
SIGNAL \rnd_gen|Mux402~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~2_combout\ : std_logic;
SIGNAL \rnd_gen|Mux403~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~3_combout\ : std_logic;
SIGNAL \rnd_gen|Mux290~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux289~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux323~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux316~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux365~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux310~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux297~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux300~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux309~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux338~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux354~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux368~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux382~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux337~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux320~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux291~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux303~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux294~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux348~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux358~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux298~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux329~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux314~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux306~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux340~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux392~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux391~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux346~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux367~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux373~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux339~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux389~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux404~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~4_combout\ : std_logic;
SIGNAL \rnd_gen|Mux405~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~5_combout\ : std_logic;
SIGNAL \rnd_gen|Mux406~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~6_combout\ : std_logic;
SIGNAL \rnd_gen|Mux407~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~7_combout\ : std_logic;
SIGNAL \rnd_gen|Mux394~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux353~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux342~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux363~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux356~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux399~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux360~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux344~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux347~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux343~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux395~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux366~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux336~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux361~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux370~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux380~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux408~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~8_combout\ : std_logic;
SIGNAL \rnd_gen|Mux409~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~9_combout\ : std_logic;
SIGNAL \rnd_gen|Mux410~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~10_combout\ : std_logic;
SIGNAL \rnd_gen|Mux411~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~11_combout\ : std_logic;
SIGNAL \rnd_gen|Mux396~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux383~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux398~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux357~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux341~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux374~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux372~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux381~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux412~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~12_combout\ : std_logic;
SIGNAL \rnd_gen|Mux413~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~13_combout\ : std_logic;
SIGNAL \rnd_gen|Mux414~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~14_combout\ : std_logic;
SIGNAL \rnd_gen|Mux415~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~15_combout\ : std_logic;
SIGNAL \rnd_gen|Mux349~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux350~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux351~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux371~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux385~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux393~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux384~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux386~0_combout\ : std_logic;
SIGNAL \rnd_gen|Mux416~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~16_combout\ : std_logic;
SIGNAL \rnd_gen|Mux417~0_combout\ : std_logic;
SIGNAL \main_fsm|ledr~17_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~0_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~7_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~1\ : std_logic;
SIGNAL \freqdiv1|Add0~2_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~3\ : std_logic;
SIGNAL \freqdiv1|Add0~4_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~5\ : std_logic;
SIGNAL \freqdiv1|Add0~6_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~7\ : std_logic;
SIGNAL \freqdiv1|Add0~8_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~9\ : std_logic;
SIGNAL \freqdiv1|Add0~10_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~11\ : std_logic;
SIGNAL \freqdiv1|Add0~12_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~13\ : std_logic;
SIGNAL \freqdiv1|Add0~14_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~11_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~15\ : std_logic;
SIGNAL \freqdiv1|Add0~16_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~17\ : std_logic;
SIGNAL \freqdiv1|Add0~18_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~19\ : std_logic;
SIGNAL \freqdiv1|Add0~20_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~21\ : std_logic;
SIGNAL \freqdiv1|Add0~22_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~23\ : std_logic;
SIGNAL \freqdiv1|Add0~24_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~6_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~25\ : std_logic;
SIGNAL \freqdiv1|Add0~26_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~5_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~27\ : std_logic;
SIGNAL \freqdiv1|Add0~28_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~4_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~1_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~2_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~3_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~37\ : std_logic;
SIGNAL \freqdiv1|Add0~38_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~3_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~39\ : std_logic;
SIGNAL \freqdiv1|Add0~40_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~2_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~41\ : std_logic;
SIGNAL \freqdiv1|Add0~42_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~1_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~43\ : std_logic;
SIGNAL \freqdiv1|Add0~44_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~0_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~0_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~4_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~29\ : std_logic;
SIGNAL \freqdiv1|Add0~30_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~10_combout\ : std_logic;
SIGNAL \freqdiv1|Equal1~1_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~31\ : std_logic;
SIGNAL \freqdiv1|Add0~32_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~45\ : std_logic;
SIGNAL \freqdiv1|Add0~46_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~8_combout\ : std_logic;
SIGNAL \freqdiv1|Equal1~0_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~47\ : std_logic;
SIGNAL \freqdiv1|Add0~48_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~49\ : std_logic;
SIGNAL \freqdiv1|Add0~50_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~12_combout\ : std_logic;
SIGNAL \freqdiv1|Equal1~2_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~51\ : std_logic;
SIGNAL \freqdiv1|Add0~52_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~53\ : std_logic;
SIGNAL \freqdiv1|Add0~54_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~55\ : std_logic;
SIGNAL \freqdiv1|Add0~56_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~57\ : std_logic;
SIGNAL \freqdiv1|Add0~58_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~59\ : std_logic;
SIGNAL \freqdiv1|Add0~60_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~5_combout\ : std_logic;
SIGNAL \freqdiv1|Equal1~3_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~33\ : std_logic;
SIGNAL \freqdiv1|Add0~34_combout\ : std_logic;
SIGNAL \freqdiv1|s_counter~9_combout\ : std_logic;
SIGNAL \freqdiv1|Add0~35\ : std_logic;
SIGNAL \freqdiv1|Add0~36_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~7_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~8_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~9_combout\ : std_logic;
SIGNAL \freqdiv1|Equal0~6_combout\ : std_logic;
SIGNAL \freqdiv1|clkOut~0_combout\ : std_logic;
SIGNAL \freqdiv1|clkOut~q\ : std_logic;
SIGNAL \freqdiv2|Add0~0_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~7_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~1\ : std_logic;
SIGNAL \freqdiv2|Add0~2_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~3\ : std_logic;
SIGNAL \freqdiv2|Add0~4_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~5\ : std_logic;
SIGNAL \freqdiv2|Add0~6_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~7\ : std_logic;
SIGNAL \freqdiv2|Add0~8_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~9\ : std_logic;
SIGNAL \freqdiv2|Add0~10_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~11\ : std_logic;
SIGNAL \freqdiv2|Add0~12_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~11_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~13\ : std_logic;
SIGNAL \freqdiv2|Add0~14_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~15\ : std_logic;
SIGNAL \freqdiv2|Add0~16_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~17\ : std_logic;
SIGNAL \freqdiv2|Add0~18_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~19\ : std_logic;
SIGNAL \freqdiv2|Add0~20_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~21\ : std_logic;
SIGNAL \freqdiv2|Add0~22_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~6_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~23\ : std_logic;
SIGNAL \freqdiv2|Add0~24_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~5_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~25\ : std_logic;
SIGNAL \freqdiv2|Add0~26_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~4_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~27\ : std_logic;
SIGNAL \freqdiv2|Add0~28_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~10_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~29\ : std_logic;
SIGNAL \freqdiv2|Add0~30_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~31\ : std_logic;
SIGNAL \freqdiv2|Add0~32_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~9_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~33\ : std_logic;
SIGNAL \freqdiv2|Add0~34_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~35\ : std_logic;
SIGNAL \freqdiv2|Add0~36_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~3_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~37\ : std_logic;
SIGNAL \freqdiv2|Add0~38_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~2_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~39\ : std_logic;
SIGNAL \freqdiv2|Add0~40_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~1_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~41\ : std_logic;
SIGNAL \freqdiv2|Add0~42_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~0_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~43\ : std_logic;
SIGNAL \freqdiv2|Add0~44_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~8_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~45\ : std_logic;
SIGNAL \freqdiv2|Add0~46_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~47\ : std_logic;
SIGNAL \freqdiv2|Add0~48_combout\ : std_logic;
SIGNAL \freqdiv2|s_counter~12_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~49\ : std_logic;
SIGNAL \freqdiv2|Add0~50_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~51\ : std_logic;
SIGNAL \freqdiv2|Add0~52_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~53\ : std_logic;
SIGNAL \freqdiv2|Add0~54_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~55\ : std_logic;
SIGNAL \freqdiv2|Add0~56_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~57\ : std_logic;
SIGNAL \freqdiv2|Add0~58_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~5_combout\ : std_logic;
SIGNAL \freqdiv2|Add0~59\ : std_logic;
SIGNAL \freqdiv2|Add0~60_combout\ : std_logic;
SIGNAL \freqdiv2|Equal1~0_combout\ : std_logic;
SIGNAL \freqdiv2|Equal1~1_combout\ : std_logic;
SIGNAL \freqdiv2|Equal1~2_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~3_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~0_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~2_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~1_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~4_combout\ : std_logic;
SIGNAL \freqdiv2|Equal1~3_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~6_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~7_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~8_combout\ : std_logic;
SIGNAL \freqdiv2|Equal0~9_combout\ : std_logic;
SIGNAL \freqdiv2|clkOut~0_combout\ : std_logic;
SIGNAL \freqdiv2|clkOut~q\ : std_logic;
SIGNAL \main_fsm|Selector0~0_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~0_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~9\ : std_logic;
SIGNAL \freqdiv3|Add0~10_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~12_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~11\ : std_logic;
SIGNAL \freqdiv3|Add0~12_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~13\ : std_logic;
SIGNAL \freqdiv3|Add0~14_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~15\ : std_logic;
SIGNAL \freqdiv3|Add0~16_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~17\ : std_logic;
SIGNAL \freqdiv3|Add0~18_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~19\ : std_logic;
SIGNAL \freqdiv3|Add0~20_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~6_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~21\ : std_logic;
SIGNAL \freqdiv3|Add0~22_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~5_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~23\ : std_logic;
SIGNAL \freqdiv3|Add0~24_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~4_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~25\ : std_logic;
SIGNAL \freqdiv3|Add0~26_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~11_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~27\ : std_logic;
SIGNAL \freqdiv3|Add0~28_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~29\ : std_logic;
SIGNAL \freqdiv3|Add0~30_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~10_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~31\ : std_logic;
SIGNAL \freqdiv3|Add0~32_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~33\ : std_logic;
SIGNAL \freqdiv3|Add0~34_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~3_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~35\ : std_logic;
SIGNAL \freqdiv3|Add0~36_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~2_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~37\ : std_logic;
SIGNAL \freqdiv3|Add0~38_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~1_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~39\ : std_logic;
SIGNAL \freqdiv3|Add0~40_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~0_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~41\ : std_logic;
SIGNAL \freqdiv3|Add0~42_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~9_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~43\ : std_logic;
SIGNAL \freqdiv3|Add0~44_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~45\ : std_logic;
SIGNAL \freqdiv3|Add0~46_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~8_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~47\ : std_logic;
SIGNAL \freqdiv3|Add0~48_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~49\ : std_logic;
SIGNAL \freqdiv3|Add0~50_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~51\ : std_logic;
SIGNAL \freqdiv3|Add0~52_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~53\ : std_logic;
SIGNAL \freqdiv3|Add0~54_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~55\ : std_logic;
SIGNAL \freqdiv3|Add0~56_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~57\ : std_logic;
SIGNAL \freqdiv3|Add0~58_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~59\ : std_logic;
SIGNAL \freqdiv3|Add0~60_combout\ : std_logic;
SIGNAL \freqdiv3|Equal1~1_combout\ : std_logic;
SIGNAL \freqdiv3|Equal1~0_combout\ : std_logic;
SIGNAL \freqdiv3|Equal1~2_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~5_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~3_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~1_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~2_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~0_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~4_combout\ : std_logic;
SIGNAL \freqdiv3|Equal1~3_combout\ : std_logic;
SIGNAL \freqdiv3|s_counter~7_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~1\ : std_logic;
SIGNAL \freqdiv3|Add0~2_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~3\ : std_logic;
SIGNAL \freqdiv3|Add0~4_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~5\ : std_logic;
SIGNAL \freqdiv3|Add0~6_combout\ : std_logic;
SIGNAL \freqdiv3|Add0~7\ : std_logic;
SIGNAL \freqdiv3|Add0~8_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~8_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~7_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~9_combout\ : std_logic;
SIGNAL \freqdiv3|Equal0~6_combout\ : std_logic;
SIGNAL \freqdiv3|clkOut~0_combout\ : std_logic;
SIGNAL \freqdiv3|clkOut~q\ : std_logic;
SIGNAL \main_fsm|Selector0~1_combout\ : std_logic;
SIGNAL \main_fsm|enable~q\ : std_logic;
SIGNAL \main_fsm|texto[1]~feeder_combout\ : std_logic;
SIGNAL \main_fsm|WideOr1~0_combout\ : std_logic;
SIGNAL \main_fsm|WideOr0~combout\ : std_logic;
SIGNAL \display_fsm|bin7~3_combout\ : std_logic;
SIGNAL \display_fsm|Equal0~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector20~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|dez[1]~3_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector19~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector18~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Add3~0_combout\ : std_logic;
SIGNAL \bcd_fsm_1|Selector17~0_combout\ : std_logic;
SIGNAL \display_fsm|bin7[0]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin7[0]~4_combout\ : std_logic;
SIGNAL \num_fsm|d7_out[1]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin7[1]~5_combout\ : std_logic;
SIGNAL \display_fsm|bin7[2]~6_combout\ : std_logic;
SIGNAL \display_fsm|bin7[2]~7_combout\ : std_logic;
SIGNAL \display_fsm|bin7[3]~10_combout\ : std_logic;
SIGNAL \num_fsm|d7_out~1_combout\ : std_logic;
SIGNAL \display_fsm|bin7~8_combout\ : std_logic;
SIGNAL \display_fsm|bin7[3]~9_combout\ : std_logic;
SIGNAL \display_fsm|bin7[3]~22_combout\ : std_logic;
SIGNAL \display_fsm|bin7[3]~11_combout\ : std_logic;
SIGNAL \display_fsm|bin7[4]~14_combout\ : std_logic;
SIGNAL \display_fsm|bin7~12_combout\ : std_logic;
SIGNAL \display_fsm|bin7[4]~15_combout\ : std_logic;
SIGNAL \num_fsm|Equal0~0_combout\ : std_logic;
SIGNAL \display_fsm|bin7~13_combout\ : std_logic;
SIGNAL \display_fsm|bin7[4]~16_combout\ : std_logic;
SIGNAL \display_fsm|bin7[5]~17_combout\ : std_logic;
SIGNAL \display_fsm|bin7[5]~18_combout\ : std_logic;
SIGNAL \display_fsm|bin7~19_combout\ : std_logic;
SIGNAL \display_fsm|bin7~20_combout\ : std_logic;
SIGNAL \display_fsm|bin7[6]~21_combout\ : std_logic;
SIGNAL \main_fsm|n_attempts[0]~feeder_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input[0]~12_combout\ : std_logic;
SIGNAL \display_fsm|bin6~0_combout\ : std_logic;
SIGNAL \display_fsm|bin6[0]~1_combout\ : std_logic;
SIGNAL \num_fsm|d6_out[1]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin0[6]~8_combout\ : std_logic;
SIGNAL \display_fsm|bin6[1]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin6~3_combout\ : std_logic;
SIGNAL \display_fsm|bin6[2]~4_combout\ : std_logic;
SIGNAL \display_fsm|bin6[2]~5_combout\ : std_logic;
SIGNAL \display_fsm|bin6[2]~6_combout\ : std_logic;
SIGNAL \display_fsm|bin6[3]~8_combout\ : std_logic;
SIGNAL \display_fsm|bin6[3]~7_combout\ : std_logic;
SIGNAL \display_fsm|bin2[5]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin6[3]~9_combout\ : std_logic;
SIGNAL \num_fsm|d6_out[4]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin6[4]~10_combout\ : std_logic;
SIGNAL \display_fsm|bin6[4]~11_combout\ : std_logic;
SIGNAL \display_fsm|bin6[5]~12_combout\ : std_logic;
SIGNAL \display_fsm|bin6[5]~13_combout\ : std_logic;
SIGNAL \num_fsm|d6_out[6]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin0[1]~9_combout\ : std_logic;
SIGNAL \display_fsm|bin6[6]~14_combout\ : std_logic;
SIGNAL \display_fsm|bin5[0]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin5[1]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin5~2_combout\ : std_logic;
SIGNAL \display_fsm|bin5[4]~3_combout\ : std_logic;
SIGNAL \display_fsm|bin5[6]~4_combout\ : std_logic;
SIGNAL \display_fsm|bin4[0]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin4[1]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin4[2]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin4[3]~3_combout\ : std_logic;
SIGNAL \display_fsm|bin4[4]~4_combout\ : std_logic;
SIGNAL \display_fsm|bin4[5]~5_combout\ : std_logic;
SIGNAL \display_fsm|bin4[6]~6_combout\ : std_logic;
SIGNAL \display_fsm|bin3[0]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin3[1]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin3[6]~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector16~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|cem[1]~4_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector15~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector14~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add1~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector13~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|digit2[0]~feeder_combout\ : std_logic;
SIGNAL \display_fsm|bin2~1_combout\ : std_logic;
SIGNAL \display_fsm|bin2[0]~2_combout\ : std_logic;
SIGNAL \num_fsm|d2_out[1]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin2[1]~3_combout\ : std_logic;
SIGNAL \num_fsm|Equal25~0_combout\ : std_logic;
SIGNAL \display_fsm|bin2[2]~4_combout\ : std_logic;
SIGNAL \num_fsm|Equal25~1_combout\ : std_logic;
SIGNAL \display_fsm|bin2~5_combout\ : std_logic;
SIGNAL \display_fsm|bin2[3]~6_combout\ : std_logic;
SIGNAL \display_fsm|bin2[3]~7_combout\ : std_logic;
SIGNAL \num_fsm|d2_out[4]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin2[4]~8_combout\ : std_logic;
SIGNAL \display_fsm|bin2[5]~9_combout\ : std_logic;
SIGNAL \display_fsm|bin2[5]~10_combout\ : std_logic;
SIGNAL \num_fsm|d2_out[6]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin2[6]~11_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector20~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|dez[0]~2_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector19~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector18~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Add3~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|Selector17~0_combout\ : std_logic;
SIGNAL \display_fsm|bin1[0]~0_combout\ : std_logic;
SIGNAL \bcd_fsm_2|digit1[0]~feeder_combout\ : std_logic;
SIGNAL \display_fsm|bin1[0]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin1[0]~2_combout\ : std_logic;
SIGNAL \num_fsm|d1_out[1]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin1[1]~3_combout\ : std_logic;
SIGNAL \display_fsm|bin1[1]~4_combout\ : std_logic;
SIGNAL \display_fsm|bin1[2]~5_combout\ : std_logic;
SIGNAL \display_fsm|bin1[2]~6_combout\ : std_logic;
SIGNAL \display_fsm|bin1[3]~7_combout\ : std_logic;
SIGNAL \display_fsm|bin1[3]~8_combout\ : std_logic;
SIGNAL \num_fsm|d1_out[4]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin1[4]~9_combout\ : std_logic;
SIGNAL \display_fsm|bin1[4]~10_combout\ : std_logic;
SIGNAL \display_fsm|bin1[5]~11_combout\ : std_logic;
SIGNAL \display_fsm|bin1[5]~12_combout\ : std_logic;
SIGNAL \display_fsm|bin1[5]~13_combout\ : std_logic;
SIGNAL \num_fsm|d1_out[6]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin1[6]~14_combout\ : std_logic;
SIGNAL \bcd_fsm_2|digit0[1]~feeder_combout\ : std_logic;
SIGNAL \main_fsm|attempts[0]~1_combout\ : std_logic;
SIGNAL \bcd_fsm_2|input[0]~11_combout\ : std_logic;
SIGNAL \bcd_fsm_2|digit0[0]~feeder_combout\ : std_logic;
SIGNAL \display_fsm|bin0[0]~10_combout\ : std_logic;
SIGNAL \display_fsm|bin0[0]~11_combout\ : std_logic;
SIGNAL \num_fsm|d0_out[1]~0_combout\ : std_logic;
SIGNAL \display_fsm|bin0[1]~12_combout\ : std_logic;
SIGNAL \display_fsm|bin0[2]~13_combout\ : std_logic;
SIGNAL \display_fsm|bin0[2]~14_combout\ : std_logic;
SIGNAL \display_fsm|bin0[3]~17_combout\ : std_logic;
SIGNAL \display_fsm|bin0[3]~18_combout\ : std_logic;
SIGNAL \display_fsm|bin0[2]~16_combout\ : std_logic;
SIGNAL \display_fsm|bin0[3]~24_combout\ : std_logic;
SIGNAL \display_fsm|bin0[3]~15_combout\ : std_logic;
SIGNAL \display_fsm|bin0[3]~19_combout\ : std_logic;
SIGNAL \num_fsm|d0_out[4]~1_combout\ : std_logic;
SIGNAL \display_fsm|bin0[4]~20_combout\ : std_logic;
SIGNAL \display_fsm|bin0[5]~21_combout\ : std_logic;
SIGNAL \display_fsm|bin0[5]~25_combout\ : std_logic;
SIGNAL \display_fsm|bin0[5]~22_combout\ : std_logic;
SIGNAL \num_fsm|d0_out[6]~2_combout\ : std_logic;
SIGNAL \display_fsm|bin0[6]~23_combout\ : std_logic;
SIGNAL \bcd_fsm_1|input\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \debounce3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \bcd_fsm_2|input\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \freqdiv2|s_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bcd_fsm_2|digit1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \main_fsm|attempt_var\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bcd_fsm_2|digit2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \main_fsm|texto\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \bcd_fsm_1|digit1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \freqdiv1|s_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \main_fsm|ledr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bcd_fsm_1|digit0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bcd_fsm_2|digit0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debounce0|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \rnd_gen|state_10\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \bcd_fsm_1|dez\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bcd_fsm_2|cem\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bcd_fsm_2|dez\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rnd_gen|state_09\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \main_fsm|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \main_fsm|lo_var\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \main_fsm|hi_var\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \debounce1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \freqdiv3|s_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \main_fsm|n_attempts\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \main_fsm|attempts\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rnd_gen|state_08\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_03\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \freqdiv4|s_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \rnd_gen|state_04\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \debounce2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \main_fsm|mid_var\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rnd_gen|state_07\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_06\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_05\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_02\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_01\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \rnd_gen|state_00\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \ALT_INV_s_SW0~q\ : std_logic;
SIGNAL \display_fsm|ALT_INV_bin3[0]~0_combout\ : std_logic;
SIGNAL \display_fsm|ALT_INV_bin5~2_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\ALT_INV_s_SW0~q\ <= NOT \s_SW0~q\;
\display_fsm|ALT_INV_bin3[0]~0_combout\ <= NOT \display_fsm|bin3[0]~0_combout\;
\display_fsm|ALT_INV_bin5~2_combout\ <= NOT \display_fsm|bin5~2_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(0),
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(7),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(8),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(10),
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(11),
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(12),
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(13),
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(14),
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(15),
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(16),
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_fsm|ledr\(17),
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[3]~11_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[4]~16_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[5]~18_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin7[6]~21_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[0]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[1]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[2]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[3]~9_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[4]~11_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[5]~13_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin6[6]~14_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|ALT_INV_bin5~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin5[6]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin4[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|ALT_INV_bin3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin3[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|ALT_INV_bin3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|ALT_INV_bin3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin3[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|ALT_INV_bin3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin3[6]~2_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[2]~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[3]~7_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[4]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[5]~10_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin2[6]~11_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[2]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[5]~13_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin1[6]~14_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[0]~11_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[1]~12_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[2]~14_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[3]~19_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[4]~20_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[5]~22_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_fsm|bin0[6]~23_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X109_Y35_N10
\debounce1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~0_combout\ = \debounce1|s_debounceCnt\(0) $ (VCC)
-- \debounce1|Add0~1\ = CARRY(\debounce1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(0),
	datad => VCC,
	combout => \debounce1|Add0~0_combout\,
	cout => \debounce1|Add0~1\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X111_Y41_N4
\debounce1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[1]~input_o\,
	combout => \debounce1|s_dirtyIn~0_combout\);

-- Location: FF_X111_Y41_N5
\debounce1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_dirtyIn~q\);

-- Location: FF_X110_Y35_N31
\debounce1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debounce1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_previousIn~q\);

-- Location: LCCOMB_X109_Y35_N12
\debounce1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~2_combout\ = (\debounce1|s_debounceCnt\(1) & (\debounce1|Add0~1\ & VCC)) # (!\debounce1|s_debounceCnt\(1) & (!\debounce1|Add0~1\))
-- \debounce1|Add0~3\ = CARRY((!\debounce1|s_debounceCnt\(1) & !\debounce1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(1),
	datad => VCC,
	cin => \debounce1|Add0~1\,
	combout => \debounce1|Add0~2_combout\,
	cout => \debounce1|Add0~3\);

-- Location: LCCOMB_X109_Y35_N8
\debounce1|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~20_combout\ = (\debounce1|Add0~2_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|Add0~2_combout\,
	datac => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~20_combout\);

-- Location: LCCOMB_X109_Y35_N4
\debounce1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~5_combout\ = (!\debounce1|s_debounceCnt\(2) & (!\debounce1|s_debounceCnt\(3) & (!\debounce1|s_debounceCnt\(1) & !\debounce1|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(2),
	datab => \debounce1|s_debounceCnt\(3),
	datac => \debounce1|s_debounceCnt\(1),
	datad => \debounce1|s_debounceCnt\(4),
	combout => \debounce1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X109_Y34_N30
\debounce1|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~0_combout\ = (!\debounce1|s_debounceCnt\(15) & (!\debounce1|s_debounceCnt\(17) & (!\debounce1|s_debounceCnt\(6) & !\debounce1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(15),
	datab => \debounce1|s_debounceCnt\(17),
	datac => \debounce1|s_debounceCnt\(6),
	datad => \debounce1|s_debounceCnt\(16),
	combout => \debounce1|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X110_Y35_N16
\debounce1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~2_combout\ = (!\debounce1|s_debounceCnt\(8) & (!\debounce1|s_debounceCnt\(9) & (!\debounce1|s_debounceCnt\(10) & !\debounce1|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(8),
	datab => \debounce1|s_debounceCnt\(9),
	datac => \debounce1|s_debounceCnt\(10),
	datad => \debounce1|s_debounceCnt\(7),
	combout => \debounce1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X110_Y34_N12
\debounce1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~3_combout\ = (!\debounce1|s_debounceCnt\(19) & (!\debounce1|s_debounceCnt\(18) & (!\debounce1|s_debounceCnt\(14) & !\debounce1|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(19),
	datab => \debounce1|s_debounceCnt\(18),
	datac => \debounce1|s_debounceCnt\(14),
	datad => \debounce1|s_debounceCnt\(11),
	combout => \debounce1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X110_Y35_N6
\debounce1|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~1_combout\ = (!\debounce1|s_debounceCnt\(20) & (!\debounce1|s_debounceCnt\(12) & (!\debounce1|s_debounceCnt\(13) & !\debounce1|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(20),
	datab => \debounce1|s_debounceCnt\(12),
	datac => \debounce1|s_debounceCnt\(13),
	datad => \debounce1|s_debounceCnt\(21),
	combout => \debounce1|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X110_Y35_N18
\debounce1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~4_combout\ = (\debounce1|s_pulsedOut~0_combout\ & (\debounce1|s_pulsedOut~2_combout\ & (\debounce1|s_pulsedOut~3_combout\ & \debounce1|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_pulsedOut~0_combout\,
	datab => \debounce1|s_pulsedOut~2_combout\,
	datac => \debounce1|s_pulsedOut~3_combout\,
	datad => \debounce1|s_pulsedOut~1_combout\,
	combout => \debounce1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X110_Y35_N10
\debounce1|s_debounceCnt[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[7]~2_combout\ = (\debounce1|s_debounceCnt\(0)) # ((\debounce1|s_debounceCnt\(5)) # ((!\debounce1|s_pulsedOut~4_combout\) # (!\debounce1|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(0),
	datab => \debounce1|s_debounceCnt\(5),
	datac => \debounce1|s_pulsedOut~5_combout\,
	datad => \debounce1|s_pulsedOut~4_combout\,
	combout => \debounce1|s_debounceCnt[7]~2_combout\);

-- Location: LCCOMB_X110_Y34_N6
\debounce1|s_debounceCnt[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[7]~3_combout\ = (\debounce1|s_debounceCnt\(22)) # (((\debounce1|s_debounceCnt[7]~2_combout\) # (!\debounce1|s_dirtyIn~q\)) # (!\debounce1|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(22),
	datab => \debounce1|s_previousIn~q\,
	datac => \debounce1|s_debounceCnt[7]~2_combout\,
	datad => \debounce1|s_dirtyIn~q\,
	combout => \debounce1|s_debounceCnt[7]~3_combout\);

-- Location: FF_X109_Y35_N9
\debounce1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~20_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(1));

-- Location: LCCOMB_X109_Y35_N14
\debounce1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~4_combout\ = (\debounce1|s_debounceCnt\(2) & ((GND) # (!\debounce1|Add0~3\))) # (!\debounce1|s_debounceCnt\(2) & (\debounce1|Add0~3\ $ (GND)))
-- \debounce1|Add0~5\ = CARRY((\debounce1|s_debounceCnt\(2)) # (!\debounce1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(2),
	datad => VCC,
	cin => \debounce1|Add0~3\,
	combout => \debounce1|Add0~4_combout\,
	cout => \debounce1|Add0~5\);

-- Location: LCCOMB_X109_Y35_N6
\debounce1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~21_combout\ = (\debounce1|Add0~4_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~4_combout\,
	datac => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~21_combout\);

-- Location: FF_X109_Y35_N7
\debounce1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~21_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(2));

-- Location: LCCOMB_X109_Y35_N16
\debounce1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~6_combout\ = (\debounce1|s_debounceCnt\(3) & (\debounce1|Add0~5\ & VCC)) # (!\debounce1|s_debounceCnt\(3) & (!\debounce1|Add0~5\))
-- \debounce1|Add0~7\ = CARRY((!\debounce1|s_debounceCnt\(3) & !\debounce1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(3),
	datad => VCC,
	cin => \debounce1|Add0~5\,
	combout => \debounce1|Add0~6_combout\,
	cout => \debounce1|Add0~7\);

-- Location: LCCOMB_X109_Y35_N0
\debounce1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~22_combout\ = (\debounce1|Add0~6_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~6_combout\,
	datac => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~22_combout\);

-- Location: FF_X109_Y35_N1
\debounce1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~22_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(3));

-- Location: LCCOMB_X109_Y35_N18
\debounce1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~8_combout\ = (\debounce1|s_debounceCnt\(4) & ((GND) # (!\debounce1|Add0~7\))) # (!\debounce1|s_debounceCnt\(4) & (\debounce1|Add0~7\ $ (GND)))
-- \debounce1|Add0~9\ = CARRY((\debounce1|s_debounceCnt\(4)) # (!\debounce1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(4),
	datad => VCC,
	cin => \debounce1|Add0~7\,
	combout => \debounce1|Add0~8_combout\,
	cout => \debounce1|Add0~9\);

-- Location: LCCOMB_X109_Y35_N2
\debounce1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~23_combout\ = (\debounce1|Add0~8_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~8_combout\,
	datac => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~23_combout\);

-- Location: FF_X109_Y35_N3
\debounce1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~23_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(4));

-- Location: LCCOMB_X109_Y35_N20
\debounce1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~10_combout\ = (\debounce1|s_debounceCnt\(5) & (\debounce1|Add0~9\ & VCC)) # (!\debounce1|s_debounceCnt\(5) & (!\debounce1|Add0~9\))
-- \debounce1|Add0~11\ = CARRY((!\debounce1|s_debounceCnt\(5) & !\debounce1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(5),
	datad => VCC,
	cin => \debounce1|Add0~9\,
	combout => \debounce1|Add0~10_combout\,
	cout => \debounce1|Add0~11\);

-- Location: LCCOMB_X110_Y35_N2
\debounce1|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~27_combout\ = (\debounce1|Add0~10_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~10_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~27_combout\);

-- Location: FF_X110_Y35_N3
\debounce1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~27_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(5));

-- Location: LCCOMB_X109_Y35_N22
\debounce1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~12_combout\ = (\debounce1|s_debounceCnt\(6) & ((GND) # (!\debounce1|Add0~11\))) # (!\debounce1|s_debounceCnt\(6) & (\debounce1|Add0~11\ $ (GND)))
-- \debounce1|Add0~13\ = CARRY((\debounce1|s_debounceCnt\(6)) # (!\debounce1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(6),
	datad => VCC,
	cin => \debounce1|Add0~11\,
	combout => \debounce1|Add0~12_combout\,
	cout => \debounce1|Add0~13\);

-- Location: LCCOMB_X109_Y34_N26
\debounce1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~4_combout\ = (\debounce1|s_debounceCnt\(16)) # ((\debounce1|s_debounceCnt\(15)) # (\debounce1|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(16),
	datac => \debounce1|s_debounceCnt\(15),
	datad => \debounce1|s_debounceCnt\(17),
	combout => \debounce1|LessThan0~4_combout\);

-- Location: LCCOMB_X110_Y35_N4
\debounce1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~0_combout\ = (\debounce1|s_debounceCnt\(6) & ((\debounce1|s_debounceCnt\(0)) # ((\debounce1|s_debounceCnt\(5)) # (!\debounce1|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(0),
	datab => \debounce1|s_pulsedOut~5_combout\,
	datac => \debounce1|s_debounceCnt\(6),
	datad => \debounce1|s_debounceCnt\(5),
	combout => \debounce1|LessThan0~0_combout\);

-- Location: LCCOMB_X110_Y35_N30
\debounce1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~1_combout\ = (\debounce1|s_debounceCnt\(9) & ((\debounce1|s_debounceCnt\(7)) # (\debounce1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(7),
	datab => \debounce1|LessThan0~0_combout\,
	datad => \debounce1|s_debounceCnt\(9),
	combout => \debounce1|LessThan0~1_combout\);

-- Location: LCCOMB_X110_Y34_N20
\debounce1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~2_combout\ = (\debounce1|s_debounceCnt\(11) & ((\debounce1|s_debounceCnt\(10)) # ((\debounce1|s_debounceCnt\(8) & \debounce1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(10),
	datab => \debounce1|s_debounceCnt\(8),
	datac => \debounce1|LessThan0~1_combout\,
	datad => \debounce1|s_debounceCnt\(11),
	combout => \debounce1|LessThan0~2_combout\);

-- Location: LCCOMB_X110_Y34_N10
\debounce1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~3_combout\ = (\debounce1|s_debounceCnt\(14) & ((\debounce1|s_debounceCnt\(13)) # ((\debounce1|s_debounceCnt\(12)) # (\debounce1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(13),
	datab => \debounce1|s_debounceCnt\(14),
	datac => \debounce1|s_debounceCnt\(12),
	datad => \debounce1|LessThan0~2_combout\,
	combout => \debounce1|LessThan0~3_combout\);

-- Location: LCCOMB_X110_Y34_N8
\debounce1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~5_combout\ = (\debounce1|s_debounceCnt\(19) & ((\debounce1|LessThan0~4_combout\) # (\debounce1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(19),
	datac => \debounce1|LessThan0~4_combout\,
	datad => \debounce1|LessThan0~3_combout\,
	combout => \debounce1|LessThan0~5_combout\);

-- Location: LCCOMB_X110_Y34_N30
\debounce1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|LessThan0~6_combout\ = (\debounce1|s_debounceCnt\(20)) # ((\debounce1|s_debounceCnt\(21)) # ((\debounce1|s_debounceCnt\(18) & \debounce1|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(18),
	datab => \debounce1|s_debounceCnt\(20),
	datac => \debounce1|LessThan0~5_combout\,
	datad => \debounce1|s_debounceCnt\(21),
	combout => \debounce1|LessThan0~6_combout\);

-- Location: LCCOMB_X110_Y34_N16
\debounce1|s_debounceCnt[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[7]~0_combout\ = (\debounce1|s_dirtyIn~q\ & ((!\debounce1|LessThan0~6_combout\) # (!\debounce1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(22),
	datac => \debounce1|LessThan0~6_combout\,
	datad => \debounce1|s_dirtyIn~q\,
	combout => \debounce1|s_debounceCnt[7]~0_combout\);

-- Location: LCCOMB_X110_Y34_N0
\debounce1|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~1_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & ((\debounce1|Add0~12_combout\) # (!\debounce1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~12_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~0_combout\,
	combout => \debounce1|s_debounceCnt~1_combout\);

-- Location: FF_X110_Y34_N1
\debounce1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~1_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(6));

-- Location: LCCOMB_X109_Y35_N24
\debounce1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~14_combout\ = (\debounce1|s_debounceCnt\(7) & (\debounce1|Add0~13\ & VCC)) # (!\debounce1|s_debounceCnt\(7) & (!\debounce1|Add0~13\))
-- \debounce1|Add0~15\ = CARRY((!\debounce1|s_debounceCnt\(7) & !\debounce1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(7),
	datad => VCC,
	cin => \debounce1|Add0~13\,
	combout => \debounce1|Add0~14_combout\,
	cout => \debounce1|Add0~15\);

-- Location: LCCOMB_X110_Y35_N0
\debounce1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~12_combout\ = (\debounce1|Add0~14_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~14_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~12_combout\);

-- Location: FF_X110_Y35_N1
\debounce1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~12_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(7));

-- Location: LCCOMB_X109_Y35_N26
\debounce1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~16_combout\ = (\debounce1|s_debounceCnt\(8) & ((GND) # (!\debounce1|Add0~15\))) # (!\debounce1|s_debounceCnt\(8) & (\debounce1|Add0~15\ $ (GND)))
-- \debounce1|Add0~17\ = CARRY((\debounce1|s_debounceCnt\(8)) # (!\debounce1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(8),
	datad => VCC,
	cin => \debounce1|Add0~15\,
	combout => \debounce1|Add0~16_combout\,
	cout => \debounce1|Add0~17\);

-- Location: LCCOMB_X110_Y35_N26
\debounce1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~13_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & ((\debounce1|Add0~16_combout\) # (!\debounce1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_previousIn~q\,
	datac => \debounce1|Add0~16_combout\,
	datad => \debounce1|s_debounceCnt[7]~0_combout\,
	combout => \debounce1|s_debounceCnt~13_combout\);

-- Location: FF_X110_Y35_N27
\debounce1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~13_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(8));

-- Location: LCCOMB_X109_Y35_N28
\debounce1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~18_combout\ = (\debounce1|s_debounceCnt\(9) & (\debounce1|Add0~17\ & VCC)) # (!\debounce1|s_debounceCnt\(9) & (!\debounce1|Add0~17\))
-- \debounce1|Add0~19\ = CARRY((!\debounce1|s_debounceCnt\(9) & !\debounce1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(9),
	datad => VCC,
	cin => \debounce1|Add0~17\,
	combout => \debounce1|Add0~18_combout\,
	cout => \debounce1|Add0~19\);

-- Location: LCCOMB_X110_Y35_N28
\debounce1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~14_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & ((\debounce1|Add0~18_combout\) # (!\debounce1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~18_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~0_combout\,
	combout => \debounce1|s_debounceCnt~14_combout\);

-- Location: FF_X110_Y35_N29
\debounce1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~14_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(9));

-- Location: LCCOMB_X109_Y35_N30
\debounce1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~20_combout\ = (\debounce1|s_debounceCnt\(10) & ((GND) # (!\debounce1|Add0~19\))) # (!\debounce1|s_debounceCnt\(10) & (\debounce1|Add0~19\ $ (GND)))
-- \debounce1|Add0~21\ = CARRY((\debounce1|s_debounceCnt\(10)) # (!\debounce1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(10),
	datad => VCC,
	cin => \debounce1|Add0~19\,
	combout => \debounce1|Add0~20_combout\,
	cout => \debounce1|Add0~21\);

-- Location: LCCOMB_X110_Y35_N22
\debounce1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~15_combout\ = (\debounce1|Add0~20_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~20_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~15_combout\);

-- Location: FF_X110_Y35_N23
\debounce1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~15_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(10));

-- Location: LCCOMB_X109_Y34_N0
\debounce1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~22_combout\ = (\debounce1|s_debounceCnt\(11) & (\debounce1|Add0~21\ & VCC)) # (!\debounce1|s_debounceCnt\(11) & (!\debounce1|Add0~21\))
-- \debounce1|Add0~23\ = CARRY((!\debounce1|s_debounceCnt\(11) & !\debounce1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(11),
	datad => VCC,
	cin => \debounce1|Add0~21\,
	combout => \debounce1|Add0~22_combout\,
	cout => \debounce1|Add0~23\);

-- Location: LCCOMB_X110_Y34_N24
\debounce1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~16_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & ((\debounce1|Add0~22_combout\) # (!\debounce1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~22_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~0_combout\,
	combout => \debounce1|s_debounceCnt~16_combout\);

-- Location: FF_X110_Y34_N25
\debounce1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~16_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(11));

-- Location: LCCOMB_X109_Y34_N2
\debounce1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~24_combout\ = (\debounce1|s_debounceCnt\(12) & ((GND) # (!\debounce1|Add0~23\))) # (!\debounce1|s_debounceCnt\(12) & (\debounce1|Add0~23\ $ (GND)))
-- \debounce1|Add0~25\ = CARRY((\debounce1|s_debounceCnt\(12)) # (!\debounce1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(12),
	datad => VCC,
	cin => \debounce1|Add0~23\,
	combout => \debounce1|Add0~24_combout\,
	cout => \debounce1|Add0~25\);

-- Location: LCCOMB_X110_Y35_N14
\debounce1|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~10_combout\ = (\debounce1|Add0~24_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce1|Add0~24_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~10_combout\);

-- Location: FF_X110_Y35_N15
\debounce1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~10_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(12));

-- Location: LCCOMB_X109_Y34_N4
\debounce1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~26_combout\ = (\debounce1|s_debounceCnt\(13) & (\debounce1|Add0~25\ & VCC)) # (!\debounce1|s_debounceCnt\(13) & (!\debounce1|Add0~25\))
-- \debounce1|Add0~27\ = CARRY((!\debounce1|s_debounceCnt\(13) & !\debounce1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(13),
	datad => VCC,
	cin => \debounce1|Add0~25\,
	combout => \debounce1|Add0~26_combout\,
	cout => \debounce1|Add0~27\);

-- Location: LCCOMB_X110_Y35_N8
\debounce1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~11_combout\ = (\debounce1|Add0~26_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|Add0~26_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~11_combout\);

-- Location: FF_X110_Y35_N9
\debounce1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~11_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(13));

-- Location: LCCOMB_X109_Y34_N6
\debounce1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~28_combout\ = (\debounce1|s_debounceCnt\(14) & ((GND) # (!\debounce1|Add0~27\))) # (!\debounce1|s_debounceCnt\(14) & (\debounce1|Add0~27\ $ (GND)))
-- \debounce1|Add0~29\ = CARRY((\debounce1|s_debounceCnt\(14)) # (!\debounce1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(14),
	datad => VCC,
	cin => \debounce1|Add0~27\,
	combout => \debounce1|Add0~28_combout\,
	cout => \debounce1|Add0~29\);

-- Location: LCCOMB_X110_Y34_N14
\debounce1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~17_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & ((\debounce1|Add0~28_combout\) # (!\debounce1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~28_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~0_combout\,
	combout => \debounce1|s_debounceCnt~17_combout\);

-- Location: FF_X110_Y34_N15
\debounce1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~17_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(14));

-- Location: LCCOMB_X109_Y34_N8
\debounce1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~30_combout\ = (\debounce1|s_debounceCnt\(15) & (\debounce1|Add0~29\ & VCC)) # (!\debounce1|s_debounceCnt\(15) & (!\debounce1|Add0~29\))
-- \debounce1|Add0~31\ = CARRY((!\debounce1|s_debounceCnt\(15) & !\debounce1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(15),
	datad => VCC,
	cin => \debounce1|Add0~29\,
	combout => \debounce1|Add0~30_combout\,
	cout => \debounce1|Add0~31\);

-- Location: LCCOMB_X108_Y34_N16
\debounce1|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~5_combout\ = (\debounce1|Add0~30_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce1|Add0~30_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~5_combout\);

-- Location: FF_X108_Y34_N17
\debounce1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~5_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(15));

-- Location: LCCOMB_X109_Y34_N10
\debounce1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~32_combout\ = (\debounce1|s_debounceCnt\(16) & ((GND) # (!\debounce1|Add0~31\))) # (!\debounce1|s_debounceCnt\(16) & (\debounce1|Add0~31\ $ (GND)))
-- \debounce1|Add0~33\ = CARRY((\debounce1|s_debounceCnt\(16)) # (!\debounce1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(16),
	datad => VCC,
	cin => \debounce1|Add0~31\,
	combout => \debounce1|Add0~32_combout\,
	cout => \debounce1|Add0~33\);

-- Location: LCCOMB_X108_Y34_N14
\debounce1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~6_combout\ = (\debounce1|Add0~32_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce1|Add0~32_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~6_combout\);

-- Location: FF_X108_Y34_N15
\debounce1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~6_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(16));

-- Location: LCCOMB_X109_Y34_N12
\debounce1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~34_combout\ = (\debounce1|s_debounceCnt\(17) & (\debounce1|Add0~33\ & VCC)) # (!\debounce1|s_debounceCnt\(17) & (!\debounce1|Add0~33\))
-- \debounce1|Add0~35\ = CARRY((!\debounce1|s_debounceCnt\(17) & !\debounce1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(17),
	datad => VCC,
	cin => \debounce1|Add0~33\,
	combout => \debounce1|Add0~34_combout\,
	cout => \debounce1|Add0~35\);

-- Location: LCCOMB_X109_Y34_N28
\debounce1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~7_combout\ = (\debounce1|s_debounceCnt[7]~4_combout\ & \debounce1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt[7]~4_combout\,
	datad => \debounce1|Add0~34_combout\,
	combout => \debounce1|s_debounceCnt~7_combout\);

-- Location: FF_X109_Y34_N29
\debounce1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~7_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(17));

-- Location: LCCOMB_X109_Y34_N14
\debounce1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~36_combout\ = (\debounce1|s_debounceCnt\(18) & ((GND) # (!\debounce1|Add0~35\))) # (!\debounce1|s_debounceCnt\(18) & (\debounce1|Add0~35\ $ (GND)))
-- \debounce1|Add0~37\ = CARRY((\debounce1|s_debounceCnt\(18)) # (!\debounce1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(18),
	datad => VCC,
	cin => \debounce1|Add0~35\,
	combout => \debounce1|Add0~36_combout\,
	cout => \debounce1|Add0~37\);

-- Location: LCCOMB_X110_Y34_N28
\debounce1|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[18]~18_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & (\debounce1|s_debounceCnt[7]~3_combout\ & ((\debounce1|Add0~36_combout\) # (!\debounce1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|Add0~36_combout\,
	datab => \debounce1|s_debounceCnt[7]~0_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~3_combout\,
	combout => \debounce1|s_debounceCnt[18]~18_combout\);

-- Location: FF_X110_Y34_N29
\debounce1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(18));

-- Location: LCCOMB_X109_Y34_N16
\debounce1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~38_combout\ = (\debounce1|s_debounceCnt\(19) & (\debounce1|Add0~37\ & VCC)) # (!\debounce1|s_debounceCnt\(19) & (!\debounce1|Add0~37\))
-- \debounce1|Add0~39\ = CARRY((!\debounce1|s_debounceCnt\(19) & !\debounce1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(19),
	datad => VCC,
	cin => \debounce1|Add0~37\,
	combout => \debounce1|Add0~38_combout\,
	cout => \debounce1|Add0~39\);

-- Location: LCCOMB_X110_Y34_N22
\debounce1|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[19]~19_combout\ = (\debounce1|s_debounceCnt[7]~0_combout\ & (\debounce1|s_debounceCnt[7]~3_combout\ & ((\debounce1|Add0~38_combout\) # (!\debounce1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|Add0~38_combout\,
	datab => \debounce1|s_debounceCnt[7]~0_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[7]~3_combout\,
	combout => \debounce1|s_debounceCnt[19]~19_combout\);

-- Location: FF_X110_Y34_N23
\debounce1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(19));

-- Location: LCCOMB_X109_Y34_N18
\debounce1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~40_combout\ = (\debounce1|s_debounceCnt\(20) & ((GND) # (!\debounce1|Add0~39\))) # (!\debounce1|s_debounceCnt\(20) & (\debounce1|Add0~39\ $ (GND)))
-- \debounce1|Add0~41\ = CARRY((\debounce1|s_debounceCnt\(20)) # (!\debounce1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(20),
	datad => VCC,
	cin => \debounce1|Add0~39\,
	combout => \debounce1|Add0~40_combout\,
	cout => \debounce1|Add0~41\);

-- Location: LCCOMB_X109_Y34_N24
\debounce1|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[20]~8_combout\ = (\debounce1|s_debounceCnt[7]~4_combout\ & (\debounce1|Add0~40_combout\ & \debounce1|s_debounceCnt[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt[7]~4_combout\,
	datab => \debounce1|Add0~40_combout\,
	datad => \debounce1|s_debounceCnt[7]~3_combout\,
	combout => \debounce1|s_debounceCnt[20]~8_combout\);

-- Location: FF_X109_Y34_N25
\debounce1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(20));

-- Location: LCCOMB_X109_Y34_N20
\debounce1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~42_combout\ = (\debounce1|s_debounceCnt\(21) & (\debounce1|Add0~41\ & VCC)) # (!\debounce1|s_debounceCnt\(21) & (!\debounce1|Add0~41\))
-- \debounce1|Add0~43\ = CARRY((!\debounce1|s_debounceCnt\(21) & !\debounce1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|s_debounceCnt\(21),
	datad => VCC,
	cin => \debounce1|Add0~41\,
	combout => \debounce1|Add0~42_combout\,
	cout => \debounce1|Add0~43\);

-- Location: LCCOMB_X110_Y34_N2
\debounce1|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[21]~9_combout\ = (\debounce1|Add0~42_combout\ & (\debounce1|s_debounceCnt[7]~4_combout\ & \debounce1|s_debounceCnt[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce1|Add0~42_combout\,
	datac => \debounce1|s_debounceCnt[7]~4_combout\,
	datad => \debounce1|s_debounceCnt[7]~3_combout\,
	combout => \debounce1|s_debounceCnt[21]~9_combout\);

-- Location: FF_X110_Y34_N3
\debounce1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(21));

-- Location: LCCOMB_X109_Y34_N22
\debounce1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|Add0~44_combout\ = \debounce1|Add0~43\ $ (\debounce1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce1|s_debounceCnt\(22),
	cin => \debounce1|Add0~43\,
	combout => \debounce1|Add0~44_combout\);

-- Location: LCCOMB_X110_Y34_N18
\debounce1|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[22]~25_combout\ = (\debounce1|s_debounceCnt\(22) & (!\debounce1|LessThan0~6_combout\)) # (!\debounce1|s_debounceCnt\(22) & (((\debounce1|s_debounceCnt[7]~2_combout\) # (!\debounce1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|LessThan0~6_combout\,
	datab => \debounce1|s_previousIn~q\,
	datac => \debounce1|s_debounceCnt[7]~2_combout\,
	datad => \debounce1|s_debounceCnt\(22),
	combout => \debounce1|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X110_Y34_N26
\debounce1|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[22]~26_combout\ = (\debounce1|s_dirtyIn~q\ & (\debounce1|s_debounceCnt[22]~25_combout\ & ((\debounce1|Add0~44_combout\) # (!\debounce1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_dirtyIn~q\,
	datab => \debounce1|Add0~44_combout\,
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_debounceCnt[22]~25_combout\,
	combout => \debounce1|s_debounceCnt[22]~26_combout\);

-- Location: FF_X110_Y34_N27
\debounce1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(22));

-- Location: LCCOMB_X110_Y34_N4
\debounce1|s_debounceCnt[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt[7]~4_combout\ = (\debounce1|s_previousIn~q\ & (\debounce1|s_dirtyIn~q\ & ((!\debounce1|LessThan0~6_combout\) # (!\debounce1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(22),
	datab => \debounce1|s_previousIn~q\,
	datac => \debounce1|LessThan0~6_combout\,
	datad => \debounce1|s_dirtyIn~q\,
	combout => \debounce1|s_debounceCnt[7]~4_combout\);

-- Location: LCCOMB_X110_Y35_N12
\debounce1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_debounceCnt~24_combout\ = (\debounce1|Add0~0_combout\ & \debounce1|s_debounceCnt[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce1|Add0~0_combout\,
	datad => \debounce1|s_debounceCnt[7]~4_combout\,
	combout => \debounce1|s_debounceCnt~24_combout\);

-- Location: FF_X110_Y35_N13
\debounce1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_debounceCnt~24_combout\,
	ena => \debounce1|s_debounceCnt[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_debounceCnt\(0));

-- Location: LCCOMB_X110_Y35_N20
\debounce1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~6_combout\ = (\debounce1|s_debounceCnt\(0) & (!\debounce1|s_debounceCnt\(22) & (\debounce1|s_previousIn~q\ & \debounce1|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_debounceCnt\(0),
	datab => \debounce1|s_debounceCnt\(22),
	datac => \debounce1|s_previousIn~q\,
	datad => \debounce1|s_dirtyIn~q\,
	combout => \debounce1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X110_Y35_N24
\debounce1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce1|s_pulsedOut~7_combout\ = (\debounce1|s_pulsedOut~6_combout\ & (\debounce1|s_pulsedOut~4_combout\ & (\debounce1|s_pulsedOut~5_combout\ & !\debounce1|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_pulsedOut~6_combout\,
	datab => \debounce1|s_pulsedOut~4_combout\,
	datac => \debounce1|s_pulsedOut~5_combout\,
	datad => \debounce1|s_debounceCnt\(5),
	combout => \debounce1|s_pulsedOut~7_combout\);

-- Location: FF_X110_Y35_N25
\debounce1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce1|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce1|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X82_Y36_N10
\debounce2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[2]~input_o\,
	combout => \debounce2|s_dirtyIn~0_combout\);

-- Location: FF_X82_Y36_N11
\debounce2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_dirtyIn~q\);

-- Location: LCCOMB_X82_Y36_N8
\debounce2|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_previousIn~feeder_combout\ = \debounce2|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \debounce2|s_dirtyIn~q\,
	combout => \debounce2|s_previousIn~feeder_combout\);

-- Location: FF_X82_Y36_N9
\debounce2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_previousIn~q\);

-- Location: LCCOMB_X82_Y36_N0
\debounce2|s_debounceCnt[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~3_combout\ = (((\debounce2|s_debounceCnt[22]~2_combout\) # (\debounce2|s_debounceCnt\(22))) # (!\debounce2|s_previousIn~q\)) # (!\debounce2|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_dirtyIn~q\,
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~2_combout\,
	datad => \debounce2|s_debounceCnt\(22),
	combout => \debounce2|s_debounceCnt[22]~3_combout\);

-- Location: LCCOMB_X82_Y36_N4
\debounce2|s_debounceCnt[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~0_combout\ = (\debounce2|s_dirtyIn~q\ & ((!\debounce2|LessThan0~6_combout\) # (!\debounce2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_dirtyIn~q\,
	datab => \debounce2|s_debounceCnt\(22),
	datad => \debounce2|LessThan0~6_combout\,
	combout => \debounce2|s_debounceCnt[22]~0_combout\);

-- Location: LCCOMB_X83_Y37_N18
\debounce2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~8_combout\ = (\debounce2|s_debounceCnt\(4) & ((GND) # (!\debounce2|Add0~7\))) # (!\debounce2|s_debounceCnt\(4) & (\debounce2|Add0~7\ $ (GND)))
-- \debounce2|Add0~9\ = CARRY((\debounce2|s_debounceCnt\(4)) # (!\debounce2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(4),
	datad => VCC,
	cin => \debounce2|Add0~7\,
	combout => \debounce2|Add0~8_combout\,
	cout => \debounce2|Add0~9\);

-- Location: LCCOMB_X83_Y37_N20
\debounce2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~10_combout\ = (\debounce2|s_debounceCnt\(5) & (\debounce2|Add0~9\ & VCC)) # (!\debounce2|s_debounceCnt\(5) & (!\debounce2|Add0~9\))
-- \debounce2|Add0~11\ = CARRY((!\debounce2|s_debounceCnt\(5) & !\debounce2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(5),
	datad => VCC,
	cin => \debounce2|Add0~9\,
	combout => \debounce2|Add0~10_combout\,
	cout => \debounce2|Add0~11\);

-- Location: LCCOMB_X83_Y37_N4
\debounce2|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~27_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~10_combout\,
	combout => \debounce2|s_debounceCnt~27_combout\);

-- Location: FF_X83_Y37_N5
\debounce2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~27_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(5));

-- Location: LCCOMB_X83_Y37_N22
\debounce2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~12_combout\ = (\debounce2|s_debounceCnt\(6) & ((GND) # (!\debounce2|Add0~11\))) # (!\debounce2|s_debounceCnt\(6) & (\debounce2|Add0~11\ $ (GND)))
-- \debounce2|Add0~13\ = CARRY((\debounce2|s_debounceCnt\(6)) # (!\debounce2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(6),
	datad => VCC,
	cin => \debounce2|Add0~11\,
	combout => \debounce2|Add0~12_combout\,
	cout => \debounce2|Add0~13\);

-- Location: LCCOMB_X82_Y36_N6
\debounce2|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~1_combout\ = (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~12_combout\) # (!\debounce2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|Add0~12_combout\,
	combout => \debounce2|s_debounceCnt~1_combout\);

-- Location: FF_X82_Y36_N7
\debounce2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~1_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(6));

-- Location: LCCOMB_X83_Y37_N24
\debounce2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~14_combout\ = (\debounce2|s_debounceCnt\(7) & (\debounce2|Add0~13\ & VCC)) # (!\debounce2|s_debounceCnt\(7) & (!\debounce2|Add0~13\))
-- \debounce2|Add0~15\ = CARRY((!\debounce2|s_debounceCnt\(7) & !\debounce2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(7),
	datad => VCC,
	cin => \debounce2|Add0~13\,
	combout => \debounce2|Add0~14_combout\,
	cout => \debounce2|Add0~15\);

-- Location: LCCOMB_X84_Y36_N16
\debounce2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~12_combout\ = (\debounce2|Add0~14_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|Add0~14_combout\,
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~12_combout\);

-- Location: FF_X84_Y36_N17
\debounce2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~12_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(7));

-- Location: LCCOMB_X83_Y37_N26
\debounce2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~16_combout\ = (\debounce2|s_debounceCnt\(8) & ((GND) # (!\debounce2|Add0~15\))) # (!\debounce2|s_debounceCnt\(8) & (\debounce2|Add0~15\ $ (GND)))
-- \debounce2|Add0~17\ = CARRY((\debounce2|s_debounceCnt\(8)) # (!\debounce2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(8),
	datad => VCC,
	cin => \debounce2|Add0~15\,
	combout => \debounce2|Add0~16_combout\,
	cout => \debounce2|Add0~17\);

-- Location: LCCOMB_X82_Y36_N12
\debounce2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~13_combout\ = (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~16_combout\) # (!\debounce2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|Add0~16_combout\,
	combout => \debounce2|s_debounceCnt~13_combout\);

-- Location: FF_X82_Y36_N13
\debounce2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~13_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(8));

-- Location: LCCOMB_X83_Y37_N28
\debounce2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~18_combout\ = (\debounce2|s_debounceCnt\(9) & (\debounce2|Add0~17\ & VCC)) # (!\debounce2|s_debounceCnt\(9) & (!\debounce2|Add0~17\))
-- \debounce2|Add0~19\ = CARRY((!\debounce2|s_debounceCnt\(9) & !\debounce2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(9),
	datad => VCC,
	cin => \debounce2|Add0~17\,
	combout => \debounce2|Add0~18_combout\,
	cout => \debounce2|Add0~19\);

-- Location: LCCOMB_X82_Y36_N14
\debounce2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~14_combout\ = (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~18_combout\) # (!\debounce2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|Add0~18_combout\,
	combout => \debounce2|s_debounceCnt~14_combout\);

-- Location: FF_X82_Y36_N15
\debounce2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~14_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(9));

-- Location: LCCOMB_X83_Y37_N30
\debounce2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~20_combout\ = (\debounce2|s_debounceCnt\(10) & ((GND) # (!\debounce2|Add0~19\))) # (!\debounce2|s_debounceCnt\(10) & (\debounce2|Add0~19\ $ (GND)))
-- \debounce2|Add0~21\ = CARRY((\debounce2|s_debounceCnt\(10)) # (!\debounce2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(10),
	datad => VCC,
	cin => \debounce2|Add0~19\,
	combout => \debounce2|Add0~20_combout\,
	cout => \debounce2|Add0~21\);

-- Location: LCCOMB_X84_Y36_N2
\debounce2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~15_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~20_combout\,
	combout => \debounce2|s_debounceCnt~15_combout\);

-- Location: FF_X84_Y36_N3
\debounce2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~15_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(10));

-- Location: LCCOMB_X83_Y36_N0
\debounce2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~22_combout\ = (\debounce2|s_debounceCnt\(11) & (\debounce2|Add0~21\ & VCC)) # (!\debounce2|s_debounceCnt\(11) & (!\debounce2|Add0~21\))
-- \debounce2|Add0~23\ = CARRY((!\debounce2|s_debounceCnt\(11) & !\debounce2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(11),
	datad => VCC,
	cin => \debounce2|Add0~21\,
	combout => \debounce2|Add0~22_combout\,
	cout => \debounce2|Add0~23\);

-- Location: LCCOMB_X82_Y36_N16
\debounce2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~16_combout\ = (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~22_combout\) # (!\debounce2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|Add0~22_combout\,
	datac => \debounce2|s_previousIn~q\,
	datad => \debounce2|s_debounceCnt[22]~0_combout\,
	combout => \debounce2|s_debounceCnt~16_combout\);

-- Location: FF_X82_Y36_N17
\debounce2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~16_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(11));

-- Location: LCCOMB_X83_Y36_N2
\debounce2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~24_combout\ = (\debounce2|s_debounceCnt\(12) & ((GND) # (!\debounce2|Add0~23\))) # (!\debounce2|s_debounceCnt\(12) & (\debounce2|Add0~23\ $ (GND)))
-- \debounce2|Add0~25\ = CARRY((\debounce2|s_debounceCnt\(12)) # (!\debounce2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(12),
	datad => VCC,
	cin => \debounce2|Add0~23\,
	combout => \debounce2|Add0~24_combout\,
	cout => \debounce2|Add0~25\);

-- Location: LCCOMB_X84_Y36_N14
\debounce2|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~10_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~24_combout\,
	combout => \debounce2|s_debounceCnt~10_combout\);

-- Location: FF_X84_Y36_N15
\debounce2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~10_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(12));

-- Location: LCCOMB_X83_Y36_N4
\debounce2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~26_combout\ = (\debounce2|s_debounceCnt\(13) & (\debounce2|Add0~25\ & VCC)) # (!\debounce2|s_debounceCnt\(13) & (!\debounce2|Add0~25\))
-- \debounce2|Add0~27\ = CARRY((!\debounce2|s_debounceCnt\(13) & !\debounce2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(13),
	datad => VCC,
	cin => \debounce2|Add0~25\,
	combout => \debounce2|Add0~26_combout\,
	cout => \debounce2|Add0~27\);

-- Location: LCCOMB_X84_Y36_N0
\debounce2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~11_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~4_combout\,
	datac => \debounce2|Add0~26_combout\,
	combout => \debounce2|s_debounceCnt~11_combout\);

-- Location: FF_X84_Y36_N1
\debounce2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~11_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(13));

-- Location: LCCOMB_X83_Y36_N6
\debounce2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~28_combout\ = (\debounce2|s_debounceCnt\(14) & ((GND) # (!\debounce2|Add0~27\))) # (!\debounce2|s_debounceCnt\(14) & (\debounce2|Add0~27\ $ (GND)))
-- \debounce2|Add0~29\ = CARRY((\debounce2|s_debounceCnt\(14)) # (!\debounce2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(14),
	datad => VCC,
	cin => \debounce2|Add0~27\,
	combout => \debounce2|Add0~28_combout\,
	cout => \debounce2|Add0~29\);

-- Location: LCCOMB_X82_Y36_N18
\debounce2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~17_combout\ = (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~28_combout\) # (!\debounce2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|Add0~28_combout\,
	combout => \debounce2|s_debounceCnt~17_combout\);

-- Location: FF_X82_Y36_N19
\debounce2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~17_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(14));

-- Location: LCCOMB_X83_Y36_N8
\debounce2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~30_combout\ = (\debounce2|s_debounceCnt\(15) & (\debounce2|Add0~29\ & VCC)) # (!\debounce2|s_debounceCnt\(15) & (!\debounce2|Add0~29\))
-- \debounce2|Add0~31\ = CARRY((!\debounce2|s_debounceCnt\(15) & !\debounce2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(15),
	datad => VCC,
	cin => \debounce2|Add0~29\,
	combout => \debounce2|Add0~30_combout\,
	cout => \debounce2|Add0~31\);

-- Location: LCCOMB_X82_Y36_N20
\debounce2|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~5_combout\ = (\debounce2|Add0~30_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|Add0~30_combout\,
	datad => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~5_combout\);

-- Location: FF_X82_Y36_N21
\debounce2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~5_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(15));

-- Location: LCCOMB_X83_Y36_N10
\debounce2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~32_combout\ = (\debounce2|s_debounceCnt\(16) & ((GND) # (!\debounce2|Add0~31\))) # (!\debounce2|s_debounceCnt\(16) & (\debounce2|Add0~31\ $ (GND)))
-- \debounce2|Add0~33\ = CARRY((\debounce2|s_debounceCnt\(16)) # (!\debounce2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(16),
	datad => VCC,
	cin => \debounce2|Add0~31\,
	combout => \debounce2|Add0~32_combout\,
	cout => \debounce2|Add0~33\);

-- Location: LCCOMB_X84_Y36_N12
\debounce2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~6_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~32_combout\,
	combout => \debounce2|s_debounceCnt~6_combout\);

-- Location: FF_X84_Y36_N13
\debounce2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~6_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(16));

-- Location: LCCOMB_X83_Y36_N12
\debounce2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~34_combout\ = (\debounce2|s_debounceCnt\(17) & (\debounce2|Add0~33\ & VCC)) # (!\debounce2|s_debounceCnt\(17) & (!\debounce2|Add0~33\))
-- \debounce2|Add0~35\ = CARRY((!\debounce2|s_debounceCnt\(17) & !\debounce2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(17),
	datad => VCC,
	cin => \debounce2|Add0~33\,
	combout => \debounce2|Add0~34_combout\,
	cout => \debounce2|Add0~35\);

-- Location: LCCOMB_X82_Y36_N2
\debounce2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~7_combout\ = (\debounce2|Add0~34_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|Add0~34_combout\,
	datad => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~7_combout\);

-- Location: FF_X82_Y36_N3
\debounce2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~7_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(17));

-- Location: LCCOMB_X83_Y36_N14
\debounce2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~36_combout\ = (\debounce2|s_debounceCnt\(18) & ((GND) # (!\debounce2|Add0~35\))) # (!\debounce2|s_debounceCnt\(18) & (\debounce2|Add0~35\ $ (GND)))
-- \debounce2|Add0~37\ = CARRY((\debounce2|s_debounceCnt\(18)) # (!\debounce2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(18),
	datad => VCC,
	cin => \debounce2|Add0~35\,
	combout => \debounce2|Add0~36_combout\,
	cout => \debounce2|Add0~37\);

-- Location: LCCOMB_X83_Y36_N24
\debounce2|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[18]~18_combout\ = (\debounce2|s_debounceCnt[22]~3_combout\ & (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~36_combout\) # (!\debounce2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~3_combout\,
	datab => \debounce2|Add0~36_combout\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|s_previousIn~q\,
	combout => \debounce2|s_debounceCnt[18]~18_combout\);

-- Location: FF_X83_Y36_N25
\debounce2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(18));

-- Location: LCCOMB_X83_Y36_N16
\debounce2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~38_combout\ = (\debounce2|s_debounceCnt\(19) & (\debounce2|Add0~37\ & VCC)) # (!\debounce2|s_debounceCnt\(19) & (!\debounce2|Add0~37\))
-- \debounce2|Add0~39\ = CARRY((!\debounce2|s_debounceCnt\(19) & !\debounce2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(19),
	datad => VCC,
	cin => \debounce2|Add0~37\,
	combout => \debounce2|Add0~38_combout\,
	cout => \debounce2|Add0~39\);

-- Location: LCCOMB_X83_Y36_N30
\debounce2|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[19]~19_combout\ = (\debounce2|s_debounceCnt[22]~3_combout\ & (\debounce2|s_debounceCnt[22]~0_combout\ & ((\debounce2|Add0~38_combout\) # (!\debounce2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~3_combout\,
	datab => \debounce2|Add0~38_combout\,
	datac => \debounce2|s_debounceCnt[22]~0_combout\,
	datad => \debounce2|s_previousIn~q\,
	combout => \debounce2|s_debounceCnt[19]~19_combout\);

-- Location: FF_X83_Y36_N31
\debounce2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(19));

-- Location: LCCOMB_X83_Y36_N18
\debounce2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~40_combout\ = (\debounce2|s_debounceCnt\(20) & ((GND) # (!\debounce2|Add0~39\))) # (!\debounce2|s_debounceCnt\(20) & (\debounce2|Add0~39\ $ (GND)))
-- \debounce2|Add0~41\ = CARRY((\debounce2|s_debounceCnt\(20)) # (!\debounce2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(20),
	datad => VCC,
	cin => \debounce2|Add0~39\,
	combout => \debounce2|Add0~40_combout\,
	cout => \debounce2|Add0~41\);

-- Location: LCCOMB_X84_Y36_N18
\debounce2|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[20]~8_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & (\debounce2|s_debounceCnt[22]~3_combout\ & \debounce2|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~4_combout\,
	datac => \debounce2|s_debounceCnt[22]~3_combout\,
	datad => \debounce2|Add0~40_combout\,
	combout => \debounce2|s_debounceCnt[20]~8_combout\);

-- Location: FF_X84_Y36_N19
\debounce2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(20));

-- Location: LCCOMB_X83_Y36_N20
\debounce2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~42_combout\ = (\debounce2|s_debounceCnt\(21) & (\debounce2|Add0~41\ & VCC)) # (!\debounce2|s_debounceCnt\(21) & (!\debounce2|Add0~41\))
-- \debounce2|Add0~43\ = CARRY((!\debounce2|s_debounceCnt\(21) & !\debounce2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(21),
	datad => VCC,
	cin => \debounce2|Add0~41\,
	combout => \debounce2|Add0~42_combout\,
	cout => \debounce2|Add0~43\);

-- Location: LCCOMB_X84_Y36_N8
\debounce2|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[21]~9_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & (\debounce2|s_debounceCnt[22]~3_combout\ & \debounce2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~4_combout\,
	datac => \debounce2|s_debounceCnt[22]~3_combout\,
	datad => \debounce2|Add0~42_combout\,
	combout => \debounce2|s_debounceCnt[21]~9_combout\);

-- Location: FF_X84_Y36_N9
\debounce2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(21));

-- Location: LCCOMB_X85_Y36_N14
\debounce2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~4_combout\ = (\debounce2|s_debounceCnt\(15)) # ((\debounce2|s_debounceCnt\(17)) # (\debounce2|s_debounceCnt\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(15),
	datac => \debounce2|s_debounceCnt\(17),
	datad => \debounce2|s_debounceCnt\(16),
	combout => \debounce2|LessThan0~4_combout\);

-- Location: LCCOMB_X83_Y37_N10
\debounce2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~0_combout\ = \debounce2|s_debounceCnt\(0) $ (VCC)
-- \debounce2|Add0~1\ = CARRY(\debounce2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(0),
	datad => VCC,
	combout => \debounce2|Add0~0_combout\,
	cout => \debounce2|Add0~1\);

-- Location: LCCOMB_X83_Y37_N6
\debounce2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~24_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~0_combout\,
	combout => \debounce2|s_debounceCnt~24_combout\);

-- Location: FF_X83_Y37_N7
\debounce2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~24_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(0));

-- Location: LCCOMB_X84_Y36_N22
\debounce2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~0_combout\ = (\debounce2|s_debounceCnt\(6) & ((\debounce2|s_debounceCnt\(5)) # ((\debounce2|s_debounceCnt\(0)) # (!\debounce2|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(5),
	datab => \debounce2|s_debounceCnt\(6),
	datac => \debounce2|s_pulsedOut~5_combout\,
	datad => \debounce2|s_debounceCnt\(0),
	combout => \debounce2|LessThan0~0_combout\);

-- Location: LCCOMB_X84_Y36_N24
\debounce2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~1_combout\ = (\debounce2|s_debounceCnt\(9) & ((\debounce2|s_debounceCnt\(7)) # (\debounce2|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(9),
	datab => \debounce2|s_debounceCnt\(7),
	datac => \debounce2|LessThan0~0_combout\,
	combout => \debounce2|LessThan0~1_combout\);

-- Location: LCCOMB_X84_Y36_N10
\debounce2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~2_combout\ = (\debounce2|s_debounceCnt\(11) & ((\debounce2|s_debounceCnt\(10)) # ((\debounce2|s_debounceCnt\(8) & \debounce2|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(8),
	datab => \debounce2|s_debounceCnt\(10),
	datac => \debounce2|s_debounceCnt\(11),
	datad => \debounce2|LessThan0~1_combout\,
	combout => \debounce2|LessThan0~2_combout\);

-- Location: LCCOMB_X84_Y36_N28
\debounce2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~3_combout\ = (\debounce2|s_debounceCnt\(14) & ((\debounce2|s_debounceCnt\(13)) # ((\debounce2|s_debounceCnt\(12)) # (\debounce2|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(14),
	datab => \debounce2|s_debounceCnt\(13),
	datac => \debounce2|s_debounceCnt\(12),
	datad => \debounce2|LessThan0~2_combout\,
	combout => \debounce2|LessThan0~3_combout\);

-- Location: LCCOMB_X84_Y36_N6
\debounce2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~5_combout\ = (\debounce2|s_debounceCnt\(19) & ((\debounce2|LessThan0~4_combout\) # (\debounce2|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(19),
	datac => \debounce2|LessThan0~4_combout\,
	datad => \debounce2|LessThan0~3_combout\,
	combout => \debounce2|LessThan0~5_combout\);

-- Location: LCCOMB_X83_Y36_N28
\debounce2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|LessThan0~6_combout\ = (\debounce2|s_debounceCnt\(20)) # ((\debounce2|s_debounceCnt\(21)) # ((\debounce2|s_debounceCnt\(18) & \debounce2|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(18),
	datab => \debounce2|s_debounceCnt\(20),
	datac => \debounce2|s_debounceCnt\(21),
	datad => \debounce2|LessThan0~5_combout\,
	combout => \debounce2|LessThan0~6_combout\);

-- Location: LCCOMB_X83_Y36_N26
\debounce2|s_debounceCnt[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~4_combout\ = (\debounce2|s_previousIn~q\ & (\debounce2|s_dirtyIn~q\ & ((!\debounce2|LessThan0~6_combout\) # (!\debounce2|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_previousIn~q\,
	datab => \debounce2|s_dirtyIn~q\,
	datac => \debounce2|s_debounceCnt\(22),
	datad => \debounce2|LessThan0~6_combout\,
	combout => \debounce2|s_debounceCnt[22]~4_combout\);

-- Location: LCCOMB_X83_Y37_N12
\debounce2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~2_combout\ = (\debounce2|s_debounceCnt\(1) & (\debounce2|Add0~1\ & VCC)) # (!\debounce2|s_debounceCnt\(1) & (!\debounce2|Add0~1\))
-- \debounce2|Add0~3\ = CARRY((!\debounce2|s_debounceCnt\(1) & !\debounce2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(1),
	datad => VCC,
	cin => \debounce2|Add0~1\,
	combout => \debounce2|Add0~2_combout\,
	cout => \debounce2|Add0~3\);

-- Location: LCCOMB_X82_Y37_N20
\debounce2|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~20_combout\ = (\debounce2|Add0~2_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|Add0~2_combout\,
	datad => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~20_combout\);

-- Location: FF_X82_Y37_N21
\debounce2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~20_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(1));

-- Location: LCCOMB_X83_Y37_N14
\debounce2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~4_combout\ = (\debounce2|s_debounceCnt\(2) & ((GND) # (!\debounce2|Add0~3\))) # (!\debounce2|s_debounceCnt\(2) & (\debounce2|Add0~3\ $ (GND)))
-- \debounce2|Add0~5\ = CARRY((\debounce2|s_debounceCnt\(2)) # (!\debounce2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(2),
	datad => VCC,
	cin => \debounce2|Add0~3\,
	combout => \debounce2|Add0~4_combout\,
	cout => \debounce2|Add0~5\);

-- Location: LCCOMB_X83_Y37_N0
\debounce2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~21_combout\ = (\debounce2|Add0~4_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|Add0~4_combout\,
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~21_combout\);

-- Location: FF_X83_Y37_N1
\debounce2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~21_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(2));

-- Location: LCCOMB_X83_Y37_N16
\debounce2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~6_combout\ = (\debounce2|s_debounceCnt\(3) & (\debounce2|Add0~5\ & VCC)) # (!\debounce2|s_debounceCnt\(3) & (!\debounce2|Add0~5\))
-- \debounce2|Add0~7\ = CARRY((!\debounce2|s_debounceCnt\(3) & !\debounce2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_debounceCnt\(3),
	datad => VCC,
	cin => \debounce2|Add0~5\,
	combout => \debounce2|Add0~6_combout\,
	cout => \debounce2|Add0~7\);

-- Location: LCCOMB_X83_Y37_N2
\debounce2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~22_combout\ = (\debounce2|s_debounceCnt[22]~4_combout\ & \debounce2|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|s_debounceCnt[22]~4_combout\,
	datad => \debounce2|Add0~6_combout\,
	combout => \debounce2|s_debounceCnt~22_combout\);

-- Location: FF_X83_Y37_N3
\debounce2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~22_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(3));

-- Location: LCCOMB_X82_Y37_N26
\debounce2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt~23_combout\ = (\debounce2|Add0~8_combout\ & \debounce2|s_debounceCnt[22]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce2|Add0~8_combout\,
	datad => \debounce2|s_debounceCnt[22]~4_combout\,
	combout => \debounce2|s_debounceCnt~23_combout\);

-- Location: FF_X82_Y37_N27
\debounce2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt~23_combout\,
	ena => \debounce2|s_debounceCnt[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(4));

-- Location: LCCOMB_X83_Y37_N8
\debounce2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~5_combout\ = (!\debounce2|s_debounceCnt\(4) & (!\debounce2|s_debounceCnt\(2) & (!\debounce2|s_debounceCnt\(1) & !\debounce2|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(4),
	datab => \debounce2|s_debounceCnt\(2),
	datac => \debounce2|s_debounceCnt\(1),
	datad => \debounce2|s_debounceCnt\(3),
	combout => \debounce2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X84_Y36_N26
\debounce2|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~1_combout\ = (!\debounce2|s_debounceCnt\(21) & (!\debounce2|s_debounceCnt\(20) & (!\debounce2|s_debounceCnt\(12) & !\debounce2|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(21),
	datab => \debounce2|s_debounceCnt\(20),
	datac => \debounce2|s_debounceCnt\(12),
	datad => \debounce2|s_debounceCnt\(13),
	combout => \debounce2|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X84_Y36_N4
\debounce2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~2_combout\ = (!\debounce2|s_debounceCnt\(8) & (!\debounce2|s_debounceCnt\(10) & (!\debounce2|s_debounceCnt\(9) & !\debounce2|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(8),
	datab => \debounce2|s_debounceCnt\(10),
	datac => \debounce2|s_debounceCnt\(9),
	datad => \debounce2|s_debounceCnt\(7),
	combout => \debounce2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X84_Y36_N30
\debounce2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~3_combout\ = (!\debounce2|s_debounceCnt\(14) & (!\debounce2|s_debounceCnt\(19) & (!\debounce2|s_debounceCnt\(11) & !\debounce2|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(14),
	datab => \debounce2|s_debounceCnt\(19),
	datac => \debounce2|s_debounceCnt\(11),
	datad => \debounce2|s_debounceCnt\(18),
	combout => \debounce2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X85_Y36_N16
\debounce2|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~0_combout\ = (!\debounce2|s_debounceCnt\(6) & (!\debounce2|s_debounceCnt\(17) & (!\debounce2|s_debounceCnt\(15) & !\debounce2|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(6),
	datab => \debounce2|s_debounceCnt\(17),
	datac => \debounce2|s_debounceCnt\(15),
	datad => \debounce2|s_debounceCnt\(16),
	combout => \debounce2|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X84_Y36_N20
\debounce2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~4_combout\ = (\debounce2|s_pulsedOut~1_combout\ & (\debounce2|s_pulsedOut~2_combout\ & (\debounce2|s_pulsedOut~3_combout\ & \debounce2|s_pulsedOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_pulsedOut~1_combout\,
	datab => \debounce2|s_pulsedOut~2_combout\,
	datac => \debounce2|s_pulsedOut~3_combout\,
	datad => \debounce2|s_pulsedOut~0_combout\,
	combout => \debounce2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X82_Y36_N22
\debounce2|s_debounceCnt[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~2_combout\ = ((\debounce2|s_debounceCnt\(0)) # ((\debounce2|s_debounceCnt\(5)) # (!\debounce2|s_pulsedOut~4_combout\))) # (!\debounce2|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_pulsedOut~5_combout\,
	datab => \debounce2|s_debounceCnt\(0),
	datac => \debounce2|s_debounceCnt\(5),
	datad => \debounce2|s_pulsedOut~4_combout\,
	combout => \debounce2|s_debounceCnt[22]~2_combout\);

-- Location: LCCOMB_X82_Y36_N26
\debounce2|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~25_combout\ = (\debounce2|s_debounceCnt\(22) & (((!\debounce2|LessThan0~6_combout\)))) # (!\debounce2|s_debounceCnt\(22) & ((\debounce2|s_debounceCnt[22]~2_combout\) # ((!\debounce2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt[22]~2_combout\,
	datab => \debounce2|s_debounceCnt\(22),
	datac => \debounce2|s_previousIn~q\,
	datad => \debounce2|LessThan0~6_combout\,
	combout => \debounce2|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X83_Y36_N22
\debounce2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|Add0~44_combout\ = \debounce2|s_debounceCnt\(22) $ (\debounce2|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_debounceCnt\(22),
	cin => \debounce2|Add0~43\,
	combout => \debounce2|Add0~44_combout\);

-- Location: LCCOMB_X82_Y36_N24
\debounce2|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_debounceCnt[22]~26_combout\ = (\debounce2|s_dirtyIn~q\ & (\debounce2|s_debounceCnt[22]~25_combout\ & ((\debounce2|Add0~44_combout\) # (!\debounce2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_dirtyIn~q\,
	datab => \debounce2|s_previousIn~q\,
	datac => \debounce2|s_debounceCnt[22]~25_combout\,
	datad => \debounce2|Add0~44_combout\,
	combout => \debounce2|s_debounceCnt[22]~26_combout\);

-- Location: FF_X82_Y36_N25
\debounce2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_debounceCnt\(22));

-- Location: LCCOMB_X82_Y36_N30
\debounce2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~6_combout\ = (\debounce2|s_dirtyIn~q\ & (!\debounce2|s_debounceCnt\(22) & (\debounce2|s_previousIn~q\ & \debounce2|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_dirtyIn~q\,
	datab => \debounce2|s_debounceCnt\(22),
	datac => \debounce2|s_previousIn~q\,
	datad => \debounce2|s_debounceCnt\(0),
	combout => \debounce2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X82_Y36_N28
\debounce2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce2|s_pulsedOut~7_combout\ = (\debounce2|s_pulsedOut~6_combout\ & (\debounce2|s_pulsedOut~4_combout\ & (!\debounce2|s_debounceCnt\(5) & \debounce2|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce2|s_pulsedOut~6_combout\,
	datab => \debounce2|s_pulsedOut~4_combout\,
	datac => \debounce2|s_debounceCnt\(5),
	datad => \debounce2|s_pulsedOut~5_combout\,
	combout => \debounce2|s_pulsedOut~7_combout\);

-- Location: FF_X82_Y36_N29
\debounce2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce2|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce2|s_pulsedOut~q\);

-- Location: LCCOMB_X76_Y36_N18
\main_fsm|Selector103~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector103~2_combout\ = (\debounce2|s_pulsedOut~q\ & (\main_fsm|s_State.equals~q\)) # (!\debounce2|s_pulsedOut~q\ & (((!\debounce1|s_pulsedOut~q\ & \main_fsm|s_State.hi~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.equals~q\,
	datab => \debounce2|s_pulsedOut~q\,
	datac => \debounce1|s_pulsedOut~q\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector103~2_combout\);

-- Location: LCCOMB_X77_Y33_N12
\main_fsm|attempt_var[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[0]~10_combout\ = (\main_fsm|attempt_var\(0) & (\debounce1|s_pulsedOut~q\ $ (VCC))) # (!\main_fsm|attempt_var\(0) & (\debounce1|s_pulsedOut~q\ & VCC))
-- \main_fsm|attempt_var[0]~11\ = CARRY((\main_fsm|attempt_var\(0) & \debounce1|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempt_var\(0),
	datab => \debounce1|s_pulsedOut~q\,
	datad => VCC,
	combout => \main_fsm|attempt_var[0]~10_combout\,
	cout => \main_fsm|attempt_var[0]~11\);

-- Location: LCCOMB_X73_Y38_N0
\main_fsm|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~0_combout\ = \main_fsm|count\(0) $ (VCC)
-- \main_fsm|Add0~1\ = CARRY(\main_fsm|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(0),
	datad => VCC,
	combout => \main_fsm|Add0~0_combout\,
	cout => \main_fsm|Add0~1\);

-- Location: LCCOMB_X74_Y38_N4
\main_fsm|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~0_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datac => \main_fsm|Add0~0_combout\,
	combout => \main_fsm|count~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X77_Y32_N10
\s_SW0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_SW0~feeder_combout\ = \SW[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[0]~input_o\,
	combout => \s_SW0~feeder_combout\);

-- Location: FF_X77_Y32_N11
s_SW0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_SW0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_SW0~q\);

-- Location: LCCOMB_X75_Y38_N8
\main_fsm|s_State~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_State~23_combout\ = (!\s_SW0~q\ & ((\main_fsm|Equal0~10_combout\) # (\main_fsm|s_State.start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Equal0~10_combout\,
	datab => \s_SW0~q\,
	datac => \main_fsm|s_State.start~q\,
	combout => \main_fsm|s_State~23_combout\);

-- Location: FF_X75_Y38_N9
\main_fsm|s_State.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|s_State~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.start~q\);

-- Location: LCCOMB_X75_Y38_N20
\main_fsm|count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count[0]~1_combout\ = (!\main_fsm|s_State.start~q\ & !\s_SW0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.start~q\,
	datac => \s_SW0~q\,
	combout => \main_fsm|count[0]~1_combout\);

-- Location: FF_X74_Y38_N5
\main_fsm|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~0_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(0));

-- Location: LCCOMB_X73_Y38_N2
\main_fsm|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~2_combout\ = (\main_fsm|count\(1) & (!\main_fsm|Add0~1\)) # (!\main_fsm|count\(1) & ((\main_fsm|Add0~1\) # (GND)))
-- \main_fsm|Add0~3\ = CARRY((!\main_fsm|Add0~1\) # (!\main_fsm|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(1),
	datad => VCC,
	cin => \main_fsm|Add0~1\,
	combout => \main_fsm|Add0~2_combout\,
	cout => \main_fsm|Add0~3\);

-- Location: FF_X73_Y38_N3
\main_fsm|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~2_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(1));

-- Location: LCCOMB_X73_Y38_N4
\main_fsm|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~4_combout\ = (\main_fsm|count\(2) & (\main_fsm|Add0~3\ $ (GND))) # (!\main_fsm|count\(2) & (!\main_fsm|Add0~3\ & VCC))
-- \main_fsm|Add0~5\ = CARRY((\main_fsm|count\(2) & !\main_fsm|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(2),
	datad => VCC,
	cin => \main_fsm|Add0~3\,
	combout => \main_fsm|Add0~4_combout\,
	cout => \main_fsm|Add0~5\);

-- Location: FF_X73_Y38_N5
\main_fsm|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~4_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(2));

-- Location: LCCOMB_X73_Y38_N6
\main_fsm|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~6_combout\ = (\main_fsm|count\(3) & (!\main_fsm|Add0~5\)) # (!\main_fsm|count\(3) & ((\main_fsm|Add0~5\) # (GND)))
-- \main_fsm|Add0~7\ = CARRY((!\main_fsm|Add0~5\) # (!\main_fsm|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(3),
	datad => VCC,
	cin => \main_fsm|Add0~5\,
	combout => \main_fsm|Add0~6_combout\,
	cout => \main_fsm|Add0~7\);

-- Location: FF_X73_Y38_N7
\main_fsm|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~6_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(3));

-- Location: LCCOMB_X73_Y38_N8
\main_fsm|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~8_combout\ = (\main_fsm|count\(4) & (\main_fsm|Add0~7\ $ (GND))) # (!\main_fsm|count\(4) & (!\main_fsm|Add0~7\ & VCC))
-- \main_fsm|Add0~9\ = CARRY((\main_fsm|count\(4) & !\main_fsm|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(4),
	datad => VCC,
	cin => \main_fsm|Add0~7\,
	combout => \main_fsm|Add0~8_combout\,
	cout => \main_fsm|Add0~9\);

-- Location: FF_X73_Y38_N9
\main_fsm|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~8_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(4));

-- Location: LCCOMB_X73_Y38_N10
\main_fsm|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~10_combout\ = (\main_fsm|count\(5) & (!\main_fsm|Add0~9\)) # (!\main_fsm|count\(5) & ((\main_fsm|Add0~9\) # (GND)))
-- \main_fsm|Add0~11\ = CARRY((!\main_fsm|Add0~9\) # (!\main_fsm|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(5),
	datad => VCC,
	cin => \main_fsm|Add0~9\,
	combout => \main_fsm|Add0~10_combout\,
	cout => \main_fsm|Add0~11\);

-- Location: FF_X73_Y38_N11
\main_fsm|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~10_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(5));

-- Location: LCCOMB_X73_Y38_N12
\main_fsm|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~12_combout\ = (\main_fsm|count\(6) & (\main_fsm|Add0~11\ $ (GND))) # (!\main_fsm|count\(6) & (!\main_fsm|Add0~11\ & VCC))
-- \main_fsm|Add0~13\ = CARRY((\main_fsm|count\(6) & !\main_fsm|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(6),
	datad => VCC,
	cin => \main_fsm|Add0~11\,
	combout => \main_fsm|Add0~12_combout\,
	cout => \main_fsm|Add0~13\);

-- Location: FF_X73_Y38_N13
\main_fsm|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~12_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(6));

-- Location: LCCOMB_X73_Y38_N14
\main_fsm|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~14_combout\ = (\main_fsm|count\(7) & (!\main_fsm|Add0~13\)) # (!\main_fsm|count\(7) & ((\main_fsm|Add0~13\) # (GND)))
-- \main_fsm|Add0~15\ = CARRY((!\main_fsm|Add0~13\) # (!\main_fsm|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(7),
	datad => VCC,
	cin => \main_fsm|Add0~13\,
	combout => \main_fsm|Add0~14_combout\,
	cout => \main_fsm|Add0~15\);

-- Location: FF_X73_Y38_N15
\main_fsm|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~14_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(7));

-- Location: LCCOMB_X73_Y38_N16
\main_fsm|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~16_combout\ = (\main_fsm|count\(8) & (\main_fsm|Add0~15\ $ (GND))) # (!\main_fsm|count\(8) & (!\main_fsm|Add0~15\ & VCC))
-- \main_fsm|Add0~17\ = CARRY((\main_fsm|count\(8) & !\main_fsm|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(8),
	datad => VCC,
	cin => \main_fsm|Add0~15\,
	combout => \main_fsm|Add0~16_combout\,
	cout => \main_fsm|Add0~17\);

-- Location: LCCOMB_X74_Y38_N2
\main_fsm|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~2_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datac => \main_fsm|Add0~16_combout\,
	combout => \main_fsm|count~2_combout\);

-- Location: FF_X74_Y38_N3
\main_fsm|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~2_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(8));

-- Location: LCCOMB_X73_Y38_N18
\main_fsm|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~18_combout\ = (\main_fsm|count\(9) & (!\main_fsm|Add0~17\)) # (!\main_fsm|count\(9) & ((\main_fsm|Add0~17\) # (GND)))
-- \main_fsm|Add0~19\ = CARRY((!\main_fsm|Add0~17\) # (!\main_fsm|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(9),
	datad => VCC,
	cin => \main_fsm|Add0~17\,
	combout => \main_fsm|Add0~18_combout\,
	cout => \main_fsm|Add0~19\);

-- Location: FF_X73_Y38_N19
\main_fsm|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~18_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(9));

-- Location: LCCOMB_X73_Y38_N20
\main_fsm|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~20_combout\ = (\main_fsm|count\(10) & (\main_fsm|Add0~19\ $ (GND))) # (!\main_fsm|count\(10) & (!\main_fsm|Add0~19\ & VCC))
-- \main_fsm|Add0~21\ = CARRY((\main_fsm|count\(10) & !\main_fsm|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(10),
	datad => VCC,
	cin => \main_fsm|Add0~19\,
	combout => \main_fsm|Add0~20_combout\,
	cout => \main_fsm|Add0~21\);

-- Location: LCCOMB_X74_Y38_N20
\main_fsm|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~3_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~20_combout\,
	combout => \main_fsm|count~3_combout\);

-- Location: FF_X74_Y38_N21
\main_fsm|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~3_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(10));

-- Location: LCCOMB_X73_Y38_N22
\main_fsm|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~22_combout\ = (\main_fsm|count\(11) & (!\main_fsm|Add0~21\)) # (!\main_fsm|count\(11) & ((\main_fsm|Add0~21\) # (GND)))
-- \main_fsm|Add0~23\ = CARRY((!\main_fsm|Add0~21\) # (!\main_fsm|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(11),
	datad => VCC,
	cin => \main_fsm|Add0~21\,
	combout => \main_fsm|Add0~22_combout\,
	cout => \main_fsm|Add0~23\);

-- Location: FF_X73_Y38_N23
\main_fsm|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~22_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(11));

-- Location: LCCOMB_X73_Y38_N24
\main_fsm|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~24_combout\ = (\main_fsm|count\(12) & (\main_fsm|Add0~23\ $ (GND))) # (!\main_fsm|count\(12) & (!\main_fsm|Add0~23\ & VCC))
-- \main_fsm|Add0~25\ = CARRY((\main_fsm|count\(12) & !\main_fsm|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(12),
	datad => VCC,
	cin => \main_fsm|Add0~23\,
	combout => \main_fsm|Add0~24_combout\,
	cout => \main_fsm|Add0~25\);

-- Location: FF_X73_Y38_N25
\main_fsm|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~24_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(12));

-- Location: LCCOMB_X73_Y38_N26
\main_fsm|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~26_combout\ = (\main_fsm|count\(13) & (!\main_fsm|Add0~25\)) # (!\main_fsm|count\(13) & ((\main_fsm|Add0~25\) # (GND)))
-- \main_fsm|Add0~27\ = CARRY((!\main_fsm|Add0~25\) # (!\main_fsm|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(13),
	datad => VCC,
	cin => \main_fsm|Add0~25\,
	combout => \main_fsm|Add0~26_combout\,
	cout => \main_fsm|Add0~27\);

-- Location: LCCOMB_X74_Y38_N24
\main_fsm|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~4_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datac => \main_fsm|Add0~26_combout\,
	combout => \main_fsm|count~4_combout\);

-- Location: FF_X74_Y38_N25
\main_fsm|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~4_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(13));

-- Location: LCCOMB_X73_Y38_N28
\main_fsm|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~28_combout\ = (\main_fsm|count\(14) & (\main_fsm|Add0~27\ $ (GND))) # (!\main_fsm|count\(14) & (!\main_fsm|Add0~27\ & VCC))
-- \main_fsm|Add0~29\ = CARRY((\main_fsm|count\(14) & !\main_fsm|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(14),
	datad => VCC,
	cin => \main_fsm|Add0~27\,
	combout => \main_fsm|Add0~28_combout\,
	cout => \main_fsm|Add0~29\);

-- Location: LCCOMB_X74_Y38_N18
\main_fsm|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~5_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~28_combout\,
	combout => \main_fsm|count~5_combout\);

-- Location: FF_X74_Y38_N19
\main_fsm|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~5_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(14));

-- Location: LCCOMB_X73_Y38_N30
\main_fsm|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~30_combout\ = (\main_fsm|count\(15) & (!\main_fsm|Add0~29\)) # (!\main_fsm|count\(15) & ((\main_fsm|Add0~29\) # (GND)))
-- \main_fsm|Add0~31\ = CARRY((!\main_fsm|Add0~29\) # (!\main_fsm|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(15),
	datad => VCC,
	cin => \main_fsm|Add0~29\,
	combout => \main_fsm|Add0~30_combout\,
	cout => \main_fsm|Add0~31\);

-- Location: FF_X73_Y38_N31
\main_fsm|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~30_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(15));

-- Location: LCCOMB_X73_Y37_N0
\main_fsm|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~32_combout\ = (\main_fsm|count\(16) & (\main_fsm|Add0~31\ $ (GND))) # (!\main_fsm|count\(16) & (!\main_fsm|Add0~31\ & VCC))
-- \main_fsm|Add0~33\ = CARRY((\main_fsm|count\(16) & !\main_fsm|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(16),
	datad => VCC,
	cin => \main_fsm|Add0~31\,
	combout => \main_fsm|Add0~32_combout\,
	cout => \main_fsm|Add0~33\);

-- Location: LCCOMB_X74_Y37_N4
\main_fsm|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~6_combout\ = (\main_fsm|Add0~32_combout\ & !\main_fsm|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add0~32_combout\,
	datad => \main_fsm|Equal0~10_combout\,
	combout => \main_fsm|count~6_combout\);

-- Location: FF_X74_Y37_N5
\main_fsm|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~6_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(16));

-- Location: LCCOMB_X73_Y37_N2
\main_fsm|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~34_combout\ = (\main_fsm|count\(17) & (!\main_fsm|Add0~33\)) # (!\main_fsm|count\(17) & ((\main_fsm|Add0~33\) # (GND)))
-- \main_fsm|Add0~35\ = CARRY((!\main_fsm|Add0~33\) # (!\main_fsm|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(17),
	datad => VCC,
	cin => \main_fsm|Add0~33\,
	combout => \main_fsm|Add0~34_combout\,
	cout => \main_fsm|Add0~35\);

-- Location: FF_X73_Y37_N3
\main_fsm|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~34_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(17));

-- Location: LCCOMB_X73_Y37_N4
\main_fsm|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~36_combout\ = (\main_fsm|count\(18) & (\main_fsm|Add0~35\ $ (GND))) # (!\main_fsm|count\(18) & (!\main_fsm|Add0~35\ & VCC))
-- \main_fsm|Add0~37\ = CARRY((\main_fsm|count\(18) & !\main_fsm|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(18),
	datad => VCC,
	cin => \main_fsm|Add0~35\,
	combout => \main_fsm|Add0~36_combout\,
	cout => \main_fsm|Add0~37\);

-- Location: LCCOMB_X74_Y37_N2
\main_fsm|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~7_combout\ = (\main_fsm|Add0~36_combout\ & !\main_fsm|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add0~36_combout\,
	datad => \main_fsm|Equal0~10_combout\,
	combout => \main_fsm|count~7_combout\);

-- Location: FF_X74_Y37_N3
\main_fsm|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~7_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(18));

-- Location: LCCOMB_X73_Y37_N6
\main_fsm|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~38_combout\ = (\main_fsm|count\(19) & (!\main_fsm|Add0~37\)) # (!\main_fsm|count\(19) & ((\main_fsm|Add0~37\) # (GND)))
-- \main_fsm|Add0~39\ = CARRY((!\main_fsm|Add0~37\) # (!\main_fsm|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(19),
	datad => VCC,
	cin => \main_fsm|Add0~37\,
	combout => \main_fsm|Add0~38_combout\,
	cout => \main_fsm|Add0~39\);

-- Location: LCCOMB_X74_Y37_N20
\main_fsm|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~8_combout\ = (\main_fsm|Add0~38_combout\ & !\main_fsm|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add0~38_combout\,
	datad => \main_fsm|Equal0~10_combout\,
	combout => \main_fsm|count~8_combout\);

-- Location: FF_X74_Y37_N21
\main_fsm|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~8_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(19));

-- Location: LCCOMB_X73_Y37_N8
\main_fsm|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~40_combout\ = (\main_fsm|count\(20) & (\main_fsm|Add0~39\ $ (GND))) # (!\main_fsm|count\(20) & (!\main_fsm|Add0~39\ & VCC))
-- \main_fsm|Add0~41\ = CARRY((\main_fsm|count\(20) & !\main_fsm|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(20),
	datad => VCC,
	cin => \main_fsm|Add0~39\,
	combout => \main_fsm|Add0~40_combout\,
	cout => \main_fsm|Add0~41\);

-- Location: FF_X73_Y37_N9
\main_fsm|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~40_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(20));

-- Location: LCCOMB_X73_Y37_N10
\main_fsm|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~42_combout\ = (\main_fsm|count\(21) & (!\main_fsm|Add0~41\)) # (!\main_fsm|count\(21) & ((\main_fsm|Add0~41\) # (GND)))
-- \main_fsm|Add0~43\ = CARRY((!\main_fsm|Add0~41\) # (!\main_fsm|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(21),
	datad => VCC,
	cin => \main_fsm|Add0~41\,
	combout => \main_fsm|Add0~42_combout\,
	cout => \main_fsm|Add0~43\);

-- Location: FF_X73_Y37_N11
\main_fsm|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~42_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(21));

-- Location: LCCOMB_X73_Y37_N12
\main_fsm|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~44_combout\ = (\main_fsm|count\(22) & (\main_fsm|Add0~43\ $ (GND))) # (!\main_fsm|count\(22) & (!\main_fsm|Add0~43\ & VCC))
-- \main_fsm|Add0~45\ = CARRY((\main_fsm|count\(22) & !\main_fsm|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(22),
	datad => VCC,
	cin => \main_fsm|Add0~43\,
	combout => \main_fsm|Add0~44_combout\,
	cout => \main_fsm|Add0~45\);

-- Location: LCCOMB_X74_Y37_N16
\main_fsm|count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~9_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~44_combout\,
	combout => \main_fsm|count~9_combout\);

-- Location: FF_X74_Y37_N17
\main_fsm|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~9_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(22));

-- Location: LCCOMB_X73_Y37_N14
\main_fsm|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~46_combout\ = (\main_fsm|count\(23) & (!\main_fsm|Add0~45\)) # (!\main_fsm|count\(23) & ((\main_fsm|Add0~45\) # (GND)))
-- \main_fsm|Add0~47\ = CARRY((!\main_fsm|Add0~45\) # (!\main_fsm|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(23),
	datad => VCC,
	cin => \main_fsm|Add0~45\,
	combout => \main_fsm|Add0~46_combout\,
	cout => \main_fsm|Add0~47\);

-- Location: LCCOMB_X74_Y37_N22
\main_fsm|count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~10_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~46_combout\,
	combout => \main_fsm|count~10_combout\);

-- Location: FF_X74_Y37_N23
\main_fsm|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~10_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(23));

-- Location: LCCOMB_X73_Y37_N16
\main_fsm|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~48_combout\ = (\main_fsm|count\(24) & (\main_fsm|Add0~47\ $ (GND))) # (!\main_fsm|count\(24) & (!\main_fsm|Add0~47\ & VCC))
-- \main_fsm|Add0~49\ = CARRY((\main_fsm|count\(24) & !\main_fsm|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(24),
	datad => VCC,
	cin => \main_fsm|Add0~47\,
	combout => \main_fsm|Add0~48_combout\,
	cout => \main_fsm|Add0~49\);

-- Location: LCCOMB_X74_Y37_N14
\main_fsm|count~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~11_combout\ = (\main_fsm|Add0~48_combout\ & !\main_fsm|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add0~48_combout\,
	datad => \main_fsm|Equal0~10_combout\,
	combout => \main_fsm|count~11_combout\);

-- Location: FF_X74_Y37_N15
\main_fsm|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~11_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(24));

-- Location: LCCOMB_X73_Y37_N18
\main_fsm|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~50_combout\ = (\main_fsm|count\(25) & (!\main_fsm|Add0~49\)) # (!\main_fsm|count\(25) & ((\main_fsm|Add0~49\) # (GND)))
-- \main_fsm|Add0~51\ = CARRY((!\main_fsm|Add0~49\) # (!\main_fsm|count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(25),
	datad => VCC,
	cin => \main_fsm|Add0~49\,
	combout => \main_fsm|Add0~50_combout\,
	cout => \main_fsm|Add0~51\);

-- Location: FF_X73_Y37_N19
\main_fsm|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~50_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(25));

-- Location: LCCOMB_X73_Y37_N20
\main_fsm|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~52_combout\ = (\main_fsm|count\(26) & (\main_fsm|Add0~51\ $ (GND))) # (!\main_fsm|count\(26) & (!\main_fsm|Add0~51\ & VCC))
-- \main_fsm|Add0~53\ = CARRY((\main_fsm|count\(26) & !\main_fsm|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(26),
	datad => VCC,
	cin => \main_fsm|Add0~51\,
	combout => \main_fsm|Add0~52_combout\,
	cout => \main_fsm|Add0~53\);

-- Location: LCCOMB_X74_Y37_N30
\main_fsm|count~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~12_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~52_combout\,
	combout => \main_fsm|count~12_combout\);

-- Location: FF_X74_Y37_N31
\main_fsm|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~12_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(26));

-- Location: LCCOMB_X73_Y37_N22
\main_fsm|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~54_combout\ = (\main_fsm|count\(27) & (!\main_fsm|Add0~53\)) # (!\main_fsm|count\(27) & ((\main_fsm|Add0~53\) # (GND)))
-- \main_fsm|Add0~55\ = CARRY((!\main_fsm|Add0~53\) # (!\main_fsm|count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(27),
	datad => VCC,
	cin => \main_fsm|Add0~53\,
	combout => \main_fsm|Add0~54_combout\,
	cout => \main_fsm|Add0~55\);

-- Location: LCCOMB_X74_Y37_N28
\main_fsm|count~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~13_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~54_combout\,
	combout => \main_fsm|count~13_combout\);

-- Location: FF_X74_Y37_N29
\main_fsm|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~13_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(27));

-- Location: LCCOMB_X73_Y37_N24
\main_fsm|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~56_combout\ = (\main_fsm|count\(28) & (\main_fsm|Add0~55\ $ (GND))) # (!\main_fsm|count\(28) & (!\main_fsm|Add0~55\ & VCC))
-- \main_fsm|Add0~57\ = CARRY((\main_fsm|count\(28) & !\main_fsm|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(28),
	datad => VCC,
	cin => \main_fsm|Add0~55\,
	combout => \main_fsm|Add0~56_combout\,
	cout => \main_fsm|Add0~57\);

-- Location: LCCOMB_X74_Y37_N26
\main_fsm|count~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|count~14_combout\ = (!\main_fsm|Equal0~10_combout\ & \main_fsm|Add0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Equal0~10_combout\,
	datad => \main_fsm|Add0~56_combout\,
	combout => \main_fsm|count~14_combout\);

-- Location: FF_X74_Y37_N27
\main_fsm|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|count~14_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(28));

-- Location: LCCOMB_X73_Y37_N26
\main_fsm|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~58_combout\ = (\main_fsm|count\(29) & (!\main_fsm|Add0~57\)) # (!\main_fsm|count\(29) & ((\main_fsm|Add0~57\) # (GND)))
-- \main_fsm|Add0~59\ = CARRY((!\main_fsm|Add0~57\) # (!\main_fsm|count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(29),
	datad => VCC,
	cin => \main_fsm|Add0~57\,
	combout => \main_fsm|Add0~58_combout\,
	cout => \main_fsm|Add0~59\);

-- Location: FF_X73_Y37_N27
\main_fsm|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~58_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(29));

-- Location: LCCOMB_X73_Y37_N28
\main_fsm|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~60_combout\ = (\main_fsm|count\(30) & (\main_fsm|Add0~59\ $ (GND))) # (!\main_fsm|count\(30) & (!\main_fsm|Add0~59\ & VCC))
-- \main_fsm|Add0~61\ = CARRY((\main_fsm|count\(30) & !\main_fsm|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|count\(30),
	datad => VCC,
	cin => \main_fsm|Add0~59\,
	combout => \main_fsm|Add0~60_combout\,
	cout => \main_fsm|Add0~61\);

-- Location: FF_X73_Y37_N29
\main_fsm|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~60_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(30));

-- Location: LCCOMB_X73_Y37_N30
\main_fsm|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add0~62_combout\ = \main_fsm|count\(31) $ (\main_fsm|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(31),
	cin => \main_fsm|Add0~61\,
	combout => \main_fsm|Add0~62_combout\);

-- Location: FF_X73_Y37_N31
\main_fsm|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add0~62_combout\,
	ena => \main_fsm|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|count\(31));

-- Location: LCCOMB_X74_Y37_N12
\main_fsm|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~8_combout\ = (\main_fsm|count\(28) & (!\main_fsm|count\(31) & (!\main_fsm|count\(29) & !\main_fsm|count\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(28),
	datab => \main_fsm|count\(31),
	datac => \main_fsm|count\(29),
	datad => \main_fsm|count\(30),
	combout => \main_fsm|Equal0~8_combout\);

-- Location: LCCOMB_X74_Y37_N8
\main_fsm|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~7_combout\ = (\main_fsm|count\(24) & !\main_fsm|count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|count\(24),
	datad => \main_fsm|count\(25),
	combout => \main_fsm|Equal0~7_combout\);

-- Location: LCCOMB_X74_Y37_N10
\main_fsm|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~9_combout\ = (\main_fsm|Equal0~8_combout\ & (\main_fsm|Equal0~7_combout\ & (\main_fsm|count\(26) & \main_fsm|count\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Equal0~8_combout\,
	datab => \main_fsm|Equal0~7_combout\,
	datac => \main_fsm|count\(26),
	datad => \main_fsm|count\(27),
	combout => \main_fsm|Equal0~9_combout\);

-- Location: LCCOMB_X74_Y37_N0
\main_fsm|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~6_combout\ = (!\main_fsm|count\(20) & (\main_fsm|count\(22) & (\main_fsm|count\(23) & !\main_fsm|count\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(20),
	datab => \main_fsm|count\(22),
	datac => \main_fsm|count\(23),
	datad => \main_fsm|count\(21),
	combout => \main_fsm|Equal0~6_combout\);

-- Location: LCCOMB_X74_Y38_N12
\main_fsm|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~3_combout\ = (!\main_fsm|count\(12) & (!\main_fsm|count\(15) & (\main_fsm|count\(13) & \main_fsm|count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(12),
	datab => \main_fsm|count\(15),
	datac => \main_fsm|count\(13),
	datad => \main_fsm|count\(14),
	combout => \main_fsm|Equal0~3_combout\);

-- Location: LCCOMB_X74_Y38_N28
\main_fsm|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~1_combout\ = (!\main_fsm|count\(5) & (!\main_fsm|count\(6) & (!\main_fsm|count\(7) & !\main_fsm|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(5),
	datab => \main_fsm|count\(6),
	datac => \main_fsm|count\(7),
	datad => \main_fsm|count\(4),
	combout => \main_fsm|Equal0~1_combout\);

-- Location: LCCOMB_X74_Y38_N22
\main_fsm|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~0_combout\ = (!\main_fsm|count\(3) & (!\main_fsm|count\(2) & (!\main_fsm|count\(0) & !\main_fsm|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(3),
	datab => \main_fsm|count\(2),
	datac => \main_fsm|count\(0),
	datad => \main_fsm|count\(1),
	combout => \main_fsm|Equal0~0_combout\);

-- Location: LCCOMB_X74_Y38_N10
\main_fsm|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~2_combout\ = (\main_fsm|count\(10) & (!\main_fsm|count\(9) & (\main_fsm|count\(8) & !\main_fsm|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(10),
	datab => \main_fsm|count\(9),
	datac => \main_fsm|count\(8),
	datad => \main_fsm|count\(11),
	combout => \main_fsm|Equal0~2_combout\);

-- Location: LCCOMB_X74_Y38_N30
\main_fsm|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~4_combout\ = (\main_fsm|Equal0~3_combout\ & (\main_fsm|Equal0~1_combout\ & (\main_fsm|Equal0~0_combout\ & \main_fsm|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Equal0~3_combout\,
	datab => \main_fsm|Equal0~1_combout\,
	datac => \main_fsm|Equal0~0_combout\,
	datad => \main_fsm|Equal0~2_combout\,
	combout => \main_fsm|Equal0~4_combout\);

-- Location: LCCOMB_X74_Y37_N18
\main_fsm|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~5_combout\ = (!\main_fsm|count\(17) & (\main_fsm|count\(18) & (\main_fsm|count\(16) & \main_fsm|count\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|count\(17),
	datab => \main_fsm|count\(18),
	datac => \main_fsm|count\(16),
	datad => \main_fsm|count\(19),
	combout => \main_fsm|Equal0~5_combout\);

-- Location: LCCOMB_X74_Y37_N24
\main_fsm|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Equal0~10_combout\ = (\main_fsm|Equal0~9_combout\ & (\main_fsm|Equal0~6_combout\ & (\main_fsm|Equal0~4_combout\ & \main_fsm|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Equal0~9_combout\,
	datab => \main_fsm|Equal0~6_combout\,
	datac => \main_fsm|Equal0~4_combout\,
	datad => \main_fsm|Equal0~5_combout\,
	combout => \main_fsm|Equal0~10_combout\);

-- Location: LCCOMB_X87_Y27_N10
\debounce3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~0_combout\ = \debounce3|s_debounceCnt\(0) $ (VCC)
-- \debounce3|Add0~1\ = CARRY(\debounce3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(0),
	datad => VCC,
	combout => \debounce3|Add0~0_combout\,
	cout => \debounce3|Add0~1\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X86_Y27_N6
\debounce3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \debounce3|s_dirtyIn~0_combout\);

-- Location: FF_X86_Y27_N7
\debounce3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_dirtyIn~q\);

-- Location: FF_X86_Y26_N1
\debounce3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debounce3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_previousIn~q\);

-- Location: LCCOMB_X86_Y26_N30
\debounce3|s_debounceCnt[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[21]~2_combout\ = (\debounce3|s_dirtyIn~q\ & ((!\debounce3|LessThan0~5_combout\) # (!\debounce3|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(22),
	datac => \debounce3|s_dirtyIn~q\,
	datad => \debounce3|LessThan0~5_combout\,
	combout => \debounce3|s_debounceCnt[21]~2_combout\);

-- Location: LCCOMB_X87_Y27_N14
\debounce3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~4_combout\ = (\debounce3|s_debounceCnt\(2) & ((GND) # (!\debounce3|Add0~3\))) # (!\debounce3|s_debounceCnt\(2) & (\debounce3|Add0~3\ $ (GND)))
-- \debounce3|Add0~5\ = CARRY((\debounce3|s_debounceCnt\(2)) # (!\debounce3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(2),
	datad => VCC,
	cin => \debounce3|Add0~3\,
	combout => \debounce3|Add0~4_combout\,
	cout => \debounce3|Add0~5\);

-- Location: LCCOMB_X87_Y27_N16
\debounce3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~6_combout\ = (\debounce3|s_debounceCnt\(3) & (\debounce3|Add0~5\ & VCC)) # (!\debounce3|s_debounceCnt\(3) & (!\debounce3|Add0~5\))
-- \debounce3|Add0~7\ = CARRY((!\debounce3|s_debounceCnt\(3) & !\debounce3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(3),
	datad => VCC,
	cin => \debounce3|Add0~5\,
	combout => \debounce3|Add0~6_combout\,
	cout => \debounce3|Add0~7\);

-- Location: LCCOMB_X87_Y27_N0
\debounce3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~23_combout\ = (\debounce3|Add0~6_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~6_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~23_combout\);

-- Location: LCCOMB_X87_Y26_N14
\debounce3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~36_combout\ = (\debounce3|s_debounceCnt\(18) & ((GND) # (!\debounce3|Add0~35\))) # (!\debounce3|s_debounceCnt\(18) & (\debounce3|Add0~35\ $ (GND)))
-- \debounce3|Add0~37\ = CARRY((\debounce3|s_debounceCnt\(18)) # (!\debounce3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(18),
	datad => VCC,
	cin => \debounce3|Add0~35\,
	combout => \debounce3|Add0~36_combout\,
	cout => \debounce3|Add0~37\);

-- Location: LCCOMB_X87_Y26_N16
\debounce3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~38_combout\ = (\debounce3|s_debounceCnt\(19) & (\debounce3|Add0~37\ & VCC)) # (!\debounce3|s_debounceCnt\(19) & (!\debounce3|Add0~37\))
-- \debounce3|Add0~39\ = CARRY((!\debounce3|s_debounceCnt\(19) & !\debounce3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(19),
	datad => VCC,
	cin => \debounce3|Add0~37\,
	combout => \debounce3|Add0~38_combout\,
	cout => \debounce3|Add0~39\);

-- Location: LCCOMB_X86_Y26_N20
\debounce3|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[19]~20_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & (\debounce3|s_debounceCnt[21]~4_combout\ & ((\debounce3|Add0~38_combout\) # (!\debounce3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt[21]~2_combout\,
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt[21]~4_combout\,
	datad => \debounce3|Add0~38_combout\,
	combout => \debounce3|s_debounceCnt[19]~20_combout\);

-- Location: FF_X86_Y26_N21
\debounce3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(19));

-- Location: LCCOMB_X86_Y26_N2
\debounce3|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~5_combout\ = (!\debounce3|s_debounceCnt\(11) & (!\debounce3|s_debounceCnt\(14) & (!\debounce3|s_debounceCnt\(18) & !\debounce3|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(11),
	datab => \debounce3|s_debounceCnt\(14),
	datac => \debounce3|s_debounceCnt\(18),
	datad => \debounce3|s_debounceCnt\(19),
	combout => \debounce3|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X86_Y27_N28
\debounce3|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~4_combout\ = (!\debounce3|s_debounceCnt\(9) & (!\debounce3|s_debounceCnt\(8) & (!\debounce3|s_debounceCnt\(7) & !\debounce3|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(9),
	datab => \debounce3|s_debounceCnt\(8),
	datac => \debounce3|s_debounceCnt\(7),
	datad => \debounce3|s_debounceCnt\(10),
	combout => \debounce3|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X87_Y26_N24
\debounce3|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~2_combout\ = (!\debounce3|s_debounceCnt\(16) & (!\debounce3|s_debounceCnt\(17) & (!\debounce3|s_debounceCnt\(6) & !\debounce3|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(16),
	datab => \debounce3|s_debounceCnt\(17),
	datac => \debounce3|s_debounceCnt\(6),
	datad => \debounce3|s_debounceCnt\(15),
	combout => \debounce3|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X87_Y26_N18
\debounce3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~40_combout\ = (\debounce3|s_debounceCnt\(20) & ((GND) # (!\debounce3|Add0~39\))) # (!\debounce3|s_debounceCnt\(20) & (\debounce3|Add0~39\ $ (GND)))
-- \debounce3|Add0~41\ = CARRY((\debounce3|s_debounceCnt\(20)) # (!\debounce3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(20),
	datad => VCC,
	cin => \debounce3|Add0~39\,
	combout => \debounce3|Add0~40_combout\,
	cout => \debounce3|Add0~41\);

-- Location: LCCOMB_X87_Y26_N26
\debounce3|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[20]~9_combout\ = (\debounce3|Add0~40_combout\ & (\debounce3|s_debounceCnt[21]~4_combout\ & \debounce3|s_debounceCnt[21]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~40_combout\,
	datac => \debounce3|s_debounceCnt[21]~4_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt[20]~9_combout\);

-- Location: FF_X87_Y26_N27
\debounce3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(20));

-- Location: LCCOMB_X87_Y26_N20
\debounce3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~42_combout\ = (\debounce3|s_debounceCnt\(21) & (\debounce3|Add0~41\ & VCC)) # (!\debounce3|s_debounceCnt\(21) & (!\debounce3|Add0~41\))
-- \debounce3|Add0~43\ = CARRY((!\debounce3|s_debounceCnt\(21) & !\debounce3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(21),
	datad => VCC,
	cin => \debounce3|Add0~41\,
	combout => \debounce3|Add0~42_combout\,
	cout => \debounce3|Add0~43\);

-- Location: LCCOMB_X86_Y27_N26
\debounce3|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[21]~10_combout\ = (\debounce3|Add0~42_combout\ & (\debounce3|s_debounceCnt[21]~4_combout\ & \debounce3|s_debounceCnt[21]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|Add0~42_combout\,
	datab => \debounce3|s_debounceCnt[21]~4_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt[21]~10_combout\);

-- Location: FF_X86_Y27_N27
\debounce3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(21));

-- Location: LCCOMB_X86_Y27_N2
\debounce3|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~3_combout\ = (!\debounce3|s_debounceCnt\(12) & (!\debounce3|s_debounceCnt\(20) & (!\debounce3|s_debounceCnt\(21) & !\debounce3|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(12),
	datab => \debounce3|s_debounceCnt\(20),
	datac => \debounce3|s_debounceCnt\(21),
	datad => \debounce3|s_debounceCnt\(13),
	combout => \debounce3|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X86_Y27_N14
\debounce3|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~6_combout\ = (\debounce3|s_pulsedOut~5_combout\ & (\debounce3|s_pulsedOut~4_combout\ & (\debounce3|s_pulsedOut~2_combout\ & \debounce3|s_pulsedOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_pulsedOut~5_combout\,
	datab => \debounce3|s_pulsedOut~4_combout\,
	datac => \debounce3|s_pulsedOut~2_combout\,
	datad => \debounce3|s_pulsedOut~3_combout\,
	combout => \debounce3|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X86_Y27_N30
\debounce3|s_debounceCnt[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[21]~29_combout\ = ((\debounce3|s_debounceCnt\(0)) # ((\debounce3|s_debounceCnt\(5)) # (!\debounce3|s_pulsedOut~6_combout\))) # (!\debounce3|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_pulsedOut~7_combout\,
	datab => \debounce3|s_debounceCnt\(0),
	datac => \debounce3|s_pulsedOut~6_combout\,
	datad => \debounce3|s_debounceCnt\(5),
	combout => \debounce3|s_debounceCnt[21]~29_combout\);

-- Location: LCCOMB_X86_Y26_N0
\debounce3|s_debounceCnt[21]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[21]~4_combout\ = ((\debounce3|s_debounceCnt[21]~29_combout\) # ((\debounce3|s_debounceCnt\(22)) # (!\debounce3|s_previousIn~q\))) # (!\debounce3|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_dirtyIn~q\,
	datab => \debounce3|s_debounceCnt[21]~29_combout\,
	datac => \debounce3|s_previousIn~q\,
	datad => \debounce3|s_debounceCnt\(22),
	combout => \debounce3|s_debounceCnt[21]~4_combout\);

-- Location: FF_X87_Y27_N1
\debounce3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~23_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(3));

-- Location: LCCOMB_X87_Y27_N18
\debounce3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~8_combout\ = (\debounce3|s_debounceCnt\(4) & ((GND) # (!\debounce3|Add0~7\))) # (!\debounce3|s_debounceCnt\(4) & (\debounce3|Add0~7\ $ (GND)))
-- \debounce3|Add0~9\ = CARRY((\debounce3|s_debounceCnt\(4)) # (!\debounce3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(4),
	datad => VCC,
	cin => \debounce3|Add0~7\,
	combout => \debounce3|Add0~8_combout\,
	cout => \debounce3|Add0~9\);

-- Location: LCCOMB_X87_Y27_N2
\debounce3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~24_combout\ = (\debounce3|Add0~8_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~8_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~24_combout\);

-- Location: FF_X87_Y27_N3
\debounce3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~24_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(4));

-- Location: LCCOMB_X87_Y27_N20
\debounce3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~10_combout\ = (\debounce3|s_debounceCnt\(5) & (\debounce3|Add0~9\ & VCC)) # (!\debounce3|s_debounceCnt\(5) & (!\debounce3|Add0~9\))
-- \debounce3|Add0~11\ = CARRY((!\debounce3|s_debounceCnt\(5) & !\debounce3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(5),
	datad => VCC,
	cin => \debounce3|Add0~9\,
	combout => \debounce3|Add0~10_combout\,
	cout => \debounce3|Add0~11\);

-- Location: LCCOMB_X86_Y27_N0
\debounce3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~25_combout\ = (\debounce3|Add0~10_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|Add0~10_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y27_N1
\debounce3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~25_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(5));

-- Location: LCCOMB_X87_Y27_N22
\debounce3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~12_combout\ = (\debounce3|s_debounceCnt\(6) & ((GND) # (!\debounce3|Add0~11\))) # (!\debounce3|s_debounceCnt\(6) & (\debounce3|Add0~11\ $ (GND)))
-- \debounce3|Add0~13\ = CARRY((\debounce3|s_debounceCnt\(6)) # (!\debounce3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(6),
	datad => VCC,
	cin => \debounce3|Add0~11\,
	combout => \debounce3|Add0~12_combout\,
	cout => \debounce3|Add0~13\);

-- Location: LCCOMB_X86_Y26_N16
\debounce3|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~3_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~12_combout\) # (!\debounce3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|Add0~12_combout\,
	combout => \debounce3|s_debounceCnt~3_combout\);

-- Location: FF_X86_Y26_N17
\debounce3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~3_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(6));

-- Location: LCCOMB_X87_Y27_N24
\debounce3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~14_combout\ = (\debounce3|s_debounceCnt\(7) & (\debounce3|Add0~13\ & VCC)) # (!\debounce3|s_debounceCnt\(7) & (!\debounce3|Add0~13\))
-- \debounce3|Add0~15\ = CARRY((!\debounce3|s_debounceCnt\(7) & !\debounce3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(7),
	datad => VCC,
	cin => \debounce3|Add0~13\,
	combout => \debounce3|Add0~14_combout\,
	cout => \debounce3|Add0~15\);

-- Location: LCCOMB_X86_Y27_N8
\debounce3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~13_combout\ = (\debounce3|Add0~14_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~14_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~13_combout\);

-- Location: FF_X86_Y27_N9
\debounce3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~13_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(7));

-- Location: LCCOMB_X87_Y27_N26
\debounce3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~16_combout\ = (\debounce3|s_debounceCnt\(8) & ((GND) # (!\debounce3|Add0~15\))) # (!\debounce3|s_debounceCnt\(8) & (\debounce3|Add0~15\ $ (GND)))
-- \debounce3|Add0~17\ = CARRY((\debounce3|s_debounceCnt\(8)) # (!\debounce3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(8),
	datad => VCC,
	cin => \debounce3|Add0~15\,
	combout => \debounce3|Add0~16_combout\,
	cout => \debounce3|Add0~17\);

-- Location: LCCOMB_X86_Y26_N14
\debounce3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~14_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~16_combout\) # (!\debounce3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|Add0~16_combout\,
	combout => \debounce3|s_debounceCnt~14_combout\);

-- Location: FF_X86_Y26_N15
\debounce3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~14_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(8));

-- Location: LCCOMB_X87_Y27_N28
\debounce3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~18_combout\ = (\debounce3|s_debounceCnt\(9) & (\debounce3|Add0~17\ & VCC)) # (!\debounce3|s_debounceCnt\(9) & (!\debounce3|Add0~17\))
-- \debounce3|Add0~19\ = CARRY((!\debounce3|s_debounceCnt\(9) & !\debounce3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(9),
	datad => VCC,
	cin => \debounce3|Add0~17\,
	combout => \debounce3|Add0~18_combout\,
	cout => \debounce3|Add0~19\);

-- Location: LCCOMB_X86_Y26_N8
\debounce3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~15_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~18_combout\) # (!\debounce3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|Add0~18_combout\,
	combout => \debounce3|s_debounceCnt~15_combout\);

-- Location: FF_X86_Y26_N9
\debounce3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~15_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(9));

-- Location: LCCOMB_X87_Y27_N30
\debounce3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~20_combout\ = (\debounce3|s_debounceCnt\(10) & ((GND) # (!\debounce3|Add0~19\))) # (!\debounce3|s_debounceCnt\(10) & (\debounce3|Add0~19\ $ (GND)))
-- \debounce3|Add0~21\ = CARRY((\debounce3|s_debounceCnt\(10)) # (!\debounce3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(10),
	datad => VCC,
	cin => \debounce3|Add0~19\,
	combout => \debounce3|Add0~20_combout\,
	cout => \debounce3|Add0~21\);

-- Location: LCCOMB_X86_Y27_N18
\debounce3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~16_combout\ = (\debounce3|Add0~20_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|Add0~20_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~16_combout\);

-- Location: FF_X86_Y27_N19
\debounce3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~16_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(10));

-- Location: LCCOMB_X87_Y26_N0
\debounce3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~22_combout\ = (\debounce3|s_debounceCnt\(11) & (\debounce3|Add0~21\ & VCC)) # (!\debounce3|s_debounceCnt\(11) & (!\debounce3|Add0~21\))
-- \debounce3|Add0~23\ = CARRY((!\debounce3|s_debounceCnt\(11) & !\debounce3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(11),
	datad => VCC,
	cin => \debounce3|Add0~21\,
	combout => \debounce3|Add0~22_combout\,
	cout => \debounce3|Add0~23\);

-- Location: LCCOMB_X86_Y26_N6
\debounce3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~17_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~22_combout\) # (!\debounce3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~22_combout\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|s_previousIn~q\,
	combout => \debounce3|s_debounceCnt~17_combout\);

-- Location: FF_X86_Y26_N7
\debounce3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~17_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(11));

-- Location: LCCOMB_X87_Y26_N2
\debounce3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~24_combout\ = (\debounce3|s_debounceCnt\(12) & ((GND) # (!\debounce3|Add0~23\))) # (!\debounce3|s_debounceCnt\(12) & (\debounce3|Add0~23\ $ (GND)))
-- \debounce3|Add0~25\ = CARRY((\debounce3|s_debounceCnt\(12)) # (!\debounce3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(12),
	datad => VCC,
	cin => \debounce3|Add0~23\,
	combout => \debounce3|Add0~24_combout\,
	cout => \debounce3|Add0~25\);

-- Location: LCCOMB_X86_Y27_N12
\debounce3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~11_combout\ = (\debounce3|Add0~24_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~24_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~11_combout\);

-- Location: FF_X86_Y27_N13
\debounce3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~11_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(12));

-- Location: LCCOMB_X87_Y26_N4
\debounce3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~26_combout\ = (\debounce3|s_debounceCnt\(13) & (\debounce3|Add0~25\ & VCC)) # (!\debounce3|s_debounceCnt\(13) & (!\debounce3|Add0~25\))
-- \debounce3|Add0~27\ = CARRY((!\debounce3|s_debounceCnt\(13) & !\debounce3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(13),
	datad => VCC,
	cin => \debounce3|Add0~25\,
	combout => \debounce3|Add0~26_combout\,
	cout => \debounce3|Add0~27\);

-- Location: LCCOMB_X87_Y26_N28
\debounce3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~12_combout\ = (\debounce3|Add0~26_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|Add0~26_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~12_combout\);

-- Location: FF_X87_Y26_N29
\debounce3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~12_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(13));

-- Location: LCCOMB_X87_Y26_N6
\debounce3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~28_combout\ = (\debounce3|s_debounceCnt\(14) & ((GND) # (!\debounce3|Add0~27\))) # (!\debounce3|s_debounceCnt\(14) & (\debounce3|Add0~27\ $ (GND)))
-- \debounce3|Add0~29\ = CARRY((\debounce3|s_debounceCnt\(14)) # (!\debounce3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(14),
	datad => VCC,
	cin => \debounce3|Add0~27\,
	combout => \debounce3|Add0~28_combout\,
	cout => \debounce3|Add0~29\);

-- Location: LCCOMB_X86_Y26_N28
\debounce3|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~18_combout\ = (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~28_combout\) # (!\debounce3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|Add0~28_combout\,
	combout => \debounce3|s_debounceCnt~18_combout\);

-- Location: FF_X86_Y26_N29
\debounce3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~18_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(14));

-- Location: LCCOMB_X87_Y26_N8
\debounce3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~30_combout\ = (\debounce3|s_debounceCnt\(15) & (\debounce3|Add0~29\ & VCC)) # (!\debounce3|s_debounceCnt\(15) & (!\debounce3|Add0~29\))
-- \debounce3|Add0~31\ = CARRY((!\debounce3|s_debounceCnt\(15) & !\debounce3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(15),
	datad => VCC,
	cin => \debounce3|Add0~29\,
	combout => \debounce3|Add0~30_combout\,
	cout => \debounce3|Add0~31\);

-- Location: LCCOMB_X88_Y26_N24
\debounce3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~6_combout\ = (\debounce3|s_debounceCnt[21]~5_combout\ & \debounce3|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|s_debounceCnt[21]~5_combout\,
	datad => \debounce3|Add0~30_combout\,
	combout => \debounce3|s_debounceCnt~6_combout\);

-- Location: FF_X88_Y26_N25
\debounce3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~6_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(15));

-- Location: LCCOMB_X87_Y26_N10
\debounce3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~32_combout\ = (\debounce3|s_debounceCnt\(16) & ((GND) # (!\debounce3|Add0~31\))) # (!\debounce3|s_debounceCnt\(16) & (\debounce3|Add0~31\ $ (GND)))
-- \debounce3|Add0~33\ = CARRY((\debounce3|s_debounceCnt\(16)) # (!\debounce3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(16),
	datad => VCC,
	cin => \debounce3|Add0~31\,
	combout => \debounce3|Add0~32_combout\,
	cout => \debounce3|Add0~33\);

-- Location: LCCOMB_X88_Y26_N6
\debounce3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~7_combout\ = (\debounce3|s_debounceCnt[21]~5_combout\ & \debounce3|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|s_debounceCnt[21]~5_combout\,
	datad => \debounce3|Add0~32_combout\,
	combout => \debounce3|s_debounceCnt~7_combout\);

-- Location: FF_X88_Y26_N7
\debounce3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~7_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(16));

-- Location: LCCOMB_X87_Y26_N12
\debounce3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~34_combout\ = (\debounce3|s_debounceCnt\(17) & (\debounce3|Add0~33\ & VCC)) # (!\debounce3|s_debounceCnt\(17) & (!\debounce3|Add0~33\))
-- \debounce3|Add0~35\ = CARRY((!\debounce3|s_debounceCnt\(17) & !\debounce3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(17),
	datad => VCC,
	cin => \debounce3|Add0~33\,
	combout => \debounce3|Add0~34_combout\,
	cout => \debounce3|Add0~35\);

-- Location: LCCOMB_X88_Y26_N28
\debounce3|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~8_combout\ = (\debounce3|s_debounceCnt[21]~5_combout\ & \debounce3|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|s_debounceCnt[21]~5_combout\,
	datad => \debounce3|Add0~34_combout\,
	combout => \debounce3|s_debounceCnt~8_combout\);

-- Location: FF_X88_Y26_N29
\debounce3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~8_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(17));

-- Location: LCCOMB_X86_Y26_N22
\debounce3|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[18]~19_combout\ = (\debounce3|s_debounceCnt[21]~4_combout\ & (\debounce3|s_debounceCnt[21]~2_combout\ & ((\debounce3|Add0~36_combout\) # (!\debounce3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|Add0~36_combout\,
	datab => \debounce3|s_debounceCnt[21]~4_combout\,
	datac => \debounce3|s_debounceCnt[21]~2_combout\,
	datad => \debounce3|s_previousIn~q\,
	combout => \debounce3|s_debounceCnt[18]~19_combout\);

-- Location: FF_X86_Y26_N23
\debounce3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(18));

-- Location: LCCOMB_X87_Y26_N30
\debounce3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~0_combout\ = (!\debounce3|s_debounceCnt\(16) & (!\debounce3|s_debounceCnt\(17) & !\debounce3|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(16),
	datab => \debounce3|s_debounceCnt\(17),
	datad => \debounce3|s_debounceCnt\(15),
	combout => \debounce3|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y27_N10
\debounce3|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~8_combout\ = (!\debounce3|s_debounceCnt\(5) & \debounce3|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(5),
	datad => \debounce3|s_pulsedOut~7_combout\,
	combout => \debounce3|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X86_Y27_N22
\debounce3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~1_combout\ = (\debounce3|s_debounceCnt\(7)) # ((\debounce3|s_debounceCnt\(6) & ((\debounce3|s_debounceCnt\(0)) # (!\debounce3|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(6),
	datab => \debounce3|s_debounceCnt\(0),
	datac => \debounce3|s_debounceCnt\(7),
	datad => \debounce3|s_pulsedOut~8_combout\,
	combout => \debounce3|LessThan0~1_combout\);

-- Location: LCCOMB_X86_Y27_N20
\debounce3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~2_combout\ = (\debounce3|s_debounceCnt\(10)) # ((\debounce3|s_debounceCnt\(9) & (\debounce3|s_debounceCnt\(8) & \debounce3|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(9),
	datab => \debounce3|s_debounceCnt\(8),
	datac => \debounce3|LessThan0~1_combout\,
	datad => \debounce3|s_debounceCnt\(10),
	combout => \debounce3|LessThan0~2_combout\);

-- Location: LCCOMB_X86_Y26_N4
\debounce3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~3_combout\ = (\debounce3|s_debounceCnt\(13)) # ((\debounce3|s_debounceCnt\(12)) # ((\debounce3|s_debounceCnt\(11) & \debounce3|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(11),
	datab => \debounce3|s_debounceCnt\(13),
	datac => \debounce3|s_debounceCnt\(12),
	datad => \debounce3|LessThan0~2_combout\,
	combout => \debounce3|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y26_N10
\debounce3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~4_combout\ = (\debounce3|s_debounceCnt\(19) & (((\debounce3|LessThan0~3_combout\ & \debounce3|s_debounceCnt\(14))) # (!\debounce3|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|LessThan0~0_combout\,
	datab => \debounce3|s_debounceCnt\(19),
	datac => \debounce3|LessThan0~3_combout\,
	datad => \debounce3|s_debounceCnt\(14),
	combout => \debounce3|LessThan0~4_combout\);

-- Location: LCCOMB_X86_Y26_N12
\debounce3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|LessThan0~5_combout\ = (\debounce3|s_debounceCnt\(20)) # ((\debounce3|s_debounceCnt\(21)) # ((\debounce3|s_debounceCnt\(18) & \debounce3|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(18),
	datab => \debounce3|s_debounceCnt\(20),
	datac => \debounce3|s_debounceCnt\(21),
	datad => \debounce3|LessThan0~4_combout\,
	combout => \debounce3|LessThan0~5_combout\);

-- Location: LCCOMB_X86_Y26_N26
\debounce3|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[22]~27_combout\ = (\debounce3|s_debounceCnt\(22) & (!\debounce3|LessThan0~5_combout\)) # (!\debounce3|s_debounceCnt\(22) & (((\debounce3|s_debounceCnt[21]~29_combout\) # (!\debounce3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|LessThan0~5_combout\,
	datab => \debounce3|s_debounceCnt\(22),
	datac => \debounce3|s_debounceCnt[21]~29_combout\,
	datad => \debounce3|s_previousIn~q\,
	combout => \debounce3|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X87_Y26_N22
\debounce3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~44_combout\ = \debounce3|Add0~43\ $ (\debounce3|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce3|s_debounceCnt\(22),
	cin => \debounce3|Add0~43\,
	combout => \debounce3|Add0~44_combout\);

-- Location: LCCOMB_X86_Y26_N18
\debounce3|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[22]~28_combout\ = (\debounce3|s_debounceCnt[22]~27_combout\ & (\debounce3|s_dirtyIn~q\ & ((\debounce3|Add0~44_combout\) # (!\debounce3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt[22]~27_combout\,
	datab => \debounce3|Add0~44_combout\,
	datac => \debounce3|s_dirtyIn~q\,
	datad => \debounce3|s_previousIn~q\,
	combout => \debounce3|s_debounceCnt[22]~28_combout\);

-- Location: FF_X86_Y26_N19
\debounce3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(22));

-- Location: LCCOMB_X86_Y26_N24
\debounce3|s_debounceCnt[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt[21]~5_combout\ = (\debounce3|s_previousIn~q\ & (\debounce3|s_dirtyIn~q\ & ((!\debounce3|LessThan0~5_combout\) # (!\debounce3|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(22),
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_dirtyIn~q\,
	datad => \debounce3|LessThan0~5_combout\,
	combout => \debounce3|s_debounceCnt[21]~5_combout\);

-- Location: LCCOMB_X86_Y27_N16
\debounce3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~26_combout\ = (\debounce3|Add0~0_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|Add0~0_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~26_combout\);

-- Location: FF_X86_Y27_N17
\debounce3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~26_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(0));

-- Location: LCCOMB_X87_Y27_N12
\debounce3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|Add0~2_combout\ = (\debounce3|s_debounceCnt\(1) & (\debounce3|Add0~1\ & VCC)) # (!\debounce3|s_debounceCnt\(1) & (!\debounce3|Add0~1\))
-- \debounce3|Add0~3\ = CARRY((!\debounce3|s_debounceCnt\(1) & !\debounce3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce3|s_debounceCnt\(1),
	datad => VCC,
	cin => \debounce3|Add0~1\,
	combout => \debounce3|Add0~2_combout\,
	cout => \debounce3|Add0~3\);

-- Location: LCCOMB_X87_Y27_N8
\debounce3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~21_combout\ = (\debounce3|Add0~2_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|Add0~2_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~21_combout\);

-- Location: FF_X87_Y27_N9
\debounce3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~21_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(1));

-- Location: LCCOMB_X87_Y27_N6
\debounce3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_debounceCnt~22_combout\ = (\debounce3|Add0~4_combout\ & \debounce3|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce3|Add0~4_combout\,
	datad => \debounce3|s_debounceCnt[21]~5_combout\,
	combout => \debounce3|s_debounceCnt~22_combout\);

-- Location: FF_X87_Y27_N7
\debounce3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_debounceCnt~22_combout\,
	ena => \debounce3|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_debounceCnt\(2));

-- Location: LCCOMB_X87_Y27_N4
\debounce3|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~7_combout\ = (!\debounce3|s_debounceCnt\(2) & (!\debounce3|s_debounceCnt\(3) & (!\debounce3|s_debounceCnt\(1) & !\debounce3|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_debounceCnt\(2),
	datab => \debounce3|s_debounceCnt\(3),
	datac => \debounce3|s_debounceCnt\(1),
	datad => \debounce3|s_debounceCnt\(4),
	combout => \debounce3|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X86_Y27_N4
\debounce3|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~9_combout\ = (\debounce3|s_dirtyIn~q\ & (\debounce3|s_previousIn~q\ & (!\debounce3|s_debounceCnt\(22) & \debounce3|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_dirtyIn~q\,
	datab => \debounce3|s_previousIn~q\,
	datac => \debounce3|s_debounceCnt\(22),
	datad => \debounce3|s_debounceCnt\(0),
	combout => \debounce3|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X86_Y27_N24
\debounce3|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce3|s_pulsedOut~10_combout\ = (\debounce3|s_pulsedOut~7_combout\ & (\debounce3|s_pulsedOut~6_combout\ & (\debounce3|s_pulsedOut~9_combout\ & !\debounce3|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce3|s_pulsedOut~7_combout\,
	datab => \debounce3|s_pulsedOut~6_combout\,
	datac => \debounce3|s_pulsedOut~9_combout\,
	datad => \debounce3|s_debounceCnt\(5),
	combout => \debounce3|s_pulsedOut~10_combout\);

-- Location: FF_X86_Y27_N25
\debounce3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce3|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce3|s_pulsedOut~q\);

-- Location: LCCOMB_X75_Y38_N24
\main_fsm|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector99~0_combout\ = (\main_fsm|Equal0~10_combout\ & (((\main_fsm|s_State.grupo~q\ & !\debounce3|s_pulsedOut~q\)) # (!\main_fsm|s_State.start~q\))) # (!\main_fsm|Equal0~10_combout\ & (\main_fsm|s_State.grupo~q\ & 
-- ((!\debounce3|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Equal0~10_combout\,
	datab => \main_fsm|s_State.grupo~q\,
	datac => \main_fsm|s_State.start~q\,
	datad => \debounce3|s_pulsedOut~q\,
	combout => \main_fsm|Selector99~0_combout\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X99_Y37_N24
\debounce0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \debounce0|s_dirtyIn~0_combout\);

-- Location: FF_X99_Y37_N25
\debounce0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_dirtyIn~q\);

-- Location: LCCOMB_X98_Y37_N16
\debounce0|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_previousIn~feeder_combout\ = \debounce0|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \debounce0|s_dirtyIn~q\,
	combout => \debounce0|s_previousIn~feeder_combout\);

-- Location: FF_X98_Y37_N17
\debounce0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_previousIn~q\);

-- Location: LCCOMB_X97_Y38_N10
\debounce0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~0_combout\ = \debounce0|s_debounceCnt\(0) $ (VCC)
-- \debounce0|Add0~1\ = CARRY(\debounce0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(0),
	datad => VCC,
	combout => \debounce0|Add0~0_combout\,
	cout => \debounce0|Add0~1\);

-- Location: LCCOMB_X97_Y38_N4
\debounce0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~7_combout\ = (!\debounce0|s_debounceCnt\(2) & (!\debounce0|s_debounceCnt\(4) & (!\debounce0|s_debounceCnt\(1) & !\debounce0|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(2),
	datab => \debounce0|s_debounceCnt\(4),
	datac => \debounce0|s_debounceCnt\(1),
	datad => \debounce0|s_debounceCnt\(3),
	combout => \debounce0|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X98_Y38_N30
\debounce0|s_debounceCnt[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[0]~29_combout\ = ((\debounce0|s_debounceCnt\(5)) # ((\debounce0|s_debounceCnt\(0)) # (!\debounce0|s_pulsedOut~7_combout\))) # (!\debounce0|s_pulsedOut~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_pulsedOut~6_combout\,
	datab => \debounce0|s_debounceCnt\(5),
	datac => \debounce0|s_pulsedOut~7_combout\,
	datad => \debounce0|s_debounceCnt\(0),
	combout => \debounce0|s_debounceCnt[0]~29_combout\);

-- Location: LCCOMB_X98_Y37_N12
\debounce0|s_debounceCnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[0]~4_combout\ = (\debounce0|s_debounceCnt\(22)) # (((\debounce0|s_debounceCnt[0]~29_combout\) # (!\debounce0|s_dirtyIn~q\)) # (!\debounce0|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(22),
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|s_debounceCnt[0]~29_combout\,
	datad => \debounce0|s_dirtyIn~q\,
	combout => \debounce0|s_debounceCnt[0]~4_combout\);

-- Location: LCCOMB_X97_Y38_N24
\debounce0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~14_combout\ = (\debounce0|s_debounceCnt\(7) & (\debounce0|Add0~13\ & VCC)) # (!\debounce0|s_debounceCnt\(7) & (!\debounce0|Add0~13\))
-- \debounce0|Add0~15\ = CARRY((!\debounce0|s_debounceCnt\(7) & !\debounce0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(7),
	datad => VCC,
	cin => \debounce0|Add0~13\,
	combout => \debounce0|Add0~14_combout\,
	cout => \debounce0|Add0~15\);

-- Location: LCCOMB_X97_Y38_N26
\debounce0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~16_combout\ = (\debounce0|s_debounceCnt\(8) & ((GND) # (!\debounce0|Add0~15\))) # (!\debounce0|s_debounceCnt\(8) & (\debounce0|Add0~15\ $ (GND)))
-- \debounce0|Add0~17\ = CARRY((\debounce0|s_debounceCnt\(8)) # (!\debounce0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(8),
	datad => VCC,
	cin => \debounce0|Add0~15\,
	combout => \debounce0|Add0~16_combout\,
	cout => \debounce0|Add0~17\);

-- Location: LCCOMB_X98_Y38_N24
\debounce0|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~8_combout\ = (\debounce0|s_pulsedOut~7_combout\ & !\debounce0|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|s_pulsedOut~7_combout\,
	datad => \debounce0|s_debounceCnt\(5),
	combout => \debounce0|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X98_Y38_N10
\debounce0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~1_combout\ = (\debounce0|s_debounceCnt\(7)) # ((\debounce0|s_debounceCnt\(6) & ((\debounce0|s_debounceCnt\(0)) # (!\debounce0|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(6),
	datab => \debounce0|s_pulsedOut~8_combout\,
	datac => \debounce0|s_debounceCnt\(7),
	datad => \debounce0|s_debounceCnt\(0),
	combout => \debounce0|LessThan0~1_combout\);

-- Location: LCCOMB_X98_Y38_N20
\debounce0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~2_combout\ = (\debounce0|s_debounceCnt\(10)) # ((\debounce0|s_debounceCnt\(8) & (\debounce0|s_debounceCnt\(9) & \debounce0|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(8),
	datab => \debounce0|s_debounceCnt\(10),
	datac => \debounce0|s_debounceCnt\(9),
	datad => \debounce0|LessThan0~1_combout\,
	combout => \debounce0|LessThan0~2_combout\);

-- Location: LCCOMB_X97_Y37_N26
\debounce0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~3_combout\ = (\debounce0|s_debounceCnt\(12)) # ((\debounce0|s_debounceCnt\(13)) # ((\debounce0|s_debounceCnt\(11) & \debounce0|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(11),
	datab => \debounce0|s_debounceCnt\(12),
	datac => \debounce0|s_debounceCnt\(13),
	datad => \debounce0|LessThan0~2_combout\,
	combout => \debounce0|LessThan0~3_combout\);

-- Location: LCCOMB_X98_Y38_N8
\debounce0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~0_combout\ = (!\debounce0|s_debounceCnt\(16) & (!\debounce0|s_debounceCnt\(17) & !\debounce0|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(16),
	datac => \debounce0|s_debounceCnt\(17),
	datad => \debounce0|s_debounceCnt\(15),
	combout => \debounce0|LessThan0~0_combout\);

-- Location: LCCOMB_X97_Y37_N28
\debounce0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~4_combout\ = (\debounce0|s_debounceCnt\(19) & (((\debounce0|s_debounceCnt\(14) & \debounce0|LessThan0~3_combout\)) # (!\debounce0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(19),
	datab => \debounce0|s_debounceCnt\(14),
	datac => \debounce0|LessThan0~3_combout\,
	datad => \debounce0|LessThan0~0_combout\,
	combout => \debounce0|LessThan0~4_combout\);

-- Location: LCCOMB_X97_Y37_N30
\debounce0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|LessThan0~5_combout\ = (\debounce0|s_debounceCnt\(21)) # ((\debounce0|s_debounceCnt\(20)) # ((\debounce0|s_debounceCnt\(18) & \debounce0|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(21),
	datab => \debounce0|s_debounceCnt\(18),
	datac => \debounce0|s_debounceCnt\(20),
	datad => \debounce0|LessThan0~4_combout\,
	combout => \debounce0|LessThan0~5_combout\);

-- Location: LCCOMB_X98_Y37_N18
\debounce0|s_debounceCnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[0]~2_combout\ = (\debounce0|s_dirtyIn~q\ & ((!\debounce0|LessThan0~5_combout\) # (!\debounce0|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_dirtyIn~q\,
	datac => \debounce0|s_debounceCnt\(22),
	datad => \debounce0|LessThan0~5_combout\,
	combout => \debounce0|s_debounceCnt[0]~2_combout\);

-- Location: LCCOMB_X98_Y37_N10
\debounce0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~14_combout\ = (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~16_combout\) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~16_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt~14_combout\);

-- Location: FF_X98_Y37_N11
\debounce0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~14_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(8));

-- Location: LCCOMB_X97_Y38_N28
\debounce0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~18_combout\ = (\debounce0|s_debounceCnt\(9) & (\debounce0|Add0~17\ & VCC)) # (!\debounce0|s_debounceCnt\(9) & (!\debounce0|Add0~17\))
-- \debounce0|Add0~19\ = CARRY((!\debounce0|s_debounceCnt\(9) & !\debounce0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(9),
	datad => VCC,
	cin => \debounce0|Add0~17\,
	combout => \debounce0|Add0~18_combout\,
	cout => \debounce0|Add0~19\);

-- Location: LCCOMB_X98_Y37_N24
\debounce0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~15_combout\ = (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~18_combout\) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~18_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt~15_combout\);

-- Location: FF_X98_Y37_N25
\debounce0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~15_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(9));

-- Location: LCCOMB_X97_Y38_N30
\debounce0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~20_combout\ = (\debounce0|s_debounceCnt\(10) & ((GND) # (!\debounce0|Add0~19\))) # (!\debounce0|s_debounceCnt\(10) & (\debounce0|Add0~19\ $ (GND)))
-- \debounce0|Add0~21\ = CARRY((\debounce0|s_debounceCnt\(10)) # (!\debounce0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(10),
	datad => VCC,
	cin => \debounce0|Add0~19\,
	combout => \debounce0|Add0~20_combout\,
	cout => \debounce0|Add0~21\);

-- Location: LCCOMB_X98_Y38_N4
\debounce0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~16_combout\ = (\debounce0|Add0~20_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|Add0~20_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~16_combout\);

-- Location: FF_X98_Y38_N5
\debounce0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~16_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(10));

-- Location: LCCOMB_X97_Y37_N0
\debounce0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~22_combout\ = (\debounce0|s_debounceCnt\(11) & (\debounce0|Add0~21\ & VCC)) # (!\debounce0|s_debounceCnt\(11) & (!\debounce0|Add0~21\))
-- \debounce0|Add0~23\ = CARRY((!\debounce0|s_debounceCnt\(11) & !\debounce0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(11),
	datad => VCC,
	cin => \debounce0|Add0~21\,
	combout => \debounce0|Add0~22_combout\,
	cout => \debounce0|Add0~23\);

-- Location: LCCOMB_X98_Y37_N30
\debounce0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~17_combout\ = (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~22_combout\) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~22_combout\,
	datab => \debounce0|s_previousIn~q\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt~17_combout\);

-- Location: FF_X98_Y37_N31
\debounce0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~17_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(11));

-- Location: LCCOMB_X97_Y37_N2
\debounce0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~24_combout\ = (\debounce0|s_debounceCnt\(12) & ((GND) # (!\debounce0|Add0~23\))) # (!\debounce0|s_debounceCnt\(12) & (\debounce0|Add0~23\ $ (GND)))
-- \debounce0|Add0~25\ = CARRY((\debounce0|s_debounceCnt\(12)) # (!\debounce0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(12),
	datad => VCC,
	cin => \debounce0|Add0~23\,
	combout => \debounce0|Add0~24_combout\,
	cout => \debounce0|Add0~25\);

-- Location: LCCOMB_X96_Y37_N20
\debounce0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~11_combout\ = (\debounce0|s_debounceCnt[0]~5_combout\ & \debounce0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|s_debounceCnt[0]~5_combout\,
	datad => \debounce0|Add0~24_combout\,
	combout => \debounce0|s_debounceCnt~11_combout\);

-- Location: FF_X96_Y37_N21
\debounce0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~11_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(12));

-- Location: LCCOMB_X97_Y37_N4
\debounce0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~26_combout\ = (\debounce0|s_debounceCnt\(13) & (\debounce0|Add0~25\ & VCC)) # (!\debounce0|s_debounceCnt\(13) & (!\debounce0|Add0~25\))
-- \debounce0|Add0~27\ = CARRY((!\debounce0|s_debounceCnt\(13) & !\debounce0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(13),
	datad => VCC,
	cin => \debounce0|Add0~25\,
	combout => \debounce0|Add0~26_combout\,
	cout => \debounce0|Add0~27\);

-- Location: LCCOMB_X97_Y37_N24
\debounce0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~12_combout\ = (\debounce0|Add0~26_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|Add0~26_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~12_combout\);

-- Location: FF_X97_Y37_N25
\debounce0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~12_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(13));

-- Location: LCCOMB_X97_Y37_N6
\debounce0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~28_combout\ = (\debounce0|s_debounceCnt\(14) & ((GND) # (!\debounce0|Add0~27\))) # (!\debounce0|s_debounceCnt\(14) & (\debounce0|Add0~27\ $ (GND)))
-- \debounce0|Add0~29\ = CARRY((\debounce0|s_debounceCnt\(14)) # (!\debounce0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(14),
	datad => VCC,
	cin => \debounce0|Add0~27\,
	combout => \debounce0|Add0~28_combout\,
	cout => \debounce0|Add0~29\);

-- Location: LCCOMB_X98_Y37_N28
\debounce0|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~18_combout\ = (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~28_combout\) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~28_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt~18_combout\);

-- Location: FF_X98_Y37_N29
\debounce0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~18_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(14));

-- Location: LCCOMB_X97_Y37_N8
\debounce0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~30_combout\ = (\debounce0|s_debounceCnt\(15) & (\debounce0|Add0~29\ & VCC)) # (!\debounce0|s_debounceCnt\(15) & (!\debounce0|Add0~29\))
-- \debounce0|Add0~31\ = CARRY((!\debounce0|s_debounceCnt\(15) & !\debounce0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(15),
	datad => VCC,
	cin => \debounce0|Add0~29\,
	combout => \debounce0|Add0~30_combout\,
	cout => \debounce0|Add0~31\);

-- Location: LCCOMB_X98_Y38_N18
\debounce0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~6_combout\ = (\debounce0|Add0~30_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|Add0~30_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~6_combout\);

-- Location: FF_X98_Y38_N19
\debounce0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~6_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(15));

-- Location: LCCOMB_X97_Y37_N10
\debounce0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~32_combout\ = (\debounce0|s_debounceCnt\(16) & ((GND) # (!\debounce0|Add0~31\))) # (!\debounce0|s_debounceCnt\(16) & (\debounce0|Add0~31\ $ (GND)))
-- \debounce0|Add0~33\ = CARRY((\debounce0|s_debounceCnt\(16)) # (!\debounce0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(16),
	datad => VCC,
	cin => \debounce0|Add0~31\,
	combout => \debounce0|Add0~32_combout\,
	cout => \debounce0|Add0~33\);

-- Location: LCCOMB_X98_Y38_N28
\debounce0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~7_combout\ = (\debounce0|Add0~32_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|Add0~32_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~7_combout\);

-- Location: FF_X98_Y38_N29
\debounce0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~7_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(16));

-- Location: LCCOMB_X97_Y37_N12
\debounce0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~34_combout\ = (\debounce0|s_debounceCnt\(17) & (\debounce0|Add0~33\ & VCC)) # (!\debounce0|s_debounceCnt\(17) & (!\debounce0|Add0~33\))
-- \debounce0|Add0~35\ = CARRY((!\debounce0|s_debounceCnt\(17) & !\debounce0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(17),
	datad => VCC,
	cin => \debounce0|Add0~33\,
	combout => \debounce0|Add0~34_combout\,
	cout => \debounce0|Add0~35\);

-- Location: LCCOMB_X98_Y38_N14
\debounce0|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~8_combout\ = (\debounce0|Add0~34_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~34_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~8_combout\);

-- Location: FF_X98_Y38_N15
\debounce0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~8_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(17));

-- Location: LCCOMB_X97_Y37_N14
\debounce0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~36_combout\ = (\debounce0|s_debounceCnt\(18) & ((GND) # (!\debounce0|Add0~35\))) # (!\debounce0|s_debounceCnt\(18) & (\debounce0|Add0~35\ $ (GND)))
-- \debounce0|Add0~37\ = CARRY((\debounce0|s_debounceCnt\(18)) # (!\debounce0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(18),
	datad => VCC,
	cin => \debounce0|Add0~35\,
	combout => \debounce0|Add0~36_combout\,
	cout => \debounce0|Add0~37\);

-- Location: LCCOMB_X98_Y37_N14
\debounce0|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[18]~19_combout\ = (\debounce0|s_debounceCnt[0]~4_combout\ & (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~36_combout\) # (!\debounce0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt[0]~4_combout\,
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~36_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt[18]~19_combout\);

-- Location: FF_X98_Y37_N15
\debounce0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(18));

-- Location: LCCOMB_X97_Y37_N16
\debounce0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~38_combout\ = (\debounce0|s_debounceCnt\(19) & (\debounce0|Add0~37\ & VCC)) # (!\debounce0|s_debounceCnt\(19) & (!\debounce0|Add0~37\))
-- \debounce0|Add0~39\ = CARRY((!\debounce0|s_debounceCnt\(19) & !\debounce0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(19),
	datad => VCC,
	cin => \debounce0|Add0~37\,
	combout => \debounce0|Add0~38_combout\,
	cout => \debounce0|Add0~39\);

-- Location: LCCOMB_X98_Y37_N20
\debounce0|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[19]~20_combout\ = (\debounce0|s_debounceCnt[0]~4_combout\ & (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~38_combout\) # (!\debounce0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt[0]~4_combout\,
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~38_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt[19]~20_combout\);

-- Location: FF_X98_Y37_N21
\debounce0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(19));

-- Location: LCCOMB_X97_Y37_N18
\debounce0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~40_combout\ = (\debounce0|s_debounceCnt\(20) & ((GND) # (!\debounce0|Add0~39\))) # (!\debounce0|s_debounceCnt\(20) & (\debounce0|Add0~39\ $ (GND)))
-- \debounce0|Add0~41\ = CARRY((\debounce0|s_debounceCnt\(20)) # (!\debounce0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(20),
	datad => VCC,
	cin => \debounce0|Add0~39\,
	combout => \debounce0|Add0~40_combout\,
	cout => \debounce0|Add0~41\);

-- Location: LCCOMB_X96_Y37_N16
\debounce0|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[20]~9_combout\ = (\debounce0|Add0~40_combout\ & (\debounce0|s_debounceCnt[0]~5_combout\ & \debounce0|s_debounceCnt[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|Add0~40_combout\,
	datac => \debounce0|s_debounceCnt[0]~5_combout\,
	datad => \debounce0|s_debounceCnt[0]~4_combout\,
	combout => \debounce0|s_debounceCnt[20]~9_combout\);

-- Location: FF_X96_Y37_N17
\debounce0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(20));

-- Location: LCCOMB_X97_Y37_N20
\debounce0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~42_combout\ = (\debounce0|s_debounceCnt\(21) & (\debounce0|Add0~41\ & VCC)) # (!\debounce0|s_debounceCnt\(21) & (!\debounce0|Add0~41\))
-- \debounce0|Add0~43\ = CARRY((!\debounce0|s_debounceCnt\(21) & !\debounce0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(21),
	datad => VCC,
	cin => \debounce0|Add0~41\,
	combout => \debounce0|Add0~42_combout\,
	cout => \debounce0|Add0~43\);

-- Location: LCCOMB_X96_Y37_N14
\debounce0|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[21]~10_combout\ = (\debounce0|Add0~42_combout\ & (\debounce0|s_debounceCnt[0]~5_combout\ & \debounce0|s_debounceCnt[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~42_combout\,
	datac => \debounce0|s_debounceCnt[0]~5_combout\,
	datad => \debounce0|s_debounceCnt[0]~4_combout\,
	combout => \debounce0|s_debounceCnt[21]~10_combout\);

-- Location: FF_X96_Y37_N15
\debounce0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(21));

-- Location: LCCOMB_X97_Y37_N22
\debounce0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~44_combout\ = \debounce0|Add0~43\ $ (\debounce0|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce0|s_debounceCnt\(22),
	cin => \debounce0|Add0~43\,
	combout => \debounce0|Add0~44_combout\);

-- Location: LCCOMB_X98_Y37_N8
\debounce0|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[22]~27_combout\ = (\debounce0|s_debounceCnt\(22) & (((!\debounce0|LessThan0~5_combout\)))) # (!\debounce0|s_debounceCnt\(22) & (((\debounce0|s_debounceCnt[0]~29_combout\)) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(22),
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|s_debounceCnt[0]~29_combout\,
	datad => \debounce0|LessThan0~5_combout\,
	combout => \debounce0|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X98_Y37_N26
\debounce0|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[22]~28_combout\ = (\debounce0|s_dirtyIn~q\ & (\debounce0|s_debounceCnt[22]~27_combout\ & ((\debounce0|Add0~44_combout\) # (!\debounce0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~44_combout\,
	datab => \debounce0|s_dirtyIn~q\,
	datac => \debounce0|s_debounceCnt[22]~27_combout\,
	datad => \debounce0|s_previousIn~q\,
	combout => \debounce0|s_debounceCnt[22]~28_combout\);

-- Location: FF_X98_Y37_N27
\debounce0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(22));

-- Location: LCCOMB_X98_Y37_N6
\debounce0|s_debounceCnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt[0]~5_combout\ = (\debounce0|s_previousIn~q\ & (\debounce0|s_dirtyIn~q\ & ((!\debounce0|LessThan0~5_combout\) # (!\debounce0|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_previousIn~q\,
	datab => \debounce0|s_dirtyIn~q\,
	datac => \debounce0|s_debounceCnt\(22),
	datad => \debounce0|LessThan0~5_combout\,
	combout => \debounce0|s_debounceCnt[0]~5_combout\);

-- Location: LCCOMB_X98_Y38_N6
\debounce0|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~26_combout\ = (\debounce0|Add0~0_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~0_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~26_combout\);

-- Location: FF_X98_Y38_N7
\debounce0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~26_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(0));

-- Location: LCCOMB_X97_Y38_N12
\debounce0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~2_combout\ = (\debounce0|s_debounceCnt\(1) & (\debounce0|Add0~1\ & VCC)) # (!\debounce0|s_debounceCnt\(1) & (!\debounce0|Add0~1\))
-- \debounce0|Add0~3\ = CARRY((!\debounce0|s_debounceCnt\(1) & !\debounce0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(1),
	datad => VCC,
	cin => \debounce0|Add0~1\,
	combout => \debounce0|Add0~2_combout\,
	cout => \debounce0|Add0~3\);

-- Location: LCCOMB_X97_Y38_N8
\debounce0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~21_combout\ = (\debounce0|Add0~2_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|Add0~2_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~21_combout\);

-- Location: FF_X97_Y38_N9
\debounce0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~21_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(1));

-- Location: LCCOMB_X97_Y38_N14
\debounce0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~4_combout\ = (\debounce0|s_debounceCnt\(2) & ((GND) # (!\debounce0|Add0~3\))) # (!\debounce0|s_debounceCnt\(2) & (\debounce0|Add0~3\ $ (GND)))
-- \debounce0|Add0~5\ = CARRY((\debounce0|s_debounceCnt\(2)) # (!\debounce0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(2),
	datad => VCC,
	cin => \debounce0|Add0~3\,
	combout => \debounce0|Add0~4_combout\,
	cout => \debounce0|Add0~5\);

-- Location: LCCOMB_X97_Y38_N6
\debounce0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~22_combout\ = (\debounce0|Add0~4_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce0|Add0~4_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~22_combout\);

-- Location: FF_X97_Y38_N7
\debounce0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~22_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(2));

-- Location: LCCOMB_X97_Y38_N16
\debounce0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~6_combout\ = (\debounce0|s_debounceCnt\(3) & (\debounce0|Add0~5\ & VCC)) # (!\debounce0|s_debounceCnt\(3) & (!\debounce0|Add0~5\))
-- \debounce0|Add0~7\ = CARRY((!\debounce0|s_debounceCnt\(3) & !\debounce0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(3),
	datad => VCC,
	cin => \debounce0|Add0~5\,
	combout => \debounce0|Add0~6_combout\,
	cout => \debounce0|Add0~7\);

-- Location: LCCOMB_X97_Y38_N0
\debounce0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~23_combout\ = (\debounce0|Add0~6_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|Add0~6_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~23_combout\);

-- Location: FF_X97_Y38_N1
\debounce0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~23_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(3));

-- Location: LCCOMB_X97_Y38_N18
\debounce0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~8_combout\ = (\debounce0|s_debounceCnt\(4) & ((GND) # (!\debounce0|Add0~7\))) # (!\debounce0|s_debounceCnt\(4) & (\debounce0|Add0~7\ $ (GND)))
-- \debounce0|Add0~9\ = CARRY((\debounce0|s_debounceCnt\(4)) # (!\debounce0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(4),
	datad => VCC,
	cin => \debounce0|Add0~7\,
	combout => \debounce0|Add0~8_combout\,
	cout => \debounce0|Add0~9\);

-- Location: LCCOMB_X97_Y38_N2
\debounce0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~24_combout\ = (\debounce0|Add0~8_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|Add0~8_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~24_combout\);

-- Location: FF_X97_Y38_N3
\debounce0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~24_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(4));

-- Location: LCCOMB_X97_Y38_N20
\debounce0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~10_combout\ = (\debounce0|s_debounceCnt\(5) & (\debounce0|Add0~9\ & VCC)) # (!\debounce0|s_debounceCnt\(5) & (!\debounce0|Add0~9\))
-- \debounce0|Add0~11\ = CARRY((!\debounce0|s_debounceCnt\(5) & !\debounce0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(5),
	datad => VCC,
	cin => \debounce0|Add0~9\,
	combout => \debounce0|Add0~10_combout\,
	cout => \debounce0|Add0~11\);

-- Location: LCCOMB_X98_Y38_N2
\debounce0|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~25_combout\ = (\debounce0|Add0~10_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|Add0~10_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~25_combout\);

-- Location: FF_X98_Y38_N3
\debounce0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~25_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(5));

-- Location: LCCOMB_X97_Y38_N22
\debounce0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|Add0~12_combout\ = (\debounce0|s_debounceCnt\(6) & ((GND) # (!\debounce0|Add0~11\))) # (!\debounce0|s_debounceCnt\(6) & (\debounce0|Add0~11\ $ (GND)))
-- \debounce0|Add0~13\ = CARRY((\debounce0|s_debounceCnt\(6)) # (!\debounce0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_debounceCnt\(6),
	datad => VCC,
	cin => \debounce0|Add0~11\,
	combout => \debounce0|Add0~12_combout\,
	cout => \debounce0|Add0~13\);

-- Location: LCCOMB_X98_Y37_N4
\debounce0|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~3_combout\ = (\debounce0|s_debounceCnt[0]~2_combout\ & ((\debounce0|Add0~12_combout\) # (!\debounce0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|Add0~12_combout\,
	datad => \debounce0|s_debounceCnt[0]~2_combout\,
	combout => \debounce0|s_debounceCnt~3_combout\);

-- Location: FF_X98_Y37_N5
\debounce0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~3_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(6));

-- Location: LCCOMB_X98_Y38_N26
\debounce0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_debounceCnt~13_combout\ = (\debounce0|Add0~14_combout\ & \debounce0|s_debounceCnt[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce0|Add0~14_combout\,
	datad => \debounce0|s_debounceCnt[0]~5_combout\,
	combout => \debounce0|s_debounceCnt~13_combout\);

-- Location: FF_X98_Y38_N27
\debounce0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_debounceCnt~13_combout\,
	ena => \debounce0|s_debounceCnt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_debounceCnt\(7));

-- Location: LCCOMB_X98_Y38_N22
\debounce0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~4_combout\ = (!\debounce0|s_debounceCnt\(7) & (!\debounce0|s_debounceCnt\(10) & (!\debounce0|s_debounceCnt\(9) & !\debounce0|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(7),
	datab => \debounce0|s_debounceCnt\(10),
	datac => \debounce0|s_debounceCnt\(9),
	datad => \debounce0|s_debounceCnt\(8),
	combout => \debounce0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X96_Y37_N22
\debounce0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~3_combout\ = (!\debounce0|s_debounceCnt\(20) & (!\debounce0|s_debounceCnt\(12) & (!\debounce0|s_debounceCnt\(21) & !\debounce0|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(20),
	datab => \debounce0|s_debounceCnt\(12),
	datac => \debounce0|s_debounceCnt\(21),
	datad => \debounce0|s_debounceCnt\(13),
	combout => \debounce0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X98_Y37_N22
\debounce0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~5_combout\ = (!\debounce0|s_debounceCnt\(14) & (!\debounce0|s_debounceCnt\(18) & (!\debounce0|s_debounceCnt\(11) & !\debounce0|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(14),
	datab => \debounce0|s_debounceCnt\(18),
	datac => \debounce0|s_debounceCnt\(11),
	datad => \debounce0|s_debounceCnt\(19),
	combout => \debounce0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X98_Y38_N16
\debounce0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~2_combout\ = (!\debounce0|s_debounceCnt\(6) & (!\debounce0|s_debounceCnt\(16) & (!\debounce0|s_debounceCnt\(17) & !\debounce0|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(6),
	datab => \debounce0|s_debounceCnt\(16),
	datac => \debounce0|s_debounceCnt\(17),
	datad => \debounce0|s_debounceCnt\(15),
	combout => \debounce0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X98_Y38_N12
\debounce0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~6_combout\ = (\debounce0|s_pulsedOut~4_combout\ & (\debounce0|s_pulsedOut~3_combout\ & (\debounce0|s_pulsedOut~5_combout\ & \debounce0|s_pulsedOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_pulsedOut~4_combout\,
	datab => \debounce0|s_pulsedOut~3_combout\,
	datac => \debounce0|s_pulsedOut~5_combout\,
	datad => \debounce0|s_pulsedOut~2_combout\,
	combout => \debounce0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X98_Y37_N0
\debounce0|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~9_combout\ = (!\debounce0|s_debounceCnt\(22) & (\debounce0|s_previousIn~q\ & (\debounce0|s_debounceCnt\(0) & \debounce0|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_debounceCnt\(22),
	datab => \debounce0|s_previousIn~q\,
	datac => \debounce0|s_debounceCnt\(0),
	datad => \debounce0|s_dirtyIn~q\,
	combout => \debounce0|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X98_Y38_N0
\debounce0|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce0|s_pulsedOut~10_combout\ = (\debounce0|s_pulsedOut~6_combout\ & (\debounce0|s_pulsedOut~9_combout\ & (\debounce0|s_pulsedOut~7_combout\ & !\debounce0|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce0|s_pulsedOut~6_combout\,
	datab => \debounce0|s_pulsedOut~9_combout\,
	datac => \debounce0|s_pulsedOut~7_combout\,
	datad => \debounce0|s_debounceCnt\(5),
	combout => \debounce0|s_pulsedOut~10_combout\);

-- Location: FF_X98_Y38_N1
\debounce0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debounce0|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce0|s_pulsedOut~q\);

-- Location: LCCOMB_X76_Y36_N24
\main_fsm|Add5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~64_combout\ = (\main_fsm|s_State.lo~q\ & (\debounce1|s_pulsedOut~q\ & !\debounce2|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.lo~q\,
	datac => \debounce1|s_pulsedOut~q\,
	datad => \debounce2|s_pulsedOut~q\,
	combout => \main_fsm|Add5~64_combout\);

-- Location: LCCOMB_X76_Y36_N22
\main_fsm|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector66~0_combout\ = (!\debounce2|s_pulsedOut~q\ & (\debounce1|s_pulsedOut~q\ & \main_fsm|s_State.hi~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce2|s_pulsedOut~q\,
	datac => \debounce1|s_pulsedOut~q\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector66~0_combout\);

-- Location: LCCOMB_X76_Y36_N26
\main_fsm|hi_var[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|hi_var[9]~5_combout\ = (\main_fsm|s_State.hi~q\ & (((!\debounce2|s_pulsedOut~q\ & \debounce1|s_pulsedOut~q\)))) # (!\main_fsm|s_State.hi~q\ & (\main_fsm|WideOr4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|WideOr4~1_combout\,
	datab => \debounce2|s_pulsedOut~q\,
	datac => \debounce1|s_pulsedOut~q\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|hi_var[9]~5_combout\);

-- Location: LCCOMB_X76_Y36_N0
\main_fsm|s_State~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_State~22_combout\ = (\debounce1|s_pulsedOut~q\ & !\debounce2|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce1|s_pulsedOut~q\,
	datad => \debounce2|s_pulsedOut~q\,
	combout => \main_fsm|s_State~22_combout\);

-- Location: LCCOMB_X75_Y38_N30
\main_fsm|Selector35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector35~5_combout\ = (\main_fsm|s_State.lo~q\ & (((!\main_fsm|s_State~22_combout\)))) # (!\main_fsm|s_State.lo~q\ & (!\main_fsm|s_State.grupo~q\ & (\main_fsm|s_State.start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.lo~q\,
	datab => \main_fsm|s_State.grupo~q\,
	datac => \main_fsm|s_State.start~q\,
	datad => \main_fsm|s_State~22_combout\,
	combout => \main_fsm|Selector35~5_combout\);

-- Location: LCCOMB_X73_Y34_N0
\main_fsm|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~0_combout\ = \main_fsm|mid_var\(0) $ (GND)
-- \main_fsm|Add5~1\ = CARRY(!\main_fsm|mid_var\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(0),
	datad => VCC,
	combout => \main_fsm|Add5~0_combout\,
	cout => \main_fsm|Add5~1\);

-- Location: LCCOMB_X74_Y36_N10
\main_fsm|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector65~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~0_combout\) # ((\main_fsm|lo_var\(0) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(0) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~0_combout\,
	datac => \main_fsm|lo_var\(0),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector65~0_combout\);

-- Location: FF_X74_Y36_N11
\main_fsm|lo_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector65~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(0));

-- Location: LCCOMB_X75_Y34_N0
\main_fsm|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~0_combout\ = \main_fsm|mid_var\(0) $ (GND)
-- \main_fsm|Add3~1\ = CARRY(!\main_fsm|mid_var\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(0),
	datad => VCC,
	combout => \main_fsm|Add3~0_combout\,
	cout => \main_fsm|Add3~1\);

-- Location: LCCOMB_X76_Y36_N10
\main_fsm|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector97~0_combout\ = (!\main_fsm|Add3~0_combout\ & \main_fsm|s_State.hi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add3~0_combout\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector97~0_combout\);

-- Location: LCCOMB_X76_Y36_N30
\main_fsm|hi_var[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|hi_var[9]~4_combout\ = (!\s_SW0~q\ & ((\main_fsm|s_State.hi~q\ & ((\main_fsm|s_State~22_combout\))) # (!\main_fsm|s_State.hi~q\ & (\main_fsm|WideOr4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|WideOr4~1_combout\,
	datab => \main_fsm|s_State~22_combout\,
	datac => \s_SW0~q\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|hi_var[9]~4_combout\);

-- Location: FF_X76_Y36_N11
\main_fsm|hi_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector97~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(0));

-- Location: LCCOMB_X75_Y36_N0
\main_fsm|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~0_combout\ = (\main_fsm|lo_var\(0) & (\main_fsm|hi_var\(0) $ (GND))) # (!\main_fsm|lo_var\(0) & (!\main_fsm|hi_var\(0) & VCC))
-- \main_fsm|Add1~1\ = CARRY((\main_fsm|lo_var\(0) & !\main_fsm|hi_var\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(0),
	datab => \main_fsm|hi_var\(0),
	datad => VCC,
	combout => \main_fsm|Add1~0_combout\,
	cout => \main_fsm|Add1~1\);

-- Location: LCCOMB_X76_Y35_N16
\main_fsm|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~1_cout\ = CARRY((\main_fsm|Add1~0_combout\ & \main_fsm|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~0_combout\,
	datab => \main_fsm|Add1~62_combout\,
	datad => VCC,
	cout => \main_fsm|Add2~1_cout\);

-- Location: LCCOMB_X76_Y35_N18
\main_fsm|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~2_combout\ = (\main_fsm|Add1~2_combout\ & (!\main_fsm|Add2~1_cout\)) # (!\main_fsm|Add1~2_combout\ & ((\main_fsm|Add2~1_cout\) # (GND)))
-- \main_fsm|Add2~3\ = CARRY((!\main_fsm|Add2~1_cout\) # (!\main_fsm|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~2_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~1_cout\,
	combout => \main_fsm|Add2~2_combout\,
	cout => \main_fsm|Add2~3\);

-- Location: LCCOMB_X76_Y35_N12
\main_fsm|mid_var[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|mid_var[0]~1_combout\ = !\main_fsm|Add2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|Add2~2_combout\,
	combout => \main_fsm|mid_var[0]~1_combout\);

-- Location: LCCOMB_X75_Y38_N2
\main_fsm|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|WideOr4~0_combout\ = (\main_fsm|s_State.hi~q\) # (\main_fsm|s_State.lo~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|s_State.hi~q\,
	datad => \main_fsm|s_State.lo~q\,
	combout => \main_fsm|WideOr4~0_combout\);

-- Location: LCCOMB_X75_Y38_N28
\main_fsm|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector101~0_combout\ = (\main_fsm|WideOr4~0_combout\ & ((\main_fsm|s_State~22_combout\) # ((\main_fsm|s_State.grupo~q\ & \debounce3|s_pulsedOut~q\)))) # (!\main_fsm|WideOr4~0_combout\ & (((\main_fsm|s_State.grupo~q\ & 
-- \debounce3|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|WideOr4~0_combout\,
	datab => \main_fsm|s_State~22_combout\,
	datac => \main_fsm|s_State.grupo~q\,
	datad => \debounce3|s_pulsedOut~q\,
	combout => \main_fsm|Selector101~0_combout\);

-- Location: FF_X75_Y38_N29
\main_fsm|s_State.calc_mid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector101~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.calc_mid~q\);

-- Location: LCCOMB_X75_Y38_N6
\main_fsm|s_State~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_State~24_combout\ = (!\s_SW0~q\ & \main_fsm|s_State.calc_mid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_SW0~q\,
	datad => \main_fsm|s_State.calc_mid~q\,
	combout => \main_fsm|s_State~24_combout\);

-- Location: FF_X76_Y35_N13
\main_fsm|mid_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|mid_var[0]~1_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(0));

-- Location: LCCOMB_X75_Y34_N2
\main_fsm|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~2_combout\ = (\main_fsm|mid_var\(1) & (\main_fsm|Add3~1\ & VCC)) # (!\main_fsm|mid_var\(1) & (!\main_fsm|Add3~1\))
-- \main_fsm|Add3~3\ = CARRY((!\main_fsm|mid_var\(1) & !\main_fsm|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(1),
	datad => VCC,
	cin => \main_fsm|Add3~1\,
	combout => \main_fsm|Add3~2_combout\,
	cout => \main_fsm|Add3~3\);

-- Location: LCCOMB_X76_Y36_N20
\main_fsm|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector96~0_combout\ = (!\main_fsm|Add3~2_combout\ & \main_fsm|s_State.hi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add3~2_combout\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector96~0_combout\);

-- Location: FF_X76_Y36_N21
\main_fsm|hi_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector96~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(1));

-- Location: LCCOMB_X73_Y34_N2
\main_fsm|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~2_combout\ = (\main_fsm|mid_var\(1) & (!\main_fsm|Add5~1\)) # (!\main_fsm|mid_var\(1) & ((\main_fsm|Add5~1\) # (GND)))
-- \main_fsm|Add5~3\ = CARRY((!\main_fsm|Add5~1\) # (!\main_fsm|mid_var\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(1),
	datad => VCC,
	cin => \main_fsm|Add5~1\,
	combout => \main_fsm|Add5~2_combout\,
	cout => \main_fsm|Add5~3\);

-- Location: LCCOMB_X74_Y36_N4
\main_fsm|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector64~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~2_combout\) # ((\main_fsm|lo_var\(1) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(1) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~2_combout\,
	datac => \main_fsm|lo_var\(1),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector64~0_combout\);

-- Location: FF_X74_Y36_N5
\main_fsm|lo_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector64~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(1));

-- Location: LCCOMB_X75_Y36_N2
\main_fsm|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~2_combout\ = (\main_fsm|hi_var\(1) & ((\main_fsm|lo_var\(1) & (!\main_fsm|Add1~1\)) # (!\main_fsm|lo_var\(1) & ((\main_fsm|Add1~1\) # (GND))))) # (!\main_fsm|hi_var\(1) & ((\main_fsm|lo_var\(1) & (\main_fsm|Add1~1\ & VCC)) # 
-- (!\main_fsm|lo_var\(1) & (!\main_fsm|Add1~1\))))
-- \main_fsm|Add1~3\ = CARRY((\main_fsm|hi_var\(1) & ((!\main_fsm|Add1~1\) # (!\main_fsm|lo_var\(1)))) # (!\main_fsm|hi_var\(1) & (!\main_fsm|lo_var\(1) & !\main_fsm|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(1),
	datab => \main_fsm|lo_var\(1),
	datad => VCC,
	cin => \main_fsm|Add1~1\,
	combout => \main_fsm|Add1~2_combout\,
	cout => \main_fsm|Add1~3\);

-- Location: LCCOMB_X76_Y35_N20
\main_fsm|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~4_combout\ = (\main_fsm|Add1~4_combout\ & (\main_fsm|Add2~3\ $ (GND))) # (!\main_fsm|Add1~4_combout\ & (!\main_fsm|Add2~3\ & VCC))
-- \main_fsm|Add2~5\ = CARRY((\main_fsm|Add1~4_combout\ & !\main_fsm|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~4_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~3\,
	combout => \main_fsm|Add2~4_combout\,
	cout => \main_fsm|Add2~5\);

-- Location: FF_X76_Y35_N21
\main_fsm|mid_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~4_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(1));

-- Location: LCCOMB_X75_Y34_N4
\main_fsm|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~4_combout\ = (\main_fsm|mid_var\(2) & ((GND) # (!\main_fsm|Add3~3\))) # (!\main_fsm|mid_var\(2) & (\main_fsm|Add3~3\ $ (GND)))
-- \main_fsm|Add3~5\ = CARRY((\main_fsm|mid_var\(2)) # (!\main_fsm|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(2),
	datad => VCC,
	cin => \main_fsm|Add3~3\,
	combout => \main_fsm|Add3~4_combout\,
	cout => \main_fsm|Add3~5\);

-- Location: LCCOMB_X76_Y36_N2
\main_fsm|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector95~0_combout\ = (!\main_fsm|Add3~4_combout\ & \main_fsm|s_State.hi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add3~4_combout\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector95~0_combout\);

-- Location: FF_X76_Y36_N3
\main_fsm|hi_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector95~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(2));

-- Location: LCCOMB_X73_Y34_N4
\main_fsm|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~4_combout\ = (\main_fsm|mid_var\(2) & (\main_fsm|Add5~3\ $ (GND))) # (!\main_fsm|mid_var\(2) & (!\main_fsm|Add5~3\ & VCC))
-- \main_fsm|Add5~5\ = CARRY((\main_fsm|mid_var\(2) & !\main_fsm|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(2),
	datad => VCC,
	cin => \main_fsm|Add5~3\,
	combout => \main_fsm|Add5~4_combout\,
	cout => \main_fsm|Add5~5\);

-- Location: LCCOMB_X74_Y36_N6
\main_fsm|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector63~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~4_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(2))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(2),
	datad => \main_fsm|Add5~4_combout\,
	combout => \main_fsm|Selector63~0_combout\);

-- Location: FF_X74_Y36_N7
\main_fsm|lo_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector63~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(2));

-- Location: LCCOMB_X75_Y36_N4
\main_fsm|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~4_combout\ = ((\main_fsm|hi_var\(2) $ (\main_fsm|lo_var\(2) $ (\main_fsm|Add1~3\)))) # (GND)
-- \main_fsm|Add1~5\ = CARRY((\main_fsm|hi_var\(2) & (\main_fsm|lo_var\(2) & !\main_fsm|Add1~3\)) # (!\main_fsm|hi_var\(2) & ((\main_fsm|lo_var\(2)) # (!\main_fsm|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(2),
	datab => \main_fsm|lo_var\(2),
	datad => VCC,
	cin => \main_fsm|Add1~3\,
	combout => \main_fsm|Add1~4_combout\,
	cout => \main_fsm|Add1~5\);

-- Location: LCCOMB_X76_Y35_N22
\main_fsm|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~6_combout\ = (\main_fsm|Add1~6_combout\ & (!\main_fsm|Add2~5\)) # (!\main_fsm|Add1~6_combout\ & ((\main_fsm|Add2~5\) # (GND)))
-- \main_fsm|Add2~7\ = CARRY((!\main_fsm|Add2~5\) # (!\main_fsm|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~6_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~5\,
	combout => \main_fsm|Add2~6_combout\,
	cout => \main_fsm|Add2~7\);

-- Location: FF_X76_Y35_N23
\main_fsm|mid_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~6_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(2));

-- Location: LCCOMB_X73_Y34_N6
\main_fsm|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~6_combout\ = (\main_fsm|mid_var\(3) & (!\main_fsm|Add5~5\)) # (!\main_fsm|mid_var\(3) & ((\main_fsm|Add5~5\) # (GND)))
-- \main_fsm|Add5~7\ = CARRY((!\main_fsm|Add5~5\) # (!\main_fsm|mid_var\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(3),
	datad => VCC,
	cin => \main_fsm|Add5~5\,
	combout => \main_fsm|Add5~6_combout\,
	cout => \main_fsm|Add5~7\);

-- Location: LCCOMB_X74_Y36_N16
\main_fsm|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector62~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~6_combout\) # ((\main_fsm|lo_var\(3) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(3) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~6_combout\,
	datac => \main_fsm|lo_var\(3),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector62~0_combout\);

-- Location: FF_X74_Y36_N17
\main_fsm|lo_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector62~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(3));

-- Location: LCCOMB_X75_Y34_N6
\main_fsm|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~6_combout\ = (\main_fsm|mid_var\(3) & (\main_fsm|Add3~5\ & VCC)) # (!\main_fsm|mid_var\(3) & (!\main_fsm|Add3~5\))
-- \main_fsm|Add3~7\ = CARRY((!\main_fsm|mid_var\(3) & !\main_fsm|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(3),
	datad => VCC,
	cin => \main_fsm|Add3~5\,
	combout => \main_fsm|Add3~6_combout\,
	cout => \main_fsm|Add3~7\);

-- Location: LCCOMB_X74_Y36_N18
\main_fsm|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector94~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~6_combout\) # ((\main_fsm|hi_var\(3) & !\main_fsm|hi_var[9]~5_combout\)))) # (!\main_fsm|Selector66~0_combout\ & (((\main_fsm|hi_var\(3) & 
-- !\main_fsm|hi_var[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|Add3~6_combout\,
	datac => \main_fsm|hi_var\(3),
	datad => \main_fsm|hi_var[9]~5_combout\,
	combout => \main_fsm|Selector94~0_combout\);

-- Location: FF_X74_Y36_N19
\main_fsm|hi_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector94~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(3));

-- Location: LCCOMB_X75_Y36_N6
\main_fsm|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~6_combout\ = (\main_fsm|lo_var\(3) & ((\main_fsm|hi_var\(3) & (\main_fsm|Add1~5\ & VCC)) # (!\main_fsm|hi_var\(3) & (!\main_fsm|Add1~5\)))) # (!\main_fsm|lo_var\(3) & ((\main_fsm|hi_var\(3) & (!\main_fsm|Add1~5\)) # (!\main_fsm|hi_var\(3) & 
-- ((\main_fsm|Add1~5\) # (GND)))))
-- \main_fsm|Add1~7\ = CARRY((\main_fsm|lo_var\(3) & (!\main_fsm|hi_var\(3) & !\main_fsm|Add1~5\)) # (!\main_fsm|lo_var\(3) & ((!\main_fsm|Add1~5\) # (!\main_fsm|hi_var\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(3),
	datab => \main_fsm|hi_var\(3),
	datad => VCC,
	cin => \main_fsm|Add1~5\,
	combout => \main_fsm|Add1~6_combout\,
	cout => \main_fsm|Add1~7\);

-- Location: LCCOMB_X76_Y35_N24
\main_fsm|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~8_combout\ = (\main_fsm|Add1~8_combout\ & (\main_fsm|Add2~7\ $ (GND))) # (!\main_fsm|Add1~8_combout\ & (!\main_fsm|Add2~7\ & VCC))
-- \main_fsm|Add2~9\ = CARRY((\main_fsm|Add1~8_combout\ & !\main_fsm|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~8_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~7\,
	combout => \main_fsm|Add2~8_combout\,
	cout => \main_fsm|Add2~9\);

-- Location: FF_X76_Y35_N25
\main_fsm|mid_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~8_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(3));

-- Location: LCCOMB_X73_Y34_N8
\main_fsm|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~8_combout\ = (\main_fsm|mid_var\(4) & (\main_fsm|Add5~7\ $ (GND))) # (!\main_fsm|mid_var\(4) & (!\main_fsm|Add5~7\ & VCC))
-- \main_fsm|Add5~9\ = CARRY((\main_fsm|mid_var\(4) & !\main_fsm|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(4),
	datad => VCC,
	cin => \main_fsm|Add5~7\,
	combout => \main_fsm|Add5~8_combout\,
	cout => \main_fsm|Add5~9\);

-- Location: LCCOMB_X74_Y36_N0
\main_fsm|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector61~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~8_combout\) # ((\main_fsm|lo_var\(4) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(4) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~8_combout\,
	datac => \main_fsm|lo_var\(4),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector61~0_combout\);

-- Location: FF_X74_Y36_N1
\main_fsm|lo_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector61~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(4));

-- Location: LCCOMB_X75_Y34_N8
\main_fsm|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~8_combout\ = (\main_fsm|mid_var\(4) & ((GND) # (!\main_fsm|Add3~7\))) # (!\main_fsm|mid_var\(4) & (\main_fsm|Add3~7\ $ (GND)))
-- \main_fsm|Add3~9\ = CARRY((\main_fsm|mid_var\(4)) # (!\main_fsm|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(4),
	datad => VCC,
	cin => \main_fsm|Add3~7\,
	combout => \main_fsm|Add3~8_combout\,
	cout => \main_fsm|Add3~9\);

-- Location: LCCOMB_X74_Y36_N30
\main_fsm|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector93~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~8_combout\) # ((\main_fsm|hi_var\(4) & !\main_fsm|hi_var[9]~5_combout\)))) # (!\main_fsm|Selector66~0_combout\ & (((\main_fsm|hi_var\(4) & 
-- !\main_fsm|hi_var[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|Add3~8_combout\,
	datac => \main_fsm|hi_var\(4),
	datad => \main_fsm|hi_var[9]~5_combout\,
	combout => \main_fsm|Selector93~0_combout\);

-- Location: FF_X74_Y36_N31
\main_fsm|hi_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector93~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(4));

-- Location: LCCOMB_X75_Y36_N8
\main_fsm|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~8_combout\ = ((\main_fsm|lo_var\(4) $ (\main_fsm|hi_var\(4) $ (!\main_fsm|Add1~7\)))) # (GND)
-- \main_fsm|Add1~9\ = CARRY((\main_fsm|lo_var\(4) & ((\main_fsm|hi_var\(4)) # (!\main_fsm|Add1~7\))) # (!\main_fsm|lo_var\(4) & (\main_fsm|hi_var\(4) & !\main_fsm|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(4),
	datab => \main_fsm|hi_var\(4),
	datad => VCC,
	cin => \main_fsm|Add1~7\,
	combout => \main_fsm|Add1~8_combout\,
	cout => \main_fsm|Add1~9\);

-- Location: LCCOMB_X76_Y35_N26
\main_fsm|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~10_combout\ = (\main_fsm|Add1~10_combout\ & (!\main_fsm|Add2~9\)) # (!\main_fsm|Add1~10_combout\ & ((\main_fsm|Add2~9\) # (GND)))
-- \main_fsm|Add2~11\ = CARRY((!\main_fsm|Add2~9\) # (!\main_fsm|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~10_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~9\,
	combout => \main_fsm|Add2~10_combout\,
	cout => \main_fsm|Add2~11\);

-- Location: FF_X76_Y35_N27
\main_fsm|mid_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~10_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(4));

-- Location: LCCOMB_X73_Y34_N10
\main_fsm|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~10_combout\ = (\main_fsm|mid_var\(5) & (!\main_fsm|Add5~9\)) # (!\main_fsm|mid_var\(5) & ((\main_fsm|Add5~9\) # (GND)))
-- \main_fsm|Add5~11\ = CARRY((!\main_fsm|Add5~9\) # (!\main_fsm|mid_var\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(5),
	datad => VCC,
	cin => \main_fsm|Add5~9\,
	combout => \main_fsm|Add5~10_combout\,
	cout => \main_fsm|Add5~11\);

-- Location: LCCOMB_X74_Y36_N8
\main_fsm|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector60~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~10_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(5))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(5),
	datad => \main_fsm|Add5~10_combout\,
	combout => \main_fsm|Selector60~0_combout\);

-- Location: FF_X74_Y36_N9
\main_fsm|lo_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector60~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(5));

-- Location: LCCOMB_X75_Y34_N10
\main_fsm|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~10_combout\ = (\main_fsm|mid_var\(5) & (\main_fsm|Add3~9\ & VCC)) # (!\main_fsm|mid_var\(5) & (!\main_fsm|Add3~9\))
-- \main_fsm|Add3~11\ = CARRY((!\main_fsm|mid_var\(5) & !\main_fsm|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(5),
	datad => VCC,
	cin => \main_fsm|Add3~9\,
	combout => \main_fsm|Add3~10_combout\,
	cout => \main_fsm|Add3~11\);

-- Location: LCCOMB_X76_Y36_N28
\main_fsm|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector92~0_combout\ = (!\main_fsm|Add3~10_combout\ & \main_fsm|s_State.hi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add3~10_combout\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector92~0_combout\);

-- Location: FF_X76_Y36_N29
\main_fsm|hi_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector92~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(5));

-- Location: LCCOMB_X75_Y36_N10
\main_fsm|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~10_combout\ = (\main_fsm|lo_var\(5) & ((\main_fsm|hi_var\(5) & (!\main_fsm|Add1~9\)) # (!\main_fsm|hi_var\(5) & (\main_fsm|Add1~9\ & VCC)))) # (!\main_fsm|lo_var\(5) & ((\main_fsm|hi_var\(5) & ((\main_fsm|Add1~9\) # (GND))) # 
-- (!\main_fsm|hi_var\(5) & (!\main_fsm|Add1~9\))))
-- \main_fsm|Add1~11\ = CARRY((\main_fsm|lo_var\(5) & (\main_fsm|hi_var\(5) & !\main_fsm|Add1~9\)) # (!\main_fsm|lo_var\(5) & ((\main_fsm|hi_var\(5)) # (!\main_fsm|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(5),
	datab => \main_fsm|hi_var\(5),
	datad => VCC,
	cin => \main_fsm|Add1~9\,
	combout => \main_fsm|Add1~10_combout\,
	cout => \main_fsm|Add1~11\);

-- Location: LCCOMB_X76_Y35_N28
\main_fsm|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~12_combout\ = (\main_fsm|Add1~12_combout\ & (\main_fsm|Add2~11\ $ (GND))) # (!\main_fsm|Add1~12_combout\ & (!\main_fsm|Add2~11\ & VCC))
-- \main_fsm|Add2~13\ = CARRY((\main_fsm|Add1~12_combout\ & !\main_fsm|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~12_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~11\,
	combout => \main_fsm|Add2~12_combout\,
	cout => \main_fsm|Add2~13\);

-- Location: FF_X76_Y35_N29
\main_fsm|mid_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~12_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(5));

-- Location: LCCOMB_X75_Y34_N12
\main_fsm|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~12_combout\ = (\main_fsm|mid_var\(6) & ((GND) # (!\main_fsm|Add3~11\))) # (!\main_fsm|mid_var\(6) & (\main_fsm|Add3~11\ $ (GND)))
-- \main_fsm|Add3~13\ = CARRY((\main_fsm|mid_var\(6)) # (!\main_fsm|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(6),
	datad => VCC,
	cin => \main_fsm|Add3~11\,
	combout => \main_fsm|Add3~12_combout\,
	cout => \main_fsm|Add3~13\);

-- Location: LCCOMB_X76_Y36_N6
\main_fsm|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector91~0_combout\ = (\main_fsm|s_State.hi~q\ & !\main_fsm|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.hi~q\,
	datad => \main_fsm|Add3~12_combout\,
	combout => \main_fsm|Selector91~0_combout\);

-- Location: FF_X76_Y36_N7
\main_fsm|hi_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector91~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(6));

-- Location: LCCOMB_X73_Y34_N12
\main_fsm|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~12_combout\ = (\main_fsm|mid_var\(6) & (\main_fsm|Add5~11\ $ (GND))) # (!\main_fsm|mid_var\(6) & (!\main_fsm|Add5~11\ & VCC))
-- \main_fsm|Add5~13\ = CARRY((\main_fsm|mid_var\(6) & !\main_fsm|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(6),
	datad => VCC,
	cin => \main_fsm|Add5~11\,
	combout => \main_fsm|Add5~12_combout\,
	cout => \main_fsm|Add5~13\);

-- Location: LCCOMB_X74_Y34_N26
\main_fsm|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector59~0_combout\ = (\main_fsm|Add5~12_combout\ & ((\main_fsm|Add5~64_combout\) # ((\main_fsm|lo_var\(6) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~12_combout\ & (\main_fsm|lo_var\(6) & ((\main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~12_combout\,
	datab => \main_fsm|lo_var\(6),
	datac => \main_fsm|Add5~64_combout\,
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector59~0_combout\);

-- Location: FF_X75_Y36_N29
\main_fsm|lo_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector59~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(6));

-- Location: LCCOMB_X75_Y36_N12
\main_fsm|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~12_combout\ = ((\main_fsm|hi_var\(6) $ (\main_fsm|lo_var\(6) $ (\main_fsm|Add1~11\)))) # (GND)
-- \main_fsm|Add1~13\ = CARRY((\main_fsm|hi_var\(6) & (\main_fsm|lo_var\(6) & !\main_fsm|Add1~11\)) # (!\main_fsm|hi_var\(6) & ((\main_fsm|lo_var\(6)) # (!\main_fsm|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(6),
	datab => \main_fsm|lo_var\(6),
	datad => VCC,
	cin => \main_fsm|Add1~11\,
	combout => \main_fsm|Add1~12_combout\,
	cout => \main_fsm|Add1~13\);

-- Location: LCCOMB_X76_Y35_N30
\main_fsm|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~14_combout\ = (\main_fsm|Add1~14_combout\ & (!\main_fsm|Add2~13\)) # (!\main_fsm|Add1~14_combout\ & ((\main_fsm|Add2~13\) # (GND)))
-- \main_fsm|Add2~15\ = CARRY((!\main_fsm|Add2~13\) # (!\main_fsm|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~14_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~13\,
	combout => \main_fsm|Add2~14_combout\,
	cout => \main_fsm|Add2~15\);

-- Location: FF_X76_Y35_N31
\main_fsm|mid_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~14_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(6));

-- Location: LCCOMB_X73_Y34_N14
\main_fsm|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~14_combout\ = (\main_fsm|mid_var\(7) & (!\main_fsm|Add5~13\)) # (!\main_fsm|mid_var\(7) & ((\main_fsm|Add5~13\) # (GND)))
-- \main_fsm|Add5~15\ = CARRY((!\main_fsm|Add5~13\) # (!\main_fsm|mid_var\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(7),
	datad => VCC,
	cin => \main_fsm|Add5~13\,
	combout => \main_fsm|Add5~14_combout\,
	cout => \main_fsm|Add5~15\);

-- Location: LCCOMB_X74_Y36_N14
\main_fsm|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector58~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~14_combout\) # ((\main_fsm|lo_var\(7) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(7) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~14_combout\,
	datac => \main_fsm|lo_var\(7),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector58~0_combout\);

-- Location: FF_X74_Y36_N15
\main_fsm|lo_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector58~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(7));

-- Location: LCCOMB_X75_Y34_N14
\main_fsm|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~14_combout\ = (\main_fsm|mid_var\(7) & (\main_fsm|Add3~13\ & VCC)) # (!\main_fsm|mid_var\(7) & (!\main_fsm|Add3~13\))
-- \main_fsm|Add3~15\ = CARRY((!\main_fsm|mid_var\(7) & !\main_fsm|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(7),
	datad => VCC,
	cin => \main_fsm|Add3~13\,
	combout => \main_fsm|Add3~14_combout\,
	cout => \main_fsm|Add3~15\);

-- Location: LCCOMB_X76_Y36_N4
\main_fsm|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector90~0_combout\ = (!\main_fsm|Add3~14_combout\ & \main_fsm|s_State.hi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|Add3~14_combout\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector90~0_combout\);

-- Location: FF_X75_Y36_N19
\main_fsm|hi_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector90~0_combout\,
	sload => VCC,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(7));

-- Location: LCCOMB_X75_Y36_N14
\main_fsm|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~14_combout\ = (\main_fsm|lo_var\(7) & ((\main_fsm|hi_var\(7) & (!\main_fsm|Add1~13\)) # (!\main_fsm|hi_var\(7) & (\main_fsm|Add1~13\ & VCC)))) # (!\main_fsm|lo_var\(7) & ((\main_fsm|hi_var\(7) & ((\main_fsm|Add1~13\) # (GND))) # 
-- (!\main_fsm|hi_var\(7) & (!\main_fsm|Add1~13\))))
-- \main_fsm|Add1~15\ = CARRY((\main_fsm|lo_var\(7) & (\main_fsm|hi_var\(7) & !\main_fsm|Add1~13\)) # (!\main_fsm|lo_var\(7) & ((\main_fsm|hi_var\(7)) # (!\main_fsm|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(7),
	datab => \main_fsm|hi_var\(7),
	datad => VCC,
	cin => \main_fsm|Add1~13\,
	combout => \main_fsm|Add1~14_combout\,
	cout => \main_fsm|Add1~15\);

-- Location: LCCOMB_X76_Y34_N0
\main_fsm|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~16_combout\ = (\main_fsm|Add1~16_combout\ & (\main_fsm|Add2~15\ $ (GND))) # (!\main_fsm|Add1~16_combout\ & (!\main_fsm|Add2~15\ & VCC))
-- \main_fsm|Add2~17\ = CARRY((\main_fsm|Add1~16_combout\ & !\main_fsm|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~16_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~15\,
	combout => \main_fsm|Add2~16_combout\,
	cout => \main_fsm|Add2~17\);

-- Location: FF_X76_Y34_N1
\main_fsm|mid_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~16_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(7));

-- Location: LCCOMB_X73_Y34_N16
\main_fsm|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~16_combout\ = (\main_fsm|mid_var\(8) & (\main_fsm|Add5~15\ $ (GND))) # (!\main_fsm|mid_var\(8) & (!\main_fsm|Add5~15\ & VCC))
-- \main_fsm|Add5~17\ = CARRY((\main_fsm|mid_var\(8) & !\main_fsm|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(8),
	datad => VCC,
	cin => \main_fsm|Add5~15\,
	combout => \main_fsm|Add5~16_combout\,
	cout => \main_fsm|Add5~17\);

-- Location: LCCOMB_X74_Y36_N12
\main_fsm|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector57~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~16_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(8))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(8),
	datad => \main_fsm|Add5~16_combout\,
	combout => \main_fsm|Selector57~0_combout\);

-- Location: FF_X74_Y36_N13
\main_fsm|lo_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector57~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(8));

-- Location: LCCOMB_X75_Y34_N16
\main_fsm|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~16_combout\ = (\main_fsm|mid_var\(8) & ((GND) # (!\main_fsm|Add3~15\))) # (!\main_fsm|mid_var\(8) & (\main_fsm|Add3~15\ $ (GND)))
-- \main_fsm|Add3~17\ = CARRY((\main_fsm|mid_var\(8)) # (!\main_fsm|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(8),
	datad => VCC,
	cin => \main_fsm|Add3~15\,
	combout => \main_fsm|Add3~16_combout\,
	cout => \main_fsm|Add3~17\);

-- Location: LCCOMB_X76_Y36_N16
\main_fsm|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector89~0_combout\ = (\main_fsm|s_State.hi~q\ & !\main_fsm|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.hi~q\,
	datad => \main_fsm|Add3~16_combout\,
	combout => \main_fsm|Selector89~0_combout\);

-- Location: FF_X76_Y36_N17
\main_fsm|hi_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector89~0_combout\,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(8));

-- Location: LCCOMB_X75_Y36_N16
\main_fsm|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~16_combout\ = ((\main_fsm|lo_var\(8) $ (\main_fsm|hi_var\(8) $ (\main_fsm|Add1~15\)))) # (GND)
-- \main_fsm|Add1~17\ = CARRY((\main_fsm|lo_var\(8) & ((!\main_fsm|Add1~15\) # (!\main_fsm|hi_var\(8)))) # (!\main_fsm|lo_var\(8) & (!\main_fsm|hi_var\(8) & !\main_fsm|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(8),
	datab => \main_fsm|hi_var\(8),
	datad => VCC,
	cin => \main_fsm|Add1~15\,
	combout => \main_fsm|Add1~16_combout\,
	cout => \main_fsm|Add1~17\);

-- Location: LCCOMB_X76_Y34_N2
\main_fsm|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~18_combout\ = (\main_fsm|Add1~18_combout\ & (!\main_fsm|Add2~17\)) # (!\main_fsm|Add1~18_combout\ & ((\main_fsm|Add2~17\) # (GND)))
-- \main_fsm|Add2~19\ = CARRY((!\main_fsm|Add2~17\) # (!\main_fsm|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~18_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~17\,
	combout => \main_fsm|Add2~18_combout\,
	cout => \main_fsm|Add2~19\);

-- Location: FF_X76_Y34_N3
\main_fsm|mid_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~18_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(8));

-- Location: LCCOMB_X75_Y34_N18
\main_fsm|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~18_combout\ = (\main_fsm|mid_var\(9) & (\main_fsm|Add3~17\ & VCC)) # (!\main_fsm|mid_var\(9) & (!\main_fsm|Add3~17\))
-- \main_fsm|Add3~19\ = CARRY((!\main_fsm|mid_var\(9) & !\main_fsm|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(9),
	datad => VCC,
	cin => \main_fsm|Add3~17\,
	combout => \main_fsm|Add3~18_combout\,
	cout => \main_fsm|Add3~19\);

-- Location: LCCOMB_X76_Y36_N12
\main_fsm|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector88~0_combout\ = (\main_fsm|s_State.hi~q\ & !\main_fsm|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.hi~q\,
	datad => \main_fsm|Add3~18_combout\,
	combout => \main_fsm|Selector88~0_combout\);

-- Location: FF_X75_Y36_N31
\main_fsm|hi_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector88~0_combout\,
	sload => VCC,
	ena => \main_fsm|hi_var[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(9));

-- Location: LCCOMB_X73_Y34_N18
\main_fsm|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~18_combout\ = (\main_fsm|mid_var\(9) & (!\main_fsm|Add5~17\)) # (!\main_fsm|mid_var\(9) & ((\main_fsm|Add5~17\) # (GND)))
-- \main_fsm|Add5~19\ = CARRY((!\main_fsm|Add5~17\) # (!\main_fsm|mid_var\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(9),
	datad => VCC,
	cin => \main_fsm|Add5~17\,
	combout => \main_fsm|Add5~18_combout\,
	cout => \main_fsm|Add5~19\);

-- Location: LCCOMB_X74_Y36_N22
\main_fsm|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector56~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~18_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(9))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(9),
	datad => \main_fsm|Add5~18_combout\,
	combout => \main_fsm|Selector56~0_combout\);

-- Location: FF_X74_Y36_N23
\main_fsm|lo_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector56~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(9));

-- Location: LCCOMB_X75_Y36_N18
\main_fsm|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~18_combout\ = (\main_fsm|hi_var\(9) & ((\main_fsm|lo_var\(9) & (!\main_fsm|Add1~17\)) # (!\main_fsm|lo_var\(9) & ((\main_fsm|Add1~17\) # (GND))))) # (!\main_fsm|hi_var\(9) & ((\main_fsm|lo_var\(9) & (\main_fsm|Add1~17\ & VCC)) # 
-- (!\main_fsm|lo_var\(9) & (!\main_fsm|Add1~17\))))
-- \main_fsm|Add1~19\ = CARRY((\main_fsm|hi_var\(9) & ((!\main_fsm|Add1~17\) # (!\main_fsm|lo_var\(9)))) # (!\main_fsm|hi_var\(9) & (!\main_fsm|lo_var\(9) & !\main_fsm|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(9),
	datab => \main_fsm|lo_var\(9),
	datad => VCC,
	cin => \main_fsm|Add1~17\,
	combout => \main_fsm|Add1~18_combout\,
	cout => \main_fsm|Add1~19\);

-- Location: LCCOMB_X76_Y34_N4
\main_fsm|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~20_combout\ = (\main_fsm|Add1~20_combout\ & (\main_fsm|Add2~19\ $ (GND))) # (!\main_fsm|Add1~20_combout\ & (!\main_fsm|Add2~19\ & VCC))
-- \main_fsm|Add2~21\ = CARRY((\main_fsm|Add1~20_combout\ & !\main_fsm|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~20_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~19\,
	combout => \main_fsm|Add2~20_combout\,
	cout => \main_fsm|Add2~21\);

-- Location: FF_X76_Y34_N5
\main_fsm|mid_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~20_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(9));

-- Location: LCCOMB_X73_Y34_N20
\main_fsm|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~20_combout\ = (\main_fsm|mid_var\(10) & (\main_fsm|Add5~19\ $ (GND))) # (!\main_fsm|mid_var\(10) & (!\main_fsm|Add5~19\ & VCC))
-- \main_fsm|Add5~21\ = CARRY((\main_fsm|mid_var\(10) & !\main_fsm|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(10),
	datad => VCC,
	cin => \main_fsm|Add5~19\,
	combout => \main_fsm|Add5~20_combout\,
	cout => \main_fsm|Add5~21\);

-- Location: LCCOMB_X74_Y34_N4
\main_fsm|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector55~0_combout\ = (\main_fsm|Selector35~5_combout\ & ((\main_fsm|lo_var\(10)) # ((\main_fsm|Add5~64_combout\ & \main_fsm|Add5~20_combout\)))) # (!\main_fsm|Selector35~5_combout\ & (\main_fsm|Add5~64_combout\ & 
-- ((\main_fsm|Add5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector35~5_combout\,
	datab => \main_fsm|Add5~64_combout\,
	datac => \main_fsm|lo_var\(10),
	datad => \main_fsm|Add5~20_combout\,
	combout => \main_fsm|Selector55~0_combout\);

-- Location: FF_X74_Y34_N5
\main_fsm|lo_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector55~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(10));

-- Location: LCCOMB_X75_Y34_N20
\main_fsm|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~20_combout\ = (\main_fsm|mid_var\(10) & ((GND) # (!\main_fsm|Add3~19\))) # (!\main_fsm|mid_var\(10) & (\main_fsm|Add3~19\ $ (GND)))
-- \main_fsm|Add3~21\ = CARRY((\main_fsm|mid_var\(10)) # (!\main_fsm|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(10),
	datad => VCC,
	cin => \main_fsm|Add3~19\,
	combout => \main_fsm|Add3~20_combout\,
	cout => \main_fsm|Add3~21\);

-- Location: LCCOMB_X74_Y34_N28
\main_fsm|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector87~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & (\main_fsm|Add3~20_combout\))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(10)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|Add3~20_combout\,
	datad => \main_fsm|hi_var\(10),
	combout => \main_fsm|Selector87~0_combout\);

-- Location: FF_X75_Y36_N3
\main_fsm|hi_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector87~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(10));

-- Location: LCCOMB_X75_Y36_N20
\main_fsm|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~20_combout\ = ((\main_fsm|lo_var\(10) $ (\main_fsm|hi_var\(10) $ (!\main_fsm|Add1~19\)))) # (GND)
-- \main_fsm|Add1~21\ = CARRY((\main_fsm|lo_var\(10) & ((\main_fsm|hi_var\(10)) # (!\main_fsm|Add1~19\))) # (!\main_fsm|lo_var\(10) & (\main_fsm|hi_var\(10) & !\main_fsm|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(10),
	datab => \main_fsm|hi_var\(10),
	datad => VCC,
	cin => \main_fsm|Add1~19\,
	combout => \main_fsm|Add1~20_combout\,
	cout => \main_fsm|Add1~21\);

-- Location: LCCOMB_X76_Y34_N6
\main_fsm|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~22_combout\ = (\main_fsm|Add1~22_combout\ & (!\main_fsm|Add2~21\)) # (!\main_fsm|Add1~22_combout\ & ((\main_fsm|Add2~21\) # (GND)))
-- \main_fsm|Add2~23\ = CARRY((!\main_fsm|Add2~21\) # (!\main_fsm|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~22_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~21\,
	combout => \main_fsm|Add2~22_combout\,
	cout => \main_fsm|Add2~23\);

-- Location: FF_X76_Y34_N7
\main_fsm|mid_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~22_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(10));

-- Location: LCCOMB_X75_Y34_N22
\main_fsm|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~22_combout\ = (\main_fsm|mid_var\(11) & (\main_fsm|Add3~21\ & VCC)) # (!\main_fsm|mid_var\(11) & (!\main_fsm|Add3~21\))
-- \main_fsm|Add3~23\ = CARRY((!\main_fsm|mid_var\(11) & !\main_fsm|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(11),
	datad => VCC,
	cin => \main_fsm|Add3~21\,
	combout => \main_fsm|Add3~22_combout\,
	cout => \main_fsm|Add3~23\);

-- Location: LCCOMB_X74_Y34_N30
\main_fsm|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector86~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~22_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(11)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var\(11),
	datad => \main_fsm|Add3~22_combout\,
	combout => \main_fsm|Selector86~0_combout\);

-- Location: FF_X74_Y34_N31
\main_fsm|hi_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector86~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(11));

-- Location: LCCOMB_X73_Y34_N22
\main_fsm|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~22_combout\ = (\main_fsm|mid_var\(11) & (!\main_fsm|Add5~21\)) # (!\main_fsm|mid_var\(11) & ((\main_fsm|Add5~21\) # (GND)))
-- \main_fsm|Add5~23\ = CARRY((!\main_fsm|Add5~21\) # (!\main_fsm|mid_var\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(11),
	datad => VCC,
	cin => \main_fsm|Add5~21\,
	combout => \main_fsm|Add5~22_combout\,
	cout => \main_fsm|Add5~23\);

-- Location: LCCOMB_X74_Y36_N28
\main_fsm|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector54~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~22_combout\) # ((\main_fsm|lo_var\(11) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(11) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~22_combout\,
	datac => \main_fsm|lo_var\(11),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector54~0_combout\);

-- Location: FF_X74_Y36_N29
\main_fsm|lo_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector54~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(11));

-- Location: LCCOMB_X75_Y36_N22
\main_fsm|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~22_combout\ = (\main_fsm|hi_var\(11) & ((\main_fsm|lo_var\(11) & (\main_fsm|Add1~21\ & VCC)) # (!\main_fsm|lo_var\(11) & (!\main_fsm|Add1~21\)))) # (!\main_fsm|hi_var\(11) & ((\main_fsm|lo_var\(11) & (!\main_fsm|Add1~21\)) # 
-- (!\main_fsm|lo_var\(11) & ((\main_fsm|Add1~21\) # (GND)))))
-- \main_fsm|Add1~23\ = CARRY((\main_fsm|hi_var\(11) & (!\main_fsm|lo_var\(11) & !\main_fsm|Add1~21\)) # (!\main_fsm|hi_var\(11) & ((!\main_fsm|Add1~21\) # (!\main_fsm|lo_var\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(11),
	datab => \main_fsm|lo_var\(11),
	datad => VCC,
	cin => \main_fsm|Add1~21\,
	combout => \main_fsm|Add1~22_combout\,
	cout => \main_fsm|Add1~23\);

-- Location: LCCOMB_X76_Y34_N8
\main_fsm|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~24_combout\ = (\main_fsm|Add1~24_combout\ & (\main_fsm|Add2~23\ $ (GND))) # (!\main_fsm|Add1~24_combout\ & (!\main_fsm|Add2~23\ & VCC))
-- \main_fsm|Add2~25\ = CARRY((\main_fsm|Add1~24_combout\ & !\main_fsm|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~24_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~23\,
	combout => \main_fsm|Add2~24_combout\,
	cout => \main_fsm|Add2~25\);

-- Location: FF_X76_Y34_N9
\main_fsm|mid_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~24_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(11));

-- Location: LCCOMB_X73_Y34_N24
\main_fsm|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~24_combout\ = (\main_fsm|mid_var\(12) & (\main_fsm|Add5~23\ $ (GND))) # (!\main_fsm|mid_var\(12) & (!\main_fsm|Add5~23\ & VCC))
-- \main_fsm|Add5~25\ = CARRY((\main_fsm|mid_var\(12) & !\main_fsm|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(12),
	datad => VCC,
	cin => \main_fsm|Add5~23\,
	combout => \main_fsm|Add5~24_combout\,
	cout => \main_fsm|Add5~25\);

-- Location: LCCOMB_X74_Y36_N26
\main_fsm|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector53~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~24_combout\) # ((\main_fsm|lo_var\(12) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(12) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~24_combout\,
	datac => \main_fsm|lo_var\(12),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector53~0_combout\);

-- Location: FF_X74_Y36_N27
\main_fsm|lo_var[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector53~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(12));

-- Location: LCCOMB_X75_Y34_N24
\main_fsm|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~24_combout\ = (\main_fsm|mid_var\(12) & ((GND) # (!\main_fsm|Add3~23\))) # (!\main_fsm|mid_var\(12) & (\main_fsm|Add3~23\ $ (GND)))
-- \main_fsm|Add3~25\ = CARRY((\main_fsm|mid_var\(12)) # (!\main_fsm|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(12),
	datad => VCC,
	cin => \main_fsm|Add3~23\,
	combout => \main_fsm|Add3~24_combout\,
	cout => \main_fsm|Add3~25\);

-- Location: LCCOMB_X74_Y34_N6
\main_fsm|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector85~0_combout\ = (\main_fsm|hi_var\(12) & (((\main_fsm|Selector66~0_combout\ & \main_fsm|Add3~24_combout\)) # (!\main_fsm|hi_var[9]~5_combout\))) # (!\main_fsm|hi_var\(12) & (\main_fsm|Selector66~0_combout\ & 
-- ((\main_fsm|Add3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(12),
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var[9]~5_combout\,
	datad => \main_fsm|Add3~24_combout\,
	combout => \main_fsm|Selector85~0_combout\);

-- Location: FF_X75_Y36_N5
\main_fsm|hi_var[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector85~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(12));

-- Location: LCCOMB_X75_Y36_N24
\main_fsm|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~24_combout\ = ((\main_fsm|lo_var\(12) $ (\main_fsm|hi_var\(12) $ (!\main_fsm|Add1~23\)))) # (GND)
-- \main_fsm|Add1~25\ = CARRY((\main_fsm|lo_var\(12) & ((\main_fsm|hi_var\(12)) # (!\main_fsm|Add1~23\))) # (!\main_fsm|lo_var\(12) & (\main_fsm|hi_var\(12) & !\main_fsm|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(12),
	datab => \main_fsm|hi_var\(12),
	datad => VCC,
	cin => \main_fsm|Add1~23\,
	combout => \main_fsm|Add1~24_combout\,
	cout => \main_fsm|Add1~25\);

-- Location: LCCOMB_X76_Y34_N10
\main_fsm|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~26_combout\ = (\main_fsm|Add1~26_combout\ & (!\main_fsm|Add2~25\)) # (!\main_fsm|Add1~26_combout\ & ((\main_fsm|Add2~25\) # (GND)))
-- \main_fsm|Add2~27\ = CARRY((!\main_fsm|Add2~25\) # (!\main_fsm|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~26_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~25\,
	combout => \main_fsm|Add2~26_combout\,
	cout => \main_fsm|Add2~27\);

-- Location: FF_X76_Y34_N11
\main_fsm|mid_var[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~26_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(12));

-- Location: LCCOMB_X75_Y34_N26
\main_fsm|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~26_combout\ = (\main_fsm|mid_var\(13) & (\main_fsm|Add3~25\ & VCC)) # (!\main_fsm|mid_var\(13) & (!\main_fsm|Add3~25\))
-- \main_fsm|Add3~27\ = CARRY((!\main_fsm|mid_var\(13) & !\main_fsm|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(13),
	datad => VCC,
	cin => \main_fsm|Add3~25\,
	combout => \main_fsm|Add3~26_combout\,
	cout => \main_fsm|Add3~27\);

-- Location: LCCOMB_X74_Y36_N2
\main_fsm|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector84~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~26_combout\) # ((\main_fsm|hi_var\(13) & !\main_fsm|hi_var[9]~5_combout\)))) # (!\main_fsm|Selector66~0_combout\ & (((\main_fsm|hi_var\(13) & 
-- !\main_fsm|hi_var[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|Add3~26_combout\,
	datac => \main_fsm|hi_var\(13),
	datad => \main_fsm|hi_var[9]~5_combout\,
	combout => \main_fsm|Selector84~0_combout\);

-- Location: FF_X74_Y36_N3
\main_fsm|hi_var[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector84~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(13));

-- Location: LCCOMB_X73_Y34_N26
\main_fsm|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~26_combout\ = (\main_fsm|mid_var\(13) & (!\main_fsm|Add5~25\)) # (!\main_fsm|mid_var\(13) & ((\main_fsm|Add5~25\) # (GND)))
-- \main_fsm|Add5~27\ = CARRY((!\main_fsm|Add5~25\) # (!\main_fsm|mid_var\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(13),
	datad => VCC,
	cin => \main_fsm|Add5~25\,
	combout => \main_fsm|Add5~26_combout\,
	cout => \main_fsm|Add5~27\);

-- Location: LCCOMB_X74_Y36_N24
\main_fsm|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector52~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~26_combout\) # ((\main_fsm|lo_var\(13) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(13) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~26_combout\,
	datac => \main_fsm|lo_var\(13),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector52~0_combout\);

-- Location: FF_X74_Y36_N25
\main_fsm|lo_var[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector52~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(13));

-- Location: LCCOMB_X75_Y36_N26
\main_fsm|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~26_combout\ = (\main_fsm|hi_var\(13) & ((\main_fsm|lo_var\(13) & (\main_fsm|Add1~25\ & VCC)) # (!\main_fsm|lo_var\(13) & (!\main_fsm|Add1~25\)))) # (!\main_fsm|hi_var\(13) & ((\main_fsm|lo_var\(13) & (!\main_fsm|Add1~25\)) # 
-- (!\main_fsm|lo_var\(13) & ((\main_fsm|Add1~25\) # (GND)))))
-- \main_fsm|Add1~27\ = CARRY((\main_fsm|hi_var\(13) & (!\main_fsm|lo_var\(13) & !\main_fsm|Add1~25\)) # (!\main_fsm|hi_var\(13) & ((!\main_fsm|Add1~25\) # (!\main_fsm|lo_var\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(13),
	datab => \main_fsm|lo_var\(13),
	datad => VCC,
	cin => \main_fsm|Add1~25\,
	combout => \main_fsm|Add1~26_combout\,
	cout => \main_fsm|Add1~27\);

-- Location: LCCOMB_X76_Y34_N12
\main_fsm|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~28_combout\ = (\main_fsm|Add1~28_combout\ & (\main_fsm|Add2~27\ $ (GND))) # (!\main_fsm|Add1~28_combout\ & (!\main_fsm|Add2~27\ & VCC))
-- \main_fsm|Add2~29\ = CARRY((\main_fsm|Add1~28_combout\ & !\main_fsm|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~28_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~27\,
	combout => \main_fsm|Add2~28_combout\,
	cout => \main_fsm|Add2~29\);

-- Location: FF_X76_Y34_N13
\main_fsm|mid_var[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~28_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(13));

-- Location: LCCOMB_X75_Y34_N28
\main_fsm|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~28_combout\ = (\main_fsm|mid_var\(14) & ((GND) # (!\main_fsm|Add3~27\))) # (!\main_fsm|mid_var\(14) & (\main_fsm|Add3~27\ $ (GND)))
-- \main_fsm|Add3~29\ = CARRY((\main_fsm|mid_var\(14)) # (!\main_fsm|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(14),
	datad => VCC,
	cin => \main_fsm|Add3~27\,
	combout => \main_fsm|Add3~28_combout\,
	cout => \main_fsm|Add3~29\);

-- Location: LCCOMB_X74_Y36_N20
\main_fsm|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector83~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~28_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(14))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(14),
	datad => \main_fsm|Add3~28_combout\,
	combout => \main_fsm|Selector83~0_combout\);

-- Location: FF_X74_Y36_N21
\main_fsm|hi_var[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector83~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(14));

-- Location: LCCOMB_X73_Y34_N28
\main_fsm|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~28_combout\ = (\main_fsm|mid_var\(14) & (\main_fsm|Add5~27\ $ (GND))) # (!\main_fsm|mid_var\(14) & (!\main_fsm|Add5~27\ & VCC))
-- \main_fsm|Add5~29\ = CARRY((\main_fsm|mid_var\(14) & !\main_fsm|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(14),
	datad => VCC,
	cin => \main_fsm|Add5~27\,
	combout => \main_fsm|Add5~28_combout\,
	cout => \main_fsm|Add5~29\);

-- Location: LCCOMB_X74_Y34_N16
\main_fsm|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector51~0_combout\ = (\main_fsm|Selector35~5_combout\ & ((\main_fsm|lo_var\(14)) # ((\main_fsm|Add5~64_combout\ & \main_fsm|Add5~28_combout\)))) # (!\main_fsm|Selector35~5_combout\ & (\main_fsm|Add5~64_combout\ & 
-- ((\main_fsm|Add5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector35~5_combout\,
	datab => \main_fsm|Add5~64_combout\,
	datac => \main_fsm|lo_var\(14),
	datad => \main_fsm|Add5~28_combout\,
	combout => \main_fsm|Selector51~0_combout\);

-- Location: FF_X74_Y34_N17
\main_fsm|lo_var[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector51~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(14));

-- Location: LCCOMB_X75_Y36_N28
\main_fsm|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~28_combout\ = ((\main_fsm|hi_var\(14) $ (\main_fsm|lo_var\(14) $ (!\main_fsm|Add1~27\)))) # (GND)
-- \main_fsm|Add1~29\ = CARRY((\main_fsm|hi_var\(14) & ((\main_fsm|lo_var\(14)) # (!\main_fsm|Add1~27\))) # (!\main_fsm|hi_var\(14) & (\main_fsm|lo_var\(14) & !\main_fsm|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(14),
	datab => \main_fsm|lo_var\(14),
	datad => VCC,
	cin => \main_fsm|Add1~27\,
	combout => \main_fsm|Add1~28_combout\,
	cout => \main_fsm|Add1~29\);

-- Location: LCCOMB_X76_Y34_N14
\main_fsm|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~30_combout\ = (\main_fsm|Add1~30_combout\ & (!\main_fsm|Add2~29\)) # (!\main_fsm|Add1~30_combout\ & ((\main_fsm|Add2~29\) # (GND)))
-- \main_fsm|Add2~31\ = CARRY((!\main_fsm|Add2~29\) # (!\main_fsm|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~30_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~29\,
	combout => \main_fsm|Add2~30_combout\,
	cout => \main_fsm|Add2~31\);

-- Location: FF_X76_Y34_N15
\main_fsm|mid_var[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~30_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(14));

-- Location: LCCOMB_X73_Y34_N30
\main_fsm|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~30_combout\ = (\main_fsm|mid_var\(15) & (!\main_fsm|Add5~29\)) # (!\main_fsm|mid_var\(15) & ((\main_fsm|Add5~29\) # (GND)))
-- \main_fsm|Add5~31\ = CARRY((!\main_fsm|Add5~29\) # (!\main_fsm|mid_var\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(15),
	datad => VCC,
	cin => \main_fsm|Add5~29\,
	combout => \main_fsm|Add5~30_combout\,
	cout => \main_fsm|Add5~31\);

-- Location: LCCOMB_X74_Y34_N2
\main_fsm|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector50~0_combout\ = (\main_fsm|Selector35~5_combout\ & ((\main_fsm|lo_var\(15)) # ((\main_fsm|Add5~64_combout\ & \main_fsm|Add5~30_combout\)))) # (!\main_fsm|Selector35~5_combout\ & (\main_fsm|Add5~64_combout\ & 
-- ((\main_fsm|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector35~5_combout\,
	datab => \main_fsm|Add5~64_combout\,
	datac => \main_fsm|lo_var\(15),
	datad => \main_fsm|Add5~30_combout\,
	combout => \main_fsm|Selector50~0_combout\);

-- Location: FF_X74_Y34_N3
\main_fsm|lo_var[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector50~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(15));

-- Location: LCCOMB_X75_Y34_N30
\main_fsm|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~30_combout\ = (\main_fsm|mid_var\(15) & (\main_fsm|Add3~29\ & VCC)) # (!\main_fsm|mid_var\(15) & (!\main_fsm|Add3~29\))
-- \main_fsm|Add3~31\ = CARRY((!\main_fsm|mid_var\(15) & !\main_fsm|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(15),
	datad => VCC,
	cin => \main_fsm|Add3~29\,
	combout => \main_fsm|Add3~30_combout\,
	cout => \main_fsm|Add3~31\);

-- Location: LCCOMB_X74_Y34_N24
\main_fsm|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector82~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~30_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(15)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var\(15),
	datad => \main_fsm|Add3~30_combout\,
	combout => \main_fsm|Selector82~0_combout\);

-- Location: FF_X74_Y34_N25
\main_fsm|hi_var[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector82~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(15));

-- Location: LCCOMB_X75_Y36_N30
\main_fsm|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~30_combout\ = (\main_fsm|lo_var\(15) & ((\main_fsm|hi_var\(15) & (\main_fsm|Add1~29\ & VCC)) # (!\main_fsm|hi_var\(15) & (!\main_fsm|Add1~29\)))) # (!\main_fsm|lo_var\(15) & ((\main_fsm|hi_var\(15) & (!\main_fsm|Add1~29\)) # 
-- (!\main_fsm|hi_var\(15) & ((\main_fsm|Add1~29\) # (GND)))))
-- \main_fsm|Add1~31\ = CARRY((\main_fsm|lo_var\(15) & (!\main_fsm|hi_var\(15) & !\main_fsm|Add1~29\)) # (!\main_fsm|lo_var\(15) & ((!\main_fsm|Add1~29\) # (!\main_fsm|hi_var\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(15),
	datab => \main_fsm|hi_var\(15),
	datad => VCC,
	cin => \main_fsm|Add1~29\,
	combout => \main_fsm|Add1~30_combout\,
	cout => \main_fsm|Add1~31\);

-- Location: LCCOMB_X76_Y34_N16
\main_fsm|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~32_combout\ = (\main_fsm|Add1~32_combout\ & (\main_fsm|Add2~31\ $ (GND))) # (!\main_fsm|Add1~32_combout\ & (!\main_fsm|Add2~31\ & VCC))
-- \main_fsm|Add2~33\ = CARRY((\main_fsm|Add1~32_combout\ & !\main_fsm|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~32_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~31\,
	combout => \main_fsm|Add2~32_combout\,
	cout => \main_fsm|Add2~33\);

-- Location: FF_X76_Y34_N17
\main_fsm|mid_var[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~32_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(15));

-- Location: LCCOMB_X73_Y33_N0
\main_fsm|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~32_combout\ = (\main_fsm|mid_var\(16) & (\main_fsm|Add5~31\ $ (GND))) # (!\main_fsm|mid_var\(16) & (!\main_fsm|Add5~31\ & VCC))
-- \main_fsm|Add5~33\ = CARRY((\main_fsm|mid_var\(16) & !\main_fsm|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(16),
	datad => VCC,
	cin => \main_fsm|Add5~31\,
	combout => \main_fsm|Add5~32_combout\,
	cout => \main_fsm|Add5~33\);

-- Location: LCCOMB_X74_Y35_N12
\main_fsm|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector49~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~32_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(16))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(16),
	datad => \main_fsm|Add5~32_combout\,
	combout => \main_fsm|Selector49~0_combout\);

-- Location: FF_X74_Y35_N13
\main_fsm|lo_var[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector49~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(16));

-- Location: LCCOMB_X75_Y33_N0
\main_fsm|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~32_combout\ = (\main_fsm|mid_var\(16) & ((GND) # (!\main_fsm|Add3~31\))) # (!\main_fsm|mid_var\(16) & (\main_fsm|Add3~31\ $ (GND)))
-- \main_fsm|Add3~33\ = CARRY((\main_fsm|mid_var\(16)) # (!\main_fsm|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(16),
	datad => VCC,
	cin => \main_fsm|Add3~31\,
	combout => \main_fsm|Add3~32_combout\,
	cout => \main_fsm|Add3~33\);

-- Location: LCCOMB_X76_Y35_N10
\main_fsm|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector81~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~32_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(16))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(16),
	datad => \main_fsm|Add3~32_combout\,
	combout => \main_fsm|Selector81~0_combout\);

-- Location: FF_X76_Y35_N11
\main_fsm|hi_var[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector81~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(16));

-- Location: LCCOMB_X75_Y35_N0
\main_fsm|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~32_combout\ = ((\main_fsm|lo_var\(16) $ (\main_fsm|hi_var\(16) $ (!\main_fsm|Add1~31\)))) # (GND)
-- \main_fsm|Add1~33\ = CARRY((\main_fsm|lo_var\(16) & ((\main_fsm|hi_var\(16)) # (!\main_fsm|Add1~31\))) # (!\main_fsm|lo_var\(16) & (\main_fsm|hi_var\(16) & !\main_fsm|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(16),
	datab => \main_fsm|hi_var\(16),
	datad => VCC,
	cin => \main_fsm|Add1~31\,
	combout => \main_fsm|Add1~32_combout\,
	cout => \main_fsm|Add1~33\);

-- Location: LCCOMB_X76_Y34_N18
\main_fsm|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~34_combout\ = (\main_fsm|Add1~34_combout\ & (!\main_fsm|Add2~33\)) # (!\main_fsm|Add1~34_combout\ & ((\main_fsm|Add2~33\) # (GND)))
-- \main_fsm|Add2~35\ = CARRY((!\main_fsm|Add2~33\) # (!\main_fsm|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~34_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~33\,
	combout => \main_fsm|Add2~34_combout\,
	cout => \main_fsm|Add2~35\);

-- Location: FF_X76_Y34_N19
\main_fsm|mid_var[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~34_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(16));

-- Location: LCCOMB_X75_Y33_N2
\main_fsm|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~34_combout\ = (\main_fsm|mid_var\(17) & (\main_fsm|Add3~33\ & VCC)) # (!\main_fsm|mid_var\(17) & (!\main_fsm|Add3~33\))
-- \main_fsm|Add3~35\ = CARRY((!\main_fsm|mid_var\(17) & !\main_fsm|Add3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(17),
	datad => VCC,
	cin => \main_fsm|Add3~33\,
	combout => \main_fsm|Add3~34_combout\,
	cout => \main_fsm|Add3~35\);

-- Location: LCCOMB_X76_Y35_N4
\main_fsm|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector80~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~34_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(17))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(17),
	datad => \main_fsm|Add3~34_combout\,
	combout => \main_fsm|Selector80~0_combout\);

-- Location: FF_X76_Y35_N5
\main_fsm|hi_var[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector80~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(17));

-- Location: LCCOMB_X73_Y33_N2
\main_fsm|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~34_combout\ = (\main_fsm|mid_var\(17) & (!\main_fsm|Add5~33\)) # (!\main_fsm|mid_var\(17) & ((\main_fsm|Add5~33\) # (GND)))
-- \main_fsm|Add5~35\ = CARRY((!\main_fsm|Add5~33\) # (!\main_fsm|mid_var\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(17),
	datad => VCC,
	cin => \main_fsm|Add5~33\,
	combout => \main_fsm|Add5~34_combout\,
	cout => \main_fsm|Add5~35\);

-- Location: LCCOMB_X74_Y35_N22
\main_fsm|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector48~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~34_combout\) # ((\main_fsm|lo_var\(17) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(17) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~34_combout\,
	datac => \main_fsm|lo_var\(17),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector48~0_combout\);

-- Location: FF_X74_Y35_N23
\main_fsm|lo_var[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector48~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(17));

-- Location: LCCOMB_X75_Y35_N2
\main_fsm|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~34_combout\ = (\main_fsm|hi_var\(17) & ((\main_fsm|lo_var\(17) & (\main_fsm|Add1~33\ & VCC)) # (!\main_fsm|lo_var\(17) & (!\main_fsm|Add1~33\)))) # (!\main_fsm|hi_var\(17) & ((\main_fsm|lo_var\(17) & (!\main_fsm|Add1~33\)) # 
-- (!\main_fsm|lo_var\(17) & ((\main_fsm|Add1~33\) # (GND)))))
-- \main_fsm|Add1~35\ = CARRY((\main_fsm|hi_var\(17) & (!\main_fsm|lo_var\(17) & !\main_fsm|Add1~33\)) # (!\main_fsm|hi_var\(17) & ((!\main_fsm|Add1~33\) # (!\main_fsm|lo_var\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(17),
	datab => \main_fsm|lo_var\(17),
	datad => VCC,
	cin => \main_fsm|Add1~33\,
	combout => \main_fsm|Add1~34_combout\,
	cout => \main_fsm|Add1~35\);

-- Location: LCCOMB_X76_Y34_N20
\main_fsm|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~36_combout\ = (\main_fsm|Add1~36_combout\ & (\main_fsm|Add2~35\ $ (GND))) # (!\main_fsm|Add1~36_combout\ & (!\main_fsm|Add2~35\ & VCC))
-- \main_fsm|Add2~37\ = CARRY((\main_fsm|Add1~36_combout\ & !\main_fsm|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~36_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~35\,
	combout => \main_fsm|Add2~36_combout\,
	cout => \main_fsm|Add2~37\);

-- Location: FF_X76_Y34_N21
\main_fsm|mid_var[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~36_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(17));

-- Location: LCCOMB_X75_Y33_N4
\main_fsm|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~36_combout\ = (\main_fsm|mid_var\(18) & ((GND) # (!\main_fsm|Add3~35\))) # (!\main_fsm|mid_var\(18) & (\main_fsm|Add3~35\ $ (GND)))
-- \main_fsm|Add3~37\ = CARRY((\main_fsm|mid_var\(18)) # (!\main_fsm|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(18),
	datad => VCC,
	cin => \main_fsm|Add3~35\,
	combout => \main_fsm|Add3~36_combout\,
	cout => \main_fsm|Add3~37\);

-- Location: LCCOMB_X76_Y35_N14
\main_fsm|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector79~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~36_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(18))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(18),
	datad => \main_fsm|Add3~36_combout\,
	combout => \main_fsm|Selector79~0_combout\);

-- Location: FF_X75_Y35_N7
\main_fsm|hi_var[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector79~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(18));

-- Location: LCCOMB_X73_Y33_N4
\main_fsm|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~36_combout\ = (\main_fsm|mid_var\(18) & (\main_fsm|Add5~35\ $ (GND))) # (!\main_fsm|mid_var\(18) & (!\main_fsm|Add5~35\ & VCC))
-- \main_fsm|Add5~37\ = CARRY((\main_fsm|mid_var\(18) & !\main_fsm|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(18),
	datad => VCC,
	cin => \main_fsm|Add5~35\,
	combout => \main_fsm|Add5~36_combout\,
	cout => \main_fsm|Add5~37\);

-- Location: LCCOMB_X74_Y35_N14
\main_fsm|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector47~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~36_combout\) # ((\main_fsm|lo_var\(18) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|lo_var\(18) & (\main_fsm|Selector35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|lo_var\(18),
	datac => \main_fsm|Selector35~5_combout\,
	datad => \main_fsm|Add5~36_combout\,
	combout => \main_fsm|Selector47~0_combout\);

-- Location: FF_X75_Y35_N25
\main_fsm|lo_var[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector47~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(18));

-- Location: LCCOMB_X75_Y35_N4
\main_fsm|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~36_combout\ = ((\main_fsm|hi_var\(18) $ (\main_fsm|lo_var\(18) $ (!\main_fsm|Add1~35\)))) # (GND)
-- \main_fsm|Add1~37\ = CARRY((\main_fsm|hi_var\(18) & ((\main_fsm|lo_var\(18)) # (!\main_fsm|Add1~35\))) # (!\main_fsm|hi_var\(18) & (\main_fsm|lo_var\(18) & !\main_fsm|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(18),
	datab => \main_fsm|lo_var\(18),
	datad => VCC,
	cin => \main_fsm|Add1~35\,
	combout => \main_fsm|Add1~36_combout\,
	cout => \main_fsm|Add1~37\);

-- Location: LCCOMB_X76_Y34_N22
\main_fsm|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~38_combout\ = (\main_fsm|Add1~38_combout\ & (!\main_fsm|Add2~37\)) # (!\main_fsm|Add1~38_combout\ & ((\main_fsm|Add2~37\) # (GND)))
-- \main_fsm|Add2~39\ = CARRY((!\main_fsm|Add2~37\) # (!\main_fsm|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~38_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~37\,
	combout => \main_fsm|Add2~38_combout\,
	cout => \main_fsm|Add2~39\);

-- Location: FF_X76_Y34_N23
\main_fsm|mid_var[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~38_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(18));

-- Location: LCCOMB_X73_Y33_N6
\main_fsm|Add5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~38_combout\ = (\main_fsm|mid_var\(19) & (!\main_fsm|Add5~37\)) # (!\main_fsm|mid_var\(19) & ((\main_fsm|Add5~37\) # (GND)))
-- \main_fsm|Add5~39\ = CARRY((!\main_fsm|Add5~37\) # (!\main_fsm|mid_var\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(19),
	datad => VCC,
	cin => \main_fsm|Add5~37\,
	combout => \main_fsm|Add5~38_combout\,
	cout => \main_fsm|Add5~39\);

-- Location: LCCOMB_X74_Y35_N0
\main_fsm|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector46~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~38_combout\) # ((\main_fsm|lo_var\(19) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|lo_var\(19) & (\main_fsm|Selector35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|lo_var\(19),
	datac => \main_fsm|Selector35~5_combout\,
	datad => \main_fsm|Add5~38_combout\,
	combout => \main_fsm|Selector46~0_combout\);

-- Location: FF_X75_Y35_N27
\main_fsm|lo_var[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector46~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(19));

-- Location: LCCOMB_X75_Y33_N6
\main_fsm|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~38_combout\ = (\main_fsm|mid_var\(19) & (\main_fsm|Add3~37\ & VCC)) # (!\main_fsm|mid_var\(19) & (!\main_fsm|Add3~37\))
-- \main_fsm|Add3~39\ = CARRY((!\main_fsm|mid_var\(19) & !\main_fsm|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(19),
	datad => VCC,
	cin => \main_fsm|Add3~37\,
	combout => \main_fsm|Add3~38_combout\,
	cout => \main_fsm|Add3~39\);

-- Location: LCCOMB_X74_Y35_N4
\main_fsm|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector78~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~38_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(19)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var\(19),
	datad => \main_fsm|Add3~38_combout\,
	combout => \main_fsm|Selector78~0_combout\);

-- Location: FF_X74_Y35_N5
\main_fsm|hi_var[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector78~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(19));

-- Location: LCCOMB_X75_Y35_N6
\main_fsm|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~38_combout\ = (\main_fsm|lo_var\(19) & ((\main_fsm|hi_var\(19) & (\main_fsm|Add1~37\ & VCC)) # (!\main_fsm|hi_var\(19) & (!\main_fsm|Add1~37\)))) # (!\main_fsm|lo_var\(19) & ((\main_fsm|hi_var\(19) & (!\main_fsm|Add1~37\)) # 
-- (!\main_fsm|hi_var\(19) & ((\main_fsm|Add1~37\) # (GND)))))
-- \main_fsm|Add1~39\ = CARRY((\main_fsm|lo_var\(19) & (!\main_fsm|hi_var\(19) & !\main_fsm|Add1~37\)) # (!\main_fsm|lo_var\(19) & ((!\main_fsm|Add1~37\) # (!\main_fsm|hi_var\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(19),
	datab => \main_fsm|hi_var\(19),
	datad => VCC,
	cin => \main_fsm|Add1~37\,
	combout => \main_fsm|Add1~38_combout\,
	cout => \main_fsm|Add1~39\);

-- Location: LCCOMB_X76_Y34_N24
\main_fsm|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~40_combout\ = (\main_fsm|Add1~40_combout\ & (\main_fsm|Add2~39\ $ (GND))) # (!\main_fsm|Add1~40_combout\ & (!\main_fsm|Add2~39\ & VCC))
-- \main_fsm|Add2~41\ = CARRY((\main_fsm|Add1~40_combout\ & !\main_fsm|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~40_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~39\,
	combout => \main_fsm|Add2~40_combout\,
	cout => \main_fsm|Add2~41\);

-- Location: FF_X76_Y34_N25
\main_fsm|mid_var[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~40_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(19));

-- Location: LCCOMB_X75_Y33_N8
\main_fsm|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~40_combout\ = (\main_fsm|mid_var\(20) & ((GND) # (!\main_fsm|Add3~39\))) # (!\main_fsm|mid_var\(20) & (\main_fsm|Add3~39\ $ (GND)))
-- \main_fsm|Add3~41\ = CARRY((\main_fsm|mid_var\(20)) # (!\main_fsm|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(20),
	datad => VCC,
	cin => \main_fsm|Add3~39\,
	combout => \main_fsm|Add3~40_combout\,
	cout => \main_fsm|Add3~41\);

-- Location: LCCOMB_X74_Y35_N8
\main_fsm|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector77~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Add3~40_combout\ & ((\main_fsm|Selector66~0_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(20)) # ((\main_fsm|Add3~40_combout\ & 
-- \main_fsm|Selector66~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Add3~40_combout\,
	datac => \main_fsm|hi_var\(20),
	datad => \main_fsm|Selector66~0_combout\,
	combout => \main_fsm|Selector77~0_combout\);

-- Location: FF_X74_Y35_N9
\main_fsm|hi_var[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector77~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(20));

-- Location: LCCOMB_X73_Y33_N8
\main_fsm|Add5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~40_combout\ = (\main_fsm|mid_var\(20) & (\main_fsm|Add5~39\ $ (GND))) # (!\main_fsm|mid_var\(20) & (!\main_fsm|Add5~39\ & VCC))
-- \main_fsm|Add5~41\ = CARRY((\main_fsm|mid_var\(20) & !\main_fsm|Add5~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(20),
	datad => VCC,
	cin => \main_fsm|Add5~39\,
	combout => \main_fsm|Add5~40_combout\,
	cout => \main_fsm|Add5~41\);

-- Location: LCCOMB_X74_Y35_N18
\main_fsm|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector45~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~40_combout\) # ((\main_fsm|lo_var\(20) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(20) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~40_combout\,
	datac => \main_fsm|lo_var\(20),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector45~0_combout\);

-- Location: FF_X74_Y35_N19
\main_fsm|lo_var[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector45~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(20));

-- Location: LCCOMB_X75_Y35_N8
\main_fsm|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~40_combout\ = ((\main_fsm|hi_var\(20) $ (\main_fsm|lo_var\(20) $ (!\main_fsm|Add1~39\)))) # (GND)
-- \main_fsm|Add1~41\ = CARRY((\main_fsm|hi_var\(20) & ((\main_fsm|lo_var\(20)) # (!\main_fsm|Add1~39\))) # (!\main_fsm|hi_var\(20) & (\main_fsm|lo_var\(20) & !\main_fsm|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(20),
	datab => \main_fsm|lo_var\(20),
	datad => VCC,
	cin => \main_fsm|Add1~39\,
	combout => \main_fsm|Add1~40_combout\,
	cout => \main_fsm|Add1~41\);

-- Location: LCCOMB_X76_Y34_N26
\main_fsm|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~42_combout\ = (\main_fsm|Add1~42_combout\ & (!\main_fsm|Add2~41\)) # (!\main_fsm|Add1~42_combout\ & ((\main_fsm|Add2~41\) # (GND)))
-- \main_fsm|Add2~43\ = CARRY((!\main_fsm|Add2~41\) # (!\main_fsm|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~42_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~41\,
	combout => \main_fsm|Add2~42_combout\,
	cout => \main_fsm|Add2~43\);

-- Location: FF_X76_Y34_N27
\main_fsm|mid_var[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~42_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(20));

-- Location: LCCOMB_X75_Y33_N10
\main_fsm|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~42_combout\ = (\main_fsm|mid_var\(21) & (\main_fsm|Add3~41\ & VCC)) # (!\main_fsm|mid_var\(21) & (!\main_fsm|Add3~41\))
-- \main_fsm|Add3~43\ = CARRY((!\main_fsm|mid_var\(21) & !\main_fsm|Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(21),
	datad => VCC,
	cin => \main_fsm|Add3~41\,
	combout => \main_fsm|Add3~42_combout\,
	cout => \main_fsm|Add3~43\);

-- Location: LCCOMB_X74_Y35_N10
\main_fsm|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector76~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~42_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(21)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var\(21),
	datad => \main_fsm|Add3~42_combout\,
	combout => \main_fsm|Selector76~0_combout\);

-- Location: FF_X74_Y35_N11
\main_fsm|hi_var[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector76~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(21));

-- Location: LCCOMB_X73_Y33_N10
\main_fsm|Add5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~42_combout\ = (\main_fsm|mid_var\(21) & (!\main_fsm|Add5~41\)) # (!\main_fsm|mid_var\(21) & ((\main_fsm|Add5~41\) # (GND)))
-- \main_fsm|Add5~43\ = CARRY((!\main_fsm|Add5~41\) # (!\main_fsm|mid_var\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(21),
	datad => VCC,
	cin => \main_fsm|Add5~41\,
	combout => \main_fsm|Add5~42_combout\,
	cout => \main_fsm|Add5~43\);

-- Location: LCCOMB_X74_Y33_N0
\main_fsm|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector44~0_combout\ = (\main_fsm|Add5~42_combout\ & ((\main_fsm|Add5~64_combout\) # ((\main_fsm|lo_var\(21) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~42_combout\ & (\main_fsm|lo_var\(21) & ((\main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~42_combout\,
	datab => \main_fsm|lo_var\(21),
	datac => \main_fsm|Add5~64_combout\,
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector44~0_combout\);

-- Location: FF_X75_Y35_N17
\main_fsm|lo_var[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector44~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(21));

-- Location: LCCOMB_X75_Y35_N10
\main_fsm|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~42_combout\ = (\main_fsm|hi_var\(21) & ((\main_fsm|lo_var\(21) & (\main_fsm|Add1~41\ & VCC)) # (!\main_fsm|lo_var\(21) & (!\main_fsm|Add1~41\)))) # (!\main_fsm|hi_var\(21) & ((\main_fsm|lo_var\(21) & (!\main_fsm|Add1~41\)) # 
-- (!\main_fsm|lo_var\(21) & ((\main_fsm|Add1~41\) # (GND)))))
-- \main_fsm|Add1~43\ = CARRY((\main_fsm|hi_var\(21) & (!\main_fsm|lo_var\(21) & !\main_fsm|Add1~41\)) # (!\main_fsm|hi_var\(21) & ((!\main_fsm|Add1~41\) # (!\main_fsm|lo_var\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(21),
	datab => \main_fsm|lo_var\(21),
	datad => VCC,
	cin => \main_fsm|Add1~41\,
	combout => \main_fsm|Add1~42_combout\,
	cout => \main_fsm|Add1~43\);

-- Location: LCCOMB_X76_Y34_N28
\main_fsm|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~44_combout\ = (\main_fsm|Add1~44_combout\ & (\main_fsm|Add2~43\ $ (GND))) # (!\main_fsm|Add1~44_combout\ & (!\main_fsm|Add2~43\ & VCC))
-- \main_fsm|Add2~45\ = CARRY((\main_fsm|Add1~44_combout\ & !\main_fsm|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~44_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~43\,
	combout => \main_fsm|Add2~44_combout\,
	cout => \main_fsm|Add2~45\);

-- Location: FF_X76_Y34_N29
\main_fsm|mid_var[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~44_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(21));

-- Location: LCCOMB_X75_Y33_N12
\main_fsm|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~44_combout\ = (\main_fsm|mid_var\(22) & ((GND) # (!\main_fsm|Add3~43\))) # (!\main_fsm|mid_var\(22) & (\main_fsm|Add3~43\ $ (GND)))
-- \main_fsm|Add3~45\ = CARRY((\main_fsm|mid_var\(22)) # (!\main_fsm|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(22),
	datad => VCC,
	cin => \main_fsm|Add3~43\,
	combout => \main_fsm|Add3~44_combout\,
	cout => \main_fsm|Add3~45\);

-- Location: LCCOMB_X74_Y33_N14
\main_fsm|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector75~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~44_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(22))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(22),
	datad => \main_fsm|Add3~44_combout\,
	combout => \main_fsm|Selector75~0_combout\);

-- Location: FF_X74_Y33_N15
\main_fsm|hi_var[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector75~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(22));

-- Location: LCCOMB_X73_Y33_N12
\main_fsm|Add5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~44_combout\ = (\main_fsm|mid_var\(22) & (\main_fsm|Add5~43\ $ (GND))) # (!\main_fsm|mid_var\(22) & (!\main_fsm|Add5~43\ & VCC))
-- \main_fsm|Add5~45\ = CARRY((\main_fsm|mid_var\(22) & !\main_fsm|Add5~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(22),
	datad => VCC,
	cin => \main_fsm|Add5~43\,
	combout => \main_fsm|Add5~44_combout\,
	cout => \main_fsm|Add5~45\);

-- Location: LCCOMB_X74_Y33_N26
\main_fsm|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector43~0_combout\ = (\main_fsm|Add5~44_combout\ & ((\main_fsm|Add5~64_combout\) # ((\main_fsm|lo_var\(22) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~44_combout\ & (\main_fsm|lo_var\(22) & ((\main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~44_combout\,
	datab => \main_fsm|lo_var\(22),
	datac => \main_fsm|Add5~64_combout\,
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector43~0_combout\);

-- Location: FF_X75_Y35_N29
\main_fsm|lo_var[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector43~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(22));

-- Location: LCCOMB_X75_Y35_N12
\main_fsm|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~44_combout\ = ((\main_fsm|hi_var\(22) $ (\main_fsm|lo_var\(22) $ (!\main_fsm|Add1~43\)))) # (GND)
-- \main_fsm|Add1~45\ = CARRY((\main_fsm|hi_var\(22) & ((\main_fsm|lo_var\(22)) # (!\main_fsm|Add1~43\))) # (!\main_fsm|hi_var\(22) & (\main_fsm|lo_var\(22) & !\main_fsm|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(22),
	datab => \main_fsm|lo_var\(22),
	datad => VCC,
	cin => \main_fsm|Add1~43\,
	combout => \main_fsm|Add1~44_combout\,
	cout => \main_fsm|Add1~45\);

-- Location: LCCOMB_X76_Y34_N30
\main_fsm|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~46_combout\ = (\main_fsm|Add1~46_combout\ & (!\main_fsm|Add2~45\)) # (!\main_fsm|Add1~46_combout\ & ((\main_fsm|Add2~45\) # (GND)))
-- \main_fsm|Add2~47\ = CARRY((!\main_fsm|Add2~45\) # (!\main_fsm|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~46_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~45\,
	combout => \main_fsm|Add2~46_combout\,
	cout => \main_fsm|Add2~47\);

-- Location: FF_X76_Y34_N31
\main_fsm|mid_var[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~46_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(22));

-- Location: LCCOMB_X75_Y33_N14
\main_fsm|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~46_combout\ = (\main_fsm|mid_var\(23) & (\main_fsm|Add3~45\ & VCC)) # (!\main_fsm|mid_var\(23) & (!\main_fsm|Add3~45\))
-- \main_fsm|Add3~47\ = CARRY((!\main_fsm|mid_var\(23) & !\main_fsm|Add3~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(23),
	datad => VCC,
	cin => \main_fsm|Add3~45\,
	combout => \main_fsm|Add3~46_combout\,
	cout => \main_fsm|Add3~47\);

-- Location: LCCOMB_X76_Y35_N6
\main_fsm|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector74~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~46_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(23))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(23),
	datad => \main_fsm|Add3~46_combout\,
	combout => \main_fsm|Selector74~0_combout\);

-- Location: FF_X76_Y35_N7
\main_fsm|hi_var[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector74~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(23));

-- Location: LCCOMB_X73_Y33_N14
\main_fsm|Add5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~46_combout\ = (\main_fsm|mid_var\(23) & (!\main_fsm|Add5~45\)) # (!\main_fsm|mid_var\(23) & ((\main_fsm|Add5~45\) # (GND)))
-- \main_fsm|Add5~47\ = CARRY((!\main_fsm|Add5~45\) # (!\main_fsm|mid_var\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(23),
	datad => VCC,
	cin => \main_fsm|Add5~45\,
	combout => \main_fsm|Add5~46_combout\,
	cout => \main_fsm|Add5~47\);

-- Location: LCCOMB_X74_Y33_N20
\main_fsm|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector42~0_combout\ = (\main_fsm|lo_var\(23) & ((\main_fsm|Selector35~5_combout\) # ((\main_fsm|Add5~64_combout\ & \main_fsm|Add5~46_combout\)))) # (!\main_fsm|lo_var\(23) & (((\main_fsm|Add5~64_combout\ & \main_fsm|Add5~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(23),
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|Add5~64_combout\,
	datad => \main_fsm|Add5~46_combout\,
	combout => \main_fsm|Selector42~0_combout\);

-- Location: FF_X75_Y35_N21
\main_fsm|lo_var[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector42~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(23));

-- Location: LCCOMB_X75_Y35_N14
\main_fsm|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~46_combout\ = (\main_fsm|hi_var\(23) & ((\main_fsm|lo_var\(23) & (\main_fsm|Add1~45\ & VCC)) # (!\main_fsm|lo_var\(23) & (!\main_fsm|Add1~45\)))) # (!\main_fsm|hi_var\(23) & ((\main_fsm|lo_var\(23) & (!\main_fsm|Add1~45\)) # 
-- (!\main_fsm|lo_var\(23) & ((\main_fsm|Add1~45\) # (GND)))))
-- \main_fsm|Add1~47\ = CARRY((\main_fsm|hi_var\(23) & (!\main_fsm|lo_var\(23) & !\main_fsm|Add1~45\)) # (!\main_fsm|hi_var\(23) & ((!\main_fsm|Add1~45\) # (!\main_fsm|lo_var\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(23),
	datab => \main_fsm|lo_var\(23),
	datad => VCC,
	cin => \main_fsm|Add1~45\,
	combout => \main_fsm|Add1~46_combout\,
	cout => \main_fsm|Add1~47\);

-- Location: LCCOMB_X76_Y33_N0
\main_fsm|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~48_combout\ = (\main_fsm|Add1~48_combout\ & (\main_fsm|Add2~47\ $ (GND))) # (!\main_fsm|Add1~48_combout\ & (!\main_fsm|Add2~47\ & VCC))
-- \main_fsm|Add2~49\ = CARRY((\main_fsm|Add1~48_combout\ & !\main_fsm|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~48_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~47\,
	combout => \main_fsm|Add2~48_combout\,
	cout => \main_fsm|Add2~49\);

-- Location: FF_X76_Y33_N1
\main_fsm|mid_var[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~48_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(23));

-- Location: LCCOMB_X75_Y33_N16
\main_fsm|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~48_combout\ = (\main_fsm|mid_var\(24) & ((GND) # (!\main_fsm|Add3~47\))) # (!\main_fsm|mid_var\(24) & (\main_fsm|Add3~47\ $ (GND)))
-- \main_fsm|Add3~49\ = CARRY((\main_fsm|mid_var\(24)) # (!\main_fsm|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(24),
	datad => VCC,
	cin => \main_fsm|Add3~47\,
	combout => \main_fsm|Add3~48_combout\,
	cout => \main_fsm|Add3~49\);

-- Location: LCCOMB_X74_Y35_N16
\main_fsm|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector73~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~48_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(24)) # ((\main_fsm|Selector66~0_combout\ & 
-- \main_fsm|Add3~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Selector66~0_combout\,
	datac => \main_fsm|hi_var\(24),
	datad => \main_fsm|Add3~48_combout\,
	combout => \main_fsm|Selector73~0_combout\);

-- Location: FF_X74_Y35_N17
\main_fsm|hi_var[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector73~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(24));

-- Location: LCCOMB_X73_Y33_N16
\main_fsm|Add5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~48_combout\ = (\main_fsm|mid_var\(24) & (\main_fsm|Add5~47\ $ (GND))) # (!\main_fsm|mid_var\(24) & (!\main_fsm|Add5~47\ & VCC))
-- \main_fsm|Add5~49\ = CARRY((\main_fsm|mid_var\(24) & !\main_fsm|Add5~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(24),
	datad => VCC,
	cin => \main_fsm|Add5~47\,
	combout => \main_fsm|Add5~48_combout\,
	cout => \main_fsm|Add5~49\);

-- Location: LCCOMB_X74_Y35_N6
\main_fsm|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector41~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~48_combout\) # ((\main_fsm|lo_var\(24) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|lo_var\(24) & (\main_fsm|Selector35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|lo_var\(24),
	datac => \main_fsm|Selector35~5_combout\,
	datad => \main_fsm|Add5~48_combout\,
	combout => \main_fsm|Selector41~0_combout\);

-- Location: FF_X75_Y35_N5
\main_fsm|lo_var[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|Selector41~0_combout\,
	sload => VCC,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(24));

-- Location: LCCOMB_X75_Y35_N16
\main_fsm|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~48_combout\ = ((\main_fsm|hi_var\(24) $ (\main_fsm|lo_var\(24) $ (!\main_fsm|Add1~47\)))) # (GND)
-- \main_fsm|Add1~49\ = CARRY((\main_fsm|hi_var\(24) & ((\main_fsm|lo_var\(24)) # (!\main_fsm|Add1~47\))) # (!\main_fsm|hi_var\(24) & (\main_fsm|lo_var\(24) & !\main_fsm|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(24),
	datab => \main_fsm|lo_var\(24),
	datad => VCC,
	cin => \main_fsm|Add1~47\,
	combout => \main_fsm|Add1~48_combout\,
	cout => \main_fsm|Add1~49\);

-- Location: LCCOMB_X76_Y33_N2
\main_fsm|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~50_combout\ = (\main_fsm|Add1~50_combout\ & (!\main_fsm|Add2~49\)) # (!\main_fsm|Add1~50_combout\ & ((\main_fsm|Add2~49\) # (GND)))
-- \main_fsm|Add2~51\ = CARRY((!\main_fsm|Add2~49\) # (!\main_fsm|Add1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~50_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~49\,
	combout => \main_fsm|Add2~50_combout\,
	cout => \main_fsm|Add2~51\);

-- Location: FF_X76_Y33_N3
\main_fsm|mid_var[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~50_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(24));

-- Location: LCCOMB_X73_Y33_N18
\main_fsm|Add5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~50_combout\ = (\main_fsm|mid_var\(25) & (!\main_fsm|Add5~49\)) # (!\main_fsm|mid_var\(25) & ((\main_fsm|Add5~49\) # (GND)))
-- \main_fsm|Add5~51\ = CARRY((!\main_fsm|Add5~49\) # (!\main_fsm|mid_var\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(25),
	datad => VCC,
	cin => \main_fsm|Add5~49\,
	combout => \main_fsm|Add5~50_combout\,
	cout => \main_fsm|Add5~51\);

-- Location: LCCOMB_X74_Y35_N26
\main_fsm|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector40~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~50_combout\) # ((\main_fsm|lo_var\(25) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(25) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~50_combout\,
	datac => \main_fsm|lo_var\(25),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector40~0_combout\);

-- Location: FF_X74_Y35_N27
\main_fsm|lo_var[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector40~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(25));

-- Location: LCCOMB_X75_Y33_N18
\main_fsm|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~50_combout\ = (\main_fsm|mid_var\(25) & (\main_fsm|Add3~49\ & VCC)) # (!\main_fsm|mid_var\(25) & (!\main_fsm|Add3~49\))
-- \main_fsm|Add3~51\ = CARRY((!\main_fsm|mid_var\(25) & !\main_fsm|Add3~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(25),
	datad => VCC,
	cin => \main_fsm|Add3~49\,
	combout => \main_fsm|Add3~50_combout\,
	cout => \main_fsm|Add3~51\);

-- Location: LCCOMB_X74_Y33_N8
\main_fsm|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector72~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~50_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(25))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(25),
	datad => \main_fsm|Add3~50_combout\,
	combout => \main_fsm|Selector72~0_combout\);

-- Location: FF_X74_Y33_N9
\main_fsm|hi_var[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector72~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(25));

-- Location: LCCOMB_X75_Y35_N18
\main_fsm|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~50_combout\ = (\main_fsm|lo_var\(25) & ((\main_fsm|hi_var\(25) & (\main_fsm|Add1~49\ & VCC)) # (!\main_fsm|hi_var\(25) & (!\main_fsm|Add1~49\)))) # (!\main_fsm|lo_var\(25) & ((\main_fsm|hi_var\(25) & (!\main_fsm|Add1~49\)) # 
-- (!\main_fsm|hi_var\(25) & ((\main_fsm|Add1~49\) # (GND)))))
-- \main_fsm|Add1~51\ = CARRY((\main_fsm|lo_var\(25) & (!\main_fsm|hi_var\(25) & !\main_fsm|Add1~49\)) # (!\main_fsm|lo_var\(25) & ((!\main_fsm|Add1~49\) # (!\main_fsm|hi_var\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(25),
	datab => \main_fsm|hi_var\(25),
	datad => VCC,
	cin => \main_fsm|Add1~49\,
	combout => \main_fsm|Add1~50_combout\,
	cout => \main_fsm|Add1~51\);

-- Location: LCCOMB_X76_Y33_N4
\main_fsm|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~52_combout\ = (\main_fsm|Add1~52_combout\ & (\main_fsm|Add2~51\ $ (GND))) # (!\main_fsm|Add1~52_combout\ & (!\main_fsm|Add2~51\ & VCC))
-- \main_fsm|Add2~53\ = CARRY((\main_fsm|Add1~52_combout\ & !\main_fsm|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~52_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~51\,
	combout => \main_fsm|Add2~52_combout\,
	cout => \main_fsm|Add2~53\);

-- Location: FF_X76_Y33_N5
\main_fsm|mid_var[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~52_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(25));

-- Location: LCCOMB_X75_Y33_N20
\main_fsm|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~52_combout\ = (\main_fsm|mid_var\(26) & ((GND) # (!\main_fsm|Add3~51\))) # (!\main_fsm|mid_var\(26) & (\main_fsm|Add3~51\ $ (GND)))
-- \main_fsm|Add3~53\ = CARRY((\main_fsm|mid_var\(26)) # (!\main_fsm|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(26),
	datad => VCC,
	cin => \main_fsm|Add3~51\,
	combout => \main_fsm|Add3~52_combout\,
	cout => \main_fsm|Add3~53\);

-- Location: LCCOMB_X74_Y35_N2
\main_fsm|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector71~0_combout\ = (\main_fsm|hi_var[9]~5_combout\ & (\main_fsm|Add3~52_combout\ & ((\main_fsm|Selector66~0_combout\)))) # (!\main_fsm|hi_var[9]~5_combout\ & ((\main_fsm|hi_var\(26)) # ((\main_fsm|Add3~52_combout\ & 
-- \main_fsm|Selector66~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var[9]~5_combout\,
	datab => \main_fsm|Add3~52_combout\,
	datac => \main_fsm|hi_var\(26),
	datad => \main_fsm|Selector66~0_combout\,
	combout => \main_fsm|Selector71~0_combout\);

-- Location: FF_X74_Y35_N3
\main_fsm|hi_var[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector71~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(26));

-- Location: LCCOMB_X73_Y33_N20
\main_fsm|Add5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~52_combout\ = (\main_fsm|mid_var\(26) & (\main_fsm|Add5~51\ $ (GND))) # (!\main_fsm|mid_var\(26) & (!\main_fsm|Add5~51\ & VCC))
-- \main_fsm|Add5~53\ = CARRY((\main_fsm|mid_var\(26) & !\main_fsm|Add5~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(26),
	datad => VCC,
	cin => \main_fsm|Add5~51\,
	combout => \main_fsm|Add5~52_combout\,
	cout => \main_fsm|Add5~53\);

-- Location: LCCOMB_X74_Y35_N24
\main_fsm|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector39~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~52_combout\) # ((\main_fsm|Selector35~5_combout\ & \main_fsm|lo_var\(26))))) # (!\main_fsm|Add5~64_combout\ & (\main_fsm|Selector35~5_combout\ & (\main_fsm|lo_var\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Selector35~5_combout\,
	datac => \main_fsm|lo_var\(26),
	datad => \main_fsm|Add5~52_combout\,
	combout => \main_fsm|Selector39~0_combout\);

-- Location: FF_X74_Y35_N25
\main_fsm|lo_var[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector39~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(26));

-- Location: LCCOMB_X75_Y35_N20
\main_fsm|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~52_combout\ = ((\main_fsm|hi_var\(26) $ (\main_fsm|lo_var\(26) $ (!\main_fsm|Add1~51\)))) # (GND)
-- \main_fsm|Add1~53\ = CARRY((\main_fsm|hi_var\(26) & ((\main_fsm|lo_var\(26)) # (!\main_fsm|Add1~51\))) # (!\main_fsm|hi_var\(26) & (\main_fsm|lo_var\(26) & !\main_fsm|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(26),
	datab => \main_fsm|lo_var\(26),
	datad => VCC,
	cin => \main_fsm|Add1~51\,
	combout => \main_fsm|Add1~52_combout\,
	cout => \main_fsm|Add1~53\);

-- Location: LCCOMB_X76_Y33_N6
\main_fsm|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~54_combout\ = (\main_fsm|Add1~54_combout\ & (!\main_fsm|Add2~53\)) # (!\main_fsm|Add1~54_combout\ & ((\main_fsm|Add2~53\) # (GND)))
-- \main_fsm|Add2~55\ = CARRY((!\main_fsm|Add2~53\) # (!\main_fsm|Add1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~54_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~53\,
	combout => \main_fsm|Add2~54_combout\,
	cout => \main_fsm|Add2~55\);

-- Location: FF_X76_Y33_N7
\main_fsm|mid_var[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~54_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(26));

-- Location: LCCOMB_X73_Y33_N22
\main_fsm|Add5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~54_combout\ = (\main_fsm|mid_var\(27) & (!\main_fsm|Add5~53\)) # (!\main_fsm|mid_var\(27) & ((\main_fsm|Add5~53\) # (GND)))
-- \main_fsm|Add5~55\ = CARRY((!\main_fsm|Add5~53\) # (!\main_fsm|mid_var\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(27),
	datad => VCC,
	cin => \main_fsm|Add5~53\,
	combout => \main_fsm|Add5~54_combout\,
	cout => \main_fsm|Add5~55\);

-- Location: LCCOMB_X74_Y35_N20
\main_fsm|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector38~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~54_combout\) # ((\main_fsm|lo_var\(27) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(27) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~54_combout\,
	datac => \main_fsm|lo_var\(27),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector38~0_combout\);

-- Location: FF_X74_Y35_N21
\main_fsm|lo_var[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector38~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(27));

-- Location: LCCOMB_X75_Y33_N22
\main_fsm|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~54_combout\ = (\main_fsm|mid_var\(27) & (\main_fsm|Add3~53\ & VCC)) # (!\main_fsm|mid_var\(27) & (!\main_fsm|Add3~53\))
-- \main_fsm|Add3~55\ = CARRY((!\main_fsm|mid_var\(27) & !\main_fsm|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(27),
	datad => VCC,
	cin => \main_fsm|Add3~53\,
	combout => \main_fsm|Add3~54_combout\,
	cout => \main_fsm|Add3~55\);

-- Location: LCCOMB_X76_Y35_N8
\main_fsm|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector70~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~54_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(27))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(27),
	datad => \main_fsm|Add3~54_combout\,
	combout => \main_fsm|Selector70~0_combout\);

-- Location: FF_X76_Y35_N9
\main_fsm|hi_var[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector70~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(27));

-- Location: LCCOMB_X75_Y35_N22
\main_fsm|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~54_combout\ = (\main_fsm|lo_var\(27) & ((\main_fsm|hi_var\(27) & (\main_fsm|Add1~53\ & VCC)) # (!\main_fsm|hi_var\(27) & (!\main_fsm|Add1~53\)))) # (!\main_fsm|lo_var\(27) & ((\main_fsm|hi_var\(27) & (!\main_fsm|Add1~53\)) # 
-- (!\main_fsm|hi_var\(27) & ((\main_fsm|Add1~53\) # (GND)))))
-- \main_fsm|Add1~55\ = CARRY((\main_fsm|lo_var\(27) & (!\main_fsm|hi_var\(27) & !\main_fsm|Add1~53\)) # (!\main_fsm|lo_var\(27) & ((!\main_fsm|Add1~53\) # (!\main_fsm|hi_var\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(27),
	datab => \main_fsm|hi_var\(27),
	datad => VCC,
	cin => \main_fsm|Add1~53\,
	combout => \main_fsm|Add1~54_combout\,
	cout => \main_fsm|Add1~55\);

-- Location: LCCOMB_X76_Y33_N8
\main_fsm|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~56_combout\ = (\main_fsm|Add1~56_combout\ & (\main_fsm|Add2~55\ $ (GND))) # (!\main_fsm|Add1~56_combout\ & (!\main_fsm|Add2~55\ & VCC))
-- \main_fsm|Add2~57\ = CARRY((\main_fsm|Add1~56_combout\ & !\main_fsm|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~56_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~55\,
	combout => \main_fsm|Add2~56_combout\,
	cout => \main_fsm|Add2~57\);

-- Location: FF_X76_Y33_N9
\main_fsm|mid_var[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~56_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(27));

-- Location: LCCOMB_X75_Y33_N24
\main_fsm|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~56_combout\ = (\main_fsm|mid_var\(28) & ((GND) # (!\main_fsm|Add3~55\))) # (!\main_fsm|mid_var\(28) & (\main_fsm|Add3~55\ $ (GND)))
-- \main_fsm|Add3~57\ = CARRY((\main_fsm|mid_var\(28)) # (!\main_fsm|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(28),
	datad => VCC,
	cin => \main_fsm|Add3~55\,
	combout => \main_fsm|Add3~56_combout\,
	cout => \main_fsm|Add3~57\);

-- Location: LCCOMB_X76_Y35_N2
\main_fsm|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector69~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~56_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(28))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(28),
	datad => \main_fsm|Add3~56_combout\,
	combout => \main_fsm|Selector69~0_combout\);

-- Location: FF_X76_Y35_N3
\main_fsm|hi_var[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector69~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(28));

-- Location: LCCOMB_X73_Y33_N24
\main_fsm|Add5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~56_combout\ = (\main_fsm|mid_var\(28) & (\main_fsm|Add5~55\ $ (GND))) # (!\main_fsm|mid_var\(28) & (!\main_fsm|Add5~55\ & VCC))
-- \main_fsm|Add5~57\ = CARRY((\main_fsm|mid_var\(28) & !\main_fsm|Add5~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(28),
	datad => VCC,
	cin => \main_fsm|Add5~55\,
	combout => \main_fsm|Add5~56_combout\,
	cout => \main_fsm|Add5~57\);

-- Location: LCCOMB_X74_Y35_N30
\main_fsm|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector37~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~56_combout\) # ((\main_fsm|lo_var\(28) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(28) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~56_combout\,
	datac => \main_fsm|lo_var\(28),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector37~0_combout\);

-- Location: FF_X74_Y35_N31
\main_fsm|lo_var[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector37~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(28));

-- Location: LCCOMB_X75_Y35_N24
\main_fsm|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~56_combout\ = ((\main_fsm|hi_var\(28) $ (\main_fsm|lo_var\(28) $ (!\main_fsm|Add1~55\)))) # (GND)
-- \main_fsm|Add1~57\ = CARRY((\main_fsm|hi_var\(28) & ((\main_fsm|lo_var\(28)) # (!\main_fsm|Add1~55\))) # (!\main_fsm|hi_var\(28) & (\main_fsm|lo_var\(28) & !\main_fsm|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(28),
	datab => \main_fsm|lo_var\(28),
	datad => VCC,
	cin => \main_fsm|Add1~55\,
	combout => \main_fsm|Add1~56_combout\,
	cout => \main_fsm|Add1~57\);

-- Location: LCCOMB_X76_Y33_N10
\main_fsm|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~58_combout\ = (\main_fsm|Add1~58_combout\ & (!\main_fsm|Add2~57\)) # (!\main_fsm|Add1~58_combout\ & ((\main_fsm|Add2~57\) # (GND)))
-- \main_fsm|Add2~59\ = CARRY((!\main_fsm|Add2~57\) # (!\main_fsm|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~58_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~57\,
	combout => \main_fsm|Add2~58_combout\,
	cout => \main_fsm|Add2~59\);

-- Location: FF_X76_Y33_N11
\main_fsm|mid_var[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~58_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(28));

-- Location: LCCOMB_X75_Y33_N26
\main_fsm|Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~58_combout\ = (\main_fsm|mid_var\(29) & (\main_fsm|Add3~57\ & VCC)) # (!\main_fsm|mid_var\(29) & (!\main_fsm|Add3~57\))
-- \main_fsm|Add3~59\ = CARRY((!\main_fsm|mid_var\(29) & !\main_fsm|Add3~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(29),
	datad => VCC,
	cin => \main_fsm|Add3~57\,
	combout => \main_fsm|Add3~58_combout\,
	cout => \main_fsm|Add3~59\);

-- Location: LCCOMB_X74_Y33_N6
\main_fsm|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector68~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~58_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(29))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(29),
	datad => \main_fsm|Add3~58_combout\,
	combout => \main_fsm|Selector68~0_combout\);

-- Location: FF_X74_Y33_N7
\main_fsm|hi_var[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector68~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(29));

-- Location: LCCOMB_X73_Y33_N26
\main_fsm|Add5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~58_combout\ = (\main_fsm|mid_var\(29) & (!\main_fsm|Add5~57\)) # (!\main_fsm|mid_var\(29) & ((\main_fsm|Add5~57\) # (GND)))
-- \main_fsm|Add5~59\ = CARRY((!\main_fsm|Add5~57\) # (!\main_fsm|mid_var\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(29),
	datad => VCC,
	cin => \main_fsm|Add5~57\,
	combout => \main_fsm|Add5~58_combout\,
	cout => \main_fsm|Add5~59\);

-- Location: LCCOMB_X74_Y35_N28
\main_fsm|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector36~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~58_combout\) # ((\main_fsm|lo_var\(29) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(29) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~58_combout\,
	datac => \main_fsm|lo_var\(29),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector36~0_combout\);

-- Location: FF_X74_Y35_N29
\main_fsm|lo_var[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector36~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(29));

-- Location: LCCOMB_X75_Y35_N26
\main_fsm|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~58_combout\ = (\main_fsm|hi_var\(29) & ((\main_fsm|lo_var\(29) & (\main_fsm|Add1~57\ & VCC)) # (!\main_fsm|lo_var\(29) & (!\main_fsm|Add1~57\)))) # (!\main_fsm|hi_var\(29) & ((\main_fsm|lo_var\(29) & (!\main_fsm|Add1~57\)) # 
-- (!\main_fsm|lo_var\(29) & ((\main_fsm|Add1~57\) # (GND)))))
-- \main_fsm|Add1~59\ = CARRY((\main_fsm|hi_var\(29) & (!\main_fsm|lo_var\(29) & !\main_fsm|Add1~57\)) # (!\main_fsm|hi_var\(29) & ((!\main_fsm|Add1~57\) # (!\main_fsm|lo_var\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(29),
	datab => \main_fsm|lo_var\(29),
	datad => VCC,
	cin => \main_fsm|Add1~57\,
	combout => \main_fsm|Add1~58_combout\,
	cout => \main_fsm|Add1~59\);

-- Location: LCCOMB_X76_Y33_N12
\main_fsm|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~60_combout\ = (\main_fsm|Add1~60_combout\ & (\main_fsm|Add2~59\ $ (GND))) # (!\main_fsm|Add1~60_combout\ & (!\main_fsm|Add2~59\ & VCC))
-- \main_fsm|Add2~61\ = CARRY((\main_fsm|Add1~60_combout\ & !\main_fsm|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add1~60_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~59\,
	combout => \main_fsm|Add2~60_combout\,
	cout => \main_fsm|Add2~61\);

-- Location: FF_X76_Y33_N13
\main_fsm|mid_var[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~60_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(29));

-- Location: LCCOMB_X73_Y33_N28
\main_fsm|Add5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~60_combout\ = (\main_fsm|mid_var\(30) & (\main_fsm|Add5~59\ $ (GND))) # (!\main_fsm|mid_var\(30) & (!\main_fsm|Add5~59\ & VCC))
-- \main_fsm|Add5~61\ = CARRY((\main_fsm|mid_var\(30) & !\main_fsm|Add5~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(30),
	datad => VCC,
	cin => \main_fsm|Add5~59\,
	combout => \main_fsm|Add5~60_combout\,
	cout => \main_fsm|Add5~61\);

-- Location: LCCOMB_X74_Y33_N28
\main_fsm|Selector35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector35~4_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~60_combout\) # ((\main_fsm|lo_var\(30) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(30) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~60_combout\,
	datac => \main_fsm|lo_var\(30),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector35~4_combout\);

-- Location: FF_X74_Y33_N29
\main_fsm|lo_var[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector35~4_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(30));

-- Location: LCCOMB_X75_Y33_N28
\main_fsm|Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~60_combout\ = (\main_fsm|mid_var\(30) & ((GND) # (!\main_fsm|Add3~59\))) # (!\main_fsm|mid_var\(30) & (\main_fsm|Add3~59\ $ (GND)))
-- \main_fsm|Add3~61\ = CARRY((\main_fsm|mid_var\(30)) # (!\main_fsm|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|mid_var\(30),
	datad => VCC,
	cin => \main_fsm|Add3~59\,
	combout => \main_fsm|Add3~60_combout\,
	cout => \main_fsm|Add3~61\);

-- Location: LCCOMB_X76_Y35_N0
\main_fsm|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector67~0_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~60_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(30))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(30),
	datad => \main_fsm|Add3~60_combout\,
	combout => \main_fsm|Selector67~0_combout\);

-- Location: FF_X76_Y35_N1
\main_fsm|hi_var[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector67~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(30));

-- Location: LCCOMB_X75_Y35_N28
\main_fsm|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~60_combout\ = ((\main_fsm|lo_var\(30) $ (\main_fsm|hi_var\(30) $ (!\main_fsm|Add1~59\)))) # (GND)
-- \main_fsm|Add1~61\ = CARRY((\main_fsm|lo_var\(30) & ((\main_fsm|hi_var\(30)) # (!\main_fsm|Add1~59\))) # (!\main_fsm|lo_var\(30) & (\main_fsm|hi_var\(30) & !\main_fsm|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(30),
	datab => \main_fsm|hi_var\(30),
	datad => VCC,
	cin => \main_fsm|Add1~59\,
	combout => \main_fsm|Add1~60_combout\,
	cout => \main_fsm|Add1~61\);

-- Location: LCCOMB_X76_Y33_N14
\main_fsm|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~62_combout\ = (\main_fsm|Add1~62_combout\ & (!\main_fsm|Add2~61\)) # (!\main_fsm|Add1~62_combout\ & ((\main_fsm|Add2~61\) # (GND)))
-- \main_fsm|Add2~63\ = CARRY((!\main_fsm|Add2~61\) # (!\main_fsm|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|Add1~62_combout\,
	datad => VCC,
	cin => \main_fsm|Add2~61\,
	combout => \main_fsm|Add2~62_combout\,
	cout => \main_fsm|Add2~63\);

-- Location: FF_X76_Y33_N15
\main_fsm|mid_var[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Add2~62_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(30));

-- Location: LCCOMB_X75_Y33_N30
\main_fsm|Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add3~62_combout\ = \main_fsm|Add3~61\ $ (\main_fsm|mid_var\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|mid_var\(31),
	cin => \main_fsm|Add3~61\,
	combout => \main_fsm|Add3~62_combout\);

-- Location: LCCOMB_X74_Y33_N22
\main_fsm|Selector66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector66~1_combout\ = (\main_fsm|Selector66~0_combout\ & ((\main_fsm|Add3~62_combout\) # ((!\main_fsm|hi_var[9]~5_combout\ & \main_fsm|hi_var\(31))))) # (!\main_fsm|Selector66~0_combout\ & (!\main_fsm|hi_var[9]~5_combout\ & 
-- (\main_fsm|hi_var\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector66~0_combout\,
	datab => \main_fsm|hi_var[9]~5_combout\,
	datac => \main_fsm|hi_var\(31),
	datad => \main_fsm|Add3~62_combout\,
	combout => \main_fsm|Selector66~1_combout\);

-- Location: FF_X74_Y33_N23
\main_fsm|hi_var[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector66~1_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|hi_var\(31));

-- Location: LCCOMB_X75_Y35_N30
\main_fsm|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add1~62_combout\ = \main_fsm|hi_var\(31) $ (\main_fsm|Add1~61\ $ (\main_fsm|lo_var\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|hi_var\(31),
	datad => \main_fsm|lo_var\(31),
	cin => \main_fsm|Add1~61\,
	combout => \main_fsm|Add1~62_combout\);

-- Location: LCCOMB_X76_Y33_N16
\main_fsm|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add2~64_combout\ = \main_fsm|Add2~63\ $ (!\main_fsm|Add1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|Add1~62_combout\,
	cin => \main_fsm|Add2~63\,
	combout => \main_fsm|Add2~64_combout\);

-- Location: LCCOMB_X76_Y33_N24
\main_fsm|mid_var[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|mid_var[31]~0_combout\ = !\main_fsm|Add2~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|Add2~64_combout\,
	combout => \main_fsm|mid_var[31]~0_combout\);

-- Location: FF_X76_Y33_N25
\main_fsm|mid_var[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|mid_var[31]~0_combout\,
	ena => \main_fsm|s_State~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|mid_var\(31));

-- Location: LCCOMB_X73_Y33_N30
\main_fsm|Add5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Add5~62_combout\ = \main_fsm|mid_var\(31) $ (!\main_fsm|Add5~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|mid_var\(31),
	cin => \main_fsm|Add5~61\,
	combout => \main_fsm|Add5~62_combout\);

-- Location: LCCOMB_X74_Y33_N16
\main_fsm|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector34~0_combout\ = (\main_fsm|Add5~64_combout\ & ((\main_fsm|Add5~62_combout\) # ((\main_fsm|lo_var\(31) & \main_fsm|Selector35~5_combout\)))) # (!\main_fsm|Add5~64_combout\ & (((\main_fsm|lo_var\(31) & \main_fsm|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Add5~64_combout\,
	datab => \main_fsm|Add5~62_combout\,
	datac => \main_fsm|lo_var\(31),
	datad => \main_fsm|Selector35~5_combout\,
	combout => \main_fsm|Selector34~0_combout\);

-- Location: FF_X74_Y33_N17
\main_fsm|lo_var[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector34~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|lo_var\(31));

-- Location: LCCOMB_X77_Y36_N0
\main_fsm|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~1_cout\ = CARRY((\main_fsm|hi_var\(0) & \main_fsm|lo_var\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(0),
	datab => \main_fsm|lo_var\(0),
	datad => VCC,
	cout => \main_fsm|LessThan0~1_cout\);

-- Location: LCCOMB_X77_Y36_N2
\main_fsm|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~3_cout\ = CARRY((\main_fsm|hi_var\(1) & (!\main_fsm|lo_var\(1) & !\main_fsm|LessThan0~1_cout\)) # (!\main_fsm|hi_var\(1) & ((!\main_fsm|LessThan0~1_cout\) # (!\main_fsm|lo_var\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(1),
	datab => \main_fsm|lo_var\(1),
	datad => VCC,
	cin => \main_fsm|LessThan0~1_cout\,
	cout => \main_fsm|LessThan0~3_cout\);

-- Location: LCCOMB_X77_Y36_N4
\main_fsm|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~5_cout\ = CARRY((\main_fsm|hi_var\(2) & ((\main_fsm|lo_var\(2)) # (!\main_fsm|LessThan0~3_cout\))) # (!\main_fsm|hi_var\(2) & (\main_fsm|lo_var\(2) & !\main_fsm|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(2),
	datab => \main_fsm|lo_var\(2),
	datad => VCC,
	cin => \main_fsm|LessThan0~3_cout\,
	cout => \main_fsm|LessThan0~5_cout\);

-- Location: LCCOMB_X77_Y36_N6
\main_fsm|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~7_cout\ = CARRY((\main_fsm|hi_var\(3) & ((!\main_fsm|LessThan0~5_cout\) # (!\main_fsm|lo_var\(3)))) # (!\main_fsm|hi_var\(3) & (!\main_fsm|lo_var\(3) & !\main_fsm|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(3),
	datab => \main_fsm|lo_var\(3),
	datad => VCC,
	cin => \main_fsm|LessThan0~5_cout\,
	cout => \main_fsm|LessThan0~7_cout\);

-- Location: LCCOMB_X77_Y36_N8
\main_fsm|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~9_cout\ = CARRY((\main_fsm|lo_var\(4) & ((!\main_fsm|LessThan0~7_cout\) # (!\main_fsm|hi_var\(4)))) # (!\main_fsm|lo_var\(4) & (!\main_fsm|hi_var\(4) & !\main_fsm|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(4),
	datab => \main_fsm|hi_var\(4),
	datad => VCC,
	cin => \main_fsm|LessThan0~7_cout\,
	cout => \main_fsm|LessThan0~9_cout\);

-- Location: LCCOMB_X77_Y36_N10
\main_fsm|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~11_cout\ = CARRY((\main_fsm|lo_var\(5) & (!\main_fsm|hi_var\(5) & !\main_fsm|LessThan0~9_cout\)) # (!\main_fsm|lo_var\(5) & ((!\main_fsm|LessThan0~9_cout\) # (!\main_fsm|hi_var\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(5),
	datab => \main_fsm|hi_var\(5),
	datad => VCC,
	cin => \main_fsm|LessThan0~9_cout\,
	cout => \main_fsm|LessThan0~11_cout\);

-- Location: LCCOMB_X77_Y36_N12
\main_fsm|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~13_cout\ = CARRY((\main_fsm|hi_var\(6) & ((\main_fsm|lo_var\(6)) # (!\main_fsm|LessThan0~11_cout\))) # (!\main_fsm|hi_var\(6) & (\main_fsm|lo_var\(6) & !\main_fsm|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(6),
	datab => \main_fsm|lo_var\(6),
	datad => VCC,
	cin => \main_fsm|LessThan0~11_cout\,
	cout => \main_fsm|LessThan0~13_cout\);

-- Location: LCCOMB_X77_Y36_N14
\main_fsm|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~15_cout\ = CARRY((\main_fsm|lo_var\(7) & (!\main_fsm|hi_var\(7) & !\main_fsm|LessThan0~13_cout\)) # (!\main_fsm|lo_var\(7) & ((!\main_fsm|LessThan0~13_cout\) # (!\main_fsm|hi_var\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(7),
	datab => \main_fsm|hi_var\(7),
	datad => VCC,
	cin => \main_fsm|LessThan0~13_cout\,
	cout => \main_fsm|LessThan0~15_cout\);

-- Location: LCCOMB_X77_Y36_N16
\main_fsm|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~17_cout\ = CARRY((\main_fsm|hi_var\(8) & ((\main_fsm|lo_var\(8)) # (!\main_fsm|LessThan0~15_cout\))) # (!\main_fsm|hi_var\(8) & (\main_fsm|lo_var\(8) & !\main_fsm|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(8),
	datab => \main_fsm|lo_var\(8),
	datad => VCC,
	cin => \main_fsm|LessThan0~15_cout\,
	cout => \main_fsm|LessThan0~17_cout\);

-- Location: LCCOMB_X77_Y36_N18
\main_fsm|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~19_cout\ = CARRY((\main_fsm|lo_var\(9) & (!\main_fsm|hi_var\(9) & !\main_fsm|LessThan0~17_cout\)) # (!\main_fsm|lo_var\(9) & ((!\main_fsm|LessThan0~17_cout\) # (!\main_fsm|hi_var\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(9),
	datab => \main_fsm|hi_var\(9),
	datad => VCC,
	cin => \main_fsm|LessThan0~17_cout\,
	cout => \main_fsm|LessThan0~19_cout\);

-- Location: LCCOMB_X77_Y36_N20
\main_fsm|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~21_cout\ = CARRY((\main_fsm|hi_var\(10) & (\main_fsm|lo_var\(10) & !\main_fsm|LessThan0~19_cout\)) # (!\main_fsm|hi_var\(10) & ((\main_fsm|lo_var\(10)) # (!\main_fsm|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(10),
	datab => \main_fsm|lo_var\(10),
	datad => VCC,
	cin => \main_fsm|LessThan0~19_cout\,
	cout => \main_fsm|LessThan0~21_cout\);

-- Location: LCCOMB_X77_Y36_N22
\main_fsm|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~23_cout\ = CARRY((\main_fsm|lo_var\(11) & (\main_fsm|hi_var\(11) & !\main_fsm|LessThan0~21_cout\)) # (!\main_fsm|lo_var\(11) & ((\main_fsm|hi_var\(11)) # (!\main_fsm|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(11),
	datab => \main_fsm|hi_var\(11),
	datad => VCC,
	cin => \main_fsm|LessThan0~21_cout\,
	cout => \main_fsm|LessThan0~23_cout\);

-- Location: LCCOMB_X77_Y36_N24
\main_fsm|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~25_cout\ = CARRY((\main_fsm|hi_var\(12) & (\main_fsm|lo_var\(12) & !\main_fsm|LessThan0~23_cout\)) # (!\main_fsm|hi_var\(12) & ((\main_fsm|lo_var\(12)) # (!\main_fsm|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(12),
	datab => \main_fsm|lo_var\(12),
	datad => VCC,
	cin => \main_fsm|LessThan0~23_cout\,
	cout => \main_fsm|LessThan0~25_cout\);

-- Location: LCCOMB_X77_Y36_N26
\main_fsm|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~27_cout\ = CARRY((\main_fsm|lo_var\(13) & (\main_fsm|hi_var\(13) & !\main_fsm|LessThan0~25_cout\)) # (!\main_fsm|lo_var\(13) & ((\main_fsm|hi_var\(13)) # (!\main_fsm|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(13),
	datab => \main_fsm|hi_var\(13),
	datad => VCC,
	cin => \main_fsm|LessThan0~25_cout\,
	cout => \main_fsm|LessThan0~27_cout\);

-- Location: LCCOMB_X77_Y36_N28
\main_fsm|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~29_cout\ = CARRY((\main_fsm|lo_var\(14) & ((!\main_fsm|LessThan0~27_cout\) # (!\main_fsm|hi_var\(14)))) # (!\main_fsm|lo_var\(14) & (!\main_fsm|hi_var\(14) & !\main_fsm|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(14),
	datab => \main_fsm|hi_var\(14),
	datad => VCC,
	cin => \main_fsm|LessThan0~27_cout\,
	cout => \main_fsm|LessThan0~29_cout\);

-- Location: LCCOMB_X77_Y36_N30
\main_fsm|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~31_cout\ = CARRY((\main_fsm|lo_var\(15) & (\main_fsm|hi_var\(15) & !\main_fsm|LessThan0~29_cout\)) # (!\main_fsm|lo_var\(15) & ((\main_fsm|hi_var\(15)) # (!\main_fsm|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(15),
	datab => \main_fsm|hi_var\(15),
	datad => VCC,
	cin => \main_fsm|LessThan0~29_cout\,
	cout => \main_fsm|LessThan0~31_cout\);

-- Location: LCCOMB_X77_Y35_N0
\main_fsm|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~33_cout\ = CARRY((\main_fsm|lo_var\(16) & ((!\main_fsm|LessThan0~31_cout\) # (!\main_fsm|hi_var\(16)))) # (!\main_fsm|lo_var\(16) & (!\main_fsm|hi_var\(16) & !\main_fsm|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(16),
	datab => \main_fsm|hi_var\(16),
	datad => VCC,
	cin => \main_fsm|LessThan0~31_cout\,
	cout => \main_fsm|LessThan0~33_cout\);

-- Location: LCCOMB_X77_Y35_N2
\main_fsm|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~35_cout\ = CARRY((\main_fsm|lo_var\(17) & (\main_fsm|hi_var\(17) & !\main_fsm|LessThan0~33_cout\)) # (!\main_fsm|lo_var\(17) & ((\main_fsm|hi_var\(17)) # (!\main_fsm|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(17),
	datab => \main_fsm|hi_var\(17),
	datad => VCC,
	cin => \main_fsm|LessThan0~33_cout\,
	cout => \main_fsm|LessThan0~35_cout\);

-- Location: LCCOMB_X77_Y35_N4
\main_fsm|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~37_cout\ = CARRY((\main_fsm|lo_var\(18) & ((!\main_fsm|LessThan0~35_cout\) # (!\main_fsm|hi_var\(18)))) # (!\main_fsm|lo_var\(18) & (!\main_fsm|hi_var\(18) & !\main_fsm|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(18),
	datab => \main_fsm|hi_var\(18),
	datad => VCC,
	cin => \main_fsm|LessThan0~35_cout\,
	cout => \main_fsm|LessThan0~37_cout\);

-- Location: LCCOMB_X77_Y35_N6
\main_fsm|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~39_cout\ = CARRY((\main_fsm|lo_var\(19) & (\main_fsm|hi_var\(19) & !\main_fsm|LessThan0~37_cout\)) # (!\main_fsm|lo_var\(19) & ((\main_fsm|hi_var\(19)) # (!\main_fsm|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(19),
	datab => \main_fsm|hi_var\(19),
	datad => VCC,
	cin => \main_fsm|LessThan0~37_cout\,
	cout => \main_fsm|LessThan0~39_cout\);

-- Location: LCCOMB_X77_Y35_N8
\main_fsm|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~41_cout\ = CARRY((\main_fsm|lo_var\(20) & ((!\main_fsm|LessThan0~39_cout\) # (!\main_fsm|hi_var\(20)))) # (!\main_fsm|lo_var\(20) & (!\main_fsm|hi_var\(20) & !\main_fsm|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(20),
	datab => \main_fsm|hi_var\(20),
	datad => VCC,
	cin => \main_fsm|LessThan0~39_cout\,
	cout => \main_fsm|LessThan0~41_cout\);

-- Location: LCCOMB_X77_Y35_N10
\main_fsm|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~43_cout\ = CARRY((\main_fsm|lo_var\(21) & (\main_fsm|hi_var\(21) & !\main_fsm|LessThan0~41_cout\)) # (!\main_fsm|lo_var\(21) & ((\main_fsm|hi_var\(21)) # (!\main_fsm|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(21),
	datab => \main_fsm|hi_var\(21),
	datad => VCC,
	cin => \main_fsm|LessThan0~41_cout\,
	cout => \main_fsm|LessThan0~43_cout\);

-- Location: LCCOMB_X77_Y35_N12
\main_fsm|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~45_cout\ = CARRY((\main_fsm|hi_var\(22) & (\main_fsm|lo_var\(22) & !\main_fsm|LessThan0~43_cout\)) # (!\main_fsm|hi_var\(22) & ((\main_fsm|lo_var\(22)) # (!\main_fsm|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(22),
	datab => \main_fsm|lo_var\(22),
	datad => VCC,
	cin => \main_fsm|LessThan0~43_cout\,
	cout => \main_fsm|LessThan0~45_cout\);

-- Location: LCCOMB_X77_Y35_N14
\main_fsm|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~47_cout\ = CARRY((\main_fsm|lo_var\(23) & (\main_fsm|hi_var\(23) & !\main_fsm|LessThan0~45_cout\)) # (!\main_fsm|lo_var\(23) & ((\main_fsm|hi_var\(23)) # (!\main_fsm|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(23),
	datab => \main_fsm|hi_var\(23),
	datad => VCC,
	cin => \main_fsm|LessThan0~45_cout\,
	cout => \main_fsm|LessThan0~47_cout\);

-- Location: LCCOMB_X77_Y35_N16
\main_fsm|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~49_cout\ = CARRY((\main_fsm|lo_var\(24) & ((!\main_fsm|LessThan0~47_cout\) # (!\main_fsm|hi_var\(24)))) # (!\main_fsm|lo_var\(24) & (!\main_fsm|hi_var\(24) & !\main_fsm|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(24),
	datab => \main_fsm|hi_var\(24),
	datad => VCC,
	cin => \main_fsm|LessThan0~47_cout\,
	cout => \main_fsm|LessThan0~49_cout\);

-- Location: LCCOMB_X77_Y35_N18
\main_fsm|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~51_cout\ = CARRY((\main_fsm|hi_var\(25) & ((!\main_fsm|LessThan0~49_cout\) # (!\main_fsm|lo_var\(25)))) # (!\main_fsm|hi_var\(25) & (!\main_fsm|lo_var\(25) & !\main_fsm|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(25),
	datab => \main_fsm|lo_var\(25),
	datad => VCC,
	cin => \main_fsm|LessThan0~49_cout\,
	cout => \main_fsm|LessThan0~51_cout\);

-- Location: LCCOMB_X77_Y35_N20
\main_fsm|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~53_cout\ = CARRY((\main_fsm|lo_var\(26) & ((!\main_fsm|LessThan0~51_cout\) # (!\main_fsm|hi_var\(26)))) # (!\main_fsm|lo_var\(26) & (!\main_fsm|hi_var\(26) & !\main_fsm|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|lo_var\(26),
	datab => \main_fsm|hi_var\(26),
	datad => VCC,
	cin => \main_fsm|LessThan0~51_cout\,
	cout => \main_fsm|LessThan0~53_cout\);

-- Location: LCCOMB_X77_Y35_N22
\main_fsm|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~55_cout\ = CARRY((\main_fsm|hi_var\(27) & ((!\main_fsm|LessThan0~53_cout\) # (!\main_fsm|lo_var\(27)))) # (!\main_fsm|hi_var\(27) & (!\main_fsm|lo_var\(27) & !\main_fsm|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(27),
	datab => \main_fsm|lo_var\(27),
	datad => VCC,
	cin => \main_fsm|LessThan0~53_cout\,
	cout => \main_fsm|LessThan0~55_cout\);

-- Location: LCCOMB_X77_Y35_N24
\main_fsm|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~57_cout\ = CARRY((\main_fsm|hi_var\(28) & (\main_fsm|lo_var\(28) & !\main_fsm|LessThan0~55_cout\)) # (!\main_fsm|hi_var\(28) & ((\main_fsm|lo_var\(28)) # (!\main_fsm|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(28),
	datab => \main_fsm|lo_var\(28),
	datad => VCC,
	cin => \main_fsm|LessThan0~55_cout\,
	cout => \main_fsm|LessThan0~57_cout\);

-- Location: LCCOMB_X77_Y35_N26
\main_fsm|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~59_cout\ = CARRY((\main_fsm|hi_var\(29) & ((!\main_fsm|LessThan0~57_cout\) # (!\main_fsm|lo_var\(29)))) # (!\main_fsm|hi_var\(29) & (!\main_fsm|lo_var\(29) & !\main_fsm|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(29),
	datab => \main_fsm|lo_var\(29),
	datad => VCC,
	cin => \main_fsm|LessThan0~57_cout\,
	cout => \main_fsm|LessThan0~59_cout\);

-- Location: LCCOMB_X77_Y35_N28
\main_fsm|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~61_cout\ = CARRY((\main_fsm|hi_var\(30) & (\main_fsm|lo_var\(30) & !\main_fsm|LessThan0~59_cout\)) # (!\main_fsm|hi_var\(30) & ((\main_fsm|lo_var\(30)) # (!\main_fsm|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|hi_var\(30),
	datab => \main_fsm|lo_var\(30),
	datad => VCC,
	cin => \main_fsm|LessThan0~59_cout\,
	cout => \main_fsm|LessThan0~61_cout\);

-- Location: LCCOMB_X77_Y35_N30
\main_fsm|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|LessThan0~62_combout\ = (\main_fsm|lo_var\(31) & (\main_fsm|LessThan0~61_cout\ & \main_fsm|hi_var\(31))) # (!\main_fsm|lo_var\(31) & ((\main_fsm|LessThan0~61_cout\) # (\main_fsm|hi_var\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|lo_var\(31),
	datad => \main_fsm|hi_var\(31),
	cin => \main_fsm|LessThan0~61_cout\,
	combout => \main_fsm|LessThan0~62_combout\);

-- Location: LCCOMB_X76_Y37_N16
\main_fsm|s_State.calc~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_State.calc~feeder_combout\ = \main_fsm|s_State~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|s_State~24_combout\,
	combout => \main_fsm|s_State.calc~feeder_combout\);

-- Location: FF_X76_Y37_N17
\main_fsm|s_State.calc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|s_State.calc~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.calc~q\);

-- Location: LCCOMB_X75_Y38_N10
\main_fsm|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector107~0_combout\ = (\main_fsm|LessThan0~62_combout\ & ((\main_fsm|s_State.calc~q\) # ((!\debounce0|s_pulsedOut~q\ & \main_fsm|s_State.cheater~q\)))) # (!\main_fsm|LessThan0~62_combout\ & (!\debounce0|s_pulsedOut~q\ & 
-- (\main_fsm|s_State.cheater~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|LessThan0~62_combout\,
	datab => \debounce0|s_pulsedOut~q\,
	datac => \main_fsm|s_State.cheater~q\,
	datad => \main_fsm|s_State.calc~q\,
	combout => \main_fsm|Selector107~0_combout\);

-- Location: FF_X75_Y38_N11
\main_fsm|s_State.cheater\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector107~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.cheater~q\);

-- Location: LCCOMB_X75_Y38_N18
\main_fsm|Selector99~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector99~1_combout\ = (\main_fsm|Selector99~0_combout\) # ((\debounce0|s_pulsedOut~q\ & ((\main_fsm|s_State.win~q\) # (\main_fsm|s_State.cheater~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datab => \main_fsm|Selector99~0_combout\,
	datac => \debounce0|s_pulsedOut~q\,
	datad => \main_fsm|s_State.cheater~q\,
	combout => \main_fsm|Selector99~1_combout\);

-- Location: FF_X75_Y38_N19
\main_fsm|s_State.grupo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector99~1_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.grupo~q\);

-- Location: LCCOMB_X76_Y37_N12
\main_fsm|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|WideOr4~1_combout\ = (\main_fsm|s_State.grupo~q\) # (!\main_fsm|s_State.start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|s_State.grupo~q\,
	datad => \main_fsm|s_State.start~q\,
	combout => \main_fsm|WideOr4~1_combout\);

-- Location: LCCOMB_X77_Y33_N2
\main_fsm|attempt_var[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[9]~16_combout\ = (!\s_SW0~q\ & ((\main_fsm|WideOr4~0_combout\ & (!\debounce2|s_pulsedOut~q\)) # (!\main_fsm|WideOr4~0_combout\ & ((\main_fsm|WideOr4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_SW0~q\,
	datab => \main_fsm|WideOr4~0_combout\,
	datac => \debounce2|s_pulsedOut~q\,
	datad => \main_fsm|WideOr4~1_combout\,
	combout => \main_fsm|attempt_var[9]~16_combout\);

-- Location: FF_X77_Y33_N13
\main_fsm|attempt_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[0]~10_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(0));

-- Location: LCCOMB_X77_Y33_N14
\main_fsm|attempt_var[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[1]~12_combout\ = (\main_fsm|attempt_var\(1) & (!\main_fsm|attempt_var[0]~11\)) # (!\main_fsm|attempt_var\(1) & ((\main_fsm|attempt_var[0]~11\) # (GND)))
-- \main_fsm|attempt_var[1]~13\ = CARRY((!\main_fsm|attempt_var[0]~11\) # (!\main_fsm|attempt_var\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(1),
	datad => VCC,
	cin => \main_fsm|attempt_var[0]~11\,
	combout => \main_fsm|attempt_var[1]~12_combout\,
	cout => \main_fsm|attempt_var[1]~13\);

-- Location: FF_X77_Y33_N15
\main_fsm|attempt_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[1]~12_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(1));

-- Location: LCCOMB_X77_Y33_N16
\main_fsm|attempt_var[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[2]~14_combout\ = (\main_fsm|attempt_var\(2) & (\main_fsm|attempt_var[1]~13\ $ (GND))) # (!\main_fsm|attempt_var\(2) & (!\main_fsm|attempt_var[1]~13\ & VCC))
-- \main_fsm|attempt_var[2]~15\ = CARRY((\main_fsm|attempt_var\(2) & !\main_fsm|attempt_var[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(2),
	datad => VCC,
	cin => \main_fsm|attempt_var[1]~13\,
	combout => \main_fsm|attempt_var[2]~14_combout\,
	cout => \main_fsm|attempt_var[2]~15\);

-- Location: FF_X77_Y33_N17
\main_fsm|attempt_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[2]~14_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(2));

-- Location: LCCOMB_X77_Y33_N18
\main_fsm|attempt_var[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[3]~17_combout\ = (\main_fsm|attempt_var\(3) & (!\main_fsm|attempt_var[2]~15\)) # (!\main_fsm|attempt_var\(3) & ((\main_fsm|attempt_var[2]~15\) # (GND)))
-- \main_fsm|attempt_var[3]~18\ = CARRY((!\main_fsm|attempt_var[2]~15\) # (!\main_fsm|attempt_var\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(3),
	datad => VCC,
	cin => \main_fsm|attempt_var[2]~15\,
	combout => \main_fsm|attempt_var[3]~17_combout\,
	cout => \main_fsm|attempt_var[3]~18\);

-- Location: FF_X77_Y33_N19
\main_fsm|attempt_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[3]~17_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(3));

-- Location: LCCOMB_X77_Y33_N20
\main_fsm|attempt_var[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[4]~19_combout\ = (\main_fsm|attempt_var\(4) & (\main_fsm|attempt_var[3]~18\ $ (GND))) # (!\main_fsm|attempt_var\(4) & (!\main_fsm|attempt_var[3]~18\ & VCC))
-- \main_fsm|attempt_var[4]~20\ = CARRY((\main_fsm|attempt_var\(4) & !\main_fsm|attempt_var[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(4),
	datad => VCC,
	cin => \main_fsm|attempt_var[3]~18\,
	combout => \main_fsm|attempt_var[4]~19_combout\,
	cout => \main_fsm|attempt_var[4]~20\);

-- Location: FF_X77_Y33_N21
\main_fsm|attempt_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[4]~19_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(4));

-- Location: LCCOMB_X77_Y33_N22
\main_fsm|attempt_var[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[5]~21_combout\ = (\main_fsm|attempt_var\(5) & (!\main_fsm|attempt_var[4]~20\)) # (!\main_fsm|attempt_var\(5) & ((\main_fsm|attempt_var[4]~20\) # (GND)))
-- \main_fsm|attempt_var[5]~22\ = CARRY((!\main_fsm|attempt_var[4]~20\) # (!\main_fsm|attempt_var\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempt_var\(5),
	datad => VCC,
	cin => \main_fsm|attempt_var[4]~20\,
	combout => \main_fsm|attempt_var[5]~21_combout\,
	cout => \main_fsm|attempt_var[5]~22\);

-- Location: FF_X77_Y33_N23
\main_fsm|attempt_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[5]~21_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(5));

-- Location: LCCOMB_X77_Y33_N24
\main_fsm|attempt_var[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[6]~23_combout\ = (\main_fsm|attempt_var\(6) & (\main_fsm|attempt_var[5]~22\ $ (GND))) # (!\main_fsm|attempt_var\(6) & (!\main_fsm|attempt_var[5]~22\ & VCC))
-- \main_fsm|attempt_var[6]~24\ = CARRY((\main_fsm|attempt_var\(6) & !\main_fsm|attempt_var[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(6),
	datad => VCC,
	cin => \main_fsm|attempt_var[5]~22\,
	combout => \main_fsm|attempt_var[6]~23_combout\,
	cout => \main_fsm|attempt_var[6]~24\);

-- Location: FF_X77_Y33_N25
\main_fsm|attempt_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[6]~23_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(6));

-- Location: LCCOMB_X77_Y33_N26
\main_fsm|attempt_var[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[7]~25_combout\ = (\main_fsm|attempt_var\(7) & (!\main_fsm|attempt_var[6]~24\)) # (!\main_fsm|attempt_var\(7) & ((\main_fsm|attempt_var[6]~24\) # (GND)))
-- \main_fsm|attempt_var[7]~26\ = CARRY((!\main_fsm|attempt_var[6]~24\) # (!\main_fsm|attempt_var\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempt_var\(7),
	datad => VCC,
	cin => \main_fsm|attempt_var[6]~24\,
	combout => \main_fsm|attempt_var[7]~25_combout\,
	cout => \main_fsm|attempt_var[7]~26\);

-- Location: FF_X77_Y33_N27
\main_fsm|attempt_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[7]~25_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(7));

-- Location: LCCOMB_X77_Y33_N28
\main_fsm|attempt_var[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[8]~27_combout\ = (\main_fsm|attempt_var\(8) & (\main_fsm|attempt_var[7]~26\ $ (GND))) # (!\main_fsm|attempt_var\(8) & (!\main_fsm|attempt_var[7]~26\ & VCC))
-- \main_fsm|attempt_var[8]~28\ = CARRY((\main_fsm|attempt_var\(8) & !\main_fsm|attempt_var[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|attempt_var\(8),
	datad => VCC,
	cin => \main_fsm|attempt_var[7]~26\,
	combout => \main_fsm|attempt_var[8]~27_combout\,
	cout => \main_fsm|attempt_var[8]~28\);

-- Location: FF_X77_Y33_N29
\main_fsm|attempt_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[8]~27_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(8));

-- Location: LCCOMB_X77_Y33_N6
\main_fsm|n_attempts[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[8]~feeder_combout\ = \main_fsm|attempt_var\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(8),
	combout => \main_fsm|n_attempts[8]~feeder_combout\);

-- Location: LCCOMB_X76_Y37_N30
\main_fsm|attempts[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempts[9]~0_combout\ = (!\s_SW0~q\ & \main_fsm|s_State.calc~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_SW0~q\,
	datad => \main_fsm|s_State.calc~q\,
	combout => \main_fsm|attempts[9]~0_combout\);

-- Location: FF_X77_Y33_N7
\main_fsm|n_attempts[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[8]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(8));

-- Location: LCCOMB_X77_Y33_N8
\main_fsm|n_attempts[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[2]~feeder_combout\ = \main_fsm|attempt_var\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(2),
	combout => \main_fsm|n_attempts[2]~feeder_combout\);

-- Location: FF_X77_Y33_N9
\main_fsm|n_attempts[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[2]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(2));

-- Location: LCCOMB_X77_Y29_N8
\bcd_fsm_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~0_combout\ = \bcd_fsm_1|input\(2) $ (VCC)
-- \bcd_fsm_1|Add0~1\ = CARRY(\bcd_fsm_1|input\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(2),
	datad => VCC,
	combout => \bcd_fsm_1|Add0~0_combout\,
	cout => \bcd_fsm_1|Add0~1\);

-- Location: LCCOMB_X77_Y29_N4
\bcd_fsm_1|input[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[2]~1_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & ((\bcd_fsm_1|Add0~0_combout\))) # (!\bcd_fsm_1|s_state.sub100~q\ & (\main_fsm|n_attempts\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(2),
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|Add0~0_combout\,
	combout => \bcd_fsm_1|input[2]~1_combout\);

-- Location: LCCOMB_X80_Y29_N24
\bcd_fsm_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector0~0_combout\ = (!\bcd_fsm_1|s_state.finish~q\ & ((\bcd_fsm_1|s_state.idle~q\) # (!\bcd_fsm_1|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Selector1~1_combout\,
	datab => \bcd_fsm_1|s_state.finish~q\,
	datac => \bcd_fsm_1|s_state.idle~q\,
	combout => \bcd_fsm_1|Selector0~0_combout\);

-- Location: FF_X80_Y29_N25
\bcd_fsm_1|s_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|s_state.idle~q\);

-- Location: LCCOMB_X76_Y37_N26
\main_fsm|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector1~0_combout\ = (!\main_fsm|s_State.done~q\ & (\main_fsm|activate~q\ & \main_fsm|s_State.start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.done~q\,
	datac => \main_fsm|activate~q\,
	datad => \main_fsm|s_State.start~q\,
	combout => \main_fsm|Selector1~0_combout\);

-- Location: LCCOMB_X76_Y37_N4
\main_fsm|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector1~1_combout\ = (\main_fsm|Selector1~0_combout\) # ((\main_fsm|s_State.calc~q\ & ((\main_fsm|activate~q\) # (!\main_fsm|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector1~0_combout\,
	datab => \main_fsm|s_State.calc~q\,
	datac => \main_fsm|activate~q\,
	datad => \main_fsm|LessThan0~62_combout\,
	combout => \main_fsm|Selector1~1_combout\);

-- Location: FF_X76_Y37_N5
\main_fsm|activate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector1~1_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|activate~q\);

-- Location: LCCOMB_X80_Y29_N26
\bcd_fsm_1|input~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input~15_combout\ = (\bcd_fsm_1|s_state.idle~q\ & (!\bcd_fsm_1|LessThan1~2_combout\ & ((\bcd_fsm_1|s_state.sub10~q\)))) # (!\bcd_fsm_1|s_state.idle~q\ & (((\main_fsm|activate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan1~2_combout\,
	datab => \bcd_fsm_1|s_state.idle~q\,
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|input~15_combout\);

-- Location: FF_X80_Y29_N17
\main_fsm|n_attempts[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|attempt_var\(1),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(1));

-- Location: LCCOMB_X76_Y29_N10
\bcd_fsm_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~0_combout\ = \bcd_fsm_1|input\(1) $ (VCC)
-- \bcd_fsm_1|Add2~1\ = CARRY(\bcd_fsm_1|input\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(1),
	datad => VCC,
	combout => \bcd_fsm_1|Add2~0_combout\,
	cout => \bcd_fsm_1|Add2~1\);

-- Location: LCCOMB_X80_Y29_N16
\bcd_fsm_1|input[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[1]~13_combout\ = (\bcd_fsm_1|s_state.idle~q\ & ((\bcd_fsm_1|Add2~0_combout\))) # (!\bcd_fsm_1|s_state.idle~q\ & (\main_fsm|n_attempts\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|s_state.idle~q\,
	datac => \main_fsm|n_attempts\(1),
	datad => \bcd_fsm_1|Add2~0_combout\,
	combout => \bcd_fsm_1|input[1]~13_combout\);

-- Location: LCCOMB_X80_Y29_N4
\bcd_fsm_1|input[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[1]~14_combout\ = (\bcd_fsm_1|input~15_combout\ & ((\bcd_fsm_1|input[1]~13_combout\))) # (!\bcd_fsm_1|input~15_combout\ & (\bcd_fsm_1|input\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input~15_combout\,
	datac => \bcd_fsm_1|input\(1),
	datad => \bcd_fsm_1|input[1]~13_combout\,
	combout => \bcd_fsm_1|input[1]~14_combout\);

-- Location: FF_X80_Y29_N5
\bcd_fsm_1|input[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(1));

-- Location: LCCOMB_X76_Y29_N12
\bcd_fsm_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~2_combout\ = (\bcd_fsm_1|input\(2) & (\bcd_fsm_1|Add2~1\ & VCC)) # (!\bcd_fsm_1|input\(2) & (!\bcd_fsm_1|Add2~1\))
-- \bcd_fsm_1|Add2~3\ = CARRY((!\bcd_fsm_1|input\(2) & !\bcd_fsm_1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(2),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~1\,
	combout => \bcd_fsm_1|Add2~2_combout\,
	cout => \bcd_fsm_1|Add2~3\);

-- Location: LCCOMB_X80_Y29_N18
\bcd_fsm_1|dez[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|dez[1]~2_combout\ = (\bcd_fsm_1|s_state.idle~q\) # (!\main_fsm|activate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_1|s_state.idle~q\,
	combout => \bcd_fsm_1|dez[1]~2_combout\);

-- Location: LCCOMB_X77_Y33_N10
\main_fsm|n_attempts[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[6]~feeder_combout\ = \main_fsm|attempt_var\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(6),
	combout => \main_fsm|n_attempts[6]~feeder_combout\);

-- Location: FF_X77_Y33_N11
\main_fsm|n_attempts[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[6]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(6));

-- Location: LCCOMB_X77_Y33_N0
\main_fsm|n_attempts[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[5]~feeder_combout\ = \main_fsm|attempt_var\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|attempt_var\(5),
	combout => \main_fsm|n_attempts[5]~feeder_combout\);

-- Location: FF_X77_Y33_N1
\main_fsm|n_attempts[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[5]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(5));

-- Location: LCCOMB_X77_Y29_N10
\bcd_fsm_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~2_combout\ = (\bcd_fsm_1|input\(3) & (\bcd_fsm_1|Add0~1\ & VCC)) # (!\bcd_fsm_1|input\(3) & (!\bcd_fsm_1|Add0~1\))
-- \bcd_fsm_1|Add0~3\ = CARRY((!\bcd_fsm_1|input\(3) & !\bcd_fsm_1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(3),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~1\,
	combout => \bcd_fsm_1|Add0~2_combout\,
	cout => \bcd_fsm_1|Add0~3\);

-- Location: LCCOMB_X76_Y33_N30
\main_fsm|n_attempts[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[3]~feeder_combout\ = \main_fsm|attempt_var\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(3),
	combout => \main_fsm|n_attempts[3]~feeder_combout\);

-- Location: FF_X76_Y33_N31
\main_fsm|n_attempts[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[3]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(3));

-- Location: LCCOMB_X77_Y29_N30
\bcd_fsm_1|input[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[3]~0_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & (\bcd_fsm_1|Add0~2_combout\)) # (!\bcd_fsm_1|s_state.sub100~q\ & ((\main_fsm|n_attempts\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Add0~2_combout\,
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \main_fsm|n_attempts\(3),
	combout => \bcd_fsm_1|input[3]~0_combout\);

-- Location: LCCOMB_X76_Y29_N14
\bcd_fsm_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~4_combout\ = (\bcd_fsm_1|input\(3) & (\bcd_fsm_1|Add2~3\ $ (GND))) # (!\bcd_fsm_1|input\(3) & (!\bcd_fsm_1|Add2~3\ & VCC))
-- \bcd_fsm_1|Add2~5\ = CARRY((\bcd_fsm_1|input\(3) & !\bcd_fsm_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(3),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~3\,
	combout => \bcd_fsm_1|Add2~4_combout\,
	cout => \bcd_fsm_1|Add2~5\);

-- Location: FF_X77_Y29_N31
\bcd_fsm_1|input[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[3]~0_combout\,
	asdata => \bcd_fsm_1|Add2~4_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(3));

-- Location: LCCOMB_X77_Y29_N12
\bcd_fsm_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~4_combout\ = (\bcd_fsm_1|input\(4) & ((GND) # (!\bcd_fsm_1|Add0~3\))) # (!\bcd_fsm_1|input\(4) & (\bcd_fsm_1|Add0~3\ $ (GND)))
-- \bcd_fsm_1|Add0~5\ = CARRY((\bcd_fsm_1|input\(4)) # (!\bcd_fsm_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(4),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~3\,
	combout => \bcd_fsm_1|Add0~4_combout\,
	cout => \bcd_fsm_1|Add0~5\);

-- Location: LCCOMB_X80_Y29_N6
\main_fsm|n_attempts[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[4]~feeder_combout\ = \main_fsm|attempt_var\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(4),
	combout => \main_fsm|n_attempts[4]~feeder_combout\);

-- Location: FF_X80_Y29_N7
\main_fsm|n_attempts[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[4]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(4));

-- Location: LCCOMB_X77_Y29_N24
\bcd_fsm_1|input[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[4]~2_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & (\bcd_fsm_1|Add0~4_combout\)) # (!\bcd_fsm_1|s_state.sub100~q\ & ((\main_fsm|n_attempts\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Add0~4_combout\,
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \main_fsm|n_attempts\(4),
	combout => \bcd_fsm_1|input[4]~2_combout\);

-- Location: LCCOMB_X76_Y29_N16
\bcd_fsm_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~6_combout\ = (\bcd_fsm_1|input\(4) & (\bcd_fsm_1|Add2~5\ & VCC)) # (!\bcd_fsm_1|input\(4) & (!\bcd_fsm_1|Add2~5\))
-- \bcd_fsm_1|Add2~7\ = CARRY((!\bcd_fsm_1|input\(4) & !\bcd_fsm_1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(4),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~5\,
	combout => \bcd_fsm_1|Add2~6_combout\,
	cout => \bcd_fsm_1|Add2~7\);

-- Location: FF_X77_Y29_N25
\bcd_fsm_1|input[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[4]~2_combout\,
	asdata => \bcd_fsm_1|Add2~6_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(4));

-- Location: LCCOMB_X77_Y29_N14
\bcd_fsm_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~6_combout\ = (\bcd_fsm_1|input\(5) & (!\bcd_fsm_1|Add0~5\)) # (!\bcd_fsm_1|input\(5) & ((\bcd_fsm_1|Add0~5\) # (GND)))
-- \bcd_fsm_1|Add0~7\ = CARRY((!\bcd_fsm_1|Add0~5\) # (!\bcd_fsm_1|input\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(5),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~5\,
	combout => \bcd_fsm_1|Add0~6_combout\,
	cout => \bcd_fsm_1|Add0~7\);

-- Location: LCCOMB_X77_Y29_N26
\bcd_fsm_1|input[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[5]~3_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & ((\bcd_fsm_1|Add0~6_combout\))) # (!\bcd_fsm_1|s_state.sub100~q\ & (\main_fsm|n_attempts\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(5),
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|Add0~6_combout\,
	combout => \bcd_fsm_1|input[5]~3_combout\);

-- Location: LCCOMB_X76_Y29_N18
\bcd_fsm_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~8_combout\ = (\bcd_fsm_1|input\(5) & ((GND) # (!\bcd_fsm_1|Add2~7\))) # (!\bcd_fsm_1|input\(5) & (\bcd_fsm_1|Add2~7\ $ (GND)))
-- \bcd_fsm_1|Add2~9\ = CARRY((\bcd_fsm_1|input\(5)) # (!\bcd_fsm_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(5),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~7\,
	combout => \bcd_fsm_1|Add2~8_combout\,
	cout => \bcd_fsm_1|Add2~9\);

-- Location: FF_X77_Y29_N27
\bcd_fsm_1|input[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[5]~3_combout\,
	asdata => \bcd_fsm_1|Add2~8_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(5));

-- Location: LCCOMB_X77_Y29_N16
\bcd_fsm_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~8_combout\ = (\bcd_fsm_1|input\(6) & (\bcd_fsm_1|Add0~7\ $ (GND))) # (!\bcd_fsm_1|input\(6) & (!\bcd_fsm_1|Add0~7\ & VCC))
-- \bcd_fsm_1|Add0~9\ = CARRY((\bcd_fsm_1|input\(6) & !\bcd_fsm_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(6),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~7\,
	combout => \bcd_fsm_1|Add0~8_combout\,
	cout => \bcd_fsm_1|Add0~9\);

-- Location: LCCOMB_X77_Y29_N28
\bcd_fsm_1|input[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[6]~4_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & ((\bcd_fsm_1|Add0~8_combout\))) # (!\bcd_fsm_1|s_state.sub100~q\ & (\main_fsm|n_attempts\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(6),
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|Add0~8_combout\,
	combout => \bcd_fsm_1|input[6]~4_combout\);

-- Location: LCCOMB_X76_Y29_N20
\bcd_fsm_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~10_combout\ = (\bcd_fsm_1|input\(6) & (\bcd_fsm_1|Add2~9\ & VCC)) # (!\bcd_fsm_1|input\(6) & (!\bcd_fsm_1|Add2~9\))
-- \bcd_fsm_1|Add2~11\ = CARRY((!\bcd_fsm_1|input\(6) & !\bcd_fsm_1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(6),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~9\,
	combout => \bcd_fsm_1|Add2~10_combout\,
	cout => \bcd_fsm_1|Add2~11\);

-- Location: FF_X77_Y29_N29
\bcd_fsm_1|input[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[6]~4_combout\,
	asdata => \bcd_fsm_1|Add2~10_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(6));

-- Location: LCCOMB_X76_Y29_N28
\bcd_fsm_1|input[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[7]~10_combout\ = ((\bcd_fsm_1|LessThan1~1_combout\ & ((\bcd_fsm_1|LessThan0~0_combout\) # (!\bcd_fsm_1|input\(6))))) # (!\bcd_fsm_1|s_state.sub100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan1~1_combout\,
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datac => \bcd_fsm_1|LessThan0~0_combout\,
	datad => \bcd_fsm_1|input\(6),
	combout => \bcd_fsm_1|input[7]~10_combout\);

-- Location: LCCOMB_X80_Y29_N20
\bcd_fsm_1|input[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[7]~11_combout\ = (((!\bcd_fsm_1|LessThan1~2_combout\ & \bcd_fsm_1|s_state.sub10~q\)) # (!\bcd_fsm_1|input[7]~10_combout\)) # (!\bcd_fsm_1|dez[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan1~2_combout\,
	datab => \bcd_fsm_1|dez[1]~2_combout\,
	datac => \bcd_fsm_1|input[7]~10_combout\,
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|input[7]~11_combout\);

-- Location: FF_X77_Y29_N5
\bcd_fsm_1|input[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[2]~1_combout\,
	asdata => \bcd_fsm_1|Add2~2_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(2));

-- Location: LCCOMB_X76_Y29_N30
\bcd_fsm_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|LessThan0~0_combout\ = ((!\bcd_fsm_1|input\(2) & (!\bcd_fsm_1|input\(4) & !\bcd_fsm_1|input\(3)))) # (!\bcd_fsm_1|input\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(2),
	datab => \bcd_fsm_1|input\(4),
	datac => \bcd_fsm_1|input\(3),
	datad => \bcd_fsm_1|input\(5),
	combout => \bcd_fsm_1|LessThan0~0_combout\);

-- Location: LCCOMB_X76_Y29_N8
\bcd_fsm_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector1~0_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & (\bcd_fsm_1|LessThan1~1_combout\ & ((\bcd_fsm_1|LessThan0~0_combout\) # (!\bcd_fsm_1|input\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan0~0_combout\,
	datab => \bcd_fsm_1|input\(6),
	datac => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|LessThan1~1_combout\,
	combout => \bcd_fsm_1|Selector1~0_combout\);

-- Location: LCCOMB_X80_Y29_N10
\bcd_fsm_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector2~0_combout\ = (!\bcd_fsm_1|s_state.finish~q\ & ((\bcd_fsm_1|Selector1~1_combout\ & (\bcd_fsm_1|s_state.sub10~q\)) # (!\bcd_fsm_1|Selector1~1_combout\ & ((\bcd_fsm_1|Selector1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Selector1~1_combout\,
	datab => \bcd_fsm_1|s_state.finish~q\,
	datac => \bcd_fsm_1|s_state.sub10~q\,
	datad => \bcd_fsm_1|Selector1~0_combout\,
	combout => \bcd_fsm_1|Selector2~0_combout\);

-- Location: FF_X80_Y29_N11
\bcd_fsm_1|s_state.sub10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|s_state.sub10~q\);

-- Location: LCCOMB_X80_Y29_N12
\bcd_fsm_1|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector1~2_combout\ = (!\bcd_fsm_1|Selector1~0_combout\ & ((!\bcd_fsm_1|LessThan1~2_combout\) # (!\bcd_fsm_1|s_state.sub10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|s_state.sub10~q\,
	datac => \bcd_fsm_1|Selector1~0_combout\,
	datad => \bcd_fsm_1|LessThan1~2_combout\,
	combout => \bcd_fsm_1|Selector1~2_combout\);

-- Location: LCCOMB_X80_Y29_N0
\bcd_fsm_1|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector1~3_combout\ = (\bcd_fsm_1|Selector1~2_combout\ & (!\bcd_fsm_1|s_state.finish~q\ & ((\bcd_fsm_1|s_state.sub100~q\) # (!\bcd_fsm_1|dez[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Selector1~2_combout\,
	datab => \bcd_fsm_1|s_state.finish~q\,
	datac => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|dez[1]~2_combout\,
	combout => \bcd_fsm_1|Selector1~3_combout\);

-- Location: FF_X80_Y29_N1
\bcd_fsm_1|s_state.sub100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|s_state.sub100~q\);

-- Location: LCCOMB_X76_Y29_N2
\main_fsm|n_attempts[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[7]~feeder_combout\ = \main_fsm|attempt_var\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(7),
	combout => \main_fsm|n_attempts[7]~feeder_combout\);

-- Location: FF_X76_Y29_N3
\main_fsm|n_attempts[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[7]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(7));

-- Location: LCCOMB_X77_Y29_N18
\bcd_fsm_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~10_combout\ = (\bcd_fsm_1|input\(7) & (\bcd_fsm_1|Add0~9\ & VCC)) # (!\bcd_fsm_1|input\(7) & (!\bcd_fsm_1|Add0~9\))
-- \bcd_fsm_1|Add0~11\ = CARRY((!\bcd_fsm_1|input\(7) & !\bcd_fsm_1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(7),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~9\,
	combout => \bcd_fsm_1|Add0~10_combout\,
	cout => \bcd_fsm_1|Add0~11\);

-- Location: LCCOMB_X77_Y29_N6
\bcd_fsm_1|input[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[7]~5_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & ((\bcd_fsm_1|Add0~10_combout\))) # (!\bcd_fsm_1|s_state.sub100~q\ & (\main_fsm|n_attempts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(7),
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|Add0~10_combout\,
	combout => \bcd_fsm_1|input[7]~5_combout\);

-- Location: LCCOMB_X76_Y29_N22
\bcd_fsm_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~12_combout\ = (\bcd_fsm_1|input\(7) & ((GND) # (!\bcd_fsm_1|Add2~11\))) # (!\bcd_fsm_1|input\(7) & (\bcd_fsm_1|Add2~11\ $ (GND)))
-- \bcd_fsm_1|Add2~13\ = CARRY((\bcd_fsm_1|input\(7)) # (!\bcd_fsm_1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(7),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~11\,
	combout => \bcd_fsm_1|Add2~12_combout\,
	cout => \bcd_fsm_1|Add2~13\);

-- Location: FF_X77_Y29_N7
\bcd_fsm_1|input[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[7]~5_combout\,
	asdata => \bcd_fsm_1|Add2~12_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(7));

-- Location: LCCOMB_X77_Y29_N20
\bcd_fsm_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~12_combout\ = (\bcd_fsm_1|input\(8) & ((GND) # (!\bcd_fsm_1|Add0~11\))) # (!\bcd_fsm_1|input\(8) & (\bcd_fsm_1|Add0~11\ $ (GND)))
-- \bcd_fsm_1|Add0~13\ = CARRY((\bcd_fsm_1|input\(8)) # (!\bcd_fsm_1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(8),
	datad => VCC,
	cin => \bcd_fsm_1|Add0~11\,
	combout => \bcd_fsm_1|Add0~12_combout\,
	cout => \bcd_fsm_1|Add0~13\);

-- Location: LCCOMB_X77_Y29_N0
\bcd_fsm_1|input[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[8]~6_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & ((\bcd_fsm_1|Add0~12_combout\))) # (!\bcd_fsm_1|s_state.sub100~q\ & (\main_fsm|n_attempts\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(8),
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \bcd_fsm_1|Add0~12_combout\,
	combout => \bcd_fsm_1|input[8]~6_combout\);

-- Location: LCCOMB_X76_Y29_N24
\bcd_fsm_1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~14_combout\ = (\bcd_fsm_1|input\(8) & (\bcd_fsm_1|Add2~13\ & VCC)) # (!\bcd_fsm_1|input\(8) & (!\bcd_fsm_1|Add2~13\))
-- \bcd_fsm_1|Add2~15\ = CARRY((!\bcd_fsm_1|input\(8) & !\bcd_fsm_1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|input\(8),
	datad => VCC,
	cin => \bcd_fsm_1|Add2~13\,
	combout => \bcd_fsm_1|Add2~14_combout\,
	cout => \bcd_fsm_1|Add2~15\);

-- Location: FF_X77_Y29_N1
\bcd_fsm_1|input[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[8]~6_combout\,
	asdata => \bcd_fsm_1|Add2~14_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(8));

-- Location: LCCOMB_X77_Y29_N22
\bcd_fsm_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add0~14_combout\ = \bcd_fsm_1|Add0~13\ $ (!\bcd_fsm_1|input\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_1|input\(9),
	cin => \bcd_fsm_1|Add0~13\,
	combout => \bcd_fsm_1|Add0~14_combout\);

-- Location: LCCOMB_X77_Y33_N30
\main_fsm|attempt_var[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempt_var[9]~29_combout\ = \main_fsm|attempt_var[8]~28\ $ (\main_fsm|attempt_var\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(9),
	cin => \main_fsm|attempt_var[8]~28\,
	combout => \main_fsm|attempt_var[9]~29_combout\);

-- Location: FF_X77_Y33_N31
\main_fsm|attempt_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempt_var[9]~29_combout\,
	sclr => \main_fsm|WideOr4~1_combout\,
	ena => \main_fsm|attempt_var[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempt_var\(9));

-- Location: LCCOMB_X77_Y33_N4
\main_fsm|n_attempts[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[9]~feeder_combout\ = \main_fsm|attempt_var\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(9),
	combout => \main_fsm|n_attempts[9]~feeder_combout\);

-- Location: FF_X77_Y33_N5
\main_fsm|n_attempts[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[9]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(9));

-- Location: LCCOMB_X77_Y29_N2
\bcd_fsm_1|input[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[9]~7_combout\ = (\bcd_fsm_1|s_state.sub100~q\ & (\bcd_fsm_1|Add0~14_combout\)) # (!\bcd_fsm_1|s_state.sub100~q\ & ((\main_fsm|n_attempts\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Add0~14_combout\,
	datab => \bcd_fsm_1|s_state.sub100~q\,
	datad => \main_fsm|n_attempts\(9),
	combout => \bcd_fsm_1|input[9]~7_combout\);

-- Location: LCCOMB_X76_Y29_N26
\bcd_fsm_1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add2~16_combout\ = \bcd_fsm_1|Add2~15\ $ (\bcd_fsm_1|input\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_1|input\(9),
	cin => \bcd_fsm_1|Add2~15\,
	combout => \bcd_fsm_1|Add2~16_combout\);

-- Location: FF_X77_Y29_N3
\bcd_fsm_1|input[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[9]~7_combout\,
	asdata => \bcd_fsm_1|Add2~16_combout\,
	sload => \bcd_fsm_1|s_state.sub10~q\,
	ena => \bcd_fsm_1|input[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(9));

-- Location: LCCOMB_X76_Y29_N6
\bcd_fsm_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|LessThan1~1_combout\ = (!\bcd_fsm_1|input\(9) & (!\bcd_fsm_1|input\(8) & !\bcd_fsm_1|input\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(9),
	datac => \bcd_fsm_1|input\(8),
	datad => \bcd_fsm_1|input\(7),
	combout => \bcd_fsm_1|LessThan1~1_combout\);

-- Location: LCCOMB_X76_Y29_N0
\bcd_fsm_1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|LessThan1~0_combout\ = (!\bcd_fsm_1|input\(4) & (((!\bcd_fsm_1|input\(1) & !\bcd_fsm_1|input\(2))) # (!\bcd_fsm_1|input\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|input\(3),
	datab => \bcd_fsm_1|input\(4),
	datac => \bcd_fsm_1|input\(1),
	datad => \bcd_fsm_1|input\(2),
	combout => \bcd_fsm_1|LessThan1~0_combout\);

-- Location: LCCOMB_X76_Y29_N4
\bcd_fsm_1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|LessThan1~2_combout\ = (\bcd_fsm_1|LessThan1~1_combout\ & (!\bcd_fsm_1|input\(5) & (\bcd_fsm_1|LessThan1~0_combout\ & !\bcd_fsm_1|input\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan1~1_combout\,
	datab => \bcd_fsm_1|input\(5),
	datac => \bcd_fsm_1|LessThan1~0_combout\,
	datad => \bcd_fsm_1|input\(6),
	combout => \bcd_fsm_1|LessThan1~2_combout\);

-- Location: LCCOMB_X80_Y29_N30
\bcd_fsm_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector1~1_combout\ = (\bcd_fsm_1|dez[1]~2_combout\ & (!\bcd_fsm_1|Selector1~0_combout\ & ((!\bcd_fsm_1|s_state.sub10~q\) # (!\bcd_fsm_1|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|LessThan1~2_combout\,
	datab => \bcd_fsm_1|dez[1]~2_combout\,
	datac => \bcd_fsm_1|Selector1~0_combout\,
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|Selector1~1_combout\);

-- Location: LCCOMB_X80_Y29_N8
\bcd_fsm_1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector3~0_combout\ = (!\bcd_fsm_1|Selector1~1_combout\ & (\bcd_fsm_1|s_state.sub10~q\ & (!\bcd_fsm_1|s_state.finish~q\ & \bcd_fsm_1|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|Selector1~1_combout\,
	datab => \bcd_fsm_1|s_state.sub10~q\,
	datac => \bcd_fsm_1|s_state.finish~q\,
	datad => \bcd_fsm_1|LessThan1~2_combout\,
	combout => \bcd_fsm_1|Selector3~0_combout\);

-- Location: FF_X80_Y29_N9
\bcd_fsm_1|s_state.finish\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|s_state.finish~q\);

-- Location: FF_X80_Y29_N15
\bcd_fsm_1|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|s_state.finish~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|done~q\);

-- Location: LCCOMB_X76_Y37_N28
\main_fsm|s_done1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_done1~0_combout\ = (!\s_SW0~q\ & \main_fsm|s_State.done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_SW0~q\,
	datad => \main_fsm|s_State.done~q\,
	combout => \main_fsm|s_done1~0_combout\);

-- Location: LCCOMB_X76_Y37_N10
\main_fsm|s_done1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_done1~1_combout\ = (!\main_fsm|LessThan0~62_combout\ & (\main_fsm|s_State.calc~q\ & (!\s_SW0~q\ & !\main_fsm|s_State.done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|LessThan0~62_combout\,
	datab => \main_fsm|s_State.calc~q\,
	datac => \s_SW0~q\,
	datad => \main_fsm|s_State.done~q\,
	combout => \main_fsm|s_done1~1_combout\);

-- Location: LCCOMB_X76_Y37_N14
\main_fsm|s_done1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_done1~2_combout\ = (\bcd_fsm_1|done~q\ & ((\main_fsm|s_done1~0_combout\) # ((\main_fsm|s_done1~q\ & !\main_fsm|s_done1~1_combout\)))) # (!\bcd_fsm_1|done~q\ & (((\main_fsm|s_done1~q\ & !\main_fsm|s_done1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|done~q\,
	datab => \main_fsm|s_done1~0_combout\,
	datac => \main_fsm|s_done1~q\,
	datad => \main_fsm|s_done1~1_combout\,
	combout => \main_fsm|s_done1~2_combout\);

-- Location: FF_X76_Y37_N15
\main_fsm|s_done1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|s_done1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_done1~q\);

-- Location: LCCOMB_X77_Y31_N16
\bcd_fsm_2|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector0~2_combout\ = (!\bcd_fsm_2|s_state.finish~q\ & ((\bcd_fsm_2|s_state.idle~q\) # (!\bcd_fsm_2|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Selector0~1_combout\,
	datab => \bcd_fsm_2|s_state.finish~q\,
	datac => \bcd_fsm_2|s_state.idle~q\,
	combout => \bcd_fsm_2|Selector0~2_combout\);

-- Location: FF_X77_Y31_N17
\bcd_fsm_2|s_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|s_state.idle~q\);

-- Location: LCCOMB_X77_Y31_N26
\bcd_fsm_2|cem[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|cem[1]~2_combout\ = (\bcd_fsm_2|s_state.idle~q\) # (!\main_fsm|activate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_2|s_state.idle~q\,
	combout => \bcd_fsm_2|cem[1]~2_combout\);

-- Location: FF_X75_Y34_N3
\main_fsm|attempts[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(7),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(7));

-- Location: FF_X75_Y34_N27
\main_fsm|attempts[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(6),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(6));

-- Location: FF_X75_Y34_N19
\main_fsm|attempts[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(4),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(4));

-- Location: FF_X75_Y34_N7
\main_fsm|attempts[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(3),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(3));

-- Location: LCCOMB_X77_Y31_N0
\bcd_fsm_2|input~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input~14_combout\ = (\bcd_fsm_2|s_state.idle~q\ & (!\bcd_fsm_2|LessThan1~1_combout\ & ((\bcd_fsm_2|s_state.sub10~q\)))) # (!\bcd_fsm_2|s_state.idle~q\ & (((\main_fsm|activate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.idle~q\,
	datab => \bcd_fsm_2|LessThan1~1_combout\,
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_2|s_state.sub10~q\,
	combout => \bcd_fsm_2|input~14_combout\);

-- Location: LCCOMB_X76_Y31_N6
\bcd_fsm_2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~0_combout\ = \bcd_fsm_2|input\(1) $ (VCC)
-- \bcd_fsm_2|Add2~1\ = CARRY(\bcd_fsm_2|input\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(1),
	datad => VCC,
	combout => \bcd_fsm_2|Add2~0_combout\,
	cout => \bcd_fsm_2|Add2~1\);

-- Location: FF_X77_Y31_N29
\main_fsm|attempts[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(1),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(1));

-- Location: LCCOMB_X77_Y31_N28
\bcd_fsm_2|input[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[1]~12_combout\ = (\bcd_fsm_2|s_state.idle~q\ & (\bcd_fsm_2|Add2~0_combout\)) # (!\bcd_fsm_2|s_state.idle~q\ & ((\main_fsm|attempts\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|Add2~0_combout\,
	datac => \main_fsm|attempts\(1),
	datad => \bcd_fsm_2|s_state.idle~q\,
	combout => \bcd_fsm_2|input[1]~12_combout\);

-- Location: LCCOMB_X77_Y31_N24
\bcd_fsm_2|input[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[1]~13_combout\ = (\bcd_fsm_2|input~14_combout\ & ((\bcd_fsm_2|input[1]~12_combout\))) # (!\bcd_fsm_2|input~14_combout\ & (\bcd_fsm_2|input\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input~14_combout\,
	datac => \bcd_fsm_2|input\(1),
	datad => \bcd_fsm_2|input[1]~12_combout\,
	combout => \bcd_fsm_2|input[1]~13_combout\);

-- Location: FF_X77_Y31_N25
\bcd_fsm_2|input[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(1));

-- Location: LCCOMB_X75_Y31_N10
\bcd_fsm_2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~0_combout\ = \bcd_fsm_2|input\(2) $ (VCC)
-- \bcd_fsm_2|Add0~1\ = CARRY(\bcd_fsm_2|input\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(2),
	datad => VCC,
	combout => \bcd_fsm_2|Add0~0_combout\,
	cout => \bcd_fsm_2|Add0~1\);

-- Location: FF_X75_Y34_N23
\main_fsm|attempts[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(2),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(2));

-- Location: LCCOMB_X75_Y31_N8
\bcd_fsm_2|input[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[2]~1_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & (\bcd_fsm_2|Add0~0_combout\)) # (!\bcd_fsm_2|s_state.sub100~q\ & ((\main_fsm|attempts\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Add0~0_combout\,
	datab => \bcd_fsm_2|s_state.sub100~q\,
	datad => \main_fsm|attempts\(2),
	combout => \bcd_fsm_2|input[2]~1_combout\);

-- Location: LCCOMB_X76_Y31_N8
\bcd_fsm_2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~2_combout\ = (\bcd_fsm_2|input\(2) & (\bcd_fsm_2|Add2~1\ & VCC)) # (!\bcd_fsm_2|input\(2) & (!\bcd_fsm_2|Add2~1\))
-- \bcd_fsm_2|Add2~3\ = CARRY((!\bcd_fsm_2|input\(2) & !\bcd_fsm_2|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(2),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~1\,
	combout => \bcd_fsm_2|Add2~2_combout\,
	cout => \bcd_fsm_2|Add2~3\);

-- Location: LCCOMB_X76_Y31_N28
\bcd_fsm_2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|LessThan0~1_combout\ = ((!\bcd_fsm_2|input\(4) & (!\bcd_fsm_2|input\(3) & !\bcd_fsm_2|input\(2)))) # (!\bcd_fsm_2|input\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(5),
	datab => \bcd_fsm_2|input\(4),
	datac => \bcd_fsm_2|input\(3),
	datad => \bcd_fsm_2|input\(2),
	combout => \bcd_fsm_2|LessThan0~1_combout\);

-- Location: LCCOMB_X76_Y31_N24
\bcd_fsm_2|cem[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|cem[1]~3_combout\ = ((\bcd_fsm_2|LessThan0~0_combout\ & ((\bcd_fsm_2|LessThan0~1_combout\) # (!\bcd_fsm_2|input\(6))))) # (!\bcd_fsm_2|s_state.sub100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|LessThan0~0_combout\,
	datab => \bcd_fsm_2|LessThan0~1_combout\,
	datac => \bcd_fsm_2|input\(6),
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|cem[1]~3_combout\);

-- Location: LCCOMB_X77_Y31_N4
\bcd_fsm_2|input[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[6]~10_combout\ = (((\bcd_fsm_2|s_state.sub10~q\ & !\bcd_fsm_2|LessThan1~1_combout\)) # (!\bcd_fsm_2|cem[1]~3_combout\)) # (!\bcd_fsm_2|cem[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|cem[1]~2_combout\,
	datab => \bcd_fsm_2|s_state.sub10~q\,
	datac => \bcd_fsm_2|LessThan1~1_combout\,
	datad => \bcd_fsm_2|cem[1]~3_combout\,
	combout => \bcd_fsm_2|input[6]~10_combout\);

-- Location: FF_X75_Y31_N9
\bcd_fsm_2|input[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[2]~1_combout\,
	asdata => \bcd_fsm_2|Add2~2_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(2));

-- Location: LCCOMB_X76_Y31_N26
\bcd_fsm_2|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|LessThan1~0_combout\ = (!\bcd_fsm_2|input\(5) & (((!\bcd_fsm_2|input\(1) & !\bcd_fsm_2|input\(2))) # (!\bcd_fsm_2|input\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(5),
	datab => \bcd_fsm_2|input\(1),
	datac => \bcd_fsm_2|input\(3),
	datad => \bcd_fsm_2|input\(2),
	combout => \bcd_fsm_2|LessThan1~0_combout\);

-- Location: LCCOMB_X76_Y31_N4
\bcd_fsm_2|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|LessThan1~1_combout\ = (\bcd_fsm_2|LessThan1~0_combout\ & (!\bcd_fsm_2|input\(4) & (\bcd_fsm_2|LessThan0~0_combout\ & !\bcd_fsm_2|input\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|LessThan1~0_combout\,
	datab => \bcd_fsm_2|input\(4),
	datac => \bcd_fsm_2|LessThan0~0_combout\,
	datad => \bcd_fsm_2|input\(6),
	combout => \bcd_fsm_2|LessThan1~1_combout\);

-- Location: LCCOMB_X77_Y31_N18
\bcd_fsm_2|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector1~0_combout\ = (!\bcd_fsm_2|Selector0~0_combout\ & ((!\bcd_fsm_2|LessThan1~1_combout\) # (!\bcd_fsm_2|s_state.sub10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|s_state.sub10~q\,
	datac => \bcd_fsm_2|LessThan1~1_combout\,
	datad => \bcd_fsm_2|Selector0~0_combout\,
	combout => \bcd_fsm_2|Selector1~0_combout\);

-- Location: LCCOMB_X77_Y31_N30
\bcd_fsm_2|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector1~1_combout\ = (!\bcd_fsm_2|s_state.finish~q\ & (\bcd_fsm_2|Selector1~0_combout\ & ((\bcd_fsm_2|s_state.sub100~q\) # (!\bcd_fsm_2|cem[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|cem[1]~2_combout\,
	datab => \bcd_fsm_2|s_state.finish~q\,
	datac => \bcd_fsm_2|s_state.sub100~q\,
	datad => \bcd_fsm_2|Selector1~0_combout\,
	combout => \bcd_fsm_2|Selector1~1_combout\);

-- Location: FF_X77_Y31_N31
\bcd_fsm_2|s_state.sub100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|s_state.sub100~q\);

-- Location: LCCOMB_X75_Y31_N12
\bcd_fsm_2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~2_combout\ = (\bcd_fsm_2|input\(3) & (\bcd_fsm_2|Add0~1\ & VCC)) # (!\bcd_fsm_2|input\(3) & (!\bcd_fsm_2|Add0~1\))
-- \bcd_fsm_2|Add0~3\ = CARRY((!\bcd_fsm_2|input\(3) & !\bcd_fsm_2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(3),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~1\,
	combout => \bcd_fsm_2|Add0~2_combout\,
	cout => \bcd_fsm_2|Add0~3\);

-- Location: LCCOMB_X75_Y31_N6
\bcd_fsm_2|input[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[3]~0_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|Add0~2_combout\))) # (!\bcd_fsm_2|s_state.sub100~q\ & (\main_fsm|attempts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(3),
	datab => \bcd_fsm_2|s_state.sub100~q\,
	datad => \bcd_fsm_2|Add0~2_combout\,
	combout => \bcd_fsm_2|input[3]~0_combout\);

-- Location: LCCOMB_X76_Y31_N10
\bcd_fsm_2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~4_combout\ = (\bcd_fsm_2|input\(3) & (\bcd_fsm_2|Add2~3\ $ (GND))) # (!\bcd_fsm_2|input\(3) & (!\bcd_fsm_2|Add2~3\ & VCC))
-- \bcd_fsm_2|Add2~5\ = CARRY((\bcd_fsm_2|input\(3) & !\bcd_fsm_2|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(3),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~3\,
	combout => \bcd_fsm_2|Add2~4_combout\,
	cout => \bcd_fsm_2|Add2~5\);

-- Location: FF_X75_Y31_N7
\bcd_fsm_2|input[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[3]~0_combout\,
	asdata => \bcd_fsm_2|Add2~4_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(3));

-- Location: LCCOMB_X75_Y31_N14
\bcd_fsm_2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~4_combout\ = (\bcd_fsm_2|input\(4) & ((GND) # (!\bcd_fsm_2|Add0~3\))) # (!\bcd_fsm_2|input\(4) & (\bcd_fsm_2|Add0~3\ $ (GND)))
-- \bcd_fsm_2|Add0~5\ = CARRY((\bcd_fsm_2|input\(4)) # (!\bcd_fsm_2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(4),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~3\,
	combout => \bcd_fsm_2|Add0~4_combout\,
	cout => \bcd_fsm_2|Add0~5\);

-- Location: LCCOMB_X75_Y31_N30
\bcd_fsm_2|input[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[4]~7_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|Add0~4_combout\))) # (!\bcd_fsm_2|s_state.sub100~q\ & (\main_fsm|attempts\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(4),
	datab => \bcd_fsm_2|Add0~4_combout\,
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|input[4]~7_combout\);

-- Location: LCCOMB_X76_Y31_N12
\bcd_fsm_2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~6_combout\ = (\bcd_fsm_2|input\(4) & (\bcd_fsm_2|Add2~5\ & VCC)) # (!\bcd_fsm_2|input\(4) & (!\bcd_fsm_2|Add2~5\))
-- \bcd_fsm_2|Add2~7\ = CARRY((!\bcd_fsm_2|input\(4) & !\bcd_fsm_2|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(4),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~5\,
	combout => \bcd_fsm_2|Add2~6_combout\,
	cout => \bcd_fsm_2|Add2~7\);

-- Location: FF_X75_Y31_N31
\bcd_fsm_2|input[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[4]~7_combout\,
	asdata => \bcd_fsm_2|Add2~6_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(4));

-- Location: LCCOMB_X75_Y31_N16
\bcd_fsm_2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~6_combout\ = (\bcd_fsm_2|input\(5) & (!\bcd_fsm_2|Add0~5\)) # (!\bcd_fsm_2|input\(5) & ((\bcd_fsm_2|Add0~5\) # (GND)))
-- \bcd_fsm_2|Add0~7\ = CARRY((!\bcd_fsm_2|Add0~5\) # (!\bcd_fsm_2|input\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(5),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~5\,
	combout => \bcd_fsm_2|Add0~6_combout\,
	cout => \bcd_fsm_2|Add0~7\);

-- Location: FF_X75_Y34_N29
\main_fsm|attempts[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(5),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(5));

-- Location: LCCOMB_X75_Y31_N0
\bcd_fsm_2|input[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[5]~5_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & (\bcd_fsm_2|Add0~6_combout\)) # (!\bcd_fsm_2|s_state.sub100~q\ & ((\main_fsm|attempts\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Add0~6_combout\,
	datab => \main_fsm|attempts\(5),
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|input[5]~5_combout\);

-- Location: LCCOMB_X76_Y31_N14
\bcd_fsm_2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~8_combout\ = (\bcd_fsm_2|input\(5) & ((GND) # (!\bcd_fsm_2|Add2~7\))) # (!\bcd_fsm_2|input\(5) & (\bcd_fsm_2|Add2~7\ $ (GND)))
-- \bcd_fsm_2|Add2~9\ = CARRY((\bcd_fsm_2|input\(5)) # (!\bcd_fsm_2|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(5),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~7\,
	combout => \bcd_fsm_2|Add2~8_combout\,
	cout => \bcd_fsm_2|Add2~9\);

-- Location: FF_X75_Y31_N1
\bcd_fsm_2|input[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[5]~5_combout\,
	asdata => \bcd_fsm_2|Add2~8_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(5));

-- Location: LCCOMB_X75_Y31_N18
\bcd_fsm_2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~8_combout\ = (\bcd_fsm_2|input\(6) & (\bcd_fsm_2|Add0~7\ $ (GND))) # (!\bcd_fsm_2|input\(6) & (!\bcd_fsm_2|Add0~7\ & VCC))
-- \bcd_fsm_2|Add0~9\ = CARRY((\bcd_fsm_2|input\(6) & !\bcd_fsm_2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(6),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~7\,
	combout => \bcd_fsm_2|Add0~8_combout\,
	cout => \bcd_fsm_2|Add0~9\);

-- Location: LCCOMB_X75_Y31_N26
\bcd_fsm_2|input[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[6]~6_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|Add0~8_combout\))) # (!\bcd_fsm_2|s_state.sub100~q\ & (\main_fsm|attempts\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(6),
	datab => \bcd_fsm_2|Add0~8_combout\,
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|input[6]~6_combout\);

-- Location: LCCOMB_X76_Y31_N16
\bcd_fsm_2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~10_combout\ = (\bcd_fsm_2|input\(6) & (\bcd_fsm_2|Add2~9\ & VCC)) # (!\bcd_fsm_2|input\(6) & (!\bcd_fsm_2|Add2~9\))
-- \bcd_fsm_2|Add2~11\ = CARRY((!\bcd_fsm_2|input\(6) & !\bcd_fsm_2|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(6),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~9\,
	combout => \bcd_fsm_2|Add2~10_combout\,
	cout => \bcd_fsm_2|Add2~11\);

-- Location: FF_X75_Y31_N27
\bcd_fsm_2|input[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[6]~6_combout\,
	asdata => \bcd_fsm_2|Add2~10_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(6));

-- Location: LCCOMB_X75_Y31_N20
\bcd_fsm_2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~10_combout\ = (\bcd_fsm_2|input\(7) & (\bcd_fsm_2|Add0~9\ & VCC)) # (!\bcd_fsm_2|input\(7) & (!\bcd_fsm_2|Add0~9\))
-- \bcd_fsm_2|Add0~11\ = CARRY((!\bcd_fsm_2|input\(7) & !\bcd_fsm_2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(7),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~9\,
	combout => \bcd_fsm_2|Add0~10_combout\,
	cout => \bcd_fsm_2|Add0~11\);

-- Location: LCCOMB_X75_Y31_N28
\bcd_fsm_2|input[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[7]~2_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|Add0~10_combout\))) # (!\bcd_fsm_2|s_state.sub100~q\ & (\main_fsm|attempts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(7),
	datab => \bcd_fsm_2|Add0~10_combout\,
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|input[7]~2_combout\);

-- Location: LCCOMB_X76_Y31_N18
\bcd_fsm_2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~12_combout\ = (\bcd_fsm_2|input\(7) & ((GND) # (!\bcd_fsm_2|Add2~11\))) # (!\bcd_fsm_2|input\(7) & (\bcd_fsm_2|Add2~11\ $ (GND)))
-- \bcd_fsm_2|Add2~13\ = CARRY((\bcd_fsm_2|input\(7)) # (!\bcd_fsm_2|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(7),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~11\,
	combout => \bcd_fsm_2|Add2~12_combout\,
	cout => \bcd_fsm_2|Add2~13\);

-- Location: FF_X75_Y31_N29
\bcd_fsm_2|input[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[7]~2_combout\,
	asdata => \bcd_fsm_2|Add2~12_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(7));

-- Location: LCCOMB_X75_Y31_N22
\bcd_fsm_2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~12_combout\ = (\bcd_fsm_2|input\(8) & ((GND) # (!\bcd_fsm_2|Add0~11\))) # (!\bcd_fsm_2|input\(8) & (\bcd_fsm_2|Add0~11\ $ (GND)))
-- \bcd_fsm_2|Add0~13\ = CARRY((\bcd_fsm_2|input\(8)) # (!\bcd_fsm_2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(8),
	datad => VCC,
	cin => \bcd_fsm_2|Add0~11\,
	combout => \bcd_fsm_2|Add0~12_combout\,
	cout => \bcd_fsm_2|Add0~13\);

-- Location: FF_X75_Y34_N1
\main_fsm|attempts[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(8),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(8));

-- Location: LCCOMB_X75_Y31_N2
\bcd_fsm_2|input[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[8]~3_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & (\bcd_fsm_2|Add0~12_combout\)) # (!\bcd_fsm_2|s_state.sub100~q\ & ((\main_fsm|attempts\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Add0~12_combout\,
	datab => \bcd_fsm_2|s_state.sub100~q\,
	datad => \main_fsm|attempts\(8),
	combout => \bcd_fsm_2|input[8]~3_combout\);

-- Location: LCCOMB_X76_Y31_N20
\bcd_fsm_2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~14_combout\ = (\bcd_fsm_2|input\(8) & (\bcd_fsm_2|Add2~13\ & VCC)) # (!\bcd_fsm_2|input\(8) & (!\bcd_fsm_2|Add2~13\))
-- \bcd_fsm_2|Add2~15\ = CARRY((!\bcd_fsm_2|input\(8) & !\bcd_fsm_2|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(8),
	datad => VCC,
	cin => \bcd_fsm_2|Add2~13\,
	combout => \bcd_fsm_2|Add2~14_combout\,
	cout => \bcd_fsm_2|Add2~15\);

-- Location: FF_X75_Y31_N3
\bcd_fsm_2|input[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[8]~3_combout\,
	asdata => \bcd_fsm_2|Add2~14_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(8));

-- Location: FF_X75_Y34_N11
\main_fsm|attempts[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \main_fsm|mid_var\(9),
	sload => VCC,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(9));

-- Location: LCCOMB_X75_Y31_N24
\bcd_fsm_2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add0~14_combout\ = \bcd_fsm_2|input\(9) $ (!\bcd_fsm_2|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(9),
	cin => \bcd_fsm_2|Add0~13\,
	combout => \bcd_fsm_2|Add0~14_combout\);

-- Location: LCCOMB_X75_Y31_N4
\bcd_fsm_2|input[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[9]~4_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|Add0~14_combout\))) # (!\bcd_fsm_2|s_state.sub100~q\ & (\main_fsm|attempts\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(9),
	datab => \bcd_fsm_2|Add0~14_combout\,
	datad => \bcd_fsm_2|s_state.sub100~q\,
	combout => \bcd_fsm_2|input[9]~4_combout\);

-- Location: LCCOMB_X76_Y31_N22
\bcd_fsm_2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add2~16_combout\ = \bcd_fsm_2|input\(9) $ (\bcd_fsm_2|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|input\(9),
	cin => \bcd_fsm_2|Add2~15\,
	combout => \bcd_fsm_2|Add2~16_combout\);

-- Location: FF_X75_Y31_N5
\bcd_fsm_2|input[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[9]~4_combout\,
	asdata => \bcd_fsm_2|Add2~16_combout\,
	sload => \bcd_fsm_2|s_state.sub10~q\,
	ena => \bcd_fsm_2|input[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(9));

-- Location: LCCOMB_X76_Y31_N30
\bcd_fsm_2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|LessThan0~0_combout\ = (!\bcd_fsm_2|input\(8) & (!\bcd_fsm_2|input\(9) & !\bcd_fsm_2|input\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|input\(8),
	datac => \bcd_fsm_2|input\(9),
	datad => \bcd_fsm_2|input\(7),
	combout => \bcd_fsm_2|LessThan0~0_combout\);

-- Location: LCCOMB_X76_Y31_N2
\bcd_fsm_2|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector0~0_combout\ = (\bcd_fsm_2|LessThan0~0_combout\ & (\bcd_fsm_2|s_state.sub100~q\ & ((\bcd_fsm_2|LessThan0~1_combout\) # (!\bcd_fsm_2|input\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|LessThan0~0_combout\,
	datab => \bcd_fsm_2|LessThan0~1_combout\,
	datac => \bcd_fsm_2|s_state.sub100~q\,
	datad => \bcd_fsm_2|input\(6),
	combout => \bcd_fsm_2|Selector0~0_combout\);

-- Location: LCCOMB_X77_Y31_N20
\bcd_fsm_2|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector2~0_combout\ = (!\bcd_fsm_2|s_state.finish~q\ & ((\bcd_fsm_2|Selector0~1_combout\ & (\bcd_fsm_2|s_state.sub10~q\)) # (!\bcd_fsm_2|Selector0~1_combout\ & ((\bcd_fsm_2|Selector0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Selector0~1_combout\,
	datab => \bcd_fsm_2|s_state.finish~q\,
	datac => \bcd_fsm_2|s_state.sub10~q\,
	datad => \bcd_fsm_2|Selector0~0_combout\,
	combout => \bcd_fsm_2|Selector2~0_combout\);

-- Location: FF_X77_Y31_N21
\bcd_fsm_2|s_state.sub10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|s_state.sub10~q\);

-- Location: LCCOMB_X77_Y31_N22
\bcd_fsm_2|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector0~1_combout\ = (\bcd_fsm_2|cem[1]~2_combout\ & (!\bcd_fsm_2|Selector0~0_combout\ & ((!\bcd_fsm_2|LessThan1~1_combout\) # (!\bcd_fsm_2|s_state.sub10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|cem[1]~2_combout\,
	datab => \bcd_fsm_2|s_state.sub10~q\,
	datac => \bcd_fsm_2|LessThan1~1_combout\,
	datad => \bcd_fsm_2|Selector0~0_combout\,
	combout => \bcd_fsm_2|Selector0~1_combout\);

-- Location: LCCOMB_X77_Y31_N8
\bcd_fsm_2|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector3~0_combout\ = (!\bcd_fsm_2|Selector0~1_combout\ & (\bcd_fsm_2|LessThan1~1_combout\ & (!\bcd_fsm_2|s_state.finish~q\ & \bcd_fsm_2|s_state.sub10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|Selector0~1_combout\,
	datab => \bcd_fsm_2|LessThan1~1_combout\,
	datac => \bcd_fsm_2|s_state.finish~q\,
	datad => \bcd_fsm_2|s_state.sub10~q\,
	combout => \bcd_fsm_2|Selector3~0_combout\);

-- Location: FF_X77_Y31_N9
\bcd_fsm_2|s_state.finish\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|s_state.finish~q\);

-- Location: FF_X76_Y31_N19
\bcd_fsm_2|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|s_state.finish~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|done~q\);

-- Location: LCCOMB_X76_Y37_N24
\main_fsm|s_done2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|s_done2~0_combout\ = (\bcd_fsm_2|done~q\ & ((\main_fsm|s_done1~0_combout\) # ((\main_fsm|s_done2~q\ & !\main_fsm|s_done1~1_combout\)))) # (!\bcd_fsm_2|done~q\ & (((\main_fsm|s_done2~q\ & !\main_fsm|s_done1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|done~q\,
	datab => \main_fsm|s_done1~0_combout\,
	datac => \main_fsm|s_done2~q\,
	datad => \main_fsm|s_done1~1_combout\,
	combout => \main_fsm|s_done2~0_combout\);

-- Location: FF_X76_Y37_N25
\main_fsm|s_done2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|s_done2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_done2~q\);

-- Location: LCCOMB_X76_Y37_N22
\main_fsm|Selector103~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector103~3_combout\ = (\main_fsm|s_done1~q\ & \main_fsm|s_done2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|s_done1~q\,
	datad => \main_fsm|s_done2~q\,
	combout => \main_fsm|Selector103~3_combout\);

-- Location: LCCOMB_X76_Y37_N18
\main_fsm|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector102~0_combout\ = (\main_fsm|Selector103~3_combout\ & (\main_fsm|s_State.calc~q\ & ((!\main_fsm|LessThan0~62_combout\)))) # (!\main_fsm|Selector103~3_combout\ & ((\main_fsm|s_State.done~q\) # ((\main_fsm|s_State.calc~q\ & 
-- !\main_fsm|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector103~3_combout\,
	datab => \main_fsm|s_State.calc~q\,
	datac => \main_fsm|s_State.done~q\,
	datad => \main_fsm|LessThan0~62_combout\,
	combout => \main_fsm|Selector102~0_combout\);

-- Location: FF_X76_Y37_N19
\main_fsm|s_State.done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector102~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.done~q\);

-- Location: LCCOMB_X76_Y37_N20
\main_fsm|Selector103~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector103~4_combout\ = (\main_fsm|Selector103~2_combout\) # ((\main_fsm|s_State.done~q\ & (\main_fsm|s_done1~q\ & \main_fsm|s_done2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector103~2_combout\,
	datab => \main_fsm|s_State.done~q\,
	datac => \main_fsm|s_done1~q\,
	datad => \main_fsm|s_done2~q\,
	combout => \main_fsm|Selector103~4_combout\);

-- Location: FF_X76_Y37_N21
\main_fsm|s_State.hi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector103~4_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.hi~q\);

-- Location: LCCOMB_X76_Y36_N8
\main_fsm|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector104~0_combout\ = (\debounce2|s_pulsedOut~q\ & (((\main_fsm|s_State.hi~q\)))) # (!\debounce2|s_pulsedOut~q\ & (!\debounce1|s_pulsedOut~q\ & (\main_fsm|s_State.lo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_pulsedOut~q\,
	datab => \debounce2|s_pulsedOut~q\,
	datac => \main_fsm|s_State.lo~q\,
	datad => \main_fsm|s_State.hi~q\,
	combout => \main_fsm|Selector104~0_combout\);

-- Location: FF_X76_Y36_N9
\main_fsm|s_State.lo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector104~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.lo~q\);

-- Location: LCCOMB_X76_Y36_N14
\main_fsm|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector105~0_combout\ = (\debounce2|s_pulsedOut~q\ & (((\main_fsm|s_State.lo~q\)))) # (!\debounce2|s_pulsedOut~q\ & (!\debounce1|s_pulsedOut~q\ & ((\main_fsm|s_State.equals~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce1|s_pulsedOut~q\,
	datab => \main_fsm|s_State.lo~q\,
	datac => \main_fsm|s_State.equals~q\,
	datad => \debounce2|s_pulsedOut~q\,
	combout => \main_fsm|Selector105~0_combout\);

-- Location: FF_X76_Y36_N15
\main_fsm|s_State.equals\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector105~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.equals~q\);

-- Location: LCCOMB_X75_Y38_N12
\main_fsm|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector106~0_combout\ = (\main_fsm|s_State.equals~q\ & ((\main_fsm|s_State~22_combout\) # ((!\debounce0|s_pulsedOut~q\ & \main_fsm|s_State.win~q\)))) # (!\main_fsm|s_State.equals~q\ & (!\debounce0|s_pulsedOut~q\ & (\main_fsm|s_State.win~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.equals~q\,
	datab => \debounce0|s_pulsedOut~q\,
	datac => \main_fsm|s_State.win~q\,
	datad => \main_fsm|s_State~22_combout\,
	combout => \main_fsm|Selector106~0_combout\);

-- Location: FF_X75_Y38_N13
\main_fsm|s_State.win\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector106~0_combout\,
	sclr => \s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|s_State.win~q\);

-- Location: LCCOMB_X61_Y40_N4
\rnd_gen|state_00[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[0]~9_combout\ = !\rnd_gen|state_00\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rnd_gen|state_00\(0),
	combout => \rnd_gen|state_00[0]~9_combout\);

-- Location: LCCOMB_X58_Y38_N2
\freqdiv4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~0_combout\ = \freqdiv4|s_counter\(0) $ (VCC)
-- \freqdiv4|Add0~1\ = CARRY(\freqdiv4|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(0),
	datad => VCC,
	combout => \freqdiv4|Add0~0_combout\,
	cout => \freqdiv4|Add0~1\);

-- Location: LCCOMB_X59_Y38_N6
\freqdiv4|s_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~7_combout\ = (\freqdiv4|Add0~0_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Add0~0_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~7_combout\);

-- Location: FF_X59_Y38_N7
\freqdiv4|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(0));

-- Location: LCCOMB_X58_Y38_N4
\freqdiv4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~2_combout\ = (\freqdiv4|s_counter\(1) & (!\freqdiv4|Add0~1\)) # (!\freqdiv4|s_counter\(1) & ((\freqdiv4|Add0~1\) # (GND)))
-- \freqdiv4|Add0~3\ = CARRY((!\freqdiv4|Add0~1\) # (!\freqdiv4|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(1),
	datad => VCC,
	cin => \freqdiv4|Add0~1\,
	combout => \freqdiv4|Add0~2_combout\,
	cout => \freqdiv4|Add0~3\);

-- Location: FF_X58_Y38_N5
\freqdiv4|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(1));

-- Location: LCCOMB_X58_Y38_N6
\freqdiv4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~4_combout\ = (\freqdiv4|s_counter\(2) & (\freqdiv4|Add0~3\ $ (GND))) # (!\freqdiv4|s_counter\(2) & (!\freqdiv4|Add0~3\ & VCC))
-- \freqdiv4|Add0~5\ = CARRY((\freqdiv4|s_counter\(2) & !\freqdiv4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(2),
	datad => VCC,
	cin => \freqdiv4|Add0~3\,
	combout => \freqdiv4|Add0~4_combout\,
	cout => \freqdiv4|Add0~5\);

-- Location: FF_X58_Y38_N7
\freqdiv4|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(2));

-- Location: LCCOMB_X58_Y38_N8
\freqdiv4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~6_combout\ = (\freqdiv4|s_counter\(3) & (!\freqdiv4|Add0~5\)) # (!\freqdiv4|s_counter\(3) & ((\freqdiv4|Add0~5\) # (GND)))
-- \freqdiv4|Add0~7\ = CARRY((!\freqdiv4|Add0~5\) # (!\freqdiv4|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(3),
	datad => VCC,
	cin => \freqdiv4|Add0~5\,
	combout => \freqdiv4|Add0~6_combout\,
	cout => \freqdiv4|Add0~7\);

-- Location: FF_X58_Y38_N9
\freqdiv4|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(3));

-- Location: LCCOMB_X58_Y38_N10
\freqdiv4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~8_combout\ = (\freqdiv4|s_counter\(4) & (\freqdiv4|Add0~7\ $ (GND))) # (!\freqdiv4|s_counter\(4) & (!\freqdiv4|Add0~7\ & VCC))
-- \freqdiv4|Add0~9\ = CARRY((\freqdiv4|s_counter\(4) & !\freqdiv4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(4),
	datad => VCC,
	cin => \freqdiv4|Add0~7\,
	combout => \freqdiv4|Add0~8_combout\,
	cout => \freqdiv4|Add0~9\);

-- Location: LCCOMB_X59_Y38_N20
\freqdiv4|s_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~12_combout\ = (\freqdiv4|Add0~8_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Add0~8_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~12_combout\);

-- Location: FF_X59_Y38_N21
\freqdiv4|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(4));

-- Location: LCCOMB_X58_Y38_N12
\freqdiv4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~10_combout\ = (\freqdiv4|s_counter\(5) & (!\freqdiv4|Add0~9\)) # (!\freqdiv4|s_counter\(5) & ((\freqdiv4|Add0~9\) # (GND)))
-- \freqdiv4|Add0~11\ = CARRY((!\freqdiv4|Add0~9\) # (!\freqdiv4|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(5),
	datad => VCC,
	cin => \freqdiv4|Add0~9\,
	combout => \freqdiv4|Add0~10_combout\,
	cout => \freqdiv4|Add0~11\);

-- Location: FF_X58_Y38_N13
\freqdiv4|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(5));

-- Location: LCCOMB_X58_Y38_N14
\freqdiv4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~12_combout\ = (\freqdiv4|s_counter\(6) & (\freqdiv4|Add0~11\ $ (GND))) # (!\freqdiv4|s_counter\(6) & (!\freqdiv4|Add0~11\ & VCC))
-- \freqdiv4|Add0~13\ = CARRY((\freqdiv4|s_counter\(6) & !\freqdiv4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(6),
	datad => VCC,
	cin => \freqdiv4|Add0~11\,
	combout => \freqdiv4|Add0~12_combout\,
	cout => \freqdiv4|Add0~13\);

-- Location: FF_X58_Y38_N15
\freqdiv4|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(6));

-- Location: LCCOMB_X58_Y38_N16
\freqdiv4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~14_combout\ = (\freqdiv4|s_counter\(7) & (!\freqdiv4|Add0~13\)) # (!\freqdiv4|s_counter\(7) & ((\freqdiv4|Add0~13\) # (GND)))
-- \freqdiv4|Add0~15\ = CARRY((!\freqdiv4|Add0~13\) # (!\freqdiv4|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(7),
	datad => VCC,
	cin => \freqdiv4|Add0~13\,
	combout => \freqdiv4|Add0~14_combout\,
	cout => \freqdiv4|Add0~15\);

-- Location: FF_X58_Y38_N17
\freqdiv4|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(7));

-- Location: LCCOMB_X58_Y38_N18
\freqdiv4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~16_combout\ = (\freqdiv4|s_counter\(8) & (\freqdiv4|Add0~15\ $ (GND))) # (!\freqdiv4|s_counter\(8) & (!\freqdiv4|Add0~15\ & VCC))
-- \freqdiv4|Add0~17\ = CARRY((\freqdiv4|s_counter\(8) & !\freqdiv4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(8),
	datad => VCC,
	cin => \freqdiv4|Add0~15\,
	combout => \freqdiv4|Add0~16_combout\,
	cout => \freqdiv4|Add0~17\);

-- Location: FF_X58_Y38_N19
\freqdiv4|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(8));

-- Location: LCCOMB_X58_Y38_N20
\freqdiv4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~18_combout\ = (\freqdiv4|s_counter\(9) & (!\freqdiv4|Add0~17\)) # (!\freqdiv4|s_counter\(9) & ((\freqdiv4|Add0~17\) # (GND)))
-- \freqdiv4|Add0~19\ = CARRY((!\freqdiv4|Add0~17\) # (!\freqdiv4|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(9),
	datad => VCC,
	cin => \freqdiv4|Add0~17\,
	combout => \freqdiv4|Add0~18_combout\,
	cout => \freqdiv4|Add0~19\);

-- Location: LCCOMB_X59_Y38_N10
\freqdiv4|s_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~6_combout\ = (\freqdiv4|Add0~18_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|Add0~18_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~6_combout\);

-- Location: FF_X59_Y38_N11
\freqdiv4|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(9));

-- Location: LCCOMB_X58_Y38_N22
\freqdiv4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~20_combout\ = (\freqdiv4|s_counter\(10) & (\freqdiv4|Add0~19\ $ (GND))) # (!\freqdiv4|s_counter\(10) & (!\freqdiv4|Add0~19\ & VCC))
-- \freqdiv4|Add0~21\ = CARRY((\freqdiv4|s_counter\(10) & !\freqdiv4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(10),
	datad => VCC,
	cin => \freqdiv4|Add0~19\,
	combout => \freqdiv4|Add0~20_combout\,
	cout => \freqdiv4|Add0~21\);

-- Location: LCCOMB_X59_Y38_N4
\freqdiv4|s_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~5_combout\ = (\freqdiv4|Add0~20_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|Add0~20_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~5_combout\);

-- Location: FF_X59_Y38_N5
\freqdiv4|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(10));

-- Location: LCCOMB_X58_Y38_N24
\freqdiv4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~22_combout\ = (\freqdiv4|s_counter\(11) & (!\freqdiv4|Add0~21\)) # (!\freqdiv4|s_counter\(11) & ((\freqdiv4|Add0~21\) # (GND)))
-- \freqdiv4|Add0~23\ = CARRY((!\freqdiv4|Add0~21\) # (!\freqdiv4|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(11),
	datad => VCC,
	cin => \freqdiv4|Add0~21\,
	combout => \freqdiv4|Add0~22_combout\,
	cout => \freqdiv4|Add0~23\);

-- Location: LCCOMB_X59_Y38_N2
\freqdiv4|s_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~4_combout\ = (\freqdiv4|Add0~22_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|Add0~22_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~4_combout\);

-- Location: FF_X59_Y38_N3
\freqdiv4|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(11));

-- Location: LCCOMB_X58_Y38_N26
\freqdiv4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~24_combout\ = (\freqdiv4|s_counter\(12) & (\freqdiv4|Add0~23\ $ (GND))) # (!\freqdiv4|s_counter\(12) & (!\freqdiv4|Add0~23\ & VCC))
-- \freqdiv4|Add0~25\ = CARRY((\freqdiv4|s_counter\(12) & !\freqdiv4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(12),
	datad => VCC,
	cin => \freqdiv4|Add0~23\,
	combout => \freqdiv4|Add0~24_combout\,
	cout => \freqdiv4|Add0~25\);

-- Location: LCCOMB_X59_Y38_N30
\freqdiv4|s_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~11_combout\ = (\freqdiv4|Add0~24_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|Add0~24_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~11_combout\);

-- Location: FF_X59_Y38_N31
\freqdiv4|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(12));

-- Location: LCCOMB_X58_Y38_N28
\freqdiv4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~26_combout\ = (\freqdiv4|s_counter\(13) & (!\freqdiv4|Add0~25\)) # (!\freqdiv4|s_counter\(13) & ((\freqdiv4|Add0~25\) # (GND)))
-- \freqdiv4|Add0~27\ = CARRY((!\freqdiv4|Add0~25\) # (!\freqdiv4|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(13),
	datad => VCC,
	cin => \freqdiv4|Add0~25\,
	combout => \freqdiv4|Add0~26_combout\,
	cout => \freqdiv4|Add0~27\);

-- Location: FF_X58_Y38_N29
\freqdiv4|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(13));

-- Location: LCCOMB_X58_Y38_N30
\freqdiv4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~28_combout\ = (\freqdiv4|s_counter\(14) & (\freqdiv4|Add0~27\ $ (GND))) # (!\freqdiv4|s_counter\(14) & (!\freqdiv4|Add0~27\ & VCC))
-- \freqdiv4|Add0~29\ = CARRY((\freqdiv4|s_counter\(14) & !\freqdiv4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(14),
	datad => VCC,
	cin => \freqdiv4|Add0~27\,
	combout => \freqdiv4|Add0~28_combout\,
	cout => \freqdiv4|Add0~29\);

-- Location: LCCOMB_X59_Y38_N28
\freqdiv4|s_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~10_combout\ = (\freqdiv4|Add0~28_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|Add0~28_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~10_combout\);

-- Location: FF_X59_Y38_N29
\freqdiv4|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(14));

-- Location: LCCOMB_X58_Y37_N0
\freqdiv4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~30_combout\ = (\freqdiv4|s_counter\(15) & (!\freqdiv4|Add0~29\)) # (!\freqdiv4|s_counter\(15) & ((\freqdiv4|Add0~29\) # (GND)))
-- \freqdiv4|Add0~31\ = CARRY((!\freqdiv4|Add0~29\) # (!\freqdiv4|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(15),
	datad => VCC,
	cin => \freqdiv4|Add0~29\,
	combout => \freqdiv4|Add0~30_combout\,
	cout => \freqdiv4|Add0~31\);

-- Location: FF_X58_Y37_N1
\freqdiv4|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(15));

-- Location: LCCOMB_X58_Y37_N2
\freqdiv4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~32_combout\ = (\freqdiv4|s_counter\(16) & (\freqdiv4|Add0~31\ $ (GND))) # (!\freqdiv4|s_counter\(16) & (!\freqdiv4|Add0~31\ & VCC))
-- \freqdiv4|Add0~33\ = CARRY((\freqdiv4|s_counter\(16) & !\freqdiv4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(16),
	datad => VCC,
	cin => \freqdiv4|Add0~31\,
	combout => \freqdiv4|Add0~32_combout\,
	cout => \freqdiv4|Add0~33\);

-- Location: LCCOMB_X59_Y38_N0
\freqdiv4|s_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~3_combout\ = (\freqdiv4|Add0~32_combout\ & !\freqdiv4|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Add0~32_combout\,
	datad => \freqdiv4|Equal1~3_combout\,
	combout => \freqdiv4|s_counter~3_combout\);

-- Location: FF_X59_Y38_N1
\freqdiv4|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(16));

-- Location: LCCOMB_X58_Y37_N4
\freqdiv4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~34_combout\ = (\freqdiv4|s_counter\(17) & (!\freqdiv4|Add0~33\)) # (!\freqdiv4|s_counter\(17) & ((\freqdiv4|Add0~33\) # (GND)))
-- \freqdiv4|Add0~35\ = CARRY((!\freqdiv4|Add0~33\) # (!\freqdiv4|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(17),
	datad => VCC,
	cin => \freqdiv4|Add0~33\,
	combout => \freqdiv4|Add0~34_combout\,
	cout => \freqdiv4|Add0~35\);

-- Location: LCCOMB_X59_Y37_N2
\freqdiv4|s_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~2_combout\ = (!\freqdiv4|Equal1~3_combout\ & \freqdiv4|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal1~3_combout\,
	datac => \freqdiv4|Add0~34_combout\,
	combout => \freqdiv4|s_counter~2_combout\);

-- Location: FF_X59_Y37_N3
\freqdiv4|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(17));

-- Location: LCCOMB_X58_Y37_N6
\freqdiv4|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~36_combout\ = (\freqdiv4|s_counter\(18) & (\freqdiv4|Add0~35\ $ (GND))) # (!\freqdiv4|s_counter\(18) & (!\freqdiv4|Add0~35\ & VCC))
-- \freqdiv4|Add0~37\ = CARRY((\freqdiv4|s_counter\(18) & !\freqdiv4|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(18),
	datad => VCC,
	cin => \freqdiv4|Add0~35\,
	combout => \freqdiv4|Add0~36_combout\,
	cout => \freqdiv4|Add0~37\);

-- Location: LCCOMB_X59_Y37_N8
\freqdiv4|s_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~1_combout\ = (!\freqdiv4|Equal1~3_combout\ & \freqdiv4|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal1~3_combout\,
	datac => \freqdiv4|Add0~36_combout\,
	combout => \freqdiv4|s_counter~1_combout\);

-- Location: FF_X59_Y37_N9
\freqdiv4|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(18));

-- Location: LCCOMB_X58_Y37_N8
\freqdiv4|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~38_combout\ = (\freqdiv4|s_counter\(19) & (!\freqdiv4|Add0~37\)) # (!\freqdiv4|s_counter\(19) & ((\freqdiv4|Add0~37\) # (GND)))
-- \freqdiv4|Add0~39\ = CARRY((!\freqdiv4|Add0~37\) # (!\freqdiv4|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(19),
	datad => VCC,
	cin => \freqdiv4|Add0~37\,
	combout => \freqdiv4|Add0~38_combout\,
	cout => \freqdiv4|Add0~39\);

-- Location: LCCOMB_X59_Y37_N26
\freqdiv4|s_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~0_combout\ = (!\freqdiv4|Equal1~3_combout\ & \freqdiv4|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|Equal1~3_combout\,
	datad => \freqdiv4|Add0~38_combout\,
	combout => \freqdiv4|s_counter~0_combout\);

-- Location: FF_X59_Y37_N27
\freqdiv4|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(19));

-- Location: LCCOMB_X58_Y37_N10
\freqdiv4|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~40_combout\ = (\freqdiv4|s_counter\(20) & (\freqdiv4|Add0~39\ $ (GND))) # (!\freqdiv4|s_counter\(20) & (!\freqdiv4|Add0~39\ & VCC))
-- \freqdiv4|Add0~41\ = CARRY((\freqdiv4|s_counter\(20) & !\freqdiv4|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(20),
	datad => VCC,
	cin => \freqdiv4|Add0~39\,
	combout => \freqdiv4|Add0~40_combout\,
	cout => \freqdiv4|Add0~41\);

-- Location: LCCOMB_X59_Y37_N4
\freqdiv4|s_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~9_combout\ = (!\freqdiv4|Equal1~3_combout\ & \freqdiv4|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|Equal1~3_combout\,
	datad => \freqdiv4|Add0~40_combout\,
	combout => \freqdiv4|s_counter~9_combout\);

-- Location: FF_X59_Y37_N5
\freqdiv4|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(20));

-- Location: LCCOMB_X58_Y37_N12
\freqdiv4|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~42_combout\ = (\freqdiv4|s_counter\(21) & (!\freqdiv4|Add0~41\)) # (!\freqdiv4|s_counter\(21) & ((\freqdiv4|Add0~41\) # (GND)))
-- \freqdiv4|Add0~43\ = CARRY((!\freqdiv4|Add0~41\) # (!\freqdiv4|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(21),
	datad => VCC,
	cin => \freqdiv4|Add0~41\,
	combout => \freqdiv4|Add0~42_combout\,
	cout => \freqdiv4|Add0~43\);

-- Location: FF_X58_Y37_N13
\freqdiv4|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(21));

-- Location: LCCOMB_X58_Y37_N14
\freqdiv4|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~44_combout\ = (\freqdiv4|s_counter\(22) & (\freqdiv4|Add0~43\ $ (GND))) # (!\freqdiv4|s_counter\(22) & (!\freqdiv4|Add0~43\ & VCC))
-- \freqdiv4|Add0~45\ = CARRY((\freqdiv4|s_counter\(22) & !\freqdiv4|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(22),
	datad => VCC,
	cin => \freqdiv4|Add0~43\,
	combout => \freqdiv4|Add0~44_combout\,
	cout => \freqdiv4|Add0~45\);

-- Location: LCCOMB_X59_Y37_N22
\freqdiv4|s_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|s_counter~8_combout\ = (!\freqdiv4|Equal1~3_combout\ & \freqdiv4|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|Equal1~3_combout\,
	datad => \freqdiv4|Add0~44_combout\,
	combout => \freqdiv4|s_counter~8_combout\);

-- Location: FF_X59_Y37_N23
\freqdiv4|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|s_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(22));

-- Location: LCCOMB_X58_Y37_N16
\freqdiv4|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~46_combout\ = (\freqdiv4|s_counter\(23) & (!\freqdiv4|Add0~45\)) # (!\freqdiv4|s_counter\(23) & ((\freqdiv4|Add0~45\) # (GND)))
-- \freqdiv4|Add0~47\ = CARRY((!\freqdiv4|Add0~45\) # (!\freqdiv4|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(23),
	datad => VCC,
	cin => \freqdiv4|Add0~45\,
	combout => \freqdiv4|Add0~46_combout\,
	cout => \freqdiv4|Add0~47\);

-- Location: FF_X58_Y37_N17
\freqdiv4|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(23));

-- Location: LCCOMB_X58_Y37_N18
\freqdiv4|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~48_combout\ = (\freqdiv4|s_counter\(24) & (\freqdiv4|Add0~47\ $ (GND))) # (!\freqdiv4|s_counter\(24) & (!\freqdiv4|Add0~47\ & VCC))
-- \freqdiv4|Add0~49\ = CARRY((\freqdiv4|s_counter\(24) & !\freqdiv4|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(24),
	datad => VCC,
	cin => \freqdiv4|Add0~47\,
	combout => \freqdiv4|Add0~48_combout\,
	cout => \freqdiv4|Add0~49\);

-- Location: FF_X58_Y37_N19
\freqdiv4|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(24));

-- Location: LCCOMB_X58_Y37_N20
\freqdiv4|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~50_combout\ = (\freqdiv4|s_counter\(25) & (!\freqdiv4|Add0~49\)) # (!\freqdiv4|s_counter\(25) & ((\freqdiv4|Add0~49\) # (GND)))
-- \freqdiv4|Add0~51\ = CARRY((!\freqdiv4|Add0~49\) # (!\freqdiv4|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(25),
	datad => VCC,
	cin => \freqdiv4|Add0~49\,
	combout => \freqdiv4|Add0~50_combout\,
	cout => \freqdiv4|Add0~51\);

-- Location: FF_X58_Y37_N21
\freqdiv4|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(25));

-- Location: LCCOMB_X58_Y37_N22
\freqdiv4|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~52_combout\ = (\freqdiv4|s_counter\(26) & (\freqdiv4|Add0~51\ $ (GND))) # (!\freqdiv4|s_counter\(26) & (!\freqdiv4|Add0~51\ & VCC))
-- \freqdiv4|Add0~53\ = CARRY((\freqdiv4|s_counter\(26) & !\freqdiv4|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(26),
	datad => VCC,
	cin => \freqdiv4|Add0~51\,
	combout => \freqdiv4|Add0~52_combout\,
	cout => \freqdiv4|Add0~53\);

-- Location: FF_X58_Y37_N23
\freqdiv4|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(26));

-- Location: LCCOMB_X58_Y37_N24
\freqdiv4|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~54_combout\ = (\freqdiv4|s_counter\(27) & (!\freqdiv4|Add0~53\)) # (!\freqdiv4|s_counter\(27) & ((\freqdiv4|Add0~53\) # (GND)))
-- \freqdiv4|Add0~55\ = CARRY((!\freqdiv4|Add0~53\) # (!\freqdiv4|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(27),
	datad => VCC,
	cin => \freqdiv4|Add0~53\,
	combout => \freqdiv4|Add0~54_combout\,
	cout => \freqdiv4|Add0~55\);

-- Location: FF_X58_Y37_N25
\freqdiv4|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(27));

-- Location: LCCOMB_X58_Y37_N26
\freqdiv4|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~56_combout\ = (\freqdiv4|s_counter\(28) & (\freqdiv4|Add0~55\ $ (GND))) # (!\freqdiv4|s_counter\(28) & (!\freqdiv4|Add0~55\ & VCC))
-- \freqdiv4|Add0~57\ = CARRY((\freqdiv4|s_counter\(28) & !\freqdiv4|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(28),
	datad => VCC,
	cin => \freqdiv4|Add0~55\,
	combout => \freqdiv4|Add0~56_combout\,
	cout => \freqdiv4|Add0~57\);

-- Location: FF_X58_Y37_N27
\freqdiv4|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(28));

-- Location: LCCOMB_X58_Y37_N28
\freqdiv4|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~58_combout\ = (\freqdiv4|s_counter\(29) & (!\freqdiv4|Add0~57\)) # (!\freqdiv4|s_counter\(29) & ((\freqdiv4|Add0~57\) # (GND)))
-- \freqdiv4|Add0~59\ = CARRY((!\freqdiv4|Add0~57\) # (!\freqdiv4|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(29),
	datad => VCC,
	cin => \freqdiv4|Add0~57\,
	combout => \freqdiv4|Add0~58_combout\,
	cout => \freqdiv4|Add0~59\);

-- Location: FF_X58_Y37_N29
\freqdiv4|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(29));

-- Location: LCCOMB_X59_Y37_N10
\freqdiv4|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~5_combout\ = (!\freqdiv4|s_counter\(29) & (!\freqdiv4|s_counter\(27) & (!\freqdiv4|s_counter\(28) & !\freqdiv4|s_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(29),
	datab => \freqdiv4|s_counter\(27),
	datac => \freqdiv4|s_counter\(28),
	datad => \freqdiv4|s_counter\(26),
	combout => \freqdiv4|Equal0~5_combout\);

-- Location: LCCOMB_X58_Y37_N30
\freqdiv4|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Add0~60_combout\ = \freqdiv4|s_counter\(30) $ (!\freqdiv4|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(30),
	cin => \freqdiv4|Add0~59\,
	combout => \freqdiv4|Add0~60_combout\);

-- Location: FF_X58_Y37_N31
\freqdiv4|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|s_counter\(30));

-- Location: LCCOMB_X59_Y38_N12
\freqdiv4|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~3_combout\ = (!\freqdiv4|s_counter\(0) & (!\freqdiv4|s_counter\(25) & (!\freqdiv4|s_counter\(1) & !\freqdiv4|s_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(0),
	datab => \freqdiv4|s_counter\(25),
	datac => \freqdiv4|s_counter\(1),
	datad => \freqdiv4|s_counter\(24),
	combout => \freqdiv4|Equal0~3_combout\);

-- Location: LCCOMB_X59_Y37_N0
\freqdiv4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~0_combout\ = (\freqdiv4|s_counter\(19) & (\freqdiv4|s_counter\(18) & (!\freqdiv4|s_counter\(23) & \freqdiv4|s_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(19),
	datab => \freqdiv4|s_counter\(18),
	datac => \freqdiv4|s_counter\(23),
	datad => \freqdiv4|s_counter\(17),
	combout => \freqdiv4|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y38_N0
\freqdiv4|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~2_combout\ = (!\freqdiv4|s_counter\(5) & (!\freqdiv4|s_counter\(7) & (!\freqdiv4|s_counter\(6) & !\freqdiv4|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(5),
	datab => \freqdiv4|s_counter\(7),
	datac => \freqdiv4|s_counter\(6),
	datad => \freqdiv4|s_counter\(2),
	combout => \freqdiv4|Equal0~2_combout\);

-- Location: LCCOMB_X59_Y38_N24
\freqdiv4|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~1_combout\ = (\freqdiv4|s_counter\(9) & (\freqdiv4|s_counter\(16) & (\freqdiv4|s_counter\(10) & \freqdiv4|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(9),
	datab => \freqdiv4|s_counter\(16),
	datac => \freqdiv4|s_counter\(10),
	datad => \freqdiv4|s_counter\(11),
	combout => \freqdiv4|Equal0~1_combout\);

-- Location: LCCOMB_X59_Y38_N22
\freqdiv4|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~4_combout\ = (\freqdiv4|Equal0~3_combout\ & (\freqdiv4|Equal0~0_combout\ & (\freqdiv4|Equal0~2_combout\ & \freqdiv4|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal0~3_combout\,
	datab => \freqdiv4|Equal0~0_combout\,
	datac => \freqdiv4|Equal0~2_combout\,
	datad => \freqdiv4|Equal0~1_combout\,
	combout => \freqdiv4|Equal0~4_combout\);

-- Location: LCCOMB_X59_Y37_N18
\freqdiv4|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal1~1_combout\ = (!\freqdiv4|s_counter\(13) & (!\freqdiv4|s_counter\(8) & (\freqdiv4|s_counter\(12) & \freqdiv4|s_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(13),
	datab => \freqdiv4|s_counter\(8),
	datac => \freqdiv4|s_counter\(12),
	datad => \freqdiv4|s_counter\(14),
	combout => \freqdiv4|Equal1~1_combout\);

-- Location: LCCOMB_X59_Y37_N20
\freqdiv4|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal1~0_combout\ = (!\freqdiv4|s_counter\(21) & (\freqdiv4|s_counter\(20) & (\freqdiv4|s_counter\(22) & !\freqdiv4|s_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(21),
	datab => \freqdiv4|s_counter\(20),
	datac => \freqdiv4|s_counter\(22),
	datad => \freqdiv4|s_counter\(15),
	combout => \freqdiv4|Equal1~0_combout\);

-- Location: LCCOMB_X59_Y37_N16
\freqdiv4|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal1~2_combout\ = (\freqdiv4|s_counter\(4) & (\freqdiv4|Equal1~1_combout\ & (!\freqdiv4|s_counter\(3) & \freqdiv4|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(4),
	datab => \freqdiv4|Equal1~1_combout\,
	datac => \freqdiv4|s_counter\(3),
	datad => \freqdiv4|Equal1~0_combout\,
	combout => \freqdiv4|Equal1~2_combout\);

-- Location: LCCOMB_X59_Y37_N30
\freqdiv4|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal1~3_combout\ = (\freqdiv4|Equal0~5_combout\ & (!\freqdiv4|s_counter\(30) & (\freqdiv4|Equal0~4_combout\ & \freqdiv4|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal0~5_combout\,
	datab => \freqdiv4|s_counter\(30),
	datac => \freqdiv4|Equal0~4_combout\,
	datad => \freqdiv4|Equal1~2_combout\,
	combout => \freqdiv4|Equal1~3_combout\);

-- Location: LCCOMB_X59_Y37_N28
\freqdiv4|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~6_combout\ = (!\freqdiv4|s_counter\(30) & (\freqdiv4|Equal0~4_combout\ & \freqdiv4|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv4|s_counter\(30),
	datac => \freqdiv4|Equal0~4_combout\,
	datad => \freqdiv4|Equal0~5_combout\,
	combout => \freqdiv4|Equal0~6_combout\);

-- Location: LCCOMB_X59_Y37_N12
\freqdiv4|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~8_combout\ = (\freqdiv4|s_counter\(13) & (\freqdiv4|s_counter\(8) & (!\freqdiv4|s_counter\(12) & !\freqdiv4|s_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(13),
	datab => \freqdiv4|s_counter\(8),
	datac => \freqdiv4|s_counter\(12),
	datad => \freqdiv4|s_counter\(14),
	combout => \freqdiv4|Equal0~8_combout\);

-- Location: LCCOMB_X59_Y37_N14
\freqdiv4|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~7_combout\ = (\freqdiv4|s_counter\(21) & (!\freqdiv4|s_counter\(20) & (!\freqdiv4|s_counter\(22) & \freqdiv4|s_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|s_counter\(21),
	datab => \freqdiv4|s_counter\(20),
	datac => \freqdiv4|s_counter\(22),
	datad => \freqdiv4|s_counter\(15),
	combout => \freqdiv4|Equal0~7_combout\);

-- Location: LCCOMB_X59_Y37_N6
\freqdiv4|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|Equal0~9_combout\ = (\freqdiv4|Equal0~8_combout\ & (\freqdiv4|Equal0~7_combout\ & (\freqdiv4|s_counter\(3) & !\freqdiv4|s_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal0~8_combout\,
	datab => \freqdiv4|Equal0~7_combout\,
	datac => \freqdiv4|s_counter\(3),
	datad => \freqdiv4|s_counter\(4),
	combout => \freqdiv4|Equal0~9_combout\);

-- Location: LCCOMB_X59_Y37_N24
\freqdiv4|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv4|clkOut~0_combout\ = (\freqdiv4|Equal1~3_combout\ & (\freqdiv4|Equal0~6_combout\ & ((\freqdiv4|Equal0~9_combout\)))) # (!\freqdiv4|Equal1~3_combout\ & ((\freqdiv4|clkOut~q\) # ((\freqdiv4|Equal0~6_combout\ & \freqdiv4|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv4|Equal1~3_combout\,
	datab => \freqdiv4|Equal0~6_combout\,
	datac => \freqdiv4|clkOut~q\,
	datad => \freqdiv4|Equal0~9_combout\,
	combout => \freqdiv4|clkOut~0_combout\);

-- Location: FF_X59_Y37_N25
\freqdiv4|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv4|clkOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv4|clkOut~q\);

-- Location: FF_X61_Y40_N5
\rnd_gen|state_00[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[0]~9_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(0));

-- Location: LCCOMB_X62_Y40_N10
\rnd_gen|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~0_combout\ = (\rnd_gen|state_00\(1) & (\rnd_gen|state_00\(0) $ (VCC))) # (!\rnd_gen|state_00\(1) & (\rnd_gen|state_00\(0) & VCC))
-- \rnd_gen|Add0~1\ = CARRY((\rnd_gen|state_00\(1) & \rnd_gen|state_00\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(1),
	datab => \rnd_gen|state_00\(0),
	datad => VCC,
	combout => \rnd_gen|Add0~0_combout\,
	cout => \rnd_gen|Add0~1\);

-- Location: FF_X62_Y40_N11
\rnd_gen|state_00[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(1));

-- Location: LCCOMB_X62_Y40_N12
\rnd_gen|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~2_combout\ = (\rnd_gen|state_00\(2) & ((\rnd_gen|Add0~1\) # (GND))) # (!\rnd_gen|state_00\(2) & (!\rnd_gen|Add0~1\))
-- \rnd_gen|Add0~3\ = CARRY((\rnd_gen|state_00\(2)) # (!\rnd_gen|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(2),
	datad => VCC,
	cin => \rnd_gen|Add0~1\,
	combout => \rnd_gen|Add0~2_combout\,
	cout => \rnd_gen|Add0~3\);

-- Location: LCCOMB_X62_Y40_N4
\rnd_gen|state_00[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[2]~7_combout\ = !\rnd_gen|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add0~2_combout\,
	combout => \rnd_gen|state_00[2]~7_combout\);

-- Location: FF_X62_Y40_N5
\rnd_gen|state_00[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[2]~7_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(2));

-- Location: LCCOMB_X62_Y40_N14
\rnd_gen|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~4_combout\ = (\rnd_gen|state_00\(3) & (\rnd_gen|Add0~3\ $ (GND))) # (!\rnd_gen|state_00\(3) & (!\rnd_gen|Add0~3\ & VCC))
-- \rnd_gen|Add0~5\ = CARRY((\rnd_gen|state_00\(3) & !\rnd_gen|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(3),
	datad => VCC,
	cin => \rnd_gen|Add0~3\,
	combout => \rnd_gen|Add0~4_combout\,
	cout => \rnd_gen|Add0~5\);

-- Location: FF_X62_Y40_N15
\rnd_gen|state_00[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~4_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(3));

-- Location: LCCOMB_X62_Y40_N16
\rnd_gen|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~6_combout\ = (\rnd_gen|state_00\(4) & (!\rnd_gen|Add0~5\)) # (!\rnd_gen|state_00\(4) & ((\rnd_gen|Add0~5\) # (GND)))
-- \rnd_gen|Add0~7\ = CARRY((!\rnd_gen|Add0~5\) # (!\rnd_gen|state_00\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(4),
	datad => VCC,
	cin => \rnd_gen|Add0~5\,
	combout => \rnd_gen|Add0~6_combout\,
	cout => \rnd_gen|Add0~7\);

-- Location: FF_X62_Y40_N17
\rnd_gen|state_00[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~6_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(4));

-- Location: LCCOMB_X62_Y40_N18
\rnd_gen|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~8_combout\ = (\rnd_gen|state_00\(5) & (!\rnd_gen|Add0~7\ & VCC)) # (!\rnd_gen|state_00\(5) & (\rnd_gen|Add0~7\ $ (GND)))
-- \rnd_gen|Add0~9\ = CARRY((!\rnd_gen|state_00\(5) & !\rnd_gen|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(5),
	datad => VCC,
	cin => \rnd_gen|Add0~7\,
	combout => \rnd_gen|Add0~8_combout\,
	cout => \rnd_gen|Add0~9\);

-- Location: LCCOMB_X61_Y40_N6
\rnd_gen|state_00[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[5]~8_combout\ = !\rnd_gen|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add0~8_combout\,
	combout => \rnd_gen|state_00[5]~8_combout\);

-- Location: FF_X61_Y40_N7
\rnd_gen|state_00[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[5]~8_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(5));

-- Location: LCCOMB_X62_Y40_N20
\rnd_gen|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~10_combout\ = (\rnd_gen|state_00\(6) & (!\rnd_gen|Add0~9\)) # (!\rnd_gen|state_00\(6) & ((\rnd_gen|Add0~9\) # (GND)))
-- \rnd_gen|Add0~11\ = CARRY((!\rnd_gen|Add0~9\) # (!\rnd_gen|state_00\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(6),
	datad => VCC,
	cin => \rnd_gen|Add0~9\,
	combout => \rnd_gen|Add0~10_combout\,
	cout => \rnd_gen|Add0~11\);

-- Location: FF_X62_Y40_N21
\rnd_gen|state_00[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~10_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(6));

-- Location: LCCOMB_X62_Y40_N22
\rnd_gen|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~12_combout\ = (\rnd_gen|state_00\(7) & (\rnd_gen|Add0~11\ $ (GND))) # (!\rnd_gen|state_00\(7) & (!\rnd_gen|Add0~11\ & VCC))
-- \rnd_gen|Add0~13\ = CARRY((\rnd_gen|state_00\(7) & !\rnd_gen|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datad => VCC,
	cin => \rnd_gen|Add0~11\,
	combout => \rnd_gen|Add0~12_combout\,
	cout => \rnd_gen|Add0~13\);

-- Location: FF_X62_Y40_N23
\rnd_gen|state_00[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~12_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(7));

-- Location: LCCOMB_X62_Y40_N24
\rnd_gen|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~14_combout\ = (\rnd_gen|state_00\(8) & (!\rnd_gen|Add0~13\)) # (!\rnd_gen|state_00\(8) & ((\rnd_gen|Add0~13\) # (GND)))
-- \rnd_gen|Add0~15\ = CARRY((!\rnd_gen|Add0~13\) # (!\rnd_gen|state_00\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(8),
	datad => VCC,
	cin => \rnd_gen|Add0~13\,
	combout => \rnd_gen|Add0~14_combout\,
	cout => \rnd_gen|Add0~15\);

-- Location: FF_X62_Y40_N25
\rnd_gen|state_00[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~14_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(8));

-- Location: LCCOMB_X62_Y40_N26
\rnd_gen|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~16_combout\ = (\rnd_gen|state_00\(9) & (\rnd_gen|Add0~15\ $ (GND))) # (!\rnd_gen|state_00\(9) & (!\rnd_gen|Add0~15\ & VCC))
-- \rnd_gen|Add0~17\ = CARRY((\rnd_gen|state_00\(9) & !\rnd_gen|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(9),
	datad => VCC,
	cin => \rnd_gen|Add0~15\,
	combout => \rnd_gen|Add0~16_combout\,
	cout => \rnd_gen|Add0~17\);

-- Location: FF_X62_Y40_N27
\rnd_gen|state_00[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~16_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(9));

-- Location: LCCOMB_X62_Y40_N28
\rnd_gen|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~18_combout\ = (\rnd_gen|state_00\(10) & (!\rnd_gen|Add0~17\)) # (!\rnd_gen|state_00\(10) & ((\rnd_gen|Add0~17\) # (GND)))
-- \rnd_gen|Add0~19\ = CARRY((!\rnd_gen|Add0~17\) # (!\rnd_gen|state_00\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(10),
	datad => VCC,
	cin => \rnd_gen|Add0~17\,
	combout => \rnd_gen|Add0~18_combout\,
	cout => \rnd_gen|Add0~19\);

-- Location: FF_X62_Y40_N29
\rnd_gen|state_00[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~18_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(10));

-- Location: LCCOMB_X62_Y40_N30
\rnd_gen|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~20_combout\ = (\rnd_gen|state_00\(11) & (\rnd_gen|Add0~19\ $ (GND))) # (!\rnd_gen|state_00\(11) & (!\rnd_gen|Add0~19\ & VCC))
-- \rnd_gen|Add0~21\ = CARRY((\rnd_gen|state_00\(11) & !\rnd_gen|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(11),
	datad => VCC,
	cin => \rnd_gen|Add0~19\,
	combout => \rnd_gen|Add0~20_combout\,
	cout => \rnd_gen|Add0~21\);

-- Location: FF_X62_Y40_N31
\rnd_gen|state_00[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~20_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(11));

-- Location: LCCOMB_X62_Y39_N0
\rnd_gen|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~22_combout\ = (\rnd_gen|state_00\(12) & (!\rnd_gen|Add0~21\)) # (!\rnd_gen|state_00\(12) & ((\rnd_gen|Add0~21\) # (GND)))
-- \rnd_gen|Add0~23\ = CARRY((!\rnd_gen|Add0~21\) # (!\rnd_gen|state_00\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(12),
	datad => VCC,
	cin => \rnd_gen|Add0~21\,
	combout => \rnd_gen|Add0~22_combout\,
	cout => \rnd_gen|Add0~23\);

-- Location: FF_X62_Y39_N1
\rnd_gen|state_00[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~22_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(12));

-- Location: LCCOMB_X62_Y39_N2
\rnd_gen|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~24_combout\ = (\rnd_gen|state_00\(13) & (\rnd_gen|Add0~23\ $ (GND))) # (!\rnd_gen|state_00\(13) & (!\rnd_gen|Add0~23\ & VCC))
-- \rnd_gen|Add0~25\ = CARRY((\rnd_gen|state_00\(13) & !\rnd_gen|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(13),
	datad => VCC,
	cin => \rnd_gen|Add0~23\,
	combout => \rnd_gen|Add0~24_combout\,
	cout => \rnd_gen|Add0~25\);

-- Location: FF_X62_Y39_N3
\rnd_gen|state_00[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~24_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(13));

-- Location: LCCOMB_X62_Y39_N4
\rnd_gen|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~26_combout\ = (\rnd_gen|state_00\(14) & (!\rnd_gen|Add0~25\)) # (!\rnd_gen|state_00\(14) & ((\rnd_gen|Add0~25\) # (GND)))
-- \rnd_gen|Add0~27\ = CARRY((!\rnd_gen|Add0~25\) # (!\rnd_gen|state_00\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(14),
	datad => VCC,
	cin => \rnd_gen|Add0~25\,
	combout => \rnd_gen|Add0~26_combout\,
	cout => \rnd_gen|Add0~27\);

-- Location: FF_X62_Y39_N5
\rnd_gen|state_00[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~26_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(14));

-- Location: LCCOMB_X62_Y39_N6
\rnd_gen|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~28_combout\ = (\rnd_gen|state_00\(15) & (\rnd_gen|Add0~27\ $ (GND))) # (!\rnd_gen|state_00\(15) & (!\rnd_gen|Add0~27\ & VCC))
-- \rnd_gen|Add0~29\ = CARRY((\rnd_gen|state_00\(15) & !\rnd_gen|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(15),
	datad => VCC,
	cin => \rnd_gen|Add0~27\,
	combout => \rnd_gen|Add0~28_combout\,
	cout => \rnd_gen|Add0~29\);

-- Location: FF_X62_Y39_N7
\rnd_gen|state_00[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~28_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(15));

-- Location: LCCOMB_X62_Y39_N8
\rnd_gen|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~30_combout\ = (\rnd_gen|state_00\(16) & ((\rnd_gen|Add0~29\) # (GND))) # (!\rnd_gen|state_00\(16) & (!\rnd_gen|Add0~29\))
-- \rnd_gen|Add0~31\ = CARRY((\rnd_gen|state_00\(16)) # (!\rnd_gen|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(16),
	datad => VCC,
	cin => \rnd_gen|Add0~29\,
	combout => \rnd_gen|Add0~30_combout\,
	cout => \rnd_gen|Add0~31\);

-- Location: LCCOMB_X63_Y39_N2
\rnd_gen|state_00[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[16]~2_combout\ = !\rnd_gen|Add0~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add0~30_combout\,
	combout => \rnd_gen|state_00[16]~2_combout\);

-- Location: FF_X63_Y39_N3
\rnd_gen|state_00[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[16]~2_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(16));

-- Location: LCCOMB_X62_Y39_N10
\rnd_gen|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~32_combout\ = (\rnd_gen|state_00\(17) & (\rnd_gen|Add0~31\ $ (GND))) # (!\rnd_gen|state_00\(17) & (!\rnd_gen|Add0~31\ & VCC))
-- \rnd_gen|Add0~33\ = CARRY((\rnd_gen|state_00\(17) & !\rnd_gen|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(17),
	datad => VCC,
	cin => \rnd_gen|Add0~31\,
	combout => \rnd_gen|Add0~32_combout\,
	cout => \rnd_gen|Add0~33\);

-- Location: FF_X62_Y39_N11
\rnd_gen|state_00[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~32_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(17));

-- Location: LCCOMB_X62_Y39_N12
\rnd_gen|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~34_combout\ = (\rnd_gen|state_00\(18) & ((\rnd_gen|Add0~33\) # (GND))) # (!\rnd_gen|state_00\(18) & (!\rnd_gen|Add0~33\))
-- \rnd_gen|Add0~35\ = CARRY((\rnd_gen|state_00\(18)) # (!\rnd_gen|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(18),
	datad => VCC,
	cin => \rnd_gen|Add0~33\,
	combout => \rnd_gen|Add0~34_combout\,
	cout => \rnd_gen|Add0~35\);

-- Location: LCCOMB_X62_Y39_N28
\rnd_gen|state_00[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[18]~3_combout\ = !\rnd_gen|Add0~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add0~34_combout\,
	combout => \rnd_gen|state_00[18]~3_combout\);

-- Location: FF_X62_Y39_N29
\rnd_gen|state_00[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[18]~3_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(18));

-- Location: LCCOMB_X62_Y39_N14
\rnd_gen|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~36_combout\ = (\rnd_gen|state_00\(19) & (\rnd_gen|Add0~35\ $ (GND))) # (!\rnd_gen|state_00\(19) & (!\rnd_gen|Add0~35\ & VCC))
-- \rnd_gen|Add0~37\ = CARRY((\rnd_gen|state_00\(19) & !\rnd_gen|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(19),
	datad => VCC,
	cin => \rnd_gen|Add0~35\,
	combout => \rnd_gen|Add0~36_combout\,
	cout => \rnd_gen|Add0~37\);

-- Location: FF_X62_Y39_N15
\rnd_gen|state_00[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~36_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(19));

-- Location: LCCOMB_X62_Y39_N16
\rnd_gen|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~38_combout\ = (\rnd_gen|state_00\(20) & (!\rnd_gen|Add0~37\)) # (!\rnd_gen|state_00\(20) & ((\rnd_gen|Add0~37\) # (GND)))
-- \rnd_gen|Add0~39\ = CARRY((!\rnd_gen|Add0~37\) # (!\rnd_gen|state_00\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(20),
	datad => VCC,
	cin => \rnd_gen|Add0~37\,
	combout => \rnd_gen|Add0~38_combout\,
	cout => \rnd_gen|Add0~39\);

-- Location: FF_X62_Y39_N17
\rnd_gen|state_00[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~38_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(20));

-- Location: LCCOMB_X62_Y39_N18
\rnd_gen|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~40_combout\ = (\rnd_gen|state_00\(21) & (\rnd_gen|Add0~39\ $ (GND))) # (!\rnd_gen|state_00\(21) & (!\rnd_gen|Add0~39\ & VCC))
-- \rnd_gen|Add0~41\ = CARRY((\rnd_gen|state_00\(21) & !\rnd_gen|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(21),
	datad => VCC,
	cin => \rnd_gen|Add0~39\,
	combout => \rnd_gen|Add0~40_combout\,
	cout => \rnd_gen|Add0~41\);

-- Location: FF_X62_Y39_N19
\rnd_gen|state_00[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~40_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(21));

-- Location: LCCOMB_X61_Y40_N24
\rnd_gen|state_00[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[24]~6_combout\ = !\rnd_gen|state_00\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rnd_gen|state_00\(24),
	combout => \rnd_gen|state_00[24]~6_combout\);

-- Location: LCCOMB_X62_Y39_N24
\rnd_gen|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~5_combout\ = (!\rnd_gen|state_00\(17) & (!\rnd_gen|state_00\(18) & (\rnd_gen|state_00\(19) & \rnd_gen|state_00\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(17),
	datab => \rnd_gen|state_00\(18),
	datac => \rnd_gen|state_00\(19),
	datad => \rnd_gen|state_00\(16),
	combout => \rnd_gen|Equal0~5_combout\);

-- Location: LCCOMB_X62_Y39_N20
\rnd_gen|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~42_combout\ = (\rnd_gen|state_00\(22) & (!\rnd_gen|Add0~41\)) # (!\rnd_gen|state_00\(22) & ((\rnd_gen|Add0~41\) # (GND)))
-- \rnd_gen|Add0~43\ = CARRY((!\rnd_gen|Add0~41\) # (!\rnd_gen|state_00\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(22),
	datad => VCC,
	cin => \rnd_gen|Add0~41\,
	combout => \rnd_gen|Add0~42_combout\,
	cout => \rnd_gen|Add0~43\);

-- Location: FF_X62_Y39_N21
\rnd_gen|state_00[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~42_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(22));

-- Location: LCCOMB_X62_Y39_N22
\rnd_gen|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add0~44_combout\ = \rnd_gen|state_00\(23) $ (!\rnd_gen|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(23),
	cin => \rnd_gen|Add0~43\,
	combout => \rnd_gen|Add0~44_combout\);

-- Location: FF_X62_Y39_N23
\rnd_gen|state_00[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add0~44_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(23));

-- Location: LCCOMB_X62_Y39_N26
\rnd_gen|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~6_combout\ = (!\rnd_gen|state_00\(22) & (\rnd_gen|state_00\(20) & (\rnd_gen|state_00\(23) & \rnd_gen|state_00\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(22),
	datab => \rnd_gen|state_00\(20),
	datac => \rnd_gen|state_00\(23),
	datad => \rnd_gen|state_00\(21),
	combout => \rnd_gen|Equal0~6_combout\);

-- Location: LCCOMB_X62_Y40_N6
\rnd_gen|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~0_combout\ = (\rnd_gen|state_00\(0) & (\rnd_gen|state_00\(3) & (\rnd_gen|state_00\(2) & \rnd_gen|state_00\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(0),
	datab => \rnd_gen|state_00\(3),
	datac => \rnd_gen|state_00\(2),
	datad => \rnd_gen|state_00\(1),
	combout => \rnd_gen|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y40_N0
\rnd_gen|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~1_combout\ = (!\rnd_gen|state_00\(7) & (!\rnd_gen|state_00\(6) & (\rnd_gen|state_00\(5) & !\rnd_gen|state_00\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datab => \rnd_gen|state_00\(6),
	datac => \rnd_gen|state_00\(5),
	datad => \rnd_gen|state_00\(4),
	combout => \rnd_gen|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y39_N30
\rnd_gen|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~3_combout\ = (\rnd_gen|state_00\(15) & (!\rnd_gen|state_00\(13) & (\rnd_gen|state_00\(14) & \rnd_gen|state_00\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(15),
	datab => \rnd_gen|state_00\(13),
	datac => \rnd_gen|state_00\(14),
	datad => \rnd_gen|state_00\(12),
	combout => \rnd_gen|Equal0~3_combout\);

-- Location: LCCOMB_X62_Y40_N2
\rnd_gen|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~2_combout\ = (\rnd_gen|state_00\(9) & (\rnd_gen|state_00\(10) & (!\rnd_gen|state_00\(11) & !\rnd_gen|state_00\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(9),
	datab => \rnd_gen|state_00\(10),
	datac => \rnd_gen|state_00\(11),
	datad => \rnd_gen|state_00\(8),
	combout => \rnd_gen|Equal0~2_combout\);

-- Location: LCCOMB_X62_Y40_N8
\rnd_gen|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~4_combout\ = (\rnd_gen|Equal0~0_combout\ & (\rnd_gen|Equal0~1_combout\ & (\rnd_gen|Equal0~3_combout\ & \rnd_gen|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|Equal0~0_combout\,
	datab => \rnd_gen|Equal0~1_combout\,
	datac => \rnd_gen|Equal0~3_combout\,
	datad => \rnd_gen|Equal0~2_combout\,
	combout => \rnd_gen|Equal0~4_combout\);

-- Location: LCCOMB_X63_Y39_N20
\rnd_gen|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Equal0~7_combout\ = (\rnd_gen|Equal0~5_combout\ & (\rnd_gen|Equal0~6_combout\ & \rnd_gen|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|Equal0~5_combout\,
	datac => \rnd_gen|Equal0~6_combout\,
	datad => \rnd_gen|Equal0~4_combout\,
	combout => \rnd_gen|Equal0~7_combout\);

-- Location: FF_X63_Y39_N21
\rnd_gen|carry\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Equal0~7_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|carry~q\);

-- Location: LCCOMB_X63_Y39_N30
\rnd_gen|state_00[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[31]~0_combout\ = (\freqdiv4|clkOut~q\ & \rnd_gen|carry~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv4|clkOut~q\,
	datad => \rnd_gen|carry~q\,
	combout => \rnd_gen|state_00[31]~0_combout\);

-- Location: FF_X61_Y40_N25
\rnd_gen|state_00[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[24]~6_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(24));

-- Location: LCCOMB_X60_Y40_N10
\rnd_gen|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~0_combout\ = (\rnd_gen|state_00\(25) & (\rnd_gen|state_00\(24) $ (VCC))) # (!\rnd_gen|state_00\(25) & (\rnd_gen|state_00\(24) & VCC))
-- \rnd_gen|Add1~1\ = CARRY((\rnd_gen|state_00\(25) & \rnd_gen|state_00\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(25),
	datab => \rnd_gen|state_00\(24),
	datad => VCC,
	combout => \rnd_gen|Add1~0_combout\,
	cout => \rnd_gen|Add1~1\);

-- Location: FF_X60_Y40_N11
\rnd_gen|state_00[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~0_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(25));

-- Location: LCCOMB_X60_Y40_N12
\rnd_gen|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~2_combout\ = (\rnd_gen|state_00\(26) & (!\rnd_gen|Add1~1\)) # (!\rnd_gen|state_00\(26) & ((\rnd_gen|Add1~1\) # (GND)))
-- \rnd_gen|Add1~3\ = CARRY((!\rnd_gen|Add1~1\) # (!\rnd_gen|state_00\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(26),
	datad => VCC,
	cin => \rnd_gen|Add1~1\,
	combout => \rnd_gen|Add1~2_combout\,
	cout => \rnd_gen|Add1~3\);

-- Location: FF_X60_Y40_N13
\rnd_gen|state_00[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~2_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(26));

-- Location: LCCOMB_X60_Y40_N14
\rnd_gen|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~4_combout\ = (\rnd_gen|state_00\(27) & (\rnd_gen|Add1~3\ $ (GND))) # (!\rnd_gen|state_00\(27) & (!\rnd_gen|Add1~3\ & VCC))
-- \rnd_gen|Add1~5\ = CARRY((\rnd_gen|state_00\(27) & !\rnd_gen|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(27),
	datad => VCC,
	cin => \rnd_gen|Add1~3\,
	combout => \rnd_gen|Add1~4_combout\,
	cout => \rnd_gen|Add1~5\);

-- Location: FF_X60_Y40_N15
\rnd_gen|state_00[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~4_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(27));

-- Location: LCCOMB_X60_Y40_N16
\rnd_gen|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~6_combout\ = (\rnd_gen|state_00\(28) & (!\rnd_gen|Add1~5\)) # (!\rnd_gen|state_00\(28) & ((\rnd_gen|Add1~5\) # (GND)))
-- \rnd_gen|Add1~7\ = CARRY((!\rnd_gen|Add1~5\) # (!\rnd_gen|state_00\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(28),
	datad => VCC,
	cin => \rnd_gen|Add1~5\,
	combout => \rnd_gen|Add1~6_combout\,
	cout => \rnd_gen|Add1~7\);

-- Location: FF_X60_Y40_N17
\rnd_gen|state_00[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~6_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(28));

-- Location: LCCOMB_X59_Y40_N6
\rnd_gen|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux38~0_combout\ = (\rnd_gen|state_00\(21) & ((\rnd_gen|state_00\(28) & (\rnd_gen|state_00\(3))) # (!\rnd_gen|state_00\(28) & ((\rnd_gen|state_00\(9)))))) # (!\rnd_gen|state_00\(21) & ((\rnd_gen|state_00\(3) $ (\rnd_gen|state_00\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(21),
	datab => \rnd_gen|state_00\(28),
	datac => \rnd_gen|state_00\(3),
	datad => \rnd_gen|state_00\(9),
	combout => \rnd_gen|Mux38~0_combout\);

-- Location: FF_X59_Y40_N7
\rnd_gen|state_01[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux38~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(38));

-- Location: LCCOMB_X60_Y40_N18
\rnd_gen|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~8_combout\ = (\rnd_gen|state_00\(29) & (\rnd_gen|Add1~7\ $ (GND))) # (!\rnd_gen|state_00\(29) & (!\rnd_gen|Add1~7\ & VCC))
-- \rnd_gen|Add1~9\ = CARRY((\rnd_gen|state_00\(29) & !\rnd_gen|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(29),
	datad => VCC,
	cin => \rnd_gen|Add1~7\,
	combout => \rnd_gen|Add1~8_combout\,
	cout => \rnd_gen|Add1~9\);

-- Location: FF_X60_Y40_N19
\rnd_gen|state_00[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~8_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(29));

-- Location: LCCOMB_X60_Y40_N20
\rnd_gen|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~10_combout\ = (\rnd_gen|state_00\(30) & (!\rnd_gen|Add1~9\)) # (!\rnd_gen|state_00\(30) & ((\rnd_gen|Add1~9\) # (GND)))
-- \rnd_gen|Add1~11\ = CARRY((!\rnd_gen|Add1~9\) # (!\rnd_gen|state_00\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(30),
	datad => VCC,
	cin => \rnd_gen|Add1~9\,
	combout => \rnd_gen|Add1~10_combout\,
	cout => \rnd_gen|Add1~11\);

-- Location: FF_X60_Y40_N21
\rnd_gen|state_00[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~10_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(30));

-- Location: LCCOMB_X60_Y40_N22
\rnd_gen|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~12_combout\ = (\rnd_gen|state_00\(31) & (\rnd_gen|Add1~11\ $ (GND))) # (!\rnd_gen|state_00\(31) & (!\rnd_gen|Add1~11\ & VCC))
-- \rnd_gen|Add1~13\ = CARRY((\rnd_gen|state_00\(31) & !\rnd_gen|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(31),
	datad => VCC,
	cin => \rnd_gen|Add1~11\,
	combout => \rnd_gen|Add1~12_combout\,
	cout => \rnd_gen|Add1~13\);

-- Location: FF_X60_Y40_N23
\rnd_gen|state_00[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~12_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(31));

-- Location: LCCOMB_X60_Y40_N24
\rnd_gen|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~14_combout\ = (\rnd_gen|state_00\(32) & ((\rnd_gen|Add1~13\) # (GND))) # (!\rnd_gen|state_00\(32) & (!\rnd_gen|Add1~13\))
-- \rnd_gen|Add1~15\ = CARRY((\rnd_gen|state_00\(32)) # (!\rnd_gen|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(32),
	datad => VCC,
	cin => \rnd_gen|Add1~13\,
	combout => \rnd_gen|Add1~14_combout\,
	cout => \rnd_gen|Add1~15\);

-- Location: LCCOMB_X60_Y40_N4
\rnd_gen|state_00[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[32]~5_combout\ = !\rnd_gen|Add1~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add1~14_combout\,
	combout => \rnd_gen|state_00[32]~5_combout\);

-- Location: FF_X60_Y40_N5
\rnd_gen|state_00[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[32]~5_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(32));

-- Location: LCCOMB_X60_Y40_N26
\rnd_gen|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~16_combout\ = (\rnd_gen|state_00\(33) & (\rnd_gen|Add1~15\ $ (GND))) # (!\rnd_gen|state_00\(33) & (!\rnd_gen|Add1~15\ & VCC))
-- \rnd_gen|Add1~17\ = CARRY((\rnd_gen|state_00\(33) & !\rnd_gen|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(33),
	datad => VCC,
	cin => \rnd_gen|Add1~15\,
	combout => \rnd_gen|Add1~16_combout\,
	cout => \rnd_gen|Add1~17\);

-- Location: FF_X60_Y40_N27
\rnd_gen|state_00[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~16_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(33));

-- Location: LCCOMB_X60_Y40_N28
\rnd_gen|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~18_combout\ = (\rnd_gen|state_00\(34) & (!\rnd_gen|Add1~17\)) # (!\rnd_gen|state_00\(34) & ((\rnd_gen|Add1~17\) # (GND)))
-- \rnd_gen|Add1~19\ = CARRY((!\rnd_gen|Add1~17\) # (!\rnd_gen|state_00\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(34),
	datad => VCC,
	cin => \rnd_gen|Add1~17\,
	combout => \rnd_gen|Add1~18_combout\,
	cout => \rnd_gen|Add1~19\);

-- Location: FF_X60_Y40_N29
\rnd_gen|state_00[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~18_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(34));

-- Location: LCCOMB_X60_Y40_N30
\rnd_gen|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~20_combout\ = (\rnd_gen|state_00\(35) & (\rnd_gen|Add1~19\ $ (GND))) # (!\rnd_gen|state_00\(35) & (!\rnd_gen|Add1~19\ & VCC))
-- \rnd_gen|Add1~21\ = CARRY((\rnd_gen|state_00\(35) & !\rnd_gen|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(35),
	datad => VCC,
	cin => \rnd_gen|Add1~19\,
	combout => \rnd_gen|Add1~20_combout\,
	cout => \rnd_gen|Add1~21\);

-- Location: FF_X60_Y40_N31
\rnd_gen|state_00[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~20_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(35));

-- Location: LCCOMB_X60_Y39_N0
\rnd_gen|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~22_combout\ = (\rnd_gen|state_00\(36) & (!\rnd_gen|Add1~21\)) # (!\rnd_gen|state_00\(36) & ((\rnd_gen|Add1~21\) # (GND)))
-- \rnd_gen|Add1~23\ = CARRY((!\rnd_gen|Add1~21\) # (!\rnd_gen|state_00\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(36),
	datad => VCC,
	cin => \rnd_gen|Add1~21\,
	combout => \rnd_gen|Add1~22_combout\,
	cout => \rnd_gen|Add1~23\);

-- Location: FF_X60_Y39_N1
\rnd_gen|state_00[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~22_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(36));

-- Location: LCCOMB_X60_Y39_N2
\rnd_gen|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~24_combout\ = (\rnd_gen|state_00\(37) & (!\rnd_gen|Add1~23\ & VCC)) # (!\rnd_gen|state_00\(37) & (\rnd_gen|Add1~23\ $ (GND)))
-- \rnd_gen|Add1~25\ = CARRY((!\rnd_gen|state_00\(37) & !\rnd_gen|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(37),
	datad => VCC,
	cin => \rnd_gen|Add1~23\,
	combout => \rnd_gen|Add1~24_combout\,
	cout => \rnd_gen|Add1~25\);

-- Location: LCCOMB_X60_Y41_N4
\rnd_gen|state_00[37]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[37]~4_combout\ = !\rnd_gen|Add1~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add1~24_combout\,
	combout => \rnd_gen|state_00[37]~4_combout\);

-- Location: FF_X60_Y41_N5
\rnd_gen|state_00[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[37]~4_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(37));

-- Location: LCCOMB_X60_Y39_N4
\rnd_gen|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~26_combout\ = (\rnd_gen|state_00\(38) & (!\rnd_gen|Add1~25\)) # (!\rnd_gen|state_00\(38) & ((\rnd_gen|Add1~25\) # (GND)))
-- \rnd_gen|Add1~27\ = CARRY((!\rnd_gen|Add1~25\) # (!\rnd_gen|state_00\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(38),
	datad => VCC,
	cin => \rnd_gen|Add1~25\,
	combout => \rnd_gen|Add1~26_combout\,
	cout => \rnd_gen|Add1~27\);

-- Location: FF_X60_Y39_N5
\rnd_gen|state_00[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~26_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(38));

-- Location: LCCOMB_X60_Y39_N6
\rnd_gen|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~28_combout\ = (\rnd_gen|state_00\(39) & (\rnd_gen|Add1~27\ $ (GND))) # (!\rnd_gen|state_00\(39) & (!\rnd_gen|Add1~27\ & VCC))
-- \rnd_gen|Add1~29\ = CARRY((\rnd_gen|state_00\(39) & !\rnd_gen|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(39),
	datad => VCC,
	cin => \rnd_gen|Add1~27\,
	combout => \rnd_gen|Add1~28_combout\,
	cout => \rnd_gen|Add1~29\);

-- Location: FF_X60_Y39_N7
\rnd_gen|state_00[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~28_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(39));

-- Location: LCCOMB_X60_Y38_N2
\rnd_gen|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux40~0_combout\ = (\rnd_gen|state_00\(35) & (\rnd_gen|state_00\(39) & (\rnd_gen|state_00\(13) $ (!\rnd_gen|state_00\(14))))) # (!\rnd_gen|state_00\(35) & ((\rnd_gen|state_00\(13)) # (\rnd_gen|state_00\(39) $ (!\rnd_gen|state_00\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(35),
	datab => \rnd_gen|state_00\(13),
	datac => \rnd_gen|state_00\(39),
	datad => \rnd_gen|state_00\(14),
	combout => \rnd_gen|Mux40~0_combout\);

-- Location: FF_X60_Y38_N3
\rnd_gen|state_01[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux40~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(40));

-- Location: LCCOMB_X60_Y39_N8
\rnd_gen|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~30_combout\ = (\rnd_gen|state_00\(40) & (!\rnd_gen|Add1~29\)) # (!\rnd_gen|state_00\(40) & ((\rnd_gen|Add1~29\) # (GND)))
-- \rnd_gen|Add1~31\ = CARRY((!\rnd_gen|Add1~29\) # (!\rnd_gen|state_00\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(40),
	datad => VCC,
	cin => \rnd_gen|Add1~29\,
	combout => \rnd_gen|Add1~30_combout\,
	cout => \rnd_gen|Add1~31\);

-- Location: FF_X60_Y39_N9
\rnd_gen|state_00[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~30_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(40));

-- Location: LCCOMB_X60_Y39_N10
\rnd_gen|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~32_combout\ = (\rnd_gen|state_00\(41) & (\rnd_gen|Add1~31\ $ (GND))) # (!\rnd_gen|state_00\(41) & (!\rnd_gen|Add1~31\ & VCC))
-- \rnd_gen|Add1~33\ = CARRY((\rnd_gen|state_00\(41) & !\rnd_gen|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(41),
	datad => VCC,
	cin => \rnd_gen|Add1~31\,
	combout => \rnd_gen|Add1~32_combout\,
	cout => \rnd_gen|Add1~33\);

-- Location: FF_X60_Y39_N11
\rnd_gen|state_00[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~32_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(41));

-- Location: LCCOMB_X60_Y39_N12
\rnd_gen|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~34_combout\ = (\rnd_gen|state_00\(42) & (!\rnd_gen|Add1~33\)) # (!\rnd_gen|state_00\(42) & ((\rnd_gen|Add1~33\) # (GND)))
-- \rnd_gen|Add1~35\ = CARRY((!\rnd_gen|Add1~33\) # (!\rnd_gen|state_00\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(42),
	datad => VCC,
	cin => \rnd_gen|Add1~33\,
	combout => \rnd_gen|Add1~34_combout\,
	cout => \rnd_gen|Add1~35\);

-- Location: FF_X60_Y39_N13
\rnd_gen|state_00[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~34_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(42));

-- Location: LCCOMB_X60_Y39_N14
\rnd_gen|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~36_combout\ = (\rnd_gen|state_00\(43) & (\rnd_gen|Add1~35\ $ (GND))) # (!\rnd_gen|state_00\(43) & (!\rnd_gen|Add1~35\ & VCC))
-- \rnd_gen|Add1~37\ = CARRY((\rnd_gen|state_00\(43) & !\rnd_gen|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(43),
	datad => VCC,
	cin => \rnd_gen|Add1~35\,
	combout => \rnd_gen|Add1~36_combout\,
	cout => \rnd_gen|Add1~37\);

-- Location: FF_X60_Y39_N15
\rnd_gen|state_00[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~36_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(43));

-- Location: LCCOMB_X59_Y40_N0
\rnd_gen|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux17~0_combout\ = (\rnd_gen|state_00\(43) & (((\rnd_gen|state_00\(25))))) # (!\rnd_gen|state_00\(43) & ((\rnd_gen|state_00\(1) & (!\rnd_gen|state_00\(19))) # (!\rnd_gen|state_00\(1) & ((\rnd_gen|state_00\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(19),
	datab => \rnd_gen|state_00\(43),
	datac => \rnd_gen|state_00\(25),
	datad => \rnd_gen|state_00\(1),
	combout => \rnd_gen|Mux17~0_combout\);

-- Location: FF_X59_Y40_N1
\rnd_gen|state_01[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux17~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(17));

-- Location: LCCOMB_X62_Y36_N16
\rnd_gen|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux7~0_combout\ = (\rnd_gen|state_00\(7) & (!\rnd_gen|state_00\(15) & (\rnd_gen|state_00\(10) $ (\rnd_gen|state_00\(36))))) # (!\rnd_gen|state_00\(7) & (((\rnd_gen|state_00\(10))) # (!\rnd_gen|state_00\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datab => \rnd_gen|state_00\(15),
	datac => \rnd_gen|state_00\(10),
	datad => \rnd_gen|state_00\(36),
	combout => \rnd_gen|Mux7~0_combout\);

-- Location: FF_X62_Y36_N17
\rnd_gen|state_01[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux7~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(7));

-- Location: LCCOMB_X60_Y38_N12
\rnd_gen|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux86~0_combout\ = (\rnd_gen|state_01\(38) & ((\rnd_gen|state_01\(40) $ (\rnd_gen|state_01\(17))) # (!\rnd_gen|state_01\(7)))) # (!\rnd_gen|state_01\(38) & (!\rnd_gen|state_01\(17) & (\rnd_gen|state_01\(40) $ (!\rnd_gen|state_01\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(38),
	datab => \rnd_gen|state_01\(40),
	datac => \rnd_gen|state_01\(17),
	datad => \rnd_gen|state_01\(7),
	combout => \rnd_gen|Mux86~0_combout\);

-- Location: FF_X60_Y38_N13
\rnd_gen|state_02[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux86~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(38));

-- Location: LCCOMB_X60_Y39_N16
\rnd_gen|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~38_combout\ = (\rnd_gen|state_00\(44) & (!\rnd_gen|Add1~37\)) # (!\rnd_gen|state_00\(44) & ((\rnd_gen|Add1~37\) # (GND)))
-- \rnd_gen|Add1~39\ = CARRY((!\rnd_gen|Add1~37\) # (!\rnd_gen|state_00\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(44),
	datad => VCC,
	cin => \rnd_gen|Add1~37\,
	combout => \rnd_gen|Add1~38_combout\,
	cout => \rnd_gen|Add1~39\);

-- Location: FF_X60_Y39_N17
\rnd_gen|state_00[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~38_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(44));

-- Location: LCCOMB_X60_Y39_N30
\rnd_gen|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux31~0_combout\ = (\rnd_gen|state_00\(27) & (\rnd_gen|state_00\(42) $ (((\rnd_gen|state_00\(44) & \rnd_gen|state_00\(33)))))) # (!\rnd_gen|state_00\(27) & ((\rnd_gen|state_00\(42) & (\rnd_gen|state_00\(44))) # (!\rnd_gen|state_00\(42) & 
-- ((!\rnd_gen|state_00\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(42),
	datab => \rnd_gen|state_00\(44),
	datac => \rnd_gen|state_00\(27),
	datad => \rnd_gen|state_00\(33),
	combout => \rnd_gen|Mux31~0_combout\);

-- Location: FF_X60_Y39_N31
\rnd_gen|state_01[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux31~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(31));

-- Location: LCCOMB_X60_Y39_N18
\rnd_gen|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~40_combout\ = (\rnd_gen|state_00\(45) & (!\rnd_gen|Add1~39\ & VCC)) # (!\rnd_gen|state_00\(45) & (\rnd_gen|Add1~39\ $ (GND)))
-- \rnd_gen|Add1~41\ = CARRY((!\rnd_gen|state_00\(45) & !\rnd_gen|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(45),
	datad => VCC,
	cin => \rnd_gen|Add1~39\,
	combout => \rnd_gen|Add1~40_combout\,
	cout => \rnd_gen|Add1~41\);

-- Location: LCCOMB_X63_Y39_N4
\rnd_gen|state_00[45]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|state_00[45]~1_combout\ = !\rnd_gen|Add1~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rnd_gen|Add1~40_combout\,
	combout => \rnd_gen|state_00[45]~1_combout\);

-- Location: FF_X63_Y39_N5
\rnd_gen|state_00[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|state_00[45]~1_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(45));

-- Location: LCCOMB_X60_Y39_N20
\rnd_gen|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~42_combout\ = (\rnd_gen|state_00\(46) & (!\rnd_gen|Add1~41\)) # (!\rnd_gen|state_00\(46) & ((\rnd_gen|Add1~41\) # (GND)))
-- \rnd_gen|Add1~43\ = CARRY((!\rnd_gen|Add1~41\) # (!\rnd_gen|state_00\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rnd_gen|state_00\(46),
	datad => VCC,
	cin => \rnd_gen|Add1~41\,
	combout => \rnd_gen|Add1~42_combout\,
	cout => \rnd_gen|Add1~43\);

-- Location: FF_X60_Y39_N21
\rnd_gen|state_00[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~42_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(46));

-- Location: LCCOMB_X60_Y39_N22
\rnd_gen|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Add1~44_combout\ = \rnd_gen|state_00\(47) $ (!\rnd_gen|Add1~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(47),
	cin => \rnd_gen|Add1~43\,
	combout => \rnd_gen|Add1~44_combout\);

-- Location: FF_X60_Y39_N23
\rnd_gen|state_00[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Add1~44_combout\,
	ena => \rnd_gen|state_00[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_00\(47));

-- Location: LCCOMB_X61_Y39_N6
\rnd_gen|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux32~0_combout\ = (\rnd_gen|state_00\(31) & ((\rnd_gen|state_00\(47) & (!\rnd_gen|state_00\(8) & \rnd_gen|state_00\(2))) # (!\rnd_gen|state_00\(47) & ((\rnd_gen|state_00\(2)) # (!\rnd_gen|state_00\(8)))))) # (!\rnd_gen|state_00\(31) & 
-- ((\rnd_gen|state_00\(8) $ (!\rnd_gen|state_00\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(47),
	datab => \rnd_gen|state_00\(31),
	datac => \rnd_gen|state_00\(8),
	datad => \rnd_gen|state_00\(2),
	combout => \rnd_gen|Mux32~0_combout\);

-- Location: FF_X61_Y39_N7
\rnd_gen|state_01[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux32~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(32));

-- Location: LCCOMB_X65_Y39_N30
\rnd_gen|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux10~0_combout\ = (\rnd_gen|state_00\(17) & ((\rnd_gen|state_00\(38) & ((!\rnd_gen|state_00\(34)))) # (!\rnd_gen|state_00\(38) & (\rnd_gen|state_00\(32))))) # (!\rnd_gen|state_00\(17) & (\rnd_gen|state_00\(32) $ ((!\rnd_gen|state_00\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(32),
	datab => \rnd_gen|state_00\(34),
	datac => \rnd_gen|state_00\(38),
	datad => \rnd_gen|state_00\(17),
	combout => \rnd_gen|Mux10~0_combout\);

-- Location: FF_X65_Y39_N31
\rnd_gen|state_01[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux10~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(10));

-- Location: LCCOMB_X61_Y40_N26
\rnd_gen|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux12~0_combout\ = (\rnd_gen|state_00\(12) & ((\rnd_gen|state_00\(0) & ((\rnd_gen|state_00\(4)))) # (!\rnd_gen|state_00\(0) & ((!\rnd_gen|state_00\(4)) # (!\rnd_gen|state_00\(20)))))) # (!\rnd_gen|state_00\(12) & ((\rnd_gen|state_00\(0) & 
-- (\rnd_gen|state_00\(20) & !\rnd_gen|state_00\(4))) # (!\rnd_gen|state_00\(0) & ((\rnd_gen|state_00\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(12),
	datab => \rnd_gen|state_00\(0),
	datac => \rnd_gen|state_00\(20),
	datad => \rnd_gen|state_00\(4),
	combout => \rnd_gen|Mux12~0_combout\);

-- Location: FF_X61_Y40_N27
\rnd_gen|state_01[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux12~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(12));

-- Location: LCCOMB_X60_Y37_N14
\rnd_gen|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux75~0_combout\ = \rnd_gen|state_01\(32) $ (((\rnd_gen|state_01\(12) & ((\rnd_gen|state_01\(10)) # (!\rnd_gen|state_01\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(31),
	datab => \rnd_gen|state_01\(32),
	datac => \rnd_gen|state_01\(10),
	datad => \rnd_gen|state_01\(12),
	combout => \rnd_gen|Mux75~0_combout\);

-- Location: FF_X60_Y37_N15
\rnd_gen|state_02[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux75~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(27));

-- Location: LCCOMB_X59_Y40_N22
\rnd_gen|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux39~0_combout\ = (\rnd_gen|state_00\(9) & ((\rnd_gen|state_00\(21)) # (\rnd_gen|state_00\(28) $ (\rnd_gen|state_00\(3))))) # (!\rnd_gen|state_00\(9) & (!\rnd_gen|state_00\(3) & (\rnd_gen|state_00\(21) $ (!\rnd_gen|state_00\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(21),
	datab => \rnd_gen|state_00\(28),
	datac => \rnd_gen|state_00\(3),
	datad => \rnd_gen|state_00\(9),
	combout => \rnd_gen|Mux39~0_combout\);

-- Location: FF_X59_Y40_N23
\rnd_gen|state_01[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux39~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(39));

-- Location: LCCOMB_X61_Y40_N2
\rnd_gen|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux44~0_combout\ = (\rnd_gen|state_00\(46) & ((\rnd_gen|state_00\(5) & (!\rnd_gen|state_00\(30))) # (!\rnd_gen|state_00\(5) & ((!\rnd_gen|state_00\(22)))))) # (!\rnd_gen|state_00\(46) & (\rnd_gen|state_00\(22) $ (((\rnd_gen|state_00\(5)) # 
-- (!\rnd_gen|state_00\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(46),
	datab => \rnd_gen|state_00\(30),
	datac => \rnd_gen|state_00\(22),
	datad => \rnd_gen|state_00\(5),
	combout => \rnd_gen|Mux44~0_combout\);

-- Location: FF_X61_Y40_N3
\rnd_gen|state_01[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux44~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(44));

-- Location: LCCOMB_X59_Y40_N8
\rnd_gen|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux19~0_combout\ = (\rnd_gen|state_00\(43) & (\rnd_gen|state_00\(1) & ((\rnd_gen|state_00\(19)) # (!\rnd_gen|state_00\(25))))) # (!\rnd_gen|state_00\(43) & (((!\rnd_gen|state_00\(25) & !\rnd_gen|state_00\(1))) # (!\rnd_gen|state_00\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(19),
	datab => \rnd_gen|state_00\(43),
	datac => \rnd_gen|state_00\(25),
	datad => \rnd_gen|state_00\(1),
	combout => \rnd_gen|Mux19~0_combout\);

-- Location: FF_X59_Y40_N9
\rnd_gen|state_01[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux19~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(19));

-- Location: LCCOMB_X60_Y40_N6
\rnd_gen|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux1~0_combout\ = (\rnd_gen|state_00\(24) & (!\rnd_gen|state_00\(40))) # (!\rnd_gen|state_00\(24) & (\rnd_gen|state_00\(41) $ (((\rnd_gen|state_00\(40)) # (!\rnd_gen|state_00\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(40),
	datab => \rnd_gen|state_00\(24),
	datac => \rnd_gen|state_00\(41),
	datad => \rnd_gen|state_00\(26),
	combout => \rnd_gen|Mux1~0_combout\);

-- Location: FF_X60_Y40_N7
\rnd_gen|state_01[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux1~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(1));

-- Location: LCCOMB_X59_Y40_N12
\rnd_gen|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux82~0_combout\ = (\rnd_gen|state_01\(39) & (\rnd_gen|state_01\(44) & ((!\rnd_gen|state_01\(1))))) # (!\rnd_gen|state_01\(39) & ((\rnd_gen|state_01\(19)) # (\rnd_gen|state_01\(44) $ (!\rnd_gen|state_01\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(39),
	datab => \rnd_gen|state_01\(44),
	datac => \rnd_gen|state_01\(19),
	datad => \rnd_gen|state_01\(1),
	combout => \rnd_gen|Mux82~0_combout\);

-- Location: FF_X59_Y40_N13
\rnd_gen|state_02[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux82~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(34));

-- Location: LCCOMB_X59_Y40_N24
\rnd_gen|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux16~0_combout\ = (\rnd_gen|state_00\(19) & ((\rnd_gen|state_00\(43) & ((!\rnd_gen|state_00\(1)) # (!\rnd_gen|state_00\(25)))) # (!\rnd_gen|state_00\(43) & (!\rnd_gen|state_00\(25) & !\rnd_gen|state_00\(1))))) # (!\rnd_gen|state_00\(19) & 
-- (\rnd_gen|state_00\(1) $ (((\rnd_gen|state_00\(43) & !\rnd_gen|state_00\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(19),
	datab => \rnd_gen|state_00\(43),
	datac => \rnd_gen|state_00\(25),
	datad => \rnd_gen|state_00\(1),
	combout => \rnd_gen|Mux16~0_combout\);

-- Location: FF_X59_Y40_N25
\rnd_gen|state_01[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux16~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(16));

-- Location: LCCOMB_X62_Y36_N18
\rnd_gen|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux6~0_combout\ = (\rnd_gen|state_00\(15) & (\rnd_gen|state_00\(36) $ (((!\rnd_gen|state_00\(10)) # (!\rnd_gen|state_00\(7)))))) # (!\rnd_gen|state_00\(15) & ((\rnd_gen|state_00\(36) & (\rnd_gen|state_00\(7))) # (!\rnd_gen|state_00\(36) & 
-- ((\rnd_gen|state_00\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datab => \rnd_gen|state_00\(15),
	datac => \rnd_gen|state_00\(10),
	datad => \rnd_gen|state_00\(36),
	combout => \rnd_gen|Mux6~0_combout\);

-- Location: FF_X62_Y36_N19
\rnd_gen|state_01[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux6~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(6));

-- Location: LCCOMB_X60_Y39_N28
\rnd_gen|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux28~0_combout\ = (\rnd_gen|state_00\(42) & ((\rnd_gen|state_00\(27) & (!\rnd_gen|state_00\(44))) # (!\rnd_gen|state_00\(27) & ((\rnd_gen|state_00\(33)))))) # (!\rnd_gen|state_00\(42) & (\rnd_gen|state_00\(33) $ (((\rnd_gen|state_00\(27)) # 
-- (!\rnd_gen|state_00\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(42),
	datab => \rnd_gen|state_00\(44),
	datac => \rnd_gen|state_00\(27),
	datad => \rnd_gen|state_00\(33),
	combout => \rnd_gen|Mux28~0_combout\);

-- Location: FF_X60_Y39_N29
\rnd_gen|state_01[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux28~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(28));

-- Location: LCCOMB_X63_Y41_N6
\rnd_gen|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux25~0_combout\ = (\rnd_gen|state_00\(11) & ((\rnd_gen|state_00\(18) & ((!\rnd_gen|state_00\(37)))) # (!\rnd_gen|state_00\(18) & (!\rnd_gen|state_00\(29))))) # (!\rnd_gen|state_00\(11) & (\rnd_gen|state_00\(37) $ (((\rnd_gen|state_00\(29)) # 
-- (!\rnd_gen|state_00\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(29),
	datab => \rnd_gen|state_00\(37),
	datac => \rnd_gen|state_00\(11),
	datad => \rnd_gen|state_00\(18),
	combout => \rnd_gen|Mux25~0_combout\);

-- Location: FF_X63_Y41_N7
\rnd_gen|state_01[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux25~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(25));

-- Location: LCCOMB_X62_Y36_N12
\rnd_gen|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux49~0_combout\ = (\rnd_gen|state_01\(16) & ((\rnd_gen|state_01\(6) $ (!\rnd_gen|state_01\(25))) # (!\rnd_gen|state_01\(28)))) # (!\rnd_gen|state_01\(16) & (\rnd_gen|state_01\(6) & (!\rnd_gen|state_01\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(16),
	datab => \rnd_gen|state_01\(6),
	datac => \rnd_gen|state_01\(28),
	datad => \rnd_gen|state_01\(25),
	combout => \rnd_gen|Mux49~0_combout\);

-- Location: FF_X62_Y36_N13
\rnd_gen|state_02[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux49~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(1));

-- Location: LCCOMB_X63_Y37_N0
\rnd_gen|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux119~0_combout\ = (\rnd_gen|state_02\(38) & ((\rnd_gen|state_02\(1) & (\rnd_gen|state_02\(27))) # (!\rnd_gen|state_02\(1) & ((\rnd_gen|state_02\(34)))))) # (!\rnd_gen|state_02\(38) & ((\rnd_gen|state_02\(27) & ((\rnd_gen|state_02\(1)))) # 
-- (!\rnd_gen|state_02\(27) & (!\rnd_gen|state_02\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(38),
	datab => \rnd_gen|state_02\(27),
	datac => \rnd_gen|state_02\(34),
	datad => \rnd_gen|state_02\(1),
	combout => \rnd_gen|Mux119~0_combout\);

-- Location: FF_X63_Y37_N1
\rnd_gen|state_03[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux119~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(23));

-- Location: LCCOMB_X60_Y38_N22
\rnd_gen|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux87~0_combout\ = (\rnd_gen|state_01\(38) & ((\rnd_gen|state_01\(40) & (\rnd_gen|state_01\(17) & !\rnd_gen|state_01\(7))) # (!\rnd_gen|state_01\(40) & ((\rnd_gen|state_01\(17)) # (!\rnd_gen|state_01\(7)))))) # (!\rnd_gen|state_01\(38) & 
-- (\rnd_gen|state_01\(40) $ (((!\rnd_gen|state_01\(17) & \rnd_gen|state_01\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(38),
	datab => \rnd_gen|state_01\(40),
	datac => \rnd_gen|state_01\(17),
	datad => \rnd_gen|state_01\(7),
	combout => \rnd_gen|Mux87~0_combout\);

-- Location: FF_X60_Y38_N23
\rnd_gen|state_02[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux87~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(39));

-- Location: LCCOMB_X65_Y39_N28
\rnd_gen|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux11~0_combout\ = (\rnd_gen|state_00\(32) & ((\rnd_gen|state_00\(17)) # (\rnd_gen|state_00\(34) $ (\rnd_gen|state_00\(38))))) # (!\rnd_gen|state_00\(32) & (\rnd_gen|state_00\(34) & ((\rnd_gen|state_00\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(32),
	datab => \rnd_gen|state_00\(34),
	datac => \rnd_gen|state_00\(38),
	datad => \rnd_gen|state_00\(17),
	combout => \rnd_gen|Mux11~0_combout\);

-- Location: FF_X65_Y39_N29
\rnd_gen|state_01[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux11~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(11));

-- Location: LCCOMB_X63_Y39_N16
\rnd_gen|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux20~0_combout\ = (\rnd_gen|state_00\(23) & (\rnd_gen|state_00\(45) & (\rnd_gen|state_00\(6) $ (!\rnd_gen|state_00\(16))))) # (!\rnd_gen|state_00\(23) & ((\rnd_gen|state_00\(16)) # (\rnd_gen|state_00\(45) $ (!\rnd_gen|state_00\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(45),
	datab => \rnd_gen|state_00\(23),
	datac => \rnd_gen|state_00\(6),
	datad => \rnd_gen|state_00\(16),
	combout => \rnd_gen|Mux20~0_combout\);

-- Location: FF_X63_Y39_N17
\rnd_gen|state_01[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux20~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(20));

-- Location: LCCOMB_X60_Y38_N8
\rnd_gen|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux41~0_combout\ = (\rnd_gen|state_00\(35) & ((\rnd_gen|state_00\(13) & ((!\rnd_gen|state_00\(14)))) # (!\rnd_gen|state_00\(13) & (\rnd_gen|state_00\(39))))) # (!\rnd_gen|state_00\(35) & ((\rnd_gen|state_00\(13) & (\rnd_gen|state_00\(39))) # 
-- (!\rnd_gen|state_00\(13) & ((\rnd_gen|state_00\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(35),
	datab => \rnd_gen|state_00\(13),
	datac => \rnd_gen|state_00\(39),
	datad => \rnd_gen|state_00\(14),
	combout => \rnd_gen|Mux41~0_combout\);

-- Location: FF_X60_Y38_N9
\rnd_gen|state_01[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux41~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(41));

-- Location: LCCOMB_X63_Y41_N4
\rnd_gen|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux26~0_combout\ = \rnd_gen|state_00\(37) $ (((\rnd_gen|state_00\(29) & (!\rnd_gen|state_00\(11) & !\rnd_gen|state_00\(18))) # (!\rnd_gen|state_00\(29) & (\rnd_gen|state_00\(11) & \rnd_gen|state_00\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(29),
	datab => \rnd_gen|state_00\(37),
	datac => \rnd_gen|state_00\(11),
	datad => \rnd_gen|state_00\(18),
	combout => \rnd_gen|Mux26~0_combout\);

-- Location: FF_X63_Y41_N5
\rnd_gen|state_01[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux26~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(26));

-- Location: LCCOMB_X60_Y38_N4
\rnd_gen|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux91~0_combout\ = (\rnd_gen|state_01\(11) & (((!\rnd_gen|state_01\(41) & \rnd_gen|state_01\(26))))) # (!\rnd_gen|state_01\(11) & ((\rnd_gen|state_01\(20)) # (\rnd_gen|state_01\(41) $ (!\rnd_gen|state_01\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(11),
	datab => \rnd_gen|state_01\(20),
	datac => \rnd_gen|state_01\(41),
	datad => \rnd_gen|state_01\(26),
	combout => \rnd_gen|Mux91~0_combout\);

-- Location: FF_X60_Y38_N5
\rnd_gen|state_02[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux91~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(43));

-- Location: LCCOMB_X60_Y40_N0
\rnd_gen|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux3~0_combout\ = (\rnd_gen|state_00\(40) & (\rnd_gen|state_00\(26) $ (((!\rnd_gen|state_00\(24) & \rnd_gen|state_00\(41)))))) # (!\rnd_gen|state_00\(40) & ((\rnd_gen|state_00\(41) & ((!\rnd_gen|state_00\(26)))) # (!\rnd_gen|state_00\(41) & 
-- (\rnd_gen|state_00\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(40),
	datab => \rnd_gen|state_00\(24),
	datac => \rnd_gen|state_00\(41),
	datad => \rnd_gen|state_00\(26),
	combout => \rnd_gen|Mux3~0_combout\);

-- Location: FF_X60_Y40_N1
\rnd_gen|state_01[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux3~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(3));

-- Location: LCCOMB_X61_Y39_N24
\rnd_gen|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux35~0_combout\ = (\rnd_gen|state_00\(31) & (\rnd_gen|state_00\(2) $ (((\rnd_gen|state_00\(8)) # (!\rnd_gen|state_00\(47)))))) # (!\rnd_gen|state_00\(31) & ((\rnd_gen|state_00\(47) & (\rnd_gen|state_00\(8) & \rnd_gen|state_00\(2))) # 
-- (!\rnd_gen|state_00\(47) & ((\rnd_gen|state_00\(8)) # (\rnd_gen|state_00\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(47),
	datab => \rnd_gen|state_00\(31),
	datac => \rnd_gen|state_00\(8),
	datad => \rnd_gen|state_00\(2),
	combout => \rnd_gen|Mux35~0_combout\);

-- Location: FF_X61_Y39_N25
\rnd_gen|state_01[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux35~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(35));

-- Location: LCCOMB_X65_Y39_N6
\rnd_gen|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux9~0_combout\ = (\rnd_gen|state_00\(34) & (\rnd_gen|state_00\(32) & ((\rnd_gen|state_00\(17))))) # (!\rnd_gen|state_00\(34) & (((!\rnd_gen|state_00\(17)) # (!\rnd_gen|state_00\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(32),
	datab => \rnd_gen|state_00\(34),
	datac => \rnd_gen|state_00\(38),
	datad => \rnd_gen|state_00\(17),
	combout => \rnd_gen|Mux9~0_combout\);

-- Location: FF_X65_Y39_N7
\rnd_gen|state_01[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux9~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(9));

-- Location: LCCOMB_X63_Y39_N6
\rnd_gen|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux23~0_combout\ = (\rnd_gen|state_00\(45) & ((\rnd_gen|state_00\(23)) # ((\rnd_gen|state_00\(16))))) # (!\rnd_gen|state_00\(45) & (\rnd_gen|state_00\(6) & (\rnd_gen|state_00\(23) $ (!\rnd_gen|state_00\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(45),
	datab => \rnd_gen|state_00\(23),
	datac => \rnd_gen|state_00\(6),
	datad => \rnd_gen|state_00\(16),
	combout => \rnd_gen|Mux23~0_combout\);

-- Location: FF_X63_Y39_N7
\rnd_gen|state_01[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux23~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(23));

-- Location: LCCOMB_X61_Y39_N4
\rnd_gen|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux92~0_combout\ = (\rnd_gen|state_01\(35) & (!\rnd_gen|state_01\(3))) # (!\rnd_gen|state_01\(35) & ((\rnd_gen|state_01\(23) & (!\rnd_gen|state_01\(3))) # (!\rnd_gen|state_01\(23) & ((\rnd_gen|state_01\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(3),
	datab => \rnd_gen|state_01\(35),
	datac => \rnd_gen|state_01\(9),
	datad => \rnd_gen|state_01\(23),
	combout => \rnd_gen|Mux92~0_combout\);

-- Location: FF_X61_Y39_N5
\rnd_gen|state_02[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux92~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(44));

-- Location: LCCOMB_X60_Y38_N0
\rnd_gen|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux84~0_combout\ = (\rnd_gen|state_01\(38) & ((\rnd_gen|state_01\(40)) # ((!\rnd_gen|state_01\(17) & !\rnd_gen|state_01\(7))))) # (!\rnd_gen|state_01\(38) & ((\rnd_gen|state_01\(40) & ((!\rnd_gen|state_01\(7)))) # (!\rnd_gen|state_01\(40) & 
-- (\rnd_gen|state_01\(17) & \rnd_gen|state_01\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(38),
	datab => \rnd_gen|state_01\(40),
	datac => \rnd_gen|state_01\(17),
	datad => \rnd_gen|state_01\(7),
	combout => \rnd_gen|Mux84~0_combout\);

-- Location: FF_X60_Y38_N1
\rnd_gen|state_02[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux84~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(36));

-- Location: LCCOMB_X60_Y38_N20
\rnd_gen|Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux100~0_combout\ = (\rnd_gen|state_02\(36) & ((\rnd_gen|state_02\(39) & ((!\rnd_gen|state_02\(44)))) # (!\rnd_gen|state_02\(39) & (!\rnd_gen|state_02\(43))))) # (!\rnd_gen|state_02\(36) & (\rnd_gen|state_02\(39) $ (((!\rnd_gen|state_02\(44)) # 
-- (!\rnd_gen|state_02\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(39),
	datab => \rnd_gen|state_02\(43),
	datac => \rnd_gen|state_02\(44),
	datad => \rnd_gen|state_02\(36),
	combout => \rnd_gen|Mux100~0_combout\);

-- Location: FF_X60_Y38_N21
\rnd_gen|state_03[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux100~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(4));

-- Location: LCCOMB_X60_Y38_N16
\rnd_gen|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux88~0_combout\ = (\rnd_gen|state_01\(11) & ((\rnd_gen|state_01\(41) & (\rnd_gen|state_01\(20) & \rnd_gen|state_01\(26))) # (!\rnd_gen|state_01\(41) & ((!\rnd_gen|state_01\(26)))))) # (!\rnd_gen|state_01\(11) & ((\rnd_gen|state_01\(26)) # 
-- ((\rnd_gen|state_01\(20) & \rnd_gen|state_01\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(11),
	datab => \rnd_gen|state_01\(20),
	datac => \rnd_gen|state_01\(41),
	datad => \rnd_gen|state_01\(26),
	combout => \rnd_gen|Mux88~0_combout\);

-- Location: FF_X60_Y38_N17
\rnd_gen|state_02[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux88~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(40));

-- Location: LCCOMB_X60_Y38_N18
\rnd_gen|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux85~0_combout\ = (\rnd_gen|state_01\(40) & ((\rnd_gen|state_01\(7) & (!\rnd_gen|state_01\(38))) # (!\rnd_gen|state_01\(7) & ((!\rnd_gen|state_01\(17)))))) # (!\rnd_gen|state_01\(40) & (\rnd_gen|state_01\(38) $ (((\rnd_gen|state_01\(17) & 
-- \rnd_gen|state_01\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(38),
	datab => \rnd_gen|state_01\(40),
	datac => \rnd_gen|state_01\(17),
	datad => \rnd_gen|state_01\(7),
	combout => \rnd_gen|Mux85~0_combout\);

-- Location: FF_X60_Y38_N19
\rnd_gen|state_02[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux85~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(37));

-- Location: LCCOMB_X60_Y39_N26
\rnd_gen|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux29~0_combout\ = (\rnd_gen|state_00\(27) & (!\rnd_gen|state_00\(42) & ((!\rnd_gen|state_00\(33))))) # (!\rnd_gen|state_00\(27) & ((\rnd_gen|state_00\(42) $ (!\rnd_gen|state_00\(44))) # (!\rnd_gen|state_00\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(42),
	datab => \rnd_gen|state_00\(44),
	datac => \rnd_gen|state_00\(27),
	datad => \rnd_gen|state_00\(33),
	combout => \rnd_gen|Mux29~0_combout\);

-- Location: FF_X60_Y39_N27
\rnd_gen|state_01[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux29~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(29));

-- Location: LCCOMB_X61_Y39_N18
\rnd_gen|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux34~0_combout\ = (\rnd_gen|state_00\(47) & ((\rnd_gen|state_00\(2) & ((!\rnd_gen|state_00\(8)))) # (!\rnd_gen|state_00\(2) & (\rnd_gen|state_00\(31))))) # (!\rnd_gen|state_00\(47) & ((\rnd_gen|state_00\(8) & ((\rnd_gen|state_00\(2)))) # 
-- (!\rnd_gen|state_00\(8) & (!\rnd_gen|state_00\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(47),
	datab => \rnd_gen|state_00\(31),
	datac => \rnd_gen|state_00\(8),
	datad => \rnd_gen|state_00\(2),
	combout => \rnd_gen|Mux34~0_combout\);

-- Location: FF_X61_Y39_N19
\rnd_gen|state_01[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux34~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(34));

-- Location: LCCOMB_X59_Y40_N30
\rnd_gen|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux37~0_combout\ = (\rnd_gen|state_00\(28) & (\rnd_gen|state_00\(21) $ ((!\rnd_gen|state_00\(3))))) # (!\rnd_gen|state_00\(28) & ((\rnd_gen|state_00\(3) & (!\rnd_gen|state_00\(21))) # (!\rnd_gen|state_00\(3) & ((!\rnd_gen|state_00\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(21),
	datab => \rnd_gen|state_00\(28),
	datac => \rnd_gen|state_00\(3),
	datad => \rnd_gen|state_00\(9),
	combout => \rnd_gen|Mux37~0_combout\);

-- Location: FF_X59_Y40_N31
\rnd_gen|state_01[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux37~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(37));

-- Location: LCCOMB_X61_Y39_N0
\rnd_gen|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux33~0_combout\ = (\rnd_gen|state_00\(47) & (((!\rnd_gen|state_00\(8) & \rnd_gen|state_00\(2))) # (!\rnd_gen|state_00\(31)))) # (!\rnd_gen|state_00\(47) & ((\rnd_gen|state_00\(31) & (\rnd_gen|state_00\(8) & !\rnd_gen|state_00\(2))) # 
-- (!\rnd_gen|state_00\(31) & (!\rnd_gen|state_00\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(47),
	datab => \rnd_gen|state_00\(31),
	datac => \rnd_gen|state_00\(8),
	datad => \rnd_gen|state_00\(2),
	combout => \rnd_gen|Mux33~0_combout\);

-- Location: FF_X61_Y39_N1
\rnd_gen|state_01[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux33~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(33));

-- Location: LCCOMB_X61_Y39_N30
\rnd_gen|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux57~0_combout\ = (\rnd_gen|state_01\(34) & (((\rnd_gen|state_01\(29) & !\rnd_gen|state_01\(33))) # (!\rnd_gen|state_01\(37)))) # (!\rnd_gen|state_01\(34) & ((\rnd_gen|state_01\(37) & ((\rnd_gen|state_01\(33)))) # (!\rnd_gen|state_01\(37) & 
-- (\rnd_gen|state_01\(29) & !\rnd_gen|state_01\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(29),
	datab => \rnd_gen|state_01\(34),
	datac => \rnd_gen|state_01\(37),
	datad => \rnd_gen|state_01\(33),
	combout => \rnd_gen|Mux57~0_combout\);

-- Location: FF_X61_Y39_N31
\rnd_gen|state_02[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux57~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(9));

-- Location: LCCOMB_X61_Y40_N12
\rnd_gen|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux15~0_combout\ = (\rnd_gen|state_00\(20) & ((\rnd_gen|state_00\(12) & ((!\rnd_gen|state_00\(4)))) # (!\rnd_gen|state_00\(12) & (\rnd_gen|state_00\(0))))) # (!\rnd_gen|state_00\(20) & ((\rnd_gen|state_00\(0) $ (\rnd_gen|state_00\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(12),
	datab => \rnd_gen|state_00\(0),
	datac => \rnd_gen|state_00\(20),
	datad => \rnd_gen|state_00\(4),
	combout => \rnd_gen|Mux15~0_combout\);

-- Location: FF_X61_Y40_N13
\rnd_gen|state_01[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux15~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(15));

-- Location: LCCOMB_X61_Y40_N0
\rnd_gen|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux47~0_combout\ = (\rnd_gen|state_00\(46) & ((\rnd_gen|state_00\(5) & ((!\rnd_gen|state_00\(22)))) # (!\rnd_gen|state_00\(5) & (\rnd_gen|state_00\(30))))) # (!\rnd_gen|state_00\(46) & (\rnd_gen|state_00\(5) $ (((\rnd_gen|state_00\(30)) # 
-- (\rnd_gen|state_00\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(46),
	datab => \rnd_gen|state_00\(30),
	datac => \rnd_gen|state_00\(22),
	datad => \rnd_gen|state_00\(5),
	combout => \rnd_gen|Mux47~0_combout\);

-- Location: FF_X61_Y40_N1
\rnd_gen|state_01[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux47~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(47));

-- Location: LCCOMB_X61_Y40_N14
\rnd_gen|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux46~0_combout\ = (\rnd_gen|state_00\(46) & (((!\rnd_gen|state_00\(5))))) # (!\rnd_gen|state_00\(46) & (\rnd_gen|state_00\(30) $ (((!\rnd_gen|state_00\(5)) # (!\rnd_gen|state_00\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(46),
	datab => \rnd_gen|state_00\(30),
	datac => \rnd_gen|state_00\(22),
	datad => \rnd_gen|state_00\(5),
	combout => \rnd_gen|Mux46~0_combout\);

-- Location: FF_X61_Y40_N15
\rnd_gen|state_01[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux46~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(46));

-- Location: LCCOMB_X61_Y40_N18
\rnd_gen|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux14~0_combout\ = (\rnd_gen|state_00\(12) & ((\rnd_gen|state_00\(0) & (!\rnd_gen|state_00\(20))) # (!\rnd_gen|state_00\(0) & ((\rnd_gen|state_00\(4)))))) # (!\rnd_gen|state_00\(12) & ((\rnd_gen|state_00\(0) & ((!\rnd_gen|state_00\(4)))) # 
-- (!\rnd_gen|state_00\(0) & (\rnd_gen|state_00\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(12),
	datab => \rnd_gen|state_00\(0),
	datac => \rnd_gen|state_00\(20),
	datad => \rnd_gen|state_00\(4),
	combout => \rnd_gen|Mux14~0_combout\);

-- Location: FF_X61_Y40_N19
\rnd_gen|state_01[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux14~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(14));

-- Location: LCCOMB_X61_Y40_N8
\rnd_gen|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux77~0_combout\ = (\rnd_gen|state_01\(15) & ((\rnd_gen|state_01\(14) & ((\rnd_gen|state_01\(46)))) # (!\rnd_gen|state_01\(14) & (\rnd_gen|state_01\(47))))) # (!\rnd_gen|state_01\(15) & ((\rnd_gen|state_01\(46) & (\rnd_gen|state_01\(47))) # 
-- (!\rnd_gen|state_01\(46) & ((!\rnd_gen|state_01\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(15),
	datab => \rnd_gen|state_01\(47),
	datac => \rnd_gen|state_01\(46),
	datad => \rnd_gen|state_01\(14),
	combout => \rnd_gen|Mux77~0_combout\);

-- Location: FF_X61_Y40_N9
\rnd_gen|state_02[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux77~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(29));

-- Location: LCCOMB_X61_Y38_N4
\rnd_gen|Mux126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux126~0_combout\ = (\rnd_gen|state_02\(40) & (\rnd_gen|state_02\(9) $ (((!\rnd_gen|state_02\(37) & \rnd_gen|state_02\(29)))))) # (!\rnd_gen|state_02\(40) & (\rnd_gen|state_02\(37) $ (((\rnd_gen|state_02\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(40),
	datab => \rnd_gen|state_02\(37),
	datac => \rnd_gen|state_02\(9),
	datad => \rnd_gen|state_02\(29),
	combout => \rnd_gen|Mux126~0_combout\);

-- Location: FF_X61_Y38_N5
\rnd_gen|state_03[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux126~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(30));

-- Location: LCCOMB_X60_Y40_N8
\rnd_gen|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux0~0_combout\ = (\rnd_gen|state_00\(40) & ((\rnd_gen|state_00\(24) & (!\rnd_gen|state_00\(41))) # (!\rnd_gen|state_00\(24) & ((!\rnd_gen|state_00\(26)))))) # (!\rnd_gen|state_00\(40) & (\rnd_gen|state_00\(24) $ (((\rnd_gen|state_00\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(40),
	datab => \rnd_gen|state_00\(24),
	datac => \rnd_gen|state_00\(41),
	datad => \rnd_gen|state_00\(26),
	combout => \rnd_gen|Mux0~0_combout\);

-- Location: FF_X60_Y40_N9
\rnd_gen|state_01[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux0~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(0));

-- Location: LCCOMB_X59_Y40_N18
\rnd_gen|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux18~0_combout\ = (\rnd_gen|state_00\(19) & (\rnd_gen|state_00\(25) $ (((\rnd_gen|state_00\(43)) # (\rnd_gen|state_00\(1)))))) # (!\rnd_gen|state_00\(19) & (\rnd_gen|state_00\(43) $ (((!\rnd_gen|state_00\(1)) # (!\rnd_gen|state_00\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(19),
	datab => \rnd_gen|state_00\(43),
	datac => \rnd_gen|state_00\(25),
	datad => \rnd_gen|state_00\(1),
	combout => \rnd_gen|Mux18~0_combout\);

-- Location: FF_X59_Y40_N19
\rnd_gen|state_01[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux18~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(18));

-- Location: LCCOMB_X65_Y39_N16
\rnd_gen|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux8~0_combout\ = \rnd_gen|state_00\(17) $ (((!\rnd_gen|state_00\(38) & ((!\rnd_gen|state_00\(34)) # (!\rnd_gen|state_00\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(32),
	datab => \rnd_gen|state_00\(34),
	datac => \rnd_gen|state_00\(38),
	datad => \rnd_gen|state_00\(17),
	combout => \rnd_gen|Mux8~0_combout\);

-- Location: FF_X65_Y39_N17
\rnd_gen|state_01[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux8~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(8));

-- Location: LCCOMB_X62_Y36_N8
\rnd_gen|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux4~0_combout\ = (\rnd_gen|state_00\(15) & (((\rnd_gen|state_00\(36))) # (!\rnd_gen|state_00\(7)))) # (!\rnd_gen|state_00\(15) & (((!\rnd_gen|state_00\(10) & \rnd_gen|state_00\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datab => \rnd_gen|state_00\(15),
	datac => \rnd_gen|state_00\(10),
	datad => \rnd_gen|state_00\(36),
	combout => \rnd_gen|Mux4~0_combout\);

-- Location: FF_X62_Y36_N9
\rnd_gen|state_01[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux4~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(4));

-- Location: LCCOMB_X61_Y37_N14
\rnd_gen|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux53~0_combout\ = (\rnd_gen|state_01\(8) & ((\rnd_gen|state_01\(18) $ (!\rnd_gen|state_01\(4))) # (!\rnd_gen|state_01\(0)))) # (!\rnd_gen|state_01\(8) & (!\rnd_gen|state_01\(18) & (\rnd_gen|state_01\(0) $ (!\rnd_gen|state_01\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(0),
	datab => \rnd_gen|state_01\(18),
	datac => \rnd_gen|state_01\(8),
	datad => \rnd_gen|state_01\(4),
	combout => \rnd_gen|Mux53~0_combout\);

-- Location: FF_X61_Y37_N15
\rnd_gen|state_02[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux53~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(5));

-- Location: LCCOMB_X60_Y38_N6
\rnd_gen|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux90~0_combout\ = (\rnd_gen|state_01\(20) & (((!\rnd_gen|state_01\(11) & !\rnd_gen|state_01\(41))) # (!\rnd_gen|state_01\(26)))) # (!\rnd_gen|state_01\(20) & (\rnd_gen|state_01\(11) & ((\rnd_gen|state_01\(26)) # (!\rnd_gen|state_01\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(11),
	datab => \rnd_gen|state_01\(20),
	datac => \rnd_gen|state_01\(41),
	datad => \rnd_gen|state_01\(26),
	combout => \rnd_gen|Mux90~0_combout\);

-- Location: FF_X60_Y38_N7
\rnd_gen|state_02[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux90~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(42));

-- Location: LCCOMB_X60_Y39_N24
\rnd_gen|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux30~0_combout\ = (\rnd_gen|state_00\(33) & ((\rnd_gen|state_00\(27) & (\rnd_gen|state_00\(42))) # (!\rnd_gen|state_00\(27) & ((!\rnd_gen|state_00\(44)))))) # (!\rnd_gen|state_00\(33) & (\rnd_gen|state_00\(42) $ ((!\rnd_gen|state_00\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(42),
	datab => \rnd_gen|state_00\(44),
	datac => \rnd_gen|state_00\(27),
	datad => \rnd_gen|state_00\(33),
	combout => \rnd_gen|Mux30~0_combout\);

-- Location: FF_X60_Y39_N25
\rnd_gen|state_01[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux30~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(30));

-- Location: LCCOMB_X60_Y40_N2
\rnd_gen|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux2~0_combout\ = (\rnd_gen|state_00\(41) & ((\rnd_gen|state_00\(26)) # (\rnd_gen|state_00\(24) $ (\rnd_gen|state_00\(40))))) # (!\rnd_gen|state_00\(41) & (\rnd_gen|state_00\(40) & (\rnd_gen|state_00\(26) $ (\rnd_gen|state_00\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(26),
	datab => \rnd_gen|state_00\(24),
	datac => \rnd_gen|state_00\(41),
	datad => \rnd_gen|state_00\(40),
	combout => \rnd_gen|Mux2~0_combout\);

-- Location: FF_X60_Y40_N3
\rnd_gen|state_01[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux2~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(2));

-- Location: LCCOMB_X60_Y38_N24
\rnd_gen|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux42~0_combout\ = \rnd_gen|state_00\(14) $ (((\rnd_gen|state_00\(35) & (!\rnd_gen|state_00\(13) & !\rnd_gen|state_00\(39))) # (!\rnd_gen|state_00\(35) & (\rnd_gen|state_00\(13) & \rnd_gen|state_00\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(35),
	datab => \rnd_gen|state_00\(13),
	datac => \rnd_gen|state_00\(39),
	datad => \rnd_gen|state_00\(14),
	combout => \rnd_gen|Mux42~0_combout\);

-- Location: FF_X60_Y38_N25
\rnd_gen|state_01[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux42~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(42));

-- Location: LCCOMB_X63_Y41_N22
\rnd_gen|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux24~0_combout\ = (\rnd_gen|state_00\(11) & ((\rnd_gen|state_00\(29)) # ((!\rnd_gen|state_00\(18))))) # (!\rnd_gen|state_00\(11) & (\rnd_gen|state_00\(37) & (\rnd_gen|state_00\(29) $ (\rnd_gen|state_00\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(29),
	datab => \rnd_gen|state_00\(37),
	datac => \rnd_gen|state_00\(11),
	datad => \rnd_gen|state_00\(18),
	combout => \rnd_gen|Mux24~0_combout\);

-- Location: FF_X63_Y41_N23
\rnd_gen|state_01[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux24~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(24));

-- Location: LCCOMB_X60_Y37_N10
\rnd_gen|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux71~0_combout\ = (\rnd_gen|state_01\(42) & (\rnd_gen|state_01\(2) $ (((!\rnd_gen|state_01\(30) & !\rnd_gen|state_01\(24)))))) # (!\rnd_gen|state_01\(42) & (\rnd_gen|state_01\(30) $ (((\rnd_gen|state_01\(2) & !\rnd_gen|state_01\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(30),
	datab => \rnd_gen|state_01\(2),
	datac => \rnd_gen|state_01\(42),
	datad => \rnd_gen|state_01\(24),
	combout => \rnd_gen|Mux71~0_combout\);

-- Location: FF_X60_Y37_N11
\rnd_gen|state_02[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux71~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(23));

-- Location: LCCOMB_X62_Y36_N10
\rnd_gen|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux51~0_combout\ = (\rnd_gen|state_01\(28) & ((\rnd_gen|state_01\(16) & (\rnd_gen|state_01\(6))) # (!\rnd_gen|state_01\(16) & ((!\rnd_gen|state_01\(25)))))) # (!\rnd_gen|state_01\(28) & (\rnd_gen|state_01\(16) $ (((!\rnd_gen|state_01\(6) & 
-- \rnd_gen|state_01\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(16),
	datab => \rnd_gen|state_01\(6),
	datac => \rnd_gen|state_01\(28),
	datad => \rnd_gen|state_01\(25),
	combout => \rnd_gen|Mux51~0_combout\);

-- Location: FF_X62_Y36_N11
\rnd_gen|state_02[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux51~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(3));

-- Location: LCCOMB_X61_Y38_N18
\rnd_gen|Mux136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux136~0_combout\ = (\rnd_gen|state_02\(5) & ((\rnd_gen|state_02\(23) & (!\rnd_gen|state_02\(42))) # (!\rnd_gen|state_02\(23) & ((!\rnd_gen|state_02\(3)))))) # (!\rnd_gen|state_02\(5) & (\rnd_gen|state_02\(3) $ (((\rnd_gen|state_02\(42) & 
-- !\rnd_gen|state_02\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(5),
	datab => \rnd_gen|state_02\(42),
	datac => \rnd_gen|state_02\(23),
	datad => \rnd_gen|state_02\(3),
	combout => \rnd_gen|Mux136~0_combout\);

-- Location: FF_X61_Y38_N19
\rnd_gen|state_03[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux136~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(40));

-- Location: LCCOMB_X61_Y38_N14
\rnd_gen|Mux166~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux166~0_combout\ = (\rnd_gen|state_03\(23) & (!\rnd_gen|state_03\(40) & ((\rnd_gen|state_03\(4)) # (!\rnd_gen|state_03\(30))))) # (!\rnd_gen|state_03\(23) & ((\rnd_gen|state_03\(4) & ((\rnd_gen|state_03\(40)))) # (!\rnd_gen|state_03\(4) & 
-- ((!\rnd_gen|state_03\(40)) # (!\rnd_gen|state_03\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(23),
	datab => \rnd_gen|state_03\(4),
	datac => \rnd_gen|state_03\(30),
	datad => \rnd_gen|state_03\(40),
	combout => \rnd_gen|Mux166~0_combout\);

-- Location: FF_X61_Y38_N15
\rnd_gen|state_04[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux166~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(22));

-- Location: LCCOMB_X60_Y38_N28
\rnd_gen|Mux103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux103~0_combout\ = (\rnd_gen|state_02\(36) & ((\rnd_gen|state_02\(39) & (!\rnd_gen|state_02\(44))) # (!\rnd_gen|state_02\(39) & ((\rnd_gen|state_02\(43)))))) # (!\rnd_gen|state_02\(36) & ((\rnd_gen|state_02\(43) & ((\rnd_gen|state_02\(39)))) # 
-- (!\rnd_gen|state_02\(43) & (\rnd_gen|state_02\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(44),
	datab => \rnd_gen|state_02\(36),
	datac => \rnd_gen|state_02\(43),
	datad => \rnd_gen|state_02\(39),
	combout => \rnd_gen|Mux103~0_combout\);

-- Location: FF_X60_Y38_N29
\rnd_gen|state_03[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux103~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(7));

-- Location: LCCOMB_X61_Y38_N24
\rnd_gen|Mux139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux139~0_combout\ = (\rnd_gen|state_02\(5) & (\rnd_gen|state_02\(42) & (\rnd_gen|state_02\(23) $ (!\rnd_gen|state_02\(3))))) # (!\rnd_gen|state_02\(5) & ((\rnd_gen|state_02\(42)) # ((\rnd_gen|state_02\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(5),
	datab => \rnd_gen|state_02\(42),
	datac => \rnd_gen|state_02\(23),
	datad => \rnd_gen|state_02\(3),
	combout => \rnd_gen|Mux139~0_combout\);

-- Location: FF_X61_Y38_N25
\rnd_gen|state_03[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux139~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(43));

-- Location: LCCOMB_X59_Y40_N10
\rnd_gen|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux83~0_combout\ = (\rnd_gen|state_01\(19) & ((\rnd_gen|state_01\(1) & ((\rnd_gen|state_01\(44)))) # (!\rnd_gen|state_01\(1) & (!\rnd_gen|state_01\(39))))) # (!\rnd_gen|state_01\(19) & (\rnd_gen|state_01\(39) $ (((\rnd_gen|state_01\(44)) # 
-- (\rnd_gen|state_01\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(39),
	datab => \rnd_gen|state_01\(44),
	datac => \rnd_gen|state_01\(19),
	datad => \rnd_gen|state_01\(1),
	combout => \rnd_gen|Mux83~0_combout\);

-- Location: FF_X59_Y40_N11
\rnd_gen|state_02[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux83~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(35));

-- Location: LCCOMB_X60_Y37_N20
\rnd_gen|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux73~0_combout\ = \rnd_gen|state_01\(12) $ (((\rnd_gen|state_01\(31) & (\rnd_gen|state_01\(32) $ (\rnd_gen|state_01\(10)))) # (!\rnd_gen|state_01\(31) & ((\rnd_gen|state_01\(32)) # (!\rnd_gen|state_01\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(31),
	datab => \rnd_gen|state_01\(32),
	datac => \rnd_gen|state_01\(10),
	datad => \rnd_gen|state_01\(12),
	combout => \rnd_gen|Mux73~0_combout\);

-- Location: FF_X60_Y37_N21
\rnd_gen|state_02[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux73~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(25));

-- Location: LCCOMB_X61_Y40_N20
\rnd_gen|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux13~0_combout\ = (\rnd_gen|state_00\(4) & (((\rnd_gen|state_00\(0)) # (!\rnd_gen|state_00\(20))))) # (!\rnd_gen|state_00\(4) & (!\rnd_gen|state_00\(12) & (\rnd_gen|state_00\(0) $ (\rnd_gen|state_00\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(12),
	datab => \rnd_gen|state_00\(0),
	datac => \rnd_gen|state_00\(20),
	datad => \rnd_gen|state_00\(4),
	combout => \rnd_gen|Mux13~0_combout\);

-- Location: FF_X61_Y40_N21
\rnd_gen|state_01[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux13~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(13));

-- Location: LCCOMB_X63_Y39_N26
\rnd_gen|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux22~0_combout\ = (\rnd_gen|state_00\(16) & ((\rnd_gen|state_00\(6) & ((!\rnd_gen|state_00\(23)))) # (!\rnd_gen|state_00\(6) & (\rnd_gen|state_00\(45))))) # (!\rnd_gen|state_00\(16) & (!\rnd_gen|state_00\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(45),
	datab => \rnd_gen|state_00\(23),
	datac => \rnd_gen|state_00\(6),
	datad => \rnd_gen|state_00\(16),
	combout => \rnd_gen|Mux22~0_combout\);

-- Location: FF_X63_Y39_N27
\rnd_gen|state_01[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux22~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(22));

-- Location: LCCOMB_X60_Y38_N30
\rnd_gen|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux43~0_combout\ = (\rnd_gen|state_00\(35) & ((\rnd_gen|state_00\(39) & (!\rnd_gen|state_00\(13))) # (!\rnd_gen|state_00\(39) & ((!\rnd_gen|state_00\(14)))))) # (!\rnd_gen|state_00\(35) & ((\rnd_gen|state_00\(39) & ((!\rnd_gen|state_00\(14)))) # 
-- (!\rnd_gen|state_00\(39) & (\rnd_gen|state_00\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(35),
	datab => \rnd_gen|state_00\(13),
	datac => \rnd_gen|state_00\(39),
	datad => \rnd_gen|state_00\(14),
	combout => \rnd_gen|Mux43~0_combout\);

-- Location: FF_X60_Y38_N31
\rnd_gen|state_01[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux43~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(43));

-- Location: LCCOMB_X63_Y41_N12
\rnd_gen|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux27~0_combout\ = (\rnd_gen|state_00\(29) & ((\rnd_gen|state_00\(11) $ (\rnd_gen|state_00\(18))) # (!\rnd_gen|state_00\(37)))) # (!\rnd_gen|state_00\(29) & (((!\rnd_gen|state_00\(11) & \rnd_gen|state_00\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(29),
	datab => \rnd_gen|state_00\(37),
	datac => \rnd_gen|state_00\(11),
	datad => \rnd_gen|state_00\(18),
	combout => \rnd_gen|Mux27~0_combout\);

-- Location: FF_X63_Y41_N13
\rnd_gen|state_01[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux27~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(27));

-- Location: LCCOMB_X60_Y37_N22
\rnd_gen|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux64~0_combout\ = (\rnd_gen|state_01\(43) & (\rnd_gen|state_01\(27) $ (((\rnd_gen|state_01\(13) & \rnd_gen|state_01\(22)))))) # (!\rnd_gen|state_01\(43) & ((\rnd_gen|state_01\(27) & (\rnd_gen|state_01\(13))) # (!\rnd_gen|state_01\(27) & 
-- ((!\rnd_gen|state_01\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(13),
	datab => \rnd_gen|state_01\(22),
	datac => \rnd_gen|state_01\(43),
	datad => \rnd_gen|state_01\(27),
	combout => \rnd_gen|Mux64~0_combout\);

-- Location: FF_X60_Y37_N23
\rnd_gen|state_02[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux64~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(16));

-- Location: LCCOMB_X60_Y37_N24
\rnd_gen|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux68~0_combout\ = (\rnd_gen|state_01\(24) & ((\rnd_gen|state_01\(2) & ((!\rnd_gen|state_01\(42)))) # (!\rnd_gen|state_01\(2) & (\rnd_gen|state_01\(30))))) # (!\rnd_gen|state_01\(24) & ((\rnd_gen|state_01\(30) & ((\rnd_gen|state_01\(42)))) # 
-- (!\rnd_gen|state_01\(30) & (!\rnd_gen|state_01\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(30),
	datab => \rnd_gen|state_01\(2),
	datac => \rnd_gen|state_01\(42),
	datad => \rnd_gen|state_01\(24),
	combout => \rnd_gen|Mux68~0_combout\);

-- Location: FF_X60_Y37_N25
\rnd_gen|state_02[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux68~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(20));

-- Location: LCCOMB_X60_Y37_N0
\rnd_gen|Mux106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux106~0_combout\ = (\rnd_gen|state_02\(35) & (\rnd_gen|state_02\(25) & ((!\rnd_gen|state_02\(20))))) # (!\rnd_gen|state_02\(35) & ((\rnd_gen|state_02\(25)) # (\rnd_gen|state_02\(16) $ (\rnd_gen|state_02\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(35),
	datab => \rnd_gen|state_02\(25),
	datac => \rnd_gen|state_02\(16),
	datad => \rnd_gen|state_02\(20),
	combout => \rnd_gen|Mux106~0_combout\);

-- Location: FF_X60_Y37_N1
\rnd_gen|state_03[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux106~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(10));

-- Location: LCCOMB_X61_Y40_N16
\rnd_gen|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux79~0_combout\ = (\rnd_gen|state_01\(15) & (\rnd_gen|state_01\(47) & (!\rnd_gen|state_01\(46)))) # (!\rnd_gen|state_01\(15) & (((!\rnd_gen|state_01\(14))) # (!\rnd_gen|state_01\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(15),
	datab => \rnd_gen|state_01\(47),
	datac => \rnd_gen|state_01\(46),
	datad => \rnd_gen|state_01\(14),
	combout => \rnd_gen|Mux79~0_combout\);

-- Location: FF_X61_Y40_N17
\rnd_gen|state_02[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux79~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(31));

-- Location: LCCOMB_X61_Y37_N28
\rnd_gen|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux52~0_combout\ = (\rnd_gen|state_01\(4) & ((\rnd_gen|state_01\(0) $ (\rnd_gen|state_01\(8))) # (!\rnd_gen|state_01\(18)))) # (!\rnd_gen|state_01\(4) & (\rnd_gen|state_01\(0) & ((\rnd_gen|state_01\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(0),
	datab => \rnd_gen|state_01\(18),
	datac => \rnd_gen|state_01\(8),
	datad => \rnd_gen|state_01\(4),
	combout => \rnd_gen|Mux52~0_combout\);

-- Location: FF_X61_Y37_N29
\rnd_gen|state_02[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux52~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(4));

-- Location: LCCOMB_X59_Y40_N20
\rnd_gen|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux80~0_combout\ = \rnd_gen|state_01\(19) $ (((\rnd_gen|state_01\(44) & ((!\rnd_gen|state_01\(39)))) # (!\rnd_gen|state_01\(44) & (\rnd_gen|state_01\(1) & \rnd_gen|state_01\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(1),
	datab => \rnd_gen|state_01\(44),
	datac => \rnd_gen|state_01\(19),
	datad => \rnd_gen|state_01\(39),
	combout => \rnd_gen|Mux80~0_combout\);

-- Location: FF_X59_Y40_N21
\rnd_gen|state_02[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux80~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(32));

-- Location: LCCOMB_X62_Y36_N26
\rnd_gen|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux5~0_combout\ = (\rnd_gen|state_00\(7) & ((\rnd_gen|state_00\(15) & (\rnd_gen|state_00\(10))) # (!\rnd_gen|state_00\(15) & ((\rnd_gen|state_00\(36)))))) # (!\rnd_gen|state_00\(7) & ((\rnd_gen|state_00\(10) & (!\rnd_gen|state_00\(15))) # 
-- (!\rnd_gen|state_00\(10) & ((\rnd_gen|state_00\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(7),
	datab => \rnd_gen|state_00\(15),
	datac => \rnd_gen|state_00\(10),
	datad => \rnd_gen|state_00\(36),
	combout => \rnd_gen|Mux5~0_combout\);

-- Location: FF_X62_Y36_N27
\rnd_gen|state_01[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux5~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(5));

-- Location: LCCOMB_X61_Y40_N28
\rnd_gen|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux45~0_combout\ = (\rnd_gen|state_00\(22) & ((\rnd_gen|state_00\(30)) # ((\rnd_gen|state_00\(46) & \rnd_gen|state_00\(5))))) # (!\rnd_gen|state_00\(22) & (!\rnd_gen|state_00\(46) & ((!\rnd_gen|state_00\(5)) # (!\rnd_gen|state_00\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(46),
	datab => \rnd_gen|state_00\(30),
	datac => \rnd_gen|state_00\(22),
	datad => \rnd_gen|state_00\(5),
	combout => \rnd_gen|Mux45~0_combout\);

-- Location: FF_X61_Y40_N29
\rnd_gen|state_01[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux45~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(45));

-- Location: LCCOMB_X59_Y40_N4
\rnd_gen|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux36~0_combout\ = (\rnd_gen|state_00\(3) & (!\rnd_gen|state_00\(28) & ((\rnd_gen|state_00\(21)) # (!\rnd_gen|state_00\(9))))) # (!\rnd_gen|state_00\(3) & (((\rnd_gen|state_00\(28) & \rnd_gen|state_00\(9))) # (!\rnd_gen|state_00\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(21),
	datab => \rnd_gen|state_00\(28),
	datac => \rnd_gen|state_00\(3),
	datad => \rnd_gen|state_00\(9),
	combout => \rnd_gen|Mux36~0_combout\);

-- Location: FF_X59_Y40_N5
\rnd_gen|state_01[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux36~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(36));

-- Location: LCCOMB_X63_Y39_N28
\rnd_gen|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux21~0_combout\ = (\rnd_gen|state_00\(23) & (\rnd_gen|state_00\(45) $ (((\rnd_gen|state_00\(6)) # (\rnd_gen|state_00\(16)))))) # (!\rnd_gen|state_00\(23) & (((\rnd_gen|state_00\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_00\(45),
	datab => \rnd_gen|state_00\(23),
	datac => \rnd_gen|state_00\(6),
	datad => \rnd_gen|state_00\(16),
	combout => \rnd_gen|Mux21~0_combout\);

-- Location: FF_X63_Y39_N29
\rnd_gen|state_01[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux21~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_01\(21));

-- Location: LCCOMB_X62_Y36_N24
\rnd_gen|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux61~0_combout\ = (\rnd_gen|state_01\(45) & (\rnd_gen|state_01\(5) $ (((\rnd_gen|state_01\(36) & !\rnd_gen|state_01\(21)))))) # (!\rnd_gen|state_01\(45) & (((!\rnd_gen|state_01\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(5),
	datab => \rnd_gen|state_01\(45),
	datac => \rnd_gen|state_01\(36),
	datad => \rnd_gen|state_01\(21),
	combout => \rnd_gen|Mux61~0_combout\);

-- Location: FF_X62_Y36_N25
\rnd_gen|state_02[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux61~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(13));

-- Location: LCCOMB_X62_Y37_N0
\rnd_gen|Mux132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux132~0_combout\ = (\rnd_gen|state_02\(31) & (\rnd_gen|state_02\(13) $ (((\rnd_gen|state_02\(4) & \rnd_gen|state_02\(32)))))) # (!\rnd_gen|state_02\(31) & (\rnd_gen|state_02\(4) $ ((!\rnd_gen|state_02\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(31),
	datab => \rnd_gen|state_02\(4),
	datac => \rnd_gen|state_02\(32),
	datad => \rnd_gen|state_02\(13),
	combout => \rnd_gen|Mux132~0_combout\);

-- Location: FF_X62_Y37_N1
\rnd_gen|state_03[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux132~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(36));

-- Location: LCCOMB_X62_Y38_N28
\rnd_gen|Mux156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux156~0_combout\ = (\rnd_gen|state_03\(43) & ((\rnd_gen|state_03\(10) & (!\rnd_gen|state_03\(7))) # (!\rnd_gen|state_03\(10) & ((\rnd_gen|state_03\(36)))))) # (!\rnd_gen|state_03\(43) & ((\rnd_gen|state_03\(36) & (!\rnd_gen|state_03\(7))) # 
-- (!\rnd_gen|state_03\(36) & ((\rnd_gen|state_03\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(7),
	datab => \rnd_gen|state_03\(43),
	datac => \rnd_gen|state_03\(10),
	datad => \rnd_gen|state_03\(36),
	combout => \rnd_gen|Mux156~0_combout\);

-- Location: FF_X62_Y38_N29
\rnd_gen|state_04[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux156~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(12));

-- Location: LCCOMB_X60_Y37_N2
\rnd_gen|Mux105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux105~0_combout\ = (\rnd_gen|state_02\(16) & ((\rnd_gen|state_02\(20) & (!\rnd_gen|state_02\(35))) # (!\rnd_gen|state_02\(20) & ((\rnd_gen|state_02\(25)))))) # (!\rnd_gen|state_02\(16) & ((\rnd_gen|state_02\(25) $ (!\rnd_gen|state_02\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(35),
	datab => \rnd_gen|state_02\(25),
	datac => \rnd_gen|state_02\(16),
	datad => \rnd_gen|state_02\(20),
	combout => \rnd_gen|Mux105~0_combout\);

-- Location: FF_X60_Y37_N3
\rnd_gen|state_03[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux105~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(9));

-- Location: LCCOMB_X60_Y37_N12
\rnd_gen|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux70~0_combout\ = (\rnd_gen|state_01\(42) & (\rnd_gen|state_01\(2) $ (((\rnd_gen|state_01\(30)) # (!\rnd_gen|state_01\(24)))))) # (!\rnd_gen|state_01\(42) & ((\rnd_gen|state_01\(24) & ((!\rnd_gen|state_01\(2)))) # (!\rnd_gen|state_01\(24) & 
-- (\rnd_gen|state_01\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(30),
	datab => \rnd_gen|state_01\(2),
	datac => \rnd_gen|state_01\(42),
	datad => \rnd_gen|state_01\(24),
	combout => \rnd_gen|Mux70~0_combout\);

-- Location: FF_X60_Y37_N13
\rnd_gen|state_02[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux70~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(22));

-- Location: LCCOMB_X60_Y37_N18
\rnd_gen|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux67~0_combout\ = (\rnd_gen|state_01\(13) & ((\rnd_gen|state_01\(22)) # ((\rnd_gen|state_01\(43))))) # (!\rnd_gen|state_01\(13) & (\rnd_gen|state_01\(43) & (\rnd_gen|state_01\(22) $ (\rnd_gen|state_01\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(13),
	datab => \rnd_gen|state_01\(22),
	datac => \rnd_gen|state_01\(43),
	datad => \rnd_gen|state_01\(27),
	combout => \rnd_gen|Mux67~0_combout\);

-- Location: FF_X60_Y37_N19
\rnd_gen|state_02[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux67~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(19));

-- Location: LCCOMB_X60_Y37_N4
\rnd_gen|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux72~0_combout\ = (\rnd_gen|state_01\(10) & ((\rnd_gen|state_01\(12) & ((!\rnd_gen|state_01\(32)))) # (!\rnd_gen|state_01\(12) & (\rnd_gen|state_01\(31))))) # (!\rnd_gen|state_01\(10) & (\rnd_gen|state_01\(31) $ ((\rnd_gen|state_01\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(31),
	datab => \rnd_gen|state_01\(32),
	datac => \rnd_gen|state_01\(10),
	datad => \rnd_gen|state_01\(12),
	combout => \rnd_gen|Mux72~0_combout\);

-- Location: FF_X60_Y37_N5
\rnd_gen|state_02[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux72~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(24));

-- Location: LCCOMB_X61_Y37_N16
\rnd_gen|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux55~0_combout\ = (\rnd_gen|state_01\(0) & ((\rnd_gen|state_01\(8) & ((\rnd_gen|state_01\(4)) # (!\rnd_gen|state_01\(18)))) # (!\rnd_gen|state_01\(8) & ((!\rnd_gen|state_01\(4)))))) # (!\rnd_gen|state_01\(0) & (!\rnd_gen|state_01\(18) & 
-- ((\rnd_gen|state_01\(4)) # (!\rnd_gen|state_01\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(0),
	datab => \rnd_gen|state_01\(18),
	datac => \rnd_gen|state_01\(8),
	datad => \rnd_gen|state_01\(4),
	combout => \rnd_gen|Mux55~0_combout\);

-- Location: FF_X61_Y37_N17
\rnd_gen|state_02[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux55~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(7));

-- Location: LCCOMB_X61_Y37_N8
\rnd_gen|Mux130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux130~0_combout\ = (\rnd_gen|state_02\(19) & ((\rnd_gen|state_02\(22) & (!\rnd_gen|state_02\(24) & !\rnd_gen|state_02\(7))) # (!\rnd_gen|state_02\(22) & (\rnd_gen|state_02\(24) $ (\rnd_gen|state_02\(7)))))) # (!\rnd_gen|state_02\(19) & 
-- ((\rnd_gen|state_02\(7)) # ((!\rnd_gen|state_02\(22) & !\rnd_gen|state_02\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(22),
	datab => \rnd_gen|state_02\(19),
	datac => \rnd_gen|state_02\(24),
	datad => \rnd_gen|state_02\(7),
	combout => \rnd_gen|Mux130~0_combout\);

-- Location: FF_X61_Y37_N9
\rnd_gen|state_03[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux130~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(34));

-- Location: LCCOMB_X60_Y37_N8
\rnd_gen|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux65~0_combout\ = (\rnd_gen|state_01\(43) & (\rnd_gen|state_01\(13) $ ((\rnd_gen|state_01\(22))))) # (!\rnd_gen|state_01\(43) & (\rnd_gen|state_01\(27) $ (((!\rnd_gen|state_01\(13) & \rnd_gen|state_01\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(13),
	datab => \rnd_gen|state_01\(22),
	datac => \rnd_gen|state_01\(43),
	datad => \rnd_gen|state_01\(27),
	combout => \rnd_gen|Mux65~0_combout\);

-- Location: FF_X60_Y37_N9
\rnd_gen|state_02[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux65~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(17));

-- Location: LCCOMB_X60_Y37_N6
\rnd_gen|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux74~0_combout\ = (\rnd_gen|state_01\(31) & (!\rnd_gen|state_01\(32) & ((\rnd_gen|state_01\(12))))) # (!\rnd_gen|state_01\(31) & ((\rnd_gen|state_01\(10) $ (\rnd_gen|state_01\(12))) # (!\rnd_gen|state_01\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(31),
	datab => \rnd_gen|state_01\(32),
	datac => \rnd_gen|state_01\(10),
	datad => \rnd_gen|state_01\(12),
	combout => \rnd_gen|Mux74~0_combout\);

-- Location: FF_X60_Y37_N7
\rnd_gen|state_02[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux74~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(26));

-- Location: LCCOMB_X61_Y37_N30
\rnd_gen|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux54~0_combout\ = (\rnd_gen|state_01\(18) & ((\rnd_gen|state_01\(0) & (\rnd_gen|state_01\(8))) # (!\rnd_gen|state_01\(0) & ((!\rnd_gen|state_01\(4)))))) # (!\rnd_gen|state_01\(18) & ((\rnd_gen|state_01\(8) & ((\rnd_gen|state_01\(4)))) # 
-- (!\rnd_gen|state_01\(8) & (\rnd_gen|state_01\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(0),
	datab => \rnd_gen|state_01\(18),
	datac => \rnd_gen|state_01\(8),
	datad => \rnd_gen|state_01\(4),
	combout => \rnd_gen|Mux54~0_combout\);

-- Location: FF_X61_Y37_N31
\rnd_gen|state_02[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux54~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(6));

-- Location: LCCOMB_X62_Y36_N28
\rnd_gen|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux50~0_combout\ = \rnd_gen|state_01\(16) $ (((\rnd_gen|state_01\(25) & ((\rnd_gen|state_01\(6)) # (!\rnd_gen|state_01\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(16),
	datab => \rnd_gen|state_01\(6),
	datac => \rnd_gen|state_01\(28),
	datad => \rnd_gen|state_01\(25),
	combout => \rnd_gen|Mux50~0_combout\);

-- Location: FF_X62_Y36_N29
\rnd_gen|state_02[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux50~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(2));

-- Location: LCCOMB_X61_Y37_N4
\rnd_gen|Mux142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux142~0_combout\ = (\rnd_gen|state_02\(2) & (!\rnd_gen|state_02\(17) & ((\rnd_gen|state_02\(6)) # (!\rnd_gen|state_02\(26))))) # (!\rnd_gen|state_02\(2) & ((\rnd_gen|state_02\(26) & ((\rnd_gen|state_02\(6)) # (!\rnd_gen|state_02\(17)))) # 
-- (!\rnd_gen|state_02\(26) & ((!\rnd_gen|state_02\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(17),
	datab => \rnd_gen|state_02\(26),
	datac => \rnd_gen|state_02\(6),
	datad => \rnd_gen|state_02\(2),
	combout => \rnd_gen|Mux142~0_combout\);

-- Location: FF_X61_Y37_N5
\rnd_gen|state_03[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux142~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(46));

-- Location: LCCOMB_X61_Y37_N2
\rnd_gen|Mux143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux143~0_combout\ = (\rnd_gen|state_02\(17) & ((\rnd_gen|state_02\(6) & ((\rnd_gen|state_02\(2)))) # (!\rnd_gen|state_02\(6) & (!\rnd_gen|state_02\(26))))) # (!\rnd_gen|state_02\(17) & ((\rnd_gen|state_02\(2) & ((\rnd_gen|state_02\(6)))) # 
-- (!\rnd_gen|state_02\(2) & (!\rnd_gen|state_02\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(17),
	datab => \rnd_gen|state_02\(26),
	datac => \rnd_gen|state_02\(6),
	datad => \rnd_gen|state_02\(2),
	combout => \rnd_gen|Mux143~0_combout\);

-- Location: FF_X61_Y37_N3
\rnd_gen|state_03[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux143~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(47));

-- Location: LCCOMB_X61_Y37_N18
\rnd_gen|Mux145~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux145~0_combout\ = (\rnd_gen|state_03\(47) & ((\rnd_gen|state_03\(34) & ((\rnd_gen|state_03\(46)))) # (!\rnd_gen|state_03\(34) & (\rnd_gen|state_03\(9))))) # (!\rnd_gen|state_03\(47) & (\rnd_gen|state_03\(9) $ (((\rnd_gen|state_03\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(9),
	datab => \rnd_gen|state_03\(34),
	datac => \rnd_gen|state_03\(46),
	datad => \rnd_gen|state_03\(47),
	combout => \rnd_gen|Mux145~0_combout\);

-- Location: FF_X61_Y37_N19
\rnd_gen|state_04[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux145~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(1));

-- Location: LCCOMB_X61_Y40_N30
\rnd_gen|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux76~0_combout\ = (\rnd_gen|state_01\(15) & ((\rnd_gen|state_01\(14) & ((\rnd_gen|state_01\(46)))) # (!\rnd_gen|state_01\(14) & (!\rnd_gen|state_01\(47))))) # (!\rnd_gen|state_01\(15) & (\rnd_gen|state_01\(14) $ (((\rnd_gen|state_01\(47)) # 
-- (\rnd_gen|state_01\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(15),
	datab => \rnd_gen|state_01\(47),
	datac => \rnd_gen|state_01\(46),
	datad => \rnd_gen|state_01\(14),
	combout => \rnd_gen|Mux76~0_combout\);

-- Location: FF_X61_Y40_N31
\rnd_gen|state_02[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux76~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(28));

-- Location: LCCOMB_X61_Y39_N16
\rnd_gen|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux94~0_combout\ = (\rnd_gen|state_01\(23) & (\rnd_gen|state_01\(9) $ (((!\rnd_gen|state_01\(3) & \rnd_gen|state_01\(35)))))) # (!\rnd_gen|state_01\(23) & ((\rnd_gen|state_01\(9) & ((!\rnd_gen|state_01\(35)))) # (!\rnd_gen|state_01\(9) & 
-- (\rnd_gen|state_01\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(3),
	datab => \rnd_gen|state_01\(35),
	datac => \rnd_gen|state_01\(9),
	datad => \rnd_gen|state_01\(23),
	combout => \rnd_gen|Mux94~0_combout\);

-- Location: FF_X61_Y39_N17
\rnd_gen|state_02[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux94~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(46));

-- Location: LCCOMB_X61_Y39_N14
\rnd_gen|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux95~0_combout\ = (\rnd_gen|state_01\(9) & (\rnd_gen|state_01\(23) $ (((!\rnd_gen|state_01\(35)) # (!\rnd_gen|state_01\(3)))))) # (!\rnd_gen|state_01\(9) & (((!\rnd_gen|state_01\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(3),
	datab => \rnd_gen|state_01\(35),
	datac => \rnd_gen|state_01\(9),
	datad => \rnd_gen|state_01\(23),
	combout => \rnd_gen|Mux95~0_combout\);

-- Location: FF_X61_Y39_N15
\rnd_gen|state_02[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux95~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(47));

-- Location: LCCOMB_X61_Y39_N10
\rnd_gen|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux58~0_combout\ = (\rnd_gen|state_01\(34) & (\rnd_gen|state_01\(29) $ (((!\rnd_gen|state_01\(33)) # (!\rnd_gen|state_01\(37)))))) # (!\rnd_gen|state_01\(34) & ((\rnd_gen|state_01\(29) & (!\rnd_gen|state_01\(37))) # (!\rnd_gen|state_01\(29) & 
-- ((\rnd_gen|state_01\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(29),
	datab => \rnd_gen|state_01\(34),
	datac => \rnd_gen|state_01\(37),
	datad => \rnd_gen|state_01\(33),
	combout => \rnd_gen|Mux58~0_combout\);

-- Location: FF_X61_Y39_N11
\rnd_gen|state_02[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux58~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(10));

-- Location: LCCOMB_X61_Y39_N28
\rnd_gen|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux122~0_combout\ = (\rnd_gen|state_02\(10) & ((\rnd_gen|state_02\(28) & (!\rnd_gen|state_02\(46) & !\rnd_gen|state_02\(47))) # (!\rnd_gen|state_02\(28) & ((\rnd_gen|state_02\(47)))))) # (!\rnd_gen|state_02\(10) & (((\rnd_gen|state_02\(28) & 
-- !\rnd_gen|state_02\(47))) # (!\rnd_gen|state_02\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(28),
	datab => \rnd_gen|state_02\(46),
	datac => \rnd_gen|state_02\(47),
	datad => \rnd_gen|state_02\(10),
	combout => \rnd_gen|Mux122~0_combout\);

-- Location: FF_X61_Y39_N29
\rnd_gen|state_03[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux122~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(26));

-- Location: LCCOMB_X62_Y37_N18
\rnd_gen|Mux135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux135~0_combout\ = (\rnd_gen|state_02\(4) & (\rnd_gen|state_02\(13) & ((\rnd_gen|state_02\(31)) # (\rnd_gen|state_02\(32))))) # (!\rnd_gen|state_02\(4) & (((\rnd_gen|state_02\(32) & !\rnd_gen|state_02\(13))) # (!\rnd_gen|state_02\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(31),
	datab => \rnd_gen|state_02\(4),
	datac => \rnd_gen|state_02\(32),
	datad => \rnd_gen|state_02\(13),
	combout => \rnd_gen|Mux135~0_combout\);

-- Location: FF_X62_Y37_N19
\rnd_gen|state_03[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux135~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(39));

-- Location: LCCOMB_X60_Y38_N10
\rnd_gen|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux89~0_combout\ = (\rnd_gen|state_01\(26) & (((!\rnd_gen|state_01\(41)) # (!\rnd_gen|state_01\(20))))) # (!\rnd_gen|state_01\(26) & (\rnd_gen|state_01\(11) & (\rnd_gen|state_01\(20) $ (\rnd_gen|state_01\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(11),
	datab => \rnd_gen|state_01\(20),
	datac => \rnd_gen|state_01\(41),
	datad => \rnd_gen|state_01\(26),
	combout => \rnd_gen|Mux89~0_combout\);

-- Location: FF_X60_Y38_N11
\rnd_gen|state_02[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux89~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(41));

-- Location: LCCOMB_X61_Y39_N12
\rnd_gen|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux93~0_combout\ = (\rnd_gen|state_01\(9) & (\rnd_gen|state_01\(3))) # (!\rnd_gen|state_01\(9) & ((\rnd_gen|state_01\(35) & (!\rnd_gen|state_01\(3))) # (!\rnd_gen|state_01\(35) & ((\rnd_gen|state_01\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(3),
	datab => \rnd_gen|state_01\(35),
	datac => \rnd_gen|state_01\(9),
	datad => \rnd_gen|state_01\(23),
	combout => \rnd_gen|Mux93~0_combout\);

-- Location: FF_X61_Y39_N13
\rnd_gen|state_02[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux93~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(45));

-- Location: LCCOMB_X59_Y40_N26
\rnd_gen|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux81~0_combout\ = (\rnd_gen|state_01\(39) & (((\rnd_gen|state_01\(44) & \rnd_gen|state_01\(1))) # (!\rnd_gen|state_01\(19)))) # (!\rnd_gen|state_01\(39) & ((\rnd_gen|state_01\(44) & (\rnd_gen|state_01\(19) $ (\rnd_gen|state_01\(1)))) # 
-- (!\rnd_gen|state_01\(44) & (\rnd_gen|state_01\(19) & \rnd_gen|state_01\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(39),
	datab => \rnd_gen|state_01\(44),
	datac => \rnd_gen|state_01\(19),
	datad => \rnd_gen|state_01\(1),
	combout => \rnd_gen|Mux81~0_combout\);

-- Location: FF_X59_Y40_N27
\rnd_gen|state_02[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux81~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(33));

-- Location: LCCOMB_X62_Y36_N6
\rnd_gen|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux62~0_combout\ = (\rnd_gen|state_01\(21) & (\rnd_gen|state_01\(36) & (\rnd_gen|state_01\(5) $ (\rnd_gen|state_01\(45))))) # (!\rnd_gen|state_01\(21) & ((\rnd_gen|state_01\(5)) # ((\rnd_gen|state_01\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(5),
	datab => \rnd_gen|state_01\(45),
	datac => \rnd_gen|state_01\(36),
	datad => \rnd_gen|state_01\(21),
	combout => \rnd_gen|Mux62~0_combout\);

-- Location: FF_X62_Y36_N7
\rnd_gen|state_02[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux62~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(14));

-- Location: LCCOMB_X65_Y38_N28
\rnd_gen|Mux113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux113~0_combout\ = (\rnd_gen|state_02\(14) & ((\rnd_gen|state_02\(41) & (\rnd_gen|state_02\(45))) # (!\rnd_gen|state_02\(41) & ((!\rnd_gen|state_02\(33)) # (!\rnd_gen|state_02\(45)))))) # (!\rnd_gen|state_02\(14) & (!\rnd_gen|state_02\(33) & 
-- ((\rnd_gen|state_02\(41)) # (!\rnd_gen|state_02\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(41),
	datab => \rnd_gen|state_02\(45),
	datac => \rnd_gen|state_02\(33),
	datad => \rnd_gen|state_02\(14),
	combout => \rnd_gen|Mux113~0_combout\);

-- Location: FF_X65_Y38_N29
\rnd_gen|state_03[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux113~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(17));

-- Location: LCCOMB_X60_Y37_N26
\rnd_gen|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux66~0_combout\ = (\rnd_gen|state_01\(13) & (\rnd_gen|state_01\(43) $ (((\rnd_gen|state_01\(22)) # (\rnd_gen|state_01\(27)))))) # (!\rnd_gen|state_01\(13) & ((\rnd_gen|state_01\(43) & (!\rnd_gen|state_01\(22))) # (!\rnd_gen|state_01\(43) & 
-- ((!\rnd_gen|state_01\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(13),
	datab => \rnd_gen|state_01\(22),
	datac => \rnd_gen|state_01\(43),
	datad => \rnd_gen|state_01\(27),
	combout => \rnd_gen|Mux66~0_combout\);

-- Location: FF_X60_Y37_N27
\rnd_gen|state_02[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux66~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(18));

-- Location: LCCOMB_X60_Y37_N28
\rnd_gen|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux69~0_combout\ = (\rnd_gen|state_01\(2) & (\rnd_gen|state_01\(42) $ (((\rnd_gen|state_01\(30)) # (!\rnd_gen|state_01\(24)))))) # (!\rnd_gen|state_01\(2) & ((\rnd_gen|state_01\(24) & ((\rnd_gen|state_01\(42)))) # (!\rnd_gen|state_01\(24) & 
-- (!\rnd_gen|state_01\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(30),
	datab => \rnd_gen|state_01\(2),
	datac => \rnd_gen|state_01\(42),
	datad => \rnd_gen|state_01\(24),
	combout => \rnd_gen|Mux69~0_combout\);

-- Location: FF_X60_Y37_N29
\rnd_gen|state_02[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux69~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(21));

-- Location: LCCOMB_X61_Y40_N22
\rnd_gen|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux78~0_combout\ = (\rnd_gen|state_01\(15) & (\rnd_gen|state_01\(47) $ (((\rnd_gen|state_01\(46) & !\rnd_gen|state_01\(14)))))) # (!\rnd_gen|state_01\(15) & ((\rnd_gen|state_01\(46) & (\rnd_gen|state_01\(47))) # (!\rnd_gen|state_01\(46) & 
-- ((\rnd_gen|state_01\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(15),
	datab => \rnd_gen|state_01\(47),
	datac => \rnd_gen|state_01\(46),
	datad => \rnd_gen|state_01\(14),
	combout => \rnd_gen|Mux78~0_combout\);

-- Location: FF_X61_Y40_N23
\rnd_gen|state_02[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux78~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(30));

-- Location: LCCOMB_X62_Y36_N14
\rnd_gen|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux60~0_combout\ = \rnd_gen|state_01\(45) $ (((\rnd_gen|state_01\(5) & (!\rnd_gen|state_01\(36) & !\rnd_gen|state_01\(21))) # (!\rnd_gen|state_01\(5) & ((\rnd_gen|state_01\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(5),
	datab => \rnd_gen|state_01\(45),
	datac => \rnd_gen|state_01\(36),
	datad => \rnd_gen|state_01\(21),
	combout => \rnd_gen|Mux60~0_combout\);

-- Location: FF_X62_Y36_N15
\rnd_gen|state_02[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux60~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(12));

-- Location: LCCOMB_X63_Y37_N6
\rnd_gen|Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux96~0_combout\ = (\rnd_gen|state_02\(18) & ((\rnd_gen|state_02\(30) & (!\rnd_gen|state_02\(21))) # (!\rnd_gen|state_02\(30) & ((!\rnd_gen|state_02\(12)))))) # (!\rnd_gen|state_02\(18) & ((\rnd_gen|state_02\(21) & (!\rnd_gen|state_02\(30))) # 
-- (!\rnd_gen|state_02\(21) & ((\rnd_gen|state_02\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(18),
	datab => \rnd_gen|state_02\(21),
	datac => \rnd_gen|state_02\(30),
	datad => \rnd_gen|state_02\(12),
	combout => \rnd_gen|Mux96~0_combout\);

-- Location: FF_X63_Y37_N7
\rnd_gen|state_03[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux96~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(0));

-- Location: LCCOMB_X62_Y37_N2
\rnd_gen|Mux153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux153~0_combout\ = (\rnd_gen|state_03\(17) & (!\rnd_gen|state_03\(26))) # (!\rnd_gen|state_03\(17) & ((\rnd_gen|state_03\(0) & (!\rnd_gen|state_03\(26))) # (!\rnd_gen|state_03\(0) & ((!\rnd_gen|state_03\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(26),
	datab => \rnd_gen|state_03\(39),
	datac => \rnd_gen|state_03\(17),
	datad => \rnd_gen|state_03\(0),
	combout => \rnd_gen|Mux153~0_combout\);

-- Location: FF_X62_Y37_N3
\rnd_gen|state_04[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux153~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(9));

-- Location: LCCOMB_X62_Y38_N6
\rnd_gen|Mux213~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux213~0_combout\ = (\rnd_gen|state_04\(22) & (!\rnd_gen|state_04\(12) & (\rnd_gen|state_04\(1) $ (!\rnd_gen|state_04\(9))))) # (!\rnd_gen|state_04\(22) & (((!\rnd_gen|state_04\(1))) # (!\rnd_gen|state_04\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(22),
	datab => \rnd_gen|state_04\(12),
	datac => \rnd_gen|state_04\(1),
	datad => \rnd_gen|state_04\(9),
	combout => \rnd_gen|Mux213~0_combout\);

-- Location: FF_X62_Y38_N7
\rnd_gen|state_05[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux213~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(21));

-- Location: LCCOMB_X61_Y37_N22
\rnd_gen|Mux128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux128~0_combout\ = (\rnd_gen|state_02\(22) & (\rnd_gen|state_02\(19) & (\rnd_gen|state_02\(24)))) # (!\rnd_gen|state_02\(22) & ((\rnd_gen|state_02\(19)) # (\rnd_gen|state_02\(24) $ (!\rnd_gen|state_02\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(22),
	datab => \rnd_gen|state_02\(19),
	datac => \rnd_gen|state_02\(24),
	datad => \rnd_gen|state_02\(7),
	combout => \rnd_gen|Mux128~0_combout\);

-- Location: FF_X61_Y37_N23
\rnd_gen|state_03[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux128~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(32));

-- Location: LCCOMB_X63_Y37_N8
\rnd_gen|Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux99~0_combout\ = (\rnd_gen|state_02\(21) & ((\rnd_gen|state_02\(12) & (\rnd_gen|state_02\(18))) # (!\rnd_gen|state_02\(12) & ((!\rnd_gen|state_02\(30)))))) # (!\rnd_gen|state_02\(21) & (\rnd_gen|state_02\(18) $ ((\rnd_gen|state_02\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(18),
	datab => \rnd_gen|state_02\(21),
	datac => \rnd_gen|state_02\(30),
	datad => \rnd_gen|state_02\(12),
	combout => \rnd_gen|Mux99~0_combout\);

-- Location: FF_X63_Y37_N9
\rnd_gen|state_03[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux99~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(3));

-- Location: LCCOMB_X60_Y38_N14
\rnd_gen|Mux102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux102~0_combout\ = (\rnd_gen|state_02\(39) & (!\rnd_gen|state_02\(43))) # (!\rnd_gen|state_02\(39) & ((\rnd_gen|state_02\(36) & ((\rnd_gen|state_02\(44)))) # (!\rnd_gen|state_02\(36) & (!\rnd_gen|state_02\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(39),
	datab => \rnd_gen|state_02\(43),
	datac => \rnd_gen|state_02\(44),
	datad => \rnd_gen|state_02\(36),
	combout => \rnd_gen|Mux102~0_combout\);

-- Location: FF_X60_Y38_N15
\rnd_gen|state_03[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux102~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(6));

-- Location: LCCOMB_X63_Y37_N2
\rnd_gen|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux117~0_combout\ = (\rnd_gen|state_02\(27) & (\rnd_gen|state_02\(34) & ((!\rnd_gen|state_02\(1)) # (!\rnd_gen|state_02\(38))))) # (!\rnd_gen|state_02\(27) & ((\rnd_gen|state_02\(34) & ((\rnd_gen|state_02\(1)))) # (!\rnd_gen|state_02\(34) & 
-- ((!\rnd_gen|state_02\(1)) # (!\rnd_gen|state_02\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(38),
	datab => \rnd_gen|state_02\(27),
	datac => \rnd_gen|state_02\(34),
	datad => \rnd_gen|state_02\(1),
	combout => \rnd_gen|Mux117~0_combout\);

-- Location: FF_X63_Y37_N3
\rnd_gen|state_03[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux117~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(21));

-- Location: LCCOMB_X63_Y37_N24
\rnd_gen|Mux162~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux162~0_combout\ = (\rnd_gen|state_03\(3) & (\rnd_gen|state_03\(6) $ (((\rnd_gen|state_03\(32) & !\rnd_gen|state_03\(21)))))) # (!\rnd_gen|state_03\(3) & ((\rnd_gen|state_03\(6) & ((\rnd_gen|state_03\(21)))) # (!\rnd_gen|state_03\(6) & 
-- (\rnd_gen|state_03\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(32),
	datab => \rnd_gen|state_03\(3),
	datac => \rnd_gen|state_03\(6),
	datad => \rnd_gen|state_03\(21),
	combout => \rnd_gen|Mux162~0_combout\);

-- Location: FF_X63_Y37_N25
\rnd_gen|state_04[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux162~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(18));

-- Location: LCCOMB_X61_Y39_N2
\rnd_gen|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux56~0_combout\ = (\rnd_gen|state_01\(29) & ((\rnd_gen|state_01\(34) $ (!\rnd_gen|state_01\(37))) # (!\rnd_gen|state_01\(33)))) # (!\rnd_gen|state_01\(29) & (!\rnd_gen|state_01\(33) & (\rnd_gen|state_01\(34) $ (\rnd_gen|state_01\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(29),
	datab => \rnd_gen|state_01\(34),
	datac => \rnd_gen|state_01\(37),
	datad => \rnd_gen|state_01\(33),
	combout => \rnd_gen|Mux56~0_combout\);

-- Location: FF_X61_Y39_N3
\rnd_gen|state_02[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux56~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(8));

-- Location: LCCOMB_X62_Y36_N2
\rnd_gen|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux48~0_combout\ = (\rnd_gen|state_01\(25) & ((\rnd_gen|state_01\(16) & ((!\rnd_gen|state_01\(28)))) # (!\rnd_gen|state_01\(16) & (\rnd_gen|state_01\(6))))) # (!\rnd_gen|state_01\(25) & ((\rnd_gen|state_01\(6) $ (!\rnd_gen|state_01\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(16),
	datab => \rnd_gen|state_01\(6),
	datac => \rnd_gen|state_01\(28),
	datad => \rnd_gen|state_01\(25),
	combout => \rnd_gen|Mux48~0_combout\);

-- Location: FF_X62_Y36_N3
\rnd_gen|state_02[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux48~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(0));

-- Location: LCCOMB_X62_Y36_N4
\rnd_gen|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux63~0_combout\ = (\rnd_gen|state_01\(21) & ((\rnd_gen|state_01\(45) $ (\rnd_gen|state_01\(36))))) # (!\rnd_gen|state_01\(21) & ((\rnd_gen|state_01\(5) & (!\rnd_gen|state_01\(45))) # (!\rnd_gen|state_01\(5) & ((!\rnd_gen|state_01\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(5),
	datab => \rnd_gen|state_01\(45),
	datac => \rnd_gen|state_01\(36),
	datad => \rnd_gen|state_01\(21),
	combout => \rnd_gen|Mux63~0_combout\);

-- Location: FF_X62_Y36_N5
\rnd_gen|state_02[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux63~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(15));

-- Location: LCCOMB_X61_Y39_N20
\rnd_gen|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux59~0_combout\ = (\rnd_gen|state_01\(34) & (\rnd_gen|state_01\(29) $ (((\rnd_gen|state_01\(33)) # (!\rnd_gen|state_01\(37)))))) # (!\rnd_gen|state_01\(34) & (\rnd_gen|state_01\(33) $ (((!\rnd_gen|state_01\(29) & \rnd_gen|state_01\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_01\(29),
	datab => \rnd_gen|state_01\(34),
	datac => \rnd_gen|state_01\(37),
	datad => \rnd_gen|state_01\(33),
	combout => \rnd_gen|Mux59~0_combout\);

-- Location: FF_X61_Y39_N21
\rnd_gen|state_02[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux59~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_02\(11));

-- Location: LCCOMB_X62_Y36_N0
\rnd_gen|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux109~0_combout\ = (\rnd_gen|state_02\(8) & ((\rnd_gen|state_02\(15) & (!\rnd_gen|state_02\(0) & \rnd_gen|state_02\(11))) # (!\rnd_gen|state_02\(15) & ((!\rnd_gen|state_02\(11)))))) # (!\rnd_gen|state_02\(8) & ((\rnd_gen|state_02\(15) & 
-- ((!\rnd_gen|state_02\(11)))) # (!\rnd_gen|state_02\(15) & ((\rnd_gen|state_02\(11)) # (!\rnd_gen|state_02\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(8),
	datab => \rnd_gen|state_02\(0),
	datac => \rnd_gen|state_02\(15),
	datad => \rnd_gen|state_02\(11),
	combout => \rnd_gen|Mux109~0_combout\);

-- Location: FF_X62_Y36_N1
\rnd_gen|state_03[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux109~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(13));

-- Location: LCCOMB_X62_Y37_N20
\rnd_gen|Mux134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux134~0_combout\ = \rnd_gen|state_02\(31) $ (((\rnd_gen|state_02\(4) & ((\rnd_gen|state_02\(13)) # (!\rnd_gen|state_02\(32)))) # (!\rnd_gen|state_02\(4) & ((\rnd_gen|state_02\(32)) # (!\rnd_gen|state_02\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(31),
	datab => \rnd_gen|state_02\(4),
	datac => \rnd_gen|state_02\(32),
	datad => \rnd_gen|state_02\(13),
	combout => \rnd_gen|Mux134~0_combout\);

-- Location: FF_X62_Y37_N21
\rnd_gen|state_03[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux134~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(38));

-- Location: LCCOMB_X65_Y38_N30
\rnd_gen|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux112~0_combout\ = (\rnd_gen|state_02\(41) & ((\rnd_gen|state_02\(45) & ((\rnd_gen|state_02\(33)) # (!\rnd_gen|state_02\(14)))) # (!\rnd_gen|state_02\(45) & (\rnd_gen|state_02\(33) & !\rnd_gen|state_02\(14))))) # (!\rnd_gen|state_02\(41) & 
-- (\rnd_gen|state_02\(45) $ (((!\rnd_gen|state_02\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(41),
	datab => \rnd_gen|state_02\(45),
	datac => \rnd_gen|state_02\(33),
	datad => \rnd_gen|state_02\(14),
	combout => \rnd_gen|Mux112~0_combout\);

-- Location: FF_X65_Y38_N31
\rnd_gen|state_03[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux112~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(16));

-- Location: LCCOMB_X63_Y37_N12
\rnd_gen|Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux97~0_combout\ = (\rnd_gen|state_02\(30) & (!\rnd_gen|state_02\(18) & ((!\rnd_gen|state_02\(12))))) # (!\rnd_gen|state_02\(30) & ((\rnd_gen|state_02\(18) $ (\rnd_gen|state_02\(12))) # (!\rnd_gen|state_02\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(18),
	datab => \rnd_gen|state_02\(21),
	datac => \rnd_gen|state_02\(30),
	datad => \rnd_gen|state_02\(12),
	combout => \rnd_gen|Mux97~0_combout\);

-- Location: FF_X63_Y37_N13
\rnd_gen|state_03[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux97~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(1));

-- Location: LCCOMB_X67_Y37_N8
\rnd_gen|Mux170~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux170~0_combout\ = (\rnd_gen|state_03\(13) & (\rnd_gen|state_03\(38) $ ((\rnd_gen|state_03\(16))))) # (!\rnd_gen|state_03\(13) & (\rnd_gen|state_03\(1) $ (((!\rnd_gen|state_03\(16)) # (!\rnd_gen|state_03\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(13),
	datab => \rnd_gen|state_03\(38),
	datac => \rnd_gen|state_03\(16),
	datad => \rnd_gen|state_03\(1),
	combout => \rnd_gen|Mux170~0_combout\);

-- Location: FF_X67_Y37_N9
\rnd_gen|state_04[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux170~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(26));

-- Location: LCCOMB_X60_Y37_N16
\rnd_gen|Mux104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux104~0_combout\ = (\rnd_gen|state_02\(16) & ((\rnd_gen|state_02\(20)) # (\rnd_gen|state_02\(35) $ (!\rnd_gen|state_02\(25))))) # (!\rnd_gen|state_02\(16) & (\rnd_gen|state_02\(25) & (\rnd_gen|state_02\(35) $ (!\rnd_gen|state_02\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(35),
	datab => \rnd_gen|state_02\(25),
	datac => \rnd_gen|state_02\(16),
	datad => \rnd_gen|state_02\(20),
	combout => \rnd_gen|Mux104~0_combout\);

-- Location: FF_X60_Y37_N17
\rnd_gen|state_03[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux104~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(8));

-- Location: LCCOMB_X61_Y39_N22
\rnd_gen|Mux121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux121~0_combout\ = \rnd_gen|state_02\(46) $ (((\rnd_gen|state_02\(47) & ((!\rnd_gen|state_02\(10)) # (!\rnd_gen|state_02\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(28),
	datab => \rnd_gen|state_02\(46),
	datac => \rnd_gen|state_02\(47),
	datad => \rnd_gen|state_02\(10),
	combout => \rnd_gen|Mux121~0_combout\);

-- Location: FF_X61_Y39_N23
\rnd_gen|state_03[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux121~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(25));

-- Location: LCCOMB_X65_Y38_N14
\rnd_gen|Mux114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux114~0_combout\ = \rnd_gen|state_02\(33) $ (((\rnd_gen|state_02\(41) & (!\rnd_gen|state_02\(45))) # (!\rnd_gen|state_02\(41) & ((!\rnd_gen|state_02\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(41),
	datab => \rnd_gen|state_02\(45),
	datac => \rnd_gen|state_02\(33),
	datad => \rnd_gen|state_02\(14),
	combout => \rnd_gen|Mux114~0_combout\);

-- Location: FF_X65_Y38_N15
\rnd_gen|state_03[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux114~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(18));

-- Location: LCCOMB_X62_Y36_N20
\rnd_gen|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux110~0_combout\ = (\rnd_gen|state_02\(8) & (!\rnd_gen|state_02\(0) & ((\rnd_gen|state_02\(15)) # (!\rnd_gen|state_02\(11))))) # (!\rnd_gen|state_02\(8) & ((\rnd_gen|state_02\(15) & ((\rnd_gen|state_02\(11)))) # (!\rnd_gen|state_02\(15) & 
-- ((!\rnd_gen|state_02\(11)) # (!\rnd_gen|state_02\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(8),
	datab => \rnd_gen|state_02\(0),
	datac => \rnd_gen|state_02\(15),
	datad => \rnd_gen|state_02\(11),
	combout => \rnd_gen|Mux110~0_combout\);

-- Location: FF_X62_Y36_N21
\rnd_gen|state_03[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux110~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(14));

-- Location: LCCOMB_X65_Y37_N4
\rnd_gen|Mux182~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux182~0_combout\ = (\rnd_gen|state_03\(18) & (((!\rnd_gen|state_03\(8) & \rnd_gen|state_03\(25))) # (!\rnd_gen|state_03\(14)))) # (!\rnd_gen|state_03\(18) & (!\rnd_gen|state_03\(25) & ((\rnd_gen|state_03\(14)) # (!\rnd_gen|state_03\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(8),
	datab => \rnd_gen|state_03\(25),
	datac => \rnd_gen|state_03\(18),
	datad => \rnd_gen|state_03\(14),
	combout => \rnd_gen|Mux182~0_combout\);

-- Location: FF_X65_Y37_N5
\rnd_gen|state_04[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux182~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(38));

-- Location: LCCOMB_X62_Y38_N30
\rnd_gen|Mux158~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux158~0_combout\ = (\rnd_gen|state_03\(43) & (((!\rnd_gen|state_03\(10) & \rnd_gen|state_03\(36))))) # (!\rnd_gen|state_03\(43) & ((\rnd_gen|state_03\(7)) # ((!\rnd_gen|state_03\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(7),
	datab => \rnd_gen|state_03\(43),
	datac => \rnd_gen|state_03\(10),
	datad => \rnd_gen|state_03\(36),
	combout => \rnd_gen|Mux158~0_combout\);

-- Location: FF_X62_Y38_N31
\rnd_gen|state_04[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux158~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(14));

-- Location: LCCOMB_X65_Y37_N8
\rnd_gen|Mux216~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux216~0_combout\ = (\rnd_gen|state_04\(14) & (\rnd_gen|state_04\(18) $ ((\rnd_gen|state_04\(26))))) # (!\rnd_gen|state_04\(14) & (\rnd_gen|state_04\(38) $ (((!\rnd_gen|state_04\(18) & \rnd_gen|state_04\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(18),
	datab => \rnd_gen|state_04\(26),
	datac => \rnd_gen|state_04\(38),
	datad => \rnd_gen|state_04\(14),
	combout => \rnd_gen|Mux216~0_combout\);

-- Location: FF_X65_Y37_N9
\rnd_gen|state_05[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux216~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(24));

-- Location: LCCOMB_X61_Y38_N8
\rnd_gen|Mux167~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux167~0_combout\ = (\rnd_gen|state_03\(30) & ((\rnd_gen|state_03\(4)) # ((\rnd_gen|state_03\(23) & \rnd_gen|state_03\(40))))) # (!\rnd_gen|state_03\(30) & (!\rnd_gen|state_03\(23) & ((!\rnd_gen|state_03\(40)) # (!\rnd_gen|state_03\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(23),
	datab => \rnd_gen|state_03\(4),
	datac => \rnd_gen|state_03\(30),
	datad => \rnd_gen|state_03\(40),
	combout => \rnd_gen|Mux167~0_combout\);

-- Location: FF_X61_Y38_N9
\rnd_gen|state_04[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux167~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(23));

-- Location: LCCOMB_X61_Y37_N24
\rnd_gen|Mux147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux147~0_combout\ = (\rnd_gen|state_03\(9) & (((\rnd_gen|state_03\(47))))) # (!\rnd_gen|state_03\(9) & ((\rnd_gen|state_03\(34) & ((!\rnd_gen|state_03\(47)))) # (!\rnd_gen|state_03\(34) & (!\rnd_gen|state_03\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(9),
	datab => \rnd_gen|state_03\(34),
	datac => \rnd_gen|state_03\(46),
	datad => \rnd_gen|state_03\(47),
	combout => \rnd_gen|Mux147~0_combout\);

-- Location: FF_X61_Y37_N25
\rnd_gen|state_04[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux147~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(3));

-- Location: LCCOMB_X62_Y37_N4
\rnd_gen|Mux152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux152~0_combout\ = (\rnd_gen|state_03\(0) & (\rnd_gen|state_03\(17) $ (((\rnd_gen|state_03\(26) & \rnd_gen|state_03\(39)))))) # (!\rnd_gen|state_03\(0) & ((\rnd_gen|state_03\(17) & (\rnd_gen|state_03\(26))) # (!\rnd_gen|state_03\(17) & 
-- ((!\rnd_gen|state_03\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(26),
	datab => \rnd_gen|state_03\(39),
	datac => \rnd_gen|state_03\(17),
	datad => \rnd_gen|state_03\(0),
	combout => \rnd_gen|Mux152~0_combout\);

-- Location: FF_X62_Y37_N5
\rnd_gen|state_04[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux152~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(8));

-- Location: LCCOMB_X62_Y37_N14
\rnd_gen|Mux133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux133~0_combout\ = (\rnd_gen|state_02\(32) & ((\rnd_gen|state_02\(13) & ((\rnd_gen|state_02\(4)))) # (!\rnd_gen|state_02\(13) & (!\rnd_gen|state_02\(31))))) # (!\rnd_gen|state_02\(32) & (\rnd_gen|state_02\(31) $ (((\rnd_gen|state_02\(4) & 
-- !\rnd_gen|state_02\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(31),
	datab => \rnd_gen|state_02\(4),
	datac => \rnd_gen|state_02\(32),
	datad => \rnd_gen|state_02\(13),
	combout => \rnd_gen|Mux133~0_combout\);

-- Location: FF_X62_Y37_N15
\rnd_gen|state_03[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux133~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(37));

-- Location: LCCOMB_X60_Y37_N30
\rnd_gen|Mux107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux107~0_combout\ = \rnd_gen|state_02\(25) $ (((\rnd_gen|state_02\(35) & ((\rnd_gen|state_02\(20)))) # (!\rnd_gen|state_02\(35) & ((\rnd_gen|state_02\(16)) # (!\rnd_gen|state_02\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(35),
	datab => \rnd_gen|state_02\(25),
	datac => \rnd_gen|state_02\(16),
	datad => \rnd_gen|state_02\(20),
	combout => \rnd_gen|Mux107~0_combout\);

-- Location: FF_X60_Y37_N31
\rnd_gen|state_03[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux107~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(11));

-- Location: LCCOMB_X63_Y37_N30
\rnd_gen|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux98~0_combout\ = (\rnd_gen|state_02\(18) & (\rnd_gen|state_02\(21) $ (\rnd_gen|state_02\(30) $ (!\rnd_gen|state_02\(12))))) # (!\rnd_gen|state_02\(18) & ((\rnd_gen|state_02\(12) & (!\rnd_gen|state_02\(21))) # (!\rnd_gen|state_02\(12) & 
-- ((\rnd_gen|state_02\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(18),
	datab => \rnd_gen|state_02\(21),
	datac => \rnd_gen|state_02\(30),
	datad => \rnd_gen|state_02\(12),
	combout => \rnd_gen|Mux98~0_combout\);

-- Location: FF_X63_Y37_N31
\rnd_gen|state_03[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux98~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(2));

-- Location: LCCOMB_X63_Y37_N28
\rnd_gen|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux118~0_combout\ = (\rnd_gen|state_02\(1) & (\rnd_gen|state_02\(34) & (\rnd_gen|state_02\(38) $ (!\rnd_gen|state_02\(27))))) # (!\rnd_gen|state_02\(1) & ((\rnd_gen|state_02\(27)) # (\rnd_gen|state_02\(38) $ (!\rnd_gen|state_02\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(38),
	datab => \rnd_gen|state_02\(27),
	datac => \rnd_gen|state_02\(34),
	datad => \rnd_gen|state_02\(1),
	combout => \rnd_gen|Mux118~0_combout\);

-- Location: FF_X63_Y37_N29
\rnd_gen|state_03[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux118~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(22));

-- Location: LCCOMB_X63_Y37_N26
\rnd_gen|Mux148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux148~0_combout\ = (\rnd_gen|state_03\(11) & ((\rnd_gen|state_03\(2) $ (!\rnd_gen|state_03\(22))) # (!\rnd_gen|state_03\(37)))) # (!\rnd_gen|state_03\(11) & (((!\rnd_gen|state_03\(2) & !\rnd_gen|state_03\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(37),
	datab => \rnd_gen|state_03\(11),
	datac => \rnd_gen|state_03\(2),
	datad => \rnd_gen|state_03\(22),
	combout => \rnd_gen|Mux148~0_combout\);

-- Location: FF_X63_Y37_N27
\rnd_gen|state_04[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux148~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(4));

-- Location: LCCOMB_X62_Y37_N24
\rnd_gen|Mux236~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux236~0_combout\ = (\rnd_gen|state_04\(3) & ((\rnd_gen|state_04\(8) & ((!\rnd_gen|state_04\(4)))) # (!\rnd_gen|state_04\(8) & (!\rnd_gen|state_04\(23))))) # (!\rnd_gen|state_04\(3) & ((\rnd_gen|state_04\(8) & (!\rnd_gen|state_04\(23))) # 
-- (!\rnd_gen|state_04\(8) & ((\rnd_gen|state_04\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(23),
	datab => \rnd_gen|state_04\(3),
	datac => \rnd_gen|state_04\(8),
	datad => \rnd_gen|state_04\(4),
	combout => \rnd_gen|Mux236~0_combout\);

-- Location: FF_X62_Y37_N25
\rnd_gen|state_05[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux236~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(44));

-- Location: LCCOMB_X60_Y38_N26
\rnd_gen|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux101~0_combout\ = (\rnd_gen|state_02\(43) & ((\rnd_gen|state_02\(44) & (!\rnd_gen|state_02\(39))) # (!\rnd_gen|state_02\(44) & ((\rnd_gen|state_02\(36)))))) # (!\rnd_gen|state_02\(43) & (((\rnd_gen|state_02\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(39),
	datab => \rnd_gen|state_02\(43),
	datac => \rnd_gen|state_02\(44),
	datad => \rnd_gen|state_02\(36),
	combout => \rnd_gen|Mux101~0_combout\);

-- Location: FF_X60_Y38_N27
\rnd_gen|state_03[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux101~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(5));

-- Location: LCCOMB_X61_Y37_N26
\rnd_gen|Mux140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux140~0_combout\ = (\rnd_gen|state_02\(17) & ((\rnd_gen|state_02\(26) & (!\rnd_gen|state_02\(6) & !\rnd_gen|state_02\(2))) # (!\rnd_gen|state_02\(26) & ((\rnd_gen|state_02\(2)))))) # (!\rnd_gen|state_02\(17) & ((\rnd_gen|state_02\(26)) # 
-- ((!\rnd_gen|state_02\(6) & !\rnd_gen|state_02\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(17),
	datab => \rnd_gen|state_02\(26),
	datac => \rnd_gen|state_02\(6),
	datad => \rnd_gen|state_02\(2),
	combout => \rnd_gen|Mux140~0_combout\);

-- Location: FF_X61_Y37_N27
\rnd_gen|state_03[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux140~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(44));

-- Location: LCCOMB_X61_Y37_N12
\rnd_gen|Mux129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux129~0_combout\ = (\rnd_gen|state_02\(7) & ((\rnd_gen|state_02\(19)) # (\rnd_gen|state_02\(22) $ (\rnd_gen|state_02\(24))))) # (!\rnd_gen|state_02\(7) & (\rnd_gen|state_02\(22) & (\rnd_gen|state_02\(19) $ (\rnd_gen|state_02\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(22),
	datab => \rnd_gen|state_02\(19),
	datac => \rnd_gen|state_02\(24),
	datad => \rnd_gen|state_02\(7),
	combout => \rnd_gen|Mux129~0_combout\);

-- Location: FF_X61_Y37_N13
\rnd_gen|state_03[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux129~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(33));

-- Location: LCCOMB_X62_Y36_N30
\rnd_gen|Mux111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux111~0_combout\ = (\rnd_gen|state_02\(8) & ((\rnd_gen|state_02\(0) & (!\rnd_gen|state_02\(15) & \rnd_gen|state_02\(11))) # (!\rnd_gen|state_02\(0) & ((\rnd_gen|state_02\(11)) # (!\rnd_gen|state_02\(15)))))) # (!\rnd_gen|state_02\(8) & 
-- (\rnd_gen|state_02\(0) $ ((\rnd_gen|state_02\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(8),
	datab => \rnd_gen|state_02\(0),
	datac => \rnd_gen|state_02\(15),
	datad => \rnd_gen|state_02\(11),
	combout => \rnd_gen|Mux111~0_combout\);

-- Location: FF_X62_Y36_N31
\rnd_gen|state_03[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux111~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(15));

-- Location: LCCOMB_X63_Y38_N16
\rnd_gen|Mux185~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux185~0_combout\ = (\rnd_gen|state_03\(5) & (\rnd_gen|state_03\(15) $ (((\rnd_gen|state_03\(44)) # (!\rnd_gen|state_03\(33)))))) # (!\rnd_gen|state_03\(5) & (\rnd_gen|state_03\(44) $ (((!\rnd_gen|state_03\(33) & !\rnd_gen|state_03\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(5),
	datab => \rnd_gen|state_03\(44),
	datac => \rnd_gen|state_03\(33),
	datad => \rnd_gen|state_03\(15),
	combout => \rnd_gen|Mux185~0_combout\);

-- Location: FF_X63_Y38_N17
\rnd_gen|state_04[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux185~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(41));

-- Location: LCCOMB_X61_Y39_N26
\rnd_gen|Mux123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux123~0_combout\ = (\rnd_gen|state_02\(28) & (!\rnd_gen|state_02\(46) & ((\rnd_gen|state_02\(10))))) # (!\rnd_gen|state_02\(28) & ((\rnd_gen|state_02\(46)) # ((\rnd_gen|state_02\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(28),
	datab => \rnd_gen|state_02\(46),
	datac => \rnd_gen|state_02\(47),
	datad => \rnd_gen|state_02\(10),
	combout => \rnd_gen|Mux123~0_combout\);

-- Location: FF_X61_Y39_N27
\rnd_gen|state_03[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux123~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(27));

-- Location: LCCOMB_X61_Y38_N2
\rnd_gen|Mux124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux124~0_combout\ = (\rnd_gen|state_02\(9) & ((\rnd_gen|state_02\(29) & (!\rnd_gen|state_02\(40))) # (!\rnd_gen|state_02\(29) & ((!\rnd_gen|state_02\(37)))))) # (!\rnd_gen|state_02\(9) & (\rnd_gen|state_02\(40) $ (((\rnd_gen|state_02\(37)) # 
-- (!\rnd_gen|state_02\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(40),
	datab => \rnd_gen|state_02\(37),
	datac => \rnd_gen|state_02\(9),
	datad => \rnd_gen|state_02\(29),
	combout => \rnd_gen|Mux124~0_combout\);

-- Location: FF_X61_Y38_N3
\rnd_gen|state_03[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux124~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(28));

-- Location: LCCOMB_X61_Y37_N20
\rnd_gen|Mux131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux131~0_combout\ = (\rnd_gen|state_02\(22) & (\rnd_gen|state_02\(7) & ((!\rnd_gen|state_02\(24)) # (!\rnd_gen|state_02\(19))))) # (!\rnd_gen|state_02\(22) & ((\rnd_gen|state_02\(19) & ((\rnd_gen|state_02\(7)) # (!\rnd_gen|state_02\(24)))) # 
-- (!\rnd_gen|state_02\(19) & ((!\rnd_gen|state_02\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(22),
	datab => \rnd_gen|state_02\(19),
	datac => \rnd_gen|state_02\(24),
	datad => \rnd_gen|state_02\(7),
	combout => \rnd_gen|Mux131~0_combout\);

-- Location: FF_X61_Y37_N21
\rnd_gen|state_03[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux131~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(35));

-- Location: LCCOMB_X65_Y38_N12
\rnd_gen|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux115~0_combout\ = (\rnd_gen|state_02\(41) & (\rnd_gen|state_02\(45) $ (((!\rnd_gen|state_02\(14)) # (!\rnd_gen|state_02\(33)))))) # (!\rnd_gen|state_02\(41) & ((\rnd_gen|state_02\(33) & (\rnd_gen|state_02\(45))) # (!\rnd_gen|state_02\(33) & 
-- ((\rnd_gen|state_02\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(41),
	datab => \rnd_gen|state_02\(45),
	datac => \rnd_gen|state_02\(33),
	datad => \rnd_gen|state_02\(14),
	combout => \rnd_gen|Mux115~0_combout\);

-- Location: FF_X65_Y38_N13
\rnd_gen|state_03[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux115~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(19));

-- Location: LCCOMB_X65_Y38_N24
\rnd_gen|Mux175~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux175~0_combout\ = (\rnd_gen|state_03\(27) & (\rnd_gen|state_03\(19) $ (((\rnd_gen|state_03\(28)) # (\rnd_gen|state_03\(35)))))) # (!\rnd_gen|state_03\(27) & ((\rnd_gen|state_03\(19) & ((!\rnd_gen|state_03\(35)))) # (!\rnd_gen|state_03\(19) & 
-- (!\rnd_gen|state_03\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(27),
	datab => \rnd_gen|state_03\(28),
	datac => \rnd_gen|state_03\(35),
	datad => \rnd_gen|state_03\(19),
	combout => \rnd_gen|Mux175~0_combout\);

-- Location: FF_X65_Y38_N25
\rnd_gen|state_04[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux175~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(31));

-- Location: LCCOMB_X61_Y38_N10
\rnd_gen|Mux138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux138~0_combout\ = (\rnd_gen|state_02\(5) & (\rnd_gen|state_02\(23) & ((\rnd_gen|state_02\(42)) # (!\rnd_gen|state_02\(3))))) # (!\rnd_gen|state_02\(5) & (((\rnd_gen|state_02\(23) & \rnd_gen|state_02\(3))) # (!\rnd_gen|state_02\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(5),
	datab => \rnd_gen|state_02\(42),
	datac => \rnd_gen|state_02\(23),
	datad => \rnd_gen|state_02\(3),
	combout => \rnd_gen|Mux138~0_combout\);

-- Location: FF_X61_Y38_N11
\rnd_gen|state_03[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux138~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(42));

-- Location: LCCOMB_X61_Y38_N28
\rnd_gen|Mux137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux137~0_combout\ = (\rnd_gen|state_02\(5) & ((\rnd_gen|state_02\(42) & ((!\rnd_gen|state_02\(3)) # (!\rnd_gen|state_02\(23)))) # (!\rnd_gen|state_02\(42) & (!\rnd_gen|state_02\(23) & !\rnd_gen|state_02\(3))))) # (!\rnd_gen|state_02\(5) & 
-- (\rnd_gen|state_02\(23) $ (((!\rnd_gen|state_02\(42) & \rnd_gen|state_02\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(5),
	datab => \rnd_gen|state_02\(42),
	datac => \rnd_gen|state_02\(23),
	datad => \rnd_gen|state_02\(3),
	combout => \rnd_gen|Mux137~0_combout\);

-- Location: FF_X61_Y38_N29
\rnd_gen|state_03[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux137~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(41));

-- Location: LCCOMB_X61_Y39_N8
\rnd_gen|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux120~0_combout\ = (\rnd_gen|state_02\(10) & ((\rnd_gen|state_02\(28) $ (!\rnd_gen|state_02\(47))) # (!\rnd_gen|state_02\(46)))) # (!\rnd_gen|state_02\(10) & (!\rnd_gen|state_02\(47) & (\rnd_gen|state_02\(28) $ (!\rnd_gen|state_02\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(28),
	datab => \rnd_gen|state_02\(46),
	datac => \rnd_gen|state_02\(47),
	datad => \rnd_gen|state_02\(10),
	combout => \rnd_gen|Mux120~0_combout\);

-- Location: FF_X61_Y39_N9
\rnd_gen|state_03[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux120~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(24));

-- Location: LCCOMB_X61_Y38_N12
\rnd_gen|Mux125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux125~0_combout\ = (\rnd_gen|state_02\(40) & ((\rnd_gen|state_02\(29) & ((\rnd_gen|state_02\(9)))) # (!\rnd_gen|state_02\(29) & (\rnd_gen|state_02\(37))))) # (!\rnd_gen|state_02\(40) & (\rnd_gen|state_02\(9) $ (((\rnd_gen|state_02\(37)) # 
-- (!\rnd_gen|state_02\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(40),
	datab => \rnd_gen|state_02\(37),
	datac => \rnd_gen|state_02\(9),
	datad => \rnd_gen|state_02\(29),
	combout => \rnd_gen|Mux125~0_combout\);

-- Location: FF_X61_Y38_N13
\rnd_gen|state_03[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux125~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(29));

-- Location: LCCOMB_X61_Y38_N16
\rnd_gen|Mux188~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux188~0_combout\ = (\rnd_gen|state_03\(42) & (((\rnd_gen|state_03\(24) & !\rnd_gen|state_03\(29))) # (!\rnd_gen|state_03\(41)))) # (!\rnd_gen|state_03\(42) & (!\rnd_gen|state_03\(41) & ((!\rnd_gen|state_03\(29)) # (!\rnd_gen|state_03\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(42),
	datab => \rnd_gen|state_03\(41),
	datac => \rnd_gen|state_03\(24),
	datad => \rnd_gen|state_03\(29),
	combout => \rnd_gen|Mux188~0_combout\);

-- Location: FF_X61_Y38_N17
\rnd_gen|state_04[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux188~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(44));

-- Location: LCCOMB_X67_Y37_N2
\rnd_gen|Mux168~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux168~0_combout\ = (\rnd_gen|state_03\(13) & (((\rnd_gen|state_03\(16) & !\rnd_gen|state_03\(1))) # (!\rnd_gen|state_03\(38)))) # (!\rnd_gen|state_03\(13) & ((\rnd_gen|state_03\(38) & (!\rnd_gen|state_03\(16))) # (!\rnd_gen|state_03\(38) & 
-- (\rnd_gen|state_03\(16) & !\rnd_gen|state_03\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(13),
	datab => \rnd_gen|state_03\(38),
	datac => \rnd_gen|state_03\(16),
	datad => \rnd_gen|state_03\(1),
	combout => \rnd_gen|Mux168~0_combout\);

-- Location: FF_X67_Y37_N3
\rnd_gen|state_04[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux168~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(24));

-- Location: LCCOMB_X66_Y38_N28
\rnd_gen|Mux220~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux220~0_combout\ = \rnd_gen|state_04\(31) $ (((\rnd_gen|state_04\(44) & (!\rnd_gen|state_04\(41) & \rnd_gen|state_04\(24))) # (!\rnd_gen|state_04\(44) & ((!\rnd_gen|state_04\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(41),
	datab => \rnd_gen|state_04\(31),
	datac => \rnd_gen|state_04\(44),
	datad => \rnd_gen|state_04\(24),
	combout => \rnd_gen|Mux220~0_combout\);

-- Location: FF_X66_Y38_N29
\rnd_gen|state_05[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux220~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(28));

-- Location: LCCOMB_X66_Y38_N18
\rnd_gen|Mux284~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux284~0_combout\ = (\rnd_gen|state_05\(24) & (\rnd_gen|state_05\(21) $ (((!\rnd_gen|state_05\(28)) # (!\rnd_gen|state_05\(44)))))) # (!\rnd_gen|state_05\(24) & (\rnd_gen|state_05\(28) $ (((\rnd_gen|state_05\(44)) # (!\rnd_gen|state_05\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(21),
	datab => \rnd_gen|state_05\(24),
	datac => \rnd_gen|state_05\(44),
	datad => \rnd_gen|state_05\(28),
	combout => \rnd_gen|Mux284~0_combout\);

-- Location: FF_X66_Y38_N19
\rnd_gen|state_06[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux284~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(44));

-- Location: LCCOMB_X62_Y37_N26
\rnd_gen|Mux239~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux239~0_combout\ = (\rnd_gen|state_04\(3) & (\rnd_gen|state_04\(4) $ (((!\rnd_gen|state_04\(23) & !\rnd_gen|state_04\(8)))))) # (!\rnd_gen|state_04\(3) & (\rnd_gen|state_04\(23) $ ((\rnd_gen|state_04\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(23),
	datab => \rnd_gen|state_04\(3),
	datac => \rnd_gen|state_04\(8),
	datad => \rnd_gen|state_04\(4),
	combout => \rnd_gen|Mux239~0_combout\);

-- Location: FF_X62_Y37_N27
\rnd_gen|state_05[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux239~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(47));

-- Location: LCCOMB_X62_Y38_N14
\rnd_gen|Mux157~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux157~0_combout\ = (\rnd_gen|state_03\(43) & ((\rnd_gen|state_03\(10)) # ((\rnd_gen|state_03\(7) & \rnd_gen|state_03\(36))))) # (!\rnd_gen|state_03\(43) & ((\rnd_gen|state_03\(7) & (\rnd_gen|state_03\(10) $ (!\rnd_gen|state_03\(36)))) # 
-- (!\rnd_gen|state_03\(7) & (!\rnd_gen|state_03\(10) & \rnd_gen|state_03\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(7),
	datab => \rnd_gen|state_03\(43),
	datac => \rnd_gen|state_03\(10),
	datad => \rnd_gen|state_03\(36),
	combout => \rnd_gen|Mux157~0_combout\);

-- Location: FF_X62_Y38_N15
\rnd_gen|state_04[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux157~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(13));

-- Location: LCCOMB_X63_Y38_N4
\rnd_gen|Mux186~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux186~0_combout\ = (\rnd_gen|state_03\(5) & (\rnd_gen|state_03\(33) $ (((\rnd_gen|state_03\(44) & \rnd_gen|state_03\(15)))))) # (!\rnd_gen|state_03\(5) & ((\rnd_gen|state_03\(33) & ((!\rnd_gen|state_03\(15)))) # (!\rnd_gen|state_03\(33) & 
-- (!\rnd_gen|state_03\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(5),
	datab => \rnd_gen|state_03\(44),
	datac => \rnd_gen|state_03\(33),
	datad => \rnd_gen|state_03\(15),
	combout => \rnd_gen|Mux186~0_combout\);

-- Location: FF_X63_Y38_N5
\rnd_gen|state_04[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux186~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(42));

-- Location: LCCOMB_X61_Y38_N26
\rnd_gen|Mux127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux127~0_combout\ = (\rnd_gen|state_02\(40) & (\rnd_gen|state_02\(29) $ (((!\rnd_gen|state_02\(9)) # (!\rnd_gen|state_02\(37)))))) # (!\rnd_gen|state_02\(40) & ((\rnd_gen|state_02\(37) & ((\rnd_gen|state_02\(9)) # (\rnd_gen|state_02\(29)))) # 
-- (!\rnd_gen|state_02\(37) & (\rnd_gen|state_02\(9) & \rnd_gen|state_02\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(40),
	datab => \rnd_gen|state_02\(37),
	datac => \rnd_gen|state_02\(9),
	datad => \rnd_gen|state_02\(29),
	combout => \rnd_gen|Mux127~0_combout\);

-- Location: FF_X61_Y38_N27
\rnd_gen|state_03[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux127~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(31));

-- Location: LCCOMB_X62_Y36_N22
\rnd_gen|Mux108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux108~0_combout\ = (\rnd_gen|state_02\(8) & (\rnd_gen|state_02\(15) $ (((!\rnd_gen|state_02\(11)) # (!\rnd_gen|state_02\(0)))))) # (!\rnd_gen|state_02\(8) & (((\rnd_gen|state_02\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(8),
	datab => \rnd_gen|state_02\(0),
	datac => \rnd_gen|state_02\(15),
	datad => \rnd_gen|state_02\(11),
	combout => \rnd_gen|Mux108~0_combout\);

-- Location: FF_X62_Y36_N23
\rnd_gen|state_03[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux108~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(12));

-- Location: LCCOMB_X63_Y37_N18
\rnd_gen|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux116~0_combout\ = (\rnd_gen|state_02\(38) & ((\rnd_gen|state_02\(1) & (!\rnd_gen|state_02\(27))) # (!\rnd_gen|state_02\(1) & ((\rnd_gen|state_02\(34)))))) # (!\rnd_gen|state_02\(38) & ((\rnd_gen|state_02\(27) & (!\rnd_gen|state_02\(34))) # 
-- (!\rnd_gen|state_02\(27) & ((\rnd_gen|state_02\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(38),
	datab => \rnd_gen|state_02\(27),
	datac => \rnd_gen|state_02\(34),
	datad => \rnd_gen|state_02\(1),
	combout => \rnd_gen|Mux116~0_combout\);

-- Location: FF_X63_Y37_N19
\rnd_gen|state_03[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux116~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(20));

-- Location: LCCOMB_X61_Y37_N10
\rnd_gen|Mux141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux141~0_combout\ = (\rnd_gen|state_02\(17) & (!\rnd_gen|state_02\(6) & ((\rnd_gen|state_02\(26)) # (\rnd_gen|state_02\(2))))) # (!\rnd_gen|state_02\(17) & (((!\rnd_gen|state_02\(6) & !\rnd_gen|state_02\(2))) # (!\rnd_gen|state_02\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_02\(17),
	datab => \rnd_gen|state_02\(26),
	datac => \rnd_gen|state_02\(6),
	datad => \rnd_gen|state_02\(2),
	combout => \rnd_gen|Mux141~0_combout\);

-- Location: FF_X61_Y37_N11
\rnd_gen|state_03[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux141~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_03\(45));

-- Location: LCCOMB_X63_Y38_N22
\rnd_gen|Mux178~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux178~0_combout\ = (\rnd_gen|state_03\(31) & ((\rnd_gen|state_03\(12) & ((\rnd_gen|state_03\(20)) # (\rnd_gen|state_03\(45)))) # (!\rnd_gen|state_03\(12) & ((!\rnd_gen|state_03\(45)) # (!\rnd_gen|state_03\(20)))))) # (!\rnd_gen|state_03\(31) & 
-- (\rnd_gen|state_03\(12) & (!\rnd_gen|state_03\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(31),
	datab => \rnd_gen|state_03\(12),
	datac => \rnd_gen|state_03\(20),
	datad => \rnd_gen|state_03\(45),
	combout => \rnd_gen|Mux178~0_combout\);

-- Location: FF_X63_Y38_N23
\rnd_gen|state_04[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux178~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(34));

-- Location: LCCOMB_X63_Y38_N18
\rnd_gen|Mux177~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux177~0_combout\ = (\rnd_gen|state_03\(12) & (\rnd_gen|state_03\(20) $ (((\rnd_gen|state_03\(31)) # (!\rnd_gen|state_03\(45)))))) # (!\rnd_gen|state_03\(12) & (\rnd_gen|state_03\(31) $ (((!\rnd_gen|state_03\(20) & !\rnd_gen|state_03\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(31),
	datab => \rnd_gen|state_03\(12),
	datac => \rnd_gen|state_03\(20),
	datad => \rnd_gen|state_03\(45),
	combout => \rnd_gen|Mux177~0_combout\);

-- Location: FF_X63_Y38_N19
\rnd_gen|state_04[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux177~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(33));

-- Location: LCCOMB_X63_Y38_N20
\rnd_gen|Mux231~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux231~0_combout\ = (\rnd_gen|state_04\(42) & (((!\rnd_gen|state_04\(33))) # (!\rnd_gen|state_04\(13)))) # (!\rnd_gen|state_04\(42) & (\rnd_gen|state_04\(34) & (\rnd_gen|state_04\(13) $ (!\rnd_gen|state_04\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(13),
	datab => \rnd_gen|state_04\(42),
	datac => \rnd_gen|state_04\(34),
	datad => \rnd_gen|state_04\(33),
	combout => \rnd_gen|Mux231~0_combout\);

-- Location: FF_X63_Y38_N21
\rnd_gen|state_05[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux231~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(39));

-- Location: LCCOMB_X65_Y38_N6
\rnd_gen|Mux172~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux172~0_combout\ = (\rnd_gen|state_03\(27) & ((\rnd_gen|state_03\(35) & (\rnd_gen|state_03\(28))) # (!\rnd_gen|state_03\(35) & ((\rnd_gen|state_03\(19)))))) # (!\rnd_gen|state_03\(27) & (\rnd_gen|state_03\(35) $ (((!\rnd_gen|state_03\(19)) # 
-- (!\rnd_gen|state_03\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(27),
	datab => \rnd_gen|state_03\(28),
	datac => \rnd_gen|state_03\(35),
	datad => \rnd_gen|state_03\(19),
	combout => \rnd_gen|Mux172~0_combout\);

-- Location: FF_X65_Y38_N7
\rnd_gen|state_04[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux172~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(28));

-- Location: LCCOMB_X65_Y38_N20
\rnd_gen|Mux174~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux174~0_combout\ = (\rnd_gen|state_03\(27) & (\rnd_gen|state_03\(19) & ((!\rnd_gen|state_03\(35)) # (!\rnd_gen|state_03\(28))))) # (!\rnd_gen|state_03\(27) & ((\rnd_gen|state_03\(28) & (!\rnd_gen|state_03\(35))) # (!\rnd_gen|state_03\(28) & 
-- ((\rnd_gen|state_03\(35)) # (!\rnd_gen|state_03\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(27),
	datab => \rnd_gen|state_03\(28),
	datac => \rnd_gen|state_03\(35),
	datad => \rnd_gen|state_03\(19),
	combout => \rnd_gen|Mux174~0_combout\);

-- Location: FF_X65_Y38_N21
\rnd_gen|state_04[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux174~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(30));

-- Location: LCCOMB_X61_Y38_N20
\rnd_gen|Mux189~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux189~0_combout\ = (\rnd_gen|state_03\(24) & ((\rnd_gen|state_03\(41) $ (\rnd_gen|state_03\(29))) # (!\rnd_gen|state_03\(42)))) # (!\rnd_gen|state_03\(24) & (!\rnd_gen|state_03\(29) & (\rnd_gen|state_03\(42) $ (\rnd_gen|state_03\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(42),
	datab => \rnd_gen|state_03\(41),
	datac => \rnd_gen|state_03\(24),
	datad => \rnd_gen|state_03\(29),
	combout => \rnd_gen|Mux189~0_combout\);

-- Location: FF_X61_Y38_N21
\rnd_gen|state_04[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux189~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(45));

-- Location: LCCOMB_X65_Y37_N0
\rnd_gen|Mux181~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux181~0_combout\ = (\rnd_gen|state_03\(25) & (\rnd_gen|state_03\(8) & (!\rnd_gen|state_03\(18)))) # (!\rnd_gen|state_03\(25) & ((\rnd_gen|state_03\(8) $ (\rnd_gen|state_03\(18))) # (!\rnd_gen|state_03\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(8),
	datab => \rnd_gen|state_03\(25),
	datac => \rnd_gen|state_03\(18),
	datad => \rnd_gen|state_03\(14),
	combout => \rnd_gen|Mux181~0_combout\);

-- Location: FF_X65_Y37_N1
\rnd_gen|state_04[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux181~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(37));

-- Location: LCCOMB_X65_Y38_N4
\rnd_gen|Mux208~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux208~0_combout\ = (\rnd_gen|state_04\(45) & ((\rnd_gen|state_04\(28)) # ((!\rnd_gen|state_04\(30) & !\rnd_gen|state_04\(37))))) # (!\rnd_gen|state_04\(45) & (\rnd_gen|state_04\(37) & ((!\rnd_gen|state_04\(30)) # (!\rnd_gen|state_04\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(28),
	datab => \rnd_gen|state_04\(30),
	datac => \rnd_gen|state_04\(45),
	datad => \rnd_gen|state_04\(37),
	combout => \rnd_gen|Mux208~0_combout\);

-- Location: FF_X65_Y38_N5
\rnd_gen|state_05[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux208~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(16));

-- Location: LCCOMB_X62_Y38_N12
\rnd_gen|Mux215~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux215~0_combout\ = (\rnd_gen|state_04\(22) & ((\rnd_gen|state_04\(12) & (!\rnd_gen|state_04\(1))) # (!\rnd_gen|state_04\(12) & ((\rnd_gen|state_04\(9)))))) # (!\rnd_gen|state_04\(22) & (\rnd_gen|state_04\(9) $ (((!\rnd_gen|state_04\(12) & 
-- !\rnd_gen|state_04\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(22),
	datab => \rnd_gen|state_04\(12),
	datac => \rnd_gen|state_04\(1),
	datad => \rnd_gen|state_04\(9),
	combout => \rnd_gen|Mux215~0_combout\);

-- Location: FF_X62_Y38_N13
\rnd_gen|state_05[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux215~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(23));

-- Location: LCCOMB_X65_Y38_N8
\rnd_gen|Mux250~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux250~0_combout\ = (\rnd_gen|state_05\(47) & ((\rnd_gen|state_05\(16) & (!\rnd_gen|state_05\(39))) # (!\rnd_gen|state_05\(16) & ((\rnd_gen|state_05\(23)))))) # (!\rnd_gen|state_05\(47) & ((\rnd_gen|state_05\(23) & (\rnd_gen|state_05\(39))) # 
-- (!\rnd_gen|state_05\(23) & ((!\rnd_gen|state_05\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(47),
	datab => \rnd_gen|state_05\(39),
	datac => \rnd_gen|state_05\(16),
	datad => \rnd_gen|state_05\(23),
	combout => \rnd_gen|Mux250~0_combout\);

-- Location: FF_X65_Y38_N9
\rnd_gen|state_06[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux250~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(10));

-- Location: LCCOMB_X61_Y38_N0
\rnd_gen|Mux165~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux165~0_combout\ = (\rnd_gen|state_03\(4) & ((\rnd_gen|state_03\(23) & ((!\rnd_gen|state_03\(40)))) # (!\rnd_gen|state_03\(23) & (!\rnd_gen|state_03\(30))))) # (!\rnd_gen|state_03\(4) & ((\rnd_gen|state_03\(30) & (\rnd_gen|state_03\(23))) # 
-- (!\rnd_gen|state_03\(30) & ((\rnd_gen|state_03\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(23),
	datab => \rnd_gen|state_03\(4),
	datac => \rnd_gen|state_03\(30),
	datad => \rnd_gen|state_03\(40),
	combout => \rnd_gen|Mux165~0_combout\);

-- Location: FF_X61_Y38_N1
\rnd_gen|state_04[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux165~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(21));

-- Location: LCCOMB_X62_Y38_N20
\rnd_gen|Mux159~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux159~0_combout\ = (\rnd_gen|state_03\(43) & (\rnd_gen|state_03\(7) $ (((\rnd_gen|state_03\(10) & !\rnd_gen|state_03\(36)))))) # (!\rnd_gen|state_03\(43) & (\rnd_gen|state_03\(36) $ (((\rnd_gen|state_03\(7)) # (!\rnd_gen|state_03\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(7),
	datab => \rnd_gen|state_03\(43),
	datac => \rnd_gen|state_03\(10),
	datad => \rnd_gen|state_03\(36),
	combout => \rnd_gen|Mux159~0_combout\);

-- Location: FF_X62_Y38_N21
\rnd_gen|state_04[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux159~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(15));

-- Location: LCCOMB_X61_Y37_N0
\rnd_gen|Mux146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux146~0_combout\ = (\rnd_gen|state_03\(34) & (((\rnd_gen|state_03\(46))))) # (!\rnd_gen|state_03\(34) & ((\rnd_gen|state_03\(9) & ((!\rnd_gen|state_03\(47)))) # (!\rnd_gen|state_03\(9) & (!\rnd_gen|state_03\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(9),
	datab => \rnd_gen|state_03\(46),
	datac => \rnd_gen|state_03\(34),
	datad => \rnd_gen|state_03\(47),
	combout => \rnd_gen|Mux146~0_combout\);

-- Location: FF_X61_Y37_N1
\rnd_gen|state_04[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux146~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(2));

-- Location: LCCOMB_X63_Y37_N4
\rnd_gen|Mux163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux163~0_combout\ = (\rnd_gen|state_03\(6) & (\rnd_gen|state_03\(3) $ (((\rnd_gen|state_03\(32)) # (\rnd_gen|state_03\(21)))))) # (!\rnd_gen|state_03\(6) & ((\rnd_gen|state_03\(3) & (!\rnd_gen|state_03\(32))) # (!\rnd_gen|state_03\(3) & 
-- ((!\rnd_gen|state_03\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(32),
	datab => \rnd_gen|state_03\(6),
	datac => \rnd_gen|state_03\(3),
	datad => \rnd_gen|state_03\(21),
	combout => \rnd_gen|Mux163~0_combout\);

-- Location: FF_X63_Y37_N5
\rnd_gen|state_04[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux163~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(19));

-- Location: LCCOMB_X62_Y38_N10
\rnd_gen|Mux232~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux232~0_combout\ = (\rnd_gen|state_04\(2) & (!\rnd_gen|state_04\(21) & ((!\rnd_gen|state_04\(19))))) # (!\rnd_gen|state_04\(2) & (((\rnd_gen|state_04\(15)) # (!\rnd_gen|state_04\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(21),
	datab => \rnd_gen|state_04\(15),
	datac => \rnd_gen|state_04\(2),
	datad => \rnd_gen|state_04\(19),
	combout => \rnd_gen|Mux232~0_combout\);

-- Location: FF_X62_Y38_N11
\rnd_gen|state_05[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux232~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(40));

-- Location: LCCOMB_X63_Y38_N6
\rnd_gen|Mux184~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux184~0_combout\ = (\rnd_gen|state_03\(15) & (!\rnd_gen|state_03\(5) & (!\rnd_gen|state_03\(44)))) # (!\rnd_gen|state_03\(15) & ((\rnd_gen|state_03\(5) $ (\rnd_gen|state_03\(44))) # (!\rnd_gen|state_03\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(5),
	datab => \rnd_gen|state_03\(44),
	datac => \rnd_gen|state_03\(33),
	datad => \rnd_gen|state_03\(15),
	combout => \rnd_gen|Mux184~0_combout\);

-- Location: FF_X63_Y38_N7
\rnd_gen|state_04[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux184~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(40));

-- Location: LCCOMB_X63_Y37_N22
\rnd_gen|Mux161~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux161~0_combout\ = (\rnd_gen|state_03\(6) & (!\rnd_gen|state_03\(32) & ((\rnd_gen|state_03\(21))))) # (!\rnd_gen|state_03\(6) & ((\rnd_gen|state_03\(3)) # (\rnd_gen|state_03\(32) $ (\rnd_gen|state_03\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(32),
	datab => \rnd_gen|state_03\(3),
	datac => \rnd_gen|state_03\(6),
	datad => \rnd_gen|state_03\(21),
	combout => \rnd_gen|Mux161~0_combout\);

-- Location: FF_X63_Y37_N23
\rnd_gen|state_04[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux161~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(17));

-- Location: LCCOMB_X63_Y38_N8
\rnd_gen|Mux187~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux187~0_combout\ = (\rnd_gen|state_03\(15) & (((!\rnd_gen|state_03\(33))))) # (!\rnd_gen|state_03\(15) & (\rnd_gen|state_03\(44) $ (((\rnd_gen|state_03\(5) & !\rnd_gen|state_03\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(5),
	datab => \rnd_gen|state_03\(44),
	datac => \rnd_gen|state_03\(33),
	datad => \rnd_gen|state_03\(15),
	combout => \rnd_gen|Mux187~0_combout\);

-- Location: FF_X63_Y38_N9
\rnd_gen|state_04[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux187~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(43));

-- Location: LCCOMB_X63_Y38_N28
\rnd_gen|Mux179~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux179~0_combout\ = (\rnd_gen|state_03\(20) & ((\rnd_gen|state_03\(31)) # ((\rnd_gen|state_03\(12) & !\rnd_gen|state_03\(45))))) # (!\rnd_gen|state_03\(20) & ((\rnd_gen|state_03\(12) & (\rnd_gen|state_03\(31) & !\rnd_gen|state_03\(45))) # 
-- (!\rnd_gen|state_03\(12) & ((\rnd_gen|state_03\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(31),
	datab => \rnd_gen|state_03\(12),
	datac => \rnd_gen|state_03\(20),
	datad => \rnd_gen|state_03\(45),
	combout => \rnd_gen|Mux179~0_combout\);

-- Location: FF_X63_Y38_N29
\rnd_gen|state_04[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux179~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(35));

-- Location: LCCOMB_X63_Y38_N0
\rnd_gen|Mux224~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux224~0_combout\ = (\rnd_gen|state_04\(17) & ((\rnd_gen|state_04\(43) & (!\rnd_gen|state_04\(40))) # (!\rnd_gen|state_04\(43) & ((!\rnd_gen|state_04\(35)))))) # (!\rnd_gen|state_04\(17) & (((!\rnd_gen|state_04\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(40),
	datab => \rnd_gen|state_04\(17),
	datac => \rnd_gen|state_04\(43),
	datad => \rnd_gen|state_04\(35),
	combout => \rnd_gen|Mux224~0_combout\);

-- Location: FF_X63_Y38_N1
\rnd_gen|state_05[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux224~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(32));

-- Location: LCCOMB_X65_Y38_N22
\rnd_gen|Mux211~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux211~0_combout\ = (\rnd_gen|state_04\(37) & ((\rnd_gen|state_04\(45) & (!\rnd_gen|state_04\(28))) # (!\rnd_gen|state_04\(45) & ((!\rnd_gen|state_04\(30)))))) # (!\rnd_gen|state_04\(37) & ((\rnd_gen|state_04\(28) & ((\rnd_gen|state_04\(45)))) # 
-- (!\rnd_gen|state_04\(28) & (\rnd_gen|state_04\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(28),
	datab => \rnd_gen|state_04\(30),
	datac => \rnd_gen|state_04\(45),
	datad => \rnd_gen|state_04\(37),
	combout => \rnd_gen|Mux211~0_combout\);

-- Location: FF_X65_Y38_N23
\rnd_gen|state_05[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux211~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(19));

-- Location: LCCOMB_X63_Y38_N2
\rnd_gen|Mux230~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux230~0_combout\ = (\rnd_gen|state_04\(34) & (\rnd_gen|state_04\(33) $ (((\rnd_gen|state_04\(13)) # (!\rnd_gen|state_04\(42)))))) # (!\rnd_gen|state_04\(34) & ((\rnd_gen|state_04\(33) & ((!\rnd_gen|state_04\(42)))) # (!\rnd_gen|state_04\(33) & 
-- (!\rnd_gen|state_04\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(13),
	datab => \rnd_gen|state_04\(42),
	datac => \rnd_gen|state_04\(34),
	datad => \rnd_gen|state_04\(33),
	combout => \rnd_gen|Mux230~0_combout\);

-- Location: FF_X63_Y38_N3
\rnd_gen|state_05[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux230~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(38));

-- Location: LCCOMB_X63_Y39_N10
\rnd_gen|Mux265~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux265~0_combout\ = (\rnd_gen|state_05\(19) & (!\rnd_gen|state_05\(40))) # (!\rnd_gen|state_05\(19) & ((\rnd_gen|state_05\(32) $ (\rnd_gen|state_05\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(40),
	datab => \rnd_gen|state_05\(32),
	datac => \rnd_gen|state_05\(19),
	datad => \rnd_gen|state_05\(38),
	combout => \rnd_gen|Mux265~0_combout\);

-- Location: FF_X63_Y39_N11
\rnd_gen|state_06[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux265~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(25));

-- Location: LCCOMB_X63_Y37_N20
\rnd_gen|Mux149~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux149~0_combout\ = (\rnd_gen|state_03\(37) & (\rnd_gen|state_03\(2) & ((\rnd_gen|state_03\(11)) # (!\rnd_gen|state_03\(22))))) # (!\rnd_gen|state_03\(37) & ((\rnd_gen|state_03\(2) & ((\rnd_gen|state_03\(22)) # (!\rnd_gen|state_03\(11)))) # 
-- (!\rnd_gen|state_03\(2) & ((!\rnd_gen|state_03\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(37),
	datab => \rnd_gen|state_03\(11),
	datac => \rnd_gen|state_03\(2),
	datad => \rnd_gen|state_03\(22),
	combout => \rnd_gen|Mux149~0_combout\);

-- Location: FF_X63_Y37_N21
\rnd_gen|state_04[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux149~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(5));

-- Location: LCCOMB_X63_Y37_N14
\rnd_gen|Mux151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux151~0_combout\ = (\rnd_gen|state_03\(22) & ((\rnd_gen|state_03\(37) & (\rnd_gen|state_03\(11))) # (!\rnd_gen|state_03\(37) & ((!\rnd_gen|state_03\(2)))))) # (!\rnd_gen|state_03\(22) & (\rnd_gen|state_03\(37) $ (((\rnd_gen|state_03\(11) & 
-- !\rnd_gen|state_03\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(37),
	datab => \rnd_gen|state_03\(11),
	datac => \rnd_gen|state_03\(2),
	datad => \rnd_gen|state_03\(22),
	combout => \rnd_gen|Mux151~0_combout\);

-- Location: FF_X63_Y37_N15
\rnd_gen|state_04[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux151~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(7));

-- Location: LCCOMB_X61_Y38_N22
\rnd_gen|Mux191~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux191~0_combout\ = (\rnd_gen|state_03\(29) & (\rnd_gen|state_03\(42) $ (((!\rnd_gen|state_03\(41) & \rnd_gen|state_03\(24)))))) # (!\rnd_gen|state_03\(29) & (((\rnd_gen|state_03\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(42),
	datab => \rnd_gen|state_03\(41),
	datac => \rnd_gen|state_03\(24),
	datad => \rnd_gen|state_03\(29),
	combout => \rnd_gen|Mux191~0_combout\);

-- Location: FF_X61_Y38_N23
\rnd_gen|state_04[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux191~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(47));

-- Location: LCCOMB_X65_Y37_N10
\rnd_gen|Mux180~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux180~0_combout\ = (\rnd_gen|state_03\(14) & ((\rnd_gen|state_03\(25)) # (\rnd_gen|state_03\(8) $ (\rnd_gen|state_03\(18))))) # (!\rnd_gen|state_03\(14) & (!\rnd_gen|state_03\(8) & ((\rnd_gen|state_03\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(8),
	datab => \rnd_gen|state_03\(25),
	datac => \rnd_gen|state_03\(18),
	datad => \rnd_gen|state_03\(14),
	combout => \rnd_gen|Mux180~0_combout\);

-- Location: FF_X65_Y37_N11
\rnd_gen|state_04[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux180~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(36));

-- Location: LCCOMB_X65_Y37_N16
\rnd_gen|Mux195~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux195~0_combout\ = (\rnd_gen|state_04\(5) & ((\rnd_gen|state_04\(47) & ((!\rnd_gen|state_04\(36)))) # (!\rnd_gen|state_04\(47) & ((\rnd_gen|state_04\(7)) # (\rnd_gen|state_04\(36)))))) # (!\rnd_gen|state_04\(5) & ((\rnd_gen|state_04\(47) & 
-- (!\rnd_gen|state_04\(7) & \rnd_gen|state_04\(36))) # (!\rnd_gen|state_04\(47) & ((!\rnd_gen|state_04\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(5),
	datab => \rnd_gen|state_04\(7),
	datac => \rnd_gen|state_04\(47),
	datad => \rnd_gen|state_04\(36),
	combout => \rnd_gen|Mux195~0_combout\);

-- Location: FF_X65_Y37_N17
\rnd_gen|state_05[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux195~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(3));

-- Location: LCCOMB_X63_Y37_N16
\rnd_gen|Mux150~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux150~0_combout\ = (\rnd_gen|state_03\(37) & ((\rnd_gen|state_03\(22) & ((!\rnd_gen|state_03\(2)))) # (!\rnd_gen|state_03\(22) & (\rnd_gen|state_03\(11))))) # (!\rnd_gen|state_03\(37) & ((\rnd_gen|state_03\(11) & (!\rnd_gen|state_03\(2))) # 
-- (!\rnd_gen|state_03\(11) & ((!\rnd_gen|state_03\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(37),
	datab => \rnd_gen|state_03\(11),
	datac => \rnd_gen|state_03\(2),
	datad => \rnd_gen|state_03\(22),
	combout => \rnd_gen|Mux150~0_combout\);

-- Location: FF_X63_Y37_N17
\rnd_gen|state_04[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux150~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(6));

-- Location: LCCOMB_X61_Y37_N6
\rnd_gen|Mux144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux144~0_combout\ = (\rnd_gen|state_03\(46) & (\rnd_gen|state_03\(9) $ ((\rnd_gen|state_03\(34))))) # (!\rnd_gen|state_03\(46) & ((\rnd_gen|state_03\(47) & (!\rnd_gen|state_03\(9))) # (!\rnd_gen|state_03\(47) & ((\rnd_gen|state_03\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(9),
	datab => \rnd_gen|state_03\(34),
	datac => \rnd_gen|state_03\(46),
	datad => \rnd_gen|state_03\(47),
	combout => \rnd_gen|Mux144~0_combout\);

-- Location: FF_X61_Y37_N7
\rnd_gen|state_04[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux144~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(0));

-- Location: LCCOMB_X65_Y38_N26
\rnd_gen|Mux173~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux173~0_combout\ = (\rnd_gen|state_03\(27) & ((\rnd_gen|state_03\(35) & (\rnd_gen|state_03\(28))) # (!\rnd_gen|state_03\(35) & ((!\rnd_gen|state_03\(19)))))) # (!\rnd_gen|state_03\(27) & (\rnd_gen|state_03\(35) $ (((\rnd_gen|state_03\(28)) # 
-- (!\rnd_gen|state_03\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(27),
	datab => \rnd_gen|state_03\(28),
	datac => \rnd_gen|state_03\(35),
	datad => \rnd_gen|state_03\(19),
	combout => \rnd_gen|Mux173~0_combout\);

-- Location: FF_X65_Y38_N27
\rnd_gen|state_04[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux173~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(29));

-- Location: LCCOMB_X67_Y37_N6
\rnd_gen|Mux171~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux171~0_combout\ = (\rnd_gen|state_03\(13) & (((\rnd_gen|state_03\(16)) # (\rnd_gen|state_03\(1))))) # (!\rnd_gen|state_03\(13) & (\rnd_gen|state_03\(38) & (\rnd_gen|state_03\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(13),
	datab => \rnd_gen|state_03\(38),
	datac => \rnd_gen|state_03\(16),
	datad => \rnd_gen|state_03\(1),
	combout => \rnd_gen|Mux171~0_combout\);

-- Location: FF_X67_Y37_N7
\rnd_gen|state_04[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux171~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(27));

-- Location: LCCOMB_X67_Y37_N24
\rnd_gen|Mux198~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux198~0_combout\ = (\rnd_gen|state_04\(0) & (\rnd_gen|state_04\(27) $ (((!\rnd_gen|state_04\(29)) # (!\rnd_gen|state_04\(6)))))) # (!\rnd_gen|state_04\(0) & (((!\rnd_gen|state_04\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(6),
	datab => \rnd_gen|state_04\(0),
	datac => \rnd_gen|state_04\(29),
	datad => \rnd_gen|state_04\(27),
	combout => \rnd_gen|Mux198~0_combout\);

-- Location: FF_X67_Y37_N25
\rnd_gen|state_05[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux198~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(6));

-- Location: LCCOMB_X62_Y37_N10
\rnd_gen|Mux238~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux238~0_combout\ = (\rnd_gen|state_04\(8) & ((\rnd_gen|state_04\(23)) # ((!\rnd_gen|state_04\(3) & !\rnd_gen|state_04\(4))))) # (!\rnd_gen|state_04\(8) & (\rnd_gen|state_04\(3) & ((\rnd_gen|state_04\(4)) # (!\rnd_gen|state_04\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(23),
	datab => \rnd_gen|state_04\(3),
	datac => \rnd_gen|state_04\(8),
	datad => \rnd_gen|state_04\(4),
	combout => \rnd_gen|Mux238~0_combout\);

-- Location: FF_X62_Y37_N11
\rnd_gen|state_05[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux238~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(46));

-- Location: LCCOMB_X65_Y37_N14
\rnd_gen|Mux218~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux218~0_combout\ = (\rnd_gen|state_04\(26) & (((!\rnd_gen|state_04\(38))) # (!\rnd_gen|state_04\(18)))) # (!\rnd_gen|state_04\(26) & (\rnd_gen|state_04\(14) & (\rnd_gen|state_04\(18) $ (!\rnd_gen|state_04\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(18),
	datab => \rnd_gen|state_04\(26),
	datac => \rnd_gen|state_04\(38),
	datad => \rnd_gen|state_04\(14),
	combout => \rnd_gen|Mux218~0_combout\);

-- Location: FF_X65_Y37_N15
\rnd_gen|state_05[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux218~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(26));

-- Location: LCCOMB_X66_Y37_N28
\rnd_gen|Mux273~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux273~0_combout\ = (\rnd_gen|state_05\(3) & (\rnd_gen|state_05\(26) $ (((!\rnd_gen|state_05\(46)) # (!\rnd_gen|state_05\(6)))))) # (!\rnd_gen|state_05\(3) & ((\rnd_gen|state_05\(26) & (\rnd_gen|state_05\(6))) # (!\rnd_gen|state_05\(26) & 
-- ((!\rnd_gen|state_05\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(3),
	datab => \rnd_gen|state_05\(6),
	datac => \rnd_gen|state_05\(46),
	datad => \rnd_gen|state_05\(26),
	combout => \rnd_gen|Mux273~0_combout\);

-- Location: FF_X66_Y37_N29
\rnd_gen|state_06[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux273~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(33));

-- Location: LCCOMB_X65_Y40_N8
\rnd_gen|Mux288~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux288~0_combout\ = (\rnd_gen|state_06\(44) & ((\rnd_gen|state_06\(25) & ((!\rnd_gen|state_06\(33)))) # (!\rnd_gen|state_06\(25) & (!\rnd_gen|state_06\(10))))) # (!\rnd_gen|state_06\(44) & ((\rnd_gen|state_06\(10) & (\rnd_gen|state_06\(25))) # 
-- (!\rnd_gen|state_06\(10) & ((\rnd_gen|state_06\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(44),
	datab => \rnd_gen|state_06\(10),
	datac => \rnd_gen|state_06\(25),
	datad => \rnd_gen|state_06\(33),
	combout => \rnd_gen|Mux288~0_combout\);

-- Location: FF_X65_Y40_N9
\rnd_gen|state_07[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux288~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(0));

-- Location: LCCOMB_X66_Y38_N6
\rnd_gen|Mux223~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux223~0_combout\ = (\rnd_gen|state_04\(41) & (\rnd_gen|state_04\(44) $ (((\rnd_gen|state_04\(31) & !\rnd_gen|state_04\(24)))))) # (!\rnd_gen|state_04\(41) & (\rnd_gen|state_04\(24) $ (((!\rnd_gen|state_04\(31) & !\rnd_gen|state_04\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(41),
	datab => \rnd_gen|state_04\(31),
	datac => \rnd_gen|state_04\(44),
	datad => \rnd_gen|state_04\(24),
	combout => \rnd_gen|Mux223~0_combout\);

-- Location: FF_X66_Y38_N7
\rnd_gen|state_05[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux223~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(31));

-- Location: LCCOMB_X63_Y37_N10
\rnd_gen|Mux160~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux160~0_combout\ = (\rnd_gen|state_03\(3) & ((\rnd_gen|state_03\(32)) # (\rnd_gen|state_03\(6) $ (\rnd_gen|state_03\(21))))) # (!\rnd_gen|state_03\(3) & (\rnd_gen|state_03\(6) & (\rnd_gen|state_03\(32) $ (\rnd_gen|state_03\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(32),
	datab => \rnd_gen|state_03\(3),
	datac => \rnd_gen|state_03\(6),
	datad => \rnd_gen|state_03\(21),
	combout => \rnd_gen|Mux160~0_combout\);

-- Location: FF_X63_Y37_N11
\rnd_gen|state_04[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux160~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(16));

-- Location: LCCOMB_X62_Y37_N8
\rnd_gen|Mux154~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux154~0_combout\ = (\rnd_gen|state_03\(26) & (\rnd_gen|state_03\(17) & ((\rnd_gen|state_03\(0)) # (!\rnd_gen|state_03\(39))))) # (!\rnd_gen|state_03\(26) & ((\rnd_gen|state_03\(0)) # ((\rnd_gen|state_03\(39) & !\rnd_gen|state_03\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(26),
	datab => \rnd_gen|state_03\(39),
	datac => \rnd_gen|state_03\(17),
	datad => \rnd_gen|state_03\(0),
	combout => \rnd_gen|Mux154~0_combout\);

-- Location: FF_X62_Y37_N9
\rnd_gen|state_04[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux154~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(10));

-- Location: LCCOMB_X61_Y38_N30
\rnd_gen|Mux164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux164~0_combout\ = (\rnd_gen|state_03\(30) & (((\rnd_gen|state_03\(40))))) # (!\rnd_gen|state_03\(30) & ((\rnd_gen|state_03\(40) & ((!\rnd_gen|state_03\(4)))) # (!\rnd_gen|state_03\(40) & (\rnd_gen|state_03\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(23),
	datab => \rnd_gen|state_03\(4),
	datac => \rnd_gen|state_03\(30),
	datad => \rnd_gen|state_03\(40),
	combout => \rnd_gen|Mux164~0_combout\);

-- Location: FF_X61_Y38_N31
\rnd_gen|state_04[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux164~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(20));

-- Location: LCCOMB_X67_Y37_N12
\rnd_gen|Mux169~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux169~0_combout\ = (\rnd_gen|state_03\(13) & (\rnd_gen|state_03\(1) $ (((\rnd_gen|state_03\(38)) # (!\rnd_gen|state_03\(16)))))) # (!\rnd_gen|state_03\(13) & ((\rnd_gen|state_03\(1) & ((\rnd_gen|state_03\(16)))) # (!\rnd_gen|state_03\(1) & 
-- (\rnd_gen|state_03\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(13),
	datab => \rnd_gen|state_03\(38),
	datac => \rnd_gen|state_03\(16),
	datad => \rnd_gen|state_03\(1),
	combout => \rnd_gen|Mux169~0_combout\);

-- Location: FF_X67_Y37_N13
\rnd_gen|state_04[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux169~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(25));

-- Location: LCCOMB_X67_Y37_N20
\rnd_gen|Mux204~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux204~0_combout\ = (\rnd_gen|state_04\(16) & ((\rnd_gen|state_04\(10)) # ((!\rnd_gen|state_04\(20) & !\rnd_gen|state_04\(25))))) # (!\rnd_gen|state_04\(16) & (\rnd_gen|state_04\(25) & ((!\rnd_gen|state_04\(20)) # (!\rnd_gen|state_04\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(16),
	datab => \rnd_gen|state_04\(10),
	datac => \rnd_gen|state_04\(20),
	datad => \rnd_gen|state_04\(25),
	combout => \rnd_gen|Mux204~0_combout\);

-- Location: FF_X67_Y37_N21
\rnd_gen|state_05[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux204~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(12));

-- Location: LCCOMB_X62_Y38_N4
\rnd_gen|Mux233~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux233~0_combout\ = (\rnd_gen|state_04\(2) & ((\rnd_gen|state_04\(15) & ((!\rnd_gen|state_04\(19)))) # (!\rnd_gen|state_04\(15) & (!\rnd_gen|state_04\(21))))) # (!\rnd_gen|state_04\(2) & ((\rnd_gen|state_04\(21) & (!\rnd_gen|state_04\(15))) # 
-- (!\rnd_gen|state_04\(21) & ((\rnd_gen|state_04\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(21),
	datab => \rnd_gen|state_04\(15),
	datac => \rnd_gen|state_04\(2),
	datad => \rnd_gen|state_04\(19),
	combout => \rnd_gen|Mux233~0_combout\);

-- Location: FF_X62_Y38_N5
\rnd_gen|state_05[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux233~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(41));

-- Location: LCCOMB_X66_Y38_N24
\rnd_gen|Mux221~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux221~0_combout\ = (\rnd_gen|state_04\(41) & ((\rnd_gen|state_04\(44) & ((!\rnd_gen|state_04\(24)))) # (!\rnd_gen|state_04\(44) & (\rnd_gen|state_04\(31))))) # (!\rnd_gen|state_04\(41) & ((\rnd_gen|state_04\(44) & (!\rnd_gen|state_04\(31))) # 
-- (!\rnd_gen|state_04\(44) & ((\rnd_gen|state_04\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(41),
	datab => \rnd_gen|state_04\(31),
	datac => \rnd_gen|state_04\(44),
	datad => \rnd_gen|state_04\(24),
	combout => \rnd_gen|Mux221~0_combout\);

-- Location: FF_X66_Y38_N25
\rnd_gen|state_05[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux221~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(29));

-- Location: LCCOMB_X66_Y38_N16
\rnd_gen|Mux253~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux253~0_combout\ = (\rnd_gen|state_05\(31) & (!\rnd_gen|state_05\(12) & (\rnd_gen|state_05\(41) & !\rnd_gen|state_05\(29)))) # (!\rnd_gen|state_05\(31) & (((!\rnd_gen|state_05\(29)) # (!\rnd_gen|state_05\(41))) # (!\rnd_gen|state_05\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(31),
	datab => \rnd_gen|state_05\(12),
	datac => \rnd_gen|state_05\(41),
	datad => \rnd_gen|state_05\(29),
	combout => \rnd_gen|Mux253~0_combout\);

-- Location: FF_X66_Y38_N17
\rnd_gen|state_06[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux253~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(13));

-- Location: LCCOMB_X66_Y38_N14
\rnd_gen|Mux222~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux222~0_combout\ = (\rnd_gen|state_04\(44) & ((\rnd_gen|state_04\(24) & (!\rnd_gen|state_04\(41))) # (!\rnd_gen|state_04\(24) & ((\rnd_gen|state_04\(31)))))) # (!\rnd_gen|state_04\(44) & (\rnd_gen|state_04\(31) $ (((\rnd_gen|state_04\(24)) # 
-- (!\rnd_gen|state_04\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(41),
	datab => \rnd_gen|state_04\(31),
	datac => \rnd_gen|state_04\(44),
	datad => \rnd_gen|state_04\(24),
	combout => \rnd_gen|Mux222~0_combout\);

-- Location: FF_X66_Y38_N15
\rnd_gen|state_05[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux222~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(30));

-- Location: LCCOMB_X67_Y37_N26
\rnd_gen|Mux199~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux199~0_combout\ = (\rnd_gen|state_04\(0) & ((\rnd_gen|state_04\(6)) # (\rnd_gen|state_04\(29) $ (\rnd_gen|state_04\(27))))) # (!\rnd_gen|state_04\(0) & (\rnd_gen|state_04\(27) & (\rnd_gen|state_04\(6) $ (\rnd_gen|state_04\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(6),
	datab => \rnd_gen|state_04\(0),
	datac => \rnd_gen|state_04\(29),
	datad => \rnd_gen|state_04\(27),
	combout => \rnd_gen|Mux199~0_combout\);

-- Location: FF_X67_Y37_N27
\rnd_gen|state_05[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux199~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(7));

-- Location: LCCOMB_X63_Y38_N30
\rnd_gen|Mux225~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux225~0_combout\ = (\rnd_gen|state_04\(40) & (\rnd_gen|state_04\(17))) # (!\rnd_gen|state_04\(40) & (\rnd_gen|state_04\(43) $ (((!\rnd_gen|state_04\(35)) # (!\rnd_gen|state_04\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(40),
	datab => \rnd_gen|state_04\(17),
	datac => \rnd_gen|state_04\(43),
	datad => \rnd_gen|state_04\(35),
	combout => \rnd_gen|Mux225~0_combout\);

-- Location: FF_X63_Y38_N31
\rnd_gen|state_05[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux225~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(33));

-- Location: LCCOMB_X62_Y37_N22
\rnd_gen|Mux155~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux155~0_combout\ = (\rnd_gen|state_03\(39) & (!\rnd_gen|state_03\(17) & (\rnd_gen|state_03\(26) $ (!\rnd_gen|state_03\(0))))) # (!\rnd_gen|state_03\(39) & (((\rnd_gen|state_03\(0))) # (!\rnd_gen|state_03\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(26),
	datab => \rnd_gen|state_03\(39),
	datac => \rnd_gen|state_03\(17),
	datad => \rnd_gen|state_03\(0),
	combout => \rnd_gen|Mux155~0_combout\);

-- Location: FF_X62_Y37_N23
\rnd_gen|state_04[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux155~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(11));

-- Location: LCCOMB_X63_Y38_N10
\rnd_gen|Mux176~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux176~0_combout\ = (\rnd_gen|state_03\(31) & ((\rnd_gen|state_03\(12) & ((!\rnd_gen|state_03\(45)))) # (!\rnd_gen|state_03\(12) & (!\rnd_gen|state_03\(20))))) # (!\rnd_gen|state_03\(31) & (\rnd_gen|state_03\(12) $ (\rnd_gen|state_03\(20) $ 
-- (\rnd_gen|state_03\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(31),
	datab => \rnd_gen|state_03\(12),
	datac => \rnd_gen|state_03\(20),
	datad => \rnd_gen|state_03\(45),
	combout => \rnd_gen|Mux176~0_combout\);

-- Location: FF_X63_Y38_N11
\rnd_gen|state_04[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux176~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(32));

-- Location: LCCOMB_X61_Y38_N6
\rnd_gen|Mux190~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux190~0_combout\ = (\rnd_gen|state_03\(41) & ((\rnd_gen|state_03\(24) & ((\rnd_gen|state_03\(29)))) # (!\rnd_gen|state_03\(24) & (\rnd_gen|state_03\(42) & !\rnd_gen|state_03\(29))))) # (!\rnd_gen|state_03\(41) & ((\rnd_gen|state_03\(29)) # 
-- ((!\rnd_gen|state_03\(42) & \rnd_gen|state_03\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(42),
	datab => \rnd_gen|state_03\(41),
	datac => \rnd_gen|state_03\(24),
	datad => \rnd_gen|state_03\(29),
	combout => \rnd_gen|Mux190~0_combout\);

-- Location: FF_X61_Y38_N7
\rnd_gen|state_04[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux190~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(46));

-- Location: LCCOMB_X65_Y37_N22
\rnd_gen|Mux183~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux183~0_combout\ = (\rnd_gen|state_03\(14) & (((\rnd_gen|state_03\(18))))) # (!\rnd_gen|state_03\(14) & (\rnd_gen|state_03\(8) $ ((!\rnd_gen|state_03\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_03\(8),
	datab => \rnd_gen|state_03\(25),
	datac => \rnd_gen|state_03\(18),
	datad => \rnd_gen|state_03\(14),
	combout => \rnd_gen|Mux183~0_combout\);

-- Location: FF_X65_Y37_N23
\rnd_gen|state_04[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux183~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_04\(39));

-- Location: LCCOMB_X67_Y38_N10
\rnd_gen|Mux203~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux203~0_combout\ = (\rnd_gen|state_04\(11) & (\rnd_gen|state_04\(32) $ (((\rnd_gen|state_04\(46) & \rnd_gen|state_04\(39)))))) # (!\rnd_gen|state_04\(11) & (((!\rnd_gen|state_04\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(11),
	datab => \rnd_gen|state_04\(32),
	datac => \rnd_gen|state_04\(46),
	datad => \rnd_gen|state_04\(39),
	combout => \rnd_gen|Mux203~0_combout\);

-- Location: FF_X67_Y38_N11
\rnd_gen|state_05[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux203~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(11));

-- Location: LCCOMB_X67_Y38_N8
\rnd_gen|Mux243~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux243~0_combout\ = (\rnd_gen|state_05\(7) & ((\rnd_gen|state_05\(11) & ((\rnd_gen|state_05\(33)))) # (!\rnd_gen|state_05\(11) & (\rnd_gen|state_05\(30))))) # (!\rnd_gen|state_05\(7) & ((\rnd_gen|state_05\(33) & (\rnd_gen|state_05\(30))) # 
-- (!\rnd_gen|state_05\(33) & ((!\rnd_gen|state_05\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(30),
	datab => \rnd_gen|state_05\(7),
	datac => \rnd_gen|state_05\(33),
	datad => \rnd_gen|state_05\(11),
	combout => \rnd_gen|Mux243~0_combout\);

-- Location: FF_X67_Y38_N9
\rnd_gen|state_06[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux243~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(3));

-- Location: LCCOMB_X67_Y38_N30
\rnd_gen|Mux241~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux241~0_combout\ = (\rnd_gen|state_05\(30) & ((\rnd_gen|state_05\(11)) # ((!\rnd_gen|state_05\(7) & \rnd_gen|state_05\(33))))) # (!\rnd_gen|state_05\(30) & (\rnd_gen|state_05\(11) & ((\rnd_gen|state_05\(33)) # (!\rnd_gen|state_05\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(30),
	datab => \rnd_gen|state_05\(7),
	datac => \rnd_gen|state_05\(33),
	datad => \rnd_gen|state_05\(11),
	combout => \rnd_gen|Mux241~0_combout\);

-- Location: FF_X67_Y38_N31
\rnd_gen|state_06[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux241~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(1));

-- Location: LCCOMB_X65_Y38_N16
\rnd_gen|Mux248~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux248~0_combout\ = (\rnd_gen|state_05\(47) & ((\rnd_gen|state_05\(39) & ((!\rnd_gen|state_05\(23)) # (!\rnd_gen|state_05\(16)))) # (!\rnd_gen|state_05\(39) & (!\rnd_gen|state_05\(16) & !\rnd_gen|state_05\(23))))) # (!\rnd_gen|state_05\(47) & 
-- ((\rnd_gen|state_05\(16) $ (!\rnd_gen|state_05\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(47),
	datab => \rnd_gen|state_05\(39),
	datac => \rnd_gen|state_05\(16),
	datad => \rnd_gen|state_05\(23),
	combout => \rnd_gen|Mux248~0_combout\);

-- Location: FF_X65_Y38_N17
\rnd_gen|state_06[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux248~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(8));

-- Location: LCCOMB_X67_Y38_N0
\rnd_gen|Mux307~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux307~0_combout\ = (\rnd_gen|state_06\(3) & ((\rnd_gen|state_06\(1) & (!\rnd_gen|state_06\(13))) # (!\rnd_gen|state_06\(1) & ((!\rnd_gen|state_06\(8)))))) # (!\rnd_gen|state_06\(3) & (((\rnd_gen|state_06\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(13),
	datab => \rnd_gen|state_06\(3),
	datac => \rnd_gen|state_06\(1),
	datad => \rnd_gen|state_06\(8),
	combout => \rnd_gen|Mux307~0_combout\);

-- Location: FF_X67_Y38_N1
\rnd_gen|state_07[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux307~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(19));

-- Location: LCCOMB_X65_Y37_N6
\rnd_gen|Mux192~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux192~0_combout\ = (\rnd_gen|state_04\(47) & (!\rnd_gen|state_04\(5))) # (!\rnd_gen|state_04\(47) & (\rnd_gen|state_04\(36) $ (((!\rnd_gen|state_04\(5) & \rnd_gen|state_04\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(5),
	datab => \rnd_gen|state_04\(7),
	datac => \rnd_gen|state_04\(47),
	datad => \rnd_gen|state_04\(36),
	combout => \rnd_gen|Mux192~0_combout\);

-- Location: FF_X65_Y37_N7
\rnd_gen|state_05[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux192~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(0));

-- Location: LCCOMB_X63_Y38_N26
\rnd_gen|Mux227~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux227~0_combout\ = (\rnd_gen|state_04\(40) & (!\rnd_gen|state_04\(43) & (\rnd_gen|state_04\(17) $ (!\rnd_gen|state_04\(35))))) # (!\rnd_gen|state_04\(40) & (((!\rnd_gen|state_04\(43))) # (!\rnd_gen|state_04\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(40),
	datab => \rnd_gen|state_04\(17),
	datac => \rnd_gen|state_04\(43),
	datad => \rnd_gen|state_04\(35),
	combout => \rnd_gen|Mux227~0_combout\);

-- Location: FF_X63_Y38_N27
\rnd_gen|state_05[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux227~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(35));

-- Location: LCCOMB_X62_Y38_N8
\rnd_gen|Mux214~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux214~0_combout\ = (\rnd_gen|state_04\(22) & ((\rnd_gen|state_04\(1) $ (!\rnd_gen|state_04\(9))))) # (!\rnd_gen|state_04\(22) & ((\rnd_gen|state_04\(12) & (\rnd_gen|state_04\(1))) # (!\rnd_gen|state_04\(12) & ((!\rnd_gen|state_04\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(22),
	datab => \rnd_gen|state_04\(12),
	datac => \rnd_gen|state_04\(1),
	datad => \rnd_gen|state_04\(9),
	combout => \rnd_gen|Mux214~0_combout\);

-- Location: FF_X62_Y38_N9
\rnd_gen|state_05[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux214~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(22));

-- Location: LCCOMB_X65_Y38_N0
\rnd_gen|Mux209~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux209~0_combout\ = (\rnd_gen|state_04\(28) & ((\rnd_gen|state_04\(37) & ((!\rnd_gen|state_04\(45)))) # (!\rnd_gen|state_04\(37) & (\rnd_gen|state_04\(30))))) # (!\rnd_gen|state_04\(28) & ((\rnd_gen|state_04\(45) & ((!\rnd_gen|state_04\(37)))) # 
-- (!\rnd_gen|state_04\(45) & (\rnd_gen|state_04\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(28),
	datab => \rnd_gen|state_04\(30),
	datac => \rnd_gen|state_04\(45),
	datad => \rnd_gen|state_04\(37),
	combout => \rnd_gen|Mux209~0_combout\);

-- Location: FF_X65_Y38_N1
\rnd_gen|state_05[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux209~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(17));

-- Location: LCCOMB_X65_Y39_N26
\rnd_gen|Mux281~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux281~0_combout\ = (\rnd_gen|state_05\(22) & (((\rnd_gen|state_05\(17))) # (!\rnd_gen|state_05\(0)))) # (!\rnd_gen|state_05\(22) & (((\rnd_gen|state_05\(35) & \rnd_gen|state_05\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(0),
	datab => \rnd_gen|state_05\(35),
	datac => \rnd_gen|state_05\(22),
	datad => \rnd_gen|state_05\(17),
	combout => \rnd_gen|Mux281~0_combout\);

-- Location: FF_X65_Y39_N27
\rnd_gen|state_06[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux281~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(41));

-- Location: LCCOMB_X65_Y39_N4
\rnd_gen|Mux282~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux282~0_combout\ = (\rnd_gen|state_05\(22) & (\rnd_gen|state_05\(0))) # (!\rnd_gen|state_05\(22) & (\rnd_gen|state_05\(17) $ (((!\rnd_gen|state_05\(0) & !\rnd_gen|state_05\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(0),
	datab => \rnd_gen|state_05\(35),
	datac => \rnd_gen|state_05\(22),
	datad => \rnd_gen|state_05\(17),
	combout => \rnd_gen|Mux282~0_combout\);

-- Location: FF_X65_Y39_N5
\rnd_gen|state_06[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux282~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(42));

-- Location: LCCOMB_X62_Y38_N26
\rnd_gen|Mux212~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux212~0_combout\ = (\rnd_gen|state_04\(22) & (\rnd_gen|state_04\(12) $ (((\rnd_gen|state_04\(1) & !\rnd_gen|state_04\(9)))))) # (!\rnd_gen|state_04\(22) & ((\rnd_gen|state_04\(9) & ((!\rnd_gen|state_04\(1)))) # (!\rnd_gen|state_04\(9) & 
-- (!\rnd_gen|state_04\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(22),
	datab => \rnd_gen|state_04\(12),
	datac => \rnd_gen|state_04\(1),
	datad => \rnd_gen|state_04\(9),
	combout => \rnd_gen|Mux212~0_combout\);

-- Location: FF_X62_Y38_N27
\rnd_gen|state_05[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux212~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(20));

-- Location: LCCOMB_X63_Y38_N24
\rnd_gen|Mux226~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux226~0_combout\ = (\rnd_gen|state_04\(35) & (\rnd_gen|state_04\(40) $ (((\rnd_gen|state_04\(43)))))) # (!\rnd_gen|state_04\(35) & (\rnd_gen|state_04\(17) $ (((\rnd_gen|state_04\(40) & !\rnd_gen|state_04\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(40),
	datab => \rnd_gen|state_04\(17),
	datac => \rnd_gen|state_04\(43),
	datad => \rnd_gen|state_04\(35),
	combout => \rnd_gen|Mux226~0_combout\);

-- Location: FF_X63_Y38_N25
\rnd_gen|state_05[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux226~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(34));

-- Location: LCCOMB_X65_Y38_N10
\rnd_gen|Mux210~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux210~0_combout\ = (\rnd_gen|state_04\(45) & (\rnd_gen|state_04\(30) $ (((\rnd_gen|state_04\(28) & \rnd_gen|state_04\(37)))))) # (!\rnd_gen|state_04\(45) & (\rnd_gen|state_04\(28) $ (((\rnd_gen|state_04\(37)) # (!\rnd_gen|state_04\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(28),
	datab => \rnd_gen|state_04\(30),
	datac => \rnd_gen|state_04\(45),
	datad => \rnd_gen|state_04\(37),
	combout => \rnd_gen|Mux210~0_combout\);

-- Location: FF_X65_Y38_N11
\rnd_gen|state_05[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux210~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(18));

-- Location: LCCOMB_X62_Y38_N24
\rnd_gen|Mux235~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux235~0_combout\ = (\rnd_gen|state_04\(15) & ((\rnd_gen|state_04\(2) & ((!\rnd_gen|state_04\(19)) # (!\rnd_gen|state_04\(21)))) # (!\rnd_gen|state_04\(2) & ((\rnd_gen|state_04\(19)))))) # (!\rnd_gen|state_04\(15) & ((\rnd_gen|state_04\(2) & 
-- ((\rnd_gen|state_04\(19)))) # (!\rnd_gen|state_04\(2) & (!\rnd_gen|state_04\(21) & !\rnd_gen|state_04\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(21),
	datab => \rnd_gen|state_04\(15),
	datac => \rnd_gen|state_04\(2),
	datad => \rnd_gen|state_04\(19),
	combout => \rnd_gen|Mux235~0_combout\);

-- Location: FF_X62_Y38_N25
\rnd_gen|state_05[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux235~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(43));

-- Location: LCCOMB_X62_Y38_N22
\rnd_gen|Mux269~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux269~0_combout\ = (\rnd_gen|state_05\(20) & (((!\rnd_gen|state_05\(18))))) # (!\rnd_gen|state_05\(20) & (\rnd_gen|state_05\(34) $ (((!\rnd_gen|state_05\(18) & !\rnd_gen|state_05\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(20),
	datab => \rnd_gen|state_05\(34),
	datac => \rnd_gen|state_05\(18),
	datad => \rnd_gen|state_05\(43),
	combout => \rnd_gen|Mux269~0_combout\);

-- Location: FF_X62_Y38_N23
\rnd_gen|state_06[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux269~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(29));

-- Location: LCCOMB_X66_Y37_N2
\rnd_gen|Mux275~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux275~0_combout\ = (\rnd_gen|state_05\(3) & ((\rnd_gen|state_05\(6) & (\rnd_gen|state_05\(46) $ (!\rnd_gen|state_05\(26)))) # (!\rnd_gen|state_05\(6) & (!\rnd_gen|state_05\(46) & \rnd_gen|state_05\(26))))) # (!\rnd_gen|state_05\(3) & 
-- (((!\rnd_gen|state_05\(46) & \rnd_gen|state_05\(26))) # (!\rnd_gen|state_05\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011100011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(3),
	datab => \rnd_gen|state_05\(6),
	datac => \rnd_gen|state_05\(46),
	datad => \rnd_gen|state_05\(26),
	combout => \rnd_gen|Mux275~0_combout\);

-- Location: FF_X66_Y37_N3
\rnd_gen|state_06[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux275~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(35));

-- Location: LCCOMB_X65_Y39_N2
\rnd_gen|Mux311~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux311~0_combout\ = (\rnd_gen|state_06\(42) & (\rnd_gen|state_06\(41) & ((!\rnd_gen|state_06\(35))))) # (!\rnd_gen|state_06\(42) & ((\rnd_gen|state_06\(41) $ (\rnd_gen|state_06\(29))) # (!\rnd_gen|state_06\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(41),
	datab => \rnd_gen|state_06\(42),
	datac => \rnd_gen|state_06\(29),
	datad => \rnd_gen|state_06\(35),
	combout => \rnd_gen|Mux311~0_combout\);

-- Location: FF_X65_Y39_N3
\rnd_gen|state_07[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux311~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(23));

-- Location: LCCOMB_X62_Y38_N0
\rnd_gen|Mux270~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux270~0_combout\ = (\rnd_gen|state_05\(34) & ((\rnd_gen|state_05\(43) & ((!\rnd_gen|state_05\(18)))) # (!\rnd_gen|state_05\(43) & (!\rnd_gen|state_05\(20))))) # (!\rnd_gen|state_05\(34) & ((\rnd_gen|state_05\(20) & (\rnd_gen|state_05\(18))) # 
-- (!\rnd_gen|state_05\(20) & ((!\rnd_gen|state_05\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(20),
	datab => \rnd_gen|state_05\(34),
	datac => \rnd_gen|state_05\(18),
	datad => \rnd_gen|state_05\(43),
	combout => \rnd_gen|Mux270~0_combout\);

-- Location: FF_X62_Y38_N1
\rnd_gen|state_06[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux270~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(30));

-- Location: LCCOMB_X65_Y37_N26
\rnd_gen|Mux217~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux217~0_combout\ = (\rnd_gen|state_04\(14) & (!\rnd_gen|state_04\(18))) # (!\rnd_gen|state_04\(14) & ((\rnd_gen|state_04\(26) & ((\rnd_gen|state_04\(38)))) # (!\rnd_gen|state_04\(26) & (\rnd_gen|state_04\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(18),
	datab => \rnd_gen|state_04\(26),
	datac => \rnd_gen|state_04\(38),
	datad => \rnd_gen|state_04\(14),
	combout => \rnd_gen|Mux217~0_combout\);

-- Location: FF_X65_Y37_N27
\rnd_gen|state_05[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux217~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(25));

-- Location: LCCOMB_X67_Y37_N14
\rnd_gen|Mux196~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux196~0_combout\ = (\rnd_gen|state_04\(29) & ((\rnd_gen|state_04\(6) & ((!\rnd_gen|state_04\(27)))) # (!\rnd_gen|state_04\(6) & (\rnd_gen|state_04\(0))))) # (!\rnd_gen|state_04\(29) & (\rnd_gen|state_04\(6) $ (((\rnd_gen|state_04\(0)) # 
-- (!\rnd_gen|state_04\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(6),
	datab => \rnd_gen|state_04\(0),
	datac => \rnd_gen|state_04\(29),
	datad => \rnd_gen|state_04\(27),
	combout => \rnd_gen|Mux196~0_combout\);

-- Location: FF_X67_Y37_N15
\rnd_gen|state_05[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux196~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(4));

-- Location: LCCOMB_X63_Y38_N12
\rnd_gen|Mux229~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux229~0_combout\ = (\rnd_gen|state_04\(34) & (((\rnd_gen|state_04\(42))))) # (!\rnd_gen|state_04\(34) & ((\rnd_gen|state_04\(33) & (!\rnd_gen|state_04\(13))) # (!\rnd_gen|state_04\(33) & ((!\rnd_gen|state_04\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(13),
	datab => \rnd_gen|state_04\(42),
	datac => \rnd_gen|state_04\(34),
	datad => \rnd_gen|state_04\(33),
	combout => \rnd_gen|Mux229~0_combout\);

-- Location: FF_X63_Y38_N13
\rnd_gen|state_05[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux229~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(37));

-- Location: LCCOMB_X65_Y37_N12
\rnd_gen|Mux194~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux194~0_combout\ = (\rnd_gen|state_04\(7) & ((\rnd_gen|state_04\(36) & (\rnd_gen|state_04\(5))) # (!\rnd_gen|state_04\(36) & ((\rnd_gen|state_04\(47)))))) # (!\rnd_gen|state_04\(7) & (((!\rnd_gen|state_04\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(5),
	datab => \rnd_gen|state_04\(7),
	datac => \rnd_gen|state_04\(47),
	datad => \rnd_gen|state_04\(36),
	combout => \rnd_gen|Mux194~0_combout\);

-- Location: FF_X65_Y37_N13
\rnd_gen|state_05[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux194~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(2));

-- Location: LCCOMB_X65_Y37_N28
\rnd_gen|Mux277~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux277~0_combout\ = (\rnd_gen|state_05\(25) & ((\rnd_gen|state_05\(37)) # ((!\rnd_gen|state_05\(4) & !\rnd_gen|state_05\(2))))) # (!\rnd_gen|state_05\(25) & (\rnd_gen|state_05\(4) & ((\rnd_gen|state_05\(37)) # (\rnd_gen|state_05\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(25),
	datab => \rnd_gen|state_05\(4),
	datac => \rnd_gen|state_05\(37),
	datad => \rnd_gen|state_05\(2),
	combout => \rnd_gen|Mux277~0_combout\);

-- Location: FF_X65_Y37_N29
\rnd_gen|state_06[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux277~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(37));

-- Location: LCCOMB_X66_Y38_N0
\rnd_gen|Mux286~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux286~0_combout\ = (\rnd_gen|state_05\(21) & (((!\rnd_gen|state_05\(24) & !\rnd_gen|state_05\(44))) # (!\rnd_gen|state_05\(28)))) # (!\rnd_gen|state_05\(21) & (\rnd_gen|state_05\(24) & ((\rnd_gen|state_05\(44)) # (!\rnd_gen|state_05\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(21),
	datab => \rnd_gen|state_05\(24),
	datac => \rnd_gen|state_05\(44),
	datad => \rnd_gen|state_05\(28),
	combout => \rnd_gen|Mux286~0_combout\);

-- Location: FF_X66_Y38_N1
\rnd_gen|state_06[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux286~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(46));

-- Location: LCCOMB_X67_Y37_N10
\rnd_gen|Mux207~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux207~0_combout\ = (\rnd_gen|state_04\(10) & (((\rnd_gen|state_04\(20))))) # (!\rnd_gen|state_04\(10) & ((\rnd_gen|state_04\(25) & ((!\rnd_gen|state_04\(20)))) # (!\rnd_gen|state_04\(25) & (\rnd_gen|state_04\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(16),
	datab => \rnd_gen|state_04\(10),
	datac => \rnd_gen|state_04\(20),
	datad => \rnd_gen|state_04\(25),
	combout => \rnd_gen|Mux207~0_combout\);

-- Location: FF_X67_Y37_N11
\rnd_gen|state_05[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux207~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(15));

-- Location: LCCOMB_X67_Y38_N20
\rnd_gen|Mux201~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux201~0_combout\ = (\rnd_gen|state_04\(46) & (\rnd_gen|state_04\(11))) # (!\rnd_gen|state_04\(46) & (\rnd_gen|state_04\(32) $ (((\rnd_gen|state_04\(11) & !\rnd_gen|state_04\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(11),
	datab => \rnd_gen|state_04\(32),
	datac => \rnd_gen|state_04\(46),
	datad => \rnd_gen|state_04\(39),
	combout => \rnd_gen|Mux201~0_combout\);

-- Location: FF_X67_Y38_N21
\rnd_gen|state_05[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux201~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(9));

-- Location: LCCOMB_X63_Y38_N14
\rnd_gen|Mux228~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux228~0_combout\ = (\rnd_gen|state_04\(42) & ((\rnd_gen|state_04\(33) & ((\rnd_gen|state_04\(34)))) # (!\rnd_gen|state_04\(33) & (!\rnd_gen|state_04\(13))))) # (!\rnd_gen|state_04\(42) & (\rnd_gen|state_04\(33) $ (((!\rnd_gen|state_04\(13) & 
-- !\rnd_gen|state_04\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(13),
	datab => \rnd_gen|state_04\(42),
	datac => \rnd_gen|state_04\(34),
	datad => \rnd_gen|state_04\(33),
	combout => \rnd_gen|Mux228~0_combout\);

-- Location: FF_X63_Y38_N15
\rnd_gen|state_05[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux228~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(36));

-- Location: LCCOMB_X67_Y38_N6
\rnd_gen|Mux202~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux202~0_combout\ = (\rnd_gen|state_04\(11) & (\rnd_gen|state_04\(32) $ ((!\rnd_gen|state_04\(46))))) # (!\rnd_gen|state_04\(11) & ((\rnd_gen|state_04\(32) & ((\rnd_gen|state_04\(46)) # (!\rnd_gen|state_04\(39)))) # (!\rnd_gen|state_04\(32) & 
-- (\rnd_gen|state_04\(46) & !\rnd_gen|state_04\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(11),
	datab => \rnd_gen|state_04\(32),
	datac => \rnd_gen|state_04\(46),
	datad => \rnd_gen|state_04\(39),
	combout => \rnd_gen|Mux202~0_combout\);

-- Location: FF_X67_Y38_N7
\rnd_gen|state_05[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux202~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(10));

-- Location: LCCOMB_X67_Y38_N2
\rnd_gen|Mux261~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux261~0_combout\ = (\rnd_gen|state_05\(10) & (\rnd_gen|state_05\(36) $ (((!\rnd_gen|state_05\(15) & !\rnd_gen|state_05\(9)))))) # (!\rnd_gen|state_05\(10) & ((\rnd_gen|state_05\(36) & (!\rnd_gen|state_05\(15))) # (!\rnd_gen|state_05\(36) & 
-- ((!\rnd_gen|state_05\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(15),
	datab => \rnd_gen|state_05\(9),
	datac => \rnd_gen|state_05\(36),
	datad => \rnd_gen|state_05\(10),
	combout => \rnd_gen|Mux261~0_combout\);

-- Location: FF_X67_Y38_N3
\rnd_gen|state_06[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux261~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(21));

-- Location: LCCOMB_X67_Y39_N10
\rnd_gen|Mux331~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux331~0_combout\ = (\rnd_gen|state_06\(37) & ((\rnd_gen|state_06\(46) $ (\rnd_gen|state_06\(21))))) # (!\rnd_gen|state_06\(37) & (\rnd_gen|state_06\(30) $ (((\rnd_gen|state_06\(46)) # (\rnd_gen|state_06\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(30),
	datab => \rnd_gen|state_06\(37),
	datac => \rnd_gen|state_06\(46),
	datad => \rnd_gen|state_06\(21),
	combout => \rnd_gen|Mux331~0_combout\);

-- Location: FF_X67_Y39_N11
\rnd_gen|state_07[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux331~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(43));

-- Location: LCCOMB_X67_Y39_N20
\rnd_gen|Mux376~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux376~0_combout\ = (\rnd_gen|state_07\(0) & (!\rnd_gen|state_07\(43) & (\rnd_gen|state_07\(19) $ (!\rnd_gen|state_07\(23))))) # (!\rnd_gen|state_07\(0) & (((\rnd_gen|state_07\(23))) # (!\rnd_gen|state_07\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(0),
	datab => \rnd_gen|state_07\(19),
	datac => \rnd_gen|state_07\(23),
	datad => \rnd_gen|state_07\(43),
	combout => \rnd_gen|Mux376~0_combout\);

-- Location: FF_X67_Y39_N21
\rnd_gen|state_08[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux376~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(43));

-- Location: LCCOMB_X67_Y38_N28
\rnd_gen|Mux240~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux240~0_combout\ = (\rnd_gen|state_05\(33) & ((\rnd_gen|state_05\(30) & ((\rnd_gen|state_05\(11)))) # (!\rnd_gen|state_05\(30) & (!\rnd_gen|state_05\(7))))) # (!\rnd_gen|state_05\(33) & (\rnd_gen|state_05\(30) $ (((\rnd_gen|state_05\(7) & 
-- \rnd_gen|state_05\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(30),
	datab => \rnd_gen|state_05\(7),
	datac => \rnd_gen|state_05\(33),
	datad => \rnd_gen|state_05\(11),
	combout => \rnd_gen|Mux240~0_combout\);

-- Location: FF_X67_Y38_N29
\rnd_gen|state_06[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux240~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(0));

-- Location: LCCOMB_X67_Y37_N30
\rnd_gen|Mux206~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux206~0_combout\ = \rnd_gen|state_04\(16) $ (((\rnd_gen|state_04\(20)) # (\rnd_gen|state_04\(10) $ (\rnd_gen|state_04\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(16),
	datab => \rnd_gen|state_04\(10),
	datac => \rnd_gen|state_04\(20),
	datad => \rnd_gen|state_04\(25),
	combout => \rnd_gen|Mux206~0_combout\);

-- Location: FF_X67_Y37_N31
\rnd_gen|state_05[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux206~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(14));

-- Location: LCCOMB_X67_Y37_N4
\rnd_gen|Mux205~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux205~0_combout\ = (\rnd_gen|state_04\(20) & ((\rnd_gen|state_04\(10) & ((!\rnd_gen|state_04\(25)))) # (!\rnd_gen|state_04\(10) & (\rnd_gen|state_04\(16))))) # (!\rnd_gen|state_04\(20) & (\rnd_gen|state_04\(10) $ (((\rnd_gen|state_04\(16) & 
-- !\rnd_gen|state_04\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(16),
	datab => \rnd_gen|state_04\(10),
	datac => \rnd_gen|state_04\(20),
	datad => \rnd_gen|state_04\(25),
	combout => \rnd_gen|Mux205~0_combout\);

-- Location: FF_X67_Y37_N5
\rnd_gen|state_05[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux205~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(13));

-- Location: LCCOMB_X65_Y37_N2
\rnd_gen|Mux219~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux219~0_combout\ = (\rnd_gen|state_04\(38) & ((\rnd_gen|state_04\(26) $ (!\rnd_gen|state_04\(14))) # (!\rnd_gen|state_04\(18)))) # (!\rnd_gen|state_04\(38) & (((\rnd_gen|state_04\(26) & !\rnd_gen|state_04\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(18),
	datab => \rnd_gen|state_04\(26),
	datac => \rnd_gen|state_04\(38),
	datad => \rnd_gen|state_04\(14),
	combout => \rnd_gen|Mux219~0_combout\);

-- Location: FF_X65_Y37_N3
\rnd_gen|state_05[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux219~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(27));

-- Location: LCCOMB_X67_Y37_N28
\rnd_gen|Mux197~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux197~0_combout\ = (\rnd_gen|state_04\(6) & (\rnd_gen|state_04\(0) & (\rnd_gen|state_04\(29) & \rnd_gen|state_04\(27)))) # (!\rnd_gen|state_04\(6) & (((\rnd_gen|state_04\(29)) # (\rnd_gen|state_04\(27))) # (!\rnd_gen|state_04\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(6),
	datab => \rnd_gen|state_04\(0),
	datac => \rnd_gen|state_04\(29),
	datad => \rnd_gen|state_04\(27),
	combout => \rnd_gen|Mux197~0_combout\);

-- Location: FF_X67_Y37_N29
\rnd_gen|state_05[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux197~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(5));

-- Location: LCCOMB_X67_Y37_N16
\rnd_gen|Mux246~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux246~0_combout\ = (\rnd_gen|state_05\(14) & (\rnd_gen|state_05\(5) $ (((\rnd_gen|state_05\(13) & \rnd_gen|state_05\(27)))))) # (!\rnd_gen|state_05\(14) & ((\rnd_gen|state_05\(5) & ((!\rnd_gen|state_05\(27)))) # (!\rnd_gen|state_05\(5) & 
-- (\rnd_gen|state_05\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(14),
	datab => \rnd_gen|state_05\(13),
	datac => \rnd_gen|state_05\(27),
	datad => \rnd_gen|state_05\(5),
	combout => \rnd_gen|Mux246~0_combout\);

-- Location: FF_X67_Y37_N17
\rnd_gen|state_06[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux246~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(6));

-- Location: LCCOMB_X67_Y37_N18
\rnd_gen|Mux247~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux247~0_combout\ = (\rnd_gen|state_05\(14) & ((\rnd_gen|state_05\(27) & ((!\rnd_gen|state_05\(5)))) # (!\rnd_gen|state_05\(27) & (\rnd_gen|state_05\(13))))) # (!\rnd_gen|state_05\(14) & (\rnd_gen|state_05\(13) $ (\rnd_gen|state_05\(27) $ 
-- (\rnd_gen|state_05\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(14),
	datab => \rnd_gen|state_05\(13),
	datac => \rnd_gen|state_05\(27),
	datad => \rnd_gen|state_05\(5),
	combout => \rnd_gen|Mux247~0_combout\);

-- Location: FF_X67_Y37_N19
\rnd_gen|state_06[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux247~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(7));

-- Location: LCCOMB_X67_Y38_N4
\rnd_gen|Mux200~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux200~0_combout\ = (\rnd_gen|state_04\(46) & (\rnd_gen|state_04\(11) $ (((\rnd_gen|state_04\(32) & !\rnd_gen|state_04\(39)))))) # (!\rnd_gen|state_04\(46) & ((\rnd_gen|state_04\(39) & ((!\rnd_gen|state_04\(32)))) # (!\rnd_gen|state_04\(39) & 
-- (!\rnd_gen|state_04\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(11),
	datab => \rnd_gen|state_04\(32),
	datac => \rnd_gen|state_04\(46),
	datad => \rnd_gen|state_04\(39),
	combout => \rnd_gen|Mux200~0_combout\);

-- Location: FF_X67_Y38_N5
\rnd_gen|state_05[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux200~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(8));

-- Location: LCCOMB_X62_Y37_N12
\rnd_gen|Mux237~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux237~0_combout\ = (\rnd_gen|state_04\(3) & (\rnd_gen|state_04\(23) $ (((!\rnd_gen|state_04\(4)) # (!\rnd_gen|state_04\(8)))))) # (!\rnd_gen|state_04\(3) & ((\rnd_gen|state_04\(4) & (\rnd_gen|state_04\(23))) # (!\rnd_gen|state_04\(4) & 
-- ((!\rnd_gen|state_04\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(23),
	datab => \rnd_gen|state_04\(3),
	datac => \rnd_gen|state_04\(8),
	datad => \rnd_gen|state_04\(4),
	combout => \rnd_gen|Mux237~0_combout\);

-- Location: FF_X62_Y37_N13
\rnd_gen|state_05[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux237~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(45));

-- Location: LCCOMB_X62_Y38_N18
\rnd_gen|Mux234~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux234~0_combout\ = (\rnd_gen|state_04\(15) & (\rnd_gen|state_04\(2) $ (((\rnd_gen|state_04\(21) & !\rnd_gen|state_04\(19)))))) # (!\rnd_gen|state_04\(15) & (\rnd_gen|state_04\(21) $ (((\rnd_gen|state_04\(2)) # (!\rnd_gen|state_04\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(21),
	datab => \rnd_gen|state_04\(15),
	datac => \rnd_gen|state_04\(2),
	datad => \rnd_gen|state_04\(19),
	combout => \rnd_gen|Mux234~0_combout\);

-- Location: FF_X62_Y38_N19
\rnd_gen|state_05[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux234~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(42));

-- Location: LCCOMB_X65_Y37_N24
\rnd_gen|Mux193~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux193~0_combout\ = (\rnd_gen|state_04\(7) & (\rnd_gen|state_04\(36) & (\rnd_gen|state_04\(5) $ (!\rnd_gen|state_04\(47))))) # (!\rnd_gen|state_04\(7) & ((\rnd_gen|state_04\(47) $ (\rnd_gen|state_04\(36))) # (!\rnd_gen|state_04\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_04\(5),
	datab => \rnd_gen|state_04\(7),
	datac => \rnd_gen|state_04\(47),
	datad => \rnd_gen|state_04\(36),
	combout => \rnd_gen|Mux193~0_combout\);

-- Location: FF_X65_Y37_N25
\rnd_gen|state_05[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux193~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_05\(1));

-- Location: LCCOMB_X66_Y39_N2
\rnd_gen|Mux256~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux256~0_combout\ = (\rnd_gen|state_05\(45) & (\rnd_gen|state_05\(1) $ (((\rnd_gen|state_05\(8)) # (\rnd_gen|state_05\(42)))))) # (!\rnd_gen|state_05\(45) & ((\rnd_gen|state_05\(1) & (!\rnd_gen|state_05\(8))) # (!\rnd_gen|state_05\(1) & 
-- ((!\rnd_gen|state_05\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(8),
	datab => \rnd_gen|state_05\(45),
	datac => \rnd_gen|state_05\(42),
	datad => \rnd_gen|state_05\(1),
	combout => \rnd_gen|Mux256~0_combout\);

-- Location: FF_X66_Y39_N3
\rnd_gen|state_06[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux256~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(16));

-- Location: LCCOMB_X67_Y40_N26
\rnd_gen|Mux324~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux324~0_combout\ = (\rnd_gen|state_06\(6) & ((\rnd_gen|state_06\(7) & (\rnd_gen|state_06\(0))) # (!\rnd_gen|state_06\(7) & ((\rnd_gen|state_06\(16)))))) # (!\rnd_gen|state_06\(6) & (\rnd_gen|state_06\(7) $ (((!\rnd_gen|state_06\(0) & 
-- \rnd_gen|state_06\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(0),
	datab => \rnd_gen|state_06\(6),
	datac => \rnd_gen|state_06\(7),
	datad => \rnd_gen|state_06\(16),
	combout => \rnd_gen|Mux324~0_combout\);

-- Location: FF_X67_Y40_N27
\rnd_gen|state_07[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux324~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(36));

-- Location: LCCOMB_X67_Y39_N0
\rnd_gen|Mux330~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux330~0_combout\ = (\rnd_gen|state_06\(30) & (\rnd_gen|state_06\(37) & ((\rnd_gen|state_06\(21)) # (!\rnd_gen|state_06\(46))))) # (!\rnd_gen|state_06\(30) & ((\rnd_gen|state_06\(37)) # ((\rnd_gen|state_06\(46) & \rnd_gen|state_06\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(30),
	datab => \rnd_gen|state_06\(37),
	datac => \rnd_gen|state_06\(46),
	datad => \rnd_gen|state_06\(21),
	combout => \rnd_gen|Mux330~0_combout\);

-- Location: FF_X67_Y39_N1
\rnd_gen|state_07[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux330~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(42));

-- Location: LCCOMB_X67_Y38_N18
\rnd_gen|Mux305~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux305~0_combout\ = (\rnd_gen|state_06\(13) & (((\rnd_gen|state_06\(1)) # (!\rnd_gen|state_06\(8))))) # (!\rnd_gen|state_06\(13) & ((\rnd_gen|state_06\(3) & (!\rnd_gen|state_06\(1) & \rnd_gen|state_06\(8))) # (!\rnd_gen|state_06\(3) & 
-- (\rnd_gen|state_06\(1) & !\rnd_gen|state_06\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(13),
	datab => \rnd_gen|state_06\(3),
	datac => \rnd_gen|state_06\(1),
	datad => \rnd_gen|state_06\(8),
	combout => \rnd_gen|Mux305~0_combout\);

-- Location: FF_X67_Y38_N19
\rnd_gen|state_07[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux305~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(17));

-- Location: LCCOMB_X67_Y40_N12
\rnd_gen|Mux325~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux325~0_combout\ = (\rnd_gen|state_06\(0) & (\rnd_gen|state_06\(16) $ (((\rnd_gen|state_06\(6) & \rnd_gen|state_06\(7)))))) # (!\rnd_gen|state_06\(0) & ((\rnd_gen|state_06\(6) & ((!\rnd_gen|state_06\(16)))) # (!\rnd_gen|state_06\(6) & 
-- (\rnd_gen|state_06\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(0),
	datab => \rnd_gen|state_06\(6),
	datac => \rnd_gen|state_06\(7),
	datad => \rnd_gen|state_06\(16),
	combout => \rnd_gen|Mux325~0_combout\);

-- Location: FF_X67_Y40_N13
\rnd_gen|state_07[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux325~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(37));

-- Location: LCCOMB_X67_Y40_N10
\rnd_gen|Mux369~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux369~0_combout\ = (\rnd_gen|state_07\(36) & (\rnd_gen|state_07\(17) & ((!\rnd_gen|state_07\(37)) # (!\rnd_gen|state_07\(42))))) # (!\rnd_gen|state_07\(36) & ((\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(17)) # (!\rnd_gen|state_07\(37)))) # 
-- (!\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(36),
	datab => \rnd_gen|state_07\(42),
	datac => \rnd_gen|state_07\(17),
	datad => \rnd_gen|state_07\(37),
	combout => \rnd_gen|Mux369~0_combout\);

-- Location: FF_X67_Y40_N11
\rnd_gen|state_08[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux369~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(36));

-- Location: LCCOMB_X63_Y39_N22
\rnd_gen|Mux264~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux264~0_combout\ = (\rnd_gen|state_05\(32) & (\rnd_gen|state_05\(38) & (\rnd_gen|state_05\(40) $ (!\rnd_gen|state_05\(19))))) # (!\rnd_gen|state_05\(32) & (((\rnd_gen|state_05\(19)) # (\rnd_gen|state_05\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(40),
	datab => \rnd_gen|state_05\(32),
	datac => \rnd_gen|state_05\(19),
	datad => \rnd_gen|state_05\(38),
	combout => \rnd_gen|Mux264~0_combout\);

-- Location: FF_X63_Y39_N23
\rnd_gen|state_06[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux264~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(24));

-- Location: LCCOMB_X67_Y38_N22
\rnd_gen|Mux242~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux242~0_combout\ = (\rnd_gen|state_05\(30) & (((!\rnd_gen|state_05\(33) & \rnd_gen|state_05\(11))) # (!\rnd_gen|state_05\(7)))) # (!\rnd_gen|state_05\(30) & (!\rnd_gen|state_05\(11) & ((\rnd_gen|state_05\(33)) # (!\rnd_gen|state_05\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(30),
	datab => \rnd_gen|state_05\(7),
	datac => \rnd_gen|state_05\(33),
	datad => \rnd_gen|state_05\(11),
	combout => \rnd_gen|Mux242~0_combout\);

-- Location: FF_X67_Y38_N23
\rnd_gen|state_06[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux242~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(2));

-- Location: LCCOMB_X62_Y38_N2
\rnd_gen|Mux268~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux268~0_combout\ = (\rnd_gen|state_05\(34) & ((\rnd_gen|state_05\(20)) # ((\rnd_gen|state_05\(43))))) # (!\rnd_gen|state_05\(34) & (((\rnd_gen|state_05\(18) & !\rnd_gen|state_05\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(20),
	datab => \rnd_gen|state_05\(34),
	datac => \rnd_gen|state_05\(18),
	datad => \rnd_gen|state_05\(43),
	combout => \rnd_gen|Mux268~0_combout\);

-- Location: FF_X62_Y38_N3
\rnd_gen|state_06[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux268~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(28));

-- Location: LCCOMB_X65_Y39_N18
\rnd_gen|Mux280~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux280~0_combout\ = (\rnd_gen|state_05\(0) & (((!\rnd_gen|state_05\(22) & \rnd_gen|state_05\(17))))) # (!\rnd_gen|state_05\(0) & (((!\rnd_gen|state_05\(22))) # (!\rnd_gen|state_05\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(0),
	datab => \rnd_gen|state_05\(35),
	datac => \rnd_gen|state_05\(22),
	datad => \rnd_gen|state_05\(17),
	combout => \rnd_gen|Mux280~0_combout\);

-- Location: FF_X65_Y39_N19
\rnd_gen|state_06[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux280~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(40));

-- Location: LCCOMB_X65_Y39_N20
\rnd_gen|Mux292~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux292~0_combout\ = (\rnd_gen|state_06\(2) & ((\rnd_gen|state_06\(40) & (!\rnd_gen|state_06\(24))) # (!\rnd_gen|state_06\(40) & ((!\rnd_gen|state_06\(28)))))) # (!\rnd_gen|state_06\(2) & (((!\rnd_gen|state_06\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(24),
	datab => \rnd_gen|state_06\(2),
	datac => \rnd_gen|state_06\(28),
	datad => \rnd_gen|state_06\(40),
	combout => \rnd_gen|Mux292~0_combout\);

-- Location: FF_X65_Y39_N21
\rnd_gen|state_07[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux292~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(4));

-- Location: LCCOMB_X66_Y37_N26
\rnd_gen|Mux272~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux272~0_combout\ = (\rnd_gen|state_05\(26) & (\rnd_gen|state_05\(46) $ (((!\rnd_gen|state_05\(3) & !\rnd_gen|state_05\(6)))))) # (!\rnd_gen|state_05\(26) & (!\rnd_gen|state_05\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(3),
	datab => \rnd_gen|state_05\(6),
	datac => \rnd_gen|state_05\(46),
	datad => \rnd_gen|state_05\(26),
	combout => \rnd_gen|Mux272~0_combout\);

-- Location: FF_X66_Y37_N27
\rnd_gen|state_06[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux272~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(32));

-- Location: LCCOMB_X65_Y37_N18
\rnd_gen|Mux276~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux276~0_combout\ = (\rnd_gen|state_05\(25) & ((\rnd_gen|state_05\(4) & ((\rnd_gen|state_05\(2)))) # (!\rnd_gen|state_05\(4) & (!\rnd_gen|state_05\(37))))) # (!\rnd_gen|state_05\(25) & (\rnd_gen|state_05\(2) $ (((\rnd_gen|state_05\(4) & 
-- \rnd_gen|state_05\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(25),
	datab => \rnd_gen|state_05\(4),
	datac => \rnd_gen|state_05\(37),
	datad => \rnd_gen|state_05\(2),
	combout => \rnd_gen|Mux276~0_combout\);

-- Location: FF_X65_Y37_N19
\rnd_gen|state_06[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux276~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(36));

-- Location: LCCOMB_X62_Y38_N16
\rnd_gen|Mux271~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux271~0_combout\ = (\rnd_gen|state_05\(20) & ((\rnd_gen|state_05\(43) & ((\rnd_gen|state_05\(34)))) # (!\rnd_gen|state_05\(43) & (!\rnd_gen|state_05\(18))))) # (!\rnd_gen|state_05\(20) & (\rnd_gen|state_05\(43) $ (((\rnd_gen|state_05\(18)) # 
-- (\rnd_gen|state_05\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(18),
	datab => \rnd_gen|state_05\(43),
	datac => \rnd_gen|state_05\(20),
	datad => \rnd_gen|state_05\(34),
	combout => \rnd_gen|Mux271~0_combout\);

-- Location: FF_X62_Y38_N17
\rnd_gen|state_06[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux271~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(31));

-- Location: LCCOMB_X66_Y39_N14
\rnd_gen|Mux258~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux258~0_combout\ = (\rnd_gen|state_05\(42) & (((\rnd_gen|state_05\(45)) # (!\rnd_gen|state_05\(1))))) # (!\rnd_gen|state_05\(42) & (!\rnd_gen|state_05\(1) & (\rnd_gen|state_05\(8) $ (!\rnd_gen|state_05\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(8),
	datab => \rnd_gen|state_05\(45),
	datac => \rnd_gen|state_05\(42),
	datad => \rnd_gen|state_05\(1),
	combout => \rnd_gen|Mux258~0_combout\);

-- Location: FF_X66_Y39_N15
\rnd_gen|state_06[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux258~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(18));

-- Location: LCCOMB_X66_Y37_N4
\rnd_gen|Mux317~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux317~0_combout\ = (\rnd_gen|state_06\(32) & (\rnd_gen|state_06\(36) & ((\rnd_gen|state_06\(18))))) # (!\rnd_gen|state_06\(32) & (((!\rnd_gen|state_06\(18)) # (!\rnd_gen|state_06\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(32),
	datab => \rnd_gen|state_06\(36),
	datac => \rnd_gen|state_06\(31),
	datad => \rnd_gen|state_06\(18),
	combout => \rnd_gen|Mux317~0_combout\);

-- Location: FF_X66_Y37_N5
\rnd_gen|state_07[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux317~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(29));

-- Location: LCCOMB_X66_Y38_N8
\rnd_gen|Mux285~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux285~0_combout\ = (\rnd_gen|state_05\(21) & (\rnd_gen|state_05\(24) $ (((\rnd_gen|state_05\(44) & !\rnd_gen|state_05\(28)))))) # (!\rnd_gen|state_05\(21) & (\rnd_gen|state_05\(44) $ (((!\rnd_gen|state_05\(24) & !\rnd_gen|state_05\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(21),
	datab => \rnd_gen|state_05\(24),
	datac => \rnd_gen|state_05\(44),
	datad => \rnd_gen|state_05\(28),
	combout => \rnd_gen|Mux285~0_combout\);

-- Location: FF_X66_Y38_N9
\rnd_gen|state_06[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux285~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(45));

-- Location: LCCOMB_X66_Y37_N24
\rnd_gen|Mux274~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux274~0_combout\ = (\rnd_gen|state_05\(6) & (\rnd_gen|state_05\(3) $ ((!\rnd_gen|state_05\(46))))) # (!\rnd_gen|state_05\(6) & ((\rnd_gen|state_05\(26) & (\rnd_gen|state_05\(3))) # (!\rnd_gen|state_05\(26) & ((\rnd_gen|state_05\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(3),
	datab => \rnd_gen|state_05\(6),
	datac => \rnd_gen|state_05\(46),
	datad => \rnd_gen|state_05\(26),
	combout => \rnd_gen|Mux274~0_combout\);

-- Location: FF_X66_Y37_N25
\rnd_gen|state_06[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux274~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(34));

-- Location: LCCOMB_X66_Y38_N30
\rnd_gen|Mux255~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux255~0_combout\ = (\rnd_gen|state_05\(31) & (\rnd_gen|state_05\(29) $ (((!\rnd_gen|state_05\(41)) # (!\rnd_gen|state_05\(12)))))) # (!\rnd_gen|state_05\(31) & ((\rnd_gen|state_05\(12) & ((\rnd_gen|state_05\(29)))) # (!\rnd_gen|state_05\(12) & 
-- (!\rnd_gen|state_05\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(31),
	datab => \rnd_gen|state_05\(12),
	datac => \rnd_gen|state_05\(41),
	datad => \rnd_gen|state_05\(29),
	combout => \rnd_gen|Mux255~0_combout\);

-- Location: FF_X66_Y38_N31
\rnd_gen|state_06[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux255~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(15));

-- Location: LCCOMB_X67_Y38_N16
\rnd_gen|Mux260~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux260~0_combout\ = \rnd_gen|state_05\(15) $ (((\rnd_gen|state_05\(9) & ((\rnd_gen|state_05\(36)) # (!\rnd_gen|state_05\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(15),
	datab => \rnd_gen|state_05\(9),
	datac => \rnd_gen|state_05\(36),
	datad => \rnd_gen|state_05\(10),
	combout => \rnd_gen|Mux260~0_combout\);

-- Location: FF_X67_Y38_N17
\rnd_gen|state_06[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux260~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(20));

-- Location: LCCOMB_X66_Y37_N30
\rnd_gen|Mux313~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux313~0_combout\ = (\rnd_gen|state_06\(34) & ((\rnd_gen|state_06\(15) & ((\rnd_gen|state_06\(20)))) # (!\rnd_gen|state_06\(15) & (\rnd_gen|state_06\(45))))) # (!\rnd_gen|state_06\(34) & ((\rnd_gen|state_06\(45) & (!\rnd_gen|state_06\(15))) # 
-- (!\rnd_gen|state_06\(45) & ((!\rnd_gen|state_06\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(45),
	datab => \rnd_gen|state_06\(34),
	datac => \rnd_gen|state_06\(15),
	datad => \rnd_gen|state_06\(20),
	combout => \rnd_gen|Mux313~0_combout\);

-- Location: FF_X66_Y37_N31
\rnd_gen|state_07[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux313~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(25));

-- Location: LCCOMB_X65_Y37_N20
\rnd_gen|Mux278~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux278~0_combout\ = (\rnd_gen|state_05\(25) & ((\rnd_gen|state_05\(2) & ((!\rnd_gen|state_05\(4)))) # (!\rnd_gen|state_05\(2) & (!\rnd_gen|state_05\(37))))) # (!\rnd_gen|state_05\(25) & ((\rnd_gen|state_05\(4) & ((\rnd_gen|state_05\(2)))) # 
-- (!\rnd_gen|state_05\(4) & (\rnd_gen|state_05\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(37),
	datab => \rnd_gen|state_05\(4),
	datac => \rnd_gen|state_05\(25),
	datad => \rnd_gen|state_05\(2),
	combout => \rnd_gen|Mux278~0_combout\);

-- Location: FF_X65_Y37_N21
\rnd_gen|state_06[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux278~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(38));

-- Location: LCCOMB_X66_Y38_N4
\rnd_gen|Mux252~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux252~0_combout\ = (\rnd_gen|state_05\(12) & (!\rnd_gen|state_05\(41) & ((\rnd_gen|state_05\(31)) # (!\rnd_gen|state_05\(29))))) # (!\rnd_gen|state_05\(12) & ((\rnd_gen|state_05\(31) & ((\rnd_gen|state_05\(41)) # (!\rnd_gen|state_05\(29)))) # 
-- (!\rnd_gen|state_05\(31) & (\rnd_gen|state_05\(41) $ (\rnd_gen|state_05\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(31),
	datab => \rnd_gen|state_05\(12),
	datac => \rnd_gen|state_05\(41),
	datad => \rnd_gen|state_05\(29),
	combout => \rnd_gen|Mux252~0_combout\);

-- Location: FF_X66_Y38_N5
\rnd_gen|state_06[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux252~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(12));

-- Location: LCCOMB_X66_Y38_N22
\rnd_gen|Mux287~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux287~0_combout\ = (\rnd_gen|state_05\(24) & ((\rnd_gen|state_05\(28)) # (\rnd_gen|state_05\(21) $ (!\rnd_gen|state_05\(44))))) # (!\rnd_gen|state_05\(24) & (\rnd_gen|state_05\(21) & (\rnd_gen|state_05\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(21),
	datab => \rnd_gen|state_05\(24),
	datac => \rnd_gen|state_05\(44),
	datad => \rnd_gen|state_05\(28),
	combout => \rnd_gen|Mux287~0_combout\);

-- Location: FF_X66_Y38_N23
\rnd_gen|state_06[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux287~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(47));

-- Location: LCCOMB_X65_Y39_N0
\rnd_gen|Mux283~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux283~0_combout\ = (\rnd_gen|state_05\(22) & ((\rnd_gen|state_05\(35) $ (\rnd_gen|state_05\(17))))) # (!\rnd_gen|state_05\(22) & ((\rnd_gen|state_05\(0) & (\rnd_gen|state_05\(35))) # (!\rnd_gen|state_05\(0) & ((!\rnd_gen|state_05\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(0),
	datab => \rnd_gen|state_05\(35),
	datac => \rnd_gen|state_05\(22),
	datad => \rnd_gen|state_05\(17),
	combout => \rnd_gen|Mux283~0_combout\);

-- Location: FF_X65_Y39_N1
\rnd_gen|state_06[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux283~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(43));

-- Location: LCCOMB_X66_Y38_N26
\rnd_gen|Mux335~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux335~0_combout\ = \rnd_gen|state_06\(38) $ (((\rnd_gen|state_06\(12) & (!\rnd_gen|state_06\(47) & \rnd_gen|state_06\(43))) # (!\rnd_gen|state_06\(12) & ((\rnd_gen|state_06\(43)) # (!\rnd_gen|state_06\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(38),
	datab => \rnd_gen|state_06\(12),
	datac => \rnd_gen|state_06\(47),
	datad => \rnd_gen|state_06\(43),
	combout => \rnd_gen|Mux335~0_combout\);

-- Location: FF_X66_Y38_N27
\rnd_gen|state_07[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux335~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(47));

-- Location: LCCOMB_X66_Y37_N6
\rnd_gen|Mux377~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux377~0_combout\ = (\rnd_gen|state_07\(25) & (\rnd_gen|state_07\(4) $ (((!\rnd_gen|state_07\(29) & !\rnd_gen|state_07\(47)))))) # (!\rnd_gen|state_07\(25) & (\rnd_gen|state_07\(29) $ (((!\rnd_gen|state_07\(47)) # (!\rnd_gen|state_07\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(4),
	datab => \rnd_gen|state_07\(29),
	datac => \rnd_gen|state_07\(25),
	datad => \rnd_gen|state_07\(47),
	combout => \rnd_gen|Mux377~0_combout\);

-- Location: FF_X66_Y37_N7
\rnd_gen|state_08[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux377~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(45));

-- Location: LCCOMB_X66_Y38_N20
\rnd_gen|Mux334~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux334~0_combout\ = (\rnd_gen|state_06\(47) & (((\rnd_gen|state_06\(12) & \rnd_gen|state_06\(43))))) # (!\rnd_gen|state_06\(47) & ((\rnd_gen|state_06\(12) $ (!\rnd_gen|state_06\(43))) # (!\rnd_gen|state_06\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(38),
	datab => \rnd_gen|state_06\(12),
	datac => \rnd_gen|state_06\(47),
	datad => \rnd_gen|state_06\(43),
	combout => \rnd_gen|Mux334~0_combout\);

-- Location: FF_X66_Y38_N21
\rnd_gen|state_07[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux334~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(46));

-- Location: LCCOMB_X66_Y37_N12
\rnd_gen|Mux312~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux312~0_combout\ = (\rnd_gen|state_06\(34) & ((\rnd_gen|state_06\(15) & (\rnd_gen|state_06\(45))) # (!\rnd_gen|state_06\(15) & ((!\rnd_gen|state_06\(20)))))) # (!\rnd_gen|state_06\(34) & (\rnd_gen|state_06\(15) $ (((\rnd_gen|state_06\(45) & 
-- !\rnd_gen|state_06\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(45),
	datab => \rnd_gen|state_06\(34),
	datac => \rnd_gen|state_06\(15),
	datad => \rnd_gen|state_06\(20),
	combout => \rnd_gen|Mux312~0_combout\);

-- Location: FF_X66_Y37_N13
\rnd_gen|state_07[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux312~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(24));

-- Location: LCCOMB_X65_Y39_N10
\rnd_gen|Mux295~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux295~0_combout\ = (\rnd_gen|state_06\(24) & ((\rnd_gen|state_06\(28) & ((!\rnd_gen|state_06\(40)))) # (!\rnd_gen|state_06\(28) & ((\rnd_gen|state_06\(2)) # (\rnd_gen|state_06\(40)))))) # (!\rnd_gen|state_06\(24) & (!\rnd_gen|state_06\(28) & 
-- ((!\rnd_gen|state_06\(40)) # (!\rnd_gen|state_06\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(24),
	datab => \rnd_gen|state_06\(2),
	datac => \rnd_gen|state_06\(28),
	datad => \rnd_gen|state_06\(40),
	combout => \rnd_gen|Mux295~0_combout\);

-- Location: FF_X65_Y39_N11
\rnd_gen|state_07[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux295~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(7));

-- Location: LCCOMB_X66_Y38_N2
\rnd_gen|Mux254~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux254~0_combout\ = (\rnd_gen|state_05\(31) & ((\rnd_gen|state_05\(12) & (\rnd_gen|state_05\(41) $ (!\rnd_gen|state_05\(29)))) # (!\rnd_gen|state_05\(12) & ((\rnd_gen|state_05\(41)) # (\rnd_gen|state_05\(29)))))) # (!\rnd_gen|state_05\(31) & 
-- (!\rnd_gen|state_05\(29) & ((\rnd_gen|state_05\(41)) # (!\rnd_gen|state_05\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(31),
	datab => \rnd_gen|state_05\(12),
	datac => \rnd_gen|state_05\(41),
	datad => \rnd_gen|state_05\(29),
	combout => \rnd_gen|Mux254~0_combout\);

-- Location: FF_X66_Y38_N3
\rnd_gen|state_06[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux254~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(14));

-- Location: LCCOMB_X67_Y37_N22
\rnd_gen|Mux244~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux244~0_combout\ = (\rnd_gen|state_05\(14) & (!\rnd_gen|state_05\(13) & (!\rnd_gen|state_05\(27)))) # (!\rnd_gen|state_05\(14) & ((\rnd_gen|state_05\(5)) # (\rnd_gen|state_05\(13) $ (\rnd_gen|state_05\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(14),
	datab => \rnd_gen|state_05\(13),
	datac => \rnd_gen|state_05\(27),
	datad => \rnd_gen|state_05\(5),
	combout => \rnd_gen|Mux244~0_combout\);

-- Location: FF_X67_Y37_N23
\rnd_gen|state_06[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux244~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(4));

-- Location: LCCOMB_X67_Y38_N12
\rnd_gen|Mux262~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux262~0_combout\ = (\rnd_gen|state_05\(15) & ((\rnd_gen|state_05\(9) & ((\rnd_gen|state_05\(10)) # (!\rnd_gen|state_05\(36)))) # (!\rnd_gen|state_05\(9) & (!\rnd_gen|state_05\(36) & \rnd_gen|state_05\(10))))) # (!\rnd_gen|state_05\(15) & 
-- (\rnd_gen|state_05\(36) $ (((!\rnd_gen|state_05\(9) & !\rnd_gen|state_05\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(15),
	datab => \rnd_gen|state_05\(9),
	datac => \rnd_gen|state_05\(36),
	datad => \rnd_gen|state_05\(10),
	combout => \rnd_gen|Mux262~0_combout\);

-- Location: FF_X67_Y38_N13
\rnd_gen|state_06[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux262~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(22));

-- Location: LCCOMB_X63_Y39_N12
\rnd_gen|Mux266~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux266~0_combout\ = (\rnd_gen|state_05\(40) & (\rnd_gen|state_05\(32) $ ((!\rnd_gen|state_05\(19))))) # (!\rnd_gen|state_05\(40) & ((\rnd_gen|state_05\(32) & ((\rnd_gen|state_05\(38)) # (!\rnd_gen|state_05\(19)))) # (!\rnd_gen|state_05\(32) & 
-- (!\rnd_gen|state_05\(19) & \rnd_gen|state_05\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(40),
	datab => \rnd_gen|state_05\(32),
	datac => \rnd_gen|state_05\(19),
	datad => \rnd_gen|state_05\(38),
	combout => \rnd_gen|Mux266~0_combout\);

-- Location: FF_X63_Y39_N13
\rnd_gen|state_06[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux266~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(26));

-- Location: LCCOMB_X63_Y39_N24
\rnd_gen|Mux301~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux301~0_combout\ = (\rnd_gen|state_06\(14) & (\rnd_gen|state_06\(4) $ (((!\rnd_gen|state_06\(22) & !\rnd_gen|state_06\(26)))))) # (!\rnd_gen|state_06\(14) & (\rnd_gen|state_06\(26) $ (((!\rnd_gen|state_06\(22)) # (!\rnd_gen|state_06\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(14),
	datab => \rnd_gen|state_06\(4),
	datac => \rnd_gen|state_06\(22),
	datad => \rnd_gen|state_06\(26),
	combout => \rnd_gen|Mux301~0_combout\);

-- Location: FF_X63_Y39_N25
\rnd_gen|state_07[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux301~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(13));

-- Location: LCCOMB_X63_Y41_N18
\rnd_gen|Mux364~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux364~0_combout\ = (\rnd_gen|state_07\(24) & ((\rnd_gen|state_07\(46) & (\rnd_gen|state_07\(7))) # (!\rnd_gen|state_07\(46) & ((!\rnd_gen|state_07\(13)))))) # (!\rnd_gen|state_07\(24) & (((!\rnd_gen|state_07\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(46),
	datab => \rnd_gen|state_07\(24),
	datac => \rnd_gen|state_07\(7),
	datad => \rnd_gen|state_07\(13),
	combout => \rnd_gen|Mux364~0_combout\);

-- Location: FF_X63_Y41_N19
\rnd_gen|state_08[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux364~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(31));

-- Location: LCCOMB_X63_Y41_N26
\rnd_gen|Mux387~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux387~0_combout\ = (\rnd_gen|state_08\(36) & (((\rnd_gen|state_08\(31))) # (!\rnd_gen|state_08\(43)))) # (!\rnd_gen|state_08\(36) & (!\rnd_gen|state_08\(45) & (\rnd_gen|state_08\(43) $ (\rnd_gen|state_08\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(43),
	datab => \rnd_gen|state_08\(36),
	datac => \rnd_gen|state_08\(45),
	datad => \rnd_gen|state_08\(31),
	combout => \rnd_gen|Mux387~0_combout\);

-- Location: FF_X63_Y41_N27
\rnd_gen|state_09[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux387~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(17));

-- Location: LCCOMB_X65_Y38_N2
\rnd_gen|Mux249~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux249~0_combout\ = (\rnd_gen|state_05\(16) & ((\rnd_gen|state_05\(39) & ((\rnd_gen|state_05\(23)))) # (!\rnd_gen|state_05\(39) & (\rnd_gen|state_05\(47))))) # (!\rnd_gen|state_05\(16) & ((\rnd_gen|state_05\(47) & ((!\rnd_gen|state_05\(23)))) # 
-- (!\rnd_gen|state_05\(47) & (!\rnd_gen|state_05\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(47),
	datab => \rnd_gen|state_05\(39),
	datac => \rnd_gen|state_05\(16),
	datad => \rnd_gen|state_05\(23),
	combout => \rnd_gen|Mux249~0_combout\);

-- Location: FF_X65_Y38_N3
\rnd_gen|state_06[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux249~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(9));

-- Location: LCCOMB_X66_Y39_N16
\rnd_gen|Mux257~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux257~0_combout\ = (\rnd_gen|state_05\(45) & (\rnd_gen|state_05\(8) & ((!\rnd_gen|state_05\(1))))) # (!\rnd_gen|state_05\(45) & (((\rnd_gen|state_05\(42)) # (\rnd_gen|state_05\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(8),
	datab => \rnd_gen|state_05\(45),
	datac => \rnd_gen|state_05\(42),
	datad => \rnd_gen|state_05\(1),
	combout => \rnd_gen|Mux257~0_combout\);

-- Location: FF_X66_Y39_N17
\rnd_gen|state_06[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux257~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(17));

-- Location: LCCOMB_X63_Y39_N8
\rnd_gen|Mux267~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux267~0_combout\ = (\rnd_gen|state_05\(40) & ((\rnd_gen|state_05\(38) & (!\rnd_gen|state_05\(32))) # (!\rnd_gen|state_05\(38) & ((!\rnd_gen|state_05\(19)))))) # (!\rnd_gen|state_05\(40) & (\rnd_gen|state_05\(32) $ (((!\rnd_gen|state_05\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(40),
	datab => \rnd_gen|state_05\(32),
	datac => \rnd_gen|state_05\(19),
	datad => \rnd_gen|state_05\(38),
	combout => \rnd_gen|Mux267~0_combout\);

-- Location: FF_X63_Y39_N9
\rnd_gen|state_06[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux267~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(27));

-- Location: LCCOMB_X67_Y37_N0
\rnd_gen|Mux245~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux245~0_combout\ = (\rnd_gen|state_05\(14) & ((\rnd_gen|state_05\(27) & ((\rnd_gen|state_05\(5)))) # (!\rnd_gen|state_05\(27) & (\rnd_gen|state_05\(13))))) # (!\rnd_gen|state_05\(14) & ((\rnd_gen|state_05\(27) & (!\rnd_gen|state_05\(13))) # 
-- (!\rnd_gen|state_05\(27) & ((\rnd_gen|state_05\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(14),
	datab => \rnd_gen|state_05\(27),
	datac => \rnd_gen|state_05\(13),
	datad => \rnd_gen|state_05\(5),
	combout => \rnd_gen|Mux245~0_combout\);

-- Location: FF_X67_Y37_N1
\rnd_gen|state_06[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux245~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(5));

-- Location: LCCOMB_X66_Y39_N6
\rnd_gen|Mux296~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux296~0_combout\ = (\rnd_gen|state_06\(27) & (\rnd_gen|state_06\(17) $ (((\rnd_gen|state_06\(9) & !\rnd_gen|state_06\(5)))))) # (!\rnd_gen|state_06\(27) & ((\rnd_gen|state_06\(5) & (\rnd_gen|state_06\(9))) # (!\rnd_gen|state_06\(5) & 
-- ((!\rnd_gen|state_06\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(9),
	datab => \rnd_gen|state_06\(17),
	datac => \rnd_gen|state_06\(27),
	datad => \rnd_gen|state_06\(5),
	combout => \rnd_gen|Mux296~0_combout\);

-- Location: FF_X66_Y39_N7
\rnd_gen|state_07[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux296~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(8));

-- Location: LCCOMB_X66_Y37_N22
\rnd_gen|Mux319~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux319~0_combout\ = (\rnd_gen|state_06\(32) & ((\rnd_gen|state_06\(36) & ((\rnd_gen|state_06\(18)) # (!\rnd_gen|state_06\(31)))) # (!\rnd_gen|state_06\(36) & ((!\rnd_gen|state_06\(18)))))) # (!\rnd_gen|state_06\(32) & (!\rnd_gen|state_06\(36) & 
-- ((\rnd_gen|state_06\(18)) # (!\rnd_gen|state_06\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(32),
	datab => \rnd_gen|state_06\(36),
	datac => \rnd_gen|state_06\(31),
	datad => \rnd_gen|state_06\(18),
	combout => \rnd_gen|Mux319~0_combout\);

-- Location: FF_X66_Y37_N23
\rnd_gen|state_07[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux319~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(31));

-- Location: LCCOMB_X66_Y38_N12
\rnd_gen|Mux332~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux332~0_combout\ = (\rnd_gen|state_06\(47) & ((\rnd_gen|state_06\(12) & ((\rnd_gen|state_06\(43)))) # (!\rnd_gen|state_06\(12) & (!\rnd_gen|state_06\(38))))) # (!\rnd_gen|state_06\(47) & ((\rnd_gen|state_06\(43) & ((!\rnd_gen|state_06\(12)))) # 
-- (!\rnd_gen|state_06\(43) & (\rnd_gen|state_06\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(38),
	datab => \rnd_gen|state_06\(43),
	datac => \rnd_gen|state_06\(12),
	datad => \rnd_gen|state_06\(47),
	combout => \rnd_gen|Mux332~0_combout\);

-- Location: FF_X66_Y38_N13
\rnd_gen|state_07[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux332~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(44));

-- Location: LCCOMB_X67_Y38_N24
\rnd_gen|Mux304~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux304~0_combout\ = (\rnd_gen|state_06\(3) & ((\rnd_gen|state_06\(13)) # (\rnd_gen|state_06\(8) $ (!\rnd_gen|state_06\(1))))) # (!\rnd_gen|state_06\(3) & (!\rnd_gen|state_06\(8) & (\rnd_gen|state_06\(13) $ (!\rnd_gen|state_06\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(13),
	datab => \rnd_gen|state_06\(8),
	datac => \rnd_gen|state_06\(3),
	datad => \rnd_gen|state_06\(1),
	combout => \rnd_gen|Mux304~0_combout\);

-- Location: FF_X67_Y38_N25
\rnd_gen|state_07[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux304~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(16));

-- Location: LCCOMB_X66_Y41_N12
\rnd_gen|Mux352~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux352~0_combout\ = (\rnd_gen|state_07\(8) & (\rnd_gen|state_07\(31) & ((!\rnd_gen|state_07\(16)) # (!\rnd_gen|state_07\(44))))) # (!\rnd_gen|state_07\(8) & ((\rnd_gen|state_07\(44)) # ((!\rnd_gen|state_07\(31) & \rnd_gen|state_07\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(8),
	datab => \rnd_gen|state_07\(31),
	datac => \rnd_gen|state_07\(44),
	datad => \rnd_gen|state_07\(16),
	combout => \rnd_gen|Mux352~0_combout\);

-- Location: FF_X66_Y41_N13
\rnd_gen|state_08[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux352~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(18));

-- Location: LCCOMB_X66_Y37_N16
\rnd_gen|Mux378~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux378~0_combout\ = (\rnd_gen|state_07\(29) & (((!\rnd_gen|state_07\(25))))) # (!\rnd_gen|state_07\(29) & ((\rnd_gen|state_07\(47) & ((!\rnd_gen|state_07\(25)))) # (!\rnd_gen|state_07\(47) & (!\rnd_gen|state_07\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(4),
	datab => \rnd_gen|state_07\(29),
	datac => \rnd_gen|state_07\(25),
	datad => \rnd_gen|state_07\(47),
	combout => \rnd_gen|Mux378~0_combout\);

-- Location: FF_X66_Y37_N17
\rnd_gen|state_08[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux378~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(46));

-- Location: LCCOMB_X63_Y41_N16
\rnd_gen|Mux362~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux362~0_combout\ = (\rnd_gen|state_07\(13) & (\rnd_gen|state_07\(46) $ (((\rnd_gen|state_07\(24)) # (\rnd_gen|state_07\(7)))))) # (!\rnd_gen|state_07\(13) & (((!\rnd_gen|state_07\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(46),
	datab => \rnd_gen|state_07\(24),
	datac => \rnd_gen|state_07\(7),
	datad => \rnd_gen|state_07\(13),
	combout => \rnd_gen|Mux362~0_combout\);

-- Location: FF_X63_Y41_N17
\rnd_gen|state_08[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux362~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(29));

-- Location: LCCOMB_X66_Y38_N10
\rnd_gen|Mux333~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux333~0_combout\ = (\rnd_gen|state_06\(47) & ((\rnd_gen|state_06\(43)) # (\rnd_gen|state_06\(38) $ (!\rnd_gen|state_06\(12))))) # (!\rnd_gen|state_06\(47) & (!\rnd_gen|state_06\(38) & (\rnd_gen|state_06\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(38),
	datab => \rnd_gen|state_06\(12),
	datac => \rnd_gen|state_06\(47),
	datad => \rnd_gen|state_06\(43),
	combout => \rnd_gen|Mux333~0_combout\);

-- Location: FF_X66_Y38_N11
\rnd_gen|state_07[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux333~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(45));

-- Location: LCCOMB_X66_Y37_N10
\rnd_gen|Mux318~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux318~0_combout\ = (\rnd_gen|state_06\(36) & (\rnd_gen|state_06\(31) & (\rnd_gen|state_06\(32) $ (!\rnd_gen|state_06\(18))))) # (!\rnd_gen|state_06\(36) & ((\rnd_gen|state_06\(31)) # (\rnd_gen|state_06\(32) $ (!\rnd_gen|state_06\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(32),
	datab => \rnd_gen|state_06\(36),
	datac => \rnd_gen|state_06\(31),
	datad => \rnd_gen|state_06\(18),
	combout => \rnd_gen|Mux318~0_combout\);

-- Location: FF_X66_Y37_N11
\rnd_gen|state_07[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux318~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(30));

-- Location: LCCOMB_X67_Y39_N26
\rnd_gen|Mux328~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux328~0_combout\ = (\rnd_gen|state_06\(30) & (\rnd_gen|state_06\(37) $ (((\rnd_gen|state_06\(46) & \rnd_gen|state_06\(21)))))) # (!\rnd_gen|state_06\(30) & ((\rnd_gen|state_06\(37) & (!\rnd_gen|state_06\(46))) # (!\rnd_gen|state_06\(37) & 
-- ((!\rnd_gen|state_06\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(30),
	datab => \rnd_gen|state_06\(37),
	datac => \rnd_gen|state_06\(46),
	datad => \rnd_gen|state_06\(21),
	combout => \rnd_gen|Mux328~0_combout\);

-- Location: FF_X67_Y39_N27
\rnd_gen|state_07[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux328~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(40));

-- Location: LCCOMB_X65_Y39_N8
\rnd_gen|Mux308~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux308~0_combout\ = (\rnd_gen|state_06\(35) & (\rnd_gen|state_06\(41) $ (((\rnd_gen|state_06\(42) & !\rnd_gen|state_06\(29)))))) # (!\rnd_gen|state_06\(35) & ((\rnd_gen|state_06\(42) $ (!\rnd_gen|state_06\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(41),
	datab => \rnd_gen|state_06\(42),
	datac => \rnd_gen|state_06\(29),
	datad => \rnd_gen|state_06\(35),
	combout => \rnd_gen|Mux308~0_combout\);

-- Location: FF_X65_Y39_N9
\rnd_gen|state_07[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux308~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(20));

-- Location: LCCOMB_X67_Y39_N2
\rnd_gen|Mux355~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux355~0_combout\ = \rnd_gen|state_07\(45) $ (((\rnd_gen|state_07\(30) & ((!\rnd_gen|state_07\(20)))) # (!\rnd_gen|state_07\(30) & (!\rnd_gen|state_07\(40) & \rnd_gen|state_07\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(45),
	datab => \rnd_gen|state_07\(30),
	datac => \rnd_gen|state_07\(40),
	datad => \rnd_gen|state_07\(20),
	combout => \rnd_gen|Mux355~0_combout\);

-- Location: FF_X67_Y39_N3
\rnd_gen|state_08[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux355~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(21));

-- Location: LCCOMB_X66_Y41_N20
\rnd_gen|Mux397~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux397~0_combout\ = (\rnd_gen|state_08\(46) & ((\rnd_gen|state_08\(18) & (\rnd_gen|state_08\(29))) # (!\rnd_gen|state_08\(18) & ((\rnd_gen|state_08\(21)))))) # (!\rnd_gen|state_08\(46) & ((\rnd_gen|state_08\(29) & (!\rnd_gen|state_08\(18))) # 
-- (!\rnd_gen|state_08\(29) & ((\rnd_gen|state_08\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(18),
	datab => \rnd_gen|state_08\(46),
	datac => \rnd_gen|state_08\(29),
	datad => \rnd_gen|state_08\(21),
	combout => \rnd_gen|Mux397~0_combout\);

-- Location: FF_X66_Y41_N21
\rnd_gen|state_09[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux397~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(42));

-- Location: LCCOMB_X63_Y41_N8
\rnd_gen|Mux388~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux388~0_combout\ = (\rnd_gen|state_08\(43) & ((\rnd_gen|state_08\(36) & (\rnd_gen|state_08\(45) & !\rnd_gen|state_08\(31))) # (!\rnd_gen|state_08\(36) & ((\rnd_gen|state_08\(45)) # (!\rnd_gen|state_08\(31)))))) # (!\rnd_gen|state_08\(43) & 
-- ((\rnd_gen|state_08\(45) $ (\rnd_gen|state_08\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(43),
	datab => \rnd_gen|state_08\(36),
	datac => \rnd_gen|state_08\(45),
	datad => \rnd_gen|state_08\(31),
	combout => \rnd_gen|Mux388~0_combout\);

-- Location: FF_X63_Y41_N9
\rnd_gen|state_09[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux388~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(19));

-- Location: LCCOMB_X66_Y37_N0
\rnd_gen|Mux315~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux315~0_combout\ = (\rnd_gen|state_06\(45) & ((\rnd_gen|state_06\(34)) # ((\rnd_gen|state_06\(15)) # (\rnd_gen|state_06\(20))))) # (!\rnd_gen|state_06\(45) & (\rnd_gen|state_06\(34) & (!\rnd_gen|state_06\(15) & \rnd_gen|state_06\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(45),
	datab => \rnd_gen|state_06\(34),
	datac => \rnd_gen|state_06\(15),
	datad => \rnd_gen|state_06\(20),
	combout => \rnd_gen|Mux315~0_combout\);

-- Location: FF_X66_Y37_N1
\rnd_gen|state_07[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux315~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(27));

-- Location: LCCOMB_X65_Y37_N30
\rnd_gen|Mux279~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux279~0_combout\ = (\rnd_gen|state_05\(25) & (\rnd_gen|state_05\(37) & (\rnd_gen|state_05\(4) $ (\rnd_gen|state_05\(2))))) # (!\rnd_gen|state_05\(25) & ((\rnd_gen|state_05\(37) $ (\rnd_gen|state_05\(2))) # (!\rnd_gen|state_05\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(25),
	datab => \rnd_gen|state_05\(4),
	datac => \rnd_gen|state_05\(37),
	datad => \rnd_gen|state_05\(2),
	combout => \rnd_gen|Mux279~0_combout\);

-- Location: FF_X65_Y37_N31
\rnd_gen|state_06[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux279~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(39));

-- Location: LCCOMB_X65_Y38_N18
\rnd_gen|Mux251~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux251~0_combout\ = (\rnd_gen|state_05\(47) & ((\rnd_gen|state_05\(39) & (\rnd_gen|state_05\(16) & \rnd_gen|state_05\(23))) # (!\rnd_gen|state_05\(39) & ((!\rnd_gen|state_05\(23)))))) # (!\rnd_gen|state_05\(47) & ((\rnd_gen|state_05\(39)) # 
-- ((\rnd_gen|state_05\(16) & \rnd_gen|state_05\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(47),
	datab => \rnd_gen|state_05\(39),
	datac => \rnd_gen|state_05\(16),
	datad => \rnd_gen|state_05\(23),
	combout => \rnd_gen|Mux251~0_combout\);

-- Location: FF_X65_Y38_N19
\rnd_gen|state_06[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux251~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(11));

-- Location: LCCOMB_X67_Y38_N26
\rnd_gen|Mux263~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux263~0_combout\ = (\rnd_gen|state_05\(36) & (\rnd_gen|state_05\(15) $ (((!\rnd_gen|state_05\(10)))))) # (!\rnd_gen|state_05\(36) & (\rnd_gen|state_05\(9) $ (((\rnd_gen|state_05\(15) & \rnd_gen|state_05\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(15),
	datab => \rnd_gen|state_05\(9),
	datac => \rnd_gen|state_05\(36),
	datad => \rnd_gen|state_05\(10),
	combout => \rnd_gen|Mux263~0_combout\);

-- Location: FF_X67_Y38_N27
\rnd_gen|state_06[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux263~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(23));

-- Location: LCCOMB_X66_Y39_N24
\rnd_gen|Mux259~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux259~0_combout\ = (\rnd_gen|state_05\(8) & (\rnd_gen|state_05\(42) & ((\rnd_gen|state_05\(45)) # (\rnd_gen|state_05\(1))))) # (!\rnd_gen|state_05\(8) & ((\rnd_gen|state_05\(42) & ((!\rnd_gen|state_05\(1)))) # (!\rnd_gen|state_05\(42) & 
-- ((\rnd_gen|state_05\(45)) # (\rnd_gen|state_05\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_05\(8),
	datab => \rnd_gen|state_05\(45),
	datac => \rnd_gen|state_05\(42),
	datad => \rnd_gen|state_05\(1),
	combout => \rnd_gen|Mux259~0_combout\);

-- Location: FF_X66_Y39_N25
\rnd_gen|state_06[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux259~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_06\(19));

-- Location: LCCOMB_X65_Y40_N26
\rnd_gen|Mux322~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux322~0_combout\ = (\rnd_gen|state_06\(39) & (!\rnd_gen|state_06\(23) & ((\rnd_gen|state_06\(11)) # (!\rnd_gen|state_06\(19))))) # (!\rnd_gen|state_06\(39) & (((!\rnd_gen|state_06\(23) & \rnd_gen|state_06\(19))) # (!\rnd_gen|state_06\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(39),
	datab => \rnd_gen|state_06\(11),
	datac => \rnd_gen|state_06\(23),
	datad => \rnd_gen|state_06\(19),
	combout => \rnd_gen|Mux322~0_combout\);

-- Location: FF_X65_Y40_N27
\rnd_gen|state_07[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux322~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(34));

-- Location: LCCOMB_X66_Y39_N8
\rnd_gen|Mux299~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux299~0_combout\ = (\rnd_gen|state_06\(27) & (\rnd_gen|state_06\(9) $ (((!\rnd_gen|state_06\(17) & \rnd_gen|state_06\(5)))))) # (!\rnd_gen|state_06\(27) & ((\rnd_gen|state_06\(9) & (\rnd_gen|state_06\(17))) # (!\rnd_gen|state_06\(9) & 
-- ((!\rnd_gen|state_06\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(9),
	datab => \rnd_gen|state_06\(17),
	datac => \rnd_gen|state_06\(27),
	datad => \rnd_gen|state_06\(5),
	combout => \rnd_gen|Mux299~0_combout\);

-- Location: FF_X66_Y39_N9
\rnd_gen|state_07[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux299~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(11));

-- Location: LCCOMB_X65_Y39_N12
\rnd_gen|Mux293~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux293~0_combout\ = (\rnd_gen|state_06\(24) & ((\rnd_gen|state_06\(2) $ (\rnd_gen|state_06\(28))) # (!\rnd_gen|state_06\(40)))) # (!\rnd_gen|state_06\(24) & (\rnd_gen|state_06\(2) & (\rnd_gen|state_06\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(24),
	datab => \rnd_gen|state_06\(2),
	datac => \rnd_gen|state_06\(28),
	datad => \rnd_gen|state_06\(40),
	combout => \rnd_gen|Mux293~0_combout\);

-- Location: FF_X65_Y39_N13
\rnd_gen|state_07[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux293~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(5));

-- Location: LCCOMB_X66_Y39_N4
\rnd_gen|Mux359~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux359~0_combout\ = (\rnd_gen|state_07\(27) & (\rnd_gen|state_07\(34) $ (((!\rnd_gen|state_07\(11) & \rnd_gen|state_07\(5)))))) # (!\rnd_gen|state_07\(27) & (\rnd_gen|state_07\(11) $ (((\rnd_gen|state_07\(34) & \rnd_gen|state_07\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(27),
	datab => \rnd_gen|state_07\(34),
	datac => \rnd_gen|state_07\(11),
	datad => \rnd_gen|state_07\(5),
	combout => \rnd_gen|Mux359~0_combout\);

-- Location: FF_X66_Y39_N5
\rnd_gen|state_08[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux359~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(25));

-- Location: LCCOMB_X67_Y40_N30
\rnd_gen|Mux327~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux327~0_combout\ = (\rnd_gen|state_06\(0) & (((\rnd_gen|state_06\(7))) # (!\rnd_gen|state_06\(6)))) # (!\rnd_gen|state_06\(0) & (!\rnd_gen|state_06\(6) & (\rnd_gen|state_06\(7) $ (!\rnd_gen|state_06\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(0),
	datab => \rnd_gen|state_06\(6),
	datac => \rnd_gen|state_06\(7),
	datad => \rnd_gen|state_06\(16),
	combout => \rnd_gen|Mux327~0_combout\);

-- Location: FF_X67_Y40_N31
\rnd_gen|state_07[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux327~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(39));

-- Location: LCCOMB_X65_Y40_N0
\rnd_gen|Mux321~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux321~0_combout\ = (\rnd_gen|state_06\(39) & (!\rnd_gen|state_06\(19) & ((\rnd_gen|state_06\(11)) # (\rnd_gen|state_06\(23))))) # (!\rnd_gen|state_06\(39) & ((\rnd_gen|state_06\(11) & ((\rnd_gen|state_06\(19)) # (!\rnd_gen|state_06\(23)))) # 
-- (!\rnd_gen|state_06\(11) & ((!\rnd_gen|state_06\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(39),
	datab => \rnd_gen|state_06\(11),
	datac => \rnd_gen|state_06\(23),
	datad => \rnd_gen|state_06\(19),
	combout => \rnd_gen|Mux321~0_combout\);

-- Location: FF_X65_Y40_N1
\rnd_gen|state_07[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux321~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(33));

-- Location: LCCOMB_X63_Y39_N14
\rnd_gen|Mux302~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux302~0_combout\ = (\rnd_gen|state_06\(14) & ((\rnd_gen|state_06\(22)) # ((!\rnd_gen|state_06\(4) & \rnd_gen|state_06\(26))))) # (!\rnd_gen|state_06\(14) & (!\rnd_gen|state_06\(26) & ((\rnd_gen|state_06\(4)) # (!\rnd_gen|state_06\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(14),
	datab => \rnd_gen|state_06\(4),
	datac => \rnd_gen|state_06\(22),
	datad => \rnd_gen|state_06\(26),
	combout => \rnd_gen|Mux302~0_combout\);

-- Location: FF_X63_Y39_N15
\rnd_gen|state_07[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux302~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(14));

-- Location: LCCOMB_X67_Y40_N20
\rnd_gen|Mux326~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux326~0_combout\ = (\rnd_gen|state_06\(16) & ((\rnd_gen|state_06\(0) & ((\rnd_gen|state_06\(7)))) # (!\rnd_gen|state_06\(0) & (!\rnd_gen|state_06\(6))))) # (!\rnd_gen|state_06\(16) & (\rnd_gen|state_06\(0) $ (((\rnd_gen|state_06\(7)) # 
-- (!\rnd_gen|state_06\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(0),
	datab => \rnd_gen|state_06\(6),
	datac => \rnd_gen|state_06\(7),
	datad => \rnd_gen|state_06\(16),
	combout => \rnd_gen|Mux326~0_combout\);

-- Location: FF_X67_Y40_N21
\rnd_gen|state_07[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux326~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(38));

-- Location: LCCOMB_X67_Y40_N24
\rnd_gen|Mux345~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux345~0_combout\ = (\rnd_gen|state_07\(39) & (\rnd_gen|state_07\(14) $ (((!\rnd_gen|state_07\(33) & \rnd_gen|state_07\(38)))))) # (!\rnd_gen|state_07\(39) & (\rnd_gen|state_07\(33) $ (((!\rnd_gen|state_07\(14) & !\rnd_gen|state_07\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(39),
	datab => \rnd_gen|state_07\(33),
	datac => \rnd_gen|state_07\(14),
	datad => \rnd_gen|state_07\(38),
	combout => \rnd_gen|Mux345~0_combout\);

-- Location: FF_X67_Y40_N25
\rnd_gen|state_08[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux345~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(11));

-- Location: LCCOMB_X66_Y37_N8
\rnd_gen|Mux379~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux379~0_combout\ = \rnd_gen|state_07\(4) $ (\rnd_gen|state_07\(25) $ (((\rnd_gen|state_07\(47)) # (!\rnd_gen|state_07\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(4),
	datab => \rnd_gen|state_07\(29),
	datac => \rnd_gen|state_07\(25),
	datad => \rnd_gen|state_07\(47),
	combout => \rnd_gen|Mux379~0_combout\);

-- Location: FF_X66_Y37_N9
\rnd_gen|state_08[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux379~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(47));

-- Location: LCCOMB_X67_Y39_N14
\rnd_gen|Mux375~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux375~0_combout\ = (\rnd_gen|state_07\(0) & ((\rnd_gen|state_07\(19) & ((!\rnd_gen|state_07\(43)))) # (!\rnd_gen|state_07\(19) & (!\rnd_gen|state_07\(23))))) # (!\rnd_gen|state_07\(0) & (\rnd_gen|state_07\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(0),
	datab => \rnd_gen|state_07\(19),
	datac => \rnd_gen|state_07\(23),
	datad => \rnd_gen|state_07\(43),
	combout => \rnd_gen|Mux375~0_combout\);

-- Location: FF_X67_Y39_N15
\rnd_gen|state_08[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux375~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(42));

-- Location: LCCOMB_X66_Y40_N4
\rnd_gen|Mux390~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux390~0_combout\ = (\rnd_gen|state_08\(11) & ((\rnd_gen|state_08\(42) & (!\rnd_gen|state_08\(25))) # (!\rnd_gen|state_08\(42) & ((!\rnd_gen|state_08\(47)))))) # (!\rnd_gen|state_08\(11) & (\rnd_gen|state_08\(25) $ (((!\rnd_gen|state_08\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(25),
	datab => \rnd_gen|state_08\(11),
	datac => \rnd_gen|state_08\(47),
	datad => \rnd_gen|state_08\(42),
	combout => \rnd_gen|Mux390~0_combout\);

-- Location: FF_X66_Y40_N5
\rnd_gen|state_09[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux390~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(24));

-- Location: LCCOMB_X63_Y41_N20
\rnd_gen|Mux400~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux400~0_combout\ = (\rnd_gen|state_09\(17) & (!\rnd_gen|state_09\(24) & ((\rnd_gen|state_09\(42)) # (\rnd_gen|state_09\(19))))) # (!\rnd_gen|state_09\(17) & ((\rnd_gen|state_09\(42) & ((\rnd_gen|state_09\(24)) # (!\rnd_gen|state_09\(19)))) # 
-- (!\rnd_gen|state_09\(42) & (\rnd_gen|state_09\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(17),
	datab => \rnd_gen|state_09\(42),
	datac => \rnd_gen|state_09\(19),
	datad => \rnd_gen|state_09\(24),
	combout => \rnd_gen|Mux400~0_combout\);

-- Location: FF_X63_Y41_N21
\rnd_gen|state_10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux400~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(0));

-- Location: LCCOMB_X67_Y41_N28
\main_fsm|ledr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~0_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(0),
	combout => \main_fsm|ledr~0_combout\);

-- Location: FF_X67_Y41_N29
\main_fsm|ledr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(0));

-- Location: LCCOMB_X63_Y41_N14
\rnd_gen|Mux401~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux401~0_combout\ = (\rnd_gen|state_09\(42) & (\rnd_gen|state_09\(19) & (\rnd_gen|state_09\(17)))) # (!\rnd_gen|state_09\(42) & ((\rnd_gen|state_09\(19)) # ((\rnd_gen|state_09\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(42),
	datab => \rnd_gen|state_09\(19),
	datac => \rnd_gen|state_09\(17),
	datad => \rnd_gen|state_09\(24),
	combout => \rnd_gen|Mux401~0_combout\);

-- Location: FF_X63_Y41_N15
\rnd_gen|state_10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux401~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(1));

-- Location: LCCOMB_X67_Y41_N14
\main_fsm|ledr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~1_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(1),
	combout => \main_fsm|ledr~1_combout\);

-- Location: FF_X67_Y41_N15
\main_fsm|ledr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~1_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(1));

-- Location: LCCOMB_X63_Y41_N28
\rnd_gen|Mux402~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux402~0_combout\ = (\rnd_gen|state_09\(42) & (((\rnd_gen|state_09\(17)) # (!\rnd_gen|state_09\(24))))) # (!\rnd_gen|state_09\(42) & ((\rnd_gen|state_09\(19) & (\rnd_gen|state_09\(17) & !\rnd_gen|state_09\(24))) # (!\rnd_gen|state_09\(19) & 
-- (!\rnd_gen|state_09\(17) & \rnd_gen|state_09\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(42),
	datab => \rnd_gen|state_09\(19),
	datac => \rnd_gen|state_09\(17),
	datad => \rnd_gen|state_09\(24),
	combout => \rnd_gen|Mux402~0_combout\);

-- Location: FF_X63_Y41_N29
\rnd_gen|state_10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux402~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(2));

-- Location: LCCOMB_X67_Y41_N0
\main_fsm|ledr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~2_combout\ = (!\rnd_gen|state_10\(2) & \main_fsm|s_State.win~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_10\(2),
	datad => \main_fsm|s_State.win~q\,
	combout => \main_fsm|ledr~2_combout\);

-- Location: FF_X67_Y41_N1
\main_fsm|ledr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~2_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(2));

-- Location: LCCOMB_X63_Y41_N10
\rnd_gen|Mux403~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux403~0_combout\ = (\rnd_gen|state_09\(42) & ((\rnd_gen|state_09\(19) & ((!\rnd_gen|state_09\(24)))) # (!\rnd_gen|state_09\(19) & (!\rnd_gen|state_09\(17))))) # (!\rnd_gen|state_09\(42) & ((\rnd_gen|state_09\(17) & (!\rnd_gen|state_09\(19))) # 
-- (!\rnd_gen|state_09\(17) & ((\rnd_gen|state_09\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(42),
	datab => \rnd_gen|state_09\(19),
	datac => \rnd_gen|state_09\(17),
	datad => \rnd_gen|state_09\(24),
	combout => \rnd_gen|Mux403~0_combout\);

-- Location: FF_X63_Y41_N11
\rnd_gen|state_10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux403~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(3));

-- Location: LCCOMB_X67_Y41_N6
\main_fsm|ledr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~3_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(3),
	combout => \main_fsm|ledr~3_combout\);

-- Location: FF_X67_Y41_N7
\main_fsm|ledr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~3_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(3));

-- Location: LCCOMB_X65_Y40_N12
\rnd_gen|Mux290~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux290~0_combout\ = (\rnd_gen|state_06\(33) & ((\rnd_gen|state_06\(10) & (!\rnd_gen|state_06\(44))) # (!\rnd_gen|state_06\(10) & ((!\rnd_gen|state_06\(25)))))) # (!\rnd_gen|state_06\(33) & (\rnd_gen|state_06\(10) $ (((\rnd_gen|state_06\(25)) # 
-- (!\rnd_gen|state_06\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(44),
	datab => \rnd_gen|state_06\(10),
	datac => \rnd_gen|state_06\(25),
	datad => \rnd_gen|state_06\(33),
	combout => \rnd_gen|Mux290~0_combout\);

-- Location: FF_X65_Y40_N13
\rnd_gen|state_07[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux290~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(2));

-- Location: LCCOMB_X65_Y40_N2
\rnd_gen|Mux289~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux289~0_combout\ = (\rnd_gen|state_06\(33) & ((\rnd_gen|state_06\(44) & (\rnd_gen|state_06\(10))) # (!\rnd_gen|state_06\(44) & ((\rnd_gen|state_06\(25)))))) # (!\rnd_gen|state_06\(33) & (((!\rnd_gen|state_06\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(44),
	datab => \rnd_gen|state_06\(10),
	datac => \rnd_gen|state_06\(25),
	datad => \rnd_gen|state_06\(33),
	combout => \rnd_gen|Mux289~0_combout\);

-- Location: FF_X65_Y40_N3
\rnd_gen|state_07[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux289~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(1));

-- Location: LCCOMB_X65_Y40_N30
\rnd_gen|Mux323~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux323~0_combout\ = (\rnd_gen|state_06\(39) & ((\rnd_gen|state_06\(11) & ((\rnd_gen|state_06\(23)) # (\rnd_gen|state_06\(19)))) # (!\rnd_gen|state_06\(11) & (!\rnd_gen|state_06\(23))))) # (!\rnd_gen|state_06\(39) & ((\rnd_gen|state_06\(11) & 
-- (!\rnd_gen|state_06\(23))) # (!\rnd_gen|state_06\(11) & (\rnd_gen|state_06\(23) & !\rnd_gen|state_06\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(39),
	datab => \rnd_gen|state_06\(11),
	datac => \rnd_gen|state_06\(23),
	datad => \rnd_gen|state_06\(19),
	combout => \rnd_gen|Mux323~0_combout\);

-- Location: FF_X65_Y40_N31
\rnd_gen|state_07[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux323~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(35));

-- Location: LCCOMB_X66_Y37_N20
\rnd_gen|Mux316~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux316~0_combout\ = (\rnd_gen|state_06\(31) & (\rnd_gen|state_06\(36) $ (((!\rnd_gen|state_06\(32) & \rnd_gen|state_06\(18)))))) # (!\rnd_gen|state_06\(31) & ((\rnd_gen|state_06\(36) & ((\rnd_gen|state_06\(18)))) # (!\rnd_gen|state_06\(36) & 
-- (\rnd_gen|state_06\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(32),
	datab => \rnd_gen|state_06\(36),
	datac => \rnd_gen|state_06\(31),
	datad => \rnd_gen|state_06\(18),
	combout => \rnd_gen|Mux316~0_combout\);

-- Location: FF_X66_Y37_N21
\rnd_gen|state_07[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux316~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(28));

-- Location: LCCOMB_X65_Y40_N14
\rnd_gen|Mux365~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux365~0_combout\ = (\rnd_gen|state_07\(2) & (((!\rnd_gen|state_07\(35))))) # (!\rnd_gen|state_07\(2) & ((\rnd_gen|state_07\(28) & (!\rnd_gen|state_07\(1))) # (!\rnd_gen|state_07\(28) & ((\rnd_gen|state_07\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(2),
	datab => \rnd_gen|state_07\(1),
	datac => \rnd_gen|state_07\(35),
	datad => \rnd_gen|state_07\(28),
	combout => \rnd_gen|Mux365~0_combout\);

-- Location: FF_X65_Y40_N15
\rnd_gen|state_08[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux365~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(32));

-- Location: LCCOMB_X65_Y39_N14
\rnd_gen|Mux310~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux310~0_combout\ = (\rnd_gen|state_06\(42) & ((\rnd_gen|state_06\(41) & ((\rnd_gen|state_06\(35)))) # (!\rnd_gen|state_06\(41) & (!\rnd_gen|state_06\(29))))) # (!\rnd_gen|state_06\(42) & (\rnd_gen|state_06\(41) $ (((\rnd_gen|state_06\(29)) # 
-- (!\rnd_gen|state_06\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(41),
	datab => \rnd_gen|state_06\(42),
	datac => \rnd_gen|state_06\(29),
	datad => \rnd_gen|state_06\(35),
	combout => \rnd_gen|Mux310~0_combout\);

-- Location: FF_X65_Y39_N15
\rnd_gen|state_07[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux310~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(22));

-- Location: LCCOMB_X66_Y39_N12
\rnd_gen|Mux297~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux297~0_combout\ = \rnd_gen|state_06\(17) $ (((\rnd_gen|state_06\(27) & ((!\rnd_gen|state_06\(5)))) # (!\rnd_gen|state_06\(27) & (\rnd_gen|state_06\(9) & \rnd_gen|state_06\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(9),
	datab => \rnd_gen|state_06\(17),
	datac => \rnd_gen|state_06\(27),
	datad => \rnd_gen|state_06\(5),
	combout => \rnd_gen|Mux297~0_combout\);

-- Location: FF_X66_Y39_N13
\rnd_gen|state_07[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux297~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(9));

-- Location: LCCOMB_X63_Y39_N18
\rnd_gen|Mux300~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux300~0_combout\ = (\rnd_gen|state_06\(4) & ((\rnd_gen|state_06\(22) & ((\rnd_gen|state_06\(26)))) # (!\rnd_gen|state_06\(22) & (!\rnd_gen|state_06\(14))))) # (!\rnd_gen|state_06\(4) & ((\rnd_gen|state_06\(26) & ((!\rnd_gen|state_06\(22)))) # 
-- (!\rnd_gen|state_06\(26) & (\rnd_gen|state_06\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(14),
	datab => \rnd_gen|state_06\(4),
	datac => \rnd_gen|state_06\(22),
	datad => \rnd_gen|state_06\(26),
	combout => \rnd_gen|Mux300~0_combout\);

-- Location: FF_X63_Y39_N19
\rnd_gen|state_07[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux300~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(12));

-- Location: LCCOMB_X65_Y39_N24
\rnd_gen|Mux309~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux309~0_combout\ = (\rnd_gen|state_06\(29) & (\rnd_gen|state_06\(41) $ (((\rnd_gen|state_06\(42)) # (\rnd_gen|state_06\(35)))))) # (!\rnd_gen|state_06\(29) & ((\rnd_gen|state_06\(42) $ (!\rnd_gen|state_06\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(41),
	datab => \rnd_gen|state_06\(42),
	datac => \rnd_gen|state_06\(29),
	datad => \rnd_gen|state_06\(35),
	combout => \rnd_gen|Mux309~0_combout\);

-- Location: FF_X65_Y39_N25
\rnd_gen|state_07[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux309~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(21));

-- Location: LCCOMB_X66_Y40_N20
\rnd_gen|Mux338~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux338~0_combout\ = (\rnd_gen|state_07\(9) & ((\rnd_gen|state_07\(21) & (\rnd_gen|state_07\(22))) # (!\rnd_gen|state_07\(21) & ((\rnd_gen|state_07\(12)))))) # (!\rnd_gen|state_07\(9) & ((\rnd_gen|state_07\(22) & ((!\rnd_gen|state_07\(21)))) # 
-- (!\rnd_gen|state_07\(22) & (!\rnd_gen|state_07\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(22),
	datab => \rnd_gen|state_07\(9),
	datac => \rnd_gen|state_07\(12),
	datad => \rnd_gen|state_07\(21),
	combout => \rnd_gen|Mux338~0_combout\);

-- Location: FF_X66_Y40_N21
\rnd_gen|state_08[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux338~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(3));

-- Location: LCCOMB_X67_Y39_N22
\rnd_gen|Mux354~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux354~0_combout\ = (\rnd_gen|state_07\(30) & ((\rnd_gen|state_07\(20) & ((!\rnd_gen|state_07\(40)))) # (!\rnd_gen|state_07\(20) & (!\rnd_gen|state_07\(45))))) # (!\rnd_gen|state_07\(30) & (\rnd_gen|state_07\(40) $ (((\rnd_gen|state_07\(45)) # 
-- (!\rnd_gen|state_07\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(45),
	datab => \rnd_gen|state_07\(30),
	datac => \rnd_gen|state_07\(40),
	datad => \rnd_gen|state_07\(20),
	combout => \rnd_gen|Mux354~0_combout\);

-- Location: FF_X67_Y39_N23
\rnd_gen|state_08[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux354~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(20));

-- Location: LCCOMB_X65_Y40_N28
\rnd_gen|Mux368~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux368~0_combout\ = (\rnd_gen|state_07\(2) & (\rnd_gen|state_07\(1) $ (\rnd_gen|state_07\(35) $ (!\rnd_gen|state_07\(28))))) # (!\rnd_gen|state_07\(2) & ((\rnd_gen|state_07\(1) & ((!\rnd_gen|state_07\(28)))) # (!\rnd_gen|state_07\(1) & 
-- (!\rnd_gen|state_07\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(2),
	datab => \rnd_gen|state_07\(1),
	datac => \rnd_gen|state_07\(35),
	datad => \rnd_gen|state_07\(28),
	combout => \rnd_gen|Mux368~0_combout\);

-- Location: FF_X65_Y40_N29
\rnd_gen|state_08[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux368~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(35));

-- Location: LCCOMB_X66_Y40_N12
\rnd_gen|Mux382~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux382~0_combout\ = (\rnd_gen|state_08\(32) & ((\rnd_gen|state_08\(35) & ((\rnd_gen|state_08\(20)))) # (!\rnd_gen|state_08\(35) & (\rnd_gen|state_08\(3))))) # (!\rnd_gen|state_08\(32) & ((\rnd_gen|state_08\(20) & ((\rnd_gen|state_08\(35)))) # 
-- (!\rnd_gen|state_08\(20) & (\rnd_gen|state_08\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(32),
	datab => \rnd_gen|state_08\(3),
	datac => \rnd_gen|state_08\(20),
	datad => \rnd_gen|state_08\(35),
	combout => \rnd_gen|Mux382~0_combout\);

-- Location: FF_X66_Y40_N13
\rnd_gen|state_09[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux382~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(9));

-- Location: LCCOMB_X66_Y40_N6
\rnd_gen|Mux337~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux337~0_combout\ = (\rnd_gen|state_07\(9) & (!\rnd_gen|state_07\(22) & (!\rnd_gen|state_07\(12)))) # (!\rnd_gen|state_07\(9) & ((\rnd_gen|state_07\(22) $ (!\rnd_gen|state_07\(12))) # (!\rnd_gen|state_07\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(22),
	datab => \rnd_gen|state_07\(9),
	datac => \rnd_gen|state_07\(12),
	datad => \rnd_gen|state_07\(21),
	combout => \rnd_gen|Mux337~0_combout\);

-- Location: FF_X66_Y40_N7
\rnd_gen|state_08[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux337~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(1));

-- Location: LCCOMB_X65_Y40_N22
\rnd_gen|Mux320~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux320~0_combout\ = (\rnd_gen|state_06\(23) & ((\rnd_gen|state_06\(39) $ (!\rnd_gen|state_06\(11))) # (!\rnd_gen|state_06\(19)))) # (!\rnd_gen|state_06\(23) & (((!\rnd_gen|state_06\(11) & !\rnd_gen|state_06\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(39),
	datab => \rnd_gen|state_06\(11),
	datac => \rnd_gen|state_06\(23),
	datad => \rnd_gen|state_06\(19),
	combout => \rnd_gen|Mux320~0_combout\);

-- Location: FF_X65_Y40_N23
\rnd_gen|state_07[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux320~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(32));

-- Location: LCCOMB_X65_Y40_N4
\rnd_gen|Mux291~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux291~0_combout\ = (\rnd_gen|state_06\(44) & ((\rnd_gen|state_06\(10) & (\rnd_gen|state_06\(25))) # (!\rnd_gen|state_06\(10) & (!\rnd_gen|state_06\(25) & \rnd_gen|state_06\(33))))) # (!\rnd_gen|state_06\(44) & ((\rnd_gen|state_06\(10) & 
-- ((\rnd_gen|state_06\(33)) # (!\rnd_gen|state_06\(25)))) # (!\rnd_gen|state_06\(10) & (\rnd_gen|state_06\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(44),
	datab => \rnd_gen|state_06\(10),
	datac => \rnd_gen|state_06\(25),
	datad => \rnd_gen|state_06\(33),
	combout => \rnd_gen|Mux291~0_combout\);

-- Location: FF_X65_Y40_N5
\rnd_gen|state_07[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux291~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(3));

-- Location: LCCOMB_X63_Y39_N0
\rnd_gen|Mux303~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux303~0_combout\ = (\rnd_gen|state_06\(4) & ((\rnd_gen|state_06\(26)) # (\rnd_gen|state_06\(14) $ (\rnd_gen|state_06\(22))))) # (!\rnd_gen|state_06\(4) & (!\rnd_gen|state_06\(22) & (\rnd_gen|state_06\(14) $ (!\rnd_gen|state_06\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(14),
	datab => \rnd_gen|state_06\(4),
	datac => \rnd_gen|state_06\(22),
	datad => \rnd_gen|state_06\(26),
	combout => \rnd_gen|Mux303~0_combout\);

-- Location: FF_X63_Y39_N1
\rnd_gen|state_07[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux303~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(15));

-- Location: LCCOMB_X65_Y39_N22
\rnd_gen|Mux294~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux294~0_combout\ = (\rnd_gen|state_06\(24) & ((\rnd_gen|state_06\(28) & (!\rnd_gen|state_06\(2))) # (!\rnd_gen|state_06\(28) & ((\rnd_gen|state_06\(40)))))) # (!\rnd_gen|state_06\(24) & ((\rnd_gen|state_06\(40) & ((\rnd_gen|state_06\(28)))) # 
-- (!\rnd_gen|state_06\(40) & (!\rnd_gen|state_06\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(24),
	datab => \rnd_gen|state_06\(2),
	datac => \rnd_gen|state_06\(28),
	datad => \rnd_gen|state_06\(40),
	combout => \rnd_gen|Mux294~0_combout\);

-- Location: FF_X65_Y39_N23
\rnd_gen|state_07[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux294~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(6));

-- Location: LCCOMB_X65_Y40_N24
\rnd_gen|Mux348~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux348~0_combout\ = (\rnd_gen|state_07\(32) & (\rnd_gen|state_07\(3) $ (((!\rnd_gen|state_07\(6)) # (!\rnd_gen|state_07\(15)))))) # (!\rnd_gen|state_07\(32) & (((\rnd_gen|state_07\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(32),
	datab => \rnd_gen|state_07\(3),
	datac => \rnd_gen|state_07\(15),
	datad => \rnd_gen|state_07\(6),
	combout => \rnd_gen|Mux348~0_combout\);

-- Location: FF_X65_Y40_N25
\rnd_gen|state_08[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux348~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(14));

-- Location: LCCOMB_X66_Y39_N30
\rnd_gen|Mux358~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux358~0_combout\ = (\rnd_gen|state_07\(5) & ((\rnd_gen|state_07\(27) & (\rnd_gen|state_07\(11))) # (!\rnd_gen|state_07\(27) & ((\rnd_gen|state_07\(34)))))) # (!\rnd_gen|state_07\(5) & (((!\rnd_gen|state_07\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(5),
	datab => \rnd_gen|state_07\(11),
	datac => \rnd_gen|state_07\(27),
	datad => \rnd_gen|state_07\(34),
	combout => \rnd_gen|Mux358~0_combout\);

-- Location: FF_X66_Y39_N31
\rnd_gen|state_08[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux358~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(24));

-- Location: LCCOMB_X66_Y39_N10
\rnd_gen|Mux298~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux298~0_combout\ = (\rnd_gen|state_06\(9) & (\rnd_gen|state_06\(27) $ (((\rnd_gen|state_06\(17) & \rnd_gen|state_06\(5)))))) # (!\rnd_gen|state_06\(9) & (\rnd_gen|state_06\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(9),
	datab => \rnd_gen|state_06\(17),
	datac => \rnd_gen|state_06\(27),
	datad => \rnd_gen|state_06\(5),
	combout => \rnd_gen|Mux298~0_combout\);

-- Location: FF_X66_Y39_N11
\rnd_gen|state_07[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux298~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(10));

-- Location: LCCOMB_X67_Y39_N24
\rnd_gen|Mux329~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux329~0_combout\ = (\rnd_gen|state_06\(37) & ((\rnd_gen|state_06\(30)) # ((\rnd_gen|state_06\(46) & !\rnd_gen|state_06\(21))))) # (!\rnd_gen|state_06\(37) & (!\rnd_gen|state_06\(46) & ((\rnd_gen|state_06\(21)) # (!\rnd_gen|state_06\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(30),
	datab => \rnd_gen|state_06\(37),
	datac => \rnd_gen|state_06\(46),
	datad => \rnd_gen|state_06\(21),
	combout => \rnd_gen|Mux329~0_combout\);

-- Location: FF_X67_Y39_N25
\rnd_gen|state_07[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux329~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(41));

-- Location: LCCOMB_X66_Y37_N14
\rnd_gen|Mux314~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux314~0_combout\ = (\rnd_gen|state_06\(34) & (\rnd_gen|state_06\(45) $ (((\rnd_gen|state_06\(15) & \rnd_gen|state_06\(20)))))) # (!\rnd_gen|state_06\(34) & ((\rnd_gen|state_06\(20) & (!\rnd_gen|state_06\(45))) # (!\rnd_gen|state_06\(20) & 
-- ((\rnd_gen|state_06\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(45),
	datab => \rnd_gen|state_06\(34),
	datac => \rnd_gen|state_06\(15),
	datad => \rnd_gen|state_06\(20),
	combout => \rnd_gen|Mux314~0_combout\);

-- Location: FF_X66_Y37_N15
\rnd_gen|state_07[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux314~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(26));

-- Location: LCCOMB_X67_Y38_N14
\rnd_gen|Mux306~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux306~0_combout\ = (\rnd_gen|state_06\(1) & (((!\rnd_gen|state_06\(8))))) # (!\rnd_gen|state_06\(1) & ((\rnd_gen|state_06\(13) & (\rnd_gen|state_06\(3) & \rnd_gen|state_06\(8))) # (!\rnd_gen|state_06\(13) & ((\rnd_gen|state_06\(3)) # 
-- (\rnd_gen|state_06\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_06\(13),
	datab => \rnd_gen|state_06\(3),
	datac => \rnd_gen|state_06\(1),
	datad => \rnd_gen|state_06\(8),
	combout => \rnd_gen|Mux306~0_combout\);

-- Location: FF_X67_Y38_N15
\rnd_gen|state_07[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux306~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_07\(18));

-- Location: LCCOMB_X66_Y39_N0
\rnd_gen|Mux340~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux340~0_combout\ = (\rnd_gen|state_07\(10) & ((\rnd_gen|state_07\(41) & ((\rnd_gen|state_07\(18)))) # (!\rnd_gen|state_07\(41) & (!\rnd_gen|state_07\(26))))) # (!\rnd_gen|state_07\(10) & (\rnd_gen|state_07\(18) $ (((\rnd_gen|state_07\(26)) # 
-- (!\rnd_gen|state_07\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(10),
	datab => \rnd_gen|state_07\(41),
	datac => \rnd_gen|state_07\(26),
	datad => \rnd_gen|state_07\(18),
	combout => \rnd_gen|Mux340~0_combout\);

-- Location: FF_X66_Y39_N1
\rnd_gen|state_08[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux340~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(5));

-- Location: LCCOMB_X66_Y40_N14
\rnd_gen|Mux392~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux392~0_combout\ = \rnd_gen|state_08\(14) $ (\rnd_gen|state_08\(5) $ (((\rnd_gen|state_08\(1) & \rnd_gen|state_08\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(1),
	datab => \rnd_gen|state_08\(14),
	datac => \rnd_gen|state_08\(24),
	datad => \rnd_gen|state_08\(5),
	combout => \rnd_gen|Mux392~0_combout\);

-- Location: FF_X66_Y40_N15
\rnd_gen|state_09[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux392~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(28));

-- Location: LCCOMB_X66_Y40_N22
\rnd_gen|Mux391~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux391~0_combout\ = \rnd_gen|state_08\(25) $ (\rnd_gen|state_08\(47) $ (((\rnd_gen|state_08\(11) & !\rnd_gen|state_08\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(25),
	datab => \rnd_gen|state_08\(11),
	datac => \rnd_gen|state_08\(47),
	datad => \rnd_gen|state_08\(42),
	combout => \rnd_gen|Mux391~0_combout\);

-- Location: FF_X66_Y40_N23
\rnd_gen|state_09[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux391~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(25));

-- Location: LCCOMB_X65_Y40_N16
\rnd_gen|Mux346~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux346~0_combout\ = (\rnd_gen|state_07\(32) & (\rnd_gen|state_07\(15))) # (!\rnd_gen|state_07\(32) & ((\rnd_gen|state_07\(6) & ((!\rnd_gen|state_07\(3)))) # (!\rnd_gen|state_07\(6) & (\rnd_gen|state_07\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(15),
	datab => \rnd_gen|state_07\(3),
	datac => \rnd_gen|state_07\(32),
	datad => \rnd_gen|state_07\(6),
	combout => \rnd_gen|Mux346~0_combout\);

-- Location: FF_X65_Y40_N17
\rnd_gen|state_08[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux346~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(12));

-- Location: LCCOMB_X65_Y40_N6
\rnd_gen|Mux367~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux367~0_combout\ = (\rnd_gen|state_07\(35) & ((\rnd_gen|state_07\(2) & ((\rnd_gen|state_07\(28)))) # (!\rnd_gen|state_07\(2) & (\rnd_gen|state_07\(1))))) # (!\rnd_gen|state_07\(35) & (\rnd_gen|state_07\(2) $ (((!\rnd_gen|state_07\(1) & 
-- !\rnd_gen|state_07\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(2),
	datab => \rnd_gen|state_07\(1),
	datac => \rnd_gen|state_07\(35),
	datad => \rnd_gen|state_07\(28),
	combout => \rnd_gen|Mux367~0_combout\);

-- Location: FF_X65_Y40_N7
\rnd_gen|state_08[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux367~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(34));

-- Location: LCCOMB_X67_Y39_N8
\rnd_gen|Mux373~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux373~0_combout\ = (\rnd_gen|state_07\(0) & ((\rnd_gen|state_07\(23) & (!\rnd_gen|state_07\(19))) # (!\rnd_gen|state_07\(23) & ((!\rnd_gen|state_07\(43)))))) # (!\rnd_gen|state_07\(0) & (\rnd_gen|state_07\(43) $ (((\rnd_gen|state_07\(23)) # 
-- (!\rnd_gen|state_07\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(0),
	datab => \rnd_gen|state_07\(19),
	datac => \rnd_gen|state_07\(23),
	datad => \rnd_gen|state_07\(43),
	combout => \rnd_gen|Mux373~0_combout\);

-- Location: FF_X67_Y39_N9
\rnd_gen|state_08[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux373~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(40));

-- Location: LCCOMB_X66_Y39_N18
\rnd_gen|Mux339~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux339~0_combout\ = (\rnd_gen|state_07\(26) & ((\rnd_gen|state_07\(41) & ((!\rnd_gen|state_07\(18)))) # (!\rnd_gen|state_07\(41) & (!\rnd_gen|state_07\(10))))) # (!\rnd_gen|state_07\(26) & ((\rnd_gen|state_07\(10) & ((!\rnd_gen|state_07\(18)))) # 
-- (!\rnd_gen|state_07\(10) & (\rnd_gen|state_07\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(10),
	datab => \rnd_gen|state_07\(41),
	datac => \rnd_gen|state_07\(26),
	datad => \rnd_gen|state_07\(18),
	combout => \rnd_gen|Mux339~0_combout\);

-- Location: FF_X66_Y39_N19
\rnd_gen|state_08[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux339~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(4));

-- Location: LCCOMB_X66_Y40_N28
\rnd_gen|Mux389~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux389~0_combout\ = (\rnd_gen|state_08\(40) & (\rnd_gen|state_08\(12) $ ((!\rnd_gen|state_08\(34))))) # (!\rnd_gen|state_08\(40) & ((\rnd_gen|state_08\(4) & (!\rnd_gen|state_08\(12))) # (!\rnd_gen|state_08\(4) & ((!\rnd_gen|state_08\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(12),
	datab => \rnd_gen|state_08\(34),
	datac => \rnd_gen|state_08\(40),
	datad => \rnd_gen|state_08\(4),
	combout => \rnd_gen|Mux389~0_combout\);

-- Location: FF_X66_Y40_N29
\rnd_gen|state_09[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux389~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(22));

-- Location: LCCOMB_X66_Y40_N24
\rnd_gen|Mux404~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux404~0_combout\ = (\rnd_gen|state_09\(9) & (\rnd_gen|state_09\(28) $ ((!\rnd_gen|state_09\(25))))) # (!\rnd_gen|state_09\(9) & ((\rnd_gen|state_09\(28) & (\rnd_gen|state_09\(25) & !\rnd_gen|state_09\(22))) # (!\rnd_gen|state_09\(28) & 
-- ((\rnd_gen|state_09\(25)) # (!\rnd_gen|state_09\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(9),
	datab => \rnd_gen|state_09\(28),
	datac => \rnd_gen|state_09\(25),
	datad => \rnd_gen|state_09\(22),
	combout => \rnd_gen|Mux404~0_combout\);

-- Location: FF_X66_Y40_N25
\rnd_gen|state_10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux404~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(4));

-- Location: LCCOMB_X74_Y40_N24
\main_fsm|ledr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~4_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.win~q\,
	datac => \rnd_gen|state_10\(4),
	combout => \main_fsm|ledr~4_combout\);

-- Location: FF_X74_Y40_N25
\main_fsm|ledr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~4_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(4));

-- Location: LCCOMB_X66_Y40_N26
\rnd_gen|Mux405~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux405~0_combout\ = (\rnd_gen|state_09\(22) & (\rnd_gen|state_09\(28) $ (((\rnd_gen|state_09\(9) & !\rnd_gen|state_09\(25)))))) # (!\rnd_gen|state_09\(22) & ((\rnd_gen|state_09\(28) & (!\rnd_gen|state_09\(9))) # (!\rnd_gen|state_09\(28) & 
-- ((\rnd_gen|state_09\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(9),
	datab => \rnd_gen|state_09\(28),
	datac => \rnd_gen|state_09\(25),
	datad => \rnd_gen|state_09\(22),
	combout => \rnd_gen|Mux405~0_combout\);

-- Location: FF_X66_Y40_N27
\rnd_gen|state_10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux405~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(5));

-- Location: LCCOMB_X67_Y41_N8
\main_fsm|ledr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~5_combout\ = (\main_fsm|s_State.win~q\ & !\rnd_gen|state_10\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(5),
	combout => \main_fsm|ledr~5_combout\);

-- Location: FF_X67_Y41_N9
\main_fsm|ledr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~5_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(5));

-- Location: LCCOMB_X66_Y40_N16
\rnd_gen|Mux406~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux406~0_combout\ = (\rnd_gen|state_09\(28) & (!\rnd_gen|state_09\(22) & ((!\rnd_gen|state_09\(25)) # (!\rnd_gen|state_09\(9))))) # (!\rnd_gen|state_09\(28) & ((\rnd_gen|state_09\(9) & (\rnd_gen|state_09\(25) $ (\rnd_gen|state_09\(22)))) # 
-- (!\rnd_gen|state_09\(9) & ((\rnd_gen|state_09\(22)) # (!\rnd_gen|state_09\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(9),
	datab => \rnd_gen|state_09\(28),
	datac => \rnd_gen|state_09\(25),
	datad => \rnd_gen|state_09\(22),
	combout => \rnd_gen|Mux406~0_combout\);

-- Location: FF_X66_Y40_N17
\rnd_gen|state_10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux406~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(6));

-- Location: LCCOMB_X67_Y41_N26
\main_fsm|ledr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~6_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(6),
	combout => \main_fsm|ledr~6_combout\);

-- Location: FF_X67_Y41_N27
\main_fsm|ledr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~6_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(6));

-- Location: LCCOMB_X66_Y40_N30
\rnd_gen|Mux407~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux407~0_combout\ = \rnd_gen|state_09\(28) $ (((\rnd_gen|state_09\(9) & ((!\rnd_gen|state_09\(22)))) # (!\rnd_gen|state_09\(9) & (!\rnd_gen|state_09\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(9),
	datab => \rnd_gen|state_09\(28),
	datac => \rnd_gen|state_09\(25),
	datad => \rnd_gen|state_09\(22),
	combout => \rnd_gen|Mux407~0_combout\);

-- Location: FF_X66_Y40_N31
\rnd_gen|state_10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux407~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(7));

-- Location: LCCOMB_X74_Y40_N10
\main_fsm|ledr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~7_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.win~q\,
	datac => \rnd_gen|state_10\(7),
	combout => \main_fsm|ledr~7_combout\);

-- Location: FF_X74_Y40_N11
\main_fsm|ledr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~7_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(7));

-- Location: LCCOMB_X66_Y40_N10
\rnd_gen|Mux394~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux394~0_combout\ = (\rnd_gen|state_08\(1) & (\rnd_gen|state_08\(5) & (\rnd_gen|state_08\(14) $ (\rnd_gen|state_08\(24))))) # (!\rnd_gen|state_08\(1) & ((\rnd_gen|state_08\(14)) # ((\rnd_gen|state_08\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(1),
	datab => \rnd_gen|state_08\(14),
	datac => \rnd_gen|state_08\(24),
	datad => \rnd_gen|state_08\(5),
	combout => \rnd_gen|Mux394~0_combout\);

-- Location: FF_X66_Y40_N11
\rnd_gen|state_09[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux394~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(31));

-- Location: LCCOMB_X66_Y41_N22
\rnd_gen|Mux353~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux353~0_combout\ = (\rnd_gen|state_07\(44) & ((\rnd_gen|state_07\(31) & (\rnd_gen|state_07\(8))) # (!\rnd_gen|state_07\(31) & ((!\rnd_gen|state_07\(16)))))) # (!\rnd_gen|state_07\(44) & ((\rnd_gen|state_07\(8) & ((\rnd_gen|state_07\(16)))) # 
-- (!\rnd_gen|state_07\(8) & (!\rnd_gen|state_07\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(8),
	datab => \rnd_gen|state_07\(31),
	datac => \rnd_gen|state_07\(44),
	datad => \rnd_gen|state_07\(16),
	combout => \rnd_gen|Mux353~0_combout\);

-- Location: FF_X66_Y41_N23
\rnd_gen|state_08[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux353~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(19));

-- Location: LCCOMB_X66_Y39_N22
\rnd_gen|Mux342~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux342~0_combout\ = \rnd_gen|state_07\(18) $ (((\rnd_gen|state_07\(10) $ (!\rnd_gen|state_07\(26))) # (!\rnd_gen|state_07\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(10),
	datab => \rnd_gen|state_07\(41),
	datac => \rnd_gen|state_07\(26),
	datad => \rnd_gen|state_07\(18),
	combout => \rnd_gen|Mux342~0_combout\);

-- Location: FF_X66_Y39_N23
\rnd_gen|state_08[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux342~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(7));

-- Location: LCCOMB_X63_Y41_N24
\rnd_gen|Mux363~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux363~0_combout\ = (\rnd_gen|state_07\(46) & ((\rnd_gen|state_07\(24) & ((\rnd_gen|state_07\(13)))) # (!\rnd_gen|state_07\(24) & ((!\rnd_gen|state_07\(13)) # (!\rnd_gen|state_07\(7)))))) # (!\rnd_gen|state_07\(46) & (\rnd_gen|state_07\(13) & 
-- ((\rnd_gen|state_07\(7)) # (!\rnd_gen|state_07\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(46),
	datab => \rnd_gen|state_07\(24),
	datac => \rnd_gen|state_07\(7),
	datad => \rnd_gen|state_07\(13),
	combout => \rnd_gen|Mux363~0_combout\);

-- Location: FF_X63_Y41_N25
\rnd_gen|state_08[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux363~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(30));

-- Location: LCCOMB_X67_Y39_N16
\rnd_gen|Mux356~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux356~0_combout\ = \rnd_gen|state_07\(40) $ (((\rnd_gen|state_07\(45) & (!\rnd_gen|state_07\(30) & !\rnd_gen|state_07\(20))) # (!\rnd_gen|state_07\(45) & (\rnd_gen|state_07\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(45),
	datab => \rnd_gen|state_07\(30),
	datac => \rnd_gen|state_07\(40),
	datad => \rnd_gen|state_07\(20),
	combout => \rnd_gen|Mux356~0_combout\);

-- Location: FF_X67_Y39_N17
\rnd_gen|state_08[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux356~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(22));

-- Location: LCCOMB_X66_Y41_N30
\rnd_gen|Mux399~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux399~0_combout\ = (\rnd_gen|state_08\(19) & ((\rnd_gen|state_08\(7) & ((!\rnd_gen|state_08\(22)) # (!\rnd_gen|state_08\(30)))) # (!\rnd_gen|state_08\(7) & ((\rnd_gen|state_08\(22)))))) # (!\rnd_gen|state_08\(19) & ((\rnd_gen|state_08\(7) & 
-- ((\rnd_gen|state_08\(22)))) # (!\rnd_gen|state_08\(7) & (\rnd_gen|state_08\(30) & !\rnd_gen|state_08\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(19),
	datab => \rnd_gen|state_08\(7),
	datac => \rnd_gen|state_08\(30),
	datad => \rnd_gen|state_08\(22),
	combout => \rnd_gen|Mux399~0_combout\);

-- Location: FF_X66_Y41_N31
\rnd_gen|state_09[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux399~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(46));

-- Location: LCCOMB_X66_Y39_N28
\rnd_gen|Mux360~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux360~0_combout\ = (\rnd_gen|state_07\(11) & ((\rnd_gen|state_07\(5)) # ((!\rnd_gen|state_07\(34))))) # (!\rnd_gen|state_07\(11) & (((\rnd_gen|state_07\(27) & !\rnd_gen|state_07\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(5),
	datab => \rnd_gen|state_07\(11),
	datac => \rnd_gen|state_07\(27),
	datad => \rnd_gen|state_07\(34),
	combout => \rnd_gen|Mux360~0_combout\);

-- Location: FF_X66_Y39_N29
\rnd_gen|state_08[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux360~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(26));

-- Location: LCCOMB_X67_Y40_N16
\rnd_gen|Mux344~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux344~0_combout\ = \rnd_gen|state_07\(38) $ (((\rnd_gen|state_07\(14)) # ((!\rnd_gen|state_07\(39) & \rnd_gen|state_07\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(39),
	datab => \rnd_gen|state_07\(33),
	datac => \rnd_gen|state_07\(14),
	datad => \rnd_gen|state_07\(38),
	combout => \rnd_gen|Mux344~0_combout\);

-- Location: FF_X67_Y40_N17
\rnd_gen|state_08[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux344~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(9));

-- Location: LCCOMB_X65_Y40_N18
\rnd_gen|Mux347~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux347~0_combout\ = (\rnd_gen|state_07\(32) & ((\rnd_gen|state_07\(15) & ((\rnd_gen|state_07\(3)) # (\rnd_gen|state_07\(6)))) # (!\rnd_gen|state_07\(15) & ((!\rnd_gen|state_07\(6)))))) # (!\rnd_gen|state_07\(32) & (!\rnd_gen|state_07\(15) & 
-- ((\rnd_gen|state_07\(3)) # (\rnd_gen|state_07\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(32),
	datab => \rnd_gen|state_07\(3),
	datac => \rnd_gen|state_07\(15),
	datad => \rnd_gen|state_07\(6),
	combout => \rnd_gen|Mux347~0_combout\);

-- Location: FF_X65_Y40_N19
\rnd_gen|state_08[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux347~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(13));

-- Location: LCCOMB_X67_Y40_N18
\rnd_gen|Mux343~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux343~0_combout\ = (\rnd_gen|state_07\(14) & ((\rnd_gen|state_07\(39)) # (\rnd_gen|state_07\(33) $ (!\rnd_gen|state_07\(38))))) # (!\rnd_gen|state_07\(14) & (((\rnd_gen|state_07\(33) & !\rnd_gen|state_07\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(39),
	datab => \rnd_gen|state_07\(33),
	datac => \rnd_gen|state_07\(14),
	datad => \rnd_gen|state_07\(38),
	combout => \rnd_gen|Mux343~0_combout\);

-- Location: FF_X67_Y40_N19
\rnd_gen|state_08[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux343~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(8));

-- Location: LCCOMB_X67_Y40_N4
\rnd_gen|Mux395~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux395~0_combout\ = (\rnd_gen|state_08\(8) & (\rnd_gen|state_08\(26) $ (((!\rnd_gen|state_08\(13)) # (!\rnd_gen|state_08\(9)))))) # (!\rnd_gen|state_08\(8) & (((\rnd_gen|state_08\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(26),
	datab => \rnd_gen|state_08\(9),
	datac => \rnd_gen|state_08\(13),
	datad => \rnd_gen|state_08\(8),
	combout => \rnd_gen|Mux395~0_combout\);

-- Location: FF_X67_Y40_N5
\rnd_gen|state_09[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux395~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(37));

-- Location: LCCOMB_X65_Y40_N20
\rnd_gen|Mux366~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux366~0_combout\ = (\rnd_gen|state_07\(2) & (\rnd_gen|state_07\(1) & ((!\rnd_gen|state_07\(28))))) # (!\rnd_gen|state_07\(2) & ((\rnd_gen|state_07\(1) & ((\rnd_gen|state_07\(35)) # (\rnd_gen|state_07\(28)))) # (!\rnd_gen|state_07\(1) & 
-- ((!\rnd_gen|state_07\(28)) # (!\rnd_gen|state_07\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(2),
	datab => \rnd_gen|state_07\(1),
	datac => \rnd_gen|state_07\(35),
	datad => \rnd_gen|state_07\(28),
	combout => \rnd_gen|Mux366~0_combout\);

-- Location: FF_X65_Y40_N21
\rnd_gen|state_08[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux366~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(33));

-- Location: LCCOMB_X66_Y40_N2
\rnd_gen|Mux336~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux336~0_combout\ = (\rnd_gen|state_07\(12) & (\rnd_gen|state_07\(22) $ (((\rnd_gen|state_07\(9) & \rnd_gen|state_07\(21)))))) # (!\rnd_gen|state_07\(12) & (\rnd_gen|state_07\(9) $ (((!\rnd_gen|state_07\(22) & !\rnd_gen|state_07\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(22),
	datab => \rnd_gen|state_07\(9),
	datac => \rnd_gen|state_07\(12),
	datad => \rnd_gen|state_07\(21),
	combout => \rnd_gen|Mux336~0_combout\);

-- Location: FF_X66_Y40_N3
\rnd_gen|state_08[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux336~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(0));

-- Location: LCCOMB_X63_Y41_N30
\rnd_gen|Mux361~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux361~0_combout\ = (\rnd_gen|state_07\(7) & ((\rnd_gen|state_07\(24) & (!\rnd_gen|state_07\(46))) # (!\rnd_gen|state_07\(24) & ((!\rnd_gen|state_07\(13)))))) # (!\rnd_gen|state_07\(7) & ((\rnd_gen|state_07\(46) & ((!\rnd_gen|state_07\(13)))) # 
-- (!\rnd_gen|state_07\(46) & (!\rnd_gen|state_07\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(46),
	datab => \rnd_gen|state_07\(24),
	datac => \rnd_gen|state_07\(7),
	datad => \rnd_gen|state_07\(13),
	combout => \rnd_gen|Mux361~0_combout\);

-- Location: FF_X63_Y41_N31
\rnd_gen|state_08[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux361~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(28));

-- Location: LCCOMB_X67_Y40_N22
\rnd_gen|Mux370~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux370~0_combout\ = (\rnd_gen|state_07\(36) & ((\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(17)) # (\rnd_gen|state_07\(37)))) # (!\rnd_gen|state_07\(42) & (\rnd_gen|state_07\(17) $ (!\rnd_gen|state_07\(37)))))) # (!\rnd_gen|state_07\(36) & 
-- (!\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(17)) # (\rnd_gen|state_07\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(36),
	datab => \rnd_gen|state_07\(42),
	datac => \rnd_gen|state_07\(17),
	datad => \rnd_gen|state_07\(37),
	combout => \rnd_gen|Mux370~0_combout\);

-- Location: FF_X67_Y40_N23
\rnd_gen|state_08[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux370~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(37));

-- Location: LCCOMB_X63_Y40_N28
\rnd_gen|Mux380~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux380~0_combout\ = (\rnd_gen|state_08\(0) & (\rnd_gen|state_08\(33) $ (((\rnd_gen|state_08\(28)) # (\rnd_gen|state_08\(37)))))) # (!\rnd_gen|state_08\(0) & (((!\rnd_gen|state_08\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(33),
	datab => \rnd_gen|state_08\(0),
	datac => \rnd_gen|state_08\(28),
	datad => \rnd_gen|state_08\(37),
	combout => \rnd_gen|Mux380~0_combout\);

-- Location: FF_X63_Y40_N29
\rnd_gen|state_09[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux380~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(0));

-- Location: LCCOMB_X67_Y40_N0
\rnd_gen|Mux408~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux408~0_combout\ = (\rnd_gen|state_09\(46) & (((\rnd_gen|state_09\(37))))) # (!\rnd_gen|state_09\(46) & (\rnd_gen|state_09\(31) $ (((!\rnd_gen|state_09\(37) & \rnd_gen|state_09\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(31),
	datab => \rnd_gen|state_09\(46),
	datac => \rnd_gen|state_09\(37),
	datad => \rnd_gen|state_09\(0),
	combout => \rnd_gen|Mux408~0_combout\);

-- Location: FF_X67_Y40_N1
\rnd_gen|state_10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux408~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(8));

-- Location: LCCOMB_X67_Y41_N20
\main_fsm|ledr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~8_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(8),
	combout => \main_fsm|ledr~8_combout\);

-- Location: FF_X67_Y41_N21
\main_fsm|ledr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~8_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(8));

-- Location: LCCOMB_X67_Y40_N2
\rnd_gen|Mux409~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux409~0_combout\ = (\rnd_gen|state_09\(46) & ((\rnd_gen|state_09\(37) & (\rnd_gen|state_09\(31))) # (!\rnd_gen|state_09\(37) & ((\rnd_gen|state_09\(0)))))) # (!\rnd_gen|state_09\(46) & (((!\rnd_gen|state_09\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(31),
	datab => \rnd_gen|state_09\(46),
	datac => \rnd_gen|state_09\(37),
	datad => \rnd_gen|state_09\(0),
	combout => \rnd_gen|Mux409~0_combout\);

-- Location: FF_X67_Y40_N3
\rnd_gen|state_10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux409~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(9));

-- Location: LCCOMB_X74_Y40_N0
\main_fsm|ledr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~9_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|s_State.win~q\,
	datac => \rnd_gen|state_10\(9),
	combout => \main_fsm|ledr~9_combout\);

-- Location: FF_X74_Y40_N1
\main_fsm|ledr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~9_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(9));

-- Location: LCCOMB_X67_Y40_N28
\rnd_gen|Mux410~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux410~0_combout\ = (\rnd_gen|state_09\(31) & (\rnd_gen|state_09\(46) $ (((\rnd_gen|state_09\(37) & !\rnd_gen|state_09\(0)))))) # (!\rnd_gen|state_09\(31) & (((\rnd_gen|state_09\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(31),
	datab => \rnd_gen|state_09\(46),
	datac => \rnd_gen|state_09\(37),
	datad => \rnd_gen|state_09\(0),
	combout => \rnd_gen|Mux410~0_combout\);

-- Location: FF_X67_Y40_N29
\rnd_gen|state_10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux410~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(10));

-- Location: LCCOMB_X67_Y41_N2
\main_fsm|ledr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~10_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(10),
	combout => \main_fsm|ledr~10_combout\);

-- Location: FF_X67_Y41_N3
\main_fsm|ledr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~10_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(10));

-- Location: LCCOMB_X67_Y40_N6
\rnd_gen|Mux411~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux411~0_combout\ = (\rnd_gen|state_09\(31) & ((\rnd_gen|state_09\(46) & ((\rnd_gen|state_09\(0)))) # (!\rnd_gen|state_09\(46) & (!\rnd_gen|state_09\(37) & !\rnd_gen|state_09\(0))))) # (!\rnd_gen|state_09\(31) & ((\rnd_gen|state_09\(46) & 
-- ((!\rnd_gen|state_09\(0)) # (!\rnd_gen|state_09\(37)))) # (!\rnd_gen|state_09\(46) & ((\rnd_gen|state_09\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(31),
	datab => \rnd_gen|state_09\(46),
	datac => \rnd_gen|state_09\(37),
	datad => \rnd_gen|state_09\(0),
	combout => \rnd_gen|Mux411~0_combout\);

-- Location: FF_X67_Y40_N7
\rnd_gen|state_10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux411~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(11));

-- Location: LCCOMB_X67_Y41_N16
\main_fsm|ledr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~11_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(11),
	combout => \main_fsm|ledr~11_combout\);

-- Location: FF_X67_Y41_N17
\main_fsm|ledr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~11_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(11));

-- Location: LCCOMB_X66_Y41_N10
\rnd_gen|Mux396~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux396~0_combout\ = (\rnd_gen|state_08\(46) & (((!\rnd_gen|state_08\(21))))) # (!\rnd_gen|state_08\(46) & ((\rnd_gen|state_08\(18) & (\rnd_gen|state_08\(29) & \rnd_gen|state_08\(21))) # (!\rnd_gen|state_08\(18) & ((\rnd_gen|state_08\(29)) # 
-- (\rnd_gen|state_08\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(18),
	datab => \rnd_gen|state_08\(46),
	datac => \rnd_gen|state_08\(29),
	datad => \rnd_gen|state_08\(21),
	combout => \rnd_gen|Mux396~0_combout\);

-- Location: FF_X66_Y41_N11
\rnd_gen|state_09[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux396~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(40));

-- Location: LCCOMB_X66_Y40_N8
\rnd_gen|Mux383~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux383~0_combout\ = (\rnd_gen|state_08\(3) & (\rnd_gen|state_08\(32) & ((!\rnd_gen|state_08\(35))))) # (!\rnd_gen|state_08\(3) & (((\rnd_gen|state_08\(35)) # (!\rnd_gen|state_08\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(32),
	datab => \rnd_gen|state_08\(3),
	datac => \rnd_gen|state_08\(20),
	datad => \rnd_gen|state_08\(35),
	combout => \rnd_gen|Mux383~0_combout\);

-- Location: FF_X66_Y40_N9
\rnd_gen|state_09[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux383~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(10));

-- Location: LCCOMB_X66_Y41_N8
\rnd_gen|Mux398~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux398~0_combout\ = (\rnd_gen|state_08\(7) & ((\rnd_gen|state_08\(30) & ((!\rnd_gen|state_08\(22)))) # (!\rnd_gen|state_08\(30) & (\rnd_gen|state_08\(19))))) # (!\rnd_gen|state_08\(7) & ((\rnd_gen|state_08\(19) & (\rnd_gen|state_08\(30))) # 
-- (!\rnd_gen|state_08\(19) & ((\rnd_gen|state_08\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(19),
	datab => \rnd_gen|state_08\(7),
	datac => \rnd_gen|state_08\(30),
	datad => \rnd_gen|state_08\(22),
	combout => \rnd_gen|Mux398~0_combout\);

-- Location: FF_X66_Y41_N9
\rnd_gen|state_09[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux398~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(45));

-- Location: LCCOMB_X67_Y39_N12
\rnd_gen|Mux357~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux357~0_combout\ = (\rnd_gen|state_07\(45) & ((\rnd_gen|state_07\(30) & ((\rnd_gen|state_07\(40)) # (\rnd_gen|state_07\(20)))) # (!\rnd_gen|state_07\(30) & (!\rnd_gen|state_07\(40))))) # (!\rnd_gen|state_07\(45) & (\rnd_gen|state_07\(20) & 
-- ((\rnd_gen|state_07\(40)) # (!\rnd_gen|state_07\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(45),
	datab => \rnd_gen|state_07\(30),
	datac => \rnd_gen|state_07\(40),
	datad => \rnd_gen|state_07\(20),
	combout => \rnd_gen|Mux357~0_combout\);

-- Location: FF_X67_Y39_N13
\rnd_gen|state_08[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux357~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(23));

-- Location: LCCOMB_X66_Y39_N20
\rnd_gen|Mux341~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux341~0_combout\ = (\rnd_gen|state_07\(18) & (\rnd_gen|state_07\(26) $ (((\rnd_gen|state_07\(10)) # (!\rnd_gen|state_07\(41)))))) # (!\rnd_gen|state_07\(18) & ((\rnd_gen|state_07\(26) & (!\rnd_gen|state_07\(10))) # (!\rnd_gen|state_07\(26) & 
-- ((\rnd_gen|state_07\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(10),
	datab => \rnd_gen|state_07\(41),
	datac => \rnd_gen|state_07\(26),
	datad => \rnd_gen|state_07\(18),
	combout => \rnd_gen|Mux341~0_combout\);

-- Location: FF_X66_Y39_N21
\rnd_gen|state_08[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux341~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(6));

-- Location: LCCOMB_X67_Y39_N30
\rnd_gen|Mux374~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux374~0_combout\ = (\rnd_gen|state_07\(23) & (\rnd_gen|state_07\(0) $ (((!\rnd_gen|state_07\(19) & \rnd_gen|state_07\(43)))))) # (!\rnd_gen|state_07\(23) & (\rnd_gen|state_07\(19) $ (((\rnd_gen|state_07\(0)) # (!\rnd_gen|state_07\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(0),
	datab => \rnd_gen|state_07\(19),
	datac => \rnd_gen|state_07\(23),
	datad => \rnd_gen|state_07\(43),
	combout => \rnd_gen|Mux374~0_combout\);

-- Location: FF_X67_Y39_N31
\rnd_gen|state_08[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux374~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(41));

-- Location: LCCOMB_X67_Y40_N8
\rnd_gen|Mux372~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux372~0_combout\ = (\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(17) & ((\rnd_gen|state_07\(37)))) # (!\rnd_gen|state_07\(17) & (!\rnd_gen|state_07\(36))))) # (!\rnd_gen|state_07\(42) & (\rnd_gen|state_07\(17) $ (((!\rnd_gen|state_07\(37)) # 
-- (!\rnd_gen|state_07\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(36),
	datab => \rnd_gen|state_07\(42),
	datac => \rnd_gen|state_07\(17),
	datad => \rnd_gen|state_07\(37),
	combout => \rnd_gen|Mux372~0_combout\);

-- Location: FF_X67_Y40_N9
\rnd_gen|state_08[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux372~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(39));

-- Location: LCCOMB_X67_Y39_N28
\rnd_gen|Mux381~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux381~0_combout\ = (\rnd_gen|state_08\(23) & (\rnd_gen|state_08\(6) & (\rnd_gen|state_08\(41) $ (!\rnd_gen|state_08\(39))))) # (!\rnd_gen|state_08\(23) & (((\rnd_gen|state_08\(41)) # (!\rnd_gen|state_08\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(23),
	datab => \rnd_gen|state_08\(6),
	datac => \rnd_gen|state_08\(41),
	datad => \rnd_gen|state_08\(39),
	combout => \rnd_gen|Mux381~0_combout\);

-- Location: FF_X67_Y39_N29
\rnd_gen|state_09[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux381~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(7));

-- Location: LCCOMB_X66_Y41_N24
\rnd_gen|Mux412~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux412~0_combout\ = (\rnd_gen|state_09\(7) & (\rnd_gen|state_09\(40) & ((\rnd_gen|state_09\(10)) # (\rnd_gen|state_09\(45))))) # (!\rnd_gen|state_09\(7) & ((\rnd_gen|state_09\(10) & ((!\rnd_gen|state_09\(45)))) # (!\rnd_gen|state_09\(10) & 
-- ((\rnd_gen|state_09\(40)) # (\rnd_gen|state_09\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(40),
	datab => \rnd_gen|state_09\(10),
	datac => \rnd_gen|state_09\(45),
	datad => \rnd_gen|state_09\(7),
	combout => \rnd_gen|Mux412~0_combout\);

-- Location: FF_X66_Y41_N25
\rnd_gen|state_10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux412~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(12));

-- Location: LCCOMB_X67_Y41_N18
\main_fsm|ledr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~12_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(12),
	combout => \main_fsm|ledr~12_combout\);

-- Location: FF_X67_Y41_N19
\main_fsm|ledr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~12_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(12));

-- Location: LCCOMB_X66_Y41_N14
\rnd_gen|Mux413~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux413~0_combout\ = (\rnd_gen|state_09\(10) & ((\rnd_gen|state_09\(45)) # (\rnd_gen|state_09\(40) $ (!\rnd_gen|state_09\(7))))) # (!\rnd_gen|state_09\(10) & (!\rnd_gen|state_09\(40) & ((!\rnd_gen|state_09\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(40),
	datab => \rnd_gen|state_09\(45),
	datac => \rnd_gen|state_09\(10),
	datad => \rnd_gen|state_09\(7),
	combout => \rnd_gen|Mux413~0_combout\);

-- Location: FF_X66_Y41_N15
\rnd_gen|state_10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux413~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(13));

-- Location: LCCOMB_X67_Y41_N12
\main_fsm|ledr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~13_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(13),
	combout => \main_fsm|ledr~13_combout\);

-- Location: FF_X67_Y41_N13
\main_fsm|ledr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~13_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(13));

-- Location: LCCOMB_X66_Y41_N16
\rnd_gen|Mux414~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux414~0_combout\ = \rnd_gen|state_09\(45) $ (((\rnd_gen|state_09\(40)) # ((!\rnd_gen|state_09\(7)) # (!\rnd_gen|state_09\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(40),
	datab => \rnd_gen|state_09\(45),
	datac => \rnd_gen|state_09\(10),
	datad => \rnd_gen|state_09\(7),
	combout => \rnd_gen|Mux414~0_combout\);

-- Location: FF_X66_Y41_N17
\rnd_gen|state_10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux414~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(14));

-- Location: LCCOMB_X67_Y41_N22
\main_fsm|ledr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~14_combout\ = (\rnd_gen|state_10\(14) & \main_fsm|s_State.win~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_10\(14),
	datad => \main_fsm|s_State.win~q\,
	combout => \main_fsm|ledr~14_combout\);

-- Location: FF_X67_Y41_N23
\main_fsm|ledr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~14_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(14));

-- Location: LCCOMB_X66_Y41_N26
\rnd_gen|Mux415~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux415~0_combout\ = (\rnd_gen|state_09\(40) & ((\rnd_gen|state_09\(10) $ (\rnd_gen|state_09\(7))))) # (!\rnd_gen|state_09\(40) & (\rnd_gen|state_09\(45) $ (((\rnd_gen|state_09\(10) & !\rnd_gen|state_09\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(40),
	datab => \rnd_gen|state_09\(45),
	datac => \rnd_gen|state_09\(10),
	datad => \rnd_gen|state_09\(7),
	combout => \rnd_gen|Mux415~0_combout\);

-- Location: FF_X66_Y41_N27
\rnd_gen|state_10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux415~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(15));

-- Location: LCCOMB_X67_Y41_N4
\main_fsm|ledr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~15_combout\ = (\rnd_gen|state_10\(15) & \main_fsm|s_State.win~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_10\(15),
	datad => \main_fsm|s_State.win~q\,
	combout => \main_fsm|ledr~15_combout\);

-- Location: FF_X67_Y41_N5
\main_fsm|ledr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~15_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(15));

-- Location: LCCOMB_X65_Y40_N10
\rnd_gen|Mux349~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux349~0_combout\ = (\rnd_gen|state_07\(32) & ((\rnd_gen|state_07\(15) $ (!\rnd_gen|state_07\(6))) # (!\rnd_gen|state_07\(3)))) # (!\rnd_gen|state_07\(32) & (!\rnd_gen|state_07\(3) & ((!\rnd_gen|state_07\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(32),
	datab => \rnd_gen|state_07\(3),
	datac => \rnd_gen|state_07\(15),
	datad => \rnd_gen|state_07\(6),
	combout => \rnd_gen|Mux349~0_combout\);

-- Location: FF_X65_Y40_N11
\rnd_gen|state_08[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux349~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(15));

-- Location: LCCOMB_X66_Y41_N2
\rnd_gen|Mux350~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux350~0_combout\ = (\rnd_gen|state_07\(44) & (\rnd_gen|state_07\(31) $ (((!\rnd_gen|state_07\(8) & \rnd_gen|state_07\(16)))))) # (!\rnd_gen|state_07\(44) & (\rnd_gen|state_07\(8) $ (((\rnd_gen|state_07\(31) & !\rnd_gen|state_07\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(8),
	datab => \rnd_gen|state_07\(31),
	datac => \rnd_gen|state_07\(44),
	datad => \rnd_gen|state_07\(16),
	combout => \rnd_gen|Mux350~0_combout\);

-- Location: FF_X66_Y41_N3
\rnd_gen|state_08[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux350~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(16));

-- Location: LCCOMB_X66_Y41_N4
\rnd_gen|Mux351~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux351~0_combout\ = (\rnd_gen|state_07\(31) & (\rnd_gen|state_07\(8) $ (((\rnd_gen|state_07\(44)) # (!\rnd_gen|state_07\(16)))))) # (!\rnd_gen|state_07\(31) & ((\rnd_gen|state_07\(8) & ((\rnd_gen|state_07\(16)))) # (!\rnd_gen|state_07\(8) & 
-- (!\rnd_gen|state_07\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(8),
	datab => \rnd_gen|state_07\(31),
	datac => \rnd_gen|state_07\(44),
	datad => \rnd_gen|state_07\(16),
	combout => \rnd_gen|Mux351~0_combout\);

-- Location: FF_X66_Y41_N5
\rnd_gen|state_08[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux351~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(17));

-- Location: LCCOMB_X67_Y40_N14
\rnd_gen|Mux371~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux371~0_combout\ = (\rnd_gen|state_07\(42) & ((\rnd_gen|state_07\(17)) # ((\rnd_gen|state_07\(36) & !\rnd_gen|state_07\(37))))) # (!\rnd_gen|state_07\(42) & (!\rnd_gen|state_07\(36) & ((!\rnd_gen|state_07\(37)) # (!\rnd_gen|state_07\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_07\(36),
	datab => \rnd_gen|state_07\(42),
	datac => \rnd_gen|state_07\(17),
	datad => \rnd_gen|state_07\(37),
	combout => \rnd_gen|Mux371~0_combout\);

-- Location: FF_X67_Y40_N15
\rnd_gen|state_08[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux371~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_08\(38));

-- Location: LCCOMB_X66_Y41_N6
\rnd_gen|Mux385~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux385~0_combout\ = (\rnd_gen|state_08\(16) & (\rnd_gen|state_08\(38) $ (((\rnd_gen|state_08\(15)) # (!\rnd_gen|state_08\(17)))))) # (!\rnd_gen|state_08\(16) & ((\rnd_gen|state_08\(38) & ((!\rnd_gen|state_08\(17)))) # (!\rnd_gen|state_08\(38) & 
-- (!\rnd_gen|state_08\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(15),
	datab => \rnd_gen|state_08\(16),
	datac => \rnd_gen|state_08\(17),
	datad => \rnd_gen|state_08\(38),
	combout => \rnd_gen|Mux385~0_combout\);

-- Location: FF_X66_Y41_N7
\rnd_gen|state_09[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux385~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(12));

-- Location: LCCOMB_X66_Y40_N0
\rnd_gen|Mux393~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux393~0_combout\ = (\rnd_gen|state_08\(24) & (\rnd_gen|state_08\(1) $ ((!\rnd_gen|state_08\(14))))) # (!\rnd_gen|state_08\(24) & (((\rnd_gen|state_08\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(1),
	datab => \rnd_gen|state_08\(14),
	datac => \rnd_gen|state_08\(24),
	datad => \rnd_gen|state_08\(5),
	combout => \rnd_gen|Mux393~0_combout\);

-- Location: FF_X66_Y40_N1
\rnd_gen|state_09[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux393~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(29));

-- Location: LCCOMB_X66_Y40_N18
\rnd_gen|Mux384~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux384~0_combout\ = (\rnd_gen|state_08\(32) & (\rnd_gen|state_08\(35) & (\rnd_gen|state_08\(3) $ (\rnd_gen|state_08\(20))))) # (!\rnd_gen|state_08\(32) & (((!\rnd_gen|state_08\(20))) # (!\rnd_gen|state_08\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(32),
	datab => \rnd_gen|state_08\(3),
	datac => \rnd_gen|state_08\(20),
	datad => \rnd_gen|state_08\(35),
	combout => \rnd_gen|Mux384~0_combout\);

-- Location: FF_X66_Y40_N19
\rnd_gen|state_09[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux384~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(11));

-- Location: LCCOMB_X66_Y41_N0
\rnd_gen|Mux386~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux386~0_combout\ = (\rnd_gen|state_08\(17) & (((!\rnd_gen|state_08\(38))))) # (!\rnd_gen|state_08\(17) & ((\rnd_gen|state_08\(38) & (!\rnd_gen|state_08\(15))) # (!\rnd_gen|state_08\(38) & ((!\rnd_gen|state_08\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_08\(15),
	datab => \rnd_gen|state_08\(16),
	datac => \rnd_gen|state_08\(17),
	datad => \rnd_gen|state_08\(38),
	combout => \rnd_gen|Mux386~0_combout\);

-- Location: FF_X66_Y41_N1
\rnd_gen|state_09[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux386~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_09\(15));

-- Location: LCCOMB_X66_Y41_N28
\rnd_gen|Mux416~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux416~0_combout\ = (\rnd_gen|state_09\(12) & (\rnd_gen|state_09\(29) & ((!\rnd_gen|state_09\(15)) # (!\rnd_gen|state_09\(11))))) # (!\rnd_gen|state_09\(12) & ((\rnd_gen|state_09\(29)) # ((!\rnd_gen|state_09\(11) & \rnd_gen|state_09\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(12),
	datab => \rnd_gen|state_09\(29),
	datac => \rnd_gen|state_09\(11),
	datad => \rnd_gen|state_09\(15),
	combout => \rnd_gen|Mux416~0_combout\);

-- Location: FF_X66_Y41_N29
\rnd_gen|state_10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux416~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(16));

-- Location: LCCOMB_X67_Y41_N10
\main_fsm|ledr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~16_combout\ = (\main_fsm|s_State.win~q\ & !\rnd_gen|state_10\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(16),
	combout => \main_fsm|ledr~16_combout\);

-- Location: FF_X67_Y41_N11
\main_fsm|ledr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~16_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(16));

-- Location: LCCOMB_X66_Y41_N18
\rnd_gen|Mux417~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rnd_gen|Mux417~0_combout\ = (\rnd_gen|state_09\(29) & ((\rnd_gen|state_09\(15)) # ((!\rnd_gen|state_09\(12) & \rnd_gen|state_09\(11))))) # (!\rnd_gen|state_09\(29) & (!\rnd_gen|state_09\(15) & ((\rnd_gen|state_09\(11)) # (!\rnd_gen|state_09\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rnd_gen|state_09\(12),
	datab => \rnd_gen|state_09\(29),
	datac => \rnd_gen|state_09\(11),
	datad => \rnd_gen|state_09\(15),
	combout => \rnd_gen|Mux417~0_combout\);

-- Location: FF_X66_Y41_N19
\rnd_gen|state_10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \rnd_gen|Mux417~0_combout\,
	ena => \freqdiv4|clkOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rnd_gen|state_10\(17));

-- Location: LCCOMB_X67_Y41_N24
\main_fsm|ledr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|ledr~17_combout\ = (\main_fsm|s_State.win~q\ & \rnd_gen|state_10\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datad => \rnd_gen|state_10\(17),
	combout => \main_fsm|ledr~17_combout\);

-- Location: FF_X67_Y41_N25
\main_fsm|ledr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|ledr~17_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|ledr\(17));

-- Location: LCCOMB_X86_Y42_N2
\freqdiv1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~0_combout\ = \freqdiv1|s_counter\(0) $ (VCC)
-- \freqdiv1|Add0~1\ = CARRY(\freqdiv1|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(0),
	datad => VCC,
	combout => \freqdiv1|Add0~0_combout\,
	cout => \freqdiv1|Add0~1\);

-- Location: LCCOMB_X85_Y42_N6
\freqdiv1|s_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~7_combout\ = (\freqdiv1|Add0~0_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~0_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~7_combout\);

-- Location: FF_X85_Y42_N7
\freqdiv1|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(0));

-- Location: LCCOMB_X86_Y42_N4
\freqdiv1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~2_combout\ = (\freqdiv1|s_counter\(1) & (!\freqdiv1|Add0~1\)) # (!\freqdiv1|s_counter\(1) & ((\freqdiv1|Add0~1\) # (GND)))
-- \freqdiv1|Add0~3\ = CARRY((!\freqdiv1|Add0~1\) # (!\freqdiv1|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(1),
	datad => VCC,
	cin => \freqdiv1|Add0~1\,
	combout => \freqdiv1|Add0~2_combout\,
	cout => \freqdiv1|Add0~3\);

-- Location: FF_X86_Y42_N5
\freqdiv1|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(1));

-- Location: LCCOMB_X86_Y42_N6
\freqdiv1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~4_combout\ = (\freqdiv1|s_counter\(2) & (\freqdiv1|Add0~3\ $ (GND))) # (!\freqdiv1|s_counter\(2) & (!\freqdiv1|Add0~3\ & VCC))
-- \freqdiv1|Add0~5\ = CARRY((\freqdiv1|s_counter\(2) & !\freqdiv1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(2),
	datad => VCC,
	cin => \freqdiv1|Add0~3\,
	combout => \freqdiv1|Add0~4_combout\,
	cout => \freqdiv1|Add0~5\);

-- Location: FF_X86_Y42_N7
\freqdiv1|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(2));

-- Location: LCCOMB_X86_Y42_N8
\freqdiv1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~6_combout\ = (\freqdiv1|s_counter\(3) & (!\freqdiv1|Add0~5\)) # (!\freqdiv1|s_counter\(3) & ((\freqdiv1|Add0~5\) # (GND)))
-- \freqdiv1|Add0~7\ = CARRY((!\freqdiv1|Add0~5\) # (!\freqdiv1|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(3),
	datad => VCC,
	cin => \freqdiv1|Add0~5\,
	combout => \freqdiv1|Add0~6_combout\,
	cout => \freqdiv1|Add0~7\);

-- Location: FF_X86_Y42_N9
\freqdiv1|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(3));

-- Location: LCCOMB_X86_Y42_N10
\freqdiv1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~8_combout\ = (\freqdiv1|s_counter\(4) & (\freqdiv1|Add0~7\ $ (GND))) # (!\freqdiv1|s_counter\(4) & (!\freqdiv1|Add0~7\ & VCC))
-- \freqdiv1|Add0~9\ = CARRY((\freqdiv1|s_counter\(4) & !\freqdiv1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(4),
	datad => VCC,
	cin => \freqdiv1|Add0~7\,
	combout => \freqdiv1|Add0~8_combout\,
	cout => \freqdiv1|Add0~9\);

-- Location: FF_X86_Y42_N11
\freqdiv1|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(4));

-- Location: LCCOMB_X86_Y42_N12
\freqdiv1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~10_combout\ = (\freqdiv1|s_counter\(5) & (!\freqdiv1|Add0~9\)) # (!\freqdiv1|s_counter\(5) & ((\freqdiv1|Add0~9\) # (GND)))
-- \freqdiv1|Add0~11\ = CARRY((!\freqdiv1|Add0~9\) # (!\freqdiv1|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(5),
	datad => VCC,
	cin => \freqdiv1|Add0~9\,
	combout => \freqdiv1|Add0~10_combout\,
	cout => \freqdiv1|Add0~11\);

-- Location: FF_X86_Y42_N13
\freqdiv1|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(5));

-- Location: LCCOMB_X86_Y42_N14
\freqdiv1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~12_combout\ = (\freqdiv1|s_counter\(6) & (\freqdiv1|Add0~11\ $ (GND))) # (!\freqdiv1|s_counter\(6) & (!\freqdiv1|Add0~11\ & VCC))
-- \freqdiv1|Add0~13\ = CARRY((\freqdiv1|s_counter\(6) & !\freqdiv1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(6),
	datad => VCC,
	cin => \freqdiv1|Add0~11\,
	combout => \freqdiv1|Add0~12_combout\,
	cout => \freqdiv1|Add0~13\);

-- Location: FF_X86_Y42_N15
\freqdiv1|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(6));

-- Location: LCCOMB_X86_Y42_N16
\freqdiv1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~14_combout\ = (\freqdiv1|s_counter\(7) & (!\freqdiv1|Add0~13\)) # (!\freqdiv1|s_counter\(7) & ((\freqdiv1|Add0~13\) # (GND)))
-- \freqdiv1|Add0~15\ = CARRY((!\freqdiv1|Add0~13\) # (!\freqdiv1|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(7),
	datad => VCC,
	cin => \freqdiv1|Add0~13\,
	combout => \freqdiv1|Add0~14_combout\,
	cout => \freqdiv1|Add0~15\);

-- Location: LCCOMB_X85_Y42_N16
\freqdiv1|s_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~11_combout\ = (\freqdiv1|Add0~14_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|Add0~14_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~11_combout\);

-- Location: FF_X85_Y42_N17
\freqdiv1|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(7));

-- Location: LCCOMB_X86_Y42_N18
\freqdiv1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~16_combout\ = (\freqdiv1|s_counter\(8) & (\freqdiv1|Add0~15\ $ (GND))) # (!\freqdiv1|s_counter\(8) & (!\freqdiv1|Add0~15\ & VCC))
-- \freqdiv1|Add0~17\ = CARRY((\freqdiv1|s_counter\(8) & !\freqdiv1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(8),
	datad => VCC,
	cin => \freqdiv1|Add0~15\,
	combout => \freqdiv1|Add0~16_combout\,
	cout => \freqdiv1|Add0~17\);

-- Location: FF_X86_Y42_N19
\freqdiv1|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(8));

-- Location: LCCOMB_X86_Y42_N20
\freqdiv1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~18_combout\ = (\freqdiv1|s_counter\(9) & (!\freqdiv1|Add0~17\)) # (!\freqdiv1|s_counter\(9) & ((\freqdiv1|Add0~17\) # (GND)))
-- \freqdiv1|Add0~19\ = CARRY((!\freqdiv1|Add0~17\) # (!\freqdiv1|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(9),
	datad => VCC,
	cin => \freqdiv1|Add0~17\,
	combout => \freqdiv1|Add0~18_combout\,
	cout => \freqdiv1|Add0~19\);

-- Location: FF_X86_Y42_N21
\freqdiv1|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(9));

-- Location: LCCOMB_X86_Y42_N22
\freqdiv1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~20_combout\ = (\freqdiv1|s_counter\(10) & (\freqdiv1|Add0~19\ $ (GND))) # (!\freqdiv1|s_counter\(10) & (!\freqdiv1|Add0~19\ & VCC))
-- \freqdiv1|Add0~21\ = CARRY((\freqdiv1|s_counter\(10) & !\freqdiv1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(10),
	datad => VCC,
	cin => \freqdiv1|Add0~19\,
	combout => \freqdiv1|Add0~20_combout\,
	cout => \freqdiv1|Add0~21\);

-- Location: FF_X86_Y42_N23
\freqdiv1|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(10));

-- Location: LCCOMB_X86_Y42_N24
\freqdiv1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~22_combout\ = (\freqdiv1|s_counter\(11) & (!\freqdiv1|Add0~21\)) # (!\freqdiv1|s_counter\(11) & ((\freqdiv1|Add0~21\) # (GND)))
-- \freqdiv1|Add0~23\ = CARRY((!\freqdiv1|Add0~21\) # (!\freqdiv1|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(11),
	datad => VCC,
	cin => \freqdiv1|Add0~21\,
	combout => \freqdiv1|Add0~22_combout\,
	cout => \freqdiv1|Add0~23\);

-- Location: FF_X86_Y42_N25
\freqdiv1|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(11));

-- Location: LCCOMB_X86_Y42_N26
\freqdiv1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~24_combout\ = (\freqdiv1|s_counter\(12) & (\freqdiv1|Add0~23\ $ (GND))) # (!\freqdiv1|s_counter\(12) & (!\freqdiv1|Add0~23\ & VCC))
-- \freqdiv1|Add0~25\ = CARRY((\freqdiv1|s_counter\(12) & !\freqdiv1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(12),
	datad => VCC,
	cin => \freqdiv1|Add0~23\,
	combout => \freqdiv1|Add0~24_combout\,
	cout => \freqdiv1|Add0~25\);

-- Location: LCCOMB_X85_Y42_N18
\freqdiv1|s_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~6_combout\ = (!\freqdiv1|Equal1~3_combout\ & \freqdiv1|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal1~3_combout\,
	datad => \freqdiv1|Add0~24_combout\,
	combout => \freqdiv1|s_counter~6_combout\);

-- Location: FF_X85_Y42_N19
\freqdiv1|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(12));

-- Location: LCCOMB_X86_Y42_N28
\freqdiv1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~26_combout\ = (\freqdiv1|s_counter\(13) & (!\freqdiv1|Add0~25\)) # (!\freqdiv1|s_counter\(13) & ((\freqdiv1|Add0~25\) # (GND)))
-- \freqdiv1|Add0~27\ = CARRY((!\freqdiv1|Add0~25\) # (!\freqdiv1|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(13),
	datad => VCC,
	cin => \freqdiv1|Add0~25\,
	combout => \freqdiv1|Add0~26_combout\,
	cout => \freqdiv1|Add0~27\);

-- Location: LCCOMB_X85_Y42_N0
\freqdiv1|s_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~5_combout\ = (!\freqdiv1|Equal1~3_combout\ & \freqdiv1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal1~3_combout\,
	datad => \freqdiv1|Add0~26_combout\,
	combout => \freqdiv1|s_counter~5_combout\);

-- Location: FF_X85_Y42_N1
\freqdiv1|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(13));

-- Location: LCCOMB_X86_Y42_N30
\freqdiv1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~28_combout\ = (\freqdiv1|s_counter\(14) & (\freqdiv1|Add0~27\ $ (GND))) # (!\freqdiv1|s_counter\(14) & (!\freqdiv1|Add0~27\ & VCC))
-- \freqdiv1|Add0~29\ = CARRY((\freqdiv1|s_counter\(14) & !\freqdiv1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(14),
	datad => VCC,
	cin => \freqdiv1|Add0~27\,
	combout => \freqdiv1|Add0~28_combout\,
	cout => \freqdiv1|Add0~29\);

-- Location: LCCOMB_X85_Y42_N10
\freqdiv1|s_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~4_combout\ = (\freqdiv1|Add0~28_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~28_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~4_combout\);

-- Location: FF_X85_Y42_N11
\freqdiv1|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(14));

-- Location: LCCOMB_X85_Y42_N12
\freqdiv1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~1_combout\ = (\freqdiv1|s_counter\(14) & (\freqdiv1|s_counter\(13) & (\freqdiv1|s_counter\(12) & !\freqdiv1|s_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(14),
	datab => \freqdiv1|s_counter\(13),
	datac => \freqdiv1|s_counter\(12),
	datad => \freqdiv1|s_counter\(10),
	combout => \freqdiv1|Equal0~1_combout\);

-- Location: LCCOMB_X86_Y42_N0
\freqdiv1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~2_combout\ = (!\freqdiv1|s_counter\(4) & (!\freqdiv1|s_counter\(9) & (!\freqdiv1|s_counter\(8) & !\freqdiv1|s_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(4),
	datab => \freqdiv1|s_counter\(9),
	datac => \freqdiv1|s_counter\(8),
	datad => \freqdiv1|s_counter\(5),
	combout => \freqdiv1|Equal0~2_combout\);

-- Location: LCCOMB_X85_Y42_N4
\freqdiv1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~3_combout\ = (!\freqdiv1|s_counter\(1) & (!\freqdiv1|s_counter\(0) & (!\freqdiv1|s_counter\(3) & !\freqdiv1|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(1),
	datab => \freqdiv1|s_counter\(0),
	datac => \freqdiv1|s_counter\(3),
	datad => \freqdiv1|s_counter\(2),
	combout => \freqdiv1|Equal0~3_combout\);

-- Location: LCCOMB_X86_Y41_N6
\freqdiv1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~36_combout\ = (\freqdiv1|s_counter\(18) & (\freqdiv1|Add0~35\ $ (GND))) # (!\freqdiv1|s_counter\(18) & (!\freqdiv1|Add0~35\ & VCC))
-- \freqdiv1|Add0~37\ = CARRY((\freqdiv1|s_counter\(18) & !\freqdiv1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(18),
	datad => VCC,
	cin => \freqdiv1|Add0~35\,
	combout => \freqdiv1|Add0~36_combout\,
	cout => \freqdiv1|Add0~37\);

-- Location: LCCOMB_X86_Y41_N8
\freqdiv1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~38_combout\ = (\freqdiv1|s_counter\(19) & (!\freqdiv1|Add0~37\)) # (!\freqdiv1|s_counter\(19) & ((\freqdiv1|Add0~37\) # (GND)))
-- \freqdiv1|Add0~39\ = CARRY((!\freqdiv1|Add0~37\) # (!\freqdiv1|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(19),
	datad => VCC,
	cin => \freqdiv1|Add0~37\,
	combout => \freqdiv1|Add0~38_combout\,
	cout => \freqdiv1|Add0~39\);

-- Location: LCCOMB_X85_Y41_N0
\freqdiv1|s_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~3_combout\ = (\freqdiv1|Add0~38_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~38_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~3_combout\);

-- Location: FF_X85_Y41_N1
\freqdiv1|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(19));

-- Location: LCCOMB_X86_Y41_N10
\freqdiv1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~40_combout\ = (\freqdiv1|s_counter\(20) & (\freqdiv1|Add0~39\ $ (GND))) # (!\freqdiv1|s_counter\(20) & (!\freqdiv1|Add0~39\ & VCC))
-- \freqdiv1|Add0~41\ = CARRY((\freqdiv1|s_counter\(20) & !\freqdiv1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(20),
	datad => VCC,
	cin => \freqdiv1|Add0~39\,
	combout => \freqdiv1|Add0~40_combout\,
	cout => \freqdiv1|Add0~41\);

-- Location: LCCOMB_X85_Y42_N26
\freqdiv1|s_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~2_combout\ = (\freqdiv1|Add0~40_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~40_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~2_combout\);

-- Location: FF_X85_Y42_N27
\freqdiv1|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(20));

-- Location: LCCOMB_X86_Y41_N12
\freqdiv1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~42_combout\ = (\freqdiv1|s_counter\(21) & (!\freqdiv1|Add0~41\)) # (!\freqdiv1|s_counter\(21) & ((\freqdiv1|Add0~41\) # (GND)))
-- \freqdiv1|Add0~43\ = CARRY((!\freqdiv1|Add0~41\) # (!\freqdiv1|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(21),
	datad => VCC,
	cin => \freqdiv1|Add0~41\,
	combout => \freqdiv1|Add0~42_combout\,
	cout => \freqdiv1|Add0~43\);

-- Location: LCCOMB_X85_Y42_N8
\freqdiv1|s_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~1_combout\ = (!\freqdiv1|Equal1~3_combout\ & \freqdiv1|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal1~3_combout\,
	datad => \freqdiv1|Add0~42_combout\,
	combout => \freqdiv1|s_counter~1_combout\);

-- Location: FF_X85_Y42_N9
\freqdiv1|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(21));

-- Location: LCCOMB_X86_Y41_N14
\freqdiv1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~44_combout\ = (\freqdiv1|s_counter\(22) & (\freqdiv1|Add0~43\ $ (GND))) # (!\freqdiv1|s_counter\(22) & (!\freqdiv1|Add0~43\ & VCC))
-- \freqdiv1|Add0~45\ = CARRY((\freqdiv1|s_counter\(22) & !\freqdiv1|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(22),
	datad => VCC,
	cin => \freqdiv1|Add0~43\,
	combout => \freqdiv1|Add0~44_combout\,
	cout => \freqdiv1|Add0~45\);

-- Location: LCCOMB_X85_Y41_N18
\freqdiv1|s_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~0_combout\ = (\freqdiv1|Add0~44_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~44_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~0_combout\);

-- Location: FF_X85_Y41_N19
\freqdiv1|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(22));

-- Location: LCCOMB_X85_Y42_N24
\freqdiv1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~0_combout\ = (\freqdiv1|s_counter\(20) & (\freqdiv1|s_counter\(19) & (\freqdiv1|s_counter\(21) & \freqdiv1|s_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(20),
	datab => \freqdiv1|s_counter\(19),
	datac => \freqdiv1|s_counter\(21),
	datad => \freqdiv1|s_counter\(22),
	combout => \freqdiv1|Equal0~0_combout\);

-- Location: LCCOMB_X85_Y42_N30
\freqdiv1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~4_combout\ = (\freqdiv1|Equal0~1_combout\ & (\freqdiv1|Equal0~2_combout\ & (\freqdiv1|Equal0~3_combout\ & \freqdiv1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal0~1_combout\,
	datab => \freqdiv1|Equal0~2_combout\,
	datac => \freqdiv1|Equal0~3_combout\,
	datad => \freqdiv1|Equal0~0_combout\,
	combout => \freqdiv1|Equal0~4_combout\);

-- Location: LCCOMB_X86_Y41_N0
\freqdiv1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~30_combout\ = (\freqdiv1|s_counter\(15) & (!\freqdiv1|Add0~29\)) # (!\freqdiv1|s_counter\(15) & ((\freqdiv1|Add0~29\) # (GND)))
-- \freqdiv1|Add0~31\ = CARRY((!\freqdiv1|Add0~29\) # (!\freqdiv1|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(15),
	datad => VCC,
	cin => \freqdiv1|Add0~29\,
	combout => \freqdiv1|Add0~30_combout\,
	cout => \freqdiv1|Add0~31\);

-- Location: LCCOMB_X85_Y41_N16
\freqdiv1|s_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~10_combout\ = (\freqdiv1|Add0~30_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~30_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~10_combout\);

-- Location: FF_X85_Y41_N17
\freqdiv1|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(15));

-- Location: LCCOMB_X85_Y41_N26
\freqdiv1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal1~1_combout\ = (!\freqdiv1|s_counter\(11) & (\freqdiv1|s_counter\(15) & (!\freqdiv1|s_counter\(6) & \freqdiv1|s_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(11),
	datab => \freqdiv1|s_counter\(15),
	datac => \freqdiv1|s_counter\(6),
	datad => \freqdiv1|s_counter\(7),
	combout => \freqdiv1|Equal1~1_combout\);

-- Location: LCCOMB_X86_Y41_N2
\freqdiv1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~32_combout\ = (\freqdiv1|s_counter\(16) & (\freqdiv1|Add0~31\ $ (GND))) # (!\freqdiv1|s_counter\(16) & (!\freqdiv1|Add0~31\ & VCC))
-- \freqdiv1|Add0~33\ = CARRY((\freqdiv1|s_counter\(16) & !\freqdiv1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(16),
	datad => VCC,
	cin => \freqdiv1|Add0~31\,
	combout => \freqdiv1|Add0~32_combout\,
	cout => \freqdiv1|Add0~33\);

-- Location: FF_X86_Y41_N3
\freqdiv1|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(16));

-- Location: LCCOMB_X86_Y41_N16
\freqdiv1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~46_combout\ = (\freqdiv1|s_counter\(23) & (!\freqdiv1|Add0~45\)) # (!\freqdiv1|s_counter\(23) & ((\freqdiv1|Add0~45\) # (GND)))
-- \freqdiv1|Add0~47\ = CARRY((!\freqdiv1|Add0~45\) # (!\freqdiv1|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(23),
	datad => VCC,
	cin => \freqdiv1|Add0~45\,
	combout => \freqdiv1|Add0~46_combout\,
	cout => \freqdiv1|Add0~47\);

-- Location: LCCOMB_X85_Y41_N14
\freqdiv1|s_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~8_combout\ = (!\freqdiv1|Equal1~3_combout\ & \freqdiv1|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|Equal1~3_combout\,
	datad => \freqdiv1|Add0~46_combout\,
	combout => \freqdiv1|s_counter~8_combout\);

-- Location: FF_X85_Y41_N15
\freqdiv1|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(23));

-- Location: LCCOMB_X85_Y41_N24
\freqdiv1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal1~0_combout\ = (!\freqdiv1|s_counter\(18) & (\freqdiv1|s_counter\(17) & (!\freqdiv1|s_counter\(16) & \freqdiv1|s_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(18),
	datab => \freqdiv1|s_counter\(17),
	datac => \freqdiv1|s_counter\(16),
	datad => \freqdiv1|s_counter\(23),
	combout => \freqdiv1|Equal1~0_combout\);

-- Location: LCCOMB_X86_Y41_N18
\freqdiv1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~48_combout\ = (\freqdiv1|s_counter\(24) & (\freqdiv1|Add0~47\ $ (GND))) # (!\freqdiv1|s_counter\(24) & (!\freqdiv1|Add0~47\ & VCC))
-- \freqdiv1|Add0~49\ = CARRY((\freqdiv1|s_counter\(24) & !\freqdiv1|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(24),
	datad => VCC,
	cin => \freqdiv1|Add0~47\,
	combout => \freqdiv1|Add0~48_combout\,
	cout => \freqdiv1|Add0~49\);

-- Location: FF_X86_Y41_N19
\freqdiv1|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(24));

-- Location: LCCOMB_X86_Y41_N20
\freqdiv1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~50_combout\ = (\freqdiv1|s_counter\(25) & (!\freqdiv1|Add0~49\)) # (!\freqdiv1|s_counter\(25) & ((\freqdiv1|Add0~49\) # (GND)))
-- \freqdiv1|Add0~51\ = CARRY((!\freqdiv1|Add0~49\) # (!\freqdiv1|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(25),
	datad => VCC,
	cin => \freqdiv1|Add0~49\,
	combout => \freqdiv1|Add0~50_combout\,
	cout => \freqdiv1|Add0~51\);

-- Location: LCCOMB_X85_Y41_N8
\freqdiv1|s_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~12_combout\ = (\freqdiv1|Add0~50_combout\ & !\freqdiv1|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv1|Add0~50_combout\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|s_counter~12_combout\);

-- Location: FF_X85_Y41_N9
\freqdiv1|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(25));

-- Location: LCCOMB_X85_Y41_N20
\freqdiv1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal1~2_combout\ = (\freqdiv1|Equal1~1_combout\ & (\freqdiv1|Equal1~0_combout\ & (\freqdiv1|s_counter\(25) & !\freqdiv1|s_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal1~1_combout\,
	datab => \freqdiv1|Equal1~0_combout\,
	datac => \freqdiv1|s_counter\(25),
	datad => \freqdiv1|s_counter\(24),
	combout => \freqdiv1|Equal1~2_combout\);

-- Location: LCCOMB_X86_Y41_N22
\freqdiv1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~52_combout\ = (\freqdiv1|s_counter\(26) & (\freqdiv1|Add0~51\ $ (GND))) # (!\freqdiv1|s_counter\(26) & (!\freqdiv1|Add0~51\ & VCC))
-- \freqdiv1|Add0~53\ = CARRY((\freqdiv1|s_counter\(26) & !\freqdiv1|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(26),
	datad => VCC,
	cin => \freqdiv1|Add0~51\,
	combout => \freqdiv1|Add0~52_combout\,
	cout => \freqdiv1|Add0~53\);

-- Location: FF_X86_Y41_N23
\freqdiv1|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(26));

-- Location: LCCOMB_X86_Y41_N24
\freqdiv1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~54_combout\ = (\freqdiv1|s_counter\(27) & (!\freqdiv1|Add0~53\)) # (!\freqdiv1|s_counter\(27) & ((\freqdiv1|Add0~53\) # (GND)))
-- \freqdiv1|Add0~55\ = CARRY((!\freqdiv1|Add0~53\) # (!\freqdiv1|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(27),
	datad => VCC,
	cin => \freqdiv1|Add0~53\,
	combout => \freqdiv1|Add0~54_combout\,
	cout => \freqdiv1|Add0~55\);

-- Location: FF_X86_Y41_N25
\freqdiv1|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(27));

-- Location: LCCOMB_X86_Y41_N26
\freqdiv1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~56_combout\ = (\freqdiv1|s_counter\(28) & (\freqdiv1|Add0~55\ $ (GND))) # (!\freqdiv1|s_counter\(28) & (!\freqdiv1|Add0~55\ & VCC))
-- \freqdiv1|Add0~57\ = CARRY((\freqdiv1|s_counter\(28) & !\freqdiv1|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(28),
	datad => VCC,
	cin => \freqdiv1|Add0~55\,
	combout => \freqdiv1|Add0~56_combout\,
	cout => \freqdiv1|Add0~57\);

-- Location: FF_X86_Y41_N27
\freqdiv1|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(28));

-- Location: LCCOMB_X86_Y41_N28
\freqdiv1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~58_combout\ = (\freqdiv1|s_counter\(29) & (!\freqdiv1|Add0~57\)) # (!\freqdiv1|s_counter\(29) & ((\freqdiv1|Add0~57\) # (GND)))
-- \freqdiv1|Add0~59\ = CARRY((!\freqdiv1|Add0~57\) # (!\freqdiv1|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(29),
	datad => VCC,
	cin => \freqdiv1|Add0~57\,
	combout => \freqdiv1|Add0~58_combout\,
	cout => \freqdiv1|Add0~59\);

-- Location: FF_X86_Y41_N29
\freqdiv1|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(29));

-- Location: LCCOMB_X86_Y41_N30
\freqdiv1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~60_combout\ = \freqdiv1|s_counter\(30) $ (!\freqdiv1|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(30),
	cin => \freqdiv1|Add0~59\,
	combout => \freqdiv1|Add0~60_combout\);

-- Location: FF_X86_Y41_N31
\freqdiv1|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(30));

-- Location: LCCOMB_X85_Y41_N6
\freqdiv1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~5_combout\ = (!\freqdiv1|s_counter\(28) & (!\freqdiv1|s_counter\(27) & (!\freqdiv1|s_counter\(29) & !\freqdiv1|s_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(28),
	datab => \freqdiv1|s_counter\(27),
	datac => \freqdiv1|s_counter\(29),
	datad => \freqdiv1|s_counter\(26),
	combout => \freqdiv1|Equal0~5_combout\);

-- Location: LCCOMB_X85_Y41_N2
\freqdiv1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal1~3_combout\ = (\freqdiv1|Equal0~4_combout\ & (\freqdiv1|Equal1~2_combout\ & (!\freqdiv1|s_counter\(30) & \freqdiv1|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal0~4_combout\,
	datab => \freqdiv1|Equal1~2_combout\,
	datac => \freqdiv1|s_counter\(30),
	datad => \freqdiv1|Equal0~5_combout\,
	combout => \freqdiv1|Equal1~3_combout\);

-- Location: LCCOMB_X86_Y41_N4
\freqdiv1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Add0~34_combout\ = (\freqdiv1|s_counter\(17) & (!\freqdiv1|Add0~33\)) # (!\freqdiv1|s_counter\(17) & ((\freqdiv1|Add0~33\) # (GND)))
-- \freqdiv1|Add0~35\ = CARRY((!\freqdiv1|Add0~33\) # (!\freqdiv1|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|s_counter\(17),
	datad => VCC,
	cin => \freqdiv1|Add0~33\,
	combout => \freqdiv1|Add0~34_combout\,
	cout => \freqdiv1|Add0~35\);

-- Location: LCCOMB_X85_Y41_N4
\freqdiv1|s_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|s_counter~9_combout\ = (!\freqdiv1|Equal1~3_combout\ & \freqdiv1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv1|Equal1~3_combout\,
	datad => \freqdiv1|Add0~34_combout\,
	combout => \freqdiv1|s_counter~9_combout\);

-- Location: FF_X85_Y41_N5
\freqdiv1|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|s_counter~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(17));

-- Location: FF_X86_Y41_N7
\freqdiv1|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|s_counter\(18));

-- Location: LCCOMB_X85_Y41_N10
\freqdiv1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~7_combout\ = (\freqdiv1|s_counter\(18) & (!\freqdiv1|s_counter\(17) & (\freqdiv1|s_counter\(16) & !\freqdiv1|s_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(18),
	datab => \freqdiv1|s_counter\(17),
	datac => \freqdiv1|s_counter\(16),
	datad => \freqdiv1|s_counter\(23),
	combout => \freqdiv1|Equal0~7_combout\);

-- Location: LCCOMB_X85_Y41_N22
\freqdiv1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~8_combout\ = (\freqdiv1|s_counter\(11) & (!\freqdiv1|s_counter\(15) & (\freqdiv1|s_counter\(6) & !\freqdiv1|s_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|s_counter\(11),
	datab => \freqdiv1|s_counter\(15),
	datac => \freqdiv1|s_counter\(6),
	datad => \freqdiv1|s_counter\(7),
	combout => \freqdiv1|Equal0~8_combout\);

-- Location: LCCOMB_X85_Y41_N30
\freqdiv1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~9_combout\ = (\freqdiv1|Equal0~7_combout\ & (!\freqdiv1|s_counter\(25) & (\freqdiv1|Equal0~8_combout\ & \freqdiv1|s_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal0~7_combout\,
	datab => \freqdiv1|s_counter\(25),
	datac => \freqdiv1|Equal0~8_combout\,
	datad => \freqdiv1|s_counter\(24),
	combout => \freqdiv1|Equal0~9_combout\);

-- Location: LCCOMB_X85_Y41_N28
\freqdiv1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|Equal0~6_combout\ = (\freqdiv1|Equal0~4_combout\ & (!\freqdiv1|s_counter\(30) & \freqdiv1|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal0~4_combout\,
	datac => \freqdiv1|s_counter\(30),
	datad => \freqdiv1|Equal0~5_combout\,
	combout => \freqdiv1|Equal0~6_combout\);

-- Location: LCCOMB_X85_Y41_N12
\freqdiv1|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv1|clkOut~0_combout\ = (\freqdiv1|Equal0~9_combout\ & ((\freqdiv1|Equal0~6_combout\) # ((\freqdiv1|clkOut~q\ & !\freqdiv1|Equal1~3_combout\)))) # (!\freqdiv1|Equal0~9_combout\ & (((\freqdiv1|clkOut~q\ & !\freqdiv1|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv1|Equal0~9_combout\,
	datab => \freqdiv1|Equal0~6_combout\,
	datac => \freqdiv1|clkOut~q\,
	datad => \freqdiv1|Equal1~3_combout\,
	combout => \freqdiv1|clkOut~0_combout\);

-- Location: FF_X85_Y41_N13
\freqdiv1|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv1|clkOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv1|clkOut~q\);

-- Location: LCCOMB_X72_Y41_N2
\freqdiv2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~0_combout\ = \freqdiv2|s_counter\(0) $ (VCC)
-- \freqdiv2|Add0~1\ = CARRY(\freqdiv2|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(0),
	datad => VCC,
	combout => \freqdiv2|Add0~0_combout\,
	cout => \freqdiv2|Add0~1\);

-- Location: LCCOMB_X73_Y41_N24
\freqdiv2|s_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~7_combout\ = (\freqdiv2|Add0~0_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~0_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~7_combout\);

-- Location: FF_X73_Y41_N25
\freqdiv2|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(0));

-- Location: LCCOMB_X72_Y41_N4
\freqdiv2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~2_combout\ = (\freqdiv2|s_counter\(1) & (!\freqdiv2|Add0~1\)) # (!\freqdiv2|s_counter\(1) & ((\freqdiv2|Add0~1\) # (GND)))
-- \freqdiv2|Add0~3\ = CARRY((!\freqdiv2|Add0~1\) # (!\freqdiv2|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(1),
	datad => VCC,
	cin => \freqdiv2|Add0~1\,
	combout => \freqdiv2|Add0~2_combout\,
	cout => \freqdiv2|Add0~3\);

-- Location: FF_X72_Y41_N5
\freqdiv2|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(1));

-- Location: LCCOMB_X72_Y41_N6
\freqdiv2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~4_combout\ = (\freqdiv2|s_counter\(2) & (\freqdiv2|Add0~3\ $ (GND))) # (!\freqdiv2|s_counter\(2) & (!\freqdiv2|Add0~3\ & VCC))
-- \freqdiv2|Add0~5\ = CARRY((\freqdiv2|s_counter\(2) & !\freqdiv2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(2),
	datad => VCC,
	cin => \freqdiv2|Add0~3\,
	combout => \freqdiv2|Add0~4_combout\,
	cout => \freqdiv2|Add0~5\);

-- Location: FF_X72_Y41_N7
\freqdiv2|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(2));

-- Location: LCCOMB_X72_Y41_N8
\freqdiv2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~6_combout\ = (\freqdiv2|s_counter\(3) & (!\freqdiv2|Add0~5\)) # (!\freqdiv2|s_counter\(3) & ((\freqdiv2|Add0~5\) # (GND)))
-- \freqdiv2|Add0~7\ = CARRY((!\freqdiv2|Add0~5\) # (!\freqdiv2|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(3),
	datad => VCC,
	cin => \freqdiv2|Add0~5\,
	combout => \freqdiv2|Add0~6_combout\,
	cout => \freqdiv2|Add0~7\);

-- Location: FF_X72_Y41_N9
\freqdiv2|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(3));

-- Location: LCCOMB_X72_Y41_N10
\freqdiv2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~8_combout\ = (\freqdiv2|s_counter\(4) & (\freqdiv2|Add0~7\ $ (GND))) # (!\freqdiv2|s_counter\(4) & (!\freqdiv2|Add0~7\ & VCC))
-- \freqdiv2|Add0~9\ = CARRY((\freqdiv2|s_counter\(4) & !\freqdiv2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(4),
	datad => VCC,
	cin => \freqdiv2|Add0~7\,
	combout => \freqdiv2|Add0~8_combout\,
	cout => \freqdiv2|Add0~9\);

-- Location: FF_X72_Y41_N11
\freqdiv2|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(4));

-- Location: LCCOMB_X72_Y41_N12
\freqdiv2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~10_combout\ = (\freqdiv2|s_counter\(5) & (!\freqdiv2|Add0~9\)) # (!\freqdiv2|s_counter\(5) & ((\freqdiv2|Add0~9\) # (GND)))
-- \freqdiv2|Add0~11\ = CARRY((!\freqdiv2|Add0~9\) # (!\freqdiv2|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(5),
	datad => VCC,
	cin => \freqdiv2|Add0~9\,
	combout => \freqdiv2|Add0~10_combout\,
	cout => \freqdiv2|Add0~11\);

-- Location: FF_X72_Y41_N13
\freqdiv2|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(5));

-- Location: LCCOMB_X72_Y41_N14
\freqdiv2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~12_combout\ = (\freqdiv2|s_counter\(6) & (\freqdiv2|Add0~11\ $ (GND))) # (!\freqdiv2|s_counter\(6) & (!\freqdiv2|Add0~11\ & VCC))
-- \freqdiv2|Add0~13\ = CARRY((\freqdiv2|s_counter\(6) & !\freqdiv2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(6),
	datad => VCC,
	cin => \freqdiv2|Add0~11\,
	combout => \freqdiv2|Add0~12_combout\,
	cout => \freqdiv2|Add0~13\);

-- Location: LCCOMB_X73_Y41_N4
\freqdiv2|s_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~11_combout\ = (\freqdiv2|Add0~12_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~12_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~11_combout\);

-- Location: FF_X73_Y41_N5
\freqdiv2|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(6));

-- Location: LCCOMB_X72_Y41_N16
\freqdiv2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~14_combout\ = (\freqdiv2|s_counter\(7) & (!\freqdiv2|Add0~13\)) # (!\freqdiv2|s_counter\(7) & ((\freqdiv2|Add0~13\) # (GND)))
-- \freqdiv2|Add0~15\ = CARRY((!\freqdiv2|Add0~13\) # (!\freqdiv2|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(7),
	datad => VCC,
	cin => \freqdiv2|Add0~13\,
	combout => \freqdiv2|Add0~14_combout\,
	cout => \freqdiv2|Add0~15\);

-- Location: FF_X72_Y41_N17
\freqdiv2|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(7));

-- Location: LCCOMB_X72_Y41_N18
\freqdiv2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~16_combout\ = (\freqdiv2|s_counter\(8) & (\freqdiv2|Add0~15\ $ (GND))) # (!\freqdiv2|s_counter\(8) & (!\freqdiv2|Add0~15\ & VCC))
-- \freqdiv2|Add0~17\ = CARRY((\freqdiv2|s_counter\(8) & !\freqdiv2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(8),
	datad => VCC,
	cin => \freqdiv2|Add0~15\,
	combout => \freqdiv2|Add0~16_combout\,
	cout => \freqdiv2|Add0~17\);

-- Location: FF_X72_Y41_N19
\freqdiv2|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(8));

-- Location: LCCOMB_X72_Y41_N20
\freqdiv2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~18_combout\ = (\freqdiv2|s_counter\(9) & (!\freqdiv2|Add0~17\)) # (!\freqdiv2|s_counter\(9) & ((\freqdiv2|Add0~17\) # (GND)))
-- \freqdiv2|Add0~19\ = CARRY((!\freqdiv2|Add0~17\) # (!\freqdiv2|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(9),
	datad => VCC,
	cin => \freqdiv2|Add0~17\,
	combout => \freqdiv2|Add0~18_combout\,
	cout => \freqdiv2|Add0~19\);

-- Location: FF_X72_Y41_N21
\freqdiv2|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(9));

-- Location: LCCOMB_X72_Y41_N22
\freqdiv2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~20_combout\ = (\freqdiv2|s_counter\(10) & (\freqdiv2|Add0~19\ $ (GND))) # (!\freqdiv2|s_counter\(10) & (!\freqdiv2|Add0~19\ & VCC))
-- \freqdiv2|Add0~21\ = CARRY((\freqdiv2|s_counter\(10) & !\freqdiv2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(10),
	datad => VCC,
	cin => \freqdiv2|Add0~19\,
	combout => \freqdiv2|Add0~20_combout\,
	cout => \freqdiv2|Add0~21\);

-- Location: FF_X72_Y41_N23
\freqdiv2|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(10));

-- Location: LCCOMB_X72_Y41_N24
\freqdiv2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~22_combout\ = (\freqdiv2|s_counter\(11) & (!\freqdiv2|Add0~21\)) # (!\freqdiv2|s_counter\(11) & ((\freqdiv2|Add0~21\) # (GND)))
-- \freqdiv2|Add0~23\ = CARRY((!\freqdiv2|Add0~21\) # (!\freqdiv2|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(11),
	datad => VCC,
	cin => \freqdiv2|Add0~21\,
	combout => \freqdiv2|Add0~22_combout\,
	cout => \freqdiv2|Add0~23\);

-- Location: LCCOMB_X73_Y41_N20
\freqdiv2|s_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~6_combout\ = (\freqdiv2|Add0~22_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|Add0~22_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~6_combout\);

-- Location: FF_X73_Y41_N21
\freqdiv2|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(11));

-- Location: LCCOMB_X72_Y41_N26
\freqdiv2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~24_combout\ = (\freqdiv2|s_counter\(12) & (\freqdiv2|Add0~23\ $ (GND))) # (!\freqdiv2|s_counter\(12) & (!\freqdiv2|Add0~23\ & VCC))
-- \freqdiv2|Add0~25\ = CARRY((\freqdiv2|s_counter\(12) & !\freqdiv2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(12),
	datad => VCC,
	cin => \freqdiv2|Add0~23\,
	combout => \freqdiv2|Add0~24_combout\,
	cout => \freqdiv2|Add0~25\);

-- Location: LCCOMB_X73_Y41_N2
\freqdiv2|s_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~5_combout\ = (\freqdiv2|Add0~24_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv2|Add0~24_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~5_combout\);

-- Location: FF_X73_Y41_N3
\freqdiv2|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(12));

-- Location: LCCOMB_X72_Y41_N28
\freqdiv2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~26_combout\ = (\freqdiv2|s_counter\(13) & (!\freqdiv2|Add0~25\)) # (!\freqdiv2|s_counter\(13) & ((\freqdiv2|Add0~25\) # (GND)))
-- \freqdiv2|Add0~27\ = CARRY((!\freqdiv2|Add0~25\) # (!\freqdiv2|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(13),
	datad => VCC,
	cin => \freqdiv2|Add0~25\,
	combout => \freqdiv2|Add0~26_combout\,
	cout => \freqdiv2|Add0~27\);

-- Location: LCCOMB_X73_Y41_N12
\freqdiv2|s_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~4_combout\ = (\freqdiv2|Add0~26_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|Add0~26_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~4_combout\);

-- Location: FF_X73_Y41_N13
\freqdiv2|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(13));

-- Location: LCCOMB_X72_Y41_N30
\freqdiv2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~28_combout\ = (\freqdiv2|s_counter\(14) & (\freqdiv2|Add0~27\ $ (GND))) # (!\freqdiv2|s_counter\(14) & (!\freqdiv2|Add0~27\ & VCC))
-- \freqdiv2|Add0~29\ = CARRY((\freqdiv2|s_counter\(14) & !\freqdiv2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(14),
	datad => VCC,
	cin => \freqdiv2|Add0~27\,
	combout => \freqdiv2|Add0~28_combout\,
	cout => \freqdiv2|Add0~29\);

-- Location: LCCOMB_X73_Y41_N22
\freqdiv2|s_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~10_combout\ = (\freqdiv2|Add0~28_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|Add0~28_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~10_combout\);

-- Location: FF_X73_Y41_N23
\freqdiv2|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(14));

-- Location: LCCOMB_X72_Y40_N0
\freqdiv2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~30_combout\ = (\freqdiv2|s_counter\(15) & (!\freqdiv2|Add0~29\)) # (!\freqdiv2|s_counter\(15) & ((\freqdiv2|Add0~29\) # (GND)))
-- \freqdiv2|Add0~31\ = CARRY((!\freqdiv2|Add0~29\) # (!\freqdiv2|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(15),
	datad => VCC,
	cin => \freqdiv2|Add0~29\,
	combout => \freqdiv2|Add0~30_combout\,
	cout => \freqdiv2|Add0~31\);

-- Location: FF_X72_Y40_N1
\freqdiv2|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(15));

-- Location: LCCOMB_X72_Y40_N2
\freqdiv2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~32_combout\ = (\freqdiv2|s_counter\(16) & (\freqdiv2|Add0~31\ $ (GND))) # (!\freqdiv2|s_counter\(16) & (!\freqdiv2|Add0~31\ & VCC))
-- \freqdiv2|Add0~33\ = CARRY((\freqdiv2|s_counter\(16) & !\freqdiv2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(16),
	datad => VCC,
	cin => \freqdiv2|Add0~31\,
	combout => \freqdiv2|Add0~32_combout\,
	cout => \freqdiv2|Add0~33\);

-- Location: LCCOMB_X73_Y40_N2
\freqdiv2|s_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~9_combout\ = (\freqdiv2|Add0~32_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~32_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~9_combout\);

-- Location: FF_X73_Y40_N3
\freqdiv2|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(16));

-- Location: LCCOMB_X72_Y40_N4
\freqdiv2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~34_combout\ = (\freqdiv2|s_counter\(17) & (!\freqdiv2|Add0~33\)) # (!\freqdiv2|s_counter\(17) & ((\freqdiv2|Add0~33\) # (GND)))
-- \freqdiv2|Add0~35\ = CARRY((!\freqdiv2|Add0~33\) # (!\freqdiv2|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(17),
	datad => VCC,
	cin => \freqdiv2|Add0~33\,
	combout => \freqdiv2|Add0~34_combout\,
	cout => \freqdiv2|Add0~35\);

-- Location: FF_X72_Y40_N5
\freqdiv2|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(17));

-- Location: LCCOMB_X72_Y40_N6
\freqdiv2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~36_combout\ = (\freqdiv2|s_counter\(18) & (\freqdiv2|Add0~35\ $ (GND))) # (!\freqdiv2|s_counter\(18) & (!\freqdiv2|Add0~35\ & VCC))
-- \freqdiv2|Add0~37\ = CARRY((\freqdiv2|s_counter\(18) & !\freqdiv2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(18),
	datad => VCC,
	cin => \freqdiv2|Add0~35\,
	combout => \freqdiv2|Add0~36_combout\,
	cout => \freqdiv2|Add0~37\);

-- Location: LCCOMB_X73_Y40_N0
\freqdiv2|s_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~3_combout\ = (\freqdiv2|Add0~36_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv2|Add0~36_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~3_combout\);

-- Location: FF_X73_Y40_N1
\freqdiv2|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(18));

-- Location: LCCOMB_X72_Y40_N8
\freqdiv2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~38_combout\ = (\freqdiv2|s_counter\(19) & (!\freqdiv2|Add0~37\)) # (!\freqdiv2|s_counter\(19) & ((\freqdiv2|Add0~37\) # (GND)))
-- \freqdiv2|Add0~39\ = CARRY((!\freqdiv2|Add0~37\) # (!\freqdiv2|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(19),
	datad => VCC,
	cin => \freqdiv2|Add0~37\,
	combout => \freqdiv2|Add0~38_combout\,
	cout => \freqdiv2|Add0~39\);

-- Location: LCCOMB_X73_Y40_N26
\freqdiv2|s_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~2_combout\ = (\freqdiv2|Add0~38_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~38_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~2_combout\);

-- Location: FF_X73_Y40_N27
\freqdiv2|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(19));

-- Location: LCCOMB_X72_Y40_N10
\freqdiv2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~40_combout\ = (\freqdiv2|s_counter\(20) & (\freqdiv2|Add0~39\ $ (GND))) # (!\freqdiv2|s_counter\(20) & (!\freqdiv2|Add0~39\ & VCC))
-- \freqdiv2|Add0~41\ = CARRY((\freqdiv2|s_counter\(20) & !\freqdiv2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(20),
	datad => VCC,
	cin => \freqdiv2|Add0~39\,
	combout => \freqdiv2|Add0~40_combout\,
	cout => \freqdiv2|Add0~41\);

-- Location: LCCOMB_X73_Y40_N4
\freqdiv2|s_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~1_combout\ = (\freqdiv2|Add0~40_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~40_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~1_combout\);

-- Location: FF_X73_Y40_N5
\freqdiv2|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(20));

-- Location: LCCOMB_X72_Y40_N12
\freqdiv2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~42_combout\ = (\freqdiv2|s_counter\(21) & (!\freqdiv2|Add0~41\)) # (!\freqdiv2|s_counter\(21) & ((\freqdiv2|Add0~41\) # (GND)))
-- \freqdiv2|Add0~43\ = CARRY((!\freqdiv2|Add0~41\) # (!\freqdiv2|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(21),
	datad => VCC,
	cin => \freqdiv2|Add0~41\,
	combout => \freqdiv2|Add0~42_combout\,
	cout => \freqdiv2|Add0~43\);

-- Location: LCCOMB_X73_Y40_N14
\freqdiv2|s_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~0_combout\ = (\freqdiv2|Add0~42_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~42_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~0_combout\);

-- Location: FF_X73_Y40_N15
\freqdiv2|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(21));

-- Location: LCCOMB_X72_Y40_N14
\freqdiv2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~44_combout\ = (\freqdiv2|s_counter\(22) & (\freqdiv2|Add0~43\ $ (GND))) # (!\freqdiv2|s_counter\(22) & (!\freqdiv2|Add0~43\ & VCC))
-- \freqdiv2|Add0~45\ = CARRY((\freqdiv2|s_counter\(22) & !\freqdiv2|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(22),
	datad => VCC,
	cin => \freqdiv2|Add0~43\,
	combout => \freqdiv2|Add0~44_combout\,
	cout => \freqdiv2|Add0~45\);

-- Location: LCCOMB_X73_Y40_N28
\freqdiv2|s_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~8_combout\ = (\freqdiv2|Add0~44_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Add0~44_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~8_combout\);

-- Location: FF_X73_Y40_N29
\freqdiv2|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(22));

-- Location: LCCOMB_X72_Y40_N16
\freqdiv2|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~46_combout\ = (\freqdiv2|s_counter\(23) & (!\freqdiv2|Add0~45\)) # (!\freqdiv2|s_counter\(23) & ((\freqdiv2|Add0~45\) # (GND)))
-- \freqdiv2|Add0~47\ = CARRY((!\freqdiv2|Add0~45\) # (!\freqdiv2|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(23),
	datad => VCC,
	cin => \freqdiv2|Add0~45\,
	combout => \freqdiv2|Add0~46_combout\,
	cout => \freqdiv2|Add0~47\);

-- Location: FF_X72_Y40_N17
\freqdiv2|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(23));

-- Location: LCCOMB_X72_Y40_N18
\freqdiv2|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~48_combout\ = (\freqdiv2|s_counter\(24) & (\freqdiv2|Add0~47\ $ (GND))) # (!\freqdiv2|s_counter\(24) & (!\freqdiv2|Add0~47\ & VCC))
-- \freqdiv2|Add0~49\ = CARRY((\freqdiv2|s_counter\(24) & !\freqdiv2|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(24),
	datad => VCC,
	cin => \freqdiv2|Add0~47\,
	combout => \freqdiv2|Add0~48_combout\,
	cout => \freqdiv2|Add0~49\);

-- Location: LCCOMB_X73_Y40_N30
\freqdiv2|s_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|s_counter~12_combout\ = (\freqdiv2|Add0~48_combout\ & !\freqdiv2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|Add0~48_combout\,
	datad => \freqdiv2|Equal1~3_combout\,
	combout => \freqdiv2|s_counter~12_combout\);

-- Location: FF_X73_Y40_N31
\freqdiv2|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(24));

-- Location: LCCOMB_X72_Y40_N20
\freqdiv2|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~50_combout\ = (\freqdiv2|s_counter\(25) & (!\freqdiv2|Add0~49\)) # (!\freqdiv2|s_counter\(25) & ((\freqdiv2|Add0~49\) # (GND)))
-- \freqdiv2|Add0~51\ = CARRY((!\freqdiv2|Add0~49\) # (!\freqdiv2|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(25),
	datad => VCC,
	cin => \freqdiv2|Add0~49\,
	combout => \freqdiv2|Add0~50_combout\,
	cout => \freqdiv2|Add0~51\);

-- Location: FF_X72_Y40_N21
\freqdiv2|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(25));

-- Location: LCCOMB_X72_Y40_N22
\freqdiv2|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~52_combout\ = (\freqdiv2|s_counter\(26) & (\freqdiv2|Add0~51\ $ (GND))) # (!\freqdiv2|s_counter\(26) & (!\freqdiv2|Add0~51\ & VCC))
-- \freqdiv2|Add0~53\ = CARRY((\freqdiv2|s_counter\(26) & !\freqdiv2|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(26),
	datad => VCC,
	cin => \freqdiv2|Add0~51\,
	combout => \freqdiv2|Add0~52_combout\,
	cout => \freqdiv2|Add0~53\);

-- Location: FF_X72_Y40_N23
\freqdiv2|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(26));

-- Location: LCCOMB_X72_Y40_N24
\freqdiv2|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~54_combout\ = (\freqdiv2|s_counter\(27) & (!\freqdiv2|Add0~53\)) # (!\freqdiv2|s_counter\(27) & ((\freqdiv2|Add0~53\) # (GND)))
-- \freqdiv2|Add0~55\ = CARRY((!\freqdiv2|Add0~53\) # (!\freqdiv2|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(27),
	datad => VCC,
	cin => \freqdiv2|Add0~53\,
	combout => \freqdiv2|Add0~54_combout\,
	cout => \freqdiv2|Add0~55\);

-- Location: FF_X72_Y40_N25
\freqdiv2|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(27));

-- Location: LCCOMB_X72_Y40_N26
\freqdiv2|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~56_combout\ = (\freqdiv2|s_counter\(28) & (\freqdiv2|Add0~55\ $ (GND))) # (!\freqdiv2|s_counter\(28) & (!\freqdiv2|Add0~55\ & VCC))
-- \freqdiv2|Add0~57\ = CARRY((\freqdiv2|s_counter\(28) & !\freqdiv2|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(28),
	datad => VCC,
	cin => \freqdiv2|Add0~55\,
	combout => \freqdiv2|Add0~56_combout\,
	cout => \freqdiv2|Add0~57\);

-- Location: FF_X72_Y40_N27
\freqdiv2|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(28));

-- Location: LCCOMB_X72_Y40_N28
\freqdiv2|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~58_combout\ = (\freqdiv2|s_counter\(29) & (!\freqdiv2|Add0~57\)) # (!\freqdiv2|s_counter\(29) & ((\freqdiv2|Add0~57\) # (GND)))
-- \freqdiv2|Add0~59\ = CARRY((!\freqdiv2|Add0~57\) # (!\freqdiv2|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv2|s_counter\(29),
	datad => VCC,
	cin => \freqdiv2|Add0~57\,
	combout => \freqdiv2|Add0~58_combout\,
	cout => \freqdiv2|Add0~59\);

-- Location: FF_X72_Y40_N29
\freqdiv2|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(29));

-- Location: LCCOMB_X73_Y40_N12
\freqdiv2|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~5_combout\ = (!\freqdiv2|s_counter\(29) & (!\freqdiv2|s_counter\(27) & (!\freqdiv2|s_counter\(28) & !\freqdiv2|s_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(29),
	datab => \freqdiv2|s_counter\(27),
	datac => \freqdiv2|s_counter\(28),
	datad => \freqdiv2|s_counter\(26),
	combout => \freqdiv2|Equal0~5_combout\);

-- Location: LCCOMB_X72_Y40_N30
\freqdiv2|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Add0~60_combout\ = \freqdiv2|s_counter\(30) $ (!\freqdiv2|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(30),
	cin => \freqdiv2|Add0~59\,
	combout => \freqdiv2|Add0~60_combout\);

-- Location: FF_X72_Y40_N31
\freqdiv2|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|s_counter\(30));

-- Location: LCCOMB_X73_Y40_N10
\freqdiv2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal1~0_combout\ = (!\freqdiv2|s_counter\(23) & (\freqdiv2|s_counter\(22) & (!\freqdiv2|s_counter\(17) & \freqdiv2|s_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(23),
	datab => \freqdiv2|s_counter\(22),
	datac => \freqdiv2|s_counter\(17),
	datad => \freqdiv2|s_counter\(16),
	combout => \freqdiv2|Equal1~0_combout\);

-- Location: LCCOMB_X73_Y41_N0
\freqdiv2|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal1~1_combout\ = (\freqdiv2|s_counter\(14) & (!\freqdiv2|s_counter\(10) & (\freqdiv2|s_counter\(6) & !\freqdiv2|s_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(14),
	datab => \freqdiv2|s_counter\(10),
	datac => \freqdiv2|s_counter\(6),
	datad => \freqdiv2|s_counter\(15),
	combout => \freqdiv2|Equal1~1_combout\);

-- Location: LCCOMB_X73_Y40_N8
\freqdiv2|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal1~2_combout\ = (\freqdiv2|Equal1~0_combout\ & (!\freqdiv2|s_counter\(5) & (\freqdiv2|s_counter\(24) & \freqdiv2|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Equal1~0_combout\,
	datab => \freqdiv2|s_counter\(5),
	datac => \freqdiv2|s_counter\(24),
	datad => \freqdiv2|Equal1~1_combout\,
	combout => \freqdiv2|Equal1~2_combout\);

-- Location: LCCOMB_X73_Y41_N10
\freqdiv2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~3_combout\ = (!\freqdiv2|s_counter\(25) & (!\freqdiv2|s_counter\(2) & (!\freqdiv2|s_counter\(1) & !\freqdiv2|s_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(25),
	datab => \freqdiv2|s_counter\(2),
	datac => \freqdiv2|s_counter\(1),
	datad => \freqdiv2|s_counter\(0),
	combout => \freqdiv2|Equal0~3_combout\);

-- Location: LCCOMB_X73_Y40_N22
\freqdiv2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~0_combout\ = (\freqdiv2|s_counter\(19) & (\freqdiv2|s_counter\(20) & (\freqdiv2|s_counter\(21) & \freqdiv2|s_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(19),
	datab => \freqdiv2|s_counter\(20),
	datac => \freqdiv2|s_counter\(21),
	datad => \freqdiv2|s_counter\(18),
	combout => \freqdiv2|Equal0~0_combout\);

-- Location: LCCOMB_X72_Y41_N0
\freqdiv2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~2_combout\ = (!\freqdiv2|s_counter\(4) & (!\freqdiv2|s_counter\(7) & (!\freqdiv2|s_counter\(3) & !\freqdiv2|s_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(4),
	datab => \freqdiv2|s_counter\(7),
	datac => \freqdiv2|s_counter\(3),
	datad => \freqdiv2|s_counter\(8),
	combout => \freqdiv2|Equal0~2_combout\);

-- Location: LCCOMB_X73_Y41_N18
\freqdiv2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~1_combout\ = (\freqdiv2|s_counter\(13) & (!\freqdiv2|s_counter\(9) & (\freqdiv2|s_counter\(12) & \freqdiv2|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(13),
	datab => \freqdiv2|s_counter\(9),
	datac => \freqdiv2|s_counter\(12),
	datad => \freqdiv2|s_counter\(11),
	combout => \freqdiv2|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y41_N28
\freqdiv2|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~4_combout\ = (\freqdiv2|Equal0~3_combout\ & (\freqdiv2|Equal0~0_combout\ & (\freqdiv2|Equal0~2_combout\ & \freqdiv2|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Equal0~3_combout\,
	datab => \freqdiv2|Equal0~0_combout\,
	datac => \freqdiv2|Equal0~2_combout\,
	datad => \freqdiv2|Equal0~1_combout\,
	combout => \freqdiv2|Equal0~4_combout\);

-- Location: LCCOMB_X73_Y40_N6
\freqdiv2|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal1~3_combout\ = (\freqdiv2|Equal0~5_combout\ & (!\freqdiv2|s_counter\(30) & (\freqdiv2|Equal1~2_combout\ & \freqdiv2|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Equal0~5_combout\,
	datab => \freqdiv2|s_counter\(30),
	datac => \freqdiv2|Equal1~2_combout\,
	datad => \freqdiv2|Equal0~4_combout\,
	combout => \freqdiv2|Equal1~3_combout\);

-- Location: LCCOMB_X73_Y40_N18
\freqdiv2|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~6_combout\ = (\freqdiv2|Equal0~5_combout\ & (!\freqdiv2|s_counter\(30) & \freqdiv2|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Equal0~5_combout\,
	datab => \freqdiv2|s_counter\(30),
	datad => \freqdiv2|Equal0~4_combout\,
	combout => \freqdiv2|Equal0~6_combout\);

-- Location: LCCOMB_X73_Y40_N20
\freqdiv2|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~7_combout\ = (\freqdiv2|s_counter\(23) & (!\freqdiv2|s_counter\(22) & (\freqdiv2|s_counter\(17) & !\freqdiv2|s_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(23),
	datab => \freqdiv2|s_counter\(22),
	datac => \freqdiv2|s_counter\(17),
	datad => \freqdiv2|s_counter\(16),
	combout => \freqdiv2|Equal0~7_combout\);

-- Location: LCCOMB_X73_Y41_N30
\freqdiv2|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~8_combout\ = (!\freqdiv2|s_counter\(14) & (\freqdiv2|s_counter\(10) & (!\freqdiv2|s_counter\(6) & \freqdiv2|s_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(14),
	datab => \freqdiv2|s_counter\(10),
	datac => \freqdiv2|s_counter\(6),
	datad => \freqdiv2|s_counter\(15),
	combout => \freqdiv2|Equal0~8_combout\);

-- Location: LCCOMB_X73_Y40_N24
\freqdiv2|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|Equal0~9_combout\ = (!\freqdiv2|s_counter\(24) & (\freqdiv2|Equal0~7_combout\ & (\freqdiv2|Equal0~8_combout\ & \freqdiv2|s_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|s_counter\(24),
	datab => \freqdiv2|Equal0~7_combout\,
	datac => \freqdiv2|Equal0~8_combout\,
	datad => \freqdiv2|s_counter\(5),
	combout => \freqdiv2|Equal0~9_combout\);

-- Location: LCCOMB_X73_Y40_N16
\freqdiv2|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv2|clkOut~0_combout\ = (\freqdiv2|Equal1~3_combout\ & (\freqdiv2|Equal0~6_combout\ & ((\freqdiv2|Equal0~9_combout\)))) # (!\freqdiv2|Equal1~3_combout\ & ((\freqdiv2|clkOut~q\) # ((\freqdiv2|Equal0~6_combout\ & \freqdiv2|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv2|Equal1~3_combout\,
	datab => \freqdiv2|Equal0~6_combout\,
	datac => \freqdiv2|clkOut~q\,
	datad => \freqdiv2|Equal0~9_combout\,
	combout => \freqdiv2|clkOut~0_combout\);

-- Location: FF_X73_Y40_N17
\freqdiv2|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv2|clkOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv2|clkOut~q\);

-- Location: LCCOMB_X75_Y38_N26
\main_fsm|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector0~0_combout\ = (\main_fsm|s_State.win~q\ & (\freqdiv2|clkOut~q\ & ((\freqdiv1|clkOut~q\) # (\main_fsm|s_State.start~q\)))) # (!\main_fsm|s_State.win~q\ & ((\freqdiv1|clkOut~q\) # ((\main_fsm|s_State.start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datab => \freqdiv1|clkOut~q\,
	datac => \main_fsm|s_State.start~q\,
	datad => \freqdiv2|clkOut~q\,
	combout => \main_fsm|Selector0~0_combout\);

-- Location: LCCOMB_X83_Y32_N2
\freqdiv3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~0_combout\ = \freqdiv3|s_counter\(0) $ (VCC)
-- \freqdiv3|Add0~1\ = CARRY(\freqdiv3|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(0),
	datad => VCC,
	combout => \freqdiv3|Add0~0_combout\,
	cout => \freqdiv3|Add0~1\);

-- Location: LCCOMB_X83_Y32_N10
\freqdiv3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~8_combout\ = (\freqdiv3|s_counter\(4) & (\freqdiv3|Add0~7\ $ (GND))) # (!\freqdiv3|s_counter\(4) & (!\freqdiv3|Add0~7\ & VCC))
-- \freqdiv3|Add0~9\ = CARRY((\freqdiv3|s_counter\(4) & !\freqdiv3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(4),
	datad => VCC,
	cin => \freqdiv3|Add0~7\,
	combout => \freqdiv3|Add0~8_combout\,
	cout => \freqdiv3|Add0~9\);

-- Location: LCCOMB_X83_Y32_N12
\freqdiv3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~10_combout\ = (\freqdiv3|s_counter\(5) & (!\freqdiv3|Add0~9\)) # (!\freqdiv3|s_counter\(5) & ((\freqdiv3|Add0~9\) # (GND)))
-- \freqdiv3|Add0~11\ = CARRY((!\freqdiv3|Add0~9\) # (!\freqdiv3|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(5),
	datad => VCC,
	cin => \freqdiv3|Add0~9\,
	combout => \freqdiv3|Add0~10_combout\,
	cout => \freqdiv3|Add0~11\);

-- Location: LCCOMB_X82_Y31_N14
\freqdiv3|s_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~12_combout\ = (\freqdiv3|Add0~10_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~10_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~12_combout\);

-- Location: FF_X82_Y31_N15
\freqdiv3|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(5));

-- Location: LCCOMB_X83_Y32_N14
\freqdiv3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~12_combout\ = (\freqdiv3|s_counter\(6) & (\freqdiv3|Add0~11\ $ (GND))) # (!\freqdiv3|s_counter\(6) & (!\freqdiv3|Add0~11\ & VCC))
-- \freqdiv3|Add0~13\ = CARRY((\freqdiv3|s_counter\(6) & !\freqdiv3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(6),
	datad => VCC,
	cin => \freqdiv3|Add0~11\,
	combout => \freqdiv3|Add0~12_combout\,
	cout => \freqdiv3|Add0~13\);

-- Location: FF_X83_Y32_N15
\freqdiv3|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(6));

-- Location: LCCOMB_X83_Y32_N16
\freqdiv3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~14_combout\ = (\freqdiv3|s_counter\(7) & (!\freqdiv3|Add0~13\)) # (!\freqdiv3|s_counter\(7) & ((\freqdiv3|Add0~13\) # (GND)))
-- \freqdiv3|Add0~15\ = CARRY((!\freqdiv3|Add0~13\) # (!\freqdiv3|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(7),
	datad => VCC,
	cin => \freqdiv3|Add0~13\,
	combout => \freqdiv3|Add0~14_combout\,
	cout => \freqdiv3|Add0~15\);

-- Location: FF_X83_Y32_N17
\freqdiv3|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(7));

-- Location: LCCOMB_X83_Y32_N18
\freqdiv3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~16_combout\ = (\freqdiv3|s_counter\(8) & (\freqdiv3|Add0~15\ $ (GND))) # (!\freqdiv3|s_counter\(8) & (!\freqdiv3|Add0~15\ & VCC))
-- \freqdiv3|Add0~17\ = CARRY((\freqdiv3|s_counter\(8) & !\freqdiv3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(8),
	datad => VCC,
	cin => \freqdiv3|Add0~15\,
	combout => \freqdiv3|Add0~16_combout\,
	cout => \freqdiv3|Add0~17\);

-- Location: FF_X83_Y32_N19
\freqdiv3|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(8));

-- Location: LCCOMB_X83_Y32_N20
\freqdiv3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~18_combout\ = (\freqdiv3|s_counter\(9) & (!\freqdiv3|Add0~17\)) # (!\freqdiv3|s_counter\(9) & ((\freqdiv3|Add0~17\) # (GND)))
-- \freqdiv3|Add0~19\ = CARRY((!\freqdiv3|Add0~17\) # (!\freqdiv3|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(9),
	datad => VCC,
	cin => \freqdiv3|Add0~17\,
	combout => \freqdiv3|Add0~18_combout\,
	cout => \freqdiv3|Add0~19\);

-- Location: FF_X83_Y32_N21
\freqdiv3|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(9));

-- Location: LCCOMB_X83_Y32_N22
\freqdiv3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~20_combout\ = (\freqdiv3|s_counter\(10) & (\freqdiv3|Add0~19\ $ (GND))) # (!\freqdiv3|s_counter\(10) & (!\freqdiv3|Add0~19\ & VCC))
-- \freqdiv3|Add0~21\ = CARRY((\freqdiv3|s_counter\(10) & !\freqdiv3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(10),
	datad => VCC,
	cin => \freqdiv3|Add0~19\,
	combout => \freqdiv3|Add0~20_combout\,
	cout => \freqdiv3|Add0~21\);

-- Location: LCCOMB_X84_Y31_N18
\freqdiv3|s_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~6_combout\ = (\freqdiv3|Add0~20_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Add0~20_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~6_combout\);

-- Location: FF_X84_Y31_N19
\freqdiv3|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(10));

-- Location: LCCOMB_X83_Y32_N24
\freqdiv3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~22_combout\ = (\freqdiv3|s_counter\(11) & (!\freqdiv3|Add0~21\)) # (!\freqdiv3|s_counter\(11) & ((\freqdiv3|Add0~21\) # (GND)))
-- \freqdiv3|Add0~23\ = CARRY((!\freqdiv3|Add0~21\) # (!\freqdiv3|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(11),
	datad => VCC,
	cin => \freqdiv3|Add0~21\,
	combout => \freqdiv3|Add0~22_combout\,
	cout => \freqdiv3|Add0~23\);

-- Location: LCCOMB_X84_Y31_N24
\freqdiv3|s_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~5_combout\ = (\freqdiv3|Add0~22_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Add0~22_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~5_combout\);

-- Location: FF_X84_Y31_N25
\freqdiv3|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(11));

-- Location: LCCOMB_X83_Y32_N26
\freqdiv3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~24_combout\ = (\freqdiv3|s_counter\(12) & (\freqdiv3|Add0~23\ $ (GND))) # (!\freqdiv3|s_counter\(12) & (!\freqdiv3|Add0~23\ & VCC))
-- \freqdiv3|Add0~25\ = CARRY((\freqdiv3|s_counter\(12) & !\freqdiv3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(12),
	datad => VCC,
	cin => \freqdiv3|Add0~23\,
	combout => \freqdiv3|Add0~24_combout\,
	cout => \freqdiv3|Add0~25\);

-- Location: LCCOMB_X84_Y31_N22
\freqdiv3|s_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~4_combout\ = (\freqdiv3|Add0~24_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~24_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~4_combout\);

-- Location: FF_X84_Y31_N23
\freqdiv3|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(12));

-- Location: LCCOMB_X83_Y32_N28
\freqdiv3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~26_combout\ = (\freqdiv3|s_counter\(13) & (!\freqdiv3|Add0~25\)) # (!\freqdiv3|s_counter\(13) & ((\freqdiv3|Add0~25\) # (GND)))
-- \freqdiv3|Add0~27\ = CARRY((!\freqdiv3|Add0~25\) # (!\freqdiv3|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(13),
	datad => VCC,
	cin => \freqdiv3|Add0~25\,
	combout => \freqdiv3|Add0~26_combout\,
	cout => \freqdiv3|Add0~27\);

-- Location: LCCOMB_X82_Y31_N22
\freqdiv3|s_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~11_combout\ = (\freqdiv3|Add0~26_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Add0~26_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~11_combout\);

-- Location: FF_X82_Y31_N23
\freqdiv3|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(13));

-- Location: LCCOMB_X83_Y32_N30
\freqdiv3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~28_combout\ = (\freqdiv3|s_counter\(14) & (\freqdiv3|Add0~27\ $ (GND))) # (!\freqdiv3|s_counter\(14) & (!\freqdiv3|Add0~27\ & VCC))
-- \freqdiv3|Add0~29\ = CARRY((\freqdiv3|s_counter\(14) & !\freqdiv3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(14),
	datad => VCC,
	cin => \freqdiv3|Add0~27\,
	combout => \freqdiv3|Add0~28_combout\,
	cout => \freqdiv3|Add0~29\);

-- Location: FF_X83_Y32_N31
\freqdiv3|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(14));

-- Location: LCCOMB_X83_Y31_N0
\freqdiv3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~30_combout\ = (\freqdiv3|s_counter\(15) & (!\freqdiv3|Add0~29\)) # (!\freqdiv3|s_counter\(15) & ((\freqdiv3|Add0~29\) # (GND)))
-- \freqdiv3|Add0~31\ = CARRY((!\freqdiv3|Add0~29\) # (!\freqdiv3|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(15),
	datad => VCC,
	cin => \freqdiv3|Add0~29\,
	combout => \freqdiv3|Add0~30_combout\,
	cout => \freqdiv3|Add0~31\);

-- Location: LCCOMB_X82_Y31_N16
\freqdiv3|s_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~10_combout\ = (\freqdiv3|Add0~30_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~30_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~10_combout\);

-- Location: FF_X82_Y31_N17
\freqdiv3|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(15));

-- Location: LCCOMB_X83_Y31_N2
\freqdiv3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~32_combout\ = (\freqdiv3|s_counter\(16) & (\freqdiv3|Add0~31\ $ (GND))) # (!\freqdiv3|s_counter\(16) & (!\freqdiv3|Add0~31\ & VCC))
-- \freqdiv3|Add0~33\ = CARRY((\freqdiv3|s_counter\(16) & !\freqdiv3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(16),
	datad => VCC,
	cin => \freqdiv3|Add0~31\,
	combout => \freqdiv3|Add0~32_combout\,
	cout => \freqdiv3|Add0~33\);

-- Location: FF_X83_Y31_N3
\freqdiv3|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(16));

-- Location: LCCOMB_X83_Y31_N4
\freqdiv3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~34_combout\ = (\freqdiv3|s_counter\(17) & (!\freqdiv3|Add0~33\)) # (!\freqdiv3|s_counter\(17) & ((\freqdiv3|Add0~33\) # (GND)))
-- \freqdiv3|Add0~35\ = CARRY((!\freqdiv3|Add0~33\) # (!\freqdiv3|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(17),
	datad => VCC,
	cin => \freqdiv3|Add0~33\,
	combout => \freqdiv3|Add0~34_combout\,
	cout => \freqdiv3|Add0~35\);

-- Location: LCCOMB_X84_Y31_N2
\freqdiv3|s_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~3_combout\ = (\freqdiv3|Add0~34_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~34_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~3_combout\);

-- Location: FF_X84_Y31_N3
\freqdiv3|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(17));

-- Location: LCCOMB_X83_Y31_N6
\freqdiv3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~36_combout\ = (\freqdiv3|s_counter\(18) & (\freqdiv3|Add0~35\ $ (GND))) # (!\freqdiv3|s_counter\(18) & (!\freqdiv3|Add0~35\ & VCC))
-- \freqdiv3|Add0~37\ = CARRY((\freqdiv3|s_counter\(18) & !\freqdiv3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(18),
	datad => VCC,
	cin => \freqdiv3|Add0~35\,
	combout => \freqdiv3|Add0~36_combout\,
	cout => \freqdiv3|Add0~37\);

-- Location: LCCOMB_X84_Y31_N4
\freqdiv3|s_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~2_combout\ = (\freqdiv3|Add0~36_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~36_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~2_combout\);

-- Location: FF_X84_Y31_N5
\freqdiv3|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(18));

-- Location: LCCOMB_X83_Y31_N8
\freqdiv3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~38_combout\ = (\freqdiv3|s_counter\(19) & (!\freqdiv3|Add0~37\)) # (!\freqdiv3|s_counter\(19) & ((\freqdiv3|Add0~37\) # (GND)))
-- \freqdiv3|Add0~39\ = CARRY((!\freqdiv3|Add0~37\) # (!\freqdiv3|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(19),
	datad => VCC,
	cin => \freqdiv3|Add0~37\,
	combout => \freqdiv3|Add0~38_combout\,
	cout => \freqdiv3|Add0~39\);

-- Location: LCCOMB_X84_Y31_N30
\freqdiv3|s_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~1_combout\ = (!\freqdiv3|Equal1~3_combout\ & \freqdiv3|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Equal1~3_combout\,
	datad => \freqdiv3|Add0~38_combout\,
	combout => \freqdiv3|s_counter~1_combout\);

-- Location: FF_X84_Y31_N31
\freqdiv3|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(19));

-- Location: LCCOMB_X83_Y31_N10
\freqdiv3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~40_combout\ = (\freqdiv3|s_counter\(20) & (\freqdiv3|Add0~39\ $ (GND))) # (!\freqdiv3|s_counter\(20) & (!\freqdiv3|Add0~39\ & VCC))
-- \freqdiv3|Add0~41\ = CARRY((\freqdiv3|s_counter\(20) & !\freqdiv3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(20),
	datad => VCC,
	cin => \freqdiv3|Add0~39\,
	combout => \freqdiv3|Add0~40_combout\,
	cout => \freqdiv3|Add0~41\);

-- Location: LCCOMB_X84_Y31_N28
\freqdiv3|s_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~0_combout\ = (!\freqdiv3|Equal1~3_combout\ & \freqdiv3|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Equal1~3_combout\,
	datad => \freqdiv3|Add0~40_combout\,
	combout => \freqdiv3|s_counter~0_combout\);

-- Location: FF_X84_Y31_N29
\freqdiv3|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(20));

-- Location: LCCOMB_X83_Y31_N12
\freqdiv3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~42_combout\ = (\freqdiv3|s_counter\(21) & (!\freqdiv3|Add0~41\)) # (!\freqdiv3|s_counter\(21) & ((\freqdiv3|Add0~41\) # (GND)))
-- \freqdiv3|Add0~43\ = CARRY((!\freqdiv3|Add0~41\) # (!\freqdiv3|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(21),
	datad => VCC,
	cin => \freqdiv3|Add0~41\,
	combout => \freqdiv3|Add0~42_combout\,
	cout => \freqdiv3|Add0~43\);

-- Location: LCCOMB_X82_Y31_N0
\freqdiv3|s_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~9_combout\ = (\freqdiv3|Add0~42_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~42_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~9_combout\);

-- Location: FF_X82_Y31_N1
\freqdiv3|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(21));

-- Location: LCCOMB_X83_Y31_N14
\freqdiv3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~44_combout\ = (\freqdiv3|s_counter\(22) & (\freqdiv3|Add0~43\ $ (GND))) # (!\freqdiv3|s_counter\(22) & (!\freqdiv3|Add0~43\ & VCC))
-- \freqdiv3|Add0~45\ = CARRY((\freqdiv3|s_counter\(22) & !\freqdiv3|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(22),
	datad => VCC,
	cin => \freqdiv3|Add0~43\,
	combout => \freqdiv3|Add0~44_combout\,
	cout => \freqdiv3|Add0~45\);

-- Location: FF_X83_Y31_N15
\freqdiv3|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(22));

-- Location: LCCOMB_X83_Y31_N16
\freqdiv3|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~46_combout\ = (\freqdiv3|s_counter\(23) & (!\freqdiv3|Add0~45\)) # (!\freqdiv3|s_counter\(23) & ((\freqdiv3|Add0~45\) # (GND)))
-- \freqdiv3|Add0~47\ = CARRY((!\freqdiv3|Add0~45\) # (!\freqdiv3|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(23),
	datad => VCC,
	cin => \freqdiv3|Add0~45\,
	combout => \freqdiv3|Add0~46_combout\,
	cout => \freqdiv3|Add0~47\);

-- Location: LCCOMB_X82_Y31_N6
\freqdiv3|s_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~8_combout\ = (!\freqdiv3|Equal1~3_combout\ & \freqdiv3|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|Equal1~3_combout\,
	datad => \freqdiv3|Add0~46_combout\,
	combout => \freqdiv3|s_counter~8_combout\);

-- Location: FF_X82_Y31_N7
\freqdiv3|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(23));

-- Location: LCCOMB_X83_Y31_N18
\freqdiv3|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~48_combout\ = (\freqdiv3|s_counter\(24) & (\freqdiv3|Add0~47\ $ (GND))) # (!\freqdiv3|s_counter\(24) & (!\freqdiv3|Add0~47\ & VCC))
-- \freqdiv3|Add0~49\ = CARRY((\freqdiv3|s_counter\(24) & !\freqdiv3|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(24),
	datad => VCC,
	cin => \freqdiv3|Add0~47\,
	combout => \freqdiv3|Add0~48_combout\,
	cout => \freqdiv3|Add0~49\);

-- Location: FF_X83_Y31_N19
\freqdiv3|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(24));

-- Location: LCCOMB_X83_Y31_N20
\freqdiv3|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~50_combout\ = (\freqdiv3|s_counter\(25) & (!\freqdiv3|Add0~49\)) # (!\freqdiv3|s_counter\(25) & ((\freqdiv3|Add0~49\) # (GND)))
-- \freqdiv3|Add0~51\ = CARRY((!\freqdiv3|Add0~49\) # (!\freqdiv3|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(25),
	datad => VCC,
	cin => \freqdiv3|Add0~49\,
	combout => \freqdiv3|Add0~50_combout\,
	cout => \freqdiv3|Add0~51\);

-- Location: FF_X83_Y31_N21
\freqdiv3|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(25));

-- Location: LCCOMB_X83_Y31_N22
\freqdiv3|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~52_combout\ = (\freqdiv3|s_counter\(26) & (\freqdiv3|Add0~51\ $ (GND))) # (!\freqdiv3|s_counter\(26) & (!\freqdiv3|Add0~51\ & VCC))
-- \freqdiv3|Add0~53\ = CARRY((\freqdiv3|s_counter\(26) & !\freqdiv3|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(26),
	datad => VCC,
	cin => \freqdiv3|Add0~51\,
	combout => \freqdiv3|Add0~52_combout\,
	cout => \freqdiv3|Add0~53\);

-- Location: FF_X83_Y31_N23
\freqdiv3|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(26));

-- Location: LCCOMB_X83_Y31_N24
\freqdiv3|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~54_combout\ = (\freqdiv3|s_counter\(27) & (!\freqdiv3|Add0~53\)) # (!\freqdiv3|s_counter\(27) & ((\freqdiv3|Add0~53\) # (GND)))
-- \freqdiv3|Add0~55\ = CARRY((!\freqdiv3|Add0~53\) # (!\freqdiv3|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(27),
	datad => VCC,
	cin => \freqdiv3|Add0~53\,
	combout => \freqdiv3|Add0~54_combout\,
	cout => \freqdiv3|Add0~55\);

-- Location: FF_X83_Y31_N25
\freqdiv3|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(27));

-- Location: LCCOMB_X83_Y31_N26
\freqdiv3|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~56_combout\ = (\freqdiv3|s_counter\(28) & (\freqdiv3|Add0~55\ $ (GND))) # (!\freqdiv3|s_counter\(28) & (!\freqdiv3|Add0~55\ & VCC))
-- \freqdiv3|Add0~57\ = CARRY((\freqdiv3|s_counter\(28) & !\freqdiv3|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(28),
	datad => VCC,
	cin => \freqdiv3|Add0~55\,
	combout => \freqdiv3|Add0~56_combout\,
	cout => \freqdiv3|Add0~57\);

-- Location: FF_X83_Y31_N27
\freqdiv3|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(28));

-- Location: LCCOMB_X83_Y31_N28
\freqdiv3|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~58_combout\ = (\freqdiv3|s_counter\(29) & (!\freqdiv3|Add0~57\)) # (!\freqdiv3|s_counter\(29) & ((\freqdiv3|Add0~57\) # (GND)))
-- \freqdiv3|Add0~59\ = CARRY((!\freqdiv3|Add0~57\) # (!\freqdiv3|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(29),
	datad => VCC,
	cin => \freqdiv3|Add0~57\,
	combout => \freqdiv3|Add0~58_combout\,
	cout => \freqdiv3|Add0~59\);

-- Location: FF_X83_Y31_N29
\freqdiv3|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(29));

-- Location: LCCOMB_X83_Y31_N30
\freqdiv3|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~60_combout\ = \freqdiv3|s_counter\(30) $ (!\freqdiv3|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(30),
	cin => \freqdiv3|Add0~59\,
	combout => \freqdiv3|Add0~60_combout\);

-- Location: FF_X83_Y31_N31
\freqdiv3|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(30));

-- Location: LCCOMB_X82_Y31_N8
\freqdiv3|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal1~1_combout\ = (\freqdiv3|s_counter\(13) & (\freqdiv3|s_counter\(15) & (!\freqdiv3|s_counter\(14) & !\freqdiv3|s_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(13),
	datab => \freqdiv3|s_counter\(15),
	datac => \freqdiv3|s_counter\(14),
	datad => \freqdiv3|s_counter\(9),
	combout => \freqdiv3|Equal1~1_combout\);

-- Location: LCCOMB_X82_Y31_N10
\freqdiv3|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal1~0_combout\ = (\freqdiv3|s_counter\(23) & (\freqdiv3|s_counter\(21) & (!\freqdiv3|s_counter\(22) & !\freqdiv3|s_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(23),
	datab => \freqdiv3|s_counter\(21),
	datac => \freqdiv3|s_counter\(22),
	datad => \freqdiv3|s_counter\(16),
	combout => \freqdiv3|Equal1~0_combout\);

-- Location: LCCOMB_X82_Y31_N18
\freqdiv3|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal1~2_combout\ = (!\freqdiv3|s_counter\(4) & (\freqdiv3|s_counter\(5) & (\freqdiv3|Equal1~1_combout\ & \freqdiv3|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(4),
	datab => \freqdiv3|s_counter\(5),
	datac => \freqdiv3|Equal1~1_combout\,
	datad => \freqdiv3|Equal1~0_combout\,
	combout => \freqdiv3|Equal1~2_combout\);

-- Location: LCCOMB_X82_Y31_N26
\freqdiv3|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~5_combout\ = (!\freqdiv3|s_counter\(28) & (!\freqdiv3|s_counter\(29) & (!\freqdiv3|s_counter\(27) & !\freqdiv3|s_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(28),
	datab => \freqdiv3|s_counter\(29),
	datac => \freqdiv3|s_counter\(27),
	datad => \freqdiv3|s_counter\(26),
	combout => \freqdiv3|Equal0~5_combout\);

-- Location: LCCOMB_X84_Y31_N12
\freqdiv3|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~3_combout\ = (!\freqdiv3|s_counter\(0) & (!\freqdiv3|s_counter\(25) & (!\freqdiv3|s_counter\(1) & !\freqdiv3|s_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(0),
	datab => \freqdiv3|s_counter\(25),
	datac => \freqdiv3|s_counter\(1),
	datad => \freqdiv3|s_counter\(24),
	combout => \freqdiv3|Equal0~3_combout\);

-- Location: LCCOMB_X84_Y31_N16
\freqdiv3|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~1_combout\ = (!\freqdiv3|s_counter\(8) & (\freqdiv3|s_counter\(10) & (\freqdiv3|s_counter\(12) & \freqdiv3|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(8),
	datab => \freqdiv3|s_counter\(10),
	datac => \freqdiv3|s_counter\(12),
	datad => \freqdiv3|s_counter\(11),
	combout => \freqdiv3|Equal0~1_combout\);

-- Location: LCCOMB_X83_Y32_N0
\freqdiv3|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~2_combout\ = (!\freqdiv3|s_counter\(2) & (!\freqdiv3|s_counter\(3) & (!\freqdiv3|s_counter\(6) & !\freqdiv3|s_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(2),
	datab => \freqdiv3|s_counter\(3),
	datac => \freqdiv3|s_counter\(6),
	datad => \freqdiv3|s_counter\(7),
	combout => \freqdiv3|Equal0~2_combout\);

-- Location: LCCOMB_X84_Y31_N20
\freqdiv3|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~0_combout\ = (\freqdiv3|s_counter\(19) & (\freqdiv3|s_counter\(20) & (\freqdiv3|s_counter\(18) & \freqdiv3|s_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(19),
	datab => \freqdiv3|s_counter\(20),
	datac => \freqdiv3|s_counter\(18),
	datad => \freqdiv3|s_counter\(17),
	combout => \freqdiv3|Equal0~0_combout\);

-- Location: LCCOMB_X84_Y31_N26
\freqdiv3|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~4_combout\ = (\freqdiv3|Equal0~3_combout\ & (\freqdiv3|Equal0~1_combout\ & (\freqdiv3|Equal0~2_combout\ & \freqdiv3|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|Equal0~3_combout\,
	datab => \freqdiv3|Equal0~1_combout\,
	datac => \freqdiv3|Equal0~2_combout\,
	datad => \freqdiv3|Equal0~0_combout\,
	combout => \freqdiv3|Equal0~4_combout\);

-- Location: LCCOMB_X82_Y31_N24
\freqdiv3|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal1~3_combout\ = (!\freqdiv3|s_counter\(30) & (\freqdiv3|Equal1~2_combout\ & (\freqdiv3|Equal0~5_combout\ & \freqdiv3|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(30),
	datab => \freqdiv3|Equal1~2_combout\,
	datac => \freqdiv3|Equal0~5_combout\,
	datad => \freqdiv3|Equal0~4_combout\,
	combout => \freqdiv3|Equal1~3_combout\);

-- Location: LCCOMB_X84_Y31_N10
\freqdiv3|s_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|s_counter~7_combout\ = (\freqdiv3|Add0~0_combout\ & !\freqdiv3|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqdiv3|Add0~0_combout\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|s_counter~7_combout\);

-- Location: FF_X84_Y31_N11
\freqdiv3|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|s_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(0));

-- Location: LCCOMB_X83_Y32_N4
\freqdiv3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~2_combout\ = (\freqdiv3|s_counter\(1) & (!\freqdiv3|Add0~1\)) # (!\freqdiv3|s_counter\(1) & ((\freqdiv3|Add0~1\) # (GND)))
-- \freqdiv3|Add0~3\ = CARRY((!\freqdiv3|Add0~1\) # (!\freqdiv3|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(1),
	datad => VCC,
	cin => \freqdiv3|Add0~1\,
	combout => \freqdiv3|Add0~2_combout\,
	cout => \freqdiv3|Add0~3\);

-- Location: FF_X83_Y32_N5
\freqdiv3|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(1));

-- Location: LCCOMB_X83_Y32_N6
\freqdiv3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~4_combout\ = (\freqdiv3|s_counter\(2) & (\freqdiv3|Add0~3\ $ (GND))) # (!\freqdiv3|s_counter\(2) & (!\freqdiv3|Add0~3\ & VCC))
-- \freqdiv3|Add0~5\ = CARRY((\freqdiv3|s_counter\(2) & !\freqdiv3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(2),
	datad => VCC,
	cin => \freqdiv3|Add0~3\,
	combout => \freqdiv3|Add0~4_combout\,
	cout => \freqdiv3|Add0~5\);

-- Location: FF_X83_Y32_N7
\freqdiv3|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(2));

-- Location: LCCOMB_X83_Y32_N8
\freqdiv3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Add0~6_combout\ = (\freqdiv3|s_counter\(3) & (!\freqdiv3|Add0~5\)) # (!\freqdiv3|s_counter\(3) & ((\freqdiv3|Add0~5\) # (GND)))
-- \freqdiv3|Add0~7\ = CARRY((!\freqdiv3|Add0~5\) # (!\freqdiv3|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqdiv3|s_counter\(3),
	datad => VCC,
	cin => \freqdiv3|Add0~5\,
	combout => \freqdiv3|Add0~6_combout\,
	cout => \freqdiv3|Add0~7\);

-- Location: FF_X83_Y32_N9
\freqdiv3|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(3));

-- Location: FF_X83_Y32_N11
\freqdiv3|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|s_counter\(4));

-- Location: LCCOMB_X82_Y31_N4
\freqdiv3|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~8_combout\ = (!\freqdiv3|s_counter\(13) & (!\freqdiv3|s_counter\(15) & (\freqdiv3|s_counter\(14) & \freqdiv3|s_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(13),
	datab => \freqdiv3|s_counter\(15),
	datac => \freqdiv3|s_counter\(14),
	datad => \freqdiv3|s_counter\(9),
	combout => \freqdiv3|Equal0~8_combout\);

-- Location: LCCOMB_X82_Y31_N2
\freqdiv3|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~7_combout\ = (!\freqdiv3|s_counter\(23) & (!\freqdiv3|s_counter\(21) & (\freqdiv3|s_counter\(22) & \freqdiv3|s_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(23),
	datab => \freqdiv3|s_counter\(21),
	datac => \freqdiv3|s_counter\(22),
	datad => \freqdiv3|s_counter\(16),
	combout => \freqdiv3|Equal0~7_combout\);

-- Location: LCCOMB_X82_Y31_N12
\freqdiv3|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~9_combout\ = (\freqdiv3|s_counter\(4) & (!\freqdiv3|s_counter\(5) & (\freqdiv3|Equal0~8_combout\ & \freqdiv3|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(4),
	datab => \freqdiv3|s_counter\(5),
	datac => \freqdiv3|Equal0~8_combout\,
	datad => \freqdiv3|Equal0~7_combout\,
	combout => \freqdiv3|Equal0~9_combout\);

-- Location: LCCOMB_X82_Y31_N28
\freqdiv3|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|Equal0~6_combout\ = (!\freqdiv3|s_counter\(30) & (\freqdiv3|Equal0~5_combout\ & \freqdiv3|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|s_counter\(30),
	datac => \freqdiv3|Equal0~5_combout\,
	datad => \freqdiv3|Equal0~4_combout\,
	combout => \freqdiv3|Equal0~6_combout\);

-- Location: LCCOMB_X82_Y31_N20
\freqdiv3|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqdiv3|clkOut~0_combout\ = (\freqdiv3|Equal0~9_combout\ & ((\freqdiv3|Equal0~6_combout\) # ((\freqdiv3|clkOut~q\ & !\freqdiv3|Equal1~3_combout\)))) # (!\freqdiv3|Equal0~9_combout\ & (((\freqdiv3|clkOut~q\ & !\freqdiv3|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqdiv3|Equal0~9_combout\,
	datab => \freqdiv3|Equal0~6_combout\,
	datac => \freqdiv3|clkOut~q\,
	datad => \freqdiv3|Equal1~3_combout\,
	combout => \freqdiv3|clkOut~0_combout\);

-- Location: FF_X82_Y31_N21
\freqdiv3|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqdiv3|clkOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqdiv3|clkOut~q\);

-- Location: LCCOMB_X75_Y38_N0
\main_fsm|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|Selector0~1_combout\ = (\main_fsm|Selector0~0_combout\ & ((\freqdiv3|clkOut~q\) # (!\main_fsm|s_State.cheater~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|Selector0~0_combout\,
	datac => \freqdiv3|clkOut~q\,
	datad => \main_fsm|s_State.cheater~q\,
	combout => \main_fsm|Selector0~1_combout\);

-- Location: FF_X75_Y38_N1
\main_fsm|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|Selector0~1_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|enable~q\);

-- Location: LCCOMB_X77_Y32_N28
\main_fsm|texto[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|texto[1]~feeder_combout\ = \main_fsm|WideOr4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|WideOr4~0_combout\,
	combout => \main_fsm|texto[1]~feeder_combout\);

-- Location: FF_X77_Y32_N29
\main_fsm|texto[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|texto[1]~feeder_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|texto\(1));

-- Location: LCCOMB_X75_Y38_N4
\main_fsm|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|WideOr1~0_combout\ = (!\main_fsm|s_State.equals~q\ & (\main_fsm|s_State.start~q\ & (!\main_fsm|s_State.hi~q\ & !\main_fsm|s_State.win~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.equals~q\,
	datab => \main_fsm|s_State.start~q\,
	datac => \main_fsm|s_State.hi~q\,
	datad => \main_fsm|s_State.win~q\,
	combout => \main_fsm|WideOr1~0_combout\);

-- Location: FF_X75_Y38_N5
\main_fsm|texto[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|WideOr1~0_combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|texto\(0));

-- Location: LCCOMB_X75_Y38_N22
\main_fsm|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|WideOr0~combout\ = (\main_fsm|s_State.win~q\) # ((\main_fsm|s_State.equals~q\) # (\main_fsm|s_State.cheater~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|s_State.win~q\,
	datac => \main_fsm|s_State.equals~q\,
	datad => \main_fsm|s_State.cheater~q\,
	combout => \main_fsm|WideOr0~combout\);

-- Location: FF_X75_Y38_N23
\main_fsm|texto[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|WideOr0~combout\,
	ena => \ALT_INV_s_SW0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|texto\(2));

-- Location: LCCOMB_X82_Y22_N24
\display_fsm|bin7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~3_combout\ = (\main_fsm|texto\(1) & ((!\main_fsm|texto\(2)))) # (!\main_fsm|texto\(1) & (!\main_fsm|texto\(0) & \main_fsm|texto\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin7~3_combout\);

-- Location: LCCOMB_X82_Y22_N14
\display_fsm|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|Equal0~0_combout\ = (!\main_fsm|texto\(1) & !\main_fsm|texto\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|texto\(1),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|Equal0~0_combout\);

-- Location: LCCOMB_X81_Y22_N16
\bcd_fsm_1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector20~0_combout\ = (!\bcd_fsm_1|dez\(0) & \bcd_fsm_1|s_state.sub10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_fsm_1|dez\(0),
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|Selector20~0_combout\);

-- Location: LCCOMB_X80_Y29_N28
\bcd_fsm_1|dez[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|dez[1]~3_combout\ = (\bcd_fsm_1|s_state.sub10~q\ & (((!\bcd_fsm_1|s_state.idle~q\ & \main_fsm|activate~q\)) # (!\bcd_fsm_1|LessThan1~2_combout\))) # (!\bcd_fsm_1|s_state.sub10~q\ & (!\bcd_fsm_1|s_state.idle~q\ & (\main_fsm|activate~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|s_state.sub10~q\,
	datab => \bcd_fsm_1|s_state.idle~q\,
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_1|LessThan1~2_combout\,
	combout => \bcd_fsm_1|dez[1]~3_combout\);

-- Location: FF_X81_Y22_N17
\bcd_fsm_1|dez[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector20~0_combout\,
	ena => \bcd_fsm_1|dez[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|dez\(0));

-- Location: LCCOMB_X81_Y22_N28
\bcd_fsm_1|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector19~0_combout\ = (\bcd_fsm_1|s_state.sub10~q\ & (\bcd_fsm_1|dez\(0) $ (\bcd_fsm_1|dez\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|dez\(0),
	datac => \bcd_fsm_1|dez\(1),
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|Selector19~0_combout\);

-- Location: FF_X81_Y22_N29
\bcd_fsm_1|dez[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector19~0_combout\,
	ena => \bcd_fsm_1|dez[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|dez\(1));

-- Location: LCCOMB_X81_Y22_N22
\bcd_fsm_1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector18~0_combout\ = (\bcd_fsm_1|s_state.sub10~q\ & (\bcd_fsm_1|dez\(2) $ (((\bcd_fsm_1|dez\(1) & \bcd_fsm_1|dez\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|s_state.sub10~q\,
	datab => \bcd_fsm_1|dez\(1),
	datac => \bcd_fsm_1|dez\(2),
	datad => \bcd_fsm_1|dez\(0),
	combout => \bcd_fsm_1|Selector18~0_combout\);

-- Location: FF_X81_Y22_N23
\bcd_fsm_1|dez[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector18~0_combout\,
	ena => \bcd_fsm_1|dez[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|dez\(2));

-- Location: FF_X81_Y22_N25
\bcd_fsm_1|digit1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|dez\(2),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit1\(2));

-- Location: FF_X81_Y22_N3
\bcd_fsm_1|digit1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|dez\(1),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit1\(1));

-- Location: LCCOMB_X81_Y22_N30
\bcd_fsm_1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Add3~0_combout\ = \bcd_fsm_1|dez\(3) $ (((\bcd_fsm_1|dez\(2) & (\bcd_fsm_1|dez\(1) & \bcd_fsm_1|dez\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|dez\(2),
	datab => \bcd_fsm_1|dez\(1),
	datac => \bcd_fsm_1|dez\(3),
	datad => \bcd_fsm_1|dez\(0),
	combout => \bcd_fsm_1|Add3~0_combout\);

-- Location: LCCOMB_X81_Y22_N4
\bcd_fsm_1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|Selector17~0_combout\ = (\bcd_fsm_1|Add3~0_combout\ & \bcd_fsm_1|s_state.sub10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|Add3~0_combout\,
	datad => \bcd_fsm_1|s_state.sub10~q\,
	combout => \bcd_fsm_1|Selector17~0_combout\);

-- Location: FF_X81_Y22_N5
\bcd_fsm_1|dez[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|Selector17~0_combout\,
	ena => \bcd_fsm_1|dez[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|dez\(3));

-- Location: FF_X81_Y22_N31
\bcd_fsm_1|digit1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|dez\(3),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit1\(3));

-- Location: FF_X81_Y22_N1
\bcd_fsm_1|digit1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|dez\(0),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit1\(0));

-- Location: LCCOMB_X81_Y22_N12
\display_fsm|bin7[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[0]~2_combout\ = (!\bcd_fsm_1|digit1\(1) & (!\bcd_fsm_1|digit1\(3) & (\bcd_fsm_1|digit1\(2) $ (\bcd_fsm_1|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7[0]~2_combout\);

-- Location: LCCOMB_X82_Y22_N8
\display_fsm|bin7[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[0]~4_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin7[0]~2_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7[0]~2_combout\,
	combout => \display_fsm|bin7[0]~4_combout\);

-- Location: LCCOMB_X81_Y22_N20
\num_fsm|d7_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d7_out[1]~0_combout\ = (\bcd_fsm_1|digit1\(2) & (!\bcd_fsm_1|digit1\(3) & (\bcd_fsm_1|digit1\(1) $ (\bcd_fsm_1|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \num_fsm|d7_out[1]~0_combout\);

-- Location: LCCOMB_X82_Y22_N2
\display_fsm|bin7[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[1]~5_combout\ = (((\display_fsm|Equal0~0_combout\) # (\num_fsm|d7_out[1]~0_combout\)) # (!\display_fsm|bin7~3_combout\)) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \num_fsm|d7_out[1]~0_combout\,
	combout => \display_fsm|bin7[1]~5_combout\);

-- Location: LCCOMB_X81_Y22_N8
\display_fsm|bin7[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[2]~6_combout\ = (!\bcd_fsm_1|digit1\(2) & (\bcd_fsm_1|digit1\(1) & (!\bcd_fsm_1|digit1\(3) & !\bcd_fsm_1|digit1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7[2]~6_combout\);

-- Location: LCCOMB_X81_Y25_N20
\display_fsm|bin7[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[2]~7_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin7[2]~6_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7~3_combout\,
	datab => \display_fsm|bin7[2]~6_combout\,
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin7[2]~7_combout\);

-- Location: LCCOMB_X81_Y22_N14
\display_fsm|bin7[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[3]~10_combout\ = (\bcd_fsm_1|digit1\(2)) # (!\bcd_fsm_1|digit1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|digit1\(2),
	datad => \bcd_fsm_1|digit1\(1),
	combout => \display_fsm|bin7[3]~10_combout\);

-- Location: LCCOMB_X81_Y22_N10
\num_fsm|d7_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d7_out~1_combout\ = (\bcd_fsm_1|digit1\(2) & (\bcd_fsm_1|digit1\(1) & (!\bcd_fsm_1|digit1\(3) & \bcd_fsm_1|digit1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \num_fsm|d7_out~1_combout\);

-- Location: LCCOMB_X81_Y22_N18
\display_fsm|bin7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~8_combout\ = (\bcd_fsm_1|digit1\(3)) # (\bcd_fsm_1|digit1\(2) $ (((!\bcd_fsm_1|digit1\(1) & !\bcd_fsm_1|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7~8_combout\);

-- Location: LCCOMB_X82_Y22_N28
\display_fsm|bin7[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[3]~9_combout\ = (!\display_fsm|Equal0~0_combout\ & ((\num_fsm|d7_out~1_combout\) # ((!\display_fsm|bin7~8_combout\) # (!\display_fsm|bin7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|d7_out~1_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~8_combout\,
	combout => \display_fsm|bin7[3]~9_combout\);

-- Location: LCCOMB_X82_Y22_N10
\display_fsm|bin7[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[3]~22_combout\ = (!\display_fsm|bin7~8_combout\ & ((\main_fsm|texto\(2) & (!\main_fsm|texto\(0) & !\main_fsm|texto\(1))) # (!\main_fsm|texto\(2) & ((\main_fsm|texto\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(2),
	datab => \main_fsm|texto\(0),
	datac => \main_fsm|texto\(1),
	datad => \display_fsm|bin7~8_combout\,
	combout => \display_fsm|bin7[3]~22_combout\);

-- Location: LCCOMB_X82_Y22_N18
\display_fsm|bin7[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[3]~11_combout\ = ((\display_fsm|bin7[3]~9_combout\ & ((\display_fsm|bin7[3]~10_combout\) # (!\display_fsm|bin7[3]~22_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7[3]~10_combout\,
	datab => \display_fsm|bin7[3]~9_combout\,
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|bin7[3]~22_combout\,
	combout => \display_fsm|bin7[3]~11_combout\);

-- Location: LCCOMB_X81_Y22_N0
\display_fsm|bin7[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[4]~14_combout\ = (!\bcd_fsm_1|digit1\(3) & ((\bcd_fsm_1|digit1\(0)) # (!\bcd_fsm_1|digit1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(3),
	datac => \bcd_fsm_1|digit1\(0),
	datad => \bcd_fsm_1|digit1\(1),
	combout => \display_fsm|bin7[4]~14_combout\);

-- Location: LCCOMB_X81_Y22_N24
\display_fsm|bin7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~12_combout\ = \bcd_fsm_1|digit1\(3) $ (((!\bcd_fsm_1|digit1\(1) & (!\bcd_fsm_1|digit1\(2) & !\bcd_fsm_1|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(3),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(2),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7~12_combout\);

-- Location: LCCOMB_X82_Y22_N6
\display_fsm|bin7[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[4]~15_combout\ = (!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin7[4]~14_combout\) # ((\display_fsm|bin7~12_combout\) # (!\display_fsm|bin7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7[4]~14_combout\,
	datab => \display_fsm|bin7~12_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~3_combout\,
	combout => \display_fsm|bin7[4]~15_combout\);

-- Location: LCCOMB_X81_Y22_N26
\num_fsm|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|Equal0~0_combout\ = (!\bcd_fsm_1|digit1\(2) & (!\bcd_fsm_1|digit1\(1) & (\bcd_fsm_1|digit1\(3) & \bcd_fsm_1|digit1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \num_fsm|Equal0~0_combout\);

-- Location: LCCOMB_X82_Y22_N20
\display_fsm|bin7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~13_combout\ = ((\num_fsm|Equal0~0_combout\) # (!\display_fsm|bin7~3_combout\)) # (!\display_fsm|bin7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_fsm|bin7~12_combout\,
	datac => \num_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~3_combout\,
	combout => \display_fsm|bin7~13_combout\);

-- Location: LCCOMB_X82_Y22_N4
\display_fsm|bin7[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[4]~16_combout\ = ((\display_fsm|bin7[4]~15_combout\ & \display_fsm|bin7~13_combout\)) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7[4]~15_combout\,
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|bin7~13_combout\,
	combout => \display_fsm|bin7[4]~16_combout\);

-- Location: LCCOMB_X81_Y22_N2
\display_fsm|bin7[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[5]~17_combout\ = (!\bcd_fsm_1|digit1\(2) & ((\bcd_fsm_1|digit1\(1)) # (\bcd_fsm_1|digit1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|digit1\(2),
	datac => \bcd_fsm_1|digit1\(1),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7[5]~17_combout\);

-- Location: LCCOMB_X82_Y22_N30
\display_fsm|bin7[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[5]~18_combout\ = ((\display_fsm|bin7[3]~9_combout\ & ((\display_fsm|bin7[5]~17_combout\) # (!\display_fsm|bin7[3]~22_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7[3]~22_combout\,
	datab => \display_fsm|bin7[5]~17_combout\,
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|bin7[3]~9_combout\,
	combout => \display_fsm|bin7[5]~18_combout\);

-- Location: LCCOMB_X81_Y22_N6
\display_fsm|bin7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~19_combout\ = (!\bcd_fsm_1|digit1\(3) & (\bcd_fsm_1|digit1\(0) & (\bcd_fsm_1|digit1\(2) $ (!\bcd_fsm_1|digit1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit1\(2),
	datab => \bcd_fsm_1|digit1\(1),
	datac => \bcd_fsm_1|digit1\(3),
	datad => \bcd_fsm_1|digit1\(0),
	combout => \display_fsm|bin7~19_combout\);

-- Location: LCCOMB_X82_Y22_N12
\display_fsm|bin7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7~20_combout\ = (!\display_fsm|bin7~12_combout\ & (\display_fsm|bin7~19_combout\ & \display_fsm|bin7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_fsm|bin7~12_combout\,
	datac => \display_fsm|bin7~19_combout\,
	datad => \display_fsm|bin7~3_combout\,
	combout => \display_fsm|bin7~20_combout\);

-- Location: LCCOMB_X82_Y22_N22
\display_fsm|bin7[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin7[6]~21_combout\ = (((\display_fsm|Equal0~0_combout\) # (\display_fsm|bin7~20_combout\)) # (!\display_fsm|bin7~13_combout\)) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \display_fsm|bin7~13_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~20_combout\,
	combout => \display_fsm|bin7[6]~21_combout\);

-- Location: FF_X81_Y25_N23
\bcd_fsm_1|digit0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|input\(3),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit0\(3));

-- Location: FF_X81_Y25_N1
\bcd_fsm_1|digit0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|input\(1),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit0\(1));

-- Location: LCCOMB_X80_Y29_N22
\main_fsm|n_attempts[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|n_attempts[0]~feeder_combout\ = \main_fsm|attempt_var\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|attempt_var\(0),
	combout => \main_fsm|n_attempts[0]~feeder_combout\);

-- Location: FF_X80_Y29_N23
\main_fsm|n_attempts[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|n_attempts[0]~feeder_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|n_attempts\(0));

-- Location: LCCOMB_X80_Y29_N2
\bcd_fsm_1|input[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_1|input[0]~12_combout\ = (\main_fsm|activate~q\ & ((\bcd_fsm_1|s_state.idle~q\ & ((\bcd_fsm_1|input\(0)))) # (!\bcd_fsm_1|s_state.idle~q\ & (\main_fsm|n_attempts\(0))))) # (!\main_fsm|activate~q\ & (((\bcd_fsm_1|input\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|n_attempts\(0),
	datab => \main_fsm|activate~q\,
	datac => \bcd_fsm_1|input\(0),
	datad => \bcd_fsm_1|s_state.idle~q\,
	combout => \bcd_fsm_1|input[0]~12_combout\);

-- Location: FF_X80_Y29_N3
\bcd_fsm_1|input[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_1|input[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|input\(0));

-- Location: FF_X81_Y25_N5
\bcd_fsm_1|digit0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|input\(0),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit0\(0));

-- Location: FF_X81_Y25_N27
\bcd_fsm_1|digit0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_1|input\(2),
	sload => VCC,
	ena => \bcd_fsm_1|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_1|digit0\(2));

-- Location: LCCOMB_X81_Y25_N18
\display_fsm|bin6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6~0_combout\ = (!\bcd_fsm_1|digit0\(3) & (!\bcd_fsm_1|digit0\(1) & (\bcd_fsm_1|digit0\(0) $ (\bcd_fsm_1|digit0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit0\(3),
	datab => \bcd_fsm_1|digit0\(1),
	datac => \bcd_fsm_1|digit0\(0),
	datad => \bcd_fsm_1|digit0\(2),
	combout => \display_fsm|bin6~0_combout\);

-- Location: LCCOMB_X81_Y25_N16
\display_fsm|bin6[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[0]~1_combout\ = ((\display_fsm|bin6~0_combout\) # ((\display_fsm|Equal0~0_combout\) # (!\main_fsm|enable~q\))) # (!\display_fsm|bin7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7~3_combout\,
	datab => \display_fsm|bin6~0_combout\,
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin6[0]~1_combout\);

-- Location: LCCOMB_X81_Y25_N6
\num_fsm|d6_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d6_out[1]~0_combout\ = (!\bcd_fsm_1|digit0\(3) & (\bcd_fsm_1|digit0\(2) & (\bcd_fsm_1|digit0\(1) $ (\bcd_fsm_1|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit0\(3),
	datab => \bcd_fsm_1|digit0\(1),
	datac => \bcd_fsm_1|digit0\(0),
	datad => \bcd_fsm_1|digit0\(2),
	combout => \num_fsm|d6_out[1]~0_combout\);

-- Location: LCCOMB_X82_Y22_N0
\display_fsm|bin0[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[6]~8_combout\ = (\main_fsm|enable~q\ & (((\main_fsm|texto\(1)) # (\main_fsm|texto\(2))) # (!\main_fsm|texto\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(0),
	datac => \main_fsm|texto\(1),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin0[6]~8_combout\);

-- Location: LCCOMB_X81_Y25_N24
\display_fsm|bin6[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[1]~2_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\num_fsm|d6_out[1]~0_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\display_fsm|bin0[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|d6_out[1]~0_combout\,
	datab => \display_fsm|bin0[6]~8_combout\,
	datac => \display_fsm|bin7~3_combout\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin6[1]~2_combout\);

-- Location: LCCOMB_X83_Y25_N24
\display_fsm|bin6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6~3_combout\ = \main_fsm|texto\(2) $ (!\main_fsm|texto\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|texto\(2),
	datad => \main_fsm|texto\(1),
	combout => \display_fsm|bin6~3_combout\);

-- Location: LCCOMB_X81_Y25_N2
\display_fsm|bin6[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[2]~4_combout\ = (!\bcd_fsm_1|digit0\(3) & ((\main_fsm|texto\(2) & (!\main_fsm|texto\(1) & !\main_fsm|texto\(0))) # (!\main_fsm|texto\(2) & (\main_fsm|texto\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(2),
	datab => \main_fsm|texto\(1),
	datac => \bcd_fsm_1|digit0\(3),
	datad => \main_fsm|texto\(0),
	combout => \display_fsm|bin6[2]~4_combout\);

-- Location: LCCOMB_X81_Y25_N12
\display_fsm|bin6[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[2]~5_combout\ = (!\bcd_fsm_1|digit0\(2) & (\display_fsm|bin6[2]~4_combout\ & (!\bcd_fsm_1|digit0\(0) & \bcd_fsm_1|digit0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit0\(2),
	datab => \display_fsm|bin6[2]~4_combout\,
	datac => \bcd_fsm_1|digit0\(0),
	datad => \bcd_fsm_1|digit0\(1),
	combout => \display_fsm|bin6[2]~5_combout\);

-- Location: LCCOMB_X81_Y25_N10
\display_fsm|bin6[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[2]~6_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # (\display_fsm|bin6[2]~5_combout\)))) # (!\display_fsm|bin0[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin6~3_combout\,
	datac => \display_fsm|bin0[6]~8_combout\,
	datad => \display_fsm|bin6[2]~5_combout\,
	combout => \display_fsm|bin6[2]~6_combout\);

-- Location: LCCOMB_X81_Y25_N26
\display_fsm|bin6[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[3]~8_combout\ = (\bcd_fsm_1|digit0\(0) & (\bcd_fsm_1|digit0\(2) $ (!\bcd_fsm_1|digit0\(1)))) # (!\bcd_fsm_1|digit0\(0) & (\bcd_fsm_1|digit0\(2) & !\bcd_fsm_1|digit0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|digit0\(0),
	datac => \bcd_fsm_1|digit0\(2),
	datad => \bcd_fsm_1|digit0\(1),
	combout => \display_fsm|bin6[3]~8_combout\);

-- Location: LCCOMB_X81_Y25_N28
\display_fsm|bin6[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[3]~7_combout\ = ((\main_fsm|texto\(1)) # ((\main_fsm|texto\(2)) # (\main_fsm|texto\(0)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(2),
	datad => \main_fsm|texto\(0),
	combout => \display_fsm|bin6[3]~7_combout\);

-- Location: LCCOMB_X81_Y25_N30
\display_fsm|bin2[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[5]~0_combout\ = (\main_fsm|enable~q\ & (\main_fsm|texto\(2) $ (\main_fsm|texto\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(2),
	datac => \main_fsm|enable~q\,
	datad => \main_fsm|texto\(1),
	combout => \display_fsm|bin2[5]~0_combout\);

-- Location: LCCOMB_X81_Y25_N8
\display_fsm|bin6[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[3]~9_combout\ = (\display_fsm|bin6[3]~7_combout\ & (((\display_fsm|bin6[3]~8_combout\ & \display_fsm|bin6[2]~4_combout\)) # (!\display_fsm|bin2[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin6[3]~8_combout\,
	datab => \display_fsm|bin6[3]~7_combout\,
	datac => \display_fsm|bin2[5]~0_combout\,
	datad => \display_fsm|bin6[2]~4_combout\,
	combout => \display_fsm|bin6[3]~9_combout\);

-- Location: LCCOMB_X81_Y25_N22
\num_fsm|d6_out[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d6_out[4]~1_combout\ = (\bcd_fsm_1|digit0\(1) & (((\bcd_fsm_1|digit0\(0) & !\bcd_fsm_1|digit0\(3))))) # (!\bcd_fsm_1|digit0\(1) & ((\bcd_fsm_1|digit0\(2) & ((!\bcd_fsm_1|digit0\(3)))) # (!\bcd_fsm_1|digit0\(2) & (\bcd_fsm_1|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit0\(2),
	datab => \bcd_fsm_1|digit0\(0),
	datac => \bcd_fsm_1|digit0\(3),
	datad => \bcd_fsm_1|digit0\(1),
	combout => \num_fsm|d6_out[4]~1_combout\);

-- Location: LCCOMB_X84_Y25_N4
\display_fsm|bin6[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[4]~10_combout\ = (!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # ((\display_fsm|bin7~3_combout\ & \num_fsm|d6_out[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin6~3_combout\,
	datad => \num_fsm|d6_out[4]~1_combout\,
	combout => \display_fsm|bin6[4]~10_combout\);

-- Location: LCCOMB_X81_Y4_N24
\display_fsm|bin6[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[4]~11_combout\ = (\display_fsm|bin6[4]~10_combout\) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_fsm|enable~q\,
	datad => \display_fsm|bin6[4]~10_combout\,
	combout => \display_fsm|bin6[4]~11_combout\);

-- Location: LCCOMB_X81_Y25_N4
\display_fsm|bin6[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[5]~12_combout\ = (\bcd_fsm_1|digit0\(1) & ((\bcd_fsm_1|digit0\(0)) # (!\bcd_fsm_1|digit0\(2)))) # (!\bcd_fsm_1|digit0\(1) & (\bcd_fsm_1|digit0\(0) & !\bcd_fsm_1|digit0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_1|digit0\(1),
	datac => \bcd_fsm_1|digit0\(0),
	datad => \bcd_fsm_1|digit0\(2),
	combout => \display_fsm|bin6[5]~12_combout\);

-- Location: LCCOMB_X81_Y25_N14
\display_fsm|bin6[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[5]~13_combout\ = (\display_fsm|bin6[3]~7_combout\ & (((\display_fsm|bin6[5]~12_combout\ & \display_fsm|bin6[2]~4_combout\)) # (!\display_fsm|bin2[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin2[5]~0_combout\,
	datab => \display_fsm|bin6[3]~7_combout\,
	datac => \display_fsm|bin6[5]~12_combout\,
	datad => \display_fsm|bin6[2]~4_combout\,
	combout => \display_fsm|bin6[5]~13_combout\);

-- Location: LCCOMB_X81_Y25_N0
\num_fsm|d6_out[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d6_out[6]~2_combout\ = (\bcd_fsm_1|digit0\(1) & (!\bcd_fsm_1|digit0\(3) & ((!\bcd_fsm_1|digit0\(2)) # (!\bcd_fsm_1|digit0\(0))))) # (!\bcd_fsm_1|digit0\(1) & (\bcd_fsm_1|digit0\(3) $ (((\bcd_fsm_1|digit0\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_1|digit0\(3),
	datab => \bcd_fsm_1|digit0\(0),
	datac => \bcd_fsm_1|digit0\(1),
	datad => \bcd_fsm_1|digit0\(2),
	combout => \num_fsm|d6_out[6]~2_combout\);

-- Location: LCCOMB_X83_Y29_N20
\display_fsm|bin0[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[1]~9_combout\ = (\main_fsm|enable~q\ & ((\main_fsm|texto\(0)) # ((\main_fsm|texto\(1)) # (\main_fsm|texto\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(0),
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|enable~q\,
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin0[1]~9_combout\);

-- Location: LCCOMB_X84_Y25_N18
\display_fsm|bin6[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin6[6]~14_combout\ = ((!\display_fsm|Equal0~0_combout\ & (\display_fsm|bin7~3_combout\ & !\num_fsm|d6_out[6]~2_combout\))) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \num_fsm|d6_out[6]~2_combout\,
	datad => \display_fsm|bin0[1]~9_combout\,
	combout => \display_fsm|bin6[6]~14_combout\);

-- Location: LCCOMB_X81_Y4_N30
\display_fsm|bin5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin5[0]~0_combout\ = ((\main_fsm|texto\(1)) # (\main_fsm|texto\(0) $ (\main_fsm|texto\(2)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin5[0]~0_combout\);

-- Location: LCCOMB_X81_Y4_N4
\display_fsm|bin5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin5[1]~1_combout\ = ((\main_fsm|texto\(1) & ((\main_fsm|texto\(0)) # (\main_fsm|texto\(2)))) # (!\main_fsm|texto\(1) & (!\main_fsm|texto\(0)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin5[1]~1_combout\);

-- Location: LCCOMB_X81_Y4_N22
\display_fsm|bin5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin5~2_combout\ = (\main_fsm|enable~q\ & ((\main_fsm|texto\(0) & ((!\main_fsm|texto\(2)))) # (!\main_fsm|texto\(0) & (!\main_fsm|texto\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin5~2_combout\);

-- Location: LCCOMB_X81_Y4_N28
\display_fsm|bin5[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin5[4]~3_combout\ = ((\main_fsm|texto\(2) & ((\main_fsm|texto\(1)) # (!\main_fsm|texto\(0))))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin5[4]~3_combout\);

-- Location: LCCOMB_X81_Y4_N18
\display_fsm|bin5[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin5[6]~4_combout\ = ((\main_fsm|texto\(0) & !\main_fsm|texto\(2))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin5[6]~4_combout\);

-- Location: LCCOMB_X81_Y4_N0
\display_fsm|bin4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[0]~0_combout\ = ((\main_fsm|texto\(2)) # ((\main_fsm|texto\(1) & !\main_fsm|texto\(0)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[0]~0_combout\);

-- Location: LCCOMB_X81_Y4_N6
\display_fsm|bin4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[1]~1_combout\ = ((\main_fsm|texto\(2)) # ((!\main_fsm|texto\(1) & !\main_fsm|texto\(0)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[1]~1_combout\);

-- Location: LCCOMB_X81_Y4_N8
\display_fsm|bin4[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[2]~2_combout\ = ((\main_fsm|texto\(2)) # ((!\main_fsm|texto\(1) & \main_fsm|texto\(0)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[2]~2_combout\);

-- Location: LCCOMB_X81_Y4_N10
\display_fsm|bin4[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[3]~3_combout\ = (\main_fsm|texto\(1) $ (((\main_fsm|texto\(0) & !\main_fsm|texto\(2))))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[3]~3_combout\);

-- Location: LCCOMB_X81_Y4_N20
\display_fsm|bin4[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[4]~4_combout\ = (((\main_fsm|texto\(1) & \main_fsm|texto\(2))) # (!\main_fsm|texto\(0))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[4]~4_combout\);

-- Location: LCCOMB_X81_Y4_N26
\display_fsm|bin4[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[5]~5_combout\ = ((\main_fsm|texto\(1) & ((\main_fsm|texto\(2)) # (!\main_fsm|texto\(0)))) # (!\main_fsm|texto\(1) & (!\main_fsm|texto\(0) & \main_fsm|texto\(2)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin4[5]~5_combout\);

-- Location: LCCOMB_X81_Y4_N12
\display_fsm|bin4[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin4[6]~6_combout\ = ((!\main_fsm|texto\(2) & \main_fsm|texto\(1))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|texto\(2),
	datac => \main_fsm|enable~q\,
	datad => \main_fsm|texto\(1),
	combout => \display_fsm|bin4[6]~6_combout\);

-- Location: LCCOMB_X82_Y22_N26
\display_fsm|bin3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin3[0]~0_combout\ = (\main_fsm|enable~q\ & ((!\main_fsm|texto\(2)) # (!\main_fsm|texto\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datac => \main_fsm|texto\(1),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin3[0]~0_combout\);

-- Location: LCCOMB_X81_Y4_N2
\display_fsm|bin3[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin3[1]~1_combout\ = ((\main_fsm|texto\(1) & ((\main_fsm|texto\(2)))) # (!\main_fsm|texto\(1) & (!\main_fsm|texto\(0) & !\main_fsm|texto\(2)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin3[1]~1_combout\);

-- Location: LCCOMB_X81_Y4_N16
\display_fsm|bin3[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin3[6]~2_combout\ = ((\main_fsm|texto\(1) & ((!\main_fsm|texto\(2)))) # (!\main_fsm|texto\(1) & ((\main_fsm|texto\(0)) # (\main_fsm|texto\(2))))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(0),
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin3[6]~2_combout\);

-- Location: LCCOMB_X83_Y24_N20
\bcd_fsm_2|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector16~0_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & !\bcd_fsm_2|cem\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.sub100~q\,
	datac => \bcd_fsm_2|cem\(0),
	combout => \bcd_fsm_2|Selector16~0_combout\);

-- Location: LCCOMB_X77_Y31_N12
\bcd_fsm_2|cem[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|cem[1]~4_combout\ = ((\main_fsm|activate~q\ & !\bcd_fsm_2|s_state.idle~q\)) # (!\bcd_fsm_2|cem[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|cem[1]~3_combout\,
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_2|s_state.idle~q\,
	combout => \bcd_fsm_2|cem[1]~4_combout\);

-- Location: FF_X83_Y24_N21
\bcd_fsm_2|cem[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector16~0_combout\,
	ena => \bcd_fsm_2|cem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|cem\(0));

-- Location: LCCOMB_X83_Y24_N6
\bcd_fsm_2|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector15~0_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & (\bcd_fsm_2|cem\(1) $ (\bcd_fsm_2|cem\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.sub100~q\,
	datac => \bcd_fsm_2|cem\(1),
	datad => \bcd_fsm_2|cem\(0),
	combout => \bcd_fsm_2|Selector15~0_combout\);

-- Location: FF_X83_Y24_N7
\bcd_fsm_2|cem[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector15~0_combout\,
	ena => \bcd_fsm_2|cem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|cem\(1));

-- Location: LCCOMB_X83_Y24_N2
\bcd_fsm_2|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector14~0_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & (\bcd_fsm_2|cem\(2) $ (((\bcd_fsm_2|cem\(1) & \bcd_fsm_2|cem\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|cem\(1),
	datab => \bcd_fsm_2|s_state.sub100~q\,
	datac => \bcd_fsm_2|cem\(2),
	datad => \bcd_fsm_2|cem\(0),
	combout => \bcd_fsm_2|Selector14~0_combout\);

-- Location: FF_X83_Y24_N3
\bcd_fsm_2|cem[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector14~0_combout\,
	ena => \bcd_fsm_2|cem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|cem\(2));

-- Location: LCCOMB_X83_Y24_N30
\bcd_fsm_2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add1~0_combout\ = \bcd_fsm_2|cem\(3) $ (((\bcd_fsm_2|cem\(1) & (\bcd_fsm_2|cem\(2) & \bcd_fsm_2|cem\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|cem\(1),
	datab => \bcd_fsm_2|cem\(2),
	datac => \bcd_fsm_2|cem\(3),
	datad => \bcd_fsm_2|cem\(0),
	combout => \bcd_fsm_2|Add1~0_combout\);

-- Location: LCCOMB_X83_Y24_N22
\bcd_fsm_2|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector13~0_combout\ = (\bcd_fsm_2|s_state.sub100~q\ & \bcd_fsm_2|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_fsm_2|s_state.sub100~q\,
	datad => \bcd_fsm_2|Add1~0_combout\,
	combout => \bcd_fsm_2|Selector13~0_combout\);

-- Location: FF_X83_Y24_N23
\bcd_fsm_2|cem[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector13~0_combout\,
	ena => \bcd_fsm_2|cem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|cem\(3));

-- Location: FF_X83_Y24_N31
\bcd_fsm_2|digit2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|cem\(3),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit2\(3));

-- Location: FF_X83_Y24_N13
\bcd_fsm_2|digit2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|cem\(2),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit2\(2));

-- Location: LCCOMB_X83_Y24_N4
\bcd_fsm_2|digit2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|digit2[0]~feeder_combout\ = \bcd_fsm_2|cem\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_2|cem\(0),
	combout => \bcd_fsm_2|digit2[0]~feeder_combout\);

-- Location: FF_X83_Y24_N5
\bcd_fsm_2|digit2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|digit2[0]~feeder_combout\,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit2\(0));

-- Location: FF_X83_Y24_N29
\bcd_fsm_2|digit2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|cem\(1),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit2\(1));

-- Location: LCCOMB_X83_Y24_N18
\display_fsm|bin2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2~1_combout\ = (!\bcd_fsm_2|digit2\(3) & (!\bcd_fsm_2|digit2\(1) & (\bcd_fsm_2|digit2\(2) $ (\bcd_fsm_2|digit2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(0),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \display_fsm|bin2~1_combout\);

-- Location: LCCOMB_X84_Y25_N12
\display_fsm|bin2[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[0]~2_combout\ = (\display_fsm|Equal0~0_combout\) # (((\display_fsm|bin2~1_combout\) # (!\main_fsm|enable~q\)) # (!\display_fsm|bin7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin2~1_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin2[0]~2_combout\);

-- Location: LCCOMB_X83_Y24_N8
\num_fsm|d2_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d2_out[1]~0_combout\ = (!\bcd_fsm_2|digit2\(3) & (\bcd_fsm_2|digit2\(2) & (\bcd_fsm_2|digit2\(0) $ (\bcd_fsm_2|digit2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(0),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \num_fsm|d2_out[1]~0_combout\);

-- Location: LCCOMB_X82_Y22_N16
\display_fsm|bin2[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[1]~3_combout\ = (((\display_fsm|Equal0~0_combout\) # (\num_fsm|d2_out[1]~0_combout\)) # (!\display_fsm|bin7~3_combout\)) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \num_fsm|d2_out[1]~0_combout\,
	combout => \display_fsm|bin2[1]~3_combout\);

-- Location: LCCOMB_X83_Y24_N24
\num_fsm|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|Equal25~0_combout\ = (!\bcd_fsm_2|digit2\(3) & (!\bcd_fsm_2|digit2\(2) & (!\bcd_fsm_2|digit2\(0) & \bcd_fsm_2|digit2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(0),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \num_fsm|Equal25~0_combout\);

-- Location: LCCOMB_X84_Y25_N14
\display_fsm|bin2[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[2]~4_combout\ = (\display_fsm|Equal0~0_combout\) # (((\num_fsm|Equal25~0_combout\) # (!\main_fsm|enable~q\)) # (!\display_fsm|bin7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \num_fsm|Equal25~0_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin2[2]~4_combout\);

-- Location: LCCOMB_X83_Y24_N16
\num_fsm|Equal25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|Equal25~1_combout\ = (!\bcd_fsm_2|digit2\(2) & (!\bcd_fsm_2|digit2\(3) & \bcd_fsm_2|digit2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(3),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \num_fsm|Equal25~1_combout\);

-- Location: LCCOMB_X83_Y24_N0
\display_fsm|bin2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2~5_combout\ = (\bcd_fsm_2|digit2\(2) & (\bcd_fsm_2|digit2\(0) $ (!\bcd_fsm_2|digit2\(1)))) # (!\bcd_fsm_2|digit2\(2) & ((\bcd_fsm_2|digit2\(0)) # (\bcd_fsm_2|digit2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(0),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \display_fsm|bin2~5_combout\);

-- Location: LCCOMB_X83_Y24_N14
\display_fsm|bin2[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[3]~6_combout\ = (\display_fsm|bin7~3_combout\ & (!\bcd_fsm_2|digit2\(3) & \display_fsm|bin2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7~3_combout\,
	datac => \bcd_fsm_2|digit2\(3),
	datad => \display_fsm|bin2~5_combout\,
	combout => \display_fsm|bin2[3]~6_combout\);

-- Location: LCCOMB_X84_Y24_N12
\display_fsm|bin2[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[3]~7_combout\ = ((!\num_fsm|Equal25~1_combout\ & \display_fsm|bin2[3]~6_combout\)) # (!\display_fsm|bin2[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|Equal25~1_combout\,
	datac => \display_fsm|bin2[5]~0_combout\,
	datad => \display_fsm|bin2[3]~6_combout\,
	combout => \display_fsm|bin2[3]~7_combout\);

-- Location: LCCOMB_X83_Y24_N12
\num_fsm|d2_out[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d2_out[4]~1_combout\ = (\bcd_fsm_2|digit2\(1) & (!\bcd_fsm_2|digit2\(3) & (\bcd_fsm_2|digit2\(0)))) # (!\bcd_fsm_2|digit2\(1) & ((\bcd_fsm_2|digit2\(2) & (!\bcd_fsm_2|digit2\(3))) # (!\bcd_fsm_2|digit2\(2) & ((\bcd_fsm_2|digit2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(0),
	datac => \bcd_fsm_2|digit2\(2),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \num_fsm|d2_out[4]~1_combout\);

-- Location: LCCOMB_X83_Y24_N26
\display_fsm|bin2[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[4]~8_combout\ = ((\display_fsm|bin7~3_combout\ & \num_fsm|d2_out[4]~1_combout\)) # (!\display_fsm|bin2[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin2[5]~0_combout\,
	datad => \num_fsm|d2_out[4]~1_combout\,
	combout => \display_fsm|bin2[4]~8_combout\);

-- Location: LCCOMB_X83_Y24_N28
\display_fsm|bin2[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[5]~9_combout\ = (\bcd_fsm_2|digit2\(3)) # ((\bcd_fsm_2|digit2\(0)) # ((\bcd_fsm_2|digit2\(1)) # (!\bcd_fsm_2|digit2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(0),
	datac => \bcd_fsm_2|digit2\(1),
	datad => \bcd_fsm_2|digit2\(2),
	combout => \display_fsm|bin2[5]~9_combout\);

-- Location: LCCOMB_X84_Y24_N14
\display_fsm|bin2[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[5]~10_combout\ = ((\display_fsm|bin2[5]~9_combout\ & \display_fsm|bin2[3]~6_combout\)) # (!\display_fsm|bin2[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_fsm|bin2[5]~9_combout\,
	datac => \display_fsm|bin2[5]~0_combout\,
	datad => \display_fsm|bin2[3]~6_combout\,
	combout => \display_fsm|bin2[5]~10_combout\);

-- Location: LCCOMB_X83_Y24_N10
\num_fsm|d2_out[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d2_out[6]~2_combout\ = (\bcd_fsm_2|digit2\(2) & (!\bcd_fsm_2|digit2\(3) & ((!\bcd_fsm_2|digit2\(1)) # (!\bcd_fsm_2|digit2\(0))))) # (!\bcd_fsm_2|digit2\(2) & (\bcd_fsm_2|digit2\(3) $ (((\bcd_fsm_2|digit2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit2\(3),
	datab => \bcd_fsm_2|digit2\(2),
	datac => \bcd_fsm_2|digit2\(0),
	datad => \bcd_fsm_2|digit2\(1),
	combout => \num_fsm|d2_out[6]~2_combout\);

-- Location: LCCOMB_X84_Y25_N24
\display_fsm|bin2[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin2[6]~11_combout\ = ((!\num_fsm|d2_out[6]~2_combout\ & (\display_fsm|bin7~3_combout\ & !\display_fsm|Equal0~0_combout\))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|d2_out[6]~2_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin2[6]~11_combout\);

-- Location: LCCOMB_X83_Y25_N10
\bcd_fsm_2|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector20~0_combout\ = (\bcd_fsm_2|s_state.sub10~q\ & !\bcd_fsm_2|dez\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.sub10~q\,
	datac => \bcd_fsm_2|dez\(0),
	combout => \bcd_fsm_2|Selector20~0_combout\);

-- Location: LCCOMB_X77_Y31_N10
\bcd_fsm_2|dez[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|dez[0]~2_combout\ = (\bcd_fsm_2|s_state.idle~q\ & (!\bcd_fsm_2|LessThan1~1_combout\ & ((\bcd_fsm_2|s_state.sub10~q\)))) # (!\bcd_fsm_2|s_state.idle~q\ & ((\main_fsm|activate~q\) # ((!\bcd_fsm_2|LessThan1~1_combout\ & 
-- \bcd_fsm_2|s_state.sub10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.idle~q\,
	datab => \bcd_fsm_2|LessThan1~1_combout\,
	datac => \main_fsm|activate~q\,
	datad => \bcd_fsm_2|s_state.sub10~q\,
	combout => \bcd_fsm_2|dez[0]~2_combout\);

-- Location: FF_X83_Y25_N11
\bcd_fsm_2|dez[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector20~0_combout\,
	ena => \bcd_fsm_2|dez[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|dez\(0));

-- Location: LCCOMB_X83_Y25_N20
\bcd_fsm_2|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector19~0_combout\ = (\bcd_fsm_2|s_state.sub10~q\ & (\bcd_fsm_2|dez\(1) $ (\bcd_fsm_2|dez\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.sub10~q\,
	datac => \bcd_fsm_2|dez\(1),
	datad => \bcd_fsm_2|dez\(0),
	combout => \bcd_fsm_2|Selector19~0_combout\);

-- Location: FF_X83_Y25_N21
\bcd_fsm_2|dez[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector19~0_combout\,
	ena => \bcd_fsm_2|dez[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|dez\(1));

-- Location: LCCOMB_X83_Y25_N16
\bcd_fsm_2|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector18~0_combout\ = (\bcd_fsm_2|s_state.sub10~q\ & (\bcd_fsm_2|dez\(2) $ (((\bcd_fsm_2|dez\(1) & \bcd_fsm_2|dez\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|s_state.sub10~q\,
	datab => \bcd_fsm_2|dez\(1),
	datac => \bcd_fsm_2|dez\(2),
	datad => \bcd_fsm_2|dez\(0),
	combout => \bcd_fsm_2|Selector18~0_combout\);

-- Location: FF_X83_Y25_N17
\bcd_fsm_2|dez[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector18~0_combout\,
	ena => \bcd_fsm_2|dez[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|dez\(2));

-- Location: FF_X83_Y25_N15
\bcd_fsm_2|digit1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|dez\(2),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit1\(2));

-- Location: FF_X83_Y25_N23
\bcd_fsm_2|digit1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|dez\(1),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit1\(1));

-- Location: LCCOMB_X83_Y25_N18
\bcd_fsm_2|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Add3~0_combout\ = \bcd_fsm_2|dez\(3) $ (((\bcd_fsm_2|dez\(0) & (\bcd_fsm_2|dez\(2) & \bcd_fsm_2|dez\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|dez\(0),
	datab => \bcd_fsm_2|dez\(2),
	datac => \bcd_fsm_2|dez\(3),
	datad => \bcd_fsm_2|dez\(1),
	combout => \bcd_fsm_2|Add3~0_combout\);

-- Location: LCCOMB_X83_Y25_N12
\bcd_fsm_2|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|Selector17~0_combout\ = (\bcd_fsm_2|s_state.sub10~q\ & \bcd_fsm_2|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_fsm_2|s_state.sub10~q\,
	datad => \bcd_fsm_2|Add3~0_combout\,
	combout => \bcd_fsm_2|Selector17~0_combout\);

-- Location: FF_X83_Y25_N13
\bcd_fsm_2|dez[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|Selector17~0_combout\,
	ena => \bcd_fsm_2|dez[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|dez\(3));

-- Location: FF_X83_Y25_N19
\bcd_fsm_2|digit1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|dez\(3),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit1\(3));

-- Location: LCCOMB_X83_Y25_N26
\display_fsm|bin1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[0]~0_combout\ = (!\bcd_fsm_2|digit1\(3) & ((\main_fsm|texto\(1) & ((!\main_fsm|texto\(2)))) # (!\main_fsm|texto\(1) & (!\main_fsm|texto\(0) & \main_fsm|texto\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(0),
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(2),
	datad => \bcd_fsm_2|digit1\(3),
	combout => \display_fsm|bin1[0]~0_combout\);

-- Location: LCCOMB_X83_Y25_N4
\bcd_fsm_2|digit1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|digit1[0]~feeder_combout\ = \bcd_fsm_2|dez\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_2|dez\(0),
	combout => \bcd_fsm_2|digit1[0]~feeder_combout\);

-- Location: FF_X83_Y25_N5
\bcd_fsm_2|digit1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|digit1[0]~feeder_combout\,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit1\(0));

-- Location: LCCOMB_X83_Y25_N2
\display_fsm|bin1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[0]~1_combout\ = (!\bcd_fsm_2|digit1\(1) & (\display_fsm|bin1[0]~0_combout\ & (\bcd_fsm_2|digit1\(2) $ (\bcd_fsm_2|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(2),
	datab => \bcd_fsm_2|digit1\(1),
	datac => \display_fsm|bin1[0]~0_combout\,
	datad => \bcd_fsm_2|digit1\(0),
	combout => \display_fsm|bin1[0]~1_combout\);

-- Location: LCCOMB_X84_Y25_N6
\display_fsm|bin1[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[0]~2_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # (\display_fsm|bin1[0]~1_combout\)))) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin6~3_combout\,
	datab => \display_fsm|bin0[1]~9_combout\,
	datac => \display_fsm|bin1[0]~1_combout\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin1[0]~2_combout\);

-- Location: LCCOMB_X83_Y25_N28
\num_fsm|d1_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d1_out[1]~0_combout\ = (!\bcd_fsm_2|digit1\(3) & (\bcd_fsm_2|digit1\(2) & (\bcd_fsm_2|digit1\(0) $ (\bcd_fsm_2|digit1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(0),
	datab => \bcd_fsm_2|digit1\(1),
	datac => \bcd_fsm_2|digit1\(3),
	datad => \bcd_fsm_2|digit1\(2),
	combout => \num_fsm|d1_out[1]~0_combout\);

-- Location: LCCOMB_X84_Y25_N16
\display_fsm|bin1[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[1]~3_combout\ = (!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # ((\num_fsm|d1_out[1]~0_combout\ & \display_fsm|bin7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin6~3_combout\,
	datab => \num_fsm|d1_out[1]~0_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~3_combout\,
	combout => \display_fsm|bin1[1]~3_combout\);

-- Location: LCCOMB_X84_Y30_N4
\display_fsm|bin1[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[1]~4_combout\ = (\display_fsm|bin1[1]~3_combout\) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_fsm|bin0[1]~9_combout\,
	datac => \display_fsm|bin1[1]~3_combout\,
	combout => \display_fsm|bin1[1]~4_combout\);

-- Location: LCCOMB_X83_Y25_N30
\display_fsm|bin1[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[2]~5_combout\ = (!\bcd_fsm_2|digit1\(2) & (\bcd_fsm_2|digit1\(1) & (\display_fsm|bin1[0]~0_combout\ & !\bcd_fsm_2|digit1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(2),
	datab => \bcd_fsm_2|digit1\(1),
	datac => \display_fsm|bin1[0]~0_combout\,
	datad => \bcd_fsm_2|digit1\(0),
	combout => \display_fsm|bin1[2]~5_combout\);

-- Location: LCCOMB_X84_Y25_N26
\display_fsm|bin1[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[2]~6_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # (\display_fsm|bin1[2]~5_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin6~3_combout\,
	datab => \display_fsm|bin1[2]~5_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin1[2]~6_combout\);

-- Location: LCCOMB_X83_Y25_N0
\display_fsm|bin1[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[3]~7_combout\ = (!\bcd_fsm_2|digit1\(3) & ((\bcd_fsm_2|digit1\(0) & (\bcd_fsm_2|digit1\(1) $ (!\bcd_fsm_2|digit1\(2)))) # (!\bcd_fsm_2|digit1\(0) & (!\bcd_fsm_2|digit1\(1) & \bcd_fsm_2|digit1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(0),
	datab => \bcd_fsm_2|digit1\(1),
	datac => \bcd_fsm_2|digit1\(3),
	datad => \bcd_fsm_2|digit1\(2),
	combout => \display_fsm|bin1[3]~7_combout\);

-- Location: LCCOMB_X84_Y25_N0
\display_fsm|bin1[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[3]~8_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin1[3]~7_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin1[3]~7_combout\,
	datad => \display_fsm|bin0[1]~9_combout\,
	combout => \display_fsm|bin1[3]~8_combout\);

-- Location: LCCOMB_X84_Y25_N22
\num_fsm|d1_out[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d1_out[4]~1_combout\ = (\bcd_fsm_2|digit1\(1) & (((\bcd_fsm_2|digit1\(0) & !\bcd_fsm_2|digit1\(3))))) # (!\bcd_fsm_2|digit1\(1) & ((\bcd_fsm_2|digit1\(2) & ((!\bcd_fsm_2|digit1\(3)))) # (!\bcd_fsm_2|digit1\(2) & (\bcd_fsm_2|digit1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(2),
	datab => \bcd_fsm_2|digit1\(0),
	datac => \bcd_fsm_2|digit1\(3),
	datad => \bcd_fsm_2|digit1\(1),
	combout => \num_fsm|d1_out[4]~1_combout\);

-- Location: LCCOMB_X84_Y25_N28
\display_fsm|bin1[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[4]~9_combout\ = (!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin6~3_combout\) # ((\display_fsm|bin7~3_combout\ & \num_fsm|d1_out[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin6~3_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \num_fsm|d1_out[4]~1_combout\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin1[4]~9_combout\);

-- Location: LCCOMB_X84_Y25_N30
\display_fsm|bin1[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[4]~10_combout\ = (\display_fsm|bin1[4]~9_combout\) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_fsm|enable~q\,
	datad => \display_fsm|bin1[4]~9_combout\,
	combout => \display_fsm|bin1[4]~10_combout\);

-- Location: LCCOMB_X83_Y25_N14
\display_fsm|bin1[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[5]~11_combout\ = (!\bcd_fsm_2|digit1\(3) & ((\bcd_fsm_2|digit1\(0) & ((\bcd_fsm_2|digit1\(1)) # (!\bcd_fsm_2|digit1\(2)))) # (!\bcd_fsm_2|digit1\(0) & (!\bcd_fsm_2|digit1\(2) & \bcd_fsm_2|digit1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(0),
	datab => \bcd_fsm_2|digit1\(3),
	datac => \bcd_fsm_2|digit1\(2),
	datad => \bcd_fsm_2|digit1\(1),
	combout => \display_fsm|bin1[5]~11_combout\);

-- Location: LCCOMB_X83_Y25_N6
\display_fsm|bin1[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[5]~12_combout\ = (\display_fsm|bin1[5]~11_combout\ & ((\main_fsm|texto\(1)) # ((!\main_fsm|texto\(0) & \main_fsm|texto\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(0),
	datab => \main_fsm|texto\(1),
	datac => \display_fsm|bin1[5]~11_combout\,
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin1[5]~12_combout\);

-- Location: LCCOMB_X83_Y25_N8
\display_fsm|bin1[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[5]~13_combout\ = ((\display_fsm|bin1[5]~12_combout\) # ((\main_fsm|texto\(1) & \main_fsm|texto\(2)))) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin0[1]~9_combout\,
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(2),
	datad => \display_fsm|bin1[5]~12_combout\,
	combout => \display_fsm|bin1[5]~13_combout\);

-- Location: LCCOMB_X83_Y25_N22
\num_fsm|d1_out[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d1_out[6]~2_combout\ = (\bcd_fsm_2|digit1\(2) & (!\bcd_fsm_2|digit1\(3) & ((!\bcd_fsm_2|digit1\(0)) # (!\bcd_fsm_2|digit1\(1))))) # (!\bcd_fsm_2|digit1\(2) & (\bcd_fsm_2|digit1\(3) $ ((\bcd_fsm_2|digit1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit1\(2),
	datab => \bcd_fsm_2|digit1\(3),
	datac => \bcd_fsm_2|digit1\(1),
	datad => \bcd_fsm_2|digit1\(0),
	combout => \num_fsm|d1_out[6]~2_combout\);

-- Location: LCCOMB_X84_Y25_N8
\display_fsm|bin1[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin1[6]~14_combout\ = ((\display_fsm|bin7~3_combout\ & (!\num_fsm|d1_out[6]~2_combout\ & !\display_fsm|Equal0~0_combout\))) # (!\display_fsm|bin0[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin0[6]~8_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \num_fsm|d1_out[6]~2_combout\,
	datad => \display_fsm|Equal0~0_combout\,
	combout => \display_fsm|bin1[6]~14_combout\);

-- Location: LCCOMB_X76_Y31_N0
\bcd_fsm_2|digit0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|digit0[1]~feeder_combout\ = \bcd_fsm_2|input\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_2|input\(1),
	combout => \bcd_fsm_2|digit0[1]~feeder_combout\);

-- Location: FF_X76_Y31_N1
\bcd_fsm_2|digit0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|digit0[1]~feeder_combout\,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit0\(1));

-- Location: FF_X76_Y31_N17
\bcd_fsm_2|digit0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|input\(2),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit0\(2));

-- Location: FF_X76_Y31_N21
\bcd_fsm_2|digit0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bcd_fsm_2|input\(3),
	sload => VCC,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit0\(3));

-- Location: LCCOMB_X77_Y31_N14
\main_fsm|attempts[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \main_fsm|attempts[0]~1_combout\ = !\main_fsm|mid_var\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \main_fsm|mid_var\(0),
	combout => \main_fsm|attempts[0]~1_combout\);

-- Location: FF_X77_Y31_N15
\main_fsm|attempts[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \main_fsm|attempts[0]~1_combout\,
	ena => \main_fsm|attempts[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_fsm|attempts\(0));

-- Location: LCCOMB_X77_Y31_N6
\bcd_fsm_2|input[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|input[0]~11_combout\ = (\main_fsm|activate~q\ & ((\bcd_fsm_2|s_state.idle~q\ & ((\bcd_fsm_2|input\(0)))) # (!\bcd_fsm_2|s_state.idle~q\ & (\main_fsm|attempts\(0))))) # (!\main_fsm|activate~q\ & (((\bcd_fsm_2|input\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|attempts\(0),
	datab => \main_fsm|activate~q\,
	datac => \bcd_fsm_2|input\(0),
	datad => \bcd_fsm_2|s_state.idle~q\,
	combout => \bcd_fsm_2|input[0]~11_combout\);

-- Location: FF_X77_Y31_N7
\bcd_fsm_2|input[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|input[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|input\(0));

-- Location: LCCOMB_X82_Y29_N24
\bcd_fsm_2|digit0[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcd_fsm_2|digit0[0]~feeder_combout\ = \bcd_fsm_2|input\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcd_fsm_2|input\(0),
	combout => \bcd_fsm_2|digit0[0]~feeder_combout\);

-- Location: FF_X82_Y29_N25
\bcd_fsm_2|digit0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bcd_fsm_2|digit0[0]~feeder_combout\,
	ena => \bcd_fsm_2|s_state.finish~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcd_fsm_2|digit0\(0));

-- Location: LCCOMB_X83_Y29_N6
\display_fsm|bin0[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[0]~10_combout\ = (!\bcd_fsm_2|digit0\(1) & (!\bcd_fsm_2|digit0\(3) & (\bcd_fsm_2|digit0\(2) $ (\bcd_fsm_2|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \display_fsm|bin0[0]~10_combout\);

-- Location: LCCOMB_X84_Y25_N2
\display_fsm|bin0[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[0]~11_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin0[0]~10_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\display_fsm|bin0[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin0[0]~10_combout\,
	datad => \display_fsm|bin0[6]~8_combout\,
	combout => \display_fsm|bin0[0]~11_combout\);

-- Location: LCCOMB_X83_Y29_N4
\num_fsm|d0_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d0_out[1]~0_combout\ = (\bcd_fsm_2|digit0\(2) & (!\bcd_fsm_2|digit0\(3) & (\bcd_fsm_2|digit0\(1) $ (\bcd_fsm_2|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \num_fsm|d0_out[1]~0_combout\);

-- Location: LCCOMB_X83_Y29_N2
\display_fsm|bin0[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[1]~12_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\num_fsm|d0_out[1]~0_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\display_fsm|bin0[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|d0_out[1]~0_combout\,
	datab => \display_fsm|bin0[1]~9_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin7~3_combout\,
	combout => \display_fsm|bin0[1]~12_combout\);

-- Location: LCCOMB_X83_Y29_N28
\display_fsm|bin0[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[2]~13_combout\ = (\bcd_fsm_2|digit0\(1) & (!\bcd_fsm_2|digit0\(2) & (!\bcd_fsm_2|digit0\(3) & !\bcd_fsm_2|digit0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \display_fsm|bin0[2]~13_combout\);

-- Location: LCCOMB_X84_Y25_N20
\display_fsm|bin0[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[2]~14_combout\ = ((!\display_fsm|Equal0~0_combout\ & ((\display_fsm|bin0[2]~13_combout\) # (!\display_fsm|bin7~3_combout\)))) # (!\main_fsm|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|Equal0~0_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|bin0[2]~13_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin0[2]~14_combout\);

-- Location: LCCOMB_X83_Y29_N10
\display_fsm|bin0[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[3]~17_combout\ = (\bcd_fsm_2|digit0\(3)) # (\bcd_fsm_2|digit0\(2) $ (((!\bcd_fsm_2|digit0\(1) & !\bcd_fsm_2|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \display_fsm|bin0[3]~17_combout\);

-- Location: LCCOMB_X83_Y29_N12
\display_fsm|bin0[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[3]~18_combout\ = (\main_fsm|enable~q\ & (\display_fsm|bin7~3_combout\ & (!\display_fsm|Equal0~0_combout\ & \display_fsm|bin0[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|enable~q\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \display_fsm|bin0[3]~17_combout\,
	combout => \display_fsm|bin0[3]~18_combout\);

-- Location: LCCOMB_X83_Y29_N0
\display_fsm|bin0[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[2]~16_combout\ = (\bcd_fsm_2|digit0\(1) & (!\bcd_fsm_2|digit0\(2) & !\bcd_fsm_2|digit0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	combout => \display_fsm|bin0[2]~16_combout\);

-- Location: LCCOMB_X83_Y29_N16
\display_fsm|bin0[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[3]~24_combout\ = (\main_fsm|texto\(1) & (((\main_fsm|texto\(2)) # (!\display_fsm|bin0[2]~16_combout\)))) # (!\main_fsm|texto\(1) & (\main_fsm|texto\(2) & ((\main_fsm|texto\(0)) # (!\display_fsm|bin0[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(0),
	datab => \main_fsm|texto\(1),
	datac => \main_fsm|texto\(2),
	datad => \display_fsm|bin0[2]~16_combout\,
	combout => \display_fsm|bin0[3]~24_combout\);

-- Location: LCCOMB_X83_Y29_N18
\display_fsm|bin0[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[3]~15_combout\ = (\bcd_fsm_2|digit0\(1) & (\bcd_fsm_2|digit0\(2) & (!\bcd_fsm_2|digit0\(3) & \bcd_fsm_2|digit0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \display_fsm|bin0[3]~15_combout\);

-- Location: LCCOMB_X83_Y29_N22
\display_fsm|bin0[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[3]~19_combout\ = (\display_fsm|bin0[3]~18_combout\ & (((\display_fsm|bin0[3]~15_combout\)))) # (!\display_fsm|bin0[3]~18_combout\ & ((\display_fsm|bin0[3]~24_combout\) # ((!\display_fsm|bin0[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin0[3]~18_combout\,
	datab => \display_fsm|bin0[3]~24_combout\,
	datac => \display_fsm|bin0[6]~8_combout\,
	datad => \display_fsm|bin0[3]~15_combout\,
	combout => \display_fsm|bin0[3]~19_combout\);

-- Location: LCCOMB_X83_Y29_N8
\num_fsm|d0_out[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d0_out[4]~1_combout\ = (\bcd_fsm_2|digit0\(1) & (((!\bcd_fsm_2|digit0\(3) & \bcd_fsm_2|digit0\(0))))) # (!\bcd_fsm_2|digit0\(1) & ((\bcd_fsm_2|digit0\(2) & (!\bcd_fsm_2|digit0\(3))) # (!\bcd_fsm_2|digit0\(2) & ((\bcd_fsm_2|digit0\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \num_fsm|d0_out[4]~1_combout\);

-- Location: LCCOMB_X84_Y25_N10
\display_fsm|bin0[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[4]~20_combout\ = (\num_fsm|d0_out[4]~1_combout\) # (((\display_fsm|Equal0~0_combout\) # (!\main_fsm|enable~q\)) # (!\display_fsm|bin7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \num_fsm|d0_out[4]~1_combout\,
	datab => \display_fsm|bin7~3_combout\,
	datac => \display_fsm|Equal0~0_combout\,
	datad => \main_fsm|enable~q\,
	combout => \display_fsm|bin0[4]~20_combout\);

-- Location: LCCOMB_X83_Y29_N26
\display_fsm|bin0[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[5]~21_combout\ = (!\bcd_fsm_2|digit0\(2) & (!\bcd_fsm_2|digit0\(3) & ((\bcd_fsm_2|digit0\(1)) # (\bcd_fsm_2|digit0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \display_fsm|bin0[5]~21_combout\);

-- Location: LCCOMB_X83_Y29_N30
\display_fsm|bin0[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[5]~25_combout\ = (\main_fsm|texto\(1) & (((\display_fsm|bin0[5]~21_combout\) # (\main_fsm|texto\(2))))) # (!\main_fsm|texto\(1) & (\main_fsm|texto\(2) & ((\main_fsm|texto\(0)) # (\display_fsm|bin0[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_fsm|texto\(0),
	datab => \main_fsm|texto\(1),
	datac => \display_fsm|bin0[5]~21_combout\,
	datad => \main_fsm|texto\(2),
	combout => \display_fsm|bin0[5]~25_combout\);

-- Location: LCCOMB_X83_Y29_N24
\display_fsm|bin0[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[5]~22_combout\ = (\display_fsm|bin0[3]~18_combout\ & (((\display_fsm|bin0[3]~15_combout\)))) # (!\display_fsm|bin0[3]~18_combout\ & ((\display_fsm|bin0[5]~25_combout\) # ((!\display_fsm|bin0[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin0[5]~25_combout\,
	datab => \display_fsm|bin0[3]~15_combout\,
	datac => \display_fsm|bin0[6]~8_combout\,
	datad => \display_fsm|bin0[3]~18_combout\,
	combout => \display_fsm|bin0[5]~22_combout\);

-- Location: LCCOMB_X83_Y29_N14
\num_fsm|d0_out[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \num_fsm|d0_out[6]~2_combout\ = (\bcd_fsm_2|digit0\(1) & (!\bcd_fsm_2|digit0\(3) & ((!\bcd_fsm_2|digit0\(0)) # (!\bcd_fsm_2|digit0\(2))))) # (!\bcd_fsm_2|digit0\(1) & (\bcd_fsm_2|digit0\(2) $ ((\bcd_fsm_2|digit0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_fsm_2|digit0\(1),
	datab => \bcd_fsm_2|digit0\(2),
	datac => \bcd_fsm_2|digit0\(3),
	datad => \bcd_fsm_2|digit0\(0),
	combout => \num_fsm|d0_out[6]~2_combout\);

-- Location: LCCOMB_X84_Y29_N24
\display_fsm|bin0[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_fsm|bin0[6]~23_combout\ = ((\display_fsm|bin7~3_combout\ & (!\display_fsm|Equal0~0_combout\ & !\num_fsm|d0_out[6]~2_combout\))) # (!\display_fsm|bin0[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_fsm|bin7~3_combout\,
	datab => \display_fsm|Equal0~0_combout\,
	datac => \display_fsm|bin0[6]~8_combout\,
	datad => \num_fsm|d0_out[6]~2_combout\,
	combout => \display_fsm|bin0[6]~23_combout\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;
END structure;


