
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9389867 heartbeat IPC: 1.85402 cumulative IPC: 1.85402 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14299302 heartbeat IPC: 2.03689 cumulative IPC: 1.94116 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19248014 heartbeat IPC: 2.02073 cumulative IPC: 1.96698 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24492758 heartbeat IPC: 1.90667 cumulative IPC: 1.95155 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29102444 heartbeat IPC: 2.16935 cumulative IPC: 1.99154 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33747092 heartbeat IPC: 2.15302 cumulative IPC: 2.01675 (Simulation time: 0 hr 7 min 42 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38090031 heartbeat IPC: 2.30259 cumulative IPC: 2.05316 (Simulation time: 0 hr 8 min 47 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42450266 heartbeat IPC: 2.29346 cumulative IPC: 2.0804 (Simulation time: 0 hr 9 min 50 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46786048 heartbeat IPC: 2.30639 cumulative IPC: 2.1033 (Simulation time: 0 hr 10 min 53 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51133542 heartbeat IPC: 2.30018 cumulative IPC: 2.12146 (Simulation time: 0 hr 11 min 56 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47137353 cumulative IPC: 2.12146 (Simulation time: 0 hr 11 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12146 instructions: 100000001 cycles: 47137353
cpu0_DTLB TOTAL     ACCESS:   40463337  HIT:   40455388  MISS:       7949
cpu0_DTLB LOAD      ACCESS:   32300539  HIT:   32297669  MISS:       2870
cpu0_DTLB RFO       ACCESS:    8162798  HIT:    8157719  MISS:       5079
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.0995 cycles
cpu0_ITLB TOTAL     ACCESS:     797158  HIT:     797051  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797158  HIT:     797051  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64639  HIT:      64303  MISS:        336
cpu0_L1I LOAD      ACCESS:      64639  HIT:      64303  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 311.363 cycles
cpu0_STLB TOTAL     ACCESS:       8056  HIT:       7276  MISS:        780
cpu0_STLB LOAD      ACCESS:       2977  HIT:       2810  MISS:        167
cpu0_STLB RFO       ACCESS:       5079  HIT:       4466  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.618 cycles
cpu0_L1D TOTAL     ACCESS:   32871461  HIT:   32405740  MISS:     465721
cpu0_L1D LOAD      ACCESS:   28661700  HIT:   28505148  MISS:     156552
cpu0_L1D RFO       ACCESS:    4208990  HIT:    3900005  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        587  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 329.273 cycles
cpu0_L2C TOTAL     ACCESS:     772957  HIT:     485755  MISS:     287202
cpu0_L2C LOAD      ACCESS:     156888  HIT:     142194  MISS:      14694
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306900  HIT:     306863  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 516.444 cycles
LLC TOTAL     ACCESS:     558141  HIT:     351240  MISS:     206901
LLC LOAD      ACCESS:      14694  HIT:      11088  MISS:       3606
LLC RFO       ACCESS:     272306  HIT:     146855  MISS:     125451
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271124  HIT:     193286  MISS:      77838
LLC TRANSLATION ACCESS:         17  HIT:         11  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 687.75 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1924  ROW_BUFFER_MISS:     127136
 DBUS AVG_CONGESTED_CYCLE:    3.99336
 WQ ROW_BUFFER_HIT:       8155  ROW_BUFFER_MISS:     118299  FULL:       1412


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

