{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585324570180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585324570185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 10:56:09 2020 " "Processing started: Fri Mar 27 10:56:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585324570185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585324570185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585324570186 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1585324570345 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585324570852 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585324570852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585324571164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585324571164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324571212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324571212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585324571775 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585324571775 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585324571806 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585324571807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 251 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_break:the_lab8_soc_nios2_gen2_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(251): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_break:the_lab8_soc_nios2_gen2_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 251 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 251 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(251): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 251 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 251 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(251): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_break:the_lab8_soc_nios2_gen2_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_break:the_lab8_soc_nios2_gen2_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 251 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571821 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 251 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 251 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(251): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 251 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 252 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(252): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 252 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 252 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(252): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 252 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 252 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(252): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 252 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571824 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 252 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 252 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(252): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 252 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 253 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(253): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 253 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 253 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(253): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 253 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 253 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(253): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 253 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571827 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 253 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 253 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(253): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 253 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 254 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(254): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 254 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(254): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 254 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(254): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 254 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571829 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 254 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(254): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 255 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_ocimem:the_lab8_soc_nios2_gen2_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(255): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_ocimem:the_lab8_soc_nios2_gen2_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 255 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(255): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_ocimem:the_lab8_soc_nios2_gen2_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_ocimem:the_lab8_soc_nios2_gen2_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571830 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 255 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(255): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(256): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_tck:the_lab8_soc_nios2_gen2_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571831 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(257): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_gen2_0_jtag_debug_module_wrapper\|lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_gen2_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571832 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(258): *lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_gen2_0:*\|lab8_soc_nios2_gen2_0_nios2_oci:the_lab8_soc_nios2_gen2_0_nios2_oci\|lab8_soc_nios2_gen2_0_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585324571834 ""}  } { { "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" "" { Text "C:/Users/ritvi/ece385/lab8/lab8/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585324571834 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585324571839 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585324571848 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585324571855 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324571921 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324571921 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324571921 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324571921 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324571922 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585324571922 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585324571923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585324571946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.140 " "Worst-case setup slack is 3.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.140               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.265               0.000 main_clk_50  " "    8.265               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.098               0.000 altera_reserved_tck  " "   46.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324572039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 main_clk_50  " "    0.348               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.401               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324572059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.024 " "Worst-case recovery slack is 13.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.024               0.000 main_clk_50  " "   13.024               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.046               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.957               0.000 altera_reserved_tck  " "   47.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324572070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 main_clk_50  " "    1.018               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 altera_reserved_tck  " "    1.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.403               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.403               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324572081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 main_clk_50  " "    9.623               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.633               0.000 altera_reserved_tck  " "   49.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324572087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324572087 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1585324572260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.977 ns " "Worst Case Available Settling Time: 32.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324572289 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324572289 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585324572298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585324572329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585324572841 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573030 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573030 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324573030 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573030 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585324573030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.691 " "Worst-case setup slack is 3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.691               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.306               0.000 main_clk_50  " "    9.306               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.470               0.000 altera_reserved_tck  " "   46.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 main_clk_50  " "    0.338               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.352               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.707 " "Worst-case recovery slack is 13.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.707               0.000 main_clk_50  " "   13.707               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.525               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.525               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.244               0.000 altera_reserved_tck  " "   48.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 main_clk_50  " "    0.927               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 altera_reserved_tck  " "    1.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.002               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.002               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 main_clk_50  " "    9.644               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.684               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573169 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1585324573355 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.570 ns " "Worst Case Available Settling Time: 33.570 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573377 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324573377 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585324573391 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573535 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585324573535 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324573535 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585324573535 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585324573535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.327 " "Worst-case setup slack is 5.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.327               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.327               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.168               0.000 main_clk_50  " "   14.168               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.284               0.000 altera_reserved_tck  " "   48.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 main_clk_50  " "    0.146               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.213 " "Worst-case recovery slack is 16.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.213               0.000 main_clk_50  " "   16.213               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.390               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.390               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.189               0.000 altera_reserved_tck  " "   49.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 main_clk_50  " "    0.485               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 altera_reserved_tck  " "    0.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.749               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.749               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 main_clk_50  " "    9.371               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585324573633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585324573633 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1585324573848 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.520 ns " "Worst Case Available Settling Time: 36.520 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585324573873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585324573873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585324574340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585324574343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 101 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585324574529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 27 10:56:14 2020 " "Processing ended: Fri Mar 27 10:56:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585324574529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585324574529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585324574529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585324574529 ""}
