

================================================================
== Vitis HLS Report for 'mmult_Pipeline_LOOPB1_LOOPB2'
================================================================
* Date:           Mon Apr 29 16:17:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.971 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOPB1_LOOPB2  |     1033|     1033|        11|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.97>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/mmult.cpp:54]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/mmult.cpp:53]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B_offset"   --->   Operation 18 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten134"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 0, i7 %i" [../src/mmult.cpp:53]   --->   Operation 21 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 0, i5 %j" [../src/mmult.cpp:54]   --->   Operation 22 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx423.exit"   --->   Operation 24 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i11 %indvar_flatten134" [../src/mmult.cpp:53]   --->   Operation 25 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%icmp_ln53 = icmp_eq  i11 %indvar_flatten134_load, i11 1024" [../src/mmult.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%add_ln53_2 = add i11 %indvar_flatten134_load, i11 1" [../src/mmult.cpp:53]   --->   Operation 28 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc46, void %LOOP5.preheader.exitStub" [../src/mmult.cpp:53]   --->   Operation 29 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [../src/mmult.cpp:54]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [../src/mmult.cpp:53]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln53_1 = add i7 %i_load, i7 1" [../src/mmult.cpp:53]   --->   Operation 32 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOPB1_LOOPB2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %j_load, i5 16" [../src/mmult.cpp:54]   --->   Operation 35 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln53 = or i1 %icmp_ln54, i1 %first_iter_1" [../src/mmult.cpp:53]   --->   Operation 36 'or' 'or_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i5 0, i5 %j_load" [../src/mmult.cpp:53]   --->   Operation 37 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i7 %add_ln53_1, i7 %i_load" [../src/mmult.cpp:53]   --->   Operation 38 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i7 %select_ln53_1" [../src/mmult.cpp:53]   --->   Operation 39 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln53_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i2.i6, i6 %trunc_ln53, i2 %tmp, i6 0" [../src/mmult.cpp:53]   --->   Operation 40 'bitconcatenate' 'shl_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %shl_ln53_1" [../src/mmult.cpp:53]   --->   Operation 41 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.52ns)   --->   "%add_ln53 = add i64 %zext_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 42 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53, i32 2, i32 63" [../src/mmult.cpp:54]   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln1" [../src/mmult.cpp:54]   --->   Operation 44 'sext' 'sext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln54" [../src/mmult.cpp:54]   --->   Operation 45 'getelementptr' 'B_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %or_ln53, void %for.inc43.split, void %for.first.iter.for.inc43" [../src/mmult.cpp:54]   --->   Operation 46 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln54 = add i5 %select_ln53, i5 1" [../src/mmult.cpp:54]   --->   Operation 47 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln53 = store i11 %add_ln53_2, i11 %indvar_flatten134" [../src/mmult.cpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 %select_ln53_1, i7 %i" [../src/mmult.cpp:53]   --->   Operation 49 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %j" [../src/mmult.cpp:54]   --->   Operation 50 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc43" [../src/mmult.cpp:54]   --->   Operation 51 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 52 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 52 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 53 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 54 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 55 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 56 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 57 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 58 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 58 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 59 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 59 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc43.split" [../src/mmult.cpp:54]   --->   Operation 60 'br' 'br_ln54' <Predicate = (or_ln53)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln53_1, i32 3, i32 5" [../src/mmult.cpp:53]   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (7.30ns)   --->   "%B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %B_addr" [../src/mmult.cpp:56]   --->   Operation 62 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %B_addr_read" [../src/mmult.cpp:56]   --->   Operation 63 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (1.87ns)   --->   "%switch_ln56 = switch i3 %trunc_ln2, void %arrayidx423.case.7, i3 0, void %arrayidx423.case.0, i3 1, void %arrayidx423.case.1, i3 2, void %arrayidx423.case.2, i3 3, void %arrayidx423.case.3, i3 4, void %arrayidx423.case.4, i3 5, void %arrayidx423.case.5, i3 6, void %arrayidx423.case.6" [../src/mmult.cpp:56]   --->   Operation 64 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.87>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.12>
ST_11 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%shl_ln56 = shl i7 %select_ln53_1, i7 4" [../src/mmult.cpp:56]   --->   Operation 65 'shl' 'shl_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln56 = zext i5 %select_ln53" [../src/mmult.cpp:56]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln56 = add i7 %shl_ln56, i7 %zext_ln56" [../src/mmult.cpp:56]   --->   Operation 67 'add' 'add_ln56' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i7 %add_ln56" [../src/mmult.cpp:56]   --->   Operation 68 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 69 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 70 'getelementptr' 'Bbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 71 'getelementptr' 'Bbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 72 'getelementptr' 'Bbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 73 'getelementptr' 'Bbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 74 'getelementptr' 'Bbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 75 'getelementptr' 'Bbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 76 'getelementptr' 'Bbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../src/mmult.cpp:55]   --->   Operation 77 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_6_addr" [../src/mmult.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = (trunc_ln2 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 79 'br' 'br_ln56' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_5_addr" [../src/mmult.cpp:56]   --->   Operation 80 'store' 'store_ln56' <Predicate = (trunc_ln2 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 81 'br' 'br_ln56' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_4_addr" [../src/mmult.cpp:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = (trunc_ln2 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_3_addr" [../src/mmult.cpp:56]   --->   Operation 84 'store' 'store_ln56' <Predicate = (trunc_ln2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 85 'br' 'br_ln56' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_2_addr" [../src/mmult.cpp:56]   --->   Operation 86 'store' 'store_ln56' <Predicate = (trunc_ln2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_1_addr" [../src/mmult.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (trunc_ln2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 89 'br' 'br_ln56' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_addr" [../src/mmult.cpp:56]   --->   Operation 90 'store' 'store_ln56' <Predicate = (trunc_ln2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 91 'br' 'br_ln56' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_7_addr" [../src/mmult.cpp:56]   --->   Operation 92 'store' 'store_ln56' <Predicate = (trunc_ln2 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.971ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln53', ../src/mmult.cpp:53) of constant 0 on local variable 'i', ../src/mmult.cpp:53 [19]  (1.588 ns)
	'load' operation 7 bit ('i_load', ../src/mmult.cpp:53) on local variable 'i', ../src/mmult.cpp:53 [31]  (0.000 ns)
	'add' operation 7 bit ('add_ln53_1', ../src/mmult.cpp:53) [32]  (1.870 ns)
	'select' operation 7 bit ('select_ln53_1', ../src/mmult.cpp:53) [38]  (0.993 ns)
	'add' operation 64 bit ('add_ln53', ../src/mmult.cpp:53) [42]  (3.520 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../src/mmult.cpp:54) on port 'B' (../src/mmult.cpp:54) [48]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('B_addr_read', ../src/mmult.cpp:56) on port 'B' (../src/mmult.cpp:56) [65]  (7.300 ns)

 <State 11>: 5.124ns
The critical path consists of the following:
	'shl' operation 7 bit ('shl_ln56', ../src/mmult.cpp:56) [51]  (0.000 ns)
	'add' operation 7 bit ('add_ln56', ../src/mmult.cpp:56) [54]  (1.870 ns)
	'getelementptr' operation 7 bit ('Bbuf_6_addr', ../src/mmult.cpp:56) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln56', ../src/mmult.cpp:56) of variable 'bitcast_ln56', ../src/mmult.cpp:56 on array 'Bbuf_6' [69]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
