

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sat Aug 28 00:26:37 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           	psect	nvCOMRAM
    50  000004                     __pnvCOMRAM:
    51                           	callstack 0
    52  000004                     _estado:
    53                           	callstack 0
    54  000004                     	ds	1
    55  0000                     _PORTDbits	set	3971
    56  0000                     _LATBbits	set	3978
    57  0000                     _TRISDbits	set	3989
    58  0000                     _TRISBbits	set	3987
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63  007F0E                     __pcinit:
    64                           	callstack 0
    65  007F0E                     start_initialization:
    66                           	callstack 0
    67  007F0E                     __initialization:
    68                           	callstack 0
    69  007F0E                     end_of_initialization:
    70                           	callstack 0
    71  007F0E                     __end_of__initialization:
    72                           	callstack 0
    73  007F0E  0E00               	movlw	low (__Lmediumconst shr (0+16))
    74  007F10  6EF8               	movwf	tblptru,c
    75  007F12  0100               	movlb	0
    76  007F14  EF8C  F03F         	goto	_main	;jump to C main() function
    77                           
    78                           	psect	cstackCOMRAM
    79  000001                     __pcstackCOMRAM:
    80                           	callstack 0
    81  000001                     ??_main:
    82                           
    83                           ; 1 bytes @ 0x0
    84  000001                     	ds	2
    85  000003                     main@estadoActual:
    86                           	callstack 0
    87                           
    88                           ; 1 bytes @ 0x2
    89  000003                     	ds	1
    90                           
    91 ;;
    92 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    93 ;;
    94 ;; *************** function _main *****************
    95 ;; Defined at:
    96 ;;		line 13 in file "main.c"
    97 ;; Parameters:    Size  Location     Type
    98 ;;		None
    99 ;; Auto vars:     Size  Location     Type
   100 ;;  estadoActual    1    2[COMRAM] unsigned char 
   101 ;; Return value:  Size  Location     Type
   102 ;;                  1    wreg      void 
   103 ;; Registers used:
   104 ;;		wreg, status,2, status,0
   105 ;; Tracked objects:
   106 ;;		On entry : 0/0
   107 ;;		On exit  : 0/0
   108 ;;		Unchanged: 0/0
   109 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   110 ;;      Params:         0       0       0       0       0       0       0       0       0
   111 ;;      Locals:         1       0       0       0       0       0       0       0       0
   112 ;;      Temps:          2       0       0       0       0       0       0       0       0
   113 ;;      Totals:         3       0       0       0       0       0       0       0       0
   114 ;;Total ram usage:        3 bytes
   115 ;; This function calls:
   116 ;;		Nothing
   117 ;; This function is called by:
   118 ;;		Startup code after reset
   119 ;; This function uses a non-reentrant model
   120 ;;
   121                           
   122                           	psect	text0
   123  007F18                     __ptext0:
   124                           	callstack 0
   125  007F18                     _main:
   126                           	callstack 31
   127  007F18                     
   128                           ;main.c: 15:     TRISBbits.RB0 = 0;
   129  007F18  9093               	bcf	147,0,c	;volatile
   130                           
   131                           ;main.c: 16:     TRISBbits.RB1 = 0;
   132  007F1A  9293               	bcf	147,1,c	;volatile
   133                           
   134                           ;main.c: 18:     TRISBbits.RB2 = 0;
   135  007F1C  9493               	bcf	147,2,c	;volatile
   136                           
   137                           ;main.c: 19:     TRISBbits.RB3 = 0;
   138  007F1E  9693               	bcf	147,3,c	;volatile
   139                           
   140                           ;main.c: 20:     TRISBbits.RB4 = 0;
   141  007F20  9893               	bcf	147,4,c	;volatile
   142                           
   143                           ;main.c: 22:     TRISDbits.RD3 = 1;
   144  007F22  8695               	bsf	149,3,c	;volatile
   145  007F24                     l707:
   146                           
   147                           ;main.c: 24:     estado = LLENADO;
   148  007F24  0E01               	movlw	1
   149  007F26  6E04               	movwf	_estado^0,c
   150                           
   151                           ;main.c: 26:     uint8_t estadoActual = 0;
   152  007F28  0E00               	movlw	0
   153  007F2A  6E03               	movwf	main@estadoActual^0,c
   154  007F2C  EFE5  F03F         	goto	l725
   155  007F30                     l17:
   156                           
   157                           ;main.c: 30:                 LATBbits.LATB0 = 0;
   158  007F30  908A               	bcf	138,0,c	;volatile
   159                           
   160                           ;main.c: 31:                 LATBbits.LATB1 = 0;
   161  007F32  928A               	bcf	138,1,c	;volatile
   162                           
   163                           ;main.c: 32:                 LATBbits.LATB2 = 0;
   164  007F34  948A               	bcf	138,2,c	;volatile
   165                           
   166                           ;main.c: 33:                 LATBbits.LATB3 = 0;
   167  007F36  968A               	bcf	138,3,c	;volatile
   168                           
   169                           ;main.c: 34:                 LATBbits.LATB4 = 1;
   170  007F38  888A               	bsf	138,4,c	;volatile
   171                           
   172                           ;main.c: 35:                 if(PORTDbits.RD3 == 1 && estadoActual == 0){
   173  007F3A  A683               	btfss	131,3,c	;volatile
   174  007F3C  EFA2  F03F         	goto	u11
   175  007F40  EFA4  F03F         	goto	u10
   176  007F44                     u11:
   177  007F44  EFB0  F03F         	goto	l18
   178  007F48                     u10:
   179  007F48  5003               	movf	main@estadoActual^0,w,c
   180  007F4A  A4D8               	btfss	status,2,c
   181  007F4C  EFAA  F03F         	goto	u21
   182  007F50  EFAC  F03F         	goto	u20
   183  007F54                     u21:
   184  007F54  EFB0  F03F         	goto	l18
   185  007F58                     u20:
   186  007F58                     
   187                           ;main.c: 36:                     estado = BOMBA_1;
   188  007F58  0E00               	movlw	0
   189  007F5A  6E04               	movwf	_estado^0,c
   190                           
   191                           ;main.c: 37:                 }
   192  007F5C  EFE5  F03F         	goto	l725
   193  007F60                     l18:
   194  007F60  A683               	btfss	131,3,c	;volatile
   195  007F62  EFB5  F03F         	goto	u31
   196  007F66  EFB7  F03F         	goto	u30
   197  007F6A                     u31:
   198  007F6A  EFE5  F03F         	goto	l16
   199  007F6E                     u30:
   200  007F6E  0403               	decf	main@estadoActual^0,w,c
   201  007F70  A4D8               	btfss	status,2,c
   202  007F72  EFBD  F03F         	goto	u41
   203  007F76  EFBF  F03F         	goto	u40
   204  007F7A                     u41:
   205  007F7A  EFE5  F03F         	goto	l16
   206  007F7E                     u40:
   207  007F7E                     
   208                           ;main.c: 39:                     estado = BOMBA_2;
   209  007F7E  0E02               	movlw	2
   210  007F80  6E04               	movwf	_estado^0,c
   211  007F82  EFE5  F03F         	goto	l725
   212  007F86                     l22:
   213                           
   214                           ;main.c: 43:                 LATBbits.LATB0 = 1;
   215  007F86  808A               	bsf	138,0,c	;volatile
   216                           
   217                           ;main.c: 44:                 LATBbits.LATB1 = 0;
   218  007F88  928A               	bcf	138,1,c	;volatile
   219                           
   220                           ;main.c: 45:                 LATBbits.LATB2 = 1;
   221  007F8A  848A               	bsf	138,2,c	;volatile
   222                           
   223                           ;main.c: 46:                 LATBbits.LATB4 = 0;
   224  007F8C  988A               	bcf	138,4,c	;volatile
   225                           
   226                           ;main.c: 47:                 if(PORTDbits.RD3 == 0){
   227  007F8E  B683               	btfsc	131,3,c	;volatile
   228  007F90  EFCC  F03F         	goto	u51
   229  007F94  EFCE  F03F         	goto	u50
   230  007F98                     u51:
   231  007F98  EFE5  F03F         	goto	l16
   232  007F9C                     u50:
   233  007F9C                     
   234                           ;main.c: 48:                     estado = LLENADO;
   235  007F9C  0E01               	movlw	1
   236  007F9E  6E04               	movwf	_estado^0,c
   237                           
   238                           ;main.c: 49:                     estadoActual = 1;
   239  007FA0  0E01               	movlw	1
   240  007FA2  6E03               	movwf	main@estadoActual^0,c
   241  007FA4  EFE5  F03F         	goto	l725
   242  007FA8                     l24:
   243                           
   244                           ;main.c: 53:                 LATBbits.LATB0 = 0;
   245  007FA8  908A               	bcf	138,0,c	;volatile
   246                           
   247                           ;main.c: 54:                 LATBbits.LATB1 = 1;
   248  007FAA  828A               	bsf	138,1,c	;volatile
   249                           
   250                           ;main.c: 55:                 LATBbits.LATB3 = 1;
   251  007FAC  868A               	bsf	138,3,c	;volatile
   252                           
   253                           ;main.c: 56:                 LATBbits.LATB4 = 0;
   254  007FAE  988A               	bcf	138,4,c	;volatile
   255                           
   256                           ;main.c: 57:                 if(PORTDbits.RD3 == 0){
   257  007FB0  B683               	btfsc	131,3,c	;volatile
   258  007FB2  EFDD  F03F         	goto	u61
   259  007FB6  EFDF  F03F         	goto	u60
   260  007FBA                     u61:
   261  007FBA  EFE5  F03F         	goto	l16
   262  007FBE                     u60:
   263  007FBE  EF92  F03F         	goto	l707
   264  007FC2                     l721:
   265                           
   266                           ;main.c: 63:                 estado = LLENADO;
   267  007FC2  0E01               	movlw	1
   268  007FC4  6E04               	movwf	_estado^0,c
   269                           
   270                           ;main.c: 64:                 break;
   271  007FC6  EFE5  F03F         	goto	l725
   272  007FCA                     l16:
   273  007FCA                     l725:
   274  007FCA  5004               	movf	_estado^0,w,c
   275  007FCC  6E01               	movwf	??_main^0,c
   276  007FCE  6A02               	clrf	(??_main+1)^0,c
   277                           
   278                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   279                           ; Switch size 1, requested type "simple"
   280                           ; Number of cases is 1, Range of values is 0 to 0
   281                           ; switch strategies available:
   282                           ; Name         Instructions Cycles
   283                           ; simple_byte            4     3 (average)
   284                           ;	Chosen strategy is simple_byte
   285  007FD0  5002               	movf	(??_main+1)^0,w,c
   286  007FD2  0A00               	xorlw	0	; case 0
   287  007FD4  B4D8               	btfsc	status,2,c
   288  007FD6  EFEF  F03F         	goto	l735
   289  007FDA  EFE1  F03F         	goto	l721
   290  007FDE                     l735:
   291                           
   292                           ; Switch size 1, requested type "simple"
   293                           ; Number of cases is 3, Range of values is 0 to 2
   294                           ; switch strategies available:
   295                           ; Name         Instructions Cycles
   296                           ; simple_byte           10     6 (average)
   297                           ;	Chosen strategy is simple_byte
   298  007FDE  5001               	movf	??_main^0,w,c
   299  007FE0  0A00               	xorlw	0	; case 0
   300  007FE2  B4D8               	btfsc	status,2,c
   301  007FE4  EFC3  F03F         	goto	l22
   302  007FE8  0A01               	xorlw	1	; case 1
   303  007FEA  B4D8               	btfsc	status,2,c
   304  007FEC  EF98  F03F         	goto	l17
   305  007FF0  0A03               	xorlw	3	; case 2
   306  007FF2  B4D8               	btfsc	status,2,c
   307  007FF4  EFD4  F03F         	goto	l24
   308  007FF8  EFE1  F03F         	goto	l721
   309  007FFC  EF00  F000         	goto	start
   310  008000                     __end_of_main:
   311                           	callstack 0
   312  0000                     
   313                           	psect	rparam
   314  0000                     
   315                           	psect	idloc
   316                           
   317                           ;Config register IDLOC0 @ 0x200000
   318                           ;	unspecified, using default values
   319  200000                     	org	2097152
   320  200000  FF                 	db	255
   321                           
   322                           ;Config register IDLOC1 @ 0x200001
   323                           ;	unspecified, using default values
   324  200001                     	org	2097153
   325  200001  FF                 	db	255
   326                           
   327                           ;Config register IDLOC2 @ 0x200002
   328                           ;	unspecified, using default values
   329  200002                     	org	2097154
   330  200002  FF                 	db	255
   331                           
   332                           ;Config register IDLOC3 @ 0x200003
   333                           ;	unspecified, using default values
   334  200003                     	org	2097155
   335  200003  FF                 	db	255
   336                           
   337                           ;Config register IDLOC4 @ 0x200004
   338                           ;	unspecified, using default values
   339  200004                     	org	2097156
   340  200004  FF                 	db	255
   341                           
   342                           ;Config register IDLOC5 @ 0x200005
   343                           ;	unspecified, using default values
   344  200005                     	org	2097157
   345  200005  FF                 	db	255
   346                           
   347                           ;Config register IDLOC6 @ 0x200006
   348                           ;	unspecified, using default values
   349  200006                     	org	2097158
   350  200006  FF                 	db	255
   351                           
   352                           ;Config register IDLOC7 @ 0x200007
   353                           ;	unspecified, using default values
   354  200007                     	org	2097159
   355  200007  FF                 	db	255
   356                           
   357                           	psect	config
   358                           
   359                           ;Config register CONFIG1L @ 0x300000
   360                           ;	PLL Prescaler Selection bits
   361                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   362                           ;	System Clock Postscaler Selection bits
   363                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   364                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   365                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   366  300000                     	org	3145728
   367  300000  00                 	db	0
   368                           
   369                           ;Config register CONFIG1H @ 0x300001
   370                           ;	Oscillator Selection bits
   371                           ;	FOSC = HS, HS oscillator (HS)
   372                           ;	Fail-Safe Clock Monitor Enable bit
   373                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   374                           ;	Internal/External Oscillator Switchover bit
   375                           ;	IESO = ON, Oscillator Switchover mode enabled
   376  300001                     	org	3145729
   377  300001  8C                 	db	140
   378                           
   379                           ;Config register CONFIG2L @ 0x300002
   380                           ;	Power-up Timer Enable bit
   381                           ;	PWRT = ON, PWRT enabled
   382                           ;	Brown-out Reset Enable bits
   383                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   384                           ;	Brown-out Reset Voltage bits
   385                           ;	BORV = 3, Minimum setting 2.05V
   386                           ;	USB Voltage Regulator Enable bit
   387                           ;	VREGEN = OFF, USB voltage regulator disabled
   388  300002                     	org	3145730
   389  300002  18                 	db	24
   390                           
   391                           ;Config register CONFIG2H @ 0x300003
   392                           ;	Watchdog Timer Enable bit
   393                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   394                           ;	Watchdog Timer Postscale Select bits
   395                           ;	WDTPS = 32768, 1:32768
   396  300003                     	org	3145731
   397  300003  1E                 	db	30
   398                           
   399                           ; Padding undefined space
   400  300004                     	org	3145732
   401  300004  FF                 	db	255
   402                           
   403                           ;Config register CONFIG3H @ 0x300005
   404                           ;	CCP2 MUX bit
   405                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   406                           ;	PORTB A/D Enable bit
   407                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   408                           ;	Low-Power Timer 1 Oscillator Enable bit
   409                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   410                           ;	MCLR Pin Enable bit
   411                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   412  300005                     	org	3145733
   413  300005  81                 	db	129
   414                           
   415                           ;Config register CONFIG4L @ 0x300006
   416                           ;	Stack Full/Underflow Reset Enable bit
   417                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   418                           ;	Single-Supply ICSP Enable bit
   419                           ;	LVP = OFF, Single-Supply ICSP disabled
   420                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   421                           ;	ICPRT = OFF, ICPORT disabled
   422                           ;	Extended Instruction Set Enable bit
   423                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   424                           ;	Background Debugger Enable bit
   425                           ;	DEBUG = 0x1, unprogrammed default
   426  300006                     	org	3145734
   427  300006  80                 	db	128
   428                           
   429                           ; Padding undefined space
   430  300007                     	org	3145735
   431  300007  FF                 	db	255
   432                           
   433                           ;Config register CONFIG5L @ 0x300008
   434                           ;	Code Protection bit
   435                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   436                           ;	Code Protection bit
   437                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   438                           ;	Code Protection bit
   439                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   440                           ;	Code Protection bit
   441                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   442  300008                     	org	3145736
   443  300008  0F                 	db	15
   444                           
   445                           ;Config register CONFIG5H @ 0x300009
   446                           ;	Boot Block Code Protection bit
   447                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   448                           ;	Data EEPROM Code Protection bit
   449                           ;	CPD = OFF, Data EEPROM is not code-protected
   450  300009                     	org	3145737
   451  300009  C0                 	db	192
   452                           
   453                           ;Config register CONFIG6L @ 0x30000A
   454                           ;	Write Protection bit
   455                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   456                           ;	Write Protection bit
   457                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   458                           ;	Write Protection bit
   459                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   460                           ;	Write Protection bit
   461                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   462  30000A                     	org	3145738
   463  30000A  0F                 	db	15
   464                           
   465                           ;Config register CONFIG6H @ 0x30000B
   466                           ;	Configuration Register Write Protection bit
   467                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   468                           ;	Boot Block Write Protection bit
   469                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   470                           ;	Data EEPROM Write Protection bit
   471                           ;	WRTD = OFF, Data EEPROM is not write-protected
   472  30000B                     	org	3145739
   473  30000B  E0                 	db	224
   474                           
   475                           ;Config register CONFIG7L @ 0x30000C
   476                           ;	Table Read Protection bit
   477                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   478                           ;	Table Read Protection bit
   479                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   480                           ;	Table Read Protection bit
   481                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   482                           ;	Table Read Protection bit
   483                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   484  30000C                     	org	3145740
   485  30000C  0F                 	db	15
   486                           
   487                           ;Config register CONFIG7H @ 0x30000D
   488                           ;	Boot Block Table Read Protection bit
   489                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   490  30000D                     	org	3145741
   491  30000D  40                 	db	64
   492                           tosu	equ	0xFFF
   493                           tosh	equ	0xFFE
   494                           tosl	equ	0xFFD
   495                           stkptr	equ	0xFFC
   496                           pclatu	equ	0xFFB
   497                           pclath	equ	0xFFA
   498                           pcl	equ	0xFF9
   499                           tblptru	equ	0xFF8
   500                           tblptrh	equ	0xFF7
   501                           tblptrl	equ	0xFF6
   502                           tablat	equ	0xFF5
   503                           prodh	equ	0xFF4
   504                           prodl	equ	0xFF3
   505                           indf0	equ	0xFEF
   506                           postinc0	equ	0xFEE
   507                           postdec0	equ	0xFED
   508                           preinc0	equ	0xFEC
   509                           plusw0	equ	0xFEB
   510                           fsr0h	equ	0xFEA
   511                           fsr0l	equ	0xFE9
   512                           wreg	equ	0xFE8
   513                           indf1	equ	0xFE7
   514                           postinc1	equ	0xFE6
   515                           postdec1	equ	0xFE5
   516                           preinc1	equ	0xFE4
   517                           plusw1	equ	0xFE3
   518                           fsr1h	equ	0xFE2
   519                           fsr1l	equ	0xFE1
   520                           bsr	equ	0xFE0
   521                           indf2	equ	0xFDF
   522                           postinc2	equ	0xFDE
   523                           postdec2	equ	0xFDD
   524                           preinc2	equ	0xFDC
   525                           plusw2	equ	0xFDB
   526                           fsr2h	equ	0xFDA
   527                           fsr2l	equ	0xFD9
   528                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      3       4       1        4.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       4       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       4      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sat Aug 28 00:26:37 2021

                     l22 7F86                       l24 7FA8                       l16 7FCA  
                     l17 7F30                       l18 7F60                       u10 7F48  
                     u11 7F44                       u20 7F58                       u21 7F54  
                     u30 7F6E                       u31 7F6A                       u40 7F7E  
                     u41 7F7A                       u50 7F9C                       u51 7F98  
                     u60 7FBE                       u61 7FBA                      l711 7F58  
                    l721 7FC2                      l713 7F6E                      l705 7F18  
                    l715 7F7E                      l707 7F24                      l717 7F9C  
                    l709 7F48                      l725 7FCA                      l735 7FDE  
                   _main 7F18                     start 0000             ___param_bank 000000  
                  ?_main 0001                    status 000FD8          __initialization 7F0E  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000002  
                 _estado 0004                   isa$std 000001                   tblptru 000FF8  
             __accesstop 0060  __end_of__initialization 7F0E            ___rparam_used 000001  
         __pcstackCOMRAM 0001               __pnvCOMRAM 0004                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F0E                  __ramtop 0800  
                __ptext0 7F18     end_of_initialization 7F0E            __Lmediumconst 0000  
       main@estadoActual 0003                _PORTDbits 000F83                _TRISBbits 000F93  
              _TRISDbits 000F95      start_initialization 7F0E                 _LATBbits 000F8A  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 00E8  
               isa$xinst 000000  
