# Digital Logic design Labs
# Seven segment display
![1](https://user-images.githubusercontent.com/71166016/158554161-e8604b1b-ef93-44e4-be86-7d818906df78.jpg)
# RAM
![2](https://user-images.githubusercontent.com/71166016/158554309-3add396b-ee04-47a9-9b63-ffad033bafa5.jpg)

# Full adder
![3](https://user-images.githubusercontent.com/71166016/158554505-98bc4a52-3e9b-4301-ab32-00b6bb30c4fd.jpg)

# Full subtractor
![4](https://user-images.githubusercontent.com/71166016/158554554-263ed802-ce46-472f-9896-1b28a3c51b4f.jpg)

# 4 by 1 mux
![5](https://user-images.githubusercontent.com/71166016/158554596-1e487393-7344-4404-9612-56264a56913f.jpg)

# Decoder
![6](https://user-images.githubusercontent.com/71166016/158554628-35406b0e-a852-431a-a4f3-35d67c176699.jpg)

# Half Subtractor
![7](https://user-images.githubusercontent.com/71166016/158554654-1cc0af01-4fed-43e7-8ff9-566f69b66726.jpg)

# Single bit comparator
![8](https://user-images.githubusercontent.com/71166016/158554690-ec930bc2-6c31-4883-a02a-e24ff75915e5.jpg)

# RS Latch
![9](https://user-images.githubusercontent.com/71166016/158554713-2e1922b6-55d2-46a1-87d8-5d8cbd526235.jpg)
