Analysis & Synthesis report for example
Sun Aug  4 13:24:12 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state
 11. State Machine - |example|led_example:u0|apa102_led:blinkt_led_0|state
 12. State Machine - |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_demux:cmd_demux
 21. Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux
 22. Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux_001
 23. Source assignments for led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated
 26. Parameter Settings for User Entity Instance: PLL12M:PLL12M_inst|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: tx_fastserial:tx_lite
 28. Parameter Settings for User Entity Instance: led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx
 29. Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets
 30. Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_packets_to_master:master
 31. Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m
 32. Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes
 33. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator
 34. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator
 35. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator
 36. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent
 37. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent
 38. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo
 40. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent
 41. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router|led_example_mm_interconnect_0_router_default_decode:the_default_decode
 44. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode
 45. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_002|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode
 46. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter
 47. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 48. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 49. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 50. Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 51. Parameter Settings for User Entity Instance: led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter
 52. Parameter Settings for User Entity Instance: led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001
 53. Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller
 54. Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Parameter Settings for Inferred Entity Instance: led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0
 57. altpll Parameter Settings by Entity Instance
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 60. Port Connectivity Checks: "led_example:u0|altera_reset_controller:rst_controller"
 61. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 62. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode"
 63. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router|led_example_mm_interconnect_0_router_default_decode:the_default_decode"
 64. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo"
 65. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent"
 66. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo"
 67. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent"
 68. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent"
 69. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator"
 70. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator"
 71. Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator"
 72. Port Connectivity Checks: "led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider"
 73. Port Connectivity Checks: "led_example:u0"
 74. Port Connectivity Checks: "tx_fastserial:tx_lite"
 75. Port Connectivity Checks: "rx_fastserial:rx_lite"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug  4 13:24:12 2019       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; example                                     ;
; Top-level Entity Name              ; example                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 692                                         ;
;     Total combinational functions  ; 574                                         ;
;     Dedicated logic registers      ; 393                                         ;
; Total registers                    ; 393                                         ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 384                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; example            ; example            ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                     ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ip/CLOCK_DIVIDER/simple_divider.v                                                                                                                                                ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/CLOCK_DIVIDER/simple_divider.v                                                               ;             ;
; ip/SERIAL_TX/serial_tx.v                                                                                                                                                         ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v                                                                        ;             ;
; ip/FASTSERIAL/tx_fastserial.v                                                                                                                                                    ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/tx_fastserial.v                                                                   ;             ;
; ip/FASTSERIAL/rx_fastserial.v                                                                                                                                                    ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/rx_fastserial.v                                                                   ;             ;
; ip/FASTSERIAL/clock_fastserial.v                                                                                                                                                 ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/clock_fastserial.v                                                                ;             ;
; example.v                                                                                                                                                                        ; yes             ; User Verilog HDL File                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v                                                                                       ;             ;
; PLL12M.v                                                                                                                                                                         ; yes             ; User Wizard-Generated File                            ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/PLL12M.v                                                                                        ;             ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v                                                                 ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v                                  ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v                                  ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_sc_fifo.v                                            ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_bytes_to_packets.v                                ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_bytes_to_packets.v                                ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_packets_to_bytes.v                                ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_packets_to_bytes.v                                ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv                                        ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_burst_uncompressor.sv                                ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_agent.sv                                      ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_translator.sv                                 ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_agent.sv                                       ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_translator.sv                                  ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_traffic_limiter.sv                                   ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.v                                          ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_synchronizer.v                                        ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v                                                       ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v                                                       ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter.v                                    ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001.v                                ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001.v                                ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001_channel_adapter_0.sv             ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001_channel_adapter_0.sv             ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv                 ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v                                    ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter.v                  ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_demux.sv                         ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_mux.sv                           ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv                            ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv                        ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_demux.sv                         ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_mux.sv                           ; led_example ;
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/simple_led.v                                                       ; yes             ; Auto-Found Verilog HDL File                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/simple_led.v                                                       ; led_example ;
; altpll.tdf                                                                                                                                                                       ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                   ;             ;
; aglobal181.inc                                                                                                                                                                   ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                               ;             ;
; stratix_pll.inc                                                                                                                                                                  ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                              ;             ;
; stratixii_pll.inc                                                                                                                                                                ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                            ;             ;
; cycloneii_pll.inc                                                                                                                                                                ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                            ;             ;
; db/PLL12M_altpll.v                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/PLL12M_altpll.v                                                                              ;             ;
; altsyncram.tdf                                                                                                                                                                   ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;             ;
; stratix_ram_block.inc                                                                                                                                                            ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;             ;
; lpm_mux.inc                                                                                                                                                                      ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;             ;
; lpm_decode.inc                                                                                                                                                                   ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;             ;
; a_rdenreg.inc                                                                                                                                                                    ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;             ;
; altrom.inc                                                                                                                                                                       ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;             ;
; altram.inc                                                                                                                                                                       ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                   ;             ;
; altdpram.inc                                                                                                                                                                     ; yes             ; Megafunction                                          ; /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;             ;
; db/altsyncram_5ml1.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/altsyncram_5ml1.tdf                                                                          ;             ;
; db/example.ram0_apa102_led_f80cbc1c.hdl.mif                                                                                                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/example.ram0_apa102_led_f80cbc1c.hdl.mif                                                     ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 692                                                                                      ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 574                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 295                                                                                      ;
;     -- 3 input functions                    ; 115                                                                                      ;
;     -- <=2 input functions                  ; 164                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 480                                                                                      ;
;     -- arithmetic mode                      ; 94                                                                                       ;
;                                             ;                                                                                          ;
; Total registers                             ; 393                                                                                      ;
;     -- Dedicated logic registers            ; 393                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 35                                                                                       ;
; Total memory bits                           ; 384                                                                                      ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; PLL12M:PLL12M_inst|altpll:altpll_component|PLL12M_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 426                                                                                      ;
; Total fan-out                               ; 3435                                                                                     ;
; Average fan-out                             ; 3.21                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name                             ; Library Name ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |example                                                                 ; 574 (43)            ; 393 (33)                  ; 384         ; 0            ; 0       ; 0         ; 35   ; 0            ; |example                                                                                                                              ; example                                 ; work         ;
;    |PLL12M:PLL12M_inst|                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|PLL12M:PLL12M_inst                                                                                                           ; PLL12M                                  ; work         ;
;       |altpll:altpll_component|                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|PLL12M:PLL12M_inst|altpll:altpll_component                                                                                   ; altpll                                  ; work         ;
;          |PLL12M_altpll:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|PLL12M:PLL12M_inst|altpll:altpll_component|PLL12M_altpll:auto_generated                                                      ; PLL12M_altpll                           ; work         ;
;    |clock_fastserial:clock_for_fastserial|                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|clock_fastserial:clock_for_fastserial                                                                                        ; clock_fastserial                        ; work         ;
;    |led_example:u0|                                                      ; 456 (0)             ; 329 (0)                   ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0                                                                                                               ; led_example                             ; led_example  ;
;       |altera_avalon_packets_to_master:master|                           ; 181 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_avalon_packets_to_master:master                                                                        ; altera_avalon_packets_to_master         ; led_example  ;
;          |packets_to_master:p2m|                                         ; 181 (181)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m                                                  ; packets_to_master                       ; led_example  ;
;       |altera_avalon_st_bytes_to_packets:bytes_to_packets|               ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets                                                            ; altera_avalon_st_bytes_to_packets       ; led_example  ;
;       |altera_avalon_st_packets_to_bytes:packets_to_bytes|               ; 31 (31)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes                                                            ; altera_avalon_st_packets_to_bytes       ; led_example  ;
;       |altera_reset_controller:rst_controller|                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_reset_controller:rst_controller                                                                        ; altera_reset_controller                 ; led_example  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                             ; altera_reset_synchronizer               ; led_example  ;
;       |apa102_led:blinkt_led_0|                                          ; 195 (96)            ; 184 (114)                 ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|apa102_led:blinkt_led_0                                                                                       ; apa102_led                              ; led_example  ;
;          |altsyncram:leds_rtl_0|                                         ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0                                                                 ; altsyncram                              ; work         ;
;             |altsyncram_5ml1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated                                  ; altsyncram_5ml1                         ; work         ;
;          |serial_tx:tx|                                                  ; 99 (64)             ; 70 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx                                                                          ; serial_tx                               ; work         ;
;             |simple_divider:sclk_divider|                                ; 35 (35)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider                                              ; simple_divider                          ; work         ;
;       |led_example_mm_interconnect_0:mm_interconnect_0|                  ; 25 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0                                                               ; led_example_mm_interconnect_0           ; led_example  ;
;          |altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo      ; altera_avalon_sc_fifo                   ; led_example  ;
;          |altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo      ; altera_avalon_sc_fifo                   ; led_example  ;
;          |altera_merlin_master_agent:master_avalon_master_agent|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent         ; altera_merlin_master_agent              ; led_example  ;
;          |altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator| ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator ; altera_merlin_slave_translator          ; led_example  ;
;          |altera_merlin_slave_translator:simple_led_0_avs_s0_translator| ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator ; altera_merlin_slave_translator          ; led_example  ;
;          |altera_merlin_traffic_limiter:master_avalon_master_limiter|    ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter    ; altera_merlin_traffic_limiter           ; led_example  ;
;          |led_example_mm_interconnect_0_cmd_demux:cmd_demux|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_demux:cmd_demux             ; led_example_mm_interconnect_0_cmd_demux ; led_example  ;
;          |led_example_mm_interconnect_0_rsp_mux:rsp_mux|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux                 ; led_example_mm_interconnect_0_rsp_mux   ; led_example  ;
;       |simple_led:simple_led_0|                                          ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|led_example:u0|simple_led:simple_led_0                                                                                       ; simple_led                              ; led_example  ;
;    |rx_fastserial:rx_lite|                                               ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|rx_fastserial:rx_lite                                                                                                        ; rx_fastserial                           ; work         ;
;    |tx_fastserial:tx_lite|                                               ; 50 (50)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |example|tx_fastserial:tx_lite                                                                                                        ; tx_fastserial                           ; work         ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                         ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+
; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 32           ; 12           ; 32           ; 384  ; db/example.ram0_apa102_led_f80cbc1c.hdl.mif ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                               ; IP Include File                                                                                   ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                            ; 18.1    ; N/A          ; N/A          ; |example|PLL12M:PLL12M_inst                                                                                                                                                                                                   ; PLL12M.v                                                                                          ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0                                                                                                                                                                                                       ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter|led_example_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                               ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001|led_example_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0                                                                         ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets                                                                                                                                                    ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|altera_avalon_packets_to_master:master                                                                                                                                                                ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0                                                                                                                                                       ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent                                                                                                   ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo                                                                                              ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator                                                                                         ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                         ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent                                                                                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter                                                                                            ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator                                                                                       ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router                                                                                                           ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001                                                                                                   ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_002                                                                                                   ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                     ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                 ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent                                                                                                   ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo                                                                                              ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator                                                                                         ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes                                                                                                                                                    ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |example|led_example:u0|altera_reset_controller:rst_controller                                                                                                                                                                ; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/led_example.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state                                                                                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |example|led_example:u0|apa102_led:blinkt_led_0|state ;
+-------------+------------+-------------+------------+-----------------+
; Name        ; state.WAIT ; state.START ; state.INIT ; state.IDLE      ;
+-------------+------------+-------------+------------+-----------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0               ;
; state.INIT  ; 0          ; 0           ; 1          ; 1               ;
; state.START ; 0          ; 1           ; 0          ; 1               ;
; state.WAIT  ; 1          ; 0           ; 0          ; 1               ;
+-------------+------------+-------------+------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state ;
+-------------+-------------+------------+-------------------------------------------+
; Name        ; state.START ; state.DONE ; state.IDLE                                ;
+-------------+-------------+------------+-------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0                                         ;
; state.START ; 1           ; 0          ; 1                                         ;
; state.DONE  ; 0           ; 1          ; 1                                         ;
+-------------+-------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                           ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                           ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[0..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|av_readdata_pre[0..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[8]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0..23]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                           ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                           ;
; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_varchannel                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[1]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[2]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[2]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[3]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[3]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[4]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[4]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[5]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[5]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[6]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[6]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[7]                                                       ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[7]                                                                                                                  ; Merged with led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[0]                                                            ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0] ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][75]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][75]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][75]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][75]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|waitrequest_reset_override                                              ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest     ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|waitrequest_reset_override                                              ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest     ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][68]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][68]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][68]        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][68]        ;
; led_example:u0|apa102_led:blinkt_led_0|num_bits[1..4,6,7]                                                                                                                                            ; Merged with led_example:u0|apa102_led:blinkt_led_0|num_bits[0]                                                                                        ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|channel_needs_esc                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|channel_escaped                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|apa102_led:blinkt_led_0|num_bits[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|apa102_led:blinkt_led_0|num_bits[5]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state~20                                                                                                                 ; Lost fanout                                                                                                                                           ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state~21                                                                                                                 ; Lost fanout                                                                                                                                           ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state~22                                                                                                                 ; Lost fanout                                                                                                                                           ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state~23                                                                                                                 ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|state~6                                                                                                                                                       ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|state~7                                                                                                                                                       ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|state~8                                                                                                                                                       ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state~7                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state~8                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state~9                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state~10                                                                                                                                         ; Lost fanout                                                                                                                                           ;
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[7..31]                                                                                                           ; Lost fanout                                                                                                                                           ;
; Total Number of Removed Registers = 182                                                                                                                                                              ;                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[31]                                                          ; Lost Fanouts              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[30],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[29],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[28],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[27],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[26],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[25],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[24],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[23],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[22],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[21],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[20],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[19],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[18],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[17],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[16],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[15],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[14],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[13],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[12],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[11],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[10],                                                                                                           ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[9],                                                                                                            ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[8],                                                                                                            ;
;                                                                                                                                                  ;                           ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[7]                                                                                                             ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][75]               ; Stuck at GND              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                  ; due to stuck port data_in ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][75]               ; Stuck at GND              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                  ; due to stuck port data_in ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                  ;                           ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[17] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[9]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][102]              ; Stuck at GND              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][102]                                                                ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][102]              ; Stuck at GND              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][102]                                                                ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[8]                                                              ; Stuck at GND              ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|channel_escaped                                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[8]  ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[9]  ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[1]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[10] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[2]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[11] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[3]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[12] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[4]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[13] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[5]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[14] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[6]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[15] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[7]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[16] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[8]                                                                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][87]               ; Lost Fanouts              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][87]                                                                 ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[18] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[19] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[20] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[21] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[22] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[14]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[23] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[15]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[24] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[25] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[17]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[26] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[18]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[27] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[19]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[28] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[20]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[29] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[21]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[30] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[22]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|av_readdata_pre[31] ; Stuck at GND              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[23]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][87]               ; Lost Fanouts              ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][87]                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 393   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 206   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 180   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tx_fastserial:tx_lite|fsdi                                                                                                               ; 4       ;
; tx_fastserial:tx_lite|state[3]                                                                                                           ; 18      ;
; tx_fastserial:tx_lite|state[1]                                                                                                           ; 17      ;
; tx_fastserial:tx_lite|state[2]                                                                                                           ; 17      ;
; tx_fastserial:tx_lite|lcl_data[0]                                                                                                        ; 1       ;
; tx_fastserial:tx_lite|state[0]                                                                                                           ; 15      ;
; tx_fastserial:tx_lite|q_fscts                                                                                                            ; 9       ;
; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 199     ;
; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                      ; 3       ;
; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest    ; 9       ;
; tx_fastserial:tx_lite|lcl_data[1]                                                                                                        ; 1       ;
; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[72]                                                                             ; 1       ;
; tx_fastserial:tx_lite|lcl_data[2]                                                                                                        ; 1       ;
; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[70]                                                                             ; 1       ;
; rx_fastserial:rx_lite|q_fsdo                                                                                                             ; 3       ;
; tx_fastserial:tx_lite|lcl_data[3]                                                                                                        ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[68]                                                                             ; 1       ;
; rx_fastserial:rx_lite|d_fsdo                                                                                                             ; 1       ;
; tx_fastserial:tx_lite|lcl_data[4]                                                                                                        ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[66]                                                                             ; 1       ;
; tx_fastserial:tx_lite|lcl_data[5]                                                                                                        ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[64]                                                                             ; 1       ;
; tx_fastserial:tx_lite|lcl_data[6]                                                                                                        ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[62]                                                                             ; 1       ;
; tx_fastserial:tx_lite|lcl_data[7]                                                                                                        ; 2       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[60]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[58]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[56]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[54]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[52]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[50]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[48]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[46]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[44]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[42]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[40]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[38]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[36]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[34]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[32]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[30]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[28]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[26]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[24]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[22]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[20]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[18]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[16]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[14]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[12]                                                                             ; 1       ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[10]                                                                             ; 1       ;
; Total number of inverted registers = 53                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[0]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[1]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[2]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[3]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[4]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[5]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[6]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[7]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[8]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[9]  ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[10] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[11] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[12] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[13] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[14] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[15] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[16] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[17] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[18] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[19] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[20] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[21] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[22] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[23] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[24] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[25] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[26] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[27] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[28] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[29] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[30] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[31] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[32] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[33] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[34] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[35] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[36] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[37] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[38] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[39] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[40] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[41] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[42] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[43] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[44] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[45] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[46] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[47] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[48] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[49] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[50] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[51] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[52] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[53] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[54] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[55] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[56] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[57] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[58] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[59] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[60] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[61] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[62] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[63] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[64] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[65] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[66] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[67] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[68] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[69] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[70] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[71] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0_bypass[72] ; led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0 ;
+--------------------------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_data[30]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |example|rx_fastserial:rx_lite|rx_data[1]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |example|led_example:u0|simple_led:simple_led_0|leds[7]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |example|led_example:u0|apa102_led:blinkt_led_0|num_bits[5]                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |example|led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[24]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[17]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[15]     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[7]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |example|rx_fastserial:rx_lite|state[3]                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1] ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |example|tx_fastserial:tx_lite|lcl_data[6]                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |example|tx_fastserial:tx_lite|state[3]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |example|led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|Selector3                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |example|led_example:u0|apa102_led:blinkt_led_0|state                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |example|led_example:u0|apa102_led:blinkt_led_0|state                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |example|led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL12M:PLL12M_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL12M ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 83333                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP            ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; PLL12M_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone 10 LP            ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fastserial:tx_lite ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; CLOCKS_PER     ; 10    ; Unsigned Binary                           ;
; DEST_PORT      ; 1     ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                        ;
; ENCODING       ; 0     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_packets_to_master:master ;
+-----------------------+-------+--------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                               ;
+-----------------------+-------+--------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                     ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                     ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                     ;
; FAST_VER              ; 0     ; Signed Integer                                                     ;
+-----------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                        ;
; ENCODING       ; 0     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router|led_example_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_002|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                    ;
; inUsePackets    ; 1     ; Signed Integer                                                                    ;
; inDataWidth     ; 8     ; Signed Integer                                                                    ;
; inChannelWidth  ; 8     ; Signed Integer                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                    ;
; outDataWidth    ; 8     ; Signed Integer                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                    ;
; outErrorWidth   ; 0     ; Signed Integer                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                            ;
; inUsePackets    ; 1     ; Signed Integer                                                                            ;
; inDataWidth     ; 8     ; Signed Integer                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                            ;
; outDataWidth    ; 8     ; Signed Integer                                                                            ;
; outChannelWidth ; 8     ; Signed Integer                                                                            ;
; outErrorWidth   ; 0     ; Signed Integer                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0 ;
+------------------------------------+---------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                       ; Type                       ;
+------------------------------------+---------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                    ;
; WIDTH_A                            ; 32                                          ; Untyped                    ;
; WIDTHAD_A                          ; 4                                           ; Untyped                    ;
; NUMWORDS_A                         ; 12                                          ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                    ;
; WIDTH_B                            ; 32                                          ; Untyped                    ;
; WIDTHAD_B                          ; 4                                           ; Untyped                    ;
; NUMWORDS_B                         ; 12                                          ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                    ;
; BYTE_SIZE                          ; 8                                           ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                    ;
; INIT_FILE                          ; db/example.ram0_apa102_led_f80cbc1c.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_5ml1                             ; Untyped                    ;
+------------------------------------+---------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; PLL12M:PLL12M_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 12                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 12                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router|led_example_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:blinkt_led_0_avs_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider"                                                                                                             ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; maxCount        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; maxCount[23..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; maxCount[3]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; maxCount[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; maxCount[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; maxCount[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_example:u0"                                                                                                       ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; bytes_to_packets_in_bytes_stream_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "tx_fastserial:tx_lite"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; o_debug_0 ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "rx_fastserial:rx_lite"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; o_debug_0 ; Output ; Info     ; Explicitly unconnected ;
; o_debug_1 ; Output ; Info     ; Explicitly unconnected ;
; o_debug_2 ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 393                         ;
;     CLR               ; 86                          ;
;     ENA               ; 60                          ;
;     ENA CLR           ; 96                          ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SCLR SLD  ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     SCLR              ; 1                           ;
;     plain             ; 126                         ;
; cycloneiii_lcell_comb ; 576                         ;
;     arith             ; 94                          ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 482                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 295                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sun Aug  4 13:23:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off example -c example
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "led_example.qsys"
Info (12250): 2019.08.04.13:23:59 Progress: Loading example_project/led_example.qsys
Info (12250): 2019.08.04.13:24:00 Progress: Reading input file
Info (12250): 2019.08.04.13:24:00 Progress: Adding blinkt_led_0 [blinkt_led 1.0]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module blinkt_led_0
Info (12250): 2019.08.04.13:24:01 Progress: Adding bytes_to_packets [altera_avalon_st_bytes_to_packets 18.1]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module bytes_to_packets
Info (12250): 2019.08.04.13:24:01 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module clk_0
Info (12250): 2019.08.04.13:24:01 Progress: Adding master [altera_avalon_packets_to_master 18.1]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module master
Info (12250): 2019.08.04.13:24:01 Progress: Adding packets_to_bytes [altera_avalon_st_packets_to_bytes 18.1]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module packets_to_bytes
Info (12250): 2019.08.04.13:24:01 Progress: Adding simple_led_0 [simple_led 1.0]
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing module simple_led_0
Info (12250): 2019.08.04.13:24:01 Progress: Building connections
Info (12250): 2019.08.04.13:24:01 Progress: Parameterizing connections
Info (12250): 2019.08.04.13:24:01 Progress: Validating
Info (12250): 2019.08.04.13:24:01 Progress: Done reading input file
Info (12250): Led_example.bytes_to_packets.out_packets_stream/master.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info (12250): Led_example.bytes_to_packets.out_packets_stream/master.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info (12250): Led_example.master.out_stream/packets_to_bytes.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info (12250): Led_example.master.out_stream/packets_to_bytes.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info (12250): Led_example: Generating led_example "led_example" for QUARTUS_SYNTH
Info (12250): Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info (12250): Blinkt_led_0: "led_example" instantiated blinkt_led "blinkt_led_0"
Info (12250): Bytes_to_packets: "led_example" instantiated altera_avalon_st_bytes_to_packets "bytes_to_packets"
Info (12250): Master: "led_example" instantiated altera_avalon_packets_to_master "master"
Info (12250): Packets_to_bytes: "led_example" instantiated altera_avalon_st_packets_to_bytes "packets_to_bytes"
Info (12250): Simple_led_0: "led_example" instantiated simple_led "simple_led_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "led_example" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: "led_example" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "led_example" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Rst_controller: "led_example" instantiated altera_reset_controller "rst_controller"
Info (12250): Master_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_avalon_master_translator"
Info (12250): Simple_led_0_avs_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "simple_led_0_avs_s0_translator"
Info (12250): Master_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_avalon_master_agent"
Info (12250): Simple_led_0_avs_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "simple_led_0_avs_s0_agent"
Info (12250): Simple_led_0_avs_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "simple_led_0_avs_s0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Master_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_avalon_master_limiter"
Info (12250): Reusing file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info (12250): Channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Led_example: Done "led_example" with 26 modules, 32 files
Info (12249): Finished elaborating Platform Designer system entity "led_example.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file ip/CLOCK_DIVIDER/simple_divider.v
    Info (12023): Found entity 1: simple_divider File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/CLOCK_DIVIDER/simple_divider.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip/SERIAL_TX/serial_tx.v
    Info (12023): Found entity 1: serial_tx File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v
    Info (12023): Found entity 1: tx_fastserial File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/tx_fastserial.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v
    Info (12023): Found entity 1: rx_fastserial File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/rx_fastserial.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v
    Info (12023): Found entity 1: clock_fastserial File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/FASTSERIAL/clock_fastserial.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simple_led.v
    Info (12023): Found entity 1: simple_led File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/simple_led.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file example.v
    Info (12023): Found entity 1: example File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file PLL12M.v
    Info (12023): Found entity 1: PLL12M File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/PLL12M.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/led_example.v
    Info (12023): Found entity 1: led_example File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/led_example/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/led_example/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/led_example/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/apa102_led.v
    Info (12023): Found entity 1: apa102_led File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_avalon_st_adapter.v
    Info (12023): Found entity 1: led_example_avalon_st_adapter File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_avalon_st_adapter_001.v
    Info (12023): Found entity 1: led_example_avalon_st_adapter_001 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_avalon_st_adapter_001_channel_adapter_0.sv
    Info (12023): Found entity 1: led_example_avalon_st_adapter_001_channel_adapter_0 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: led_example_avalon_st_adapter_channel_adapter_0 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0.v
    Info (12023): Found entity 1: led_example_mm_interconnect_0 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: led_example_mm_interconnect_0_avalon_st_adapter File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_cmd_demux File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_cmd_mux File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_router_default_decode File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: led_example_mm_interconnect_0_router File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_router_001_default_decode File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: led_example_mm_interconnect_0_router_001 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_rsp_demux File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: led_example_mm_interconnect_0_rsp_mux File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/led_example/submodules/simple_led.v
    Info (12023): Found entity 1: simple_led File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/simple_led.v Line: 12
Info (12127): Elaborating entity "example" for the top level hierarchy
Warning (10034): Output port "BDBUS4" at example.v(17) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 17
Warning (10034): Output port "D1" at example.v(27) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Warning (10034): Output port "D2" at example.v(27) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Warning (10034): Output port "D3" at example.v(27) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Warning (10034): Output port "D4" at example.v(27) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Warning (10034): Output port "D5" at example.v(27) has no driver File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Info (12128): Elaborating entity "PLL12M" for hierarchy "PLL12M:PLL12M_inst" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "PLL12M:PLL12M_inst|altpll:altpll_component" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/PLL12M.v Line: 91
Info (12130): Elaborated megafunction instantiation "PLL12M:PLL12M_inst|altpll:altpll_component" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/PLL12M.v Line: 91
Info (12133): Instantiated megafunction "PLL12M:PLL12M_inst|altpll:altpll_component" with the following parameter: File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/PLL12M.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL12M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v
    Info (12023): Found entity 1: PLL12M_altpll File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/PLL12M_altpll.v Line: 30
Info (12128): Elaborating entity "PLL12M_altpll" for hierarchy "PLL12M:PLL12M_inst|altpll:altpll_component|PLL12M_altpll:auto_generated" File: /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clock_fastserial" for hierarchy "clock_fastserial:clock_for_fastserial" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 78
Info (12128): Elaborating entity "rx_fastserial" for hierarchy "rx_fastserial:rx_lite" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 87
Info (12128): Elaborating entity "tx_fastserial" for hierarchy "tx_fastserial:tx_lite" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 96
Info (12128): Elaborating entity "led_example" for hierarchy "led_example:u0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 111
Info (12128): Elaborating entity "apa102_led" for hierarchy "led_example:u0|apa102_led:blinkt_led_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at apa102_led.v(47): object "debug_sclk" assigned a value but never read File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at apa102_led.v(48): object "debug_sdo" assigned a value but never read File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v Line: 48
Info (12128): Elaborating entity "serial_tx" for hierarchy "led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/apa102_led.v Line: 104
Warning (10230): Verilog HDL assignment warning at serial_tx.v(81): truncated value with size 32 to match size of target (8) File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v Line: 81
Info (10264): Verilog HDL Case Statement information at serial_tx.v(64): all case item expressions in this case statement are onehot File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v Line: 64
Info (12128): Elaborating entity "simple_divider" for hierarchy "led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v Line: 41
Warning (10230): Verilog HDL assignment warning at simple_divider.v(32): truncated value with size 32 to match size of target (24) File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/CLOCK_DIVIDER/simple_divider.v Line: 32
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 95
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "led_example:u0|altera_avalon_packets_to_master:master" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 122
Info (12128): Elaborating entity "packets_to_master" for hierarchy "led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 139
Info (12128): Elaborating entity "simple_led" for hierarchy "led_example:u0|simple_led:simple_led_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 152
Warning (10230): Verilog HDL assignment warning at simple_led.v(39): truncated value with size 32 to match size of target (8) File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/simple_led.v Line: 39
Info (12128): Elaborating entity "led_example_mm_interconnect_0" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 179
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_avalon_master_translator" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 249
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 313
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 458
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:simple_led_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 583
Info (12128): Elaborating entity "led_example_mm_interconnect_0_router" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 724
Info (12128): Elaborating entity "led_example_mm_interconnect_0_router_default_decode" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router:router|led_example_mm_interconnect_0_router_default_decode:the_default_decode" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "led_example_mm_interconnect_0_router_001" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 740
Info (12128): Elaborating entity "led_example_mm_interconnect_0_router_001_default_decode" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_router_001:router_001|led_example_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 806
Info (12128): Elaborating entity "led_example_mm_interconnect_0_cmd_demux" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_demux:cmd_demux" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 829
Info (12128): Elaborating entity "led_example_mm_interconnect_0_cmd_mux" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_cmd_mux:cmd_mux" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 846
Info (12128): Elaborating entity "led_example_mm_interconnect_0_rsp_demux" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_demux:rsp_demux" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 880
Info (12128): Elaborating entity "led_example_mm_interconnect_0_rsp_mux" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 920
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "led_example_mm_interconnect_0_avalon_st_adapter" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0.v Line: 949
Info (12128): Elaborating entity "led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|led_example_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|led_example_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "led_example_avalon_st_adapter" for hierarchy "led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 212
Info (12128): Elaborating entity "led_example_avalon_st_adapter_channel_adapter_0" for hierarchy "led_example:u0|led_example_avalon_st_adapter:avalon_st_adapter|led_example_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at led_example_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at led_example_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1) File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "led_example_avalon_st_adapter_001" for hierarchy "led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 245
Info (12128): Elaborating entity "led_example_avalon_st_adapter_001_channel_adapter_0" for hierarchy "led_example:u0|led_example_avalon_st_adapter_001:avalon_st_adapter_001|led_example_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/led_example_avalon_st_adapter_001.v Line: 208
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "led_example:u0|altera_reset_controller:rst_controller" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/led_example.v Line: 308
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.v Line: 220
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/example.ram0_apa102_led_f80cbc1c.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/example.ram0_apa102_led_f80cbc1c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "led_example:u0|apa102_led:blinkt_led_0|leds_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 12
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 12
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/example.ram0_apa102_led_f80cbc1c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0"
Info (12133): Instantiated megafunction "led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "12"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/example.ram0_apa102_led_f80cbc1c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ml1.tdf
    Info (12023): Found entity 1: altsyncram_5ml1 File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/altsyncram_5ml1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BDBUS4" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 17
    Warning (13410): Pin "D1" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
    Warning (13410): Pin "D2" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
    Warning (13410): Pin "D3" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
    Warning (13410): Pin "D4" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
    Warning (13410): Pin "D5" is stuck at GND File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset will power up to Low File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/ip/SERIAL_TX/serial_tx.v Line: 18
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/output_files/example.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "USER_BTN" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 4
    Warning (15610): No output dependent on input pin "SEN_INT1" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 6
    Warning (15610): No output dependent on input pin "SEN_INT2" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 7
    Warning (15610): No output dependent on input pin "SEN_SDI" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 8
    Warning (15610): No output dependent on input pin "SEN_SDO" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 9
    Warning (15610): No output dependent on input pin "SEN_SPC" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 10
    Warning (15610): No output dependent on input pin "SEN_CS" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 11
    Warning (15610): No output dependent on input pin "BDBUS5" File: /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/example.v Line: 18
Info (21057): Implemented 795 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 727 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Sun Aug  4 13:24:12 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/output_files/example.map.smsg.


