$date
	Wed Aug 13 16:52:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio6_tb $end
$var wire 1 ! zero $end
$var wire 4 " result [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 2 % opcode [1:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 2 ( opcode [1:0] $end
$var reg 4 ) result [3:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10000
b1 %
b1 (
b11 $
b11 '
b11 #
b11 &
#20000
0!
b1000 "
b1000 )
b0 %
b0 (
b101 #
b101 &
#30000
b10 %
b10 (
b1010 $
b1010 '
b1100 #
b1100 &
#40000
b1111 "
b1111 )
b11 %
b11 (
b0 $
b0 '
b1111 #
b1111 &
