Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 14:13:18 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sqrt_u32_timing_summary_routed.rpt -pb sqrt_u32_timing_summary_routed.pb -rpx sqrt_u32_timing_summary_routed.rpx -warn_on_violation
| Design       : sqrt_u32
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.007        0.000                      0                  632        0.143        0.000                      0                  632        4.500        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.007        0.000                      0                  632        0.143        0.000                      0                  632        4.500        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 genblk1[7].Q_z_reg[7][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].Q_z_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 4.701ns (60.085%)  route 3.123ns (39.915%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 13.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.412ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.447     4.412    clk_IBUF_BUFG
    SLICE_X82Y62         FDCE                                         r  genblk1[7].Q_z_reg[7][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDCE (Prop_fdce_C_Q)         0.398     4.810 r  genblk1[7].Q_z_reg[7][9]/Q
                         net (fo=3, routed)           1.355     6.165    genblk1[7].Q_z_reg[7]__0[9]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.357     9.522 r  p_0_out__8/P[0]
                         net (fo=2, routed)           1.079    10.601    p_0_out__8_n_105
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.105    10.706 r  genblk1[6].Q_z[6][6]_i_37/O
                         net (fo=1, routed)           0.000    10.706    genblk1[6].Q_z[6][6]_i_37_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.146 r  genblk1[6].Q_z_reg[6][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.146    genblk1[6].Q_z_reg[6][6]_i_21_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.244 r  genblk1[6].Q_z_reg[6][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.244    genblk1[6].Q_z_reg[6][6]_i_12_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.342 r  genblk1[6].Q_z_reg[6][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.342    genblk1[6].Q_z_reg[6][6]_i_3_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.440 f  genblk1[6].Q_z_reg[6][6]_i_2/CO[3]
                         net (fo=1, routed)           0.689    12.128    genblk1[6].Q_z_reg[6][6]_i_2_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.107    12.235 r  genblk1[6].Q_z[6][6]_i_1/O
                         net (fo=1, routed)           0.000    12.235    genblk1[6].Q_z[6][6]_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  genblk1[6].Q_z_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.232    13.885    clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  genblk1[6].Q_z_reg[6][6]/C
                         clock pessimism              0.324    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.069    14.242    genblk1[6].Q_z_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 genblk1[1].Q_q_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 4.648ns (63.945%)  route 2.621ns (36.055%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 13.881 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.381     4.346    clk_IBUF_BUFG
    SLICE_X40Y66         FDCE                                         r  genblk1[1].Q_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.348     4.694 r  genblk1[1].Q_q_reg[1][12]/Q
                         net (fo=3, routed)           0.802     5.496    genblk1[1].Q_q_reg[1]__0[12]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.367     8.863 r  data_o2/P[0]
                         net (fo=2, routed)           0.968     9.831    data_o2_n_105
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.105     9.936 r  data_o[0]_i_37/O
                         net (fo=1, routed)           0.000     9.936    data_o[0]_i_37_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.359 r  data_o_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.359    data_o_reg[0]_i_21_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.459 r  data_o_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.459    data_o_reg[0]_i_12_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.559 r  data_o_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.559    data_o_reg[0]_i_3_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.659 f  data_o_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.851    11.509    data_o1
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.614 r  data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.614    data_o[0]_i_1_n_0
    SLICE_X39Y68         FDCE                                         r  data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.228    13.881    clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  data_o_reg[0]/C
                         clock pessimism              0.408    14.289    
                         clock uncertainty           -0.035    14.253    
    SLICE_X39Y68         FDCE (Setup_fdce_C_D)        0.030    14.283    data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 genblk1[8].Q_z_reg[8][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].Q_z_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 4.697ns (65.257%)  route 2.501ns (34.743%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 13.942 - 10.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.497     4.462    clk_IBUF_BUFG
    SLICE_X93Y65         FDCE                                         r  genblk1[8].Q_z_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.348     4.810 r  genblk1[8].Q_z_reg[8][9]/Q
                         net (fo=3, routed)           0.606     5.416    genblk1[8].Q_z_reg[8]__0[9]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.367     8.783 r  p_0_out__7/P[2]
                         net (fo=2, routed)           0.816     9.599    p_0_out__7_n_103
    SLICE_X93Y61         LUT4 (Prop_lut4_I0_O)        0.105     9.704 r  genblk1[7].Q_z[7][7]_i_36/O
                         net (fo=1, routed)           0.000     9.704    genblk1[7].Q_z[7][7]_i_36_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.161 r  genblk1[7].Q_z_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.161    genblk1[7].Q_z_reg[7][7]_i_21_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.259 r  genblk1[7].Q_z_reg[7][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.259    genblk1[7].Q_z_reg[7][7]_i_12_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.357 r  genblk1[7].Q_z_reg[7][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.357    genblk1[7].Q_z_reg[7][7]_i_3_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.455 f  genblk1[7].Q_z_reg[7][7]_i_2/CO[3]
                         net (fo=1, routed)           1.078    11.533    genblk1[7].Q_z_reg[7][7]_i_2_n_0
    SLICE_X81Y63         LUT2 (Prop_lut2_I0_O)        0.126    11.659 r  genblk1[7].Q_z[7][7]_i_1/O
                         net (fo=1, routed)           0.000    11.659    genblk1[7].Q_z[7][7]_i_1_n_0
    SLICE_X81Y63         FDCE                                         r  genblk1[7].Q_z_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.289    13.942    clk_IBUF_BUFG
    SLICE_X81Y63         FDCE                                         r  genblk1[7].Q_z_reg[7][7]/C
                         clock pessimism              0.408    14.350    
                         clock uncertainty           -0.035    14.314    
    SLICE_X81Y63         FDCE (Setup_fdce_C_D)        0.069    14.383    genblk1[7].Q_z_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 genblk1[9].valid_flag_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[8].Q_z_reg[8][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 4.622ns (64.385%)  route 2.557ns (35.615%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.499     4.464    clk_IBUF_BUFG
    SLICE_X94Y64         FDCE                                         r  genblk1[9].valid_flag_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDCE (Prop_fdce_C_Q)         0.433     4.897 r  genblk1[9].valid_flag_reg[9]/Q
                         net (fo=43, routed)          0.779     5.676    genblk1[9].valid_flag_reg[9]__1
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.230     8.906 r  p_0_out__6/P[2]
                         net (fo=2, routed)           0.947     9.853    p_0_out__6_n_103
    SLICE_X94Y64         LUT4 (Prop_lut4_I0_O)        0.105     9.958 r  genblk1[8].Q_z[8][8]_i_36/O
                         net (fo=1, routed)           0.000     9.958    genblk1[8].Q_z[8][8]_i_36_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.402 r  genblk1[8].Q_z_reg[8][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.402    genblk1[8].Q_z_reg[8][8]_i_21_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.502 r  genblk1[8].Q_z_reg[8][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.502    genblk1[8].Q_z_reg[8][8]_i_12_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.602 r  genblk1[8].Q_z_reg[8][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.602    genblk1[8].Q_z_reg[8][8]_i_3_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.702 f  genblk1[8].Q_z_reg[8][8]_i_2/CO[3]
                         net (fo=1, routed)           0.830    11.532    genblk1[8].Q_z_reg[8][8]_i_2_n_0
    SLICE_X93Y65         LUT2 (Prop_lut2_I0_O)        0.110    11.642 r  genblk1[8].Q_z[8][8]_i_1/O
                         net (fo=1, routed)           0.000    11.642    genblk1[8].Q_z[8][8]_i_1_n_0
    SLICE_X93Y65         FDCE                                         r  genblk1[8].Q_z_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.339    13.992    clk_IBUF_BUFG
    SLICE_X93Y65         FDCE                                         r  genblk1[8].Q_z_reg[8][8]/C
                         clock pessimism              0.408    14.400    
                         clock uncertainty           -0.035    14.364    
    SLICE_X93Y65         FDCE (Setup_fdce_C_D)        0.069    14.433    genblk1[8].Q_z_reg[8][8]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 genblk1[11].valid_flag_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].Q_z_reg[10][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 4.596ns (64.534%)  route 2.526ns (35.466%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.503     4.468    clk_IBUF_BUFG
    SLICE_X94Y60         FDCE                                         r  genblk1[11].valid_flag_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDCE (Prop_fdce_C_Q)         0.433     4.901 r  genblk1[11].valid_flag_reg[11]/Q
                         net (fo=41, routed)          0.721     5.621    genblk1[11].valid_flag_reg[11]__1
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.230     8.851 r  p_0_out__4/P[0]
                         net (fo=2, routed)           0.968     9.819    p_0_out__4_n_105
    SLICE_X94Y60         LUT4 (Prop_lut4_I0_O)        0.105     9.924 r  genblk1[10].Q_z[10][10]_i_37/O
                         net (fo=1, routed)           0.000     9.924    genblk1[10].Q_z[10][10]_i_37_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.347 r  genblk1[10].Q_z_reg[10][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.347    genblk1[10].Q_z_reg[10][10]_i_21_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.447 r  genblk1[10].Q_z_reg[10][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.447    genblk1[10].Q_z_reg[10][10]_i_12_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.547 r  genblk1[10].Q_z_reg[10][10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.547    genblk1[10].Q_z_reg[10][10]_i_3_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.647 f  genblk1[10].Q_z_reg[10][10]_i_2/CO[3]
                         net (fo=1, routed)           0.837    11.484    genblk1[10].Q_z_reg[10][10]_i_2_n_0
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.105    11.589 r  genblk1[10].Q_z[10][10]_i_1/O
                         net (fo=1, routed)           0.000    11.589    genblk1[10].Q_z[10][10]_i_1_n_0
    SLICE_X95Y67         FDCE                                         r  genblk1[10].Q_z_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.339    13.992    clk_IBUF_BUFG
    SLICE_X95Y67         FDCE                                         r  genblk1[10].Q_z_reg[10][10]/C
                         clock pessimism              0.444    14.436    
                         clock uncertainty           -0.035    14.400    
    SLICE_X95Y67         FDCE (Setup_fdce_C_D)        0.030    14.430    genblk1[10].Q_z_reg[10][10]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 genblk1[13].Q_z_reg[13][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].Q_z_reg[12][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 4.593ns (64.403%)  route 2.539ns (35.597%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.504     4.469    clk_IBUF_BUFG
    SLICE_X100Y58        FDCE                                         r  genblk1[13].Q_z_reg[13][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y58        FDCE (Prop_fdce_C_Q)         0.398     4.867 r  genblk1[13].Q_z_reg[13][15]/Q
                         net (fo=3, routed)           0.753     5.619    genblk1[13].Q_z_reg[13]__0[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      3.359     8.978 r  p_0_out__2/P[6]
                         net (fo=2, routed)           1.060    10.039    p_0_out__2_n_99
    SLICE_X95Y55         LUT4 (Prop_lut4_I0_O)        0.105    10.144 r  genblk1[12].Q_z[12][12]_i_34/O
                         net (fo=1, routed)           0.000    10.144    genblk1[12].Q_z[12][12]_i_34_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.476 r  genblk1[12].Q_z_reg[12][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.476    genblk1[12].Q_z_reg[12][12]_i_21_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.574 r  genblk1[12].Q_z_reg[12][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.574    genblk1[12].Q_z_reg[12][12]_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.672 r  genblk1[12].Q_z_reg[12][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.672    genblk1[12].Q_z_reg[12][12]_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.770 f  genblk1[12].Q_z_reg[12][12]_i_2/CO[3]
                         net (fo=1, routed)           0.725    11.495    genblk1[12].Q_z_reg[12][12]_i_2_n_0
    SLICE_X96Y58         LUT2 (Prop_lut2_I0_O)        0.105    11.600 r  genblk1[12].Q_z[12][12]_i_1/O
                         net (fo=1, routed)           0.000    11.600    genblk1[12].Q_z[12][12]_i_1_n_0
    SLICE_X96Y58         FDCE                                         r  genblk1[12].Q_z_reg[12][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.345    13.998    clk_IBUF_BUFG
    SLICE_X96Y58         FDCE                                         r  genblk1[12].Q_z_reg[12][12]/C
                         clock pessimism              0.408    14.406    
                         clock uncertainty           -0.035    14.370    
    SLICE_X96Y58         FDCE (Setup_fdce_C_D)        0.074    14.444    genblk1[12].Q_z_reg[12][12]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 genblk1[5].Q_z_reg[5][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].Q_z_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 4.601ns (64.016%)  route 2.586ns (35.984%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 13.886 - 10.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.387     4.352    clk_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  genblk1[5].Q_z_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.398     4.750 r  genblk1[5].Q_z_reg[5][6]/Q
                         net (fo=3, routed)           0.622     5.372    genblk1[5].Q_z_reg[5]__0[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.357     8.729 r  p_0_out__10/P[6]
                         net (fo=2, routed)           1.076     9.804    p_0_out__10_n_99
    SLICE_X36Y57         LUT4 (Prop_lut4_I0_O)        0.105     9.909 r  genblk1[4].Q_z[4][4]_i_34/O
                         net (fo=1, routed)           0.000     9.909    genblk1[4].Q_z[4][4]_i_34_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.223 r  genblk1[4].Q_z_reg[4][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.223    genblk1[4].Q_z_reg[4][4]_i_21_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.323 r  genblk1[4].Q_z_reg[4][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.323    genblk1[4].Q_z_reg[4][4]_i_12_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.423 r  genblk1[4].Q_z_reg[4][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.423    genblk1[4].Q_z_reg[4][4]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.523 f  genblk1[4].Q_z_reg[4][4]_i_2/CO[3]
                         net (fo=1, routed)           0.889    11.412    genblk1[4].Q_z_reg[4][4]_i_2_n_0
    SLICE_X36Y62         LUT2 (Prop_lut2_I0_O)        0.127    11.539 r  genblk1[4].Q_z[4][4]_i_1/O
                         net (fo=1, routed)           0.000    11.539    genblk1[4].Q_z[4][4]_i_1_n_0
    SLICE_X36Y62         FDCE                                         r  genblk1[4].Q_z_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.233    13.886    clk_IBUF_BUFG
    SLICE_X36Y62         FDCE                                         r  genblk1[4].Q_z_reg[4][4]/C
                         clock pessimism              0.439    14.325    
                         clock uncertainty           -0.035    14.289    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)        0.106    14.395    genblk1[4].Q_z_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 genblk1[6].Q_z_reg[6][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].Q_z_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 4.662ns (65.514%)  route 2.454ns (34.486%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 13.886 - 10.000 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.386     4.351    clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  genblk1[6].Q_z_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.348     4.699 r  genblk1[6].Q_z_reg[6][6]/Q
                         net (fo=3, routed)           0.768     5.467    genblk1[6].Q_z_reg[6]__0[6]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.367     8.834 r  p_0_out__9/P[0]
                         net (fo=2, routed)           0.949     9.783    p_0_out__9_n_105
    SLICE_X37Y57         LUT4 (Prop_lut4_I0_O)        0.105     9.888 r  genblk1[5].Q_z[5][5]_i_37/O
                         net (fo=1, routed)           0.000     9.888    genblk1[5].Q_z[5][5]_i_37_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.328 r  genblk1[5].Q_z_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.328    genblk1[5].Q_z_reg[5][5]_i_21_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.426 r  genblk1[5].Q_z_reg[5][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.426    genblk1[5].Q_z_reg[5][5]_i_12_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.524 r  genblk1[5].Q_z_reg[5][5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.524    genblk1[5].Q_z_reg[5][5]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.622 f  genblk1[5].Q_z_reg[5][5]_i_2/CO[3]
                         net (fo=1, routed)           0.737    11.359    genblk1[5].Q_z_reg[5][5]_i_2_n_0
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.108    11.467 r  genblk1[5].Q_z[5][5]_i_1/O
                         net (fo=1, routed)           0.000    11.467    genblk1[5].Q_z[5][5]_i_1_n_0
    SLICE_X36Y61         FDCE                                         r  genblk1[5].Q_z_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.233    13.886    clk_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  genblk1[5].Q_z_reg[5][5]/C
                         clock pessimism              0.408    14.294    
                         clock uncertainty           -0.035    14.258    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.106    14.364    genblk1[5].Q_z_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 genblk1[15].valid_flag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].Q_z_reg[14][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 4.542ns (64.299%)  route 2.522ns (35.701%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.503     4.468    clk_IBUF_BUFG
    SLICE_X101Y60        FDCE                                         r  genblk1[15].valid_flag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.379     4.847 r  genblk1[15].valid_flag_reg[15]/Q
                         net (fo=37, routed)          0.767     5.613    genblk1[15].valid_flag_reg[15]__1
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.230     8.843 r  p_0_out__0/P[0]
                         net (fo=2, routed)           0.945     9.788    p_0_out__0_n_105
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.105     9.893 r  genblk1[14].Q_z[14][14]_i_37/O
                         net (fo=1, routed)           0.000     9.893    genblk1[14].Q_z[14][14]_i_37_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.316 r  genblk1[14].Q_z_reg[14][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.316    genblk1[14].Q_z_reg[14][14]_i_21_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  genblk1[14].Q_z_reg[14][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.416    genblk1[14].Q_z_reg[14][14]_i_12_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  genblk1[14].Q_z_reg[14][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.516    genblk1[14].Q_z_reg[14][14]_i_3_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 f  genblk1[14].Q_z_reg[14][14]_i_2/CO[3]
                         net (fo=1, routed)           0.810    11.426    genblk1[14].Q_z_reg[14][14]_i_2_n_0
    SLICE_X101Y61        LUT2 (Prop_lut2_I0_O)        0.105    11.531 r  genblk1[14].Q_z[14][14]_i_1/O
                         net (fo=1, routed)           0.000    11.531    genblk1[14].Q_z[14][14]_i_1_n_0
    SLICE_X101Y61        FDCE                                         r  genblk1[14].Q_z_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.345    13.998    clk_IBUF_BUFG
    SLICE_X101Y61        FDCE                                         r  genblk1[14].Q_z_reg[14][14]/C
                         clock pessimism              0.442    14.440    
                         clock uncertainty           -0.035    14.404    
    SLICE_X101Y61        FDCE (Setup_fdce_C_D)        0.033    14.437    genblk1[14].Q_z_reg[14][14]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 genblk1[10].valid_flag_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].Q_z_reg[9][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 4.609ns (65.778%)  route 2.398ns (34.222%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.499     4.464    clk_IBUF_BUFG
    SLICE_X94Y64         FDCE                                         r  genblk1[10].valid_flag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDCE (Prop_fdce_C_Q)         0.433     4.897 r  genblk1[10].valid_flag_reg[10]/Q
                         net (fo=42, routed)          0.630     5.527    genblk1[10].valid_flag_reg[10]__1
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.230     8.757 r  p_0_out__5/P[0]
                         net (fo=2, routed)           1.060     9.817    p_0_out__5_n_105
    SLICE_X95Y63         LUT4 (Prop_lut4_I0_O)        0.105     9.922 r  genblk1[9].Q_z[9][9]_i_37/O
                         net (fo=1, routed)           0.000     9.922    genblk1[9].Q_z[9][9]_i_37_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.362 r  genblk1[9].Q_z_reg[9][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.362    genblk1[9].Q_z_reg[9][9]_i_21_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.460 r  genblk1[9].Q_z_reg[9][9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.460    genblk1[9].Q_z_reg[9][9]_i_12_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.558 r  genblk1[9].Q_z_reg[9][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.558    genblk1[9].Q_z_reg[9][9]_i_3_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.656 f  genblk1[9].Q_z_reg[9][9]_i_2/CO[3]
                         net (fo=1, routed)           0.708    11.363    genblk1[9].Q_z_reg[9][9]_i_2_n_0
    SLICE_X93Y66         LUT2 (Prop_lut2_I0_O)        0.107    11.470 r  genblk1[9].Q_z[9][9]_i_1/O
                         net (fo=1, routed)           0.000    11.470    genblk1[9].Q_z[9][9]_i_1_n_0
    SLICE_X93Y66         FDCE                                         r  genblk1[9].Q_z_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.339    13.992    clk_IBUF_BUFG
    SLICE_X93Y66         FDCE                                         r  genblk1[9].Q_z_reg[9][9]/C
                         clock pessimism              0.408    14.400    
                         clock uncertainty           -0.035    14.364    
    SLICE_X93Y66         FDCE (Setup_fdce_C_D)        0.069    14.433    genblk1[9].Q_z_reg[9][9]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  2.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 genblk1[5].D_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].D_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.827%)  route 0.098ns (34.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.555     1.557    clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  genblk1[5].D_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  genblk1[5].D_reg[5][3]/Q
                         net (fo=3, routed)           0.098     1.796    genblk1[5].D_reg[5]__0[3]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.048     1.844 r  genblk1[4].D[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    genblk1[4].D[4][3]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  genblk1[4].D_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.823     2.075    clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  genblk1[4].D_reg[4][3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.131     1.701    genblk1[4].D_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 genblk1[12].D_reg[12][16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[11].D_reg[11][16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.827%)  route 0.098ns (34.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X95Y59         FDCE                                         r  genblk1[12].D_reg[12][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[12].D_reg[12][16]/Q
                         net (fo=3, routed)           0.098     1.847    genblk1[12].D_reg[12]__0[16]
    SLICE_X94Y59         LUT2 (Prop_lut2_I1_O)        0.048     1.895 r  genblk1[11].D[11][16]_i_1/O
                         net (fo=1, routed)           0.000     1.895    genblk1[11].D[11][16]_i_1_n_0
    SLICE_X94Y59         FDCE                                         r  genblk1[11].D_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.876     2.128    clk_IBUF_BUFG
    SLICE_X94Y59         FDCE                                         r  genblk1[11].D_reg[11][16]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X94Y59         FDCE (Hold_fdce_C_D)         0.131     1.752    genblk1[11].D_reg[11][16]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1[4].D_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].D_reg[3][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.942%)  route 0.102ns (35.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.553     1.555    clk_IBUF_BUFG
    SLICE_X39Y62         FDCE                                         r  genblk1[4].D_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  genblk1[4].D_reg[4][12]/Q
                         net (fo=3, routed)           0.102     1.798    genblk1[4].D_reg[4]__0[12]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.048     1.846 r  genblk1[3].D[3][12]_i_1/O
                         net (fo=1, routed)           0.000     1.846    genblk1[3].D[3][12]_i_1_n_0
    SLICE_X38Y62         FDCE                                         r  genblk1[3].D_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.820     2.072    clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  genblk1[3].D_reg[3][12]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.131     1.699    genblk1[3].D_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 genblk1[15].valid_flag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].D_reg[14][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.153%)  route 0.120ns (38.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X101Y60        FDCE                                         r  genblk1[15].valid_flag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[15].valid_flag_reg[15]/Q
                         net (fo=37, routed)          0.120     1.869    genblk1[15].valid_flag_reg[15]__1
    SLICE_X100Y60        LUT2 (Prop_lut2_I0_O)        0.048     1.917 r  genblk1[14].D[14][17]_i_1/O
                         net (fo=1, routed)           0.000     1.917    genblk1[14].D[14][17]_i_1_n_0
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.876     2.128    clk_IBUF_BUFG
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][17]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X100Y60        FDCE (Hold_fdce_C_D)         0.131     1.752    genblk1[14].D_reg[14][17]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 genblk1[15].valid_flag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].D_reg[14][27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.372%)  route 0.124ns (39.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X101Y60        FDCE                                         r  genblk1[15].valid_flag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[15].valid_flag_reg[15]/Q
                         net (fo=37, routed)          0.124     1.873    genblk1[15].valid_flag_reg[15]__1
    SLICE_X100Y60        LUT2 (Prop_lut2_I0_O)        0.048     1.921 r  genblk1[14].D[14][27]_i_1/O
                         net (fo=1, routed)           0.000     1.921    genblk1[14].D[14][27]_i_1_n_0
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.876     2.128    clk_IBUF_BUFG
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][27]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X100Y60        FDCE (Hold_fdce_C_D)         0.131     1.752    genblk1[14].D_reg[14][27]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 genblk1[15].valid_flag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].D_reg[14][16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.772%)  route 0.120ns (39.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X101Y60        FDCE                                         r  genblk1[15].valid_flag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[15].valid_flag_reg[15]/Q
                         net (fo=37, routed)          0.120     1.869    genblk1[15].valid_flag_reg[15]__1
    SLICE_X100Y60        LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  genblk1[14].D[14][16]_i_1/O
                         net (fo=1, routed)           0.000     1.914    genblk1[14].D[14][16]_i_1_n_0
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.876     2.128    clk_IBUF_BUFG
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][16]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X100Y60        FDCE (Hold_fdce_C_D)         0.120     1.741    genblk1[14].D_reg[14][16]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 genblk1[15].valid_flag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].D_reg[14][26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.988%)  route 0.124ns (40.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X101Y60        FDCE                                         r  genblk1[15].valid_flag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[15].valid_flag_reg[15]/Q
                         net (fo=37, routed)          0.124     1.873    genblk1[15].valid_flag_reg[15]__1
    SLICE_X100Y60        LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  genblk1[14].D[14][26]_i_1/O
                         net (fo=1, routed)           0.000     1.918    genblk1[14].D[14][26]_i_1_n_0
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.876     2.128    clk_IBUF_BUFG
    SLICE_X100Y60        FDCE                                         r  genblk1[14].D_reg[14][26]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X100Y60        FDCE (Hold_fdce_C_D)         0.121     1.742    genblk1[14].D_reg[14][26]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 genblk1[10].D_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].D_reg[9][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.213ns (69.601%)  route 0.093ns (30.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.603     1.605    clk_IBUF_BUFG
    SLICE_X96Y64         FDCE                                         r  genblk1[10].D_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDCE (Prop_fdce_C_Q)         0.164     1.769 r  genblk1[10].D_reg[10][8]/Q
                         net (fo=3, routed)           0.093     1.862    genblk1[10].D_reg[10]__0[8]
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.049     1.911 r  genblk1[9].D[9][8]_i_1/O
                         net (fo=1, routed)           0.000     1.911    genblk1[9].D[9][8]_i_1_n_0
    SLICE_X97Y64         FDCE                                         r  genblk1[9].D_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.872     2.124    clk_IBUF_BUFG
    SLICE_X97Y64         FDCE                                         r  genblk1[9].D_reg[9][8]/C
                         clock pessimism             -0.506     1.618    
    SLICE_X97Y64         FDCE (Hold_fdce_C_D)         0.107     1.725    genblk1[9].D_reg[9][8]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 genblk1[10].D_reg[10][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].D_reg[9][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.374%)  route 0.094ns (30.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.603     1.605    clk_IBUF_BUFG
    SLICE_X96Y64         FDCE                                         r  genblk1[10].D_reg[10][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDCE (Prop_fdce_C_Q)         0.164     1.769 r  genblk1[10].D_reg[10][12]/Q
                         net (fo=3, routed)           0.094     1.863    genblk1[10].D_reg[10]__0[12]
    SLICE_X97Y64         LUT2 (Prop_lut2_I1_O)        0.049     1.912 r  genblk1[9].D[9][12]_i_1/O
                         net (fo=1, routed)           0.000     1.912    genblk1[9].D[9][12]_i_1_n_0
    SLICE_X97Y64         FDCE                                         r  genblk1[9].D_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.872     2.124    clk_IBUF_BUFG
    SLICE_X97Y64         FDCE                                         r  genblk1[9].D_reg[9][12]/C
                         clock pessimism             -0.506     1.618    
    SLICE_X97Y64         FDCE (Hold_fdce_C_D)         0.107     1.725    genblk1[9].D_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 genblk1[5].D_reg[5][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].D_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.285%)  route 0.166ns (46.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.555     1.557    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  genblk1[5].D_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  genblk1[5].D_reg[5][7]/Q
                         net (fo=3, routed)           0.166     1.864    genblk1[5].D_reg[5]__0[7]
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.048     1.912 r  genblk1[4].D[4][7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    genblk1[4].D[4][7]_i_1_n_0
    SLICE_X38Y59         FDCE                                         r  genblk1[4].D_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.823     2.075    clk_IBUF_BUFG
    SLICE_X38Y59         FDCE                                         r  genblk1[4].D_reg[4][7]/C
                         clock pessimism             -0.484     1.591    
    SLICE_X38Y59         FDCE (Hold_fdce_C_D)         0.131     1.722    genblk1[4].D_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    data_o_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65    data_o_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65    data_o_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y67    data_o_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y67    data_o_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y68    data_o_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    data_o_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    data_o_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    data_o_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X104Y60   valid_flag_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X105Y61   D_reg[16][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X105Y61   D_reg[16][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y56    genblk1[12].D_reg[12][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X97Y56    genblk1[12].D_reg[12][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y67    genblk1[10].Q_z_reg[10][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X94Y59    genblk1[11].D_reg[11][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X94Y59    genblk1[11].D_reg[11][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X94Y59    genblk1[11].D_reg[11][16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X94Y59    genblk1[11].D_reg[11][17]/C



