/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./globalDigitalTMR/gateClockCellTMR.v                                                  *
 *                                                                                                  *
 * user    : dtgong                                                                                 *
 * host    : sphy7asic01.smu.edu                                                                    *
 * date    : 03/04/2022 15:30:06                                                                    *
 *                                                                                                  *
 * workdir : /users/dtgong/workarea/tsmc65/ETLROC/digital/ETROC2Readout/gitlab/etroc2readout        *
 * cmd     : ../../tmrg/tmrg/bin/tmrg -c tmrgGlobal.cnf                                             *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: gateClockCell.v                                                                        *
 *           File is NOT under version control!                                                     *
 *           Modification time : 2022-03-15 14:02:02.042898                                         *
 *           File Size         : 927                                                                *
 *           MD5 hash          : 2a59cddf2a7fd685d5836f55cd8bc009                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`timescale  1ns / 100ps
module gateClockCell(
     input  clk,
     input  gate,
     input  enableGate,
     output  gatedClk
);
`ifdef  SYNTHESIS

CKLNQD1 CG_wrapper_inst (
          .Q(gatedClk),
          .CP(clk),
          .E(gate),
          .TE(~enableGate)
          );
`else 
reg  gateReg;

always @( * )
     begin
          if (!clk)
               begin
                    gateReg =  gate|!enableGate;
               end
     end
assign gatedClk =  gateReg&clk;
`endif 
endmodule

