<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8"/>
  <meta name="viewport" content="width=device-width,initial-scale=1"/>
  <title>Samsung Semiconductor Internship · Garvit Vyas</title>
  <link rel="stylesheet" href="assets/css/main.css"/>
</head>

<body class="is-preload">
<div id="wrapper">

  <header id="navbar">
    <nav class="container">
      <a href="https://garvitvy18.github.io/garvit-vyas-portfolio/#experience">← Back</a>
    </nav>
  </header>

  <section class="inner">
    <h1>Analog Design Intern — Samsung Semiconductor</h1>
    <p><em>Jun 2022 – Jul 2022 · Bangalore, India</em></p>

    <ul>
      <li>Characterised a 1.2 V CMOS op-amp in 28 nm FDSOI; ran <strong>200 + corner simulations</strong> in Cadence Spectre.</li>
      <li>Optimised transistor W/L sweep via Python — THD &lt; 2 %, GBW ↑ 18 %.</li>
      <li>Automated Monte-Carlo & Bode plot extraction, cutting report prep time 70 %.</li>
      <li>Taped-out a test-chip cell later adopted into the analog IP library.</li>
    </ul>
  </section>

</div>
<script src="assets/js/main.js"></script>
</body>
</html>
