{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@285:295@HdlIdDef", "  assign up_irq_event_cnt_bus = 'h0;\n  assign up_link_enable_cnt_s = 'h0;\nend\nendgenerate\n\nwire [20:0] clk_mon_count;\nwire [20:0] device_clk_mon_count;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Standard registers */\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@286:296", "  assign up_link_enable_cnt_s = 'h0;\nend\nendgenerate\n\nwire [20:0] clk_mon_count;\nwire [20:0] device_clk_mon_count;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Standard registers */\n  12'h000: up_rdata = PCORE_VERSION;\n"]], "Diff Content": {"Delete": [[290, "wire [20:0] clk_mon_count;\n"]], "Add": []}}