<profile>

<section name = "Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'" level="0">
<item name = "Date">Wed Aug 10 16:30:32 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.890 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2314, 2314, 11.570 us, 11.570 us, 2314, 2314, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2308, 2308, 6, 1, 1, 2304, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 67, 2, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 191, -</column>
<column name="Register">0, -, 333, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mul_5s_16s_21_2_1_U258">myproject_axi_mul_5s_16s_21_2_1, 0, 1, 67, 2, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_axi_mul_mul_6s_16s_21_3_1_U259">myproject_axi_mul_mul_6s_16s_21_3_1, i0 * i1</column>
<column name="myproject_axi_mul_mul_6s_16s_21_3_1_U260">myproject_axi_mul_mul_6s_16s_21_3_1, i0 * i1</column>
<column name="myproject_axi_mul_mul_6s_16s_21_3_1_U261">myproject_axi_mul_mul_6s_16s_21_3_1, i0 * i1</column>
<column name="myproject_axi_mul_mul_6s_16s_21_3_1_U262">myproject_axi_mul_mul_6s_16s_21_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w17_V_U">dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V, 8, 0, 0, 0, 2304, 29, 1, 66816</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln703_1_fu_306_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln703_2_fu_321_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln703_3_fu_336_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln703_4_fu_277_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln703_fu_291_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_in_fu_188_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln442_fu_182_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_V_16_phi_fu_111_p4">9, 2, 16, 32</column>
<column name="data_V_V_blk_n">9, 2, 1, 2</column>
<column name="i_in_0_reg_171">9, 2, 12, 24</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_V_din">33, 6, 16, 96</column>
<column name="tmp_V_13_reg_145">9, 2, 16, 32</column>
<column name="tmp_V_14_reg_132">9, 2, 16, 32</column>
<column name="tmp_V_15_reg_119">9, 2, 16, 32</column>
<column name="tmp_V_16_reg_106">9, 2, 16, 32</column>
<column name="tmp_V_reg_158">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_4_reg_469">16, 0, 16, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="i_in_0_reg_171">12, 0, 12, 0</column>
<column name="icmp_ln442_reg_366">1, 0, 1, 0</column>
<column name="mul_ln1118_1_reg_454">21, 0, 21, 0</column>
<column name="mul_ln1118_2_reg_459">21, 0, 21, 0</column>
<column name="mul_ln1118_3_reg_464">21, 0, 21, 0</column>
<column name="mul_ln1118_reg_449">21, 0, 21, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_405">5, 0, 5, 0</column>
<column name="tmp_5_reg_390">6, 0, 6, 0</column>
<column name="tmp_6_reg_395">6, 0, 6, 0</column>
<column name="tmp_7_reg_400">6, 0, 6, 0</column>
<column name="tmp_V_13_reg_145">16, 0, 16, 0</column>
<column name="tmp_V_14_reg_132">16, 0, 16, 0</column>
<column name="tmp_V_15_reg_119">16, 0, 16, 0</column>
<column name="tmp_V_16_reg_106">16, 0, 16, 0</column>
<column name="tmp_V_17_reg_380">16, 0, 16, 0</column>
<column name="tmp_V_reg_158">16, 0, 16, 0</column>
<column name="trunc_ln450_reg_385">6, 0, 6, 0</column>
<column name="trunc_ln708_4_reg_444">16, 0, 16, 0</column>
<column name="icmp_ln442_reg_366">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense_ss&lt;ap_fixed,ap_fixed&lt;16,4,5,3,0&gt;,config17&gt;, return value</column>
<column name="data_V_V_dout">in, 16, ap_fifo, data_V_V, pointer</column>
<column name="data_V_V_empty_n">in, 1, ap_fifo, data_V_V, pointer</column>
<column name="data_V_V_read">out, 1, ap_fifo, data_V_V, pointer</column>
<column name="res_V_V_din">out, 16, ap_fifo, res_V_V, pointer</column>
<column name="res_V_V_full_n">in, 1, ap_fifo, res_V_V, pointer</column>
<column name="res_V_V_write">out, 1, ap_fifo, res_V_V, pointer</column>
</table>
</item>
</section>
</profile>
