# compile vhdl design source files
vhdl xil_defaultlib  "MonPro_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../MonPro.srcs/sim_1/new/MonPro_tb.vhd"

# Do not sort compile order
nosort
