#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 25 23:08:19 2023
# Process ID: 25148
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8604 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:09:45 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:11:29 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:13:31 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:15:20 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:16:10 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:20:29 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:22:09 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is already up-to-date
[Thu May 25 23:28:34 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/.Xil/Vivado-12416-LAPTOP-6KGVJPCT/dcp5/cpuclk.edf:264]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top_board.xdc]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top_board.xdc]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.430 ; gain = 559.176
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top_early.xdc]
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top.xdc]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/dcp26/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1752.883 ; gain = 5.387
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1752.883 ; gain = 5.387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1891.098 ; gain = 1030.664
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top
WARNING: [Synth 8-2611] redeclaration of ansi port ledout is not allowed [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port ioread_data is not allowed [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'programrom' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/programrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (2#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/programrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (3#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'read_data1' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:76]
WARNING: [Synth 8-689] width (14) of port connection 'uart_addr' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'uart_data' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-638] synthesizing module 'control32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-256] done synthesizing module 'control32' (4#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-638] synthesizing module 'decode32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode32' (5#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (6#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-638] synthesizing module 'executs32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-226] default block is never used [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:60]
INFO: [Synth 8-256] done synthesizing module 'executs32' (7#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-638] synthesizing module 'leds' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:3]
INFO: [Synth 8-256] done synthesizing module 'leds' (8#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:3]
INFO: [Synth 8-638] synthesizing module 'switches' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:4]
INFO: [Synth 8-256] done synthesizing module 'switches' (9#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v:21]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (11#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v:21]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (12#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (13#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-6014] Unused sequential element rx_reg_reg was removed.  [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:219]
WARNING: [Synth 8-6014] Unused sequential element uart_write_en_reg_reg was removed.  [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:220]
WARNING: [Synth 8-3848] Net key_wdata in module/entity top does not have driver. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:60]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port uart_rst
WARNING: [Synth 8-3331] design dmemory32 has unconnected port uart_done
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[31]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[30]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[29]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[28]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[27]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[26]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[25]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[24]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[23]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[22]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[21]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[20]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[19]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design executs32 has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design executs32 has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design IFetch has unconnected port uart_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.156 ; gain = 14.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[18] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[17] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[16] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[15] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[14] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[13] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[12] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[11] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[10] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[9] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[8] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[7] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[6] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[5] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[4] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[3] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[2] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[1] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[0] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.156 ; gain = 14.379
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'clock1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.dcp' for cell 'Ifetch/instruction_memory'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmemory/data_memory'
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y18' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'P20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y19' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'K14' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'M20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'N20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'N19' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: 'M15' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'F21' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'G22' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'G21' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y9' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: 'W9' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y7' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB7' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:54]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:55]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2179.742 ; gain = 170.965
42 Infos, 121 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2179.742 ; gain = 170.965
set_property package_pin "" [get_ports [list  {switch[0]}]]
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc
add_files -fileset constrs_1 -norecurse E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y18' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'P20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y19' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'K14' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'M20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'N20' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'N19' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: 'M15' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'F21' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'G22' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'G21' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y9' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: 'W9' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y7' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB7' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:54]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc:55]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property part xc7a100tfgg484-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'programrom' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'programrom' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'RAM' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'RAM' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cpuclk' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'cpuclk' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'uart_bmpg_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
close_design
WARNING: [Vivado 12-4144] IP run RAM_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run cpuclk_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run uart_bmpg_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci

WARNING: [IP_Flow 19-2162] IP 'programrom' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'programrom' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: top
WARNING: [Synth 8-2611] redeclaration of ansi port ledout is not allowed [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port ioread_data is not allowed [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'programrom' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/programrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (2#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/programrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (3#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'read_data1' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:76]
WARNING: [Synth 8-689] width (14) of port connection 'uart_addr' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'uart_data' does not match port width (1) of module 'IFetch' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-638] synthesizing module 'control32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-256] done synthesizing module 'control32' (4#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-638] synthesizing module 'decode32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode32' (5#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (6#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-638] synthesizing module 'executs32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-226] default block is never used [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:60]
INFO: [Synth 8-256] done synthesizing module 'executs32' (7#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-638] synthesizing module 'leds' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:3]
INFO: [Synth 8-256] done synthesizing module 'leds' (8#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v:3]
INFO: [Synth 8-638] synthesizing module 'switches' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:4]
INFO: [Synth 8-256] done synthesizing module 'switches' (9#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v:21]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (11#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v:21]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (12#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/.Xil/Vivado-25148-LAPTOP-6KGVJPCT/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (13#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-6014] Unused sequential element rx_reg_reg was removed.  [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:219]
WARNING: [Synth 8-6014] Unused sequential element uart_write_en_reg_reg was removed.  [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:220]
WARNING: [Synth 8-3848] Net key_wdata in module/entity top does not have driver. [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:60]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port uart_rst
WARNING: [Synth 8-3331] design dmemory32 has unconnected port uart_done
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[31]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[30]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[29]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[28]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[27]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[26]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[25]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[24]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[23]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[22]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[21]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[20]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[19]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design executs32 has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design executs32 has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design IFetch has unconnected port uart_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.492 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[18] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[17] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[16] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[15] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[14] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[13] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[12] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[11] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[10] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[9] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[8] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[7] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[6] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[5] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[4] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[3] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[2] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[1] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3295] tying undriven pin morio:io_rdata_board[0] to constant 0 [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'clock1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.dcp' for cell 'Ifetch/instruction_memory'
INFO: [Project 1-454] Reading design checkpoint 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmemory/data_memory'
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock1/inst'
Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
Finished Parsing XDC File [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
Finished Parsing XDC File [E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/constrs_1/new/cpu_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2534.762 ; gain = 170.270
43 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2534.762 ; gain = 170.270
reset_run RAM_synth_1
reset_run cpuclk_synth_1
reset_run uart_bmpg_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP programrom, cache-ID = 92af20cc0e2127b6; cache size = 4.049 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run RAM_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run cpuclk_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run uart_bmpg_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci

WARNING: [Project 1-576] IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci' in run RAM_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci' in run cpuclk_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' in run uart_bmpg_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Thu May 25 23:50:50 2023] Launched RAM_synth_1, cpuclk_synth_1, uart_bmpg_0_synth_1...
Run output will be captured here:
RAM_synth_1: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/RAM_synth_1/runme.log
cpuclk_synth_1: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/cpuclk_synth_1/runme.log
uart_bmpg_0_synth_1: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/uart_bmpg_0_synth_1/runme.log
[Thu May 25 23:50:51 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP programrom, cache-ID = 92af20cc0e2127b6; cache size = 4.049 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Thu May 25 23:57:40 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP programrom, cache-ID = 92af20cc0e2127b6; cache size = 4.049 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci

[Fri May 26 00:06:09 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
[Fri May 26 00:06:09 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 00:31:03 2023...
