Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  7 23:20:11 2024
| Host         : DennisesLegion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Postlab3_Top_control_sets_placed.rpt
| Design       : Postlab3_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             195 |           56 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|          Clock Signal          |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  an_reg[3]_i_2_n_0             |                                  | an_reg[3]_i_3_n_0                |                1 |              1 |         1.00 |
|  unlocked_led_reg_i_2_n_0      |                                  |                                  |                1 |              1 |         1.00 |
|  seg_reg[4]_i_2_n_0            |                                  | seg_reg[4]_i_3_n_0               |                1 |              1 |         1.00 |
|  clk3/subtaskA_done_flag2_out  |                                  |                                  |                1 |              1 |         1.00 |
|  seg_reg[2]_i_2_n_0            |                                  | seg_reg[2]_i_3_n_0               |                2 |              2 |         1.00 |
|  db1/dff1/led_output_btnL      |                                  |                                  |                1 |              2 |         2.00 |
|  db2/dff1/led_output_btnU      |                                  |                                  |                1 |              2 |         2.00 |
|  db3/dff1/led_output_btnR      |                                  |                                  |                1 |              2 |         2.00 |
|  db0/dff1/led_output_btnC      |                                  |                                  |                1 |              2 |         2.00 |
|  subtaskA_done_flag_BUFG       |                                  |                                  |                2 |              3 |         1.50 |
|  db1/clk0/clk_4hz_output_reg_0 |                                  |                                  |                1 |              3 |         3.00 |
|  db2/clk0/clk_4hz_output_reg_0 |                                  |                                  |                1 |              3 |         3.00 |
|  db3/clk0/clk_4hz_output_reg_0 |                                  |                                  |                1 |              3 |         3.00 |
|  db0/clk0/clk                  |                                  |                                  |                1 |              3 |         3.00 |
|  CLOCK_IBUF_BUFG               | clk2/clk_100hz_count[18]_i_1_n_0 |                                  |                2 |              4 |         2.00 |
|  CLOCK_IBUF_BUFG               | clk1/clk_10hz_count[22]_i_1_n_0  |                                  |                2 |              4 |         2.00 |
|  CLOCK_IBUF_BUFG               | clk0/clk_1hz_count[25]_i_1_n_0   |                                  |                2 |              4 |         2.00 |
|  CLOCK_IBUF_BUFG               | clk3/raised_reg_1                | clk3/SS[0]                       |                2 |              4 |         2.00 |
|  seg_reg[6]_i_2_n_0            |                                  | seg_reg[6]_i_3_n_0               |                2 |              5 |         2.50 |
|  CLOCK_IBUF_BUFG               |                                  |                                  |                9 |             13 |         1.44 |
|  CLOCK_IBUF_BUFG               |                                  | clk2/clk_100hz_count[18]_i_1_n_0 |                5 |             18 |         3.60 |
|  CLOCK_IBUF_BUFG               |                                  | clk1/clk_10hz_count[22]_i_1_n_0  |                6 |             22 |         3.67 |
|  CLOCK_IBUF_BUFG               |                                  | db1/clk0/clk_4hz_output          |                6 |             23 |         3.83 |
|  CLOCK_IBUF_BUFG               |                                  | db2/clk0/clk_4hz_output          |                6 |             23 |         3.83 |
|  CLOCK_IBUF_BUFG               |                                  | db3/clk0/clk_4hz_output          |                6 |             23 |         3.83 |
|  CLOCK_IBUF_BUFG               |                                  | db0/clk0/clk_4hz_output          |                6 |             23 |         3.83 |
|  CLOCK_IBUF_BUFG               |                                  | clk0/clk_1hz_count[25]_i_1_n_0   |                7 |             25 |         3.57 |
|  CLOCK_IBUF_BUFG               |                                  | clk3/clk_1hz_count[0]_i_1_n_0    |                8 |             29 |         3.62 |
|  CLOCK_IBUF_BUFG               | clk3/p_1_in                      | clk3/raised_reg_1                |                8 |             31 |         3.88 |
+--------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


