{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621892841261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621892841262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 03:17:21 2021 " "Processing started: Tue May 25 03:17:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621892841262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892841262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_project_pipeline -c processor_project_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_project_pipeline -c processor_project_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892841262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621892841460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621892841460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IM_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file IM_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM_pp " "Found entity 1: IM_pp" {  } { { "IM_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/IM_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AL.v 1 1 " "Found 1 design units, including 1 entities, in source file AL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AL " "Found entity 1: AL" {  } { { "AL.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/AL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE816.v 1 1 " "Found 1 design units, including 1 entities, in source file SE816.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE816 " "Found entity 1: SE816" {  } { { "SE816.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/SE816.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE516.v 1 1 " "Found 1 design units, including 1 entities, in source file SE516.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE516 " "Found entity 1: SE516" {  } { { "SE516.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/SE516.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod1.v 1 1 " "Found 1 design units, including 1 entities, in source file mod1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod1 " "Found entity 1: mod1" {  } { { "mod1.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/mod1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_pp " "Found entity 1: flag_pp" {  } { { "flag_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/flag_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pp " "Found entity 1: alu_pp" {  } { { "alu_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/alu_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_pp " "Found entity 1: adder_pp" {  } { { "adder_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/adder_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file pp_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pp_tb1 " "Found entity 1: pp_tb1" {  } { { "pp_tb1.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/pp_tb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file RF_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_pp " "Found entity 1: RF_pp" {  } { { "RF_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/RF_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod0.v 1 1 " "Found 1 design units, including 1 entities, in source file mod0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod0 " "Found entity 1: mod0" {  } { { "mod0.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/mod0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_pp " "Found entity 1: controller_pp" {  } { { "controller_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/controller_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file DM_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM_pp " "Found entity 1: DM_pp" {  } { { "DM_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/DM_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_project_pipeline.v(144) " "Verilog HDL warning at processor_project_pipeline.v(144): extended using \"x\" or \"z\"" {  } { { "processor_project_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1621892853521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_project_pipeline.v(159) " "Verilog HDL warning at processor_project_pipeline.v(159): extended using \"x\" or \"z\"" {  } { { "processor_project_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1621892853521 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor_project_pipeline.v(211) " "Verilog HDL information at processor_project_pipeline.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "processor_project_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621892853521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_project_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_project_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_project_pipeline " "Found entity 1: processor_project_pipeline" {  } { { "processor_project_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_pipeline_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file pp_pipeline_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pp_pipeline_tb1 " "Found entity 1: pp_pipeline_tb1" {  } { { "pp_pipeline_tb1.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/pp_pipeline_tb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_control_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_control_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_control_pp " "Found entity 1: hazard_control_pp" {  } { { "hazard_control_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/hazard_control_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621892853525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892853525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_project_pipeline " "Elaborating entity \"processor_project_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621892853598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE516 SE516:SE5 " "Elaborating entity \"SE516\" for hierarchy \"SE516:SE5\"" {  } { { "processor_project_pipeline.v" "SE5" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE816 SE816:SE8 " "Elaborating entity \"SE816\" for hierarchy \"SE816:SE8\"" {  } { { "processor_project_pipeline.v" "SE8" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AL AL:AL1 " "Elaborating entity \"AL\" for hierarchy \"AL:AL1\"" {  } { { "processor_project_pipeline.v" "AL1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_pp adder_pp:alu1 " "Elaborating entity \"adder_pp\" for hierarchy \"adder_pp:alu1\"" {  } { { "processor_project_pipeline.v" "alu1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pp alu_pp:alu2 " "Elaborating entity \"alu_pp\" for hierarchy \"alu_pp:alu2\"" {  } { { "processor_project_pipeline.v" "alu2" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM_pp IM_pp:IM1 " "Elaborating entity \"IM_pp\" for hierarchy \"IM_pp:IM1\"" {  } { { "processor_project_pipeline.v" "IM1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853612 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IM IM_pp.v(5) " "Verilog HDL warning at IM_pp.v(5): object IM used but never assigned" {  } { { "IM_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/IM_pp.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1621892853612 "|processor_project_pipeline|IM_pp:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_pp RF_pp:RF1 " "Elaborating entity \"RF_pp\" for hierarchy \"RF_pp:RF1\"" {  } { { "processor_project_pipeline.v" "RF1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM_pp DM_pp:DM1 " "Elaborating entity \"DM_pp\" for hierarchy \"DM_pp:DM1\"" {  } { { "processor_project_pipeline.v" "DM1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_pp flag_pp:cy_flag " "Elaborating entity \"flag_pp\" for hierarchy \"flag_pp:cy_flag\"" {  } { { "processor_project_pipeline.v" "cy_flag" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod1 mod1:lasa " "Elaborating entity \"mod1\" for hierarchy \"mod1:lasa\"" {  } { { "processor_project_pipeline.v" "lasa" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod0 mod0:lmsm " "Elaborating entity \"mod0\" for hierarchy \"mod0:lmsm\"" {  } { { "processor_project_pipeline.v" "lmsm" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_pp controller_pp:contr1 " "Elaborating entity \"controller_pp\" for hierarchy \"controller_pp:contr1\"" {  } { { "processor_project_pipeline.v" "contr1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_pp hazard_control_pp:h1 " "Elaborating entity \"hazard_control_pp\" for hierarchy \"hazard_control_pp:h1\"" {  } { { "processor_project_pipeline.v" "h1" { Text "/home/alex/verilog_codes/processor_project_pipeline/processor_project_pipeline.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892853621 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hazard_control_pp.v(17) " "Verilog HDL or VHDL warning at the hazard_control_pp.v(17): index expression is not wide enough to address all of the elements in the array" {  } { { "hazard_control_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/hazard_control_pp.v" 17 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1621892853623 "|processor_project_pipeline|hazard_control_pp:h1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hazard_control_pp.v(21) " "Verilog HDL or VHDL warning at the hazard_control_pp.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "hazard_control_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/hazard_control_pp.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1621892853623 "|processor_project_pipeline|hazard_control_pp:h1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hazard_control_pp.v(76) " "Verilog HDL or VHDL warning at the hazard_control_pp.v(76): index expression is not wide enough to address all of the elements in the array" {  } { { "hazard_control_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/hazard_control_pp.v" 76 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1621892853623 "|processor_project_pipeline|hazard_control_pp:h1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hazard_control_pp.v(120) " "Verilog HDL or VHDL warning at the hazard_control_pp.v(120): index expression is not wide enough to address all of the elements in the array" {  } { { "hazard_control_pp.v" "" { Text "/home/alex/verilog_codes/processor_project_pipeline/hazard_control_pp.v" 120 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1621892853623 "|processor_project_pipeline|hazard_control_pp:h1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621892854343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "470 " "470 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621892854760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621892854859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621892854859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621892854911 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621892854911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621892854911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621892854911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621892854919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 03:17:34 2021 " "Processing ended: Tue May 25 03:17:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621892854919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621892854919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621892854919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621892854919 ""}
