
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549846 heartbeat IPC: 3.92181 cumulative IPC: 3.92181 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242358 heartbeat IPC: 3.714 cumulative IPC: 3.81508 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005880 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005880 (Simulation time: 0 hr 0 min 46 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 54113391 heartbeat IPC: 0.216884 cumulative IPC: 0.216884 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 99455147 heartbeat IPC: 0.220547 cumulative IPC: 0.2187 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 143253642 heartbeat IPC: 0.228318 cumulative IPC: 0.221815 (Simulation time: 0 hr 2 min 37 sec) 
Finished CPU 0 instructions: 30000004 cycles: 135247763 cumulative IPC: 0.221815 (Simulation time: 0 hr 2 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.221815 instructions: 30000004 cycles: 135247763
cpu0_DTLB TOTAL     ACCESS:    7949643  HIT:    6371909  MISS:    1577734
cpu0_DTLB LOAD      ACCESS:    7843079  HIT:    6265345  MISS:    1577734
cpu0_DTLB RFO       ACCESS:     106564  HIT:     106564  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74528 cycles
cpu0_ITLB TOTAL     ACCESS:    3227877  HIT:    3227877  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3227877  HIT:    3227877  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577734  HIT:    1575396  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577734  HIT:    1575396  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.2 cycles
cpu0_L1D TOTAL     ACCESS:    6522715  HIT:    4135716  MISS:    2386999
cpu0_L1D LOAD      ACCESS:    6413445  HIT:    4028622  MISS:    2384823
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        162  MISS:       2176
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 67.8089 cycles
cpu0_L2C TOTAL     ACCESS:    2474983  HIT:     820505  MISS:    1654478
cpu0_L2C LOAD      ACCESS:    2384820  HIT:     734559  MISS:    1650261
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87987  HIT:      83876  MISS:       4111
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 81.6285 cycles
LLC TOTAL     ACCESS:    1738143  HIT:    1129562  MISS:     608581
LLC LOAD      ACCESS:    1650261  HIT:    1078545  MISS:     571716
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87776  HIT:      50911  MISS:      36865
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.965 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      12737  ROW_BUFFER_MISS:     558973
 DBUS AVG_CONGESTED_CYCLE:    3.68728
 WQ ROW_BUFFER_HIT:      40314  ROW_BUFFER_MISS:      46272  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6384
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

