|rk_wxeda
clk48mhz => clk48mhz.IN9
KEY[0] => always0.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
DRAM_DQ[0] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[1] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[2] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[3] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[4] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[5] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[6] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[7] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[8] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[9] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[10] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[11] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[12] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[13] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[14] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_DQ[15] <> SDRAM_Controller:ramd.DRAM_DQ
DRAM_ADDR[0] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[1] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[2] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[3] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[4] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[5] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[6] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[7] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[8] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[9] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[10] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_ADDR[11] <= SDRAM_Controller:ramd.DRAM_ADDR
DRAM_LDQM <= SDRAM_Controller:ramd.DRAM_LDQM
DRAM_UDQM <= SDRAM_Controller:ramd.DRAM_UDQM
DRAM_WE_N <= SDRAM_Controller:ramd.DRAM_WE_N
DRAM_CAS_N <= SDRAM_Controller:ramd.DRAM_CAS_N
DRAM_RAS_N <= SDRAM_Controller:ramd.DRAM_RAS_N
DRAM_CS_N <= SDRAM_Controller:ramd.DRAM_CS_N
DRAM_BA_0 <= SDRAM_Controller:ramd.DRAM_BA_0
DRAM_BA_1 <= SDRAM_Controller:ramd.DRAM_BA_1
DRAM_CLK <= clk48mhz.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
VGA_HS <= rk_video:vid.hr
VGA_VS <= rk_video:vid.vr
VGA_R[0] <= rk_video:vid.r
VGA_R[1] <= rk_video:vid.r
VGA_R[2] <= rk_video:vid.r
VGA_R[3] <= rk_video:vid.r
VGA_R[4] <= rk_video:vid.r
VGA_G[0] <= rk_video:vid.g
VGA_G[1] <= rk_video:vid.g
VGA_G[2] <= rk_video:vid.g
VGA_G[3] <= rk_video:vid.g
VGA_G[4] <= rk_video:vid.g
VGA_G[5] <= rk_video:vid.g
VGA_B[0] <= rk_video:vid.b
VGA_B[1] <= rk_video:vid.b
VGA_B[2] <= rk_video:vid.b
VGA_B[3] <= rk_video:vid.b
VGA_B[4] <= rk_video:vid.b
PS2_CLK <> rk_kbd:kbd.ps2_clk
PS2_DAT <> rk_kbd:kbd.ps2_dat
SD_DAT => Mux7.IN10
SD_DAT => sddata.DATAB
SD_DAT3 <= sdcs.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD <= sdcmd.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK <= sdclk.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
BEEP <= soundcodec:sound.o_pwm


|rk_wxeda|SDRAM_Controller:ramd
clk50mhz => data[0].CLK
clk50mhz => data[1].CLK
clk50mhz => data[2].CLK
clk50mhz => data[3].CLK
clk50mhz => data[4].CLK
clk50mhz => data[5].CLK
clk50mhz => data[6].CLK
clk50mhz => data[7].CLK
clk50mhz => data[8].CLK
clk50mhz => data[9].CLK
clk50mhz => data[10].CLK
clk50mhz => data[11].CLK
clk50mhz => data[12].CLK
clk50mhz => data[13].CLK
clk50mhz => data[14].CLK
clk50mhz => data[15].CLK
clk50mhz => addr[0].CLK
clk50mhz => addr[1].CLK
clk50mhz => addr[2].CLK
clk50mhz => addr[3].CLK
clk50mhz => addr[4].CLK
clk50mhz => addr[5].CLK
clk50mhz => addr[6].CLK
clk50mhz => addr[7].CLK
clk50mhz => addr[8].CLK
clk50mhz => addr[9].CLK
clk50mhz => addr[10].CLK
clk50mhz => addr[11].CLK
clk50mhz => addr[12].CLK
clk50mhz => addr[13].CLK
clk50mhz => addr[14].CLK
clk50mhz => addr[15].CLK
clk50mhz => addr[16].CLK
clk50mhz => addr[17].CLK
clk50mhz => addr[18].CLK
clk50mhz => addr[19].CLK
clk50mhz => addr[20].CLK
clk50mhz => addr[21].CLK
clk50mhz => odata[0]~reg0.CLK
clk50mhz => odata[1]~reg0.CLK
clk50mhz => odata[2]~reg0.CLK
clk50mhz => odata[3]~reg0.CLK
clk50mhz => odata[4]~reg0.CLK
clk50mhz => odata[5]~reg0.CLK
clk50mhz => odata[6]~reg0.CLK
clk50mhz => odata[7]~reg0.CLK
clk50mhz => odata[8]~reg0.CLK
clk50mhz => odata[9]~reg0.CLK
clk50mhz => odata[10]~reg0.CLK
clk50mhz => odata[11]~reg0.CLK
clk50mhz => odata[12]~reg0.CLK
clk50mhz => odata[13]~reg0.CLK
clk50mhz => odata[14]~reg0.CLK
clk50mhz => odata[15]~reg0.CLK
clk50mhz => refreshflg.CLK
clk50mhz => exwen.CLK
clk50mhz => exrd.CLK
clk50mhz => state[0].CLK
clk50mhz => state[1].CLK
clk50mhz => state[2].CLK
clk50mhz => state[3].CLK
clk50mhz => refreshcnt[0].CLK
clk50mhz => refreshcnt[1].CLK
clk50mhz => refreshcnt[2].CLK
clk50mhz => refreshcnt[3].CLK
clk50mhz => refreshcnt[4].CLK
clk50mhz => refreshcnt[5].CLK
clk50mhz => refreshcnt[6].CLK
clk50mhz => refreshcnt[7].CLK
clk50mhz => refreshcnt[8].CLK
clk50mhz => refreshcnt[9].CLK
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => exrd.OUTPUTSELECT
reset => exwen.OUTPUTSELECT
reset => DRAM_CS_N.DATAIN
reset => data[7].ENA
reset => data[6].ENA
reset => data[5].ENA
reset => data[4].ENA
reset => data[3].ENA
reset => data[2].ENA
reset => data[1].ENA
reset => data[0].ENA
reset => data[8].ENA
reset => data[9].ENA
reset => data[10].ENA
reset => data[11].ENA
reset => data[12].ENA
reset => data[13].ENA
reset => data[14].ENA
reset => data[15].ENA
reset => addr[0].ENA
reset => addr[1].ENA
reset => addr[2].ENA
reset => addr[3].ENA
reset => addr[4].ENA
reset => addr[5].ENA
reset => addr[6].ENA
reset => addr[7].ENA
reset => addr[8].ENA
reset => addr[9].ENA
reset => addr[10].ENA
reset => addr[11].ENA
reset => addr[12].ENA
reset => addr[13].ENA
reset => addr[14].ENA
reset => addr[15].ENA
reset => addr[16].ENA
reset => addr[17].ENA
reset => addr[18].ENA
reset => addr[19].ENA
reset => addr[20].ENA
reset => addr[21].ENA
reset => odata[0]~reg0.ENA
reset => odata[1]~reg0.ENA
reset => odata[2]~reg0.ENA
reset => odata[3]~reg0.ENA
reset => odata[4]~reg0.ENA
reset => odata[5]~reg0.ENA
reset => odata[6]~reg0.ENA
reset => odata[7]~reg0.ENA
reset => odata[8]~reg0.ENA
reset => odata[9]~reg0.ENA
reset => odata[10]~reg0.ENA
reset => odata[11]~reg0.ENA
reset => odata[12]~reg0.ENA
reset => odata[13]~reg0.ENA
reset => odata[14]~reg0.ENA
reset => odata[15]~reg0.ENA
reset => refreshflg.ENA
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= reset.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA_0 <= addr[20].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA_1 <= addr[21].DB_MAX_OUTPUT_PORT_TYPE
iaddr[0] => addr.DATAA
iaddr[1] => addr.DATAA
iaddr[2] => addr.DATAA
iaddr[3] => addr.DATAA
iaddr[4] => addr.DATAA
iaddr[5] => addr.DATAA
iaddr[6] => addr.DATAA
iaddr[7] => addr.DATAA
iaddr[8] => addr.DATAA
iaddr[9] => addr.DATAA
iaddr[10] => addr.DATAA
iaddr[11] => addr.DATAA
iaddr[12] => addr.DATAA
iaddr[13] => addr.DATAA
iaddr[14] => addr.DATAA
iaddr[15] => addr.DATAA
iaddr[16] => addr.DATAA
iaddr[17] => addr.DATAA
iaddr[18] => addr.DATAA
iaddr[19] => addr.DATAA
iaddr[20] => addr.DATAA
iaddr[21] => addr.DATAA
idata[0] => data.DATAA
idata[1] => data.DATAA
idata[2] => data.DATAA
idata[3] => data.DATAA
idata[4] => data.DATAA
idata[5] => data.DATAA
idata[6] => data.DATAA
idata[7] => data.DATAA
idata[8] => data.DATAA
idata[9] => data.DATAA
idata[10] => data.DATAA
idata[11] => data.DATAA
idata[12] => data.DATAA
idata[13] => data.DATAA
idata[14] => data.DATAA
idata[15] => data.DATAA
rd => Equal3.IN4
rd => Equal4.IN4
rd => exrd.DATAA
we_n => Equal3.IN5
we_n => Equal4.IN5
we_n => exwen.DATAA
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|biossd:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|rk_wxeda|biossd:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ss81:auto_generated.address_a[0]
address_a[1] => altsyncram_ss81:auto_generated.address_a[1]
address_a[2] => altsyncram_ss81:auto_generated.address_a[2]
address_a[3] => altsyncram_ss81:auto_generated.address_a[3]
address_a[4] => altsyncram_ss81:auto_generated.address_a[4]
address_a[5] => altsyncram_ss81:auto_generated.address_a[5]
address_a[6] => altsyncram_ss81:auto_generated.address_a[6]
address_a[7] => altsyncram_ss81:auto_generated.address_a[7]
address_a[8] => altsyncram_ss81:auto_generated.address_a[8]
address_a[9] => altsyncram_ss81:auto_generated.address_a[9]
address_a[10] => altsyncram_ss81:auto_generated.address_a[10]
address_a[11] => altsyncram_ss81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ss81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ss81:auto_generated.q_a[0]
q_a[1] <= altsyncram_ss81:auto_generated.q_a[1]
q_a[2] <= altsyncram_ss81:auto_generated.q_a[2]
q_a[3] <= altsyncram_ss81:auto_generated.q_a[3]
q_a[4] <= altsyncram_ss81:auto_generated.q_a[4]
q_a[5] <= altsyncram_ss81:auto_generated.q_a[5]
q_a[6] <= altsyncram_ss81:auto_generated.q_a[6]
q_a[7] <= altsyncram_ss81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rk_wxeda|biossd:rom|altsyncram:altsyncram_component|altsyncram_ss81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|rk_wxeda|k580wm80a:CPU
clk => Z[0].CLK
clk => Z[1].CLK
clk => Z[2].CLK
clk => Z[3].CLK
clk => Z[4].CLK
clk => Z[5].CLK
clk => Z[6].CLK
clk => Z[7].CLK
clk => W[0].CLK
clk => W[1].CLK
clk => W[2].CLK
clk => W[3].CLK
clk => W[4].CLK
clk => W[5].CLK
clk => W[6].CLK
clk => W[7].CLK
clk => daa.CLK
clk => T5.CLK
clk => sphl.CLK
clk => xchg.CLK
clk => xthl.CLK
clk => read_rp.CLK
clk => read_r.CLK
clk => call.CLK
clk => IR[0].CLK
clk => IR[1].CLK
clk => IR[2].CLK
clk => IR[3].CLK
clk => IR[4].CLK
clk => IR[5].CLK
clk => IR[7].CLK
clk => SP[0].CLK
clk => SP[1].CLK
clk => SP[2].CLK
clk => SP[3].CLK
clk => SP[4].CLK
clk => SP[5].CLK
clk => SP[6].CLK
clk => SP[7].CLK
clk => SP[8].CLK
clk => SP[9].CLK
clk => SP[10].CLK
clk => SP[11].CLK
clk => SP[12].CLK
clk => SP[13].CLK
clk => SP[14].CLK
clk => SP[15].CLK
clk => B[0].CLK
clk => B[1].CLK
clk => B[2].CLK
clk => B[3].CLK
clk => B[4].CLK
clk => B[5].CLK
clk => B[6].CLK
clk => B[7].CLK
clk => C[0].CLK
clk => C[1].CLK
clk => C[2].CLK
clk => C[3].CLK
clk => C[4].CLK
clk => C[5].CLK
clk => C[6].CLK
clk => C[7].CLK
clk => D[0].CLK
clk => D[1].CLK
clk => D[2].CLK
clk => D[3].CLK
clk => D[4].CLK
clk => D[5].CLK
clk => D[6].CLK
clk => D[7].CLK
clk => E[0].CLK
clk => E[1].CLK
clk => E[2].CLK
clk => E[3].CLK
clk => E[4].CLK
clk => E[5].CLK
clk => E[6].CLK
clk => E[7].CLK
clk => H[0].CLK
clk => H[1].CLK
clk => H[2].CLK
clk => H[3].CLK
clk => H[4].CLK
clk => H[5].CLK
clk => H[6].CLK
clk => H[7].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => A[0].CLK
clk => A[1].CLK
clk => A[2].CLK
clk => A[3].CLK
clk => A[4].CLK
clk => A[5].CLK
clk => A[6].CLK
clk => A[7].CLK
clk => wr_n~reg0.CLK
clk => intproc.CLK
clk => incdec.CLK
clk => save_rp.CLK
clk => save_r.CLK
clk => save_a.CLK
clk => save_alu.CLK
clk => inte[0].CLK
clk => inte[1].CLK
clk => halt.CLK
clk => jmp.CLK
clk => rd_.CLK
clk => sync~reg0.CLK
clk => odata[0]~reg0.CLK
clk => odata[1]~reg0.CLK
clk => odata[2]~reg0.CLK
clk => odata[3]~reg0.CLK
clk => odata[4]~reg0.CLK
clk => odata[5]~reg0.CLK
clk => odata[6]~reg0.CLK
clk => odata[7]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr[10]~reg0.CLK
clk => addr[11]~reg0.CLK
clk => addr[12]~reg0.CLK
clk => addr[13]~reg0.CLK
clk => addr[14]~reg0.CLK
clk => addr[15]~reg0.CLK
clk => FC.CLK
clk => FP.CLK
clk => FA.CLK
clk => FZ.CLK
clk => FS.CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => M17.CLK
clk => M16.CLK
clk => M15.CLK
clk => M14.CLK
clk => M13.CLK
clk => M12.CLK
clk => M11.CLK
clk => M10.CLK
clk => M9.CLK
clk => M8.CLK
clk => M7.CLK
clk => M6.CLK
clk => M5.CLK
clk => M4.CLK
clk => M3.CLK
clk => M2.CLK
clk => M1.CLK
clk => state~1.DATAIN
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => A.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => L.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => H.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => E.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => D.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => C.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => B.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => SP.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => IR.OUTPUTSELECT
ce => call.OUTPUTSELECT
ce => read_r.OUTPUTSELECT
ce => read_rp.OUTPUTSELECT
ce => xthl.OUTPUTSELECT
ce => xchg.OUTPUTSELECT
ce => sphl.OUTPUTSELECT
ce => T5.OUTPUTSELECT
ce => daa.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => W.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => Z.OUTPUTSELECT
ce => M1.ENA
ce => M2.ENA
ce => M3.ENA
ce => M4.ENA
ce => M5.ENA
ce => M6.ENA
ce => M7.ENA
ce => M8.ENA
ce => M9.ENA
ce => M10.ENA
ce => M11.ENA
ce => M12.ENA
ce => M13.ENA
ce => M14.ENA
ce => M15.ENA
ce => M16.ENA
ce => M17.ENA
ce => PC[15].ENA
ce => PC[14].ENA
ce => PC[13].ENA
ce => PC[12].ENA
ce => PC[11].ENA
ce => PC[10].ENA
ce => PC[9].ENA
ce => PC[8].ENA
ce => PC[7].ENA
ce => PC[6].ENA
ce => PC[5].ENA
ce => PC[4].ENA
ce => PC[3].ENA
ce => PC[2].ENA
ce => PC[1].ENA
ce => PC[0].ENA
ce => FS.ENA
ce => FZ.ENA
ce => FA.ENA
ce => FP.ENA
ce => FC.ENA
ce => addr[15]~reg0.ENA
ce => addr[14]~reg0.ENA
ce => addr[13]~reg0.ENA
ce => addr[12]~reg0.ENA
ce => addr[11]~reg0.ENA
ce => addr[10]~reg0.ENA
ce => addr[9]~reg0.ENA
ce => addr[8]~reg0.ENA
ce => addr[7]~reg0.ENA
ce => addr[6]~reg0.ENA
ce => addr[5]~reg0.ENA
ce => addr[4]~reg0.ENA
ce => addr[3]~reg0.ENA
ce => addr[2]~reg0.ENA
ce => addr[1]~reg0.ENA
ce => addr[0]~reg0.ENA
ce => odata[7]~reg0.ENA
ce => odata[6]~reg0.ENA
ce => odata[5]~reg0.ENA
ce => odata[4]~reg0.ENA
ce => odata[3]~reg0.ENA
ce => odata[2]~reg0.ENA
ce => odata[1]~reg0.ENA
ce => odata[0]~reg0.ENA
ce => sync~reg0.ENA
ce => rd_.ENA
ce => jmp.ENA
ce => halt.ENA
ce => inte[1].ENA
ce => inte[0].ENA
ce => save_alu.ENA
ce => save_a.ENA
ce => save_r.ENA
ce => save_rp.ENA
ce => incdec.ENA
ce => intproc.ENA
ce => wr_n~reg0.ENA
reset => wr_n~reg0.PRESET
reset => intproc.ACLR
reset => incdec.ACLR
reset => save_rp.ACLR
reset => save_r.ACLR
reset => save_a.ACLR
reset => save_alu.ACLR
reset => inte[0].ACLR
reset => inte[1].ACLR
reset => halt.ACLR
reset => jmp.ACLR
reset => rd_.ACLR
reset => sync~reg0.ACLR
reset => odata[0]~reg0.ACLR
reset => odata[1]~reg0.ACLR
reset => odata[2]~reg0.ACLR
reset => odata[3]~reg0.ACLR
reset => odata[4]~reg0.ACLR
reset => odata[5]~reg0.ACLR
reset => odata[6]~reg0.ACLR
reset => odata[7]~reg0.ACLR
reset => addr[0]~reg0.ACLR
reset => addr[1]~reg0.ACLR
reset => addr[2]~reg0.ACLR
reset => addr[3]~reg0.ACLR
reset => addr[4]~reg0.ACLR
reset => addr[5]~reg0.ACLR
reset => addr[6]~reg0.ACLR
reset => addr[7]~reg0.ACLR
reset => addr[8]~reg0.ACLR
reset => addr[9]~reg0.ACLR
reset => addr[10]~reg0.ACLR
reset => addr[11]~reg0.ACLR
reset => addr[12]~reg0.ACLR
reset => addr[13]~reg0.ACLR
reset => addr[14]~reg0.ACLR
reset => addr[15]~reg0.ACLR
reset => FC.ACLR
reset => FP.ACLR
reset => FA.ACLR
reset => FZ.ACLR
reset => FS.ACLR
reset => PC[0].ACLR
reset => PC[1].ACLR
reset => PC[2].ACLR
reset => PC[3].ACLR
reset => PC[4].ACLR
reset => PC[5].ACLR
reset => PC[6].ACLR
reset => PC[7].ACLR
reset => PC[8].ACLR
reset => PC[9].ACLR
reset => PC[10].ACLR
reset => PC[11].ACLR
reset => PC[12].ACLR
reset => PC[13].ACLR
reset => PC[14].ACLR
reset => PC[15].ACLR
reset => M17.ACLR
reset => M16.ACLR
reset => M15.ACLR
reset => M14.ACLR
reset => M13.ACLR
reset => M12.ACLR
reset => M11.ACLR
reset => M10.ACLR
reset => M9.ACLR
reset => M8.ACLR
reset => M7.ACLR
reset => M6.ACLR
reset => M5.ACLR
reset => M4.ACLR
reset => M3.ACLR
reset => M2.ACLR
reset => M1.ACLR
reset => state~3.DATAIN
reset => Z[0].ENA
reset => A[7].ENA
reset => A[6].ENA
reset => A[5].ENA
reset => A[4].ENA
reset => A[3].ENA
reset => A[2].ENA
reset => A[1].ENA
reset => A[0].ENA
reset => L[7].ENA
reset => L[6].ENA
reset => L[5].ENA
reset => L[4].ENA
reset => L[3].ENA
reset => L[2].ENA
reset => L[1].ENA
reset => L[0].ENA
reset => H[7].ENA
reset => H[6].ENA
reset => H[5].ENA
reset => H[4].ENA
reset => H[3].ENA
reset => H[2].ENA
reset => H[1].ENA
reset => H[0].ENA
reset => E[7].ENA
reset => E[6].ENA
reset => E[5].ENA
reset => E[4].ENA
reset => E[3].ENA
reset => E[2].ENA
reset => E[1].ENA
reset => E[0].ENA
reset => D[7].ENA
reset => D[6].ENA
reset => D[5].ENA
reset => D[4].ENA
reset => D[3].ENA
reset => D[2].ENA
reset => D[1].ENA
reset => D[0].ENA
reset => C[7].ENA
reset => C[6].ENA
reset => C[5].ENA
reset => C[4].ENA
reset => C[3].ENA
reset => C[2].ENA
reset => C[1].ENA
reset => C[0].ENA
reset => B[7].ENA
reset => B[6].ENA
reset => B[5].ENA
reset => B[4].ENA
reset => B[3].ENA
reset => B[2].ENA
reset => B[1].ENA
reset => B[0].ENA
reset => SP[15].ENA
reset => SP[14].ENA
reset => SP[13].ENA
reset => SP[12].ENA
reset => SP[11].ENA
reset => SP[10].ENA
reset => SP[9].ENA
reset => SP[8].ENA
reset => SP[7].ENA
reset => SP[6].ENA
reset => SP[5].ENA
reset => SP[4].ENA
reset => SP[3].ENA
reset => SP[2].ENA
reset => SP[1].ENA
reset => SP[0].ENA
reset => IR[7].ENA
reset => IR[5].ENA
reset => IR[4].ENA
reset => IR[3].ENA
reset => IR[2].ENA
reset => IR[1].ENA
reset => IR[0].ENA
reset => call.ENA
reset => read_r.ENA
reset => read_rp.ENA
reset => xthl.ENA
reset => xchg.ENA
reset => sphl.ENA
reset => T5.ENA
reset => daa.ENA
reset => W[7].ENA
reset => W[6].ENA
reset => W[5].ENA
reset => W[4].ENA
reset => W[3].ENA
reset => W[2].ENA
reset => W[1].ENA
reset => W[0].ENA
reset => Z[7].ENA
reset => Z[6].ENA
reset => Z[5].ENA
reset => Z[4].ENA
reset => Z[3].ENA
reset => Z[2].ENA
reset => Z[1].ENA
intr => always3.IN1
idata[0] => Decoder2.IN7
idata[0] => IR.DATAB
idata[0] => Z.DATAB
idata[0] => W.DATAA
idata[0] => Z.DATAB
idata[0] => A.DATAB
idata[0] => Z.DATAB
idata[0] => W.DATAA
idata[0] => Z.DATAB
idata[0] => W.DATAA
idata[0] => Equal3.IN1
idata[0] => Equal5.IN0
idata[1] => Decoder2.IN6
idata[1] => IR.DATAB
idata[1] => Z.DATAB
idata[1] => W.DATAA
idata[1] => Z.DATAB
idata[1] => A.DATAB
idata[1] => Z.DATAB
idata[1] => W.DATAA
idata[1] => Z.DATAB
idata[1] => W.DATAA
idata[1] => Equal3.IN5
idata[1] => Equal5.IN2
idata[2] => Decoder2.IN5
idata[2] => IR.DATAB
idata[2] => Z.DATAB
idata[2] => W.DATAA
idata[2] => Z.DATAB
idata[2] => A.DATAB
idata[2] => Z.DATAB
idata[2] => W.DATAA
idata[2] => Z.DATAB
idata[2] => W.DATAA
idata[2] => Equal3.IN4
idata[2] => Equal5.IN1
idata[3] => Mux10.IN6
idata[3] => Selector9.IN4
idata[3] => Decoder2.IN4
idata[3] => IR.DATAA
idata[3] => Z.DATAB
idata[3] => W.DATAA
idata[3] => Z.DATAB
idata[3] => A.DATAB
idata[3] => Z.DATAB
idata[3] => W.DATAA
idata[3] => Z.DATAB
idata[3] => W.DATAA
idata[3] => inte.DATAB
idata[3] => Equal3.IN0
idata[3] => Equal4.IN0
idata[4] => Mux10.IN5
idata[4] => Selector8.IN4
idata[4] => Decoder2.IN3
idata[4] => IR.DATAA
idata[4] => Z.DATAB
idata[4] => W.DATAA
idata[4] => Z.DATAB
idata[4] => A.DATAB
idata[4] => Z.DATAB
idata[4] => W.DATAA
idata[4] => Z.DATAB
idata[4] => W.DATAA
idata[4] => Equal3.IN3
idata[4] => Equal4.IN2
idata[5] => Mux10.IN4
idata[5] => Selector7.IN3
idata[5] => Decoder2.IN2
idata[5] => IR.DATAA
idata[5] => Z.DATAB
idata[5] => W.DATAA
idata[5] => Z.DATAB
idata[5] => A.DATAB
idata[5] => Z.DATAB
idata[5] => W.DATAA
idata[5] => Z.DATAB
idata[5] => W.DATAA
idata[5] => Equal3.IN2
idata[5] => Equal4.IN1
idata[6] => Decoder2.IN1
idata[6] => Z.DATAB
idata[6] => W.DATAA
idata[6] => Z.DATAB
idata[6] => A.DATAB
idata[6] => Z.DATAB
idata[6] => W.DATAA
idata[6] => Z.DATAB
idata[6] => W.DATAA
idata[7] => Decoder2.IN0
idata[7] => IR.DATAB
idata[7] => Z.DATAB
idata[7] => W.DATAA
idata[7] => Z.DATAB
idata[7] => A.DATAB
idata[7] => Z.DATAB
idata[7] => W.DATAA
idata[7] => Z.DATAB
idata[7] => W.DATAA
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
inta_n <= inta_n.DB_MAX_OUTPUT_PORT_TYPE
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inte_o <= inte[1].DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|k580wt57:dma
clk => channel[0].CLK
clk => channel[1].CLK
clk => chtcnt[0][0].CLK
clk => chtcnt[0][1].CLK
clk => chtcnt[0][2].CLK
clk => chtcnt[0][3].CLK
clk => chtcnt[0][4].CLK
clk => chtcnt[0][5].CLK
clk => chtcnt[0][6].CLK
clk => chtcnt[0][7].CLK
clk => chtcnt[0][8].CLK
clk => chtcnt[0][9].CLK
clk => chtcnt[0][10].CLK
clk => chtcnt[0][11].CLK
clk => chtcnt[0][12].CLK
clk => chtcnt[0][13].CLK
clk => chtcnt[0][14].CLK
clk => chtcnt[0][15].CLK
clk => chtcnt[1][0].CLK
clk => chtcnt[1][1].CLK
clk => chtcnt[1][2].CLK
clk => chtcnt[1][3].CLK
clk => chtcnt[1][4].CLK
clk => chtcnt[1][5].CLK
clk => chtcnt[1][6].CLK
clk => chtcnt[1][7].CLK
clk => chtcnt[1][8].CLK
clk => chtcnt[1][9].CLK
clk => chtcnt[1][10].CLK
clk => chtcnt[1][11].CLK
clk => chtcnt[1][12].CLK
clk => chtcnt[1][13].CLK
clk => chtcnt[1][14].CLK
clk => chtcnt[1][15].CLK
clk => chtcnt[2][0].CLK
clk => chtcnt[2][1].CLK
clk => chtcnt[2][2].CLK
clk => chtcnt[2][3].CLK
clk => chtcnt[2][4].CLK
clk => chtcnt[2][5].CLK
clk => chtcnt[2][6].CLK
clk => chtcnt[2][7].CLK
clk => chtcnt[2][8].CLK
clk => chtcnt[2][9].CLK
clk => chtcnt[2][10].CLK
clk => chtcnt[2][11].CLK
clk => chtcnt[2][12].CLK
clk => chtcnt[2][13].CLK
clk => chtcnt[2][14].CLK
clk => chtcnt[2][15].CLK
clk => chtcnt[3][0].CLK
clk => chtcnt[3][1].CLK
clk => chtcnt[3][2].CLK
clk => chtcnt[3][3].CLK
clk => chtcnt[3][4].CLK
clk => chtcnt[3][5].CLK
clk => chtcnt[3][6].CLK
clk => chtcnt[3][7].CLK
clk => chtcnt[3][8].CLK
clk => chtcnt[3][9].CLK
clk => chtcnt[3][10].CLK
clk => chtcnt[3][11].CLK
clk => chtcnt[3][12].CLK
clk => chtcnt[3][13].CLK
clk => chtcnt[3][14].CLK
clk => chtcnt[3][15].CLK
clk => chaddr[0][0].CLK
clk => chaddr[0][1].CLK
clk => chaddr[0][2].CLK
clk => chaddr[0][3].CLK
clk => chaddr[0][4].CLK
clk => chaddr[0][5].CLK
clk => chaddr[0][6].CLK
clk => chaddr[0][7].CLK
clk => chaddr[0][8].CLK
clk => chaddr[0][9].CLK
clk => chaddr[0][10].CLK
clk => chaddr[0][11].CLK
clk => chaddr[0][12].CLK
clk => chaddr[0][13].CLK
clk => chaddr[0][14].CLK
clk => chaddr[0][15].CLK
clk => chaddr[1][0].CLK
clk => chaddr[1][1].CLK
clk => chaddr[1][2].CLK
clk => chaddr[1][3].CLK
clk => chaddr[1][4].CLK
clk => chaddr[1][5].CLK
clk => chaddr[1][6].CLK
clk => chaddr[1][7].CLK
clk => chaddr[1][8].CLK
clk => chaddr[1][9].CLK
clk => chaddr[1][10].CLK
clk => chaddr[1][11].CLK
clk => chaddr[1][12].CLK
clk => chaddr[1][13].CLK
clk => chaddr[1][14].CLK
clk => chaddr[1][15].CLK
clk => chaddr[2][0].CLK
clk => chaddr[2][1].CLK
clk => chaddr[2][2].CLK
clk => chaddr[2][3].CLK
clk => chaddr[2][4].CLK
clk => chaddr[2][5].CLK
clk => chaddr[2][6].CLK
clk => chaddr[2][7].CLK
clk => chaddr[2][8].CLK
clk => chaddr[2][9].CLK
clk => chaddr[2][10].CLK
clk => chaddr[2][11].CLK
clk => chaddr[2][12].CLK
clk => chaddr[2][13].CLK
clk => chaddr[2][14].CLK
clk => chaddr[2][15].CLK
clk => chaddr[3][0].CLK
clk => chaddr[3][1].CLK
clk => chaddr[3][2].CLK
clk => chaddr[3][3].CLK
clk => chaddr[3][4].CLK
clk => chaddr[3][5].CLK
clk => chaddr[3][6].CLK
clk => chaddr[3][7].CLK
clk => chaddr[3][8].CLK
clk => chaddr[3][9].CLK
clk => chaddr[3][10].CLK
clk => chaddr[3][11].CLK
clk => chaddr[3][12].CLK
clk => chaddr[3][13].CLK
clk => chaddr[3][14].CLK
clk => chaddr[3][15].CLK
clk => dack[0]~reg0.CLK
clk => dack[1]~reg0.CLK
clk => dack[2]~reg0.CLK
clk => dack[3]~reg0.CLK
clk => chstate[0].CLK
clk => chstate[1].CLK
clk => chstate[2].CLK
clk => chstate[3].CLK
clk => exiwe_n.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
clk => mode[3].CLK
clk => mode[7].CLK
clk => ff.CLK
clk => state~5.DATAIN
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => channel.OUTPUTSELECT
ce => channel.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chaddr.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chtcnt.OUTPUTSELECT
ce => chstate[3].ENA
ce => chstate[2].ENA
ce => chstate[1].ENA
ce => chstate[0].ENA
ce => dack[3]~reg0.ENA
ce => dack[2]~reg0.ENA
ce => dack[1]~reg0.ENA
ce => dack[0]~reg0.ENA
reset => dack[0]~reg0.ACLR
reset => dack[1]~reg0.ACLR
reset => dack[2]~reg0.ACLR
reset => dack[3]~reg0.ACLR
reset => chstate[0].ACLR
reset => chstate[1].ACLR
reset => chstate[2].ACLR
reset => chstate[3].ACLR
reset => exiwe_n.PRESET
reset => mode[0].ACLR
reset => mode[1].ACLR
reset => mode[2].ACLR
reset => mode[3].ACLR
reset => mode[7].ACLR
reset => ff.ACLR
reset => state~7.DATAIN
reset => channel[0].ENA
reset => chaddr[3][15].ENA
reset => chaddr[3][14].ENA
reset => chaddr[3][13].ENA
reset => chaddr[3][12].ENA
reset => chaddr[3][11].ENA
reset => chaddr[3][10].ENA
reset => chaddr[3][9].ENA
reset => chaddr[3][8].ENA
reset => chaddr[3][7].ENA
reset => chaddr[3][6].ENA
reset => chaddr[3][5].ENA
reset => chaddr[3][4].ENA
reset => chaddr[3][3].ENA
reset => chaddr[3][2].ENA
reset => chaddr[3][1].ENA
reset => chaddr[3][0].ENA
reset => chaddr[2][15].ENA
reset => chaddr[2][14].ENA
reset => chaddr[2][13].ENA
reset => chaddr[2][12].ENA
reset => chaddr[2][11].ENA
reset => chaddr[2][10].ENA
reset => chaddr[2][9].ENA
reset => chaddr[2][8].ENA
reset => chaddr[2][7].ENA
reset => chaddr[2][6].ENA
reset => chaddr[2][5].ENA
reset => chaddr[2][4].ENA
reset => chaddr[2][3].ENA
reset => chaddr[2][2].ENA
reset => chaddr[2][1].ENA
reset => chaddr[2][0].ENA
reset => chaddr[1][15].ENA
reset => chaddr[1][14].ENA
reset => chaddr[1][13].ENA
reset => chaddr[1][12].ENA
reset => chaddr[1][11].ENA
reset => chaddr[1][10].ENA
reset => chaddr[1][9].ENA
reset => chaddr[1][8].ENA
reset => chaddr[1][7].ENA
reset => chaddr[1][6].ENA
reset => chaddr[1][5].ENA
reset => chaddr[1][4].ENA
reset => chaddr[1][3].ENA
reset => chaddr[1][2].ENA
reset => chaddr[1][1].ENA
reset => chaddr[1][0].ENA
reset => chaddr[0][15].ENA
reset => chaddr[0][14].ENA
reset => chaddr[0][13].ENA
reset => chaddr[0][12].ENA
reset => chaddr[0][11].ENA
reset => chaddr[0][10].ENA
reset => chaddr[0][9].ENA
reset => chaddr[0][8].ENA
reset => chaddr[0][7].ENA
reset => chaddr[0][6].ENA
reset => chaddr[0][5].ENA
reset => chaddr[0][4].ENA
reset => chaddr[0][3].ENA
reset => chaddr[0][2].ENA
reset => chaddr[0][1].ENA
reset => chaddr[0][0].ENA
reset => chtcnt[3][15].ENA
reset => chtcnt[3][14].ENA
reset => chtcnt[3][13].ENA
reset => chtcnt[3][12].ENA
reset => chtcnt[3][11].ENA
reset => chtcnt[3][10].ENA
reset => chtcnt[3][9].ENA
reset => chtcnt[3][8].ENA
reset => chtcnt[3][7].ENA
reset => chtcnt[3][6].ENA
reset => chtcnt[3][5].ENA
reset => chtcnt[3][4].ENA
reset => chtcnt[3][3].ENA
reset => chtcnt[3][2].ENA
reset => chtcnt[3][1].ENA
reset => chtcnt[3][0].ENA
reset => chtcnt[2][15].ENA
reset => chtcnt[2][14].ENA
reset => chtcnt[2][13].ENA
reset => chtcnt[2][12].ENA
reset => chtcnt[2][11].ENA
reset => chtcnt[2][10].ENA
reset => chtcnt[2][9].ENA
reset => chtcnt[2][8].ENA
reset => chtcnt[2][7].ENA
reset => chtcnt[2][6].ENA
reset => chtcnt[2][5].ENA
reset => chtcnt[2][4].ENA
reset => chtcnt[2][3].ENA
reset => chtcnt[2][2].ENA
reset => chtcnt[2][1].ENA
reset => chtcnt[2][0].ENA
reset => chtcnt[1][15].ENA
reset => chtcnt[1][14].ENA
reset => chtcnt[1][13].ENA
reset => chtcnt[1][12].ENA
reset => chtcnt[1][11].ENA
reset => chtcnt[1][10].ENA
reset => chtcnt[1][9].ENA
reset => chtcnt[1][8].ENA
reset => chtcnt[1][7].ENA
reset => chtcnt[1][6].ENA
reset => chtcnt[1][5].ENA
reset => chtcnt[1][4].ENA
reset => chtcnt[1][3].ENA
reset => chtcnt[1][2].ENA
reset => chtcnt[1][1].ENA
reset => chtcnt[1][0].ENA
reset => chtcnt[0][15].ENA
reset => chtcnt[0][14].ENA
reset => chtcnt[0][13].ENA
reset => chtcnt[0][12].ENA
reset => chtcnt[0][11].ENA
reset => chtcnt[0][10].ENA
reset => chtcnt[0][9].ENA
reset => chtcnt[0][8].ENA
reset => chtcnt[0][7].ENA
reset => chtcnt[0][6].ENA
reset => chtcnt[0][5].ENA
reset => chtcnt[0][4].ENA
reset => chtcnt[0][3].ENA
reset => chtcnt[0][2].ENA
reset => chtcnt[0][1].ENA
reset => chtcnt[0][0].ENA
reset => channel[1].ENA
iaddr[0] => Equal0.IN3
iaddr[0] => Equal1.IN0
iaddr[0] => Equal2.IN3
iaddr[0] => Equal3.IN1
iaddr[0] => Equal4.IN3
iaddr[0] => Equal5.IN3
iaddr[0] => Equal6.IN2
iaddr[0] => Equal7.IN1
iaddr[1] => Equal0.IN2
iaddr[1] => Equal1.IN3
iaddr[1] => Equal2.IN0
iaddr[1] => Equal3.IN0
iaddr[1] => Equal4.IN1
iaddr[1] => Equal5.IN2
iaddr[1] => Equal6.IN1
iaddr[1] => Equal7.IN3
iaddr[2] => Equal0.IN1
iaddr[2] => Equal1.IN2
iaddr[2] => Equal2.IN2
iaddr[2] => Equal3.IN3
iaddr[2] => Equal4.IN0
iaddr[2] => Equal5.IN0
iaddr[2] => Equal6.IN0
iaddr[2] => Equal7.IN0
iaddr[3] => ff.IN1
iaddr[3] => mode.OUTPUTSELECT
iaddr[3] => mode.OUTPUTSELECT
iaddr[3] => mode.OUTPUTSELECT
iaddr[3] => mode.OUTPUTSELECT
iaddr[3] => mode.OUTPUTSELECT
iaddr[3] => Equal0.IN0
iaddr[3] => Equal1.IN1
iaddr[3] => Equal2.IN1
iaddr[3] => Equal3.IN2
iaddr[3] => Equal4.IN2
iaddr[3] => Equal5.IN1
iaddr[3] => Equal6.IN3
iaddr[3] => Equal7.IN2
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => chaddr.DATAB
idata[0] => chtcnt.DATAB
idata[0] => mode.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => chaddr.DATAB
idata[1] => chtcnt.DATAB
idata[1] => mode.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => chaddr.DATAB
idata[2] => chtcnt.DATAB
idata[2] => mode.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => chaddr.DATAB
idata[3] => chtcnt.DATAB
idata[3] => mode.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[4] => chaddr.DATAB
idata[4] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[5] => chaddr.DATAB
idata[5] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[6] => chaddr.DATAB
idata[6] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => chaddr.DATAB
idata[7] => chtcnt.DATAB
idata[7] => mode.DATAB
drq[0] => mdrq[0].IN1
drq[1] => mdrq[1].IN1
drq[2] => mdrq[2].IN1
drq[3] => mdrq[3].IN1
iwe_n => always0.IN1
iwe_n => exiwe_n.DATAIN
ird_n => ~NO_FANOUT~
hlda => state.OUTPUTSELECT
hlda => state.OUTPUTSELECT
hlda => state.OUTPUTSELECT
hlda => state.OUTPUTSELECT
hlda => state.OUTPUTSELECT
hrq <= hrq.DB_MAX_OUTPUT_PORT_TYPE
dack[0] <= dack[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dack[1] <= dack[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dack[2] <= dack[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dack[3] <= dack[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[0] <= chstate[0].DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= chstate[1].DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= chstate[2].DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= chstate[3].DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= <GND>
odata[5] <= <GND>
odata[6] <= <GND>
odata[7] <= <GND>
oaddr[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oaddr[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oaddr[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oaddr[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oaddr[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oaddr[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oaddr[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oaddr[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oaddr[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oaddr[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oaddr[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oaddr[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oaddr[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oaddr[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oaddr[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oaddr[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
owe_n <= owe_n.DB_MAX_OUTPUT_PORT_TYPE
ord_n <= ord_n.DB_MAX_OUTPUT_PORT_TYPE
oiowe_n <= oiowe_n.DB_MAX_OUTPUT_PORT_TYPE
oiord_n <= oiord_n.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|k580wg75:crt
clk => fifo0.we_a.CLK
clk => fifo0.waddr_a[3].CLK
clk => fifo0.waddr_a[2].CLK
clk => fifo0.waddr_a[1].CLK
clk => fifo0.waddr_a[0].CLK
clk => fifo0.data_a[6].CLK
clk => fifo0.data_a[5].CLK
clk => fifo0.data_a[4].CLK
clk => fifo0.data_a[3].CLK
clk => fifo0.data_a[2].CLK
clk => fifo0.data_a[1].CLK
clk => fifo0.data_a[0].CLK
clk => fifo1.we_a.CLK
clk => fifo1.waddr_a[3].CLK
clk => fifo1.waddr_a[2].CLK
clk => fifo1.waddr_a[1].CLK
clk => fifo1.waddr_a[0].CLK
clk => fifo1.data_a[6].CLK
clk => fifo1.data_a[5].CLK
clk => fifo1.data_a[4].CLK
clk => fifo1.data_a[3].CLK
clk => fifo1.data_a[2].CLK
clk => fifo1.data_a[1].CLK
clk => fifo1.data_a[0].CLK
clk => buf1.we_a.CLK
clk => buf1.waddr_a[6].CLK
clk => buf1.waddr_a[5].CLK
clk => buf1.waddr_a[4].CLK
clk => buf1.waddr_a[3].CLK
clk => buf1.waddr_a[2].CLK
clk => buf1.waddr_a[1].CLK
clk => buf1.waddr_a[0].CLK
clk => buf1.data_a[7].CLK
clk => buf1.data_a[6].CLK
clk => buf1.data_a[5].CLK
clk => buf1.data_a[4].CLK
clk => buf1.data_a[3].CLK
clk => buf1.data_a[2].CLK
clk => buf1.data_a[1].CLK
clk => buf1.data_a[0].CLK
clk => buf0.we_a.CLK
clk => buf0.waddr_a[6].CLK
clk => buf0.waddr_a[5].CLK
clk => buf0.waddr_a[4].CLK
clk => buf0.waddr_a[3].CLK
clk => buf0.waddr_a[2].CLK
clk => buf0.waddr_a[1].CLK
clk => buf0.waddr_a[0].CLK
clk => buf0.data_a[7].CLK
clk => buf0.data_a[6].CLK
clk => buf0.data_a[5].CLK
clk => buf0.data_a[4].CLK
clk => buf0.data_a[3].CLK
clk => buf0.data_a[2].CLK
clk => buf0.data_a[1].CLK
clk => buf0.data_a[0].CLK
clk => istate.CLK
clk => drq~reg0.CLK
clk => ochar[0]~reg0.CLK
clk => ochar[1]~reg0.CLK
clk => ochar[2]~reg0.CLK
clk => ochar[3]~reg0.CLK
clk => ochar[4]~reg0.CLK
clk => ochar[5]~reg0.CLK
clk => ochar[6]~reg0.CLK
clk => lineff.CLK
clk => frame[0].CLK
clk => frame[1].CLK
clk => frame[2].CLK
clk => frame[3].CLK
clk => frame[4].CLK
clk => exattr[0].CLK
clk => exattr[1].CLK
clk => exattr[2].CLK
clk => exattr[3].CLK
clk => exattr[4].CLK
clk => exattr[5].CLK
clk => attr[0].CLK
clk => attr[1].CLK
clk => attr[2].CLK
clk => attr[3].CLK
clk => attr[4].CLK
clk => attr[5].CLK
clk => opos[0].CLK
clk => opos[1].CLK
clk => opos[2].CLK
clk => opos[3].CLK
clk => opos[4].CLK
clk => opos[5].CLK
clk => opos[6].CLK
clk => opos[7].CLK
clk => oposf[0].CLK
clk => oposf[1].CLK
clk => oposf[2].CLK
clk => oposf[3].CLK
clk => ipos[0].CLK
clk => ipos[1].CLK
clk => ipos[2].CLK
clk => ipos[3].CLK
clk => ipos[4].CLK
clk => ipos[5].CLK
clk => ipos[6].CLK
clk => iposf[0].CLK
clk => iposf[1].CLK
clk => iposf[2].CLK
clk => iposf[3].CLK
clk => vspfe.CLK
clk => dmae.CLK
clk => ypos[0].CLK
clk => ypos[1].CLK
clk => ypos[2].CLK
clk => ypos[3].CLK
clk => ypos[4].CLK
clk => ypos[5].CLK
clk => chline[0].CLK
clk => chline[1].CLK
clk => chline[2].CLK
clk => chline[3].CLK
clk => chline[4].CLK
clk => exhrtc.CLK
clk => exvrtc.CLK
clk => init0[0].CLK
clk => init0[1].CLK
clk => init0[2].CLK
clk => init0[3].CLK
clk => init0[4].CLK
clk => init0[5].CLK
clk => init0[6].CLK
clk => init1[0].CLK
clk => init1[1].CLK
clk => init1[2].CLK
clk => init1[3].CLK
clk => init1[4].CLK
clk => init1[5].CLK
clk => init2[0].CLK
clk => init2[1].CLK
clk => init2[2].CLK
clk => init2[3].CLK
clk => init2[4].CLK
clk => init2[5].CLK
clk => init2[6].CLK
clk => init2[7].CLK
clk => init3[4].CLK
clk => init3[5].CLK
clk => init3[6].CLK
clk => init3[7].CLK
clk => curx[0].CLK
clk => curx[1].CLK
clk => curx[2].CLK
clk => curx[3].CLK
clk => curx[4].CLK
clk => curx[5].CLK
clk => curx[6].CLK
clk => cury[0].CLK
clk => cury[1].CLK
clk => cury[2].CLK
clk => cury[3].CLK
clk => cury[4].CLK
clk => cury[5].CLK
clk => pstate[0].CLK
clk => pstate[1].CLK
clk => pstate[2].CLK
clk => inte.CLK
clk => enable.CLK
clk => err.CLK
clk => irq~reg0.CLK
clk => exrd_n.CLK
clk => exwe_n.CLK
clk => fifo0.CLK0
clk => fifo1.CLK0
clk => buf0.CLK0
clk => buf1.CLK0
ce => irq.OUTPUTSELECT
ce => fifo0.OUTPUTSELECT
ce => fifo1.OUTPUTSELECT
ce => buf1.OUTPUTSELECT
ce => buf0.OUTPUTSELECT
ce => attr[2].ENA
ce => attr[1].ENA
ce => attr[0].ENA
ce => exattr[5].ENA
ce => exattr[4].ENA
ce => exattr[3].ENA
ce => exattr[2].ENA
ce => exattr[1].ENA
ce => exattr[0].ENA
ce => frame[4].ENA
ce => frame[3].ENA
ce => frame[2].ENA
ce => frame[1].ENA
ce => frame[0].ENA
ce => lineff.ENA
ce => ochar[6]~reg0.ENA
ce => ochar[5]~reg0.ENA
ce => ochar[4]~reg0.ENA
ce => ochar[3]~reg0.ENA
ce => ochar[2]~reg0.ENA
ce => ochar[1]~reg0.ENA
ce => ochar[0]~reg0.ENA
ce => drq~reg0.ENA
ce => istate.ENA
ce => attr[3].ENA
ce => attr[4].ENA
ce => attr[5].ENA
ce => opos[0].ENA
ce => opos[1].ENA
ce => opos[2].ENA
ce => opos[3].ENA
ce => opos[4].ENA
ce => opos[5].ENA
ce => opos[6].ENA
ce => opos[7].ENA
ce => oposf[0].ENA
ce => oposf[1].ENA
ce => oposf[2].ENA
ce => oposf[3].ENA
ce => ipos[0].ENA
ce => ipos[1].ENA
ce => ipos[2].ENA
ce => ipos[3].ENA
ce => ipos[4].ENA
ce => ipos[5].ENA
ce => ipos[6].ENA
ce => iposf[0].ENA
ce => iposf[1].ENA
ce => iposf[2].ENA
ce => iposf[3].ENA
ce => vspfe.ENA
ce => dmae.ENA
ce => ypos[0].ENA
ce => ypos[1].ENA
ce => ypos[2].ENA
ce => ypos[3].ENA
ce => ypos[4].ENA
ce => ypos[5].ENA
ce => chline[0].ENA
ce => chline[1].ENA
ce => chline[2].ENA
ce => chline[3].ENA
ce => chline[4].ENA
ce => exhrtc.ENA
ce => exvrtc.ENA
iaddr => enable.OUTPUTSELECT
iaddr => inte.OUTPUTSELECT
iaddr => pstate.OUTPUTSELECT
iaddr => pstate.OUTPUTSELECT
iaddr => pstate.OUTPUTSELECT
iaddr => err.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => cury.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => curx.OUTPUTSELECT
iaddr => init3.OUTPUTSELECT
iaddr => init3.OUTPUTSELECT
iaddr => init3.OUTPUTSELECT
iaddr => init3.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init2.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init1.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
iaddr => init0.OUTPUTSELECT
idata[0] => Add1.IN14
idata[0] => Add2.IN12
idata[0] => init2.DATAB
idata[0] => init1.DATAB
idata[0] => init0.DATAB
idata[1] => Add1.IN13
idata[1] => Add2.IN11
idata[1] => init2.DATAB
idata[1] => init1.DATAB
idata[1] => init0.DATAB
idata[2] => Add1.IN12
idata[2] => Add2.IN10
idata[2] => init2.DATAB
idata[2] => init1.DATAB
idata[2] => init0.DATAB
idata[3] => Add1.IN11
idata[3] => Add2.IN9
idata[3] => init2.DATAB
idata[3] => init1.DATAB
idata[3] => init0.DATAB
idata[4] => Add1.IN10
idata[4] => Add2.IN8
idata[4] => init3.DATAB
idata[4] => init2.DATAB
idata[4] => init1.DATAB
idata[4] => init0.DATAB
idata[5] => Mux0.IN6
idata[5] => Mux1.IN6
idata[5] => Mux2.IN5
idata[5] => Decoder0.IN2
idata[5] => Add1.IN9
idata[5] => Add2.IN7
idata[5] => init3.DATAB
idata[5] => init2.DATAB
idata[5] => init1.DATAB
idata[5] => init0.DATAB
idata[6] => Mux0.IN5
idata[6] => Mux1.IN5
idata[6] => Mux2.IN4
idata[6] => Decoder0.IN1
idata[6] => Add1.IN8
idata[6] => init3.DATAB
idata[6] => init2.DATAB
idata[6] => init0.DATAB
idata[7] => Mux0.IN4
idata[7] => Mux1.IN4
idata[7] => Mux2.IN3
idata[7] => Decoder0.IN0
idata[7] => init3.DATAB
idata[7] => init2.DATAB
iwe_n => always0.IN1
iwe_n => exwe_n.DATAIN
ird_n => always0.IN1
ird_n => exrd_n.DATAIN
vrtc => always0.IN1
vrtc => exvrtc.DATAIN
hrtc => always0.IN1
hrtc => exhrtc.DATAIN
dack => always0.IN1
ichar[0] => always0.IN1
ichar[0] => fifo1.data_a[0].DATAIN
ichar[0] => fifo0.data_a[0].DATAIN
ichar[0] => buf1.data_a[0].DATAIN
ichar[0] => buf0.data_a[0].DATAIN
ichar[0] => fifo0.DATAIN
ichar[0] => fifo1.DATAIN
ichar[0] => buf0.DATAIN
ichar[0] => buf1.DATAIN
ichar[1] => dmae.OUTPUTSELECT
ichar[1] => fifo1.data_a[1].DATAIN
ichar[1] => fifo0.data_a[1].DATAIN
ichar[1] => buf1.data_a[1].DATAIN
ichar[1] => buf0.data_a[1].DATAIN
ichar[1] => fifo0.DATAIN1
ichar[1] => fifo1.DATAIN1
ichar[1] => buf0.DATAIN1
ichar[1] => buf1.DATAIN1
ichar[2] => fifo1.data_a[2].DATAIN
ichar[2] => fifo0.data_a[2].DATAIN
ichar[2] => buf1.data_a[2].DATAIN
ichar[2] => buf0.data_a[2].DATAIN
ichar[2] => fifo0.DATAIN2
ichar[2] => fifo1.DATAIN2
ichar[2] => buf0.DATAIN2
ichar[2] => buf1.DATAIN2
ichar[3] => fifo1.data_a[3].DATAIN
ichar[3] => fifo0.data_a[3].DATAIN
ichar[3] => buf1.data_a[3].DATAIN
ichar[3] => buf0.data_a[3].DATAIN
ichar[3] => fifo0.DATAIN3
ichar[3] => fifo1.DATAIN3
ichar[3] => buf0.DATAIN3
ichar[3] => buf1.DATAIN3
ichar[4] => Equal9.IN3
ichar[4] => fifo1.data_a[4].DATAIN
ichar[4] => fifo0.data_a[4].DATAIN
ichar[4] => buf1.data_a[4].DATAIN
ichar[4] => buf0.data_a[4].DATAIN
ichar[4] => fifo0.DATAIN4
ichar[4] => fifo1.DATAIN4
ichar[4] => buf0.DATAIN4
ichar[4] => buf1.DATAIN4
ichar[5] => Equal9.IN2
ichar[5] => fifo1.data_a[5].DATAIN
ichar[5] => fifo0.data_a[5].DATAIN
ichar[5] => buf1.data_a[5].DATAIN
ichar[5] => buf0.data_a[5].DATAIN
ichar[5] => fifo0.DATAIN5
ichar[5] => fifo1.DATAIN5
ichar[5] => buf0.DATAIN5
ichar[5] => buf1.DATAIN5
ichar[6] => Equal9.IN1
ichar[6] => Equal10.IN1
ichar[6] => fifo1.data_a[6].DATAIN
ichar[6] => fifo0.data_a[6].DATAIN
ichar[6] => buf1.data_a[6].DATAIN
ichar[6] => buf0.data_a[6].DATAIN
ichar[6] => fifo0.DATAIN6
ichar[6] => fifo1.DATAIN6
ichar[6] => buf0.DATAIN6
ichar[6] => buf1.DATAIN6
ichar[7] => Equal9.IN0
ichar[7] => Equal10.IN0
ichar[7] => buf1.data_a[7].DATAIN
ichar[7] => buf0.data_a[7].DATAIN
ichar[7] => buf0.DATAIN7
ichar[7] => buf1.DATAIN7
drq <= drq~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[0] <= <GND>
odata[1] <= <GND>
odata[2] <= enable.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= err.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= <GND>
odata[5] <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= inte.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= <GND>
line[0] <= line.DB_MAX_OUTPUT_PORT_TYPE
line[1] <= line.DB_MAX_OUTPUT_PORT_TYPE
line[2] <= line.DB_MAX_OUTPUT_PORT_TYPE
line[3] <= line.DB_MAX_OUTPUT_PORT_TYPE
ochar[0] <= ochar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[1] <= ochar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[2] <= ochar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[3] <= ochar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[4] <= ochar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[5] <= ochar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ochar[6] <= ochar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lten <= lten.DB_MAX_OUTPUT_PORT_TYPE
vsp <= vsp.DB_MAX_OUTPUT_PORT_TYPE
rvv <= rvv.DB_MAX_OUTPUT_PORT_TYPE
hilight <= attr[0].DB_MAX_OUTPUT_PORT_TYPE
lattr[0] <= <GND>
lattr[1] <= <GND>
gattr[0] <= attr[2].DB_MAX_OUTPUT_PORT_TYPE
gattr[1] <= attr[3].DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_video:vid
clk => clk.IN3
hr <= hvsync_generator:vgasync.vga_h_sync
vr <= hvsync_generator:vgasync.vga_v_sync
hr_wg75 <= hr_wg75.DB_MAX_OUTPUT_PORT_TYPE
vr_wg75 <= vr_wg75.DB_MAX_OUTPUT_PORT_TYPE
cce <= cce.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= <GND>
r[1] <= <GND>
r[2] <= <GND>
r[3] <= <GND>
r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= <GND>
g[1] <= <GND>
g[2] <= <GND>
g[3] <= <GND>
g[4] <= <GND>
g[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= <GND>
b[1] <= <GND>
b[2] <= <GND>
b[3] <= <GND>
b[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
line[0] => line[0].IN1
line[1] => line[1].IN1
line[2] => line[2].IN1
line[3] => ~NO_FANOUT~
ichar[0] => ichar[0].IN1
ichar[1] => ichar[1].IN1
ichar[2] => ichar[2].IN1
ichar[3] => ichar[3].IN1
ichar[4] => ichar[4].IN1
ichar[5] => ichar[5].IN1
ichar[6] => ichar[6].IN1
vsp => data.OUTPUTSELECT
vsp => data.OUTPUTSELECT
vsp => data.OUTPUTSELECT
vsp => data.OUTPUTSELECT
vsp => data.OUTPUTSELECT
vsp => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
lten => data.OUTPUTSELECT
rvv => data.IN1
rvv => data.IN1
rvv => data.IN1
rvv => data.IN1
rvv => data.IN1
rvv => data.IN1


|rk_wxeda|rk_video:vid|rambuffer:framebuf
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_a[16] => address_a[16].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
address_b[16] => address_b[16].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_b[0] => data_b[0].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component
wren_a => altsyncram_p6g2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_p6g2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p6g2:auto_generated.data_a[0]
data_b[0] => altsyncram_p6g2:auto_generated.data_b[0]
address_a[0] => altsyncram_p6g2:auto_generated.address_a[0]
address_a[1] => altsyncram_p6g2:auto_generated.address_a[1]
address_a[2] => altsyncram_p6g2:auto_generated.address_a[2]
address_a[3] => altsyncram_p6g2:auto_generated.address_a[3]
address_a[4] => altsyncram_p6g2:auto_generated.address_a[4]
address_a[5] => altsyncram_p6g2:auto_generated.address_a[5]
address_a[6] => altsyncram_p6g2:auto_generated.address_a[6]
address_a[7] => altsyncram_p6g2:auto_generated.address_a[7]
address_a[8] => altsyncram_p6g2:auto_generated.address_a[8]
address_a[9] => altsyncram_p6g2:auto_generated.address_a[9]
address_a[10] => altsyncram_p6g2:auto_generated.address_a[10]
address_a[11] => altsyncram_p6g2:auto_generated.address_a[11]
address_a[12] => altsyncram_p6g2:auto_generated.address_a[12]
address_a[13] => altsyncram_p6g2:auto_generated.address_a[13]
address_a[14] => altsyncram_p6g2:auto_generated.address_a[14]
address_a[15] => altsyncram_p6g2:auto_generated.address_a[15]
address_a[16] => altsyncram_p6g2:auto_generated.address_a[16]
address_b[0] => altsyncram_p6g2:auto_generated.address_b[0]
address_b[1] => altsyncram_p6g2:auto_generated.address_b[1]
address_b[2] => altsyncram_p6g2:auto_generated.address_b[2]
address_b[3] => altsyncram_p6g2:auto_generated.address_b[3]
address_b[4] => altsyncram_p6g2:auto_generated.address_b[4]
address_b[5] => altsyncram_p6g2:auto_generated.address_b[5]
address_b[6] => altsyncram_p6g2:auto_generated.address_b[6]
address_b[7] => altsyncram_p6g2:auto_generated.address_b[7]
address_b[8] => altsyncram_p6g2:auto_generated.address_b[8]
address_b[9] => altsyncram_p6g2:auto_generated.address_b[9]
address_b[10] => altsyncram_p6g2:auto_generated.address_b[10]
address_b[11] => altsyncram_p6g2:auto_generated.address_b[11]
address_b[12] => altsyncram_p6g2:auto_generated.address_b[12]
address_b[13] => altsyncram_p6g2:auto_generated.address_b[13]
address_b[14] => altsyncram_p6g2:auto_generated.address_b[14]
address_b[15] => altsyncram_p6g2:auto_generated.address_b[15]
address_b[16] => altsyncram_p6g2:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6g2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p6g2:auto_generated.q_a[0]
q_b[0] <= altsyncram_p6g2:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_bua:decode2.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_bua:decode2.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_bua:decode2.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_bua:decode2.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_bua:decode3.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_bua:decode3.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_bua:decode3.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_bua:decode3.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[3].CLK
clock0 => out_address_reg_b[2].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a1.PORTBDATAIN
data_b[0] => ram_block1a2.PORTBDATAIN
data_b[0] => ram_block1a3.PORTBDATAIN
data_b[0] => ram_block1a4.PORTBDATAIN
data_b[0] => ram_block1a5.PORTBDATAIN
data_b[0] => ram_block1a6.PORTBDATAIN
data_b[0] => ram_block1a7.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a9.PORTBDATAIN
data_b[0] => ram_block1a10.PORTBDATAIN
data_b[0] => ram_block1a11.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a13.PORTBDATAIN
data_b[0] => ram_block1a14.PORTBDATAIN
data_b[0] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_kob:mux4.result[0]
q_b[0] <= mux_kob:mux5.result[0]
wren_a => decode_bua:decode2.enable
wren_b => decode_bua:decode3.enable


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|decode_bua:decode2
data[0] => w_anode280w[1].IN0
data[0] => w_anode297w[1].IN1
data[0] => w_anode307w[1].IN0
data[0] => w_anode317w[1].IN1
data[0] => w_anode327w[1].IN0
data[0] => w_anode337w[1].IN1
data[0] => w_anode347w[1].IN0
data[0] => w_anode357w[1].IN1
data[0] => w_anode376w[1].IN0
data[0] => w_anode387w[1].IN1
data[0] => w_anode397w[1].IN0
data[0] => w_anode407w[1].IN1
data[0] => w_anode417w[1].IN0
data[0] => w_anode427w[1].IN1
data[0] => w_anode437w[1].IN0
data[0] => w_anode447w[1].IN1
data[1] => w_anode280w[2].IN0
data[1] => w_anode297w[2].IN0
data[1] => w_anode307w[2].IN1
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN0
data[1] => w_anode337w[2].IN0
data[1] => w_anode347w[2].IN1
data[1] => w_anode357w[2].IN1
data[1] => w_anode376w[2].IN0
data[1] => w_anode387w[2].IN0
data[1] => w_anode397w[2].IN1
data[1] => w_anode407w[2].IN1
data[1] => w_anode417w[2].IN0
data[1] => w_anode427w[2].IN0
data[1] => w_anode437w[2].IN1
data[1] => w_anode447w[2].IN1
data[2] => w_anode280w[3].IN0
data[2] => w_anode297w[3].IN0
data[2] => w_anode307w[3].IN0
data[2] => w_anode317w[3].IN0
data[2] => w_anode327w[3].IN1
data[2] => w_anode337w[3].IN1
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode376w[3].IN0
data[2] => w_anode387w[3].IN0
data[2] => w_anode397w[3].IN0
data[2] => w_anode407w[3].IN0
data[2] => w_anode417w[3].IN1
data[2] => w_anode427w[3].IN1
data[2] => w_anode437w[3].IN1
data[2] => w_anode447w[3].IN1
data[3] => w_anode271w[1].IN0
data[3] => w_anode369w[1].IN1
enable => w_anode271w[1].IN0
enable => w_anode369w[1].IN0
eq[0] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode297w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode447w[3].DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|decode_bua:decode3
data[0] => w_anode280w[1].IN0
data[0] => w_anode297w[1].IN1
data[0] => w_anode307w[1].IN0
data[0] => w_anode317w[1].IN1
data[0] => w_anode327w[1].IN0
data[0] => w_anode337w[1].IN1
data[0] => w_anode347w[1].IN0
data[0] => w_anode357w[1].IN1
data[0] => w_anode376w[1].IN0
data[0] => w_anode387w[1].IN1
data[0] => w_anode397w[1].IN0
data[0] => w_anode407w[1].IN1
data[0] => w_anode417w[1].IN0
data[0] => w_anode427w[1].IN1
data[0] => w_anode437w[1].IN0
data[0] => w_anode447w[1].IN1
data[1] => w_anode280w[2].IN0
data[1] => w_anode297w[2].IN0
data[1] => w_anode307w[2].IN1
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN0
data[1] => w_anode337w[2].IN0
data[1] => w_anode347w[2].IN1
data[1] => w_anode357w[2].IN1
data[1] => w_anode376w[2].IN0
data[1] => w_anode387w[2].IN0
data[1] => w_anode397w[2].IN1
data[1] => w_anode407w[2].IN1
data[1] => w_anode417w[2].IN0
data[1] => w_anode427w[2].IN0
data[1] => w_anode437w[2].IN1
data[1] => w_anode447w[2].IN1
data[2] => w_anode280w[3].IN0
data[2] => w_anode297w[3].IN0
data[2] => w_anode307w[3].IN0
data[2] => w_anode317w[3].IN0
data[2] => w_anode327w[3].IN1
data[2] => w_anode337w[3].IN1
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode376w[3].IN0
data[2] => w_anode387w[3].IN0
data[2] => w_anode397w[3].IN0
data[2] => w_anode407w[3].IN0
data[2] => w_anode417w[3].IN1
data[2] => w_anode427w[3].IN1
data[2] => w_anode437w[3].IN1
data[2] => w_anode447w[3].IN1
data[3] => w_anode271w[1].IN0
data[3] => w_anode369w[1].IN1
enable => w_anode271w[1].IN0
enable => w_anode369w[1].IN0
eq[0] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode297w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode447w[3].DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|mux_kob:mux4
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|rk_wxeda|rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|mux_kob:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|rk_wxeda|rk_video:vid|font:from
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|rk_wxeda|rk_video:vid|font:from|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1m81:auto_generated.address_a[0]
address_a[1] => altsyncram_1m81:auto_generated.address_a[1]
address_a[2] => altsyncram_1m81:auto_generated.address_a[2]
address_a[3] => altsyncram_1m81:auto_generated.address_a[3]
address_a[4] => altsyncram_1m81:auto_generated.address_a[4]
address_a[5] => altsyncram_1m81:auto_generated.address_a[5]
address_a[6] => altsyncram_1m81:auto_generated.address_a[6]
address_a[7] => altsyncram_1m81:auto_generated.address_a[7]
address_a[8] => altsyncram_1m81:auto_generated.address_a[8]
address_a[9] => altsyncram_1m81:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1m81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1m81:auto_generated.q_a[0]
q_a[1] <= altsyncram_1m81:auto_generated.q_a[1]
q_a[2] <= altsyncram_1m81:auto_generated.q_a[2]
q_a[3] <= altsyncram_1m81:auto_generated.q_a[3]
q_a[4] <= altsyncram_1m81:auto_generated.q_a[4]
q_a[5] <= altsyncram_1m81:auto_generated.q_a[5]
q_a[6] <= altsyncram_1m81:auto_generated.q_a[6]
q_a[7] <= altsyncram_1m81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rk_wxeda|rk_video:vid|font:from|altsyncram:altsyncram_component|altsyncram_1m81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|rk_wxeda|rk_video:vid|hvsync_generator:vgasync
clk => vga_VS.CLK
clk => vga_HS.CLK
clk => CounterY[0]~reg0.CLK
clk => CounterY[1]~reg0.CLK
clk => CounterY[2]~reg0.CLK
clk => CounterY[3]~reg0.CLK
clk => CounterY[4]~reg0.CLK
clk => CounterY[5]~reg0.CLK
clk => CounterY[6]~reg0.CLK
clk => CounterY[7]~reg0.CLK
clk => CounterY[8]~reg0.CLK
clk => CounterY[9]~reg0.CLK
clk => CounterY[10]~reg0.CLK
clk => CounterX[0]~reg0.CLK
clk => CounterX[1]~reg0.CLK
clk => CounterX[2]~reg0.CLK
clk => CounterX[3]~reg0.CLK
clk => CounterX[4]~reg0.CLK
clk => CounterX[5]~reg0.CLK
clk => CounterX[6]~reg0.CLK
clk => CounterX[7]~reg0.CLK
clk => CounterX[8]~reg0.CLK
clk => CounterX[9]~reg0.CLK
clk => CounterX[10]~reg0.CLK
vga_h_sync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE
inDisplayArea <= inDisplayArea.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[10] <= CounterX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[10] <= CounterY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_kbd:kbd
clk => clk.IN1
reset => reset.IN1
ps2_clk <> Keyboard:kbd.PS2Clock
ps2_dat <> Keyboard:kbd.PS2Data
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[0] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[1] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[2] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[3] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[4] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[5] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[6] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
addr[7] => odata.IN1
odata[0] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata.DB_MAX_OUTPUT_PORT_TYPE
shift[0] <= shifts[0].DB_MAX_OUTPUT_PORT_TYPE
shift[1] <= shifts[1].DB_MAX_OUTPUT_PORT_TYPE
shift[2] <= shifts[2].DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_kbd:kbd|Keyboard:kbd
Reset => ps2controller:PS2_Controller.Reset
Reset => keyboardmapper:Keyboard_Mapper.Reset
Clock => ps2controller:PS2_Controller.Clock
Clock => keyboardmapper:Keyboard_Mapper.Clock
PS2Clock <> ps2controller:PS2_Controller.PS2Clock
PS2Data <> ps2controller:PS2_Controller.PS2Data
CodeReady <= keyboardmapper:Keyboard_Mapper.CodeReady
ScanCode[0] <= keyboardmapper:Keyboard_Mapper.ScanCode[0]
ScanCode[1] <= keyboardmapper:Keyboard_Mapper.ScanCode[1]
ScanCode[2] <= keyboardmapper:Keyboard_Mapper.ScanCode[2]
ScanCode[3] <= keyboardmapper:Keyboard_Mapper.ScanCode[3]
ScanCode[4] <= keyboardmapper:Keyboard_Mapper.ScanCode[4]
ScanCode[5] <= keyboardmapper:Keyboard_Mapper.ScanCode[5]
ScanCode[6] <= keyboardmapper:Keyboard_Mapper.ScanCode[6]
ScanCode[7] <= keyboardmapper:Keyboard_Mapper.ScanCode[7]
ScanCode[8] <= keyboardmapper:Keyboard_Mapper.ScanCode[8]
ScanCode[9] <= keyboardmapper:Keyboard_Mapper.ScanCode[9]


|rk_wxeda|rk_kbd:kbd|Keyboard:kbd|PS2Controller:PS2_Controller
Reset => debouncer:DebounceClock.Reset
Reset => Byte[0].PRESET
Reset => Byte[1].PRESET
Reset => Byte[2].PRESET
Reset => Byte[3].PRESET
Reset => Byte[4].PRESET
Reset => Byte[5].PRESET
Reset => Byte[6].PRESET
Reset => Byte[7].PRESET
Reset => PS2ClockPrevious.PRESET
Reset => TimeCounter[0].ACLR
Reset => TimeCounter[1].ACLR
Reset => TimeCounter[2].ACLR
Reset => TimeCounter[3].ACLR
Reset => TimeCounter[4].ACLR
Reset => TimeCounter[5].ACLR
Reset => TimeCounter[6].ACLR
Reset => TimeCounter[7].ACLR
Reset => TimeCounter[8].ACLR
Reset => TimeCounter[9].ACLR
Reset => TimeCounter[10].ACLR
Reset => TimeCounter[11].ACLR
Reset => TimeCounter[12].ACLR
Reset => CountOnes.ACLR
Reset => BitsSent[0].ACLR
Reset => BitsSent[1].ACLR
Reset => BitsSent[2].ACLR
Reset => BitsSent[3].ACLR
Reset => BitsRead[0].ACLR
Reset => BitsRead[1].ACLR
Reset => BitsRead[2].ACLR
Reset => BitsRead[3].ACLR
Reset => PS2Error~reg0.ACLR
Reset => PS2Busy~reg0.ACLR
Reset => DataByte[0]~reg0.ACLR
Reset => DataByte[1]~reg0.ACLR
Reset => DataByte[2]~reg0.ACLR
Reset => DataByte[3]~reg0.ACLR
Reset => DataByte[4]~reg0.ACLR
Reset => DataByte[5]~reg0.ACLR
Reset => DataByte[6]~reg0.ACLR
Reset => DataByte[7]~reg0.ACLR
Reset => DReady.ACLR
Reset => DataReady~reg0.ACLR
Reset => PS2DataOut.PRESET
Reset => PS2Data_Z.PRESET
Reset => PS2ClockOut.PRESET
Reset => PS2Clock_Z.PRESET
Reset => debouncer:DebounceData.Reset
Reset => State~10.DATAIN
Clock => debouncer:DebounceClock.Clock
Clock => Byte[0].CLK
Clock => Byte[1].CLK
Clock => Byte[2].CLK
Clock => Byte[3].CLK
Clock => Byte[4].CLK
Clock => Byte[5].CLK
Clock => Byte[6].CLK
Clock => Byte[7].CLK
Clock => PS2ClockPrevious.CLK
Clock => TimeCounter[0].CLK
Clock => TimeCounter[1].CLK
Clock => TimeCounter[2].CLK
Clock => TimeCounter[3].CLK
Clock => TimeCounter[4].CLK
Clock => TimeCounter[5].CLK
Clock => TimeCounter[6].CLK
Clock => TimeCounter[7].CLK
Clock => TimeCounter[8].CLK
Clock => TimeCounter[9].CLK
Clock => TimeCounter[10].CLK
Clock => TimeCounter[11].CLK
Clock => TimeCounter[12].CLK
Clock => CountOnes.CLK
Clock => BitsSent[0].CLK
Clock => BitsSent[1].CLK
Clock => BitsSent[2].CLK
Clock => BitsSent[3].CLK
Clock => BitsRead[0].CLK
Clock => BitsRead[1].CLK
Clock => BitsRead[2].CLK
Clock => BitsRead[3].CLK
Clock => PS2Error~reg0.CLK
Clock => PS2Busy~reg0.CLK
Clock => DataByte[0]~reg0.CLK
Clock => DataByte[1]~reg0.CLK
Clock => DataByte[2]~reg0.CLK
Clock => DataByte[3]~reg0.CLK
Clock => DataByte[4]~reg0.CLK
Clock => DataByte[5]~reg0.CLK
Clock => DataByte[6]~reg0.CLK
Clock => DataByte[7]~reg0.CLK
Clock => DReady.CLK
Clock => DataReady~reg0.CLK
Clock => PS2DataOut.CLK
Clock => PS2Data_Z.CLK
Clock => PS2ClockOut.CLK
Clock => PS2Clock_Z.CLK
Clock => debouncer:DebounceData.Clock
Clock => State~8.DATAIN
PS2Clock <> PS2Clock
PS2Data <> PS2Data
Send => PS2Busy.OUTPUTSELECT
Send => State.DATAA
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => Byte.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => TimeCounter.OUTPUTSELECT
Send => State.DATAA
Command[0] => Byte.DATAB
Command[1] => Byte.DATAB
Command[2] => Byte.DATAB
Command[3] => Byte.DATAB
Command[4] => Byte.DATAB
Command[5] => Byte.DATAB
Command[6] => Byte.DATAB
Command[7] => Byte.DATAB
PS2Busy <= PS2Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2Error <= PS2Error~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataReady <= DataReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[0] <= DataByte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[1] <= DataByte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[2] <= DataByte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[3] <= DataByte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[4] <= DataByte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[5] <= DataByte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[6] <= DataByte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataByte[7] <= DataByte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_kbd:kbd|Keyboard:kbd|PS2Controller:PS2_Controller|Debouncer:DebounceClock
Clock => DelayCounter[0].CLK
Clock => DelayCounter[1].CLK
Clock => DelayCounter[2].CLK
Clock => DelayCounter[3].CLK
Clock => DelayCounter[4].CLK
Clock => Internal.CLK
Clock => Output~reg0.CLK
Reset => DelayCounter[0].ACLR
Reset => DelayCounter[1].ACLR
Reset => DelayCounter[2].ACLR
Reset => DelayCounter[3].ACLR
Reset => DelayCounter[4].ACLR
Reset => Internal.ACLR
Reset => Output~reg0.ACLR
Input => process_0.IN1
Input => Internal.DATAIN
Output <= Output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_kbd:kbd|Keyboard:kbd|PS2Controller:PS2_Controller|Debouncer:DebounceData
Clock => DelayCounter[0].CLK
Clock => DelayCounter[1].CLK
Clock => DelayCounter[2].CLK
Clock => DelayCounter[3].CLK
Clock => DelayCounter[4].CLK
Clock => Internal.CLK
Clock => Output~reg0.CLK
Reset => DelayCounter[0].ACLR
Reset => DelayCounter[1].ACLR
Reset => DelayCounter[2].ACLR
Reset => DelayCounter[3].ACLR
Reset => DelayCounter[4].ACLR
Reset => Internal.ACLR
Reset => Output~reg0.ACLR
Input => process_0.IN1
Input => Internal.DATAIN
Output <= Output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|rk_kbd:kbd|Keyboard:kbd|KeyboardMapper:Keyboard_Mapper
Clock => ScanCode[0]~reg0.CLK
Clock => ScanCode[1]~reg0.CLK
Clock => ScanCode[2]~reg0.CLK
Clock => ScanCode[3]~reg0.CLK
Clock => ScanCode[4]~reg0.CLK
Clock => ScanCode[5]~reg0.CLK
Clock => ScanCode[6]~reg0.CLK
Clock => ScanCode[7]~reg0.CLK
Clock => ScanCode[8]~reg0.CLK
Clock => ScanCode[9]~reg0.CLK
Clock => CodeReady~reg0.CLK
Clock => Command[0]~reg0.CLK
Clock => Command[1]~reg0.CLK
Clock => Command[2]~reg0.CLK
Clock => Command[3]~reg0.CLK
Clock => Command[4]~reg0.CLK
Clock => Command[5]~reg0.CLK
Clock => Command[6]~reg0.CLK
Clock => Command[7]~reg0.CLK
Clock => Send~reg0.CLK
Clock => ScrollLock.CLK
Clock => NumLock.CLK
Clock => CapsLock.CLK
Clock => State~10.DATAIN
Reset => process_0.IN0
PS2Busy => Send.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => Command.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Busy => State.OUTPUTSELECT
PS2Error => process_0.IN1
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => Send.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => CapsLock.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => CodeReady.OUTPUTSELECT
DataReady => NumLock.OUTPUTSELECT
DataReady => ScrollLock.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => CodeReady.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => CodeReady.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => ScanCode.OUTPUTSELECT
DataReady => Send.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => Command.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => State.OUTPUTSELECT
DataReady => Send.OUTPUTSELECT
DataByte[0] => Equal0.IN15
DataByte[0] => Mux0.IN262
DataByte[0] => Mux1.IN262
DataByte[0] => Mux2.IN262
DataByte[0] => Mux3.IN262
DataByte[0] => Mux4.IN262
DataByte[0] => Mux5.IN262
DataByte[0] => Mux6.IN262
DataByte[0] => Mux7.IN262
DataByte[0] => Mux8.IN262
DataByte[0] => Mux9.IN10
DataByte[0] => Mux10.IN10
DataByte[0] => Mux11.IN10
DataByte[0] => Mux12.IN10
DataByte[0] => Mux13.IN10
DataByte[0] => Mux14.IN10
DataByte[0] => Mux15.IN10
DataByte[0] => Mux16.IN10
DataByte[0] => Mux17.IN10
DataByte[0] => Mux18.IN8
DataByte[0] => Mux19.IN258
DataByte[0] => Mux20.IN258
DataByte[0] => Mux21.IN258
DataByte[0] => Mux22.IN258
DataByte[0] => Mux23.IN258
DataByte[0] => Mux24.IN258
DataByte[0] => Mux25.IN258
DataByte[0] => Mux26.IN258
DataByte[0] => Mux27.IN258
DataByte[0] => Mux28.IN10
DataByte[0] => Mux28.IN11
DataByte[0] => Mux28.IN12
DataByte[0] => Mux28.IN13
DataByte[0] => Mux28.IN14
DataByte[0] => Mux28.IN15
DataByte[0] => Mux28.IN16
DataByte[0] => Mux28.IN17
DataByte[0] => Mux28.IN18
DataByte[0] => Mux28.IN19
DataByte[0] => Mux28.IN20
DataByte[0] => Mux28.IN21
DataByte[0] => Mux28.IN22
DataByte[0] => Mux28.IN23
DataByte[0] => Mux28.IN24
DataByte[0] => Mux28.IN25
DataByte[0] => Mux28.IN26
DataByte[0] => Mux28.IN27
DataByte[0] => Mux28.IN28
DataByte[0] => Mux28.IN29
DataByte[0] => Mux28.IN30
DataByte[0] => Mux28.IN31
DataByte[0] => Mux28.IN32
DataByte[0] => Mux28.IN33
DataByte[0] => Mux28.IN34
DataByte[0] => Mux28.IN35
DataByte[0] => Mux28.IN36
DataByte[0] => Mux28.IN37
DataByte[0] => Mux28.IN38
DataByte[0] => Mux28.IN39
DataByte[0] => Mux28.IN40
DataByte[0] => Mux28.IN41
DataByte[0] => Mux28.IN42
DataByte[0] => Mux28.IN43
DataByte[0] => Mux28.IN44
DataByte[0] => Mux28.IN45
DataByte[0] => Mux28.IN46
DataByte[0] => Mux28.IN47
DataByte[0] => Mux28.IN48
DataByte[0] => Mux28.IN49
DataByte[0] => Mux28.IN50
DataByte[0] => Mux28.IN51
DataByte[0] => Mux28.IN52
DataByte[0] => Mux28.IN53
DataByte[0] => Mux28.IN54
DataByte[0] => Mux28.IN55
DataByte[0] => Mux28.IN56
DataByte[0] => Mux28.IN57
DataByte[0] => Mux28.IN58
DataByte[0] => Mux28.IN59
DataByte[0] => Mux28.IN60
DataByte[0] => Mux28.IN61
DataByte[0] => Mux28.IN62
DataByte[0] => Mux28.IN63
DataByte[0] => Mux28.IN64
DataByte[0] => Mux28.IN65
DataByte[0] => Mux28.IN66
DataByte[0] => Mux28.IN67
DataByte[0] => Mux28.IN68
DataByte[0] => Mux28.IN69
DataByte[0] => Mux28.IN70
DataByte[0] => Mux28.IN71
DataByte[0] => Mux28.IN72
DataByte[0] => Mux28.IN73
DataByte[0] => Mux28.IN74
DataByte[0] => Mux28.IN75
DataByte[0] => Mux28.IN76
DataByte[0] => Mux28.IN77
DataByte[0] => Mux28.IN78
DataByte[0] => Mux28.IN79
DataByte[0] => Mux28.IN80
DataByte[0] => Mux28.IN81
DataByte[0] => Mux28.IN82
DataByte[0] => Mux28.IN83
DataByte[0] => Mux28.IN84
DataByte[0] => Mux28.IN85
DataByte[0] => Mux28.IN86
DataByte[0] => Mux28.IN87
DataByte[0] => Mux28.IN88
DataByte[0] => Mux28.IN89
DataByte[0] => Mux28.IN90
DataByte[0] => Mux28.IN91
DataByte[0] => Mux28.IN92
DataByte[0] => Mux28.IN93
DataByte[0] => Mux28.IN94
DataByte[0] => Mux28.IN95
DataByte[0] => Mux28.IN96
DataByte[0] => Mux28.IN97
DataByte[0] => Mux28.IN98
DataByte[0] => Mux28.IN99
DataByte[0] => Mux28.IN100
DataByte[0] => Mux28.IN101
DataByte[0] => Mux28.IN102
DataByte[0] => Mux28.IN103
DataByte[0] => Mux28.IN104
DataByte[0] => Mux28.IN105
DataByte[0] => Mux28.IN106
DataByte[0] => Mux28.IN107
DataByte[0] => Mux28.IN108
DataByte[0] => Mux28.IN109
DataByte[0] => Mux28.IN110
DataByte[0] => Mux28.IN111
DataByte[0] => Mux28.IN112
DataByte[0] => Mux28.IN113
DataByte[0] => Mux28.IN114
DataByte[0] => Mux28.IN115
DataByte[0] => Mux28.IN116
DataByte[0] => Mux28.IN117
DataByte[0] => Mux28.IN118
DataByte[0] => Mux28.IN119
DataByte[0] => Mux28.IN120
DataByte[0] => Mux28.IN121
DataByte[0] => Mux28.IN122
DataByte[0] => Mux28.IN123
DataByte[0] => Mux28.IN124
DataByte[0] => Mux28.IN125
DataByte[0] => Mux28.IN126
DataByte[0] => Mux28.IN127
DataByte[0] => Mux28.IN128
DataByte[0] => Mux28.IN129
DataByte[0] => Mux28.IN130
DataByte[0] => Mux28.IN131
DataByte[0] => Mux28.IN132
DataByte[0] => Mux28.IN133
DataByte[0] => Mux28.IN134
DataByte[0] => Mux28.IN135
DataByte[0] => Mux28.IN136
DataByte[0] => Mux28.IN137
DataByte[0] => Mux28.IN138
DataByte[0] => Mux28.IN139
DataByte[0] => Mux28.IN140
DataByte[0] => Mux28.IN141
DataByte[0] => Mux28.IN142
DataByte[0] => Mux28.IN143
DataByte[0] => Mux28.IN144
DataByte[0] => Mux28.IN145
DataByte[0] => Mux28.IN146
DataByte[0] => Mux28.IN147
DataByte[0] => Mux28.IN148
DataByte[0] => Mux28.IN149
DataByte[0] => Mux28.IN150
DataByte[0] => Mux28.IN151
DataByte[0] => Mux28.IN152
DataByte[0] => Mux28.IN153
DataByte[0] => Mux28.IN154
DataByte[0] => Mux28.IN155
DataByte[0] => Mux28.IN156
DataByte[0] => Mux28.IN157
DataByte[0] => Mux28.IN158
DataByte[0] => Mux28.IN159
DataByte[0] => Mux28.IN160
DataByte[0] => Mux28.IN161
DataByte[0] => Mux28.IN162
DataByte[0] => Mux28.IN163
DataByte[0] => Mux28.IN164
DataByte[0] => Mux28.IN165
DataByte[0] => Mux28.IN166
DataByte[0] => Mux28.IN167
DataByte[0] => Mux28.IN168
DataByte[0] => Mux28.IN169
DataByte[0] => Mux28.IN170
DataByte[0] => Mux28.IN171
DataByte[0] => Mux28.IN172
DataByte[0] => Mux28.IN173
DataByte[0] => Mux28.IN174
DataByte[0] => Mux28.IN175
DataByte[0] => Mux28.IN176
DataByte[0] => Mux28.IN177
DataByte[0] => Mux28.IN178
DataByte[0] => Mux28.IN179
DataByte[0] => Mux28.IN180
DataByte[0] => Mux28.IN181
DataByte[0] => Mux28.IN182
DataByte[0] => Mux28.IN183
DataByte[0] => Mux28.IN184
DataByte[0] => Mux28.IN185
DataByte[0] => Mux28.IN186
DataByte[0] => Mux28.IN187
DataByte[0] => Mux28.IN188
DataByte[0] => Mux28.IN189
DataByte[0] => Mux28.IN190
DataByte[0] => Mux28.IN191
DataByte[0] => Mux28.IN192
DataByte[0] => Mux28.IN193
DataByte[0] => Mux28.IN194
DataByte[0] => Mux28.IN195
DataByte[0] => Mux28.IN196
DataByte[0] => Mux28.IN197
DataByte[0] => Mux28.IN198
DataByte[0] => Mux28.IN199
DataByte[0] => Mux28.IN200
DataByte[0] => Mux28.IN201
DataByte[0] => Mux28.IN202
DataByte[0] => Mux28.IN203
DataByte[0] => Mux28.IN204
DataByte[0] => Mux28.IN205
DataByte[0] => Mux28.IN206
DataByte[0] => Mux28.IN207
DataByte[0] => Mux28.IN208
DataByte[0] => Mux28.IN209
DataByte[0] => Mux28.IN210
DataByte[0] => Mux28.IN211
DataByte[0] => Mux28.IN212
DataByte[0] => Mux28.IN213
DataByte[0] => Mux28.IN214
DataByte[0] => Mux28.IN215
DataByte[0] => Mux28.IN216
DataByte[0] => Mux28.IN217
DataByte[0] => Mux28.IN218
DataByte[0] => Mux28.IN219
DataByte[0] => Mux28.IN220
DataByte[0] => Mux28.IN221
DataByte[0] => Mux28.IN222
DataByte[0] => Mux28.IN223
DataByte[0] => Mux28.IN224
DataByte[0] => Mux28.IN225
DataByte[0] => Mux28.IN226
DataByte[0] => Mux28.IN227
DataByte[0] => Mux28.IN228
DataByte[0] => Mux28.IN229
DataByte[0] => Mux28.IN230
DataByte[0] => Mux28.IN231
DataByte[0] => Mux28.IN232
DataByte[0] => Mux28.IN233
DataByte[0] => Mux28.IN234
DataByte[0] => Mux28.IN235
DataByte[0] => Mux28.IN236
DataByte[0] => Mux28.IN237
DataByte[0] => Mux28.IN238
DataByte[0] => Mux28.IN239
DataByte[0] => Mux28.IN240
DataByte[0] => Mux28.IN241
DataByte[0] => Mux28.IN242
DataByte[0] => Mux28.IN243
DataByte[0] => Mux28.IN244
DataByte[0] => Mux28.IN245
DataByte[0] => Mux28.IN246
DataByte[0] => Mux28.IN247
DataByte[0] => Mux28.IN248
DataByte[0] => Mux28.IN249
DataByte[0] => Mux28.IN250
DataByte[0] => Mux28.IN251
DataByte[0] => Mux28.IN252
DataByte[0] => Mux28.IN253
DataByte[0] => Mux28.IN254
DataByte[0] => Mux28.IN255
DataByte[0] => Mux28.IN256
DataByte[0] => Mux28.IN257
DataByte[0] => Mux28.IN258
DataByte[0] => Mux29.IN263
DataByte[0] => Mux30.IN8
DataByte[0] => Mux31.IN8
DataByte[0] => Equal1.IN15
DataByte[0] => ScanCode.DATAA
DataByte[0] => ScanCode.DATAB
DataByte[0] => Equal2.IN15
DataByte[0] => Equal3.IN15
DataByte[1] => Equal0.IN14
DataByte[1] => Mux0.IN261
DataByte[1] => Mux1.IN261
DataByte[1] => Mux2.IN261
DataByte[1] => Mux3.IN261
DataByte[1] => Mux4.IN261
DataByte[1] => Mux5.IN261
DataByte[1] => Mux6.IN261
DataByte[1] => Mux7.IN261
DataByte[1] => Mux8.IN261
DataByte[1] => Mux9.IN9
DataByte[1] => Mux10.IN9
DataByte[1] => Mux11.IN9
DataByte[1] => Mux12.IN9
DataByte[1] => Mux13.IN9
DataByte[1] => Mux14.IN9
DataByte[1] => Mux15.IN9
DataByte[1] => Mux16.IN9
DataByte[1] => Mux17.IN9
DataByte[1] => Mux18.IN7
DataByte[1] => Mux19.IN257
DataByte[1] => Mux20.IN257
DataByte[1] => Mux21.IN257
DataByte[1] => Mux22.IN257
DataByte[1] => Mux23.IN257
DataByte[1] => Mux24.IN257
DataByte[1] => Mux25.IN257
DataByte[1] => Mux26.IN257
DataByte[1] => Mux27.IN9
DataByte[1] => Mux27.IN10
DataByte[1] => Mux27.IN11
DataByte[1] => Mux27.IN12
DataByte[1] => Mux27.IN13
DataByte[1] => Mux27.IN14
DataByte[1] => Mux27.IN15
DataByte[1] => Mux27.IN16
DataByte[1] => Mux27.IN17
DataByte[1] => Mux27.IN18
DataByte[1] => Mux27.IN19
DataByte[1] => Mux27.IN20
DataByte[1] => Mux27.IN21
DataByte[1] => Mux27.IN22
DataByte[1] => Mux27.IN23
DataByte[1] => Mux27.IN24
DataByte[1] => Mux27.IN25
DataByte[1] => Mux27.IN26
DataByte[1] => Mux27.IN27
DataByte[1] => Mux27.IN28
DataByte[1] => Mux27.IN29
DataByte[1] => Mux27.IN30
DataByte[1] => Mux27.IN31
DataByte[1] => Mux27.IN32
DataByte[1] => Mux27.IN33
DataByte[1] => Mux27.IN34
DataByte[1] => Mux27.IN35
DataByte[1] => Mux27.IN36
DataByte[1] => Mux27.IN37
DataByte[1] => Mux27.IN38
DataByte[1] => Mux27.IN39
DataByte[1] => Mux27.IN40
DataByte[1] => Mux27.IN41
DataByte[1] => Mux27.IN42
DataByte[1] => Mux27.IN43
DataByte[1] => Mux27.IN44
DataByte[1] => Mux27.IN45
DataByte[1] => Mux27.IN46
DataByte[1] => Mux27.IN47
DataByte[1] => Mux27.IN48
DataByte[1] => Mux27.IN49
DataByte[1] => Mux27.IN50
DataByte[1] => Mux27.IN51
DataByte[1] => Mux27.IN52
DataByte[1] => Mux27.IN53
DataByte[1] => Mux27.IN54
DataByte[1] => Mux27.IN55
DataByte[1] => Mux27.IN56
DataByte[1] => Mux27.IN57
DataByte[1] => Mux27.IN58
DataByte[1] => Mux27.IN59
DataByte[1] => Mux27.IN60
DataByte[1] => Mux27.IN61
DataByte[1] => Mux27.IN62
DataByte[1] => Mux27.IN63
DataByte[1] => Mux27.IN64
DataByte[1] => Mux27.IN65
DataByte[1] => Mux27.IN66
DataByte[1] => Mux27.IN67
DataByte[1] => Mux27.IN68
DataByte[1] => Mux27.IN69
DataByte[1] => Mux27.IN70
DataByte[1] => Mux27.IN71
DataByte[1] => Mux27.IN72
DataByte[1] => Mux27.IN73
DataByte[1] => Mux27.IN74
DataByte[1] => Mux27.IN75
DataByte[1] => Mux27.IN76
DataByte[1] => Mux27.IN77
DataByte[1] => Mux27.IN78
DataByte[1] => Mux27.IN79
DataByte[1] => Mux27.IN80
DataByte[1] => Mux27.IN81
DataByte[1] => Mux27.IN82
DataByte[1] => Mux27.IN83
DataByte[1] => Mux27.IN84
DataByte[1] => Mux27.IN85
DataByte[1] => Mux27.IN86
DataByte[1] => Mux27.IN87
DataByte[1] => Mux27.IN88
DataByte[1] => Mux27.IN89
DataByte[1] => Mux27.IN90
DataByte[1] => Mux27.IN91
DataByte[1] => Mux27.IN92
DataByte[1] => Mux27.IN93
DataByte[1] => Mux27.IN94
DataByte[1] => Mux27.IN95
DataByte[1] => Mux27.IN96
DataByte[1] => Mux27.IN97
DataByte[1] => Mux27.IN98
DataByte[1] => Mux27.IN99
DataByte[1] => Mux27.IN100
DataByte[1] => Mux27.IN101
DataByte[1] => Mux27.IN102
DataByte[1] => Mux27.IN103
DataByte[1] => Mux27.IN104
DataByte[1] => Mux27.IN105
DataByte[1] => Mux27.IN106
DataByte[1] => Mux27.IN107
DataByte[1] => Mux27.IN108
DataByte[1] => Mux27.IN109
DataByte[1] => Mux27.IN110
DataByte[1] => Mux27.IN111
DataByte[1] => Mux27.IN112
DataByte[1] => Mux27.IN113
DataByte[1] => Mux27.IN114
DataByte[1] => Mux27.IN115
DataByte[1] => Mux27.IN116
DataByte[1] => Mux27.IN117
DataByte[1] => Mux27.IN118
DataByte[1] => Mux27.IN119
DataByte[1] => Mux27.IN120
DataByte[1] => Mux27.IN121
DataByte[1] => Mux27.IN122
DataByte[1] => Mux27.IN123
DataByte[1] => Mux27.IN124
DataByte[1] => Mux27.IN125
DataByte[1] => Mux27.IN126
DataByte[1] => Mux27.IN127
DataByte[1] => Mux27.IN128
DataByte[1] => Mux27.IN129
DataByte[1] => Mux27.IN130
DataByte[1] => Mux27.IN131
DataByte[1] => Mux27.IN132
DataByte[1] => Mux27.IN133
DataByte[1] => Mux27.IN134
DataByte[1] => Mux27.IN135
DataByte[1] => Mux27.IN136
DataByte[1] => Mux27.IN137
DataByte[1] => Mux27.IN138
DataByte[1] => Mux27.IN139
DataByte[1] => Mux27.IN140
DataByte[1] => Mux27.IN141
DataByte[1] => Mux27.IN142
DataByte[1] => Mux27.IN143
DataByte[1] => Mux27.IN144
DataByte[1] => Mux27.IN145
DataByte[1] => Mux27.IN146
DataByte[1] => Mux27.IN147
DataByte[1] => Mux27.IN148
DataByte[1] => Mux27.IN149
DataByte[1] => Mux27.IN150
DataByte[1] => Mux27.IN151
DataByte[1] => Mux27.IN152
DataByte[1] => Mux27.IN153
DataByte[1] => Mux27.IN154
DataByte[1] => Mux27.IN155
DataByte[1] => Mux27.IN156
DataByte[1] => Mux27.IN157
DataByte[1] => Mux27.IN158
DataByte[1] => Mux27.IN159
DataByte[1] => Mux27.IN160
DataByte[1] => Mux27.IN161
DataByte[1] => Mux27.IN162
DataByte[1] => Mux27.IN163
DataByte[1] => Mux27.IN164
DataByte[1] => Mux27.IN165
DataByte[1] => Mux27.IN166
DataByte[1] => Mux27.IN167
DataByte[1] => Mux27.IN168
DataByte[1] => Mux27.IN169
DataByte[1] => Mux27.IN170
DataByte[1] => Mux27.IN171
DataByte[1] => Mux27.IN172
DataByte[1] => Mux27.IN173
DataByte[1] => Mux27.IN174
DataByte[1] => Mux27.IN175
DataByte[1] => Mux27.IN176
DataByte[1] => Mux27.IN177
DataByte[1] => Mux27.IN178
DataByte[1] => Mux27.IN179
DataByte[1] => Mux27.IN180
DataByte[1] => Mux27.IN181
DataByte[1] => Mux27.IN182
DataByte[1] => Mux27.IN183
DataByte[1] => Mux27.IN184
DataByte[1] => Mux27.IN185
DataByte[1] => Mux27.IN186
DataByte[1] => Mux27.IN187
DataByte[1] => Mux27.IN188
DataByte[1] => Mux27.IN189
DataByte[1] => Mux27.IN190
DataByte[1] => Mux27.IN191
DataByte[1] => Mux27.IN192
DataByte[1] => Mux27.IN193
DataByte[1] => Mux27.IN194
DataByte[1] => Mux27.IN195
DataByte[1] => Mux27.IN196
DataByte[1] => Mux27.IN197
DataByte[1] => Mux27.IN198
DataByte[1] => Mux27.IN199
DataByte[1] => Mux27.IN200
DataByte[1] => Mux27.IN201
DataByte[1] => Mux27.IN202
DataByte[1] => Mux27.IN203
DataByte[1] => Mux27.IN204
DataByte[1] => Mux27.IN205
DataByte[1] => Mux27.IN206
DataByte[1] => Mux27.IN207
DataByte[1] => Mux27.IN208
DataByte[1] => Mux27.IN209
DataByte[1] => Mux27.IN210
DataByte[1] => Mux27.IN211
DataByte[1] => Mux27.IN212
DataByte[1] => Mux27.IN213
DataByte[1] => Mux27.IN214
DataByte[1] => Mux27.IN215
DataByte[1] => Mux27.IN216
DataByte[1] => Mux27.IN217
DataByte[1] => Mux27.IN218
DataByte[1] => Mux27.IN219
DataByte[1] => Mux27.IN220
DataByte[1] => Mux27.IN221
DataByte[1] => Mux27.IN222
DataByte[1] => Mux27.IN223
DataByte[1] => Mux27.IN224
DataByte[1] => Mux27.IN225
DataByte[1] => Mux27.IN226
DataByte[1] => Mux27.IN227
DataByte[1] => Mux27.IN228
DataByte[1] => Mux27.IN229
DataByte[1] => Mux27.IN230
DataByte[1] => Mux27.IN231
DataByte[1] => Mux27.IN232
DataByte[1] => Mux27.IN233
DataByte[1] => Mux27.IN234
DataByte[1] => Mux27.IN235
DataByte[1] => Mux27.IN236
DataByte[1] => Mux27.IN237
DataByte[1] => Mux27.IN238
DataByte[1] => Mux27.IN239
DataByte[1] => Mux27.IN240
DataByte[1] => Mux27.IN241
DataByte[1] => Mux27.IN242
DataByte[1] => Mux27.IN243
DataByte[1] => Mux27.IN244
DataByte[1] => Mux27.IN245
DataByte[1] => Mux27.IN246
DataByte[1] => Mux27.IN247
DataByte[1] => Mux27.IN248
DataByte[1] => Mux27.IN249
DataByte[1] => Mux27.IN250
DataByte[1] => Mux27.IN251
DataByte[1] => Mux27.IN252
DataByte[1] => Mux27.IN253
DataByte[1] => Mux27.IN254
DataByte[1] => Mux27.IN255
DataByte[1] => Mux27.IN256
DataByte[1] => Mux27.IN257
DataByte[1] => Mux28.IN9
DataByte[1] => Mux29.IN262
DataByte[1] => Mux30.IN7
DataByte[1] => Mux31.IN7
DataByte[1] => Equal1.IN14
DataByte[1] => ScanCode.DATAA
DataByte[1] => ScanCode.DATAB
DataByte[1] => Equal2.IN14
DataByte[1] => Equal3.IN14
DataByte[2] => Equal0.IN13
DataByte[2] => Mux0.IN260
DataByte[2] => Mux1.IN260
DataByte[2] => Mux2.IN260
DataByte[2] => Mux3.IN260
DataByte[2] => Mux4.IN260
DataByte[2] => Mux5.IN260
DataByte[2] => Mux6.IN260
DataByte[2] => Mux7.IN260
DataByte[2] => Mux8.IN260
DataByte[2] => Mux9.IN8
DataByte[2] => Mux10.IN8
DataByte[2] => Mux11.IN8
DataByte[2] => Mux12.IN8
DataByte[2] => Mux13.IN8
DataByte[2] => Mux14.IN8
DataByte[2] => Mux15.IN8
DataByte[2] => Mux16.IN8
DataByte[2] => Mux17.IN8
DataByte[2] => Mux18.IN6
DataByte[2] => Mux19.IN256
DataByte[2] => Mux20.IN256
DataByte[2] => Mux21.IN256
DataByte[2] => Mux22.IN256
DataByte[2] => Mux23.IN256
DataByte[2] => Mux24.IN256
DataByte[2] => Mux25.IN256
DataByte[2] => Mux26.IN8
DataByte[2] => Mux26.IN9
DataByte[2] => Mux26.IN10
DataByte[2] => Mux26.IN11
DataByte[2] => Mux26.IN12
DataByte[2] => Mux26.IN13
DataByte[2] => Mux26.IN14
DataByte[2] => Mux26.IN15
DataByte[2] => Mux26.IN16
DataByte[2] => Mux26.IN17
DataByte[2] => Mux26.IN18
DataByte[2] => Mux26.IN19
DataByte[2] => Mux26.IN20
DataByte[2] => Mux26.IN21
DataByte[2] => Mux26.IN22
DataByte[2] => Mux26.IN23
DataByte[2] => Mux26.IN24
DataByte[2] => Mux26.IN25
DataByte[2] => Mux26.IN26
DataByte[2] => Mux26.IN27
DataByte[2] => Mux26.IN28
DataByte[2] => Mux26.IN29
DataByte[2] => Mux26.IN30
DataByte[2] => Mux26.IN31
DataByte[2] => Mux26.IN32
DataByte[2] => Mux26.IN33
DataByte[2] => Mux26.IN34
DataByte[2] => Mux26.IN35
DataByte[2] => Mux26.IN36
DataByte[2] => Mux26.IN37
DataByte[2] => Mux26.IN38
DataByte[2] => Mux26.IN39
DataByte[2] => Mux26.IN40
DataByte[2] => Mux26.IN41
DataByte[2] => Mux26.IN42
DataByte[2] => Mux26.IN43
DataByte[2] => Mux26.IN44
DataByte[2] => Mux26.IN45
DataByte[2] => Mux26.IN46
DataByte[2] => Mux26.IN47
DataByte[2] => Mux26.IN48
DataByte[2] => Mux26.IN49
DataByte[2] => Mux26.IN50
DataByte[2] => Mux26.IN51
DataByte[2] => Mux26.IN52
DataByte[2] => Mux26.IN53
DataByte[2] => Mux26.IN54
DataByte[2] => Mux26.IN55
DataByte[2] => Mux26.IN56
DataByte[2] => Mux26.IN57
DataByte[2] => Mux26.IN58
DataByte[2] => Mux26.IN59
DataByte[2] => Mux26.IN60
DataByte[2] => Mux26.IN61
DataByte[2] => Mux26.IN62
DataByte[2] => Mux26.IN63
DataByte[2] => Mux26.IN64
DataByte[2] => Mux26.IN65
DataByte[2] => Mux26.IN66
DataByte[2] => Mux26.IN67
DataByte[2] => Mux26.IN68
DataByte[2] => Mux26.IN69
DataByte[2] => Mux26.IN70
DataByte[2] => Mux26.IN71
DataByte[2] => Mux26.IN72
DataByte[2] => Mux26.IN73
DataByte[2] => Mux26.IN74
DataByte[2] => Mux26.IN75
DataByte[2] => Mux26.IN76
DataByte[2] => Mux26.IN77
DataByte[2] => Mux26.IN78
DataByte[2] => Mux26.IN79
DataByte[2] => Mux26.IN80
DataByte[2] => Mux26.IN81
DataByte[2] => Mux26.IN82
DataByte[2] => Mux26.IN83
DataByte[2] => Mux26.IN84
DataByte[2] => Mux26.IN85
DataByte[2] => Mux26.IN86
DataByte[2] => Mux26.IN87
DataByte[2] => Mux26.IN88
DataByte[2] => Mux26.IN89
DataByte[2] => Mux26.IN90
DataByte[2] => Mux26.IN91
DataByte[2] => Mux26.IN92
DataByte[2] => Mux26.IN93
DataByte[2] => Mux26.IN94
DataByte[2] => Mux26.IN95
DataByte[2] => Mux26.IN96
DataByte[2] => Mux26.IN97
DataByte[2] => Mux26.IN98
DataByte[2] => Mux26.IN99
DataByte[2] => Mux26.IN100
DataByte[2] => Mux26.IN101
DataByte[2] => Mux26.IN102
DataByte[2] => Mux26.IN103
DataByte[2] => Mux26.IN104
DataByte[2] => Mux26.IN105
DataByte[2] => Mux26.IN106
DataByte[2] => Mux26.IN107
DataByte[2] => Mux26.IN108
DataByte[2] => Mux26.IN109
DataByte[2] => Mux26.IN110
DataByte[2] => Mux26.IN111
DataByte[2] => Mux26.IN112
DataByte[2] => Mux26.IN113
DataByte[2] => Mux26.IN114
DataByte[2] => Mux26.IN115
DataByte[2] => Mux26.IN116
DataByte[2] => Mux26.IN117
DataByte[2] => Mux26.IN118
DataByte[2] => Mux26.IN119
DataByte[2] => Mux26.IN120
DataByte[2] => Mux26.IN121
DataByte[2] => Mux26.IN122
DataByte[2] => Mux26.IN123
DataByte[2] => Mux26.IN124
DataByte[2] => Mux26.IN125
DataByte[2] => Mux26.IN126
DataByte[2] => Mux26.IN127
DataByte[2] => Mux26.IN128
DataByte[2] => Mux26.IN129
DataByte[2] => Mux26.IN130
DataByte[2] => Mux26.IN131
DataByte[2] => Mux26.IN132
DataByte[2] => Mux26.IN133
DataByte[2] => Mux26.IN134
DataByte[2] => Mux26.IN135
DataByte[2] => Mux26.IN136
DataByte[2] => Mux26.IN137
DataByte[2] => Mux26.IN138
DataByte[2] => Mux26.IN139
DataByte[2] => Mux26.IN140
DataByte[2] => Mux26.IN141
DataByte[2] => Mux26.IN142
DataByte[2] => Mux26.IN143
DataByte[2] => Mux26.IN144
DataByte[2] => Mux26.IN145
DataByte[2] => Mux26.IN146
DataByte[2] => Mux26.IN147
DataByte[2] => Mux26.IN148
DataByte[2] => Mux26.IN149
DataByte[2] => Mux26.IN150
DataByte[2] => Mux26.IN151
DataByte[2] => Mux26.IN152
DataByte[2] => Mux26.IN153
DataByte[2] => Mux26.IN154
DataByte[2] => Mux26.IN155
DataByte[2] => Mux26.IN156
DataByte[2] => Mux26.IN157
DataByte[2] => Mux26.IN158
DataByte[2] => Mux26.IN159
DataByte[2] => Mux26.IN160
DataByte[2] => Mux26.IN161
DataByte[2] => Mux26.IN162
DataByte[2] => Mux26.IN163
DataByte[2] => Mux26.IN164
DataByte[2] => Mux26.IN165
DataByte[2] => Mux26.IN166
DataByte[2] => Mux26.IN167
DataByte[2] => Mux26.IN168
DataByte[2] => Mux26.IN169
DataByte[2] => Mux26.IN170
DataByte[2] => Mux26.IN171
DataByte[2] => Mux26.IN172
DataByte[2] => Mux26.IN173
DataByte[2] => Mux26.IN174
DataByte[2] => Mux26.IN175
DataByte[2] => Mux26.IN176
DataByte[2] => Mux26.IN177
DataByte[2] => Mux26.IN178
DataByte[2] => Mux26.IN179
DataByte[2] => Mux26.IN180
DataByte[2] => Mux26.IN181
DataByte[2] => Mux26.IN182
DataByte[2] => Mux26.IN183
DataByte[2] => Mux26.IN184
DataByte[2] => Mux26.IN185
DataByte[2] => Mux26.IN186
DataByte[2] => Mux26.IN187
DataByte[2] => Mux26.IN188
DataByte[2] => Mux26.IN189
DataByte[2] => Mux26.IN190
DataByte[2] => Mux26.IN191
DataByte[2] => Mux26.IN192
DataByte[2] => Mux26.IN193
DataByte[2] => Mux26.IN194
DataByte[2] => Mux26.IN195
DataByte[2] => Mux26.IN196
DataByte[2] => Mux26.IN197
DataByte[2] => Mux26.IN198
DataByte[2] => Mux26.IN199
DataByte[2] => Mux26.IN200
DataByte[2] => Mux26.IN201
DataByte[2] => Mux26.IN202
DataByte[2] => Mux26.IN203
DataByte[2] => Mux26.IN204
DataByte[2] => Mux26.IN205
DataByte[2] => Mux26.IN206
DataByte[2] => Mux26.IN207
DataByte[2] => Mux26.IN208
DataByte[2] => Mux26.IN209
DataByte[2] => Mux26.IN210
DataByte[2] => Mux26.IN211
DataByte[2] => Mux26.IN212
DataByte[2] => Mux26.IN213
DataByte[2] => Mux26.IN214
DataByte[2] => Mux26.IN215
DataByte[2] => Mux26.IN216
DataByte[2] => Mux26.IN217
DataByte[2] => Mux26.IN218
DataByte[2] => Mux26.IN219
DataByte[2] => Mux26.IN220
DataByte[2] => Mux26.IN221
DataByte[2] => Mux26.IN222
DataByte[2] => Mux26.IN223
DataByte[2] => Mux26.IN224
DataByte[2] => Mux26.IN225
DataByte[2] => Mux26.IN226
DataByte[2] => Mux26.IN227
DataByte[2] => Mux26.IN228
DataByte[2] => Mux26.IN229
DataByte[2] => Mux26.IN230
DataByte[2] => Mux26.IN231
DataByte[2] => Mux26.IN232
DataByte[2] => Mux26.IN233
DataByte[2] => Mux26.IN234
DataByte[2] => Mux26.IN235
DataByte[2] => Mux26.IN236
DataByte[2] => Mux26.IN237
DataByte[2] => Mux26.IN238
DataByte[2] => Mux26.IN239
DataByte[2] => Mux26.IN240
DataByte[2] => Mux26.IN241
DataByte[2] => Mux26.IN242
DataByte[2] => Mux26.IN243
DataByte[2] => Mux26.IN244
DataByte[2] => Mux26.IN245
DataByte[2] => Mux26.IN246
DataByte[2] => Mux26.IN247
DataByte[2] => Mux26.IN248
DataByte[2] => Mux26.IN249
DataByte[2] => Mux26.IN250
DataByte[2] => Mux26.IN251
DataByte[2] => Mux26.IN252
DataByte[2] => Mux26.IN253
DataByte[2] => Mux26.IN254
DataByte[2] => Mux26.IN255
DataByte[2] => Mux26.IN256
DataByte[2] => Mux27.IN8
DataByte[2] => Mux28.IN8
DataByte[2] => Mux29.IN261
DataByte[2] => Mux30.IN6
DataByte[2] => Mux31.IN6
DataByte[2] => Equal1.IN13
DataByte[2] => ScanCode.DATAA
DataByte[2] => ScanCode.DATAB
DataByte[2] => Equal2.IN13
DataByte[2] => Equal3.IN13
DataByte[3] => Equal0.IN12
DataByte[3] => Mux0.IN259
DataByte[3] => Mux1.IN259
DataByte[3] => Mux2.IN259
DataByte[3] => Mux3.IN259
DataByte[3] => Mux4.IN259
DataByte[3] => Mux5.IN259
DataByte[3] => Mux6.IN259
DataByte[3] => Mux7.IN259
DataByte[3] => Mux8.IN259
DataByte[3] => Mux9.IN7
DataByte[3] => Mux10.IN7
DataByte[3] => Mux11.IN7
DataByte[3] => Mux12.IN7
DataByte[3] => Mux13.IN7
DataByte[3] => Mux14.IN7
DataByte[3] => Mux15.IN7
DataByte[3] => Mux16.IN7
DataByte[3] => Mux17.IN7
DataByte[3] => Mux18.IN5
DataByte[3] => Mux19.IN255
DataByte[3] => Mux20.IN255
DataByte[3] => Mux21.IN255
DataByte[3] => Mux22.IN255
DataByte[3] => Mux23.IN255
DataByte[3] => Mux24.IN255
DataByte[3] => Mux25.IN7
DataByte[3] => Mux25.IN8
DataByte[3] => Mux25.IN9
DataByte[3] => Mux25.IN10
DataByte[3] => Mux25.IN11
DataByte[3] => Mux25.IN12
DataByte[3] => Mux25.IN13
DataByte[3] => Mux25.IN14
DataByte[3] => Mux25.IN15
DataByte[3] => Mux25.IN16
DataByte[3] => Mux25.IN17
DataByte[3] => Mux25.IN18
DataByte[3] => Mux25.IN19
DataByte[3] => Mux25.IN20
DataByte[3] => Mux25.IN21
DataByte[3] => Mux25.IN22
DataByte[3] => Mux25.IN23
DataByte[3] => Mux25.IN24
DataByte[3] => Mux25.IN25
DataByte[3] => Mux25.IN26
DataByte[3] => Mux25.IN27
DataByte[3] => Mux25.IN28
DataByte[3] => Mux25.IN29
DataByte[3] => Mux25.IN30
DataByte[3] => Mux25.IN31
DataByte[3] => Mux25.IN32
DataByte[3] => Mux25.IN33
DataByte[3] => Mux25.IN34
DataByte[3] => Mux25.IN35
DataByte[3] => Mux25.IN36
DataByte[3] => Mux25.IN37
DataByte[3] => Mux25.IN38
DataByte[3] => Mux25.IN39
DataByte[3] => Mux25.IN40
DataByte[3] => Mux25.IN41
DataByte[3] => Mux25.IN42
DataByte[3] => Mux25.IN43
DataByte[3] => Mux25.IN44
DataByte[3] => Mux25.IN45
DataByte[3] => Mux25.IN46
DataByte[3] => Mux25.IN47
DataByte[3] => Mux25.IN48
DataByte[3] => Mux25.IN49
DataByte[3] => Mux25.IN50
DataByte[3] => Mux25.IN51
DataByte[3] => Mux25.IN52
DataByte[3] => Mux25.IN53
DataByte[3] => Mux25.IN54
DataByte[3] => Mux25.IN55
DataByte[3] => Mux25.IN56
DataByte[3] => Mux25.IN57
DataByte[3] => Mux25.IN58
DataByte[3] => Mux25.IN59
DataByte[3] => Mux25.IN60
DataByte[3] => Mux25.IN61
DataByte[3] => Mux25.IN62
DataByte[3] => Mux25.IN63
DataByte[3] => Mux25.IN64
DataByte[3] => Mux25.IN65
DataByte[3] => Mux25.IN66
DataByte[3] => Mux25.IN67
DataByte[3] => Mux25.IN68
DataByte[3] => Mux25.IN69
DataByte[3] => Mux25.IN70
DataByte[3] => Mux25.IN71
DataByte[3] => Mux25.IN72
DataByte[3] => Mux25.IN73
DataByte[3] => Mux25.IN74
DataByte[3] => Mux25.IN75
DataByte[3] => Mux25.IN76
DataByte[3] => Mux25.IN77
DataByte[3] => Mux25.IN78
DataByte[3] => Mux25.IN79
DataByte[3] => Mux25.IN80
DataByte[3] => Mux25.IN81
DataByte[3] => Mux25.IN82
DataByte[3] => Mux25.IN83
DataByte[3] => Mux25.IN84
DataByte[3] => Mux25.IN85
DataByte[3] => Mux25.IN86
DataByte[3] => Mux25.IN87
DataByte[3] => Mux25.IN88
DataByte[3] => Mux25.IN89
DataByte[3] => Mux25.IN90
DataByte[3] => Mux25.IN91
DataByte[3] => Mux25.IN92
DataByte[3] => Mux25.IN93
DataByte[3] => Mux25.IN94
DataByte[3] => Mux25.IN95
DataByte[3] => Mux25.IN96
DataByte[3] => Mux25.IN97
DataByte[3] => Mux25.IN98
DataByte[3] => Mux25.IN99
DataByte[3] => Mux25.IN100
DataByte[3] => Mux25.IN101
DataByte[3] => Mux25.IN102
DataByte[3] => Mux25.IN103
DataByte[3] => Mux25.IN104
DataByte[3] => Mux25.IN105
DataByte[3] => Mux25.IN106
DataByte[3] => Mux25.IN107
DataByte[3] => Mux25.IN108
DataByte[3] => Mux25.IN109
DataByte[3] => Mux25.IN110
DataByte[3] => Mux25.IN111
DataByte[3] => Mux25.IN112
DataByte[3] => Mux25.IN113
DataByte[3] => Mux25.IN114
DataByte[3] => Mux25.IN115
DataByte[3] => Mux25.IN116
DataByte[3] => Mux25.IN117
DataByte[3] => Mux25.IN118
DataByte[3] => Mux25.IN119
DataByte[3] => Mux25.IN120
DataByte[3] => Mux25.IN121
DataByte[3] => Mux25.IN122
DataByte[3] => Mux25.IN123
DataByte[3] => Mux25.IN124
DataByte[3] => Mux25.IN125
DataByte[3] => Mux25.IN126
DataByte[3] => Mux25.IN127
DataByte[3] => Mux25.IN128
DataByte[3] => Mux25.IN129
DataByte[3] => Mux25.IN130
DataByte[3] => Mux25.IN131
DataByte[3] => Mux25.IN132
DataByte[3] => Mux25.IN133
DataByte[3] => Mux25.IN134
DataByte[3] => Mux25.IN135
DataByte[3] => Mux25.IN136
DataByte[3] => Mux25.IN137
DataByte[3] => Mux25.IN138
DataByte[3] => Mux25.IN139
DataByte[3] => Mux25.IN140
DataByte[3] => Mux25.IN141
DataByte[3] => Mux25.IN142
DataByte[3] => Mux25.IN143
DataByte[3] => Mux25.IN144
DataByte[3] => Mux25.IN145
DataByte[3] => Mux25.IN146
DataByte[3] => Mux25.IN147
DataByte[3] => Mux25.IN148
DataByte[3] => Mux25.IN149
DataByte[3] => Mux25.IN150
DataByte[3] => Mux25.IN151
DataByte[3] => Mux25.IN152
DataByte[3] => Mux25.IN153
DataByte[3] => Mux25.IN154
DataByte[3] => Mux25.IN155
DataByte[3] => Mux25.IN156
DataByte[3] => Mux25.IN157
DataByte[3] => Mux25.IN158
DataByte[3] => Mux25.IN159
DataByte[3] => Mux25.IN160
DataByte[3] => Mux25.IN161
DataByte[3] => Mux25.IN162
DataByte[3] => Mux25.IN163
DataByte[3] => Mux25.IN164
DataByte[3] => Mux25.IN165
DataByte[3] => Mux25.IN166
DataByte[3] => Mux25.IN167
DataByte[3] => Mux25.IN168
DataByte[3] => Mux25.IN169
DataByte[3] => Mux25.IN170
DataByte[3] => Mux25.IN171
DataByte[3] => Mux25.IN172
DataByte[3] => Mux25.IN173
DataByte[3] => Mux25.IN174
DataByte[3] => Mux25.IN175
DataByte[3] => Mux25.IN176
DataByte[3] => Mux25.IN177
DataByte[3] => Mux25.IN178
DataByte[3] => Mux25.IN179
DataByte[3] => Mux25.IN180
DataByte[3] => Mux25.IN181
DataByte[3] => Mux25.IN182
DataByte[3] => Mux25.IN183
DataByte[3] => Mux25.IN184
DataByte[3] => Mux25.IN185
DataByte[3] => Mux25.IN186
DataByte[3] => Mux25.IN187
DataByte[3] => Mux25.IN188
DataByte[3] => Mux25.IN189
DataByte[3] => Mux25.IN190
DataByte[3] => Mux25.IN191
DataByte[3] => Mux25.IN192
DataByte[3] => Mux25.IN193
DataByte[3] => Mux25.IN194
DataByte[3] => Mux25.IN195
DataByte[3] => Mux25.IN196
DataByte[3] => Mux25.IN197
DataByte[3] => Mux25.IN198
DataByte[3] => Mux25.IN199
DataByte[3] => Mux25.IN200
DataByte[3] => Mux25.IN201
DataByte[3] => Mux25.IN202
DataByte[3] => Mux25.IN203
DataByte[3] => Mux25.IN204
DataByte[3] => Mux25.IN205
DataByte[3] => Mux25.IN206
DataByte[3] => Mux25.IN207
DataByte[3] => Mux25.IN208
DataByte[3] => Mux25.IN209
DataByte[3] => Mux25.IN210
DataByte[3] => Mux25.IN211
DataByte[3] => Mux25.IN212
DataByte[3] => Mux25.IN213
DataByte[3] => Mux25.IN214
DataByte[3] => Mux25.IN215
DataByte[3] => Mux25.IN216
DataByte[3] => Mux25.IN217
DataByte[3] => Mux25.IN218
DataByte[3] => Mux25.IN219
DataByte[3] => Mux25.IN220
DataByte[3] => Mux25.IN221
DataByte[3] => Mux25.IN222
DataByte[3] => Mux25.IN223
DataByte[3] => Mux25.IN224
DataByte[3] => Mux25.IN225
DataByte[3] => Mux25.IN226
DataByte[3] => Mux25.IN227
DataByte[3] => Mux25.IN228
DataByte[3] => Mux25.IN229
DataByte[3] => Mux25.IN230
DataByte[3] => Mux25.IN231
DataByte[3] => Mux25.IN232
DataByte[3] => Mux25.IN233
DataByte[3] => Mux25.IN234
DataByte[3] => Mux25.IN235
DataByte[3] => Mux25.IN236
DataByte[3] => Mux25.IN237
DataByte[3] => Mux25.IN238
DataByte[3] => Mux25.IN239
DataByte[3] => Mux25.IN240
DataByte[3] => Mux25.IN241
DataByte[3] => Mux25.IN242
DataByte[3] => Mux25.IN243
DataByte[3] => Mux25.IN244
DataByte[3] => Mux25.IN245
DataByte[3] => Mux25.IN246
DataByte[3] => Mux25.IN247
DataByte[3] => Mux25.IN248
DataByte[3] => Mux25.IN249
DataByte[3] => Mux25.IN250
DataByte[3] => Mux25.IN251
DataByte[3] => Mux25.IN252
DataByte[3] => Mux25.IN253
DataByte[3] => Mux25.IN254
DataByte[3] => Mux25.IN255
DataByte[3] => Mux26.IN7
DataByte[3] => Mux27.IN7
DataByte[3] => Mux28.IN7
DataByte[3] => Mux29.IN260
DataByte[3] => Mux30.IN5
DataByte[3] => Mux31.IN5
DataByte[3] => Equal1.IN12
DataByte[3] => ScanCode.DATAA
DataByte[3] => ScanCode.DATAB
DataByte[3] => Equal2.IN12
DataByte[3] => Equal3.IN12
DataByte[4] => Equal0.IN11
DataByte[4] => Mux0.IN258
DataByte[4] => Mux1.IN258
DataByte[4] => Mux2.IN258
DataByte[4] => Mux3.IN258
DataByte[4] => Mux4.IN258
DataByte[4] => Mux5.IN258
DataByte[4] => Mux6.IN258
DataByte[4] => Mux7.IN258
DataByte[4] => Mux8.IN258
DataByte[4] => Mux9.IN6
DataByte[4] => Mux10.IN6
DataByte[4] => Mux11.IN6
DataByte[4] => Mux12.IN6
DataByte[4] => Mux13.IN6
DataByte[4] => Mux14.IN6
DataByte[4] => Mux15.IN6
DataByte[4] => Mux16.IN6
DataByte[4] => Mux17.IN6
DataByte[4] => Mux18.IN4
DataByte[4] => Mux19.IN254
DataByte[4] => Mux20.IN254
DataByte[4] => Mux21.IN254
DataByte[4] => Mux22.IN254
DataByte[4] => Mux23.IN254
DataByte[4] => Mux24.IN6
DataByte[4] => Mux24.IN7
DataByte[4] => Mux24.IN8
DataByte[4] => Mux24.IN9
DataByte[4] => Mux24.IN10
DataByte[4] => Mux24.IN11
DataByte[4] => Mux24.IN12
DataByte[4] => Mux24.IN13
DataByte[4] => Mux24.IN14
DataByte[4] => Mux24.IN15
DataByte[4] => Mux24.IN16
DataByte[4] => Mux24.IN17
DataByte[4] => Mux24.IN18
DataByte[4] => Mux24.IN19
DataByte[4] => Mux24.IN20
DataByte[4] => Mux24.IN21
DataByte[4] => Mux24.IN22
DataByte[4] => Mux24.IN23
DataByte[4] => Mux24.IN24
DataByte[4] => Mux24.IN25
DataByte[4] => Mux24.IN26
DataByte[4] => Mux24.IN27
DataByte[4] => Mux24.IN28
DataByte[4] => Mux24.IN29
DataByte[4] => Mux24.IN30
DataByte[4] => Mux24.IN31
DataByte[4] => Mux24.IN32
DataByte[4] => Mux24.IN33
DataByte[4] => Mux24.IN34
DataByte[4] => Mux24.IN35
DataByte[4] => Mux24.IN36
DataByte[4] => Mux24.IN37
DataByte[4] => Mux24.IN38
DataByte[4] => Mux24.IN39
DataByte[4] => Mux24.IN40
DataByte[4] => Mux24.IN41
DataByte[4] => Mux24.IN42
DataByte[4] => Mux24.IN43
DataByte[4] => Mux24.IN44
DataByte[4] => Mux24.IN45
DataByte[4] => Mux24.IN46
DataByte[4] => Mux24.IN47
DataByte[4] => Mux24.IN48
DataByte[4] => Mux24.IN49
DataByte[4] => Mux24.IN50
DataByte[4] => Mux24.IN51
DataByte[4] => Mux24.IN52
DataByte[4] => Mux24.IN53
DataByte[4] => Mux24.IN54
DataByte[4] => Mux24.IN55
DataByte[4] => Mux24.IN56
DataByte[4] => Mux24.IN57
DataByte[4] => Mux24.IN58
DataByte[4] => Mux24.IN59
DataByte[4] => Mux24.IN60
DataByte[4] => Mux24.IN61
DataByte[4] => Mux24.IN62
DataByte[4] => Mux24.IN63
DataByte[4] => Mux24.IN64
DataByte[4] => Mux24.IN65
DataByte[4] => Mux24.IN66
DataByte[4] => Mux24.IN67
DataByte[4] => Mux24.IN68
DataByte[4] => Mux24.IN69
DataByte[4] => Mux24.IN70
DataByte[4] => Mux24.IN71
DataByte[4] => Mux24.IN72
DataByte[4] => Mux24.IN73
DataByte[4] => Mux24.IN74
DataByte[4] => Mux24.IN75
DataByte[4] => Mux24.IN76
DataByte[4] => Mux24.IN77
DataByte[4] => Mux24.IN78
DataByte[4] => Mux24.IN79
DataByte[4] => Mux24.IN80
DataByte[4] => Mux24.IN81
DataByte[4] => Mux24.IN82
DataByte[4] => Mux24.IN83
DataByte[4] => Mux24.IN84
DataByte[4] => Mux24.IN85
DataByte[4] => Mux24.IN86
DataByte[4] => Mux24.IN87
DataByte[4] => Mux24.IN88
DataByte[4] => Mux24.IN89
DataByte[4] => Mux24.IN90
DataByte[4] => Mux24.IN91
DataByte[4] => Mux24.IN92
DataByte[4] => Mux24.IN93
DataByte[4] => Mux24.IN94
DataByte[4] => Mux24.IN95
DataByte[4] => Mux24.IN96
DataByte[4] => Mux24.IN97
DataByte[4] => Mux24.IN98
DataByte[4] => Mux24.IN99
DataByte[4] => Mux24.IN100
DataByte[4] => Mux24.IN101
DataByte[4] => Mux24.IN102
DataByte[4] => Mux24.IN103
DataByte[4] => Mux24.IN104
DataByte[4] => Mux24.IN105
DataByte[4] => Mux24.IN106
DataByte[4] => Mux24.IN107
DataByte[4] => Mux24.IN108
DataByte[4] => Mux24.IN109
DataByte[4] => Mux24.IN110
DataByte[4] => Mux24.IN111
DataByte[4] => Mux24.IN112
DataByte[4] => Mux24.IN113
DataByte[4] => Mux24.IN114
DataByte[4] => Mux24.IN115
DataByte[4] => Mux24.IN116
DataByte[4] => Mux24.IN117
DataByte[4] => Mux24.IN118
DataByte[4] => Mux24.IN119
DataByte[4] => Mux24.IN120
DataByte[4] => Mux24.IN121
DataByte[4] => Mux24.IN122
DataByte[4] => Mux24.IN123
DataByte[4] => Mux24.IN124
DataByte[4] => Mux24.IN125
DataByte[4] => Mux24.IN126
DataByte[4] => Mux24.IN127
DataByte[4] => Mux24.IN128
DataByte[4] => Mux24.IN129
DataByte[4] => Mux24.IN130
DataByte[4] => Mux24.IN131
DataByte[4] => Mux24.IN132
DataByte[4] => Mux24.IN133
DataByte[4] => Mux24.IN134
DataByte[4] => Mux24.IN135
DataByte[4] => Mux24.IN136
DataByte[4] => Mux24.IN137
DataByte[4] => Mux24.IN138
DataByte[4] => Mux24.IN139
DataByte[4] => Mux24.IN140
DataByte[4] => Mux24.IN141
DataByte[4] => Mux24.IN142
DataByte[4] => Mux24.IN143
DataByte[4] => Mux24.IN144
DataByte[4] => Mux24.IN145
DataByte[4] => Mux24.IN146
DataByte[4] => Mux24.IN147
DataByte[4] => Mux24.IN148
DataByte[4] => Mux24.IN149
DataByte[4] => Mux24.IN150
DataByte[4] => Mux24.IN151
DataByte[4] => Mux24.IN152
DataByte[4] => Mux24.IN153
DataByte[4] => Mux24.IN154
DataByte[4] => Mux24.IN155
DataByte[4] => Mux24.IN156
DataByte[4] => Mux24.IN157
DataByte[4] => Mux24.IN158
DataByte[4] => Mux24.IN159
DataByte[4] => Mux24.IN160
DataByte[4] => Mux24.IN161
DataByte[4] => Mux24.IN162
DataByte[4] => Mux24.IN163
DataByte[4] => Mux24.IN164
DataByte[4] => Mux24.IN165
DataByte[4] => Mux24.IN166
DataByte[4] => Mux24.IN167
DataByte[4] => Mux24.IN168
DataByte[4] => Mux24.IN169
DataByte[4] => Mux24.IN170
DataByte[4] => Mux24.IN171
DataByte[4] => Mux24.IN172
DataByte[4] => Mux24.IN173
DataByte[4] => Mux24.IN174
DataByte[4] => Mux24.IN175
DataByte[4] => Mux24.IN176
DataByte[4] => Mux24.IN177
DataByte[4] => Mux24.IN178
DataByte[4] => Mux24.IN179
DataByte[4] => Mux24.IN180
DataByte[4] => Mux24.IN181
DataByte[4] => Mux24.IN182
DataByte[4] => Mux24.IN183
DataByte[4] => Mux24.IN184
DataByte[4] => Mux24.IN185
DataByte[4] => Mux24.IN186
DataByte[4] => Mux24.IN187
DataByte[4] => Mux24.IN188
DataByte[4] => Mux24.IN189
DataByte[4] => Mux24.IN190
DataByte[4] => Mux24.IN191
DataByte[4] => Mux24.IN192
DataByte[4] => Mux24.IN193
DataByte[4] => Mux24.IN194
DataByte[4] => Mux24.IN195
DataByte[4] => Mux24.IN196
DataByte[4] => Mux24.IN197
DataByte[4] => Mux24.IN198
DataByte[4] => Mux24.IN199
DataByte[4] => Mux24.IN200
DataByte[4] => Mux24.IN201
DataByte[4] => Mux24.IN202
DataByte[4] => Mux24.IN203
DataByte[4] => Mux24.IN204
DataByte[4] => Mux24.IN205
DataByte[4] => Mux24.IN206
DataByte[4] => Mux24.IN207
DataByte[4] => Mux24.IN208
DataByte[4] => Mux24.IN209
DataByte[4] => Mux24.IN210
DataByte[4] => Mux24.IN211
DataByte[4] => Mux24.IN212
DataByte[4] => Mux24.IN213
DataByte[4] => Mux24.IN214
DataByte[4] => Mux24.IN215
DataByte[4] => Mux24.IN216
DataByte[4] => Mux24.IN217
DataByte[4] => Mux24.IN218
DataByte[4] => Mux24.IN219
DataByte[4] => Mux24.IN220
DataByte[4] => Mux24.IN221
DataByte[4] => Mux24.IN222
DataByte[4] => Mux24.IN223
DataByte[4] => Mux24.IN224
DataByte[4] => Mux24.IN225
DataByte[4] => Mux24.IN226
DataByte[4] => Mux24.IN227
DataByte[4] => Mux24.IN228
DataByte[4] => Mux24.IN229
DataByte[4] => Mux24.IN230
DataByte[4] => Mux24.IN231
DataByte[4] => Mux24.IN232
DataByte[4] => Mux24.IN233
DataByte[4] => Mux24.IN234
DataByte[4] => Mux24.IN235
DataByte[4] => Mux24.IN236
DataByte[4] => Mux24.IN237
DataByte[4] => Mux24.IN238
DataByte[4] => Mux24.IN239
DataByte[4] => Mux24.IN240
DataByte[4] => Mux24.IN241
DataByte[4] => Mux24.IN242
DataByte[4] => Mux24.IN243
DataByte[4] => Mux24.IN244
DataByte[4] => Mux24.IN245
DataByte[4] => Mux24.IN246
DataByte[4] => Mux24.IN247
DataByte[4] => Mux24.IN248
DataByte[4] => Mux24.IN249
DataByte[4] => Mux24.IN250
DataByte[4] => Mux24.IN251
DataByte[4] => Mux24.IN252
DataByte[4] => Mux24.IN253
DataByte[4] => Mux24.IN254
DataByte[4] => Mux25.IN6
DataByte[4] => Mux26.IN6
DataByte[4] => Mux27.IN6
DataByte[4] => Mux28.IN6
DataByte[4] => Mux29.IN259
DataByte[4] => Mux30.IN4
DataByte[4] => Mux31.IN4
DataByte[4] => Equal1.IN11
DataByte[4] => ScanCode.DATAA
DataByte[4] => ScanCode.DATAB
DataByte[4] => Equal2.IN11
DataByte[4] => Equal3.IN11
DataByte[5] => Equal0.IN10
DataByte[5] => Mux0.IN257
DataByte[5] => Mux1.IN257
DataByte[5] => Mux2.IN257
DataByte[5] => Mux3.IN257
DataByte[5] => Mux4.IN257
DataByte[5] => Mux5.IN257
DataByte[5] => Mux6.IN257
DataByte[5] => Mux7.IN257
DataByte[5] => Mux8.IN257
DataByte[5] => Mux9.IN5
DataByte[5] => Mux10.IN5
DataByte[5] => Mux11.IN5
DataByte[5] => Mux12.IN5
DataByte[5] => Mux13.IN5
DataByte[5] => Mux14.IN5
DataByte[5] => Mux15.IN5
DataByte[5] => Mux16.IN5
DataByte[5] => Mux17.IN5
DataByte[5] => Mux18.IN3
DataByte[5] => Mux19.IN253
DataByte[5] => Mux20.IN253
DataByte[5] => Mux21.IN253
DataByte[5] => Mux22.IN253
DataByte[5] => Mux23.IN5
DataByte[5] => Mux23.IN6
DataByte[5] => Mux23.IN7
DataByte[5] => Mux23.IN8
DataByte[5] => Mux23.IN9
DataByte[5] => Mux23.IN10
DataByte[5] => Mux23.IN11
DataByte[5] => Mux23.IN12
DataByte[5] => Mux23.IN13
DataByte[5] => Mux23.IN14
DataByte[5] => Mux23.IN15
DataByte[5] => Mux23.IN16
DataByte[5] => Mux23.IN17
DataByte[5] => Mux23.IN18
DataByte[5] => Mux23.IN19
DataByte[5] => Mux23.IN20
DataByte[5] => Mux23.IN21
DataByte[5] => Mux23.IN22
DataByte[5] => Mux23.IN23
DataByte[5] => Mux23.IN24
DataByte[5] => Mux23.IN25
DataByte[5] => Mux23.IN26
DataByte[5] => Mux23.IN27
DataByte[5] => Mux23.IN28
DataByte[5] => Mux23.IN29
DataByte[5] => Mux23.IN30
DataByte[5] => Mux23.IN31
DataByte[5] => Mux23.IN32
DataByte[5] => Mux23.IN33
DataByte[5] => Mux23.IN34
DataByte[5] => Mux23.IN35
DataByte[5] => Mux23.IN36
DataByte[5] => Mux23.IN37
DataByte[5] => Mux23.IN38
DataByte[5] => Mux23.IN39
DataByte[5] => Mux23.IN40
DataByte[5] => Mux23.IN41
DataByte[5] => Mux23.IN42
DataByte[5] => Mux23.IN43
DataByte[5] => Mux23.IN44
DataByte[5] => Mux23.IN45
DataByte[5] => Mux23.IN46
DataByte[5] => Mux23.IN47
DataByte[5] => Mux23.IN48
DataByte[5] => Mux23.IN49
DataByte[5] => Mux23.IN50
DataByte[5] => Mux23.IN51
DataByte[5] => Mux23.IN52
DataByte[5] => Mux23.IN53
DataByte[5] => Mux23.IN54
DataByte[5] => Mux23.IN55
DataByte[5] => Mux23.IN56
DataByte[5] => Mux23.IN57
DataByte[5] => Mux23.IN58
DataByte[5] => Mux23.IN59
DataByte[5] => Mux23.IN60
DataByte[5] => Mux23.IN61
DataByte[5] => Mux23.IN62
DataByte[5] => Mux23.IN63
DataByte[5] => Mux23.IN64
DataByte[5] => Mux23.IN65
DataByte[5] => Mux23.IN66
DataByte[5] => Mux23.IN67
DataByte[5] => Mux23.IN68
DataByte[5] => Mux23.IN69
DataByte[5] => Mux23.IN70
DataByte[5] => Mux23.IN71
DataByte[5] => Mux23.IN72
DataByte[5] => Mux23.IN73
DataByte[5] => Mux23.IN74
DataByte[5] => Mux23.IN75
DataByte[5] => Mux23.IN76
DataByte[5] => Mux23.IN77
DataByte[5] => Mux23.IN78
DataByte[5] => Mux23.IN79
DataByte[5] => Mux23.IN80
DataByte[5] => Mux23.IN81
DataByte[5] => Mux23.IN82
DataByte[5] => Mux23.IN83
DataByte[5] => Mux23.IN84
DataByte[5] => Mux23.IN85
DataByte[5] => Mux23.IN86
DataByte[5] => Mux23.IN87
DataByte[5] => Mux23.IN88
DataByte[5] => Mux23.IN89
DataByte[5] => Mux23.IN90
DataByte[5] => Mux23.IN91
DataByte[5] => Mux23.IN92
DataByte[5] => Mux23.IN93
DataByte[5] => Mux23.IN94
DataByte[5] => Mux23.IN95
DataByte[5] => Mux23.IN96
DataByte[5] => Mux23.IN97
DataByte[5] => Mux23.IN98
DataByte[5] => Mux23.IN99
DataByte[5] => Mux23.IN100
DataByte[5] => Mux23.IN101
DataByte[5] => Mux23.IN102
DataByte[5] => Mux23.IN103
DataByte[5] => Mux23.IN104
DataByte[5] => Mux23.IN105
DataByte[5] => Mux23.IN106
DataByte[5] => Mux23.IN107
DataByte[5] => Mux23.IN108
DataByte[5] => Mux23.IN109
DataByte[5] => Mux23.IN110
DataByte[5] => Mux23.IN111
DataByte[5] => Mux23.IN112
DataByte[5] => Mux23.IN113
DataByte[5] => Mux23.IN114
DataByte[5] => Mux23.IN115
DataByte[5] => Mux23.IN116
DataByte[5] => Mux23.IN117
DataByte[5] => Mux23.IN118
DataByte[5] => Mux23.IN119
DataByte[5] => Mux23.IN120
DataByte[5] => Mux23.IN121
DataByte[5] => Mux23.IN122
DataByte[5] => Mux23.IN123
DataByte[5] => Mux23.IN124
DataByte[5] => Mux23.IN125
DataByte[5] => Mux23.IN126
DataByte[5] => Mux23.IN127
DataByte[5] => Mux23.IN128
DataByte[5] => Mux23.IN129
DataByte[5] => Mux23.IN130
DataByte[5] => Mux23.IN131
DataByte[5] => Mux23.IN132
DataByte[5] => Mux23.IN133
DataByte[5] => Mux23.IN134
DataByte[5] => Mux23.IN135
DataByte[5] => Mux23.IN136
DataByte[5] => Mux23.IN137
DataByte[5] => Mux23.IN138
DataByte[5] => Mux23.IN139
DataByte[5] => Mux23.IN140
DataByte[5] => Mux23.IN141
DataByte[5] => Mux23.IN142
DataByte[5] => Mux23.IN143
DataByte[5] => Mux23.IN144
DataByte[5] => Mux23.IN145
DataByte[5] => Mux23.IN146
DataByte[5] => Mux23.IN147
DataByte[5] => Mux23.IN148
DataByte[5] => Mux23.IN149
DataByte[5] => Mux23.IN150
DataByte[5] => Mux23.IN151
DataByte[5] => Mux23.IN152
DataByte[5] => Mux23.IN153
DataByte[5] => Mux23.IN154
DataByte[5] => Mux23.IN155
DataByte[5] => Mux23.IN156
DataByte[5] => Mux23.IN157
DataByte[5] => Mux23.IN158
DataByte[5] => Mux23.IN159
DataByte[5] => Mux23.IN160
DataByte[5] => Mux23.IN161
DataByte[5] => Mux23.IN162
DataByte[5] => Mux23.IN163
DataByte[5] => Mux23.IN164
DataByte[5] => Mux23.IN165
DataByte[5] => Mux23.IN166
DataByte[5] => Mux23.IN167
DataByte[5] => Mux23.IN168
DataByte[5] => Mux23.IN169
DataByte[5] => Mux23.IN170
DataByte[5] => Mux23.IN171
DataByte[5] => Mux23.IN172
DataByte[5] => Mux23.IN173
DataByte[5] => Mux23.IN174
DataByte[5] => Mux23.IN175
DataByte[5] => Mux23.IN176
DataByte[5] => Mux23.IN177
DataByte[5] => Mux23.IN178
DataByte[5] => Mux23.IN179
DataByte[5] => Mux23.IN180
DataByte[5] => Mux23.IN181
DataByte[5] => Mux23.IN182
DataByte[5] => Mux23.IN183
DataByte[5] => Mux23.IN184
DataByte[5] => Mux23.IN185
DataByte[5] => Mux23.IN186
DataByte[5] => Mux23.IN187
DataByte[5] => Mux23.IN188
DataByte[5] => Mux23.IN189
DataByte[5] => Mux23.IN190
DataByte[5] => Mux23.IN191
DataByte[5] => Mux23.IN192
DataByte[5] => Mux23.IN193
DataByte[5] => Mux23.IN194
DataByte[5] => Mux23.IN195
DataByte[5] => Mux23.IN196
DataByte[5] => Mux23.IN197
DataByte[5] => Mux23.IN198
DataByte[5] => Mux23.IN199
DataByte[5] => Mux23.IN200
DataByte[5] => Mux23.IN201
DataByte[5] => Mux23.IN202
DataByte[5] => Mux23.IN203
DataByte[5] => Mux23.IN204
DataByte[5] => Mux23.IN205
DataByte[5] => Mux23.IN206
DataByte[5] => Mux23.IN207
DataByte[5] => Mux23.IN208
DataByte[5] => Mux23.IN209
DataByte[5] => Mux23.IN210
DataByte[5] => Mux23.IN211
DataByte[5] => Mux23.IN212
DataByte[5] => Mux23.IN213
DataByte[5] => Mux23.IN214
DataByte[5] => Mux23.IN215
DataByte[5] => Mux23.IN216
DataByte[5] => Mux23.IN217
DataByte[5] => Mux23.IN218
DataByte[5] => Mux23.IN219
DataByte[5] => Mux23.IN220
DataByte[5] => Mux23.IN221
DataByte[5] => Mux23.IN222
DataByte[5] => Mux23.IN223
DataByte[5] => Mux23.IN224
DataByte[5] => Mux23.IN225
DataByte[5] => Mux23.IN226
DataByte[5] => Mux23.IN227
DataByte[5] => Mux23.IN228
DataByte[5] => Mux23.IN229
DataByte[5] => Mux23.IN230
DataByte[5] => Mux23.IN231
DataByte[5] => Mux23.IN232
DataByte[5] => Mux23.IN233
DataByte[5] => Mux23.IN234
DataByte[5] => Mux23.IN235
DataByte[5] => Mux23.IN236
DataByte[5] => Mux23.IN237
DataByte[5] => Mux23.IN238
DataByte[5] => Mux23.IN239
DataByte[5] => Mux23.IN240
DataByte[5] => Mux23.IN241
DataByte[5] => Mux23.IN242
DataByte[5] => Mux23.IN243
DataByte[5] => Mux23.IN244
DataByte[5] => Mux23.IN245
DataByte[5] => Mux23.IN246
DataByte[5] => Mux23.IN247
DataByte[5] => Mux23.IN248
DataByte[5] => Mux23.IN249
DataByte[5] => Mux23.IN250
DataByte[5] => Mux23.IN251
DataByte[5] => Mux23.IN252
DataByte[5] => Mux23.IN253
DataByte[5] => Mux24.IN5
DataByte[5] => Mux25.IN5
DataByte[5] => Mux26.IN5
DataByte[5] => Mux27.IN5
DataByte[5] => Mux28.IN5
DataByte[5] => Mux29.IN258
DataByte[5] => Mux30.IN3
DataByte[5] => Mux31.IN3
DataByte[5] => Equal1.IN10
DataByte[5] => ScanCode.DATAA
DataByte[5] => ScanCode.DATAB
DataByte[5] => Equal2.IN10
DataByte[5] => Equal3.IN10
DataByte[6] => Equal0.IN9
DataByte[6] => Mux0.IN256
DataByte[6] => Mux1.IN256
DataByte[6] => Mux2.IN256
DataByte[6] => Mux3.IN256
DataByte[6] => Mux4.IN256
DataByte[6] => Mux5.IN256
DataByte[6] => Mux6.IN256
DataByte[6] => Mux7.IN256
DataByte[6] => Mux8.IN256
DataByte[6] => Mux9.IN4
DataByte[6] => Mux10.IN4
DataByte[6] => Mux11.IN4
DataByte[6] => Mux12.IN4
DataByte[6] => Mux13.IN4
DataByte[6] => Mux14.IN4
DataByte[6] => Mux15.IN4
DataByte[6] => Mux16.IN4
DataByte[6] => Mux17.IN4
DataByte[6] => Mux18.IN2
DataByte[6] => Mux19.IN252
DataByte[6] => Mux20.IN252
DataByte[6] => Mux21.IN252
DataByte[6] => Mux22.IN4
DataByte[6] => Mux22.IN5
DataByte[6] => Mux22.IN6
DataByte[6] => Mux22.IN7
DataByte[6] => Mux22.IN8
DataByte[6] => Mux22.IN9
DataByte[6] => Mux22.IN10
DataByte[6] => Mux22.IN11
DataByte[6] => Mux22.IN12
DataByte[6] => Mux22.IN13
DataByte[6] => Mux22.IN14
DataByte[6] => Mux22.IN15
DataByte[6] => Mux22.IN16
DataByte[6] => Mux22.IN17
DataByte[6] => Mux22.IN18
DataByte[6] => Mux22.IN19
DataByte[6] => Mux22.IN20
DataByte[6] => Mux22.IN21
DataByte[6] => Mux22.IN22
DataByte[6] => Mux22.IN23
DataByte[6] => Mux22.IN24
DataByte[6] => Mux22.IN25
DataByte[6] => Mux22.IN26
DataByte[6] => Mux22.IN27
DataByte[6] => Mux22.IN28
DataByte[6] => Mux22.IN29
DataByte[6] => Mux22.IN30
DataByte[6] => Mux22.IN31
DataByte[6] => Mux22.IN32
DataByte[6] => Mux22.IN33
DataByte[6] => Mux22.IN34
DataByte[6] => Mux22.IN35
DataByte[6] => Mux22.IN36
DataByte[6] => Mux22.IN37
DataByte[6] => Mux22.IN38
DataByte[6] => Mux22.IN39
DataByte[6] => Mux22.IN40
DataByte[6] => Mux22.IN41
DataByte[6] => Mux22.IN42
DataByte[6] => Mux22.IN43
DataByte[6] => Mux22.IN44
DataByte[6] => Mux22.IN45
DataByte[6] => Mux22.IN46
DataByte[6] => Mux22.IN47
DataByte[6] => Mux22.IN48
DataByte[6] => Mux22.IN49
DataByte[6] => Mux22.IN50
DataByte[6] => Mux22.IN51
DataByte[6] => Mux22.IN52
DataByte[6] => Mux22.IN53
DataByte[6] => Mux22.IN54
DataByte[6] => Mux22.IN55
DataByte[6] => Mux22.IN56
DataByte[6] => Mux22.IN57
DataByte[6] => Mux22.IN58
DataByte[6] => Mux22.IN59
DataByte[6] => Mux22.IN60
DataByte[6] => Mux22.IN61
DataByte[6] => Mux22.IN62
DataByte[6] => Mux22.IN63
DataByte[6] => Mux22.IN64
DataByte[6] => Mux22.IN65
DataByte[6] => Mux22.IN66
DataByte[6] => Mux22.IN67
DataByte[6] => Mux22.IN68
DataByte[6] => Mux22.IN69
DataByte[6] => Mux22.IN70
DataByte[6] => Mux22.IN71
DataByte[6] => Mux22.IN72
DataByte[6] => Mux22.IN73
DataByte[6] => Mux22.IN74
DataByte[6] => Mux22.IN75
DataByte[6] => Mux22.IN76
DataByte[6] => Mux22.IN77
DataByte[6] => Mux22.IN78
DataByte[6] => Mux22.IN79
DataByte[6] => Mux22.IN80
DataByte[6] => Mux22.IN81
DataByte[6] => Mux22.IN82
DataByte[6] => Mux22.IN83
DataByte[6] => Mux22.IN84
DataByte[6] => Mux22.IN85
DataByte[6] => Mux22.IN86
DataByte[6] => Mux22.IN87
DataByte[6] => Mux22.IN88
DataByte[6] => Mux22.IN89
DataByte[6] => Mux22.IN90
DataByte[6] => Mux22.IN91
DataByte[6] => Mux22.IN92
DataByte[6] => Mux22.IN93
DataByte[6] => Mux22.IN94
DataByte[6] => Mux22.IN95
DataByte[6] => Mux22.IN96
DataByte[6] => Mux22.IN97
DataByte[6] => Mux22.IN98
DataByte[6] => Mux22.IN99
DataByte[6] => Mux22.IN100
DataByte[6] => Mux22.IN101
DataByte[6] => Mux22.IN102
DataByte[6] => Mux22.IN103
DataByte[6] => Mux22.IN104
DataByte[6] => Mux22.IN105
DataByte[6] => Mux22.IN106
DataByte[6] => Mux22.IN107
DataByte[6] => Mux22.IN108
DataByte[6] => Mux22.IN109
DataByte[6] => Mux22.IN110
DataByte[6] => Mux22.IN111
DataByte[6] => Mux22.IN112
DataByte[6] => Mux22.IN113
DataByte[6] => Mux22.IN114
DataByte[6] => Mux22.IN115
DataByte[6] => Mux22.IN116
DataByte[6] => Mux22.IN117
DataByte[6] => Mux22.IN118
DataByte[6] => Mux22.IN119
DataByte[6] => Mux22.IN120
DataByte[6] => Mux22.IN121
DataByte[6] => Mux22.IN122
DataByte[6] => Mux22.IN123
DataByte[6] => Mux22.IN124
DataByte[6] => Mux22.IN125
DataByte[6] => Mux22.IN126
DataByte[6] => Mux22.IN127
DataByte[6] => Mux22.IN128
DataByte[6] => Mux22.IN129
DataByte[6] => Mux22.IN130
DataByte[6] => Mux22.IN131
DataByte[6] => Mux22.IN132
DataByte[6] => Mux22.IN133
DataByte[6] => Mux22.IN134
DataByte[6] => Mux22.IN135
DataByte[6] => Mux22.IN136
DataByte[6] => Mux22.IN137
DataByte[6] => Mux22.IN138
DataByte[6] => Mux22.IN139
DataByte[6] => Mux22.IN140
DataByte[6] => Mux22.IN141
DataByte[6] => Mux22.IN142
DataByte[6] => Mux22.IN143
DataByte[6] => Mux22.IN144
DataByte[6] => Mux22.IN145
DataByte[6] => Mux22.IN146
DataByte[6] => Mux22.IN147
DataByte[6] => Mux22.IN148
DataByte[6] => Mux22.IN149
DataByte[6] => Mux22.IN150
DataByte[6] => Mux22.IN151
DataByte[6] => Mux22.IN152
DataByte[6] => Mux22.IN153
DataByte[6] => Mux22.IN154
DataByte[6] => Mux22.IN155
DataByte[6] => Mux22.IN156
DataByte[6] => Mux22.IN157
DataByte[6] => Mux22.IN158
DataByte[6] => Mux22.IN159
DataByte[6] => Mux22.IN160
DataByte[6] => Mux22.IN161
DataByte[6] => Mux22.IN162
DataByte[6] => Mux22.IN163
DataByte[6] => Mux22.IN164
DataByte[6] => Mux22.IN165
DataByte[6] => Mux22.IN166
DataByte[6] => Mux22.IN167
DataByte[6] => Mux22.IN168
DataByte[6] => Mux22.IN169
DataByte[6] => Mux22.IN170
DataByte[6] => Mux22.IN171
DataByte[6] => Mux22.IN172
DataByte[6] => Mux22.IN173
DataByte[6] => Mux22.IN174
DataByte[6] => Mux22.IN175
DataByte[6] => Mux22.IN176
DataByte[6] => Mux22.IN177
DataByte[6] => Mux22.IN178
DataByte[6] => Mux22.IN179
DataByte[6] => Mux22.IN180
DataByte[6] => Mux22.IN181
DataByte[6] => Mux22.IN182
DataByte[6] => Mux22.IN183
DataByte[6] => Mux22.IN184
DataByte[6] => Mux22.IN185
DataByte[6] => Mux22.IN186
DataByte[6] => Mux22.IN187
DataByte[6] => Mux22.IN188
DataByte[6] => Mux22.IN189
DataByte[6] => Mux22.IN190
DataByte[6] => Mux22.IN191
DataByte[6] => Mux22.IN192
DataByte[6] => Mux22.IN193
DataByte[6] => Mux22.IN194
DataByte[6] => Mux22.IN195
DataByte[6] => Mux22.IN196
DataByte[6] => Mux22.IN197
DataByte[6] => Mux22.IN198
DataByte[6] => Mux22.IN199
DataByte[6] => Mux22.IN200
DataByte[6] => Mux22.IN201
DataByte[6] => Mux22.IN202
DataByte[6] => Mux22.IN203
DataByte[6] => Mux22.IN204
DataByte[6] => Mux22.IN205
DataByte[6] => Mux22.IN206
DataByte[6] => Mux22.IN207
DataByte[6] => Mux22.IN208
DataByte[6] => Mux22.IN209
DataByte[6] => Mux22.IN210
DataByte[6] => Mux22.IN211
DataByte[6] => Mux22.IN212
DataByte[6] => Mux22.IN213
DataByte[6] => Mux22.IN214
DataByte[6] => Mux22.IN215
DataByte[6] => Mux22.IN216
DataByte[6] => Mux22.IN217
DataByte[6] => Mux22.IN218
DataByte[6] => Mux22.IN219
DataByte[6] => Mux22.IN220
DataByte[6] => Mux22.IN221
DataByte[6] => Mux22.IN222
DataByte[6] => Mux22.IN223
DataByte[6] => Mux22.IN224
DataByte[6] => Mux22.IN225
DataByte[6] => Mux22.IN226
DataByte[6] => Mux22.IN227
DataByte[6] => Mux22.IN228
DataByte[6] => Mux22.IN229
DataByte[6] => Mux22.IN230
DataByte[6] => Mux22.IN231
DataByte[6] => Mux22.IN232
DataByte[6] => Mux22.IN233
DataByte[6] => Mux22.IN234
DataByte[6] => Mux22.IN235
DataByte[6] => Mux22.IN236
DataByte[6] => Mux22.IN237
DataByte[6] => Mux22.IN238
DataByte[6] => Mux22.IN239
DataByte[6] => Mux22.IN240
DataByte[6] => Mux22.IN241
DataByte[6] => Mux22.IN242
DataByte[6] => Mux22.IN243
DataByte[6] => Mux22.IN244
DataByte[6] => Mux22.IN245
DataByte[6] => Mux22.IN246
DataByte[6] => Mux22.IN247
DataByte[6] => Mux22.IN248
DataByte[6] => Mux22.IN249
DataByte[6] => Mux22.IN250
DataByte[6] => Mux22.IN251
DataByte[6] => Mux22.IN252
DataByte[6] => Mux23.IN4
DataByte[6] => Mux24.IN4
DataByte[6] => Mux25.IN4
DataByte[6] => Mux26.IN4
DataByte[6] => Mux27.IN4
DataByte[6] => Mux28.IN4
DataByte[6] => Mux29.IN257
DataByte[6] => Mux30.IN2
DataByte[6] => Mux31.IN2
DataByte[6] => Equal1.IN9
DataByte[6] => ScanCode.DATAA
DataByte[6] => ScanCode.DATAB
DataByte[6] => Equal2.IN9
DataByte[6] => Equal3.IN9
DataByte[7] => Equal0.IN8
DataByte[7] => Mux0.IN255
DataByte[7] => Mux1.IN255
DataByte[7] => Mux2.IN255
DataByte[7] => Mux3.IN255
DataByte[7] => Mux4.IN255
DataByte[7] => Mux5.IN255
DataByte[7] => Mux6.IN255
DataByte[7] => Mux7.IN255
DataByte[7] => Mux8.IN255
DataByte[7] => Mux9.IN3
DataByte[7] => Mux10.IN3
DataByte[7] => Mux11.IN3
DataByte[7] => Mux12.IN3
DataByte[7] => Mux13.IN3
DataByte[7] => Mux14.IN3
DataByte[7] => Mux15.IN3
DataByte[7] => Mux16.IN3
DataByte[7] => Mux17.IN3
DataByte[7] => Mux18.IN1
DataByte[7] => Mux19.IN251
DataByte[7] => Mux20.IN251
DataByte[7] => Mux21.IN3
DataByte[7] => Mux21.IN4
DataByte[7] => Mux21.IN5
DataByte[7] => Mux21.IN6
DataByte[7] => Mux21.IN7
DataByte[7] => Mux21.IN8
DataByte[7] => Mux21.IN9
DataByte[7] => Mux21.IN10
DataByte[7] => Mux21.IN11
DataByte[7] => Mux21.IN12
DataByte[7] => Mux21.IN13
DataByte[7] => Mux21.IN14
DataByte[7] => Mux21.IN15
DataByte[7] => Mux21.IN16
DataByte[7] => Mux21.IN17
DataByte[7] => Mux21.IN18
DataByte[7] => Mux21.IN19
DataByte[7] => Mux21.IN20
DataByte[7] => Mux21.IN21
DataByte[7] => Mux21.IN22
DataByte[7] => Mux21.IN23
DataByte[7] => Mux21.IN24
DataByte[7] => Mux21.IN25
DataByte[7] => Mux21.IN26
DataByte[7] => Mux21.IN27
DataByte[7] => Mux21.IN28
DataByte[7] => Mux21.IN29
DataByte[7] => Mux21.IN30
DataByte[7] => Mux21.IN31
DataByte[7] => Mux21.IN32
DataByte[7] => Mux21.IN33
DataByte[7] => Mux21.IN34
DataByte[7] => Mux21.IN35
DataByte[7] => Mux21.IN36
DataByte[7] => Mux21.IN37
DataByte[7] => Mux21.IN38
DataByte[7] => Mux21.IN39
DataByte[7] => Mux21.IN40
DataByte[7] => Mux21.IN41
DataByte[7] => Mux21.IN42
DataByte[7] => Mux21.IN43
DataByte[7] => Mux21.IN44
DataByte[7] => Mux21.IN45
DataByte[7] => Mux21.IN46
DataByte[7] => Mux21.IN47
DataByte[7] => Mux21.IN48
DataByte[7] => Mux21.IN49
DataByte[7] => Mux21.IN50
DataByte[7] => Mux21.IN51
DataByte[7] => Mux21.IN52
DataByte[7] => Mux21.IN53
DataByte[7] => Mux21.IN54
DataByte[7] => Mux21.IN55
DataByte[7] => Mux21.IN56
DataByte[7] => Mux21.IN57
DataByte[7] => Mux21.IN58
DataByte[7] => Mux21.IN59
DataByte[7] => Mux21.IN60
DataByte[7] => Mux21.IN61
DataByte[7] => Mux21.IN62
DataByte[7] => Mux21.IN63
DataByte[7] => Mux21.IN64
DataByte[7] => Mux21.IN65
DataByte[7] => Mux21.IN66
DataByte[7] => Mux21.IN67
DataByte[7] => Mux21.IN68
DataByte[7] => Mux21.IN69
DataByte[7] => Mux21.IN70
DataByte[7] => Mux21.IN71
DataByte[7] => Mux21.IN72
DataByte[7] => Mux21.IN73
DataByte[7] => Mux21.IN74
DataByte[7] => Mux21.IN75
DataByte[7] => Mux21.IN76
DataByte[7] => Mux21.IN77
DataByte[7] => Mux21.IN78
DataByte[7] => Mux21.IN79
DataByte[7] => Mux21.IN80
DataByte[7] => Mux21.IN81
DataByte[7] => Mux21.IN82
DataByte[7] => Mux21.IN83
DataByte[7] => Mux21.IN84
DataByte[7] => Mux21.IN85
DataByte[7] => Mux21.IN86
DataByte[7] => Mux21.IN87
DataByte[7] => Mux21.IN88
DataByte[7] => Mux21.IN89
DataByte[7] => Mux21.IN90
DataByte[7] => Mux21.IN91
DataByte[7] => Mux21.IN92
DataByte[7] => Mux21.IN93
DataByte[7] => Mux21.IN94
DataByte[7] => Mux21.IN95
DataByte[7] => Mux21.IN96
DataByte[7] => Mux21.IN97
DataByte[7] => Mux21.IN98
DataByte[7] => Mux21.IN99
DataByte[7] => Mux21.IN100
DataByte[7] => Mux21.IN101
DataByte[7] => Mux21.IN102
DataByte[7] => Mux21.IN103
DataByte[7] => Mux21.IN104
DataByte[7] => Mux21.IN105
DataByte[7] => Mux21.IN106
DataByte[7] => Mux21.IN107
DataByte[7] => Mux21.IN108
DataByte[7] => Mux21.IN109
DataByte[7] => Mux21.IN110
DataByte[7] => Mux21.IN111
DataByte[7] => Mux21.IN112
DataByte[7] => Mux21.IN113
DataByte[7] => Mux21.IN114
DataByte[7] => Mux21.IN115
DataByte[7] => Mux21.IN116
DataByte[7] => Mux21.IN117
DataByte[7] => Mux21.IN118
DataByte[7] => Mux21.IN119
DataByte[7] => Mux21.IN120
DataByte[7] => Mux21.IN121
DataByte[7] => Mux21.IN122
DataByte[7] => Mux21.IN123
DataByte[7] => Mux21.IN124
DataByte[7] => Mux21.IN125
DataByte[7] => Mux21.IN126
DataByte[7] => Mux21.IN127
DataByte[7] => Mux21.IN128
DataByte[7] => Mux21.IN129
DataByte[7] => Mux21.IN130
DataByte[7] => Mux21.IN131
DataByte[7] => Mux21.IN132
DataByte[7] => Mux21.IN133
DataByte[7] => Mux21.IN134
DataByte[7] => Mux21.IN135
DataByte[7] => Mux21.IN136
DataByte[7] => Mux21.IN137
DataByte[7] => Mux21.IN138
DataByte[7] => Mux21.IN139
DataByte[7] => Mux21.IN140
DataByte[7] => Mux21.IN141
DataByte[7] => Mux21.IN142
DataByte[7] => Mux21.IN143
DataByte[7] => Mux21.IN144
DataByte[7] => Mux21.IN145
DataByte[7] => Mux21.IN146
DataByte[7] => Mux21.IN147
DataByte[7] => Mux21.IN148
DataByte[7] => Mux21.IN149
DataByte[7] => Mux21.IN150
DataByte[7] => Mux21.IN151
DataByte[7] => Mux21.IN152
DataByte[7] => Mux21.IN153
DataByte[7] => Mux21.IN154
DataByte[7] => Mux21.IN155
DataByte[7] => Mux21.IN156
DataByte[7] => Mux21.IN157
DataByte[7] => Mux21.IN158
DataByte[7] => Mux21.IN159
DataByte[7] => Mux21.IN160
DataByte[7] => Mux21.IN161
DataByte[7] => Mux21.IN162
DataByte[7] => Mux21.IN163
DataByte[7] => Mux21.IN164
DataByte[7] => Mux21.IN165
DataByte[7] => Mux21.IN166
DataByte[7] => Mux21.IN167
DataByte[7] => Mux21.IN168
DataByte[7] => Mux21.IN169
DataByte[7] => Mux21.IN170
DataByte[7] => Mux21.IN171
DataByte[7] => Mux21.IN172
DataByte[7] => Mux21.IN173
DataByte[7] => Mux21.IN174
DataByte[7] => Mux21.IN175
DataByte[7] => Mux21.IN176
DataByte[7] => Mux21.IN177
DataByte[7] => Mux21.IN178
DataByte[7] => Mux21.IN179
DataByte[7] => Mux21.IN180
DataByte[7] => Mux21.IN181
DataByte[7] => Mux21.IN182
DataByte[7] => Mux21.IN183
DataByte[7] => Mux21.IN184
DataByte[7] => Mux21.IN185
DataByte[7] => Mux21.IN186
DataByte[7] => Mux21.IN187
DataByte[7] => Mux21.IN188
DataByte[7] => Mux21.IN189
DataByte[7] => Mux21.IN190
DataByte[7] => Mux21.IN191
DataByte[7] => Mux21.IN192
DataByte[7] => Mux21.IN193
DataByte[7] => Mux21.IN194
DataByte[7] => Mux21.IN195
DataByte[7] => Mux21.IN196
DataByte[7] => Mux21.IN197
DataByte[7] => Mux21.IN198
DataByte[7] => Mux21.IN199
DataByte[7] => Mux21.IN200
DataByte[7] => Mux21.IN201
DataByte[7] => Mux21.IN202
DataByte[7] => Mux21.IN203
DataByte[7] => Mux21.IN204
DataByte[7] => Mux21.IN205
DataByte[7] => Mux21.IN206
DataByte[7] => Mux21.IN207
DataByte[7] => Mux21.IN208
DataByte[7] => Mux21.IN209
DataByte[7] => Mux21.IN210
DataByte[7] => Mux21.IN211
DataByte[7] => Mux21.IN212
DataByte[7] => Mux21.IN213
DataByte[7] => Mux21.IN214
DataByte[7] => Mux21.IN215
DataByte[7] => Mux21.IN216
DataByte[7] => Mux21.IN217
DataByte[7] => Mux21.IN218
DataByte[7] => Mux21.IN219
DataByte[7] => Mux21.IN220
DataByte[7] => Mux21.IN221
DataByte[7] => Mux21.IN222
DataByte[7] => Mux21.IN223
DataByte[7] => Mux21.IN224
DataByte[7] => Mux21.IN225
DataByte[7] => Mux21.IN226
DataByte[7] => Mux21.IN227
DataByte[7] => Mux21.IN228
DataByte[7] => Mux21.IN229
DataByte[7] => Mux21.IN230
DataByte[7] => Mux21.IN231
DataByte[7] => Mux21.IN232
DataByte[7] => Mux21.IN233
DataByte[7] => Mux21.IN234
DataByte[7] => Mux21.IN235
DataByte[7] => Mux21.IN236
DataByte[7] => Mux21.IN237
DataByte[7] => Mux21.IN238
DataByte[7] => Mux21.IN239
DataByte[7] => Mux21.IN240
DataByte[7] => Mux21.IN241
DataByte[7] => Mux21.IN242
DataByte[7] => Mux21.IN243
DataByte[7] => Mux21.IN244
DataByte[7] => Mux21.IN245
DataByte[7] => Mux21.IN246
DataByte[7] => Mux21.IN247
DataByte[7] => Mux21.IN248
DataByte[7] => Mux21.IN249
DataByte[7] => Mux21.IN250
DataByte[7] => Mux21.IN251
DataByte[7] => Mux22.IN3
DataByte[7] => Mux23.IN3
DataByte[7] => Mux24.IN3
DataByte[7] => Mux25.IN3
DataByte[7] => Mux26.IN3
DataByte[7] => Mux27.IN3
DataByte[7] => Mux28.IN3
DataByte[7] => Mux29.IN256
DataByte[7] => Mux30.IN1
DataByte[7] => Mux31.IN1
DataByte[7] => Equal1.IN8
DataByte[7] => ScanCode.DATAA
DataByte[7] => ScanCode.DATAB
DataByte[7] => Equal2.IN8
DataByte[7] => Equal3.IN8
Send <= Send~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[0] <= Command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= Command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= Command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= Command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[4] <= Command[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[5] <= Command[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[6] <= Command[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[7] <= Command[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CodeReady <= CodeReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[0] <= ScanCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[1] <= ScanCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[2] <= ScanCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[3] <= ScanCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[4] <= ScanCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[5] <= ScanCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[6] <= ScanCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[7] <= ScanCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[8] <= ScanCode[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScanCode[9] <= ScanCode[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|k580ww55:ppa1
clk => opc[0]~reg0.CLK
clk => opc[1]~reg0.CLK
clk => opc[2]~reg0.CLK
clk => opc[3]~reg0.CLK
clk => opc[4]~reg0.CLK
clk => opc[5]~reg0.CLK
clk => opc[6]~reg0.CLK
clk => opc[7]~reg0.CLK
clk => opb[0]~reg0.CLK
clk => opb[1]~reg0.CLK
clk => opb[2]~reg0.CLK
clk => opb[3]~reg0.CLK
clk => opb[4]~reg0.CLK
clk => opb[5]~reg0.CLK
clk => opb[6]~reg0.CLK
clk => opb[7]~reg0.CLK
clk => opa[0]~reg0.CLK
clk => opa[1]~reg0.CLK
clk => opa[2]~reg0.CLK
clk => opa[3]~reg0.CLK
clk => opa[4]~reg0.CLK
clk => opa[5]~reg0.CLK
clk => opa[6]~reg0.CLK
clk => opa[7]~reg0.CLK
reset => opc[0]~reg0.PRESET
reset => opc[1]~reg0.PRESET
reset => opc[2]~reg0.PRESET
reset => opc[3]~reg0.PRESET
reset => opc[4]~reg0.PRESET
reset => opc[5]~reg0.PRESET
reset => opc[6]~reg0.PRESET
reset => opc[7]~reg0.PRESET
reset => opb[0]~reg0.PRESET
reset => opb[1]~reg0.PRESET
reset => opb[2]~reg0.PRESET
reset => opb[3]~reg0.PRESET
reset => opb[4]~reg0.PRESET
reset => opb[5]~reg0.PRESET
reset => opb[6]~reg0.PRESET
reset => opb[7]~reg0.PRESET
reset => opa[0]~reg0.PRESET
reset => opa[1]~reg0.PRESET
reset => opa[2]~reg0.PRESET
reset => opa[3]~reg0.PRESET
reset => opa[4]~reg0.PRESET
reset => opa[5]~reg0.PRESET
reset => opa[6]~reg0.PRESET
reset => opa[7]~reg0.PRESET
addr[0] => Mux0.IN2
addr[0] => Mux1.IN2
addr[0] => Mux2.IN2
addr[0] => Mux3.IN2
addr[0] => Mux4.IN2
addr[0] => Mux5.IN2
addr[0] => Mux6.IN2
addr[0] => Mux7.IN2
addr[0] => Equal0.IN1
addr[0] => Equal1.IN0
addr[0] => Equal2.IN1
addr[0] => Equal3.IN1
addr[1] => Mux0.IN1
addr[1] => Mux1.IN1
addr[1] => Mux2.IN1
addr[1] => Mux3.IN1
addr[1] => Mux4.IN1
addr[1] => Mux5.IN1
addr[1] => Mux6.IN1
addr[1] => Mux7.IN1
addr[1] => Equal0.IN0
addr[1] => Equal1.IN1
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
we_n => opc[0]~reg0.ENA
we_n => opa[7]~reg0.ENA
we_n => opa[6]~reg0.ENA
we_n => opa[5]~reg0.ENA
we_n => opa[4]~reg0.ENA
we_n => opa[3]~reg0.ENA
we_n => opa[2]~reg0.ENA
we_n => opa[1]~reg0.ENA
we_n => opa[0]~reg0.ENA
we_n => opb[7]~reg0.ENA
we_n => opb[6]~reg0.ENA
we_n => opb[5]~reg0.ENA
we_n => opb[4]~reg0.ENA
we_n => opb[3]~reg0.ENA
we_n => opb[2]~reg0.ENA
we_n => opb[1]~reg0.ENA
we_n => opb[0]~reg0.ENA
we_n => opc[7]~reg0.ENA
we_n => opc[6]~reg0.ENA
we_n => opc[5]~reg0.ENA
we_n => opc[4]~reg0.ENA
we_n => opc[3]~reg0.ENA
we_n => opc[2]~reg0.ENA
we_n => opc[1]~reg0.ENA
idata[0] => opa.DATAB
idata[0] => opb.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[0] => opc.DATAB
idata[1] => opa.DATAB
idata[1] => opb.DATAB
idata[1] => opc.DATAB
idata[1] => Decoder0.IN2
idata[2] => opa.DATAB
idata[2] => opb.DATAB
idata[2] => opc.DATAB
idata[2] => Decoder0.IN1
idata[3] => opa.DATAB
idata[3] => opb.DATAB
idata[3] => opc.DATAB
idata[3] => Decoder0.IN0
idata[4] => opa.DATAB
idata[4] => opb.DATAB
idata[4] => opc.DATAB
idata[5] => opa.DATAB
idata[5] => opb.DATAB
idata[5] => opc.DATAB
idata[6] => opa.DATAB
idata[6] => opb.DATAB
idata[6] => opc.DATAB
idata[7] => opa.DATAB
idata[7] => opb.DATAB
idata[7] => opc.DATAB
idata[7] => always1.IN1
odata[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ipa[0] => Mux7.IN3
ipa[1] => Mux6.IN3
ipa[2] => Mux5.IN3
ipa[3] => Mux4.IN3
ipa[4] => Mux3.IN3
ipa[5] => Mux2.IN3
ipa[6] => Mux1.IN3
ipa[7] => Mux0.IN3
opa[0] <= opa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[1] <= opa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[2] <= opa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[3] <= opa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[4] <= opa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[5] <= opa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[6] <= opa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opa[7] <= opa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ipb[0] => Mux7.IN4
ipb[1] => Mux6.IN4
ipb[2] => Mux5.IN4
ipb[3] => Mux4.IN4
ipb[4] => Mux3.IN4
ipb[5] => Mux2.IN4
ipb[6] => Mux1.IN4
ipb[7] => Mux0.IN4
opb[0] <= opb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[1] <= opb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[2] <= opb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[3] <= opb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[4] <= opb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[5] <= opb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[6] <= opb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opb[7] <= opb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ipc[0] => Mux7.IN5
ipc[1] => Mux6.IN5
ipc[2] => Mux5.IN5
ipc[3] => Mux4.IN5
ipc[4] => Mux3.IN5
ipc[5] => Mux2.IN5
ipc[6] => Mux1.IN5
ipc[7] => Mux0.IN5
opc[0] <= opc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[1] <= opc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[2] <= opc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[3] <= opc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[4] <= opc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[5] <= opc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[6] <= opc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opc[7] <= opc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rk_wxeda|soundcodec:sound
clk => PWM_accumulator[0].CLK
clk => PWM_accumulator[1].CLK
clk => PWM_accumulator[2].CLK
clk => PWM_accumulator[3].CLK
clk => PWM_accumulator[4].CLK
clk => PWM_accumulator[5].CLK
clk => PWM_accumulator[6].CLK
clk => PWM_accumulator[7].CLK
clk => PWM_accumulator[8].CLK
clk => state.CLK
pulse => Add0.IN8
reset_n => ~NO_FANOUT~
o_pwm <= PWM_accumulator[8].DB_MAX_OUTPUT_PORT_TYPE


