{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585710320361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585710320361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 21:05:20 2020 " "Processing started: Tue Mar 31 21:05:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585710320361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585710320361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585710320361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585710320824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585710320824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_not " "Found entity 1: compuerta_not" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "Unidad/unidad_logico_aritmetica.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Unidad/unidad_logico_aritmetica_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "OperacionesAritmeticas/restador.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesAritmeticas/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "OperacionesAritmeticas/sumador.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesAritmeticas/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_logico " "Found entity 1: correr_derecha_logico" {  } { { "OperacionesLogicas/correr_derecha_logico.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_derecha_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_logico " "Found entity 1: correr_izquierda_logico" {  } { { "OperacionesLogicas/correr_izquierda_logico.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_izquierda_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Unidad/mux3a8.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8_test " "Found entity 1: mux3a8_test" {  } { { "Unidad/mux3a8_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/mux3a8_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Unidad/mux1a2.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico " "Found entity 1: correr_derecha_aritmetico" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico_test " "Found entity 1: correr_derecha_aritmetico_test" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_izquierda_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_izquierda_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_aritmetico " "Found entity 1: correr_izquierda_aritmetico" {  } { { "OperacionesAritmeticas/correr_izquierda_aritmetico.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "UnidadFlags/flag_negativo.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "UnidadFlags/flag_overflow.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_overflow.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "UnidadFlags/overflow_flag_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "UnidadFlags/flag_carry.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "UnidadFlags/flag_cero.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585710334966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585710334966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidad_logico_aritmetica_test " "Elaborating entity \"unidad_logico_aritmetica_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1585710335033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica unidad_logico_aritmetica:PRUEBA " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\"" {  } { { "Unidad/unidad_logico_aritmetica_test.sv" "PRUEBA" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica_test.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_and unidad_logico_aritmetica:PRUEBA\|compuerta_and:And " "Elaborating entity \"compuerta_and\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|compuerta_and:And\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "And" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_or unidad_logico_aritmetica:PRUEBA\|compuerta_or:Or " "Elaborating entity \"compuerta_or\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|compuerta_or:Or\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Or" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor unidad_logico_aritmetica:PRUEBA\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|compuerta_xor:Xor\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Xor" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_not unidad_logico_aritmetica:PRUEBA\|compuerta_not:Not " "Elaborating entity \"compuerta_not\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|compuerta_not:Not\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Not" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_derecha_logico unidad_logico_aritmetica:PRUEBA\|correr_derecha_logico:RAShiftL " "Elaborating entity \"correr_derecha_logico\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|correr_derecha_logico:RAShiftL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "RAShiftL" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_izquierda_logico unidad_logico_aritmetica:PRUEBA\|correr_izquierda_logico:LAShiftL " "Elaborating entity \"correr_izquierda_logico\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|correr_izquierda_logico:LAShiftL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "LAShiftL" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 unidad_logico_aritmetica:PRUEBA\|mux3a8:MuxL " "Elaborating entity \"mux3a8\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|mux3a8:MuxL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "MuxL" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador unidad_logico_aritmetica:PRUEBA\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|sumador:Add\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Add" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador unidad_logico_aritmetica:PRUEBA\|restador:Minus " "Elaborating entity \"restador\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|restador:Minus\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Minus" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_derecha_aritmetico unidad_logico_aritmetica:PRUEBA\|correr_derecha_aritmetico:RAShiftA " "Elaborating entity \"correr_derecha_aritmetico\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|correr_derecha_aritmetico:RAShiftA\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "RAShiftA" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_izquierda_aritmetico unidad_logico_aritmetica:PRUEBA\|correr_izquierda_aritmetico:LAShiftA " "Elaborating entity \"correr_izquierda_aritmetico\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|correr_izquierda_aritmetico:LAShiftA\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "LAShiftA" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1a2 unidad_logico_aritmetica:PRUEBA\|mux1a2:MuxR " "Elaborating entity \"mux1a2\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|mux1a2:MuxR\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "MuxR" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo unidad_logico_aritmetica:PRUEBA\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|flag_negativo:Fnegativo\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Fnegativo" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero unidad_logico_aritmetica:PRUEBA\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|flag_cero:FCero\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FCero" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow unidad_logico_aritmetica:PRUEBA\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|flag_overflow:FOverflow\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FOverflow" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry unidad_logico_aritmetica:PRUEBA\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"unidad_logico_aritmetica:PRUEBA\|flag_carry:FCarry\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FCarry" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/Unidad/unidad_logico_aritmetica.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585710335103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1585710335301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585710335444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 21:05:35 2020 " "Processing ended: Tue Mar 31 21:05:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585710335444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585710335444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585710335444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585710335444 ""}
