// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _slide_window_HH_
#define _slide_window_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct slide_window : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<9> > conv_count_V;
    sc_out< sc_lv<12> > line_buff_val_0_V_address0;
    sc_out< sc_logic > line_buff_val_0_V_ce0;
    sc_in< sc_lv<16> > line_buff_val_0_V_q0;
    sc_out< sc_lv<12> > line_buff_val_0_V_address1;
    sc_out< sc_logic > line_buff_val_0_V_ce1;
    sc_in< sc_lv<16> > line_buff_val_0_V_q1;
    sc_out< sc_lv<12> > line_buff_val_1_V_address0;
    sc_out< sc_logic > line_buff_val_1_V_ce0;
    sc_in< sc_lv<16> > line_buff_val_1_V_q0;
    sc_out< sc_lv<12> > line_buff_val_1_V_address1;
    sc_out< sc_logic > line_buff_val_1_V_ce1;
    sc_in< sc_lv<16> > line_buff_val_1_V_q1;
    sc_out< sc_lv<12> > line_buff_val_2_V_address0;
    sc_out< sc_logic > line_buff_val_2_V_ce0;
    sc_in< sc_lv<16> > line_buff_val_2_V_q0;
    sc_out< sc_lv<12> > line_buff_val_2_V_address1;
    sc_out< sc_logic > line_buff_val_2_V_ce1;
    sc_in< sc_lv<16> > line_buff_val_2_V_q1;
    sc_in< sc_lv<4> > line_buff_val_V_offset;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;


    // Module declarations
    slide_window(sc_module_name name);
    SC_HAS_PROCESS(slide_window);

    ~slide_window();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<13> > mul_ln265_fu_139_p2;
    sc_signal< sc_lv<13> > mul_ln265_reg_252;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<13> > add_ln265_2_fu_193_p2;
    sc_signal< sc_lv<13> > add_ln265_2_reg_289;
    sc_signal< sc_lv<16> > line_buff_val_0_V_l_reg_294;
    sc_signal< sc_lv<16> > line_buff_val_0_V_l_1_reg_299;
    sc_signal< sc_lv<16> > line_buff_val_1_V_l_reg_319;
    sc_signal< sc_lv<16> > line_buff_val_1_V_l_1_reg_324;
    sc_signal< sc_lv<16> > line_buff_val_2_V_l_reg_329;
    sc_signal< sc_lv<16> > line_buff_val_2_V_l_1_reg_334;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<9> > ap_port_reg_conv_count_V;
    sc_signal< sc_lv<64> > sext_ln265_fu_154_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln265_1_fu_176_p1;
    sc_signal< sc_lv<64> > sext_ln265_2_fu_198_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<4> > mul_ln265_fu_139_p0;
    sc_signal< sc_lv<13> > zext_ln265_1_fu_145_p1;
    sc_signal< sc_lv<13> > add_ln265_fu_149_p2;
    sc_signal< sc_lv<9> > add_ln1353_fu_161_p2;
    sc_signal< sc_lv<13> > zext_ln265_2_fu_167_p1;
    sc_signal< sc_lv<13> > add_ln265_1_fu_171_p2;
    sc_signal< sc_lv<9> > add_ln1353_1_fu_183_p2;
    sc_signal< sc_lv<13> > zext_ln265_3_fu_189_p1;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<13> > mul_ln265_fu_139_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage2;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<13> ap_const_lv13_1A2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_1_fu_183_p2();
    void thread_add_ln1353_fu_161_p2();
    void thread_add_ln265_1_fu_171_p2();
    void thread_add_ln265_2_fu_193_p2();
    void thread_add_ln265_fu_149_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_line_buff_val_0_V_address0();
    void thread_line_buff_val_0_V_address1();
    void thread_line_buff_val_0_V_ce0();
    void thread_line_buff_val_0_V_ce1();
    void thread_line_buff_val_1_V_address0();
    void thread_line_buff_val_1_V_address1();
    void thread_line_buff_val_1_V_ce0();
    void thread_line_buff_val_1_V_ce1();
    void thread_line_buff_val_2_V_address0();
    void thread_line_buff_val_2_V_address1();
    void thread_line_buff_val_2_V_ce0();
    void thread_line_buff_val_2_V_ce1();
    void thread_mul_ln265_fu_139_p0();
    void thread_mul_ln265_fu_139_p00();
    void thread_mul_ln265_fu_139_p2();
    void thread_sext_ln265_1_fu_176_p1();
    void thread_sext_ln265_2_fu_198_p1();
    void thread_sext_ln265_fu_154_p1();
    void thread_zext_ln265_1_fu_145_p1();
    void thread_zext_ln265_2_fu_167_p1();
    void thread_zext_ln265_3_fu_189_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
