// Seed: 142910156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1 * id_1;
  wire id_6;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wor   id_4
);
  assign id_0 = id_2;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  uwire id_7 = 1 - 1;
  wire  id_8;
endmodule
