Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue May 21 19:04:51 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    486.043        0.000                      0                  452        0.140        0.000                      0                  452        4.500        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       486.043        0.000                      0                  239        0.214        0.000                      0                  239        4.500        0.000                       0                   148  
emu_clk_pin       492.944        0.000                      0                   37        0.140        0.000                      0                   37        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       486.425        0.000                      0                  258        0.249        0.000                      0                  258  
dut_clk_pin   emu_clk_pin       489.975        0.000                      0                   25        0.194        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            495.738        0.000                      0                  135        0.159        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      486.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             486.043ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1289_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 4.480ns (32.033%)  route 9.506ns (67.967%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.624    17.584    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    18.241 r  _1201_/O[3]
                         net (fo=2, routed)           0.662    18.903    _0344_[3]
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.306    19.209 r  _1176_/O
                         net (fo=1, routed)           0.000    19.209    _0309_
    SLICE_X5Y105         FDCE                                         r  _1289_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X5Y105         FDCE                                         r  _1289_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)        0.029   505.252    _1289_
  -------------------------------------------------------------------
                         required time                        505.252    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                486.043    

Slack (MET) :             487.033ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1297_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.018ns  (logic 4.174ns (32.064%)  route 8.844ns (67.936%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.624    17.584    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    18.241 r  _1201_/O[3]
                         net (fo=2, routed)           0.000    18.241    _0344_[3]
    SLICE_X4Y105         FDCE                                         r  _1297_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1297_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.274    _1297_
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                487.033    

Slack (MET) :             487.077ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1295_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.974ns  (logic 4.130ns (31.833%)  route 8.844ns (68.167%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.624    17.584    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    18.197 r  _1201_/O[1]
                         net (fo=2, routed)           0.000    18.197    _0344_[1]
    SLICE_X4Y105         FDCE                                         r  _1295_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1295_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.274    _1295_
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                         -18.197    
  -------------------------------------------------------------------
                         slack                                487.077    

Slack (MET) :             487.090ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1296_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 4.117ns (31.765%)  route 8.844ns (68.235%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.624    17.584    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    18.184 r  _1201_/O[2]
                         net (fo=2, routed)           0.000    18.184    _0344_[2]
    SLICE_X4Y105         FDCE                                         r  _1296_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1296_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.274    _1296_
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                         -18.184    
  -------------------------------------------------------------------
                         slack                                487.090    

Slack (MET) :             487.219ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1294_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.843ns  (logic 3.999ns (31.138%)  route 8.844ns (68.862%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.624    17.584    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    18.066 r  _1201_/O[0]
                         net (fo=1, routed)           0.000    18.066    _0344_[0]
    SLICE_X4Y105         FDCE                                         r  _1294_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1294_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.062   505.285    _1294_
  -------------------------------------------------------------------
                         required time                        505.285    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                487.219    

Slack (MET) :             487.657ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1298_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.261ns  (logic 3.517ns (28.683%)  route 8.744ns (71.317%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.659    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.960 r  _1175_/O
                         net (fo=2, routed)           0.525    17.485    u_cpu.ALU.temp_HC
    SLICE_X5Y106         FDCE                                         r  _1298_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X5Y106         FDCE                                         r  _1298_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.081   505.142    _1298_
  -------------------------------------------------------------------
                         required time                        505.142    
                         arrival time                         -17.485    
  -------------------------------------------------------------------
                         slack                                487.657    

Slack (MET) :             489.706ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1293_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.393ns  (logic 3.280ns (31.561%)  route 7.113ns (68.439%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    15.616 r  _1199_/O[3]
                         net (fo=2, routed)           0.000    15.616    _0340_[3]
    SLICE_X6Y105         FDCE                                         r  _1293_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1293_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.322    _1293_
  -------------------------------------------------------------------
                         required time                        505.322    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                489.706    

Slack (MET) :             489.770ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1292_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 3.216ns (31.137%)  route 7.113ns (68.863%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    15.552 r  _1199_/O[2]
                         net (fo=2, routed)           0.000    15.552    _0340_[2]
    SLICE_X6Y105         FDCE                                         r  _1292_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1292_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.322    _1292_
  -------------------------------------------------------------------
                         required time                        505.322    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                489.770    

Slack (MET) :             489.887ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1291_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 3.099ns (30.348%)  route 7.113ns (69.652%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    15.435 r  _1199_/O[1]
                         net (fo=2, routed)           0.000    15.435    _0340_[1]
    SLICE_X6Y105         FDCE                                         r  _1291_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1291_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.322    _1291_
  -------------------------------------------------------------------
                         required time                        505.322    
                         arrival time                         -15.435    
  -------------------------------------------------------------------
                         slack                                489.887    

Slack (MET) :             490.072ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1290_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 2.924ns (29.134%)  route 7.113ns (70.866%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.301    10.391    _0073_[5]
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.319    10.710 r  _0742_/O
                         net (fo=1, routed)           0.000    10.710    _0112_
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241    10.951 r  _0743_/O
                         net (fo=1, routed)           0.000    10.951    _0110_
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098    11.049 r  _0746_/O
                         net (fo=3, routed)           0.806    11.855    _0103_[2]
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.319    12.174 r  _0739_/O
                         net (fo=1, routed)           0.000    12.174    _0109_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.217    12.391 r  _0740_/O
                         net (fo=1, routed)           0.000    12.391    _0105_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    12.485 r  _0741_/O
                         net (fo=2, routed)           1.268    13.753    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    14.069 r  _1151_/O
                         net (fo=1, routed)           0.815    14.884    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    15.260 r  _1199_/O[0]
                         net (fo=1, routed)           0.000    15.260    _0340_[0]
    SLICE_X6Y105         FDCE                                         r  _1290_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1290_/C
                         clock pessimism              0.259   505.258    
                         clock uncertainty           -0.035   505.223    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.109   505.332    _1290_
  -------------------------------------------------------------------
                         required time                        505.332    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                490.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 _1376_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1316_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.568     1.478    u_cpu.ALU.clk
    SLICE_X9Y108         FDCE                                         r  _1376_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  _1376_/Q
                         net (fo=3, routed)           0.164     1.783    _0398_[2]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  _1178_/O
                         net (fo=1, routed)           0.000     1.828    _0281_
    SLICE_X8Y107         FDCE                                         r  _1316_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.ALU.clk
    SLICE_X8Y107         FDCE                                         r  _1316_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y107         FDCE (Hold_fdce_C_D)         0.120     1.614    _1316_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 _1391_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1346_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.661%)  route 0.196ns (48.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.ALU.clk
    SLICE_X12Y106        FDCE                                         r  _1391_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  _1391_/Q
                         net (fo=2, routed)           0.196     1.838    u_cpu.cld
    SLICE_X8Y106         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  _0905_/O
                         net (fo=1, routed)           0.000     1.883    _0276_
    SLICE_X8Y106         FDCE                                         r  _1346_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X8Y106         FDCE                                         r  _1346_/C
                         clock pessimism             -0.479     1.516    
    SLICE_X8Y106         FDCE (Hold_fdce_C_D)         0.121     1.637    _1346_
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1346_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1377_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.314%)  route 0.183ns (46.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.ALU.clk
    SLICE_X8Y106         FDCE                                         r  _1346_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  _1346_/Q
                         net (fo=3, routed)           0.183     1.826    _0487_[2]
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  _1410_/O
                         net (fo=1, routed)           0.000     1.871    _0350_
    SLICE_X8Y108         FDCE                                         r  _1377_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.ALU.clk
    SLICE_X8Y108         FDCE                                         r  _1377_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y108         FDCE (Hold_fdce_C_D)         0.121     1.615    _1377_
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1207_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1207_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1207_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1207_/Q
                         net (fo=1, routed)           0.109     1.762    _0335_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _1198_/O[2]
                         net (fo=1, routed)           0.000     1.873    _0336_[2]
    SLICE_X89Y101        FDRE                                         r  _1207_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1207_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1207_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1358_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1358_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.576     1.485    u_cpu.ALU.clk
    SLICE_X8Y99          FDCE                                         r  _1358_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  _1358_/Q
                         net (fo=2, routed)           0.174     1.824    u_cpu.DIHOLD[0]
    SLICE_X8Y99          LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  _0755_/O
                         net (fo=11, routed)          0.000     1.869    _0366_[3]
    SLICE_X8Y99          FDCE                                         r  _1358_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.847     2.002    u_cpu.ALU.clk
    SLICE_X8Y99          FDCE                                         r  _1358_/C
                         clock pessimism             -0.516     1.485    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.120     1.605    _1358_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1208_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1208_/Q
                         net (fo=2, routed)           0.120     1.773    _0335_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _1198_/O[3]
                         net (fo=1, routed)           0.000     1.881    _0336_[3]
    SLICE_X89Y101        FDRE                                         r  _1208_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1208_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1208_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1205_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1205_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1205_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _1205_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _1187_/O
                         net (fo=1, routed)           0.000     1.854    _0335_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _1198_/O[0]
                         net (fo=1, routed)           0.000     1.924    _0336_[0]
    SLICE_X89Y101        FDRE                                         r  _1205_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1205_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1205_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1206_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1206_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1206_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1206_/Q
                         net (fo=1, routed)           0.164     1.817    _0335_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _1198_/O[1]
                         net (fo=1, routed)           0.000     1.927    _0336_[1]
    SLICE_X89Y101        FDRE                                         r  _1206_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1206_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1206_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 _1285_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1285_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.ALU.clk
    SLICE_X2Y104         FDCE                                         r  _1285_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1285_/Q
                         net (fo=4, routed)           0.175     1.847    _0431_[1]
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.892 r  _0969_/O
                         net (fo=1, routed)           0.000     1.892    _0322_[12]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.962 r  _1195_/O[0]
                         net (fo=1, routed)           0.000     1.962    _0323_[12]
    SLICE_X2Y104         FDCE                                         r  _1285_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.871     2.026    u_cpu.ALU.clk
    SLICE_X2Y104         FDCE                                         r  _1285_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.134     1.642    _1285_
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 _1281_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1281_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.ALU.clk
    SLICE_X2Y103         FDCE                                         r  _1281_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1281_/Q
                         net (fo=4, routed)           0.177     1.849    _0366_[1]
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  _0956_/O
                         net (fo=1, routed)           0.000     1.894    _0322_[8]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.964 r  _1194_/O[0]
                         net (fo=1, routed)           0.000     1.964    _0323_[8]
    SLICE_X2Y103         FDCE                                         r  _1281_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.871     2.026    u_cpu.ALU.clk
    SLICE_X2Y103         FDCE                                         r  _1281_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.134     1.642    _1281_
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _1204_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1205_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1206_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1207_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1208_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X5Y106    _1209_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y101   _1267_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X13Y101   _1268_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X12Y102   _1269_/C
Min Period        n/a     FDPE/C   n/a            1.000         500.000     499.000    SLICE_X14Y101   _1270_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1205_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1205_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1206_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1206_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1207_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1207_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1208_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X89Y101   _1208_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X5Y106    _1209_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X5Y106    _1209_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1205_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1205_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1206_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1206_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1207_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1207_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1208_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y101   _1208_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    _1209_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    _1209_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      492.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             492.944ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1248_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.024ns (15.011%)  route 5.798ns (84.989%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.015     7.804    _0175_[6]
    SLICE_X5Y99          LUT3 (Prop_lut3_I2_O)        0.124     7.928 r  _0704_/O
                         net (fo=11, routed)          1.877     9.805    _0368_[3]
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.116     9.921 r  _0845_/O
                         net (fo=1, routed)           0.859    10.781    _0438_[5]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.328    11.109 r  _0843_/O
                         net (fo=2, routed)           1.046    12.155    AB[14]
    SLICE_X3Y103         FDRE                                         r  _1248_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y103         FDRE                                         r  _1248_/C
                         clock pessimism              0.180   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.062   505.099    _1248_
  -------------------------------------------------------------------
                         required time                        505.099    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                492.944    

Slack (MET) :             493.008ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1244_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.282ns (18.983%)  route 5.471ns (81.017%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.146     8.080 r  _0767_/O
                         net (fo=11, routed)          1.528     9.607    _0428_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.354     9.961 r  _0829_/O
                         net (fo=1, routed)           0.716    10.677    _0426_[5]
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.326    11.003 r  _0827_/O
                         net (fo=2, routed)           1.084    12.087    AB[10]
    SLICE_X3Y101         FDRE                                         r  _1244_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X3Y101         FDRE                                         r  _1244_/C
                         clock pessimism              0.180   505.198    
                         clock uncertainty           -0.035   505.162    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.067   505.095    _1244_
  -------------------------------------------------------------------
                         required time                        505.095    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                493.008    

Slack (MET) :             493.170ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1247_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.064ns (16.142%)  route 5.528ns (83.858%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         1.542     7.332    _0175_[6]
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.124     7.456 r  _0679_/O
                         net (fo=10, routed)          1.804     9.260    _0406_[5]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.152     9.412 r  _0841_/O
                         net (fo=1, routed)           0.953    10.365    _0452_[5]
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.332    10.697 r  _0839_/O
                         net (fo=2, routed)           1.228    11.925    AB[13]
    SLICE_X1Y102         FDRE                                         r  _1247_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X1Y102         FDRE                                         r  _1247_/C
                         clock pessimism              0.180   505.198    
                         clock uncertainty           -0.035   505.162    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.067   505.095    _1247_
  -------------------------------------------------------------------
                         required time                        505.095    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                493.170    

Slack (MET) :             493.433ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1246_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.058ns (16.720%)  route 5.270ns (83.280%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.015     7.804    _0175_[6]
    SLICE_X5Y99          LUT3 (Prop_lut3_I2_O)        0.152     7.956 r  _0663_/O
                         net (fo=10, routed)          1.461     9.417    _0403_[0]
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.326     9.743 r  _0837_/O
                         net (fo=1, routed)           0.604    10.347    _0364_[5]
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.471 r  _0835_/O
                         net (fo=2, routed)           1.190    11.661    AB[12]
    SLICE_X0Y104         FDRE                                         r  _1246_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X0Y104         FDRE                                         r  _1246_/C
                         clock pessimism              0.180   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.067   505.095    _1246_
  -------------------------------------------------------------------
                         required time                        505.094    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                493.433    

Slack (MET) :             493.457ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1245_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.064ns (16.914%)  route 5.227ns (83.086%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         1.370     7.160    _0175_[6]
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.152     7.312 r  _0779_/O
                         net (fo=11, routed)          1.928     9.240    _0362_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.332     9.572 r  _0833_/O
                         net (fo=1, routed)           0.797    10.369    _0363_[5]
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.493 r  _0831_/O
                         net (fo=2, routed)           1.131    11.624    AB[11]
    SLICE_X3Y101         FDRE                                         r  _1245_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X3Y101         FDRE                                         r  _1245_/C
                         clock pessimism              0.180   505.198    
                         clock uncertainty           -0.035   505.162    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.081   505.081    _1245_
  -------------------------------------------------------------------
                         required time                        505.081    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                493.457    

Slack (MET) :             494.098ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1253_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.064ns (18.767%)  route 4.605ns (81.233%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         1.370     7.160    _0175_[6]
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.152     7.312 r  _0779_/O
                         net (fo=11, routed)          2.062     9.374    _0362_[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.332     9.706 f  _0804_/O
                         net (fo=1, routed)           0.154     9.860    _0391_[4]
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     9.984 r  _0802_/O
                         net (fo=2, routed)           1.019    11.003    AB[3]
    SLICE_X3Y101         FDRE                                         r  _1253_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X3Y101         FDRE                                         r  _1253_/C
                         clock pessimism              0.180   505.198    
                         clock uncertainty           -0.035   505.162    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.061   505.101    _1253_
  -------------------------------------------------------------------
                         required time                        505.101    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                494.098    

Slack (MET) :             494.168ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.054ns (18.895%)  route 4.524ns (81.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 505.016 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.146     8.080 r  _0767_/O
                         net (fo=11, routed)          0.899     8.978    _0428_[1]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.328     9.306 f  _0801_/O
                         net (fo=1, routed)           0.491     9.797    _0370_[4]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     9.921 r  _0799_/O
                         net (fo=2, routed)           0.990    10.912    AB[2]
    SLICE_X4Y100         FDRE                                         r  _1252_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.588   505.016    _0357_
    SLICE_X4Y100         FDRE                                         r  _1252_/C
                         clock pessimism              0.180   505.196    
                         clock uncertainty           -0.035   505.160    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.081   505.079    _1252_
  -------------------------------------------------------------------
                         required time                        505.079    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                494.168    

Slack (MET) :             494.331ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.058ns (19.531%)  route 4.359ns (80.469%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.015     7.804    _0175_[6]
    SLICE_X5Y99          LUT3 (Prop_lut3_I2_O)        0.152     7.956 r  _0663_/O
                         net (fo=10, routed)          1.044     9.000    _0403_[0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.326     9.326 f  _0807_/O
                         net (fo=1, routed)           0.403     9.730    _0381_[4]
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     9.854 r  _0805_/O
                         net (fo=2, routed)           0.897    10.750    AB[4]
    SLICE_X1Y102         FDRE                                         r  _1254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X1Y102         FDRE                                         r  _1254_/C
                         clock pessimism              0.180   505.198    
                         clock uncertainty           -0.035   505.162    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.081   505.081    _1254_
  -------------------------------------------------------------------
                         required time                        505.081    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                494.331    

Slack (MET) :             494.405ns  (required time - arrival time)
  Source:                 _1219_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1249_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.031ns (19.302%)  route 4.310ns (80.698%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1219_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1219_/Q
                         net (fo=2, routed)           1.391     7.180    DI[7]
    SLICE_X7Y100         LUT3 (Prop_lut3_I1_O)        0.124     7.304 r  _0718_/O
                         net (fo=12, routed)          0.647     7.952    _0458_[1]
    SLICE_X5Y107         LUT2 (Prop_lut2_I1_O)        0.119     8.071 r  _0849_/O
                         net (fo=1, routed)           1.327     9.398    _0439_[5]
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.332     9.730 r  _0847_/O
                         net (fo=2, routed)           0.945    10.675    AB[15]
    SLICE_X0Y104         FDRE                                         r  _1249_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X0Y104         FDRE                                         r  _1249_/C
                         clock pessimism              0.180   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.081   505.081    _1249_
  -------------------------------------------------------------------
                         required time                        505.080    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                494.405    

Slack (MET) :             494.426ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1242_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.704ns (13.146%)  route 4.651ns (86.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          1.335     9.392    _0366_[3]
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     9.516 r  _0817_/O
                         net (fo=2, routed)           1.172    10.689    AB[8]
    SLICE_X3Y104         FDRE                                         r  _1242_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y104         FDRE                                         r  _1242_/C
                         clock pessimism              0.180   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.047   505.115    _1242_
  -------------------------------------------------------------------
                         required time                        505.114    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                494.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1255_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1227_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X1Y102         FDRE                                         r  _1255_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1255_/Q
                         net (fo=1, routed)           0.058     1.724    vectOut_1[5]
    SLICE_X0Y102         LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  _0986_/O
                         net (fo=1, routed)           0.000     1.769    _0348_[5]
    SLICE_X0Y102         FDRE                                         r  _1227_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.872     2.043    _0357_
    SLICE_X0Y102         FDRE                                         r  _1227_/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091     1.628    _1227_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 _1237_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1219_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.605     1.530    _0357_
    SLICE_X3Y99          FDRE                                         r  _1237_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1237_/Q
                         net (fo=1, routed)           0.113     1.784    stimIn_1[7]
    SLICE_X5Y99          FDRE                                         r  _1219_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X5Y99          FDRE                                         r  _1219_/C
                         clock pessimism             -0.480     1.566    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.070     1.636    _1219_
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _1240_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1221_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X4Y99          FDRE                                         r  _1240_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1240_/Q
                         net (fo=1, routed)           0.119     1.789    stimIn_0[2]
    SLICE_X5Y99          FDRE                                         r  _1221_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X5Y99          FDRE                                         r  _1221_/C
                         clock pessimism             -0.504     1.542    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.071     1.613    _1221_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 _1264_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1228_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.855%)  route 0.101ns (35.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X3Y103         FDRE                                         r  _1264_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1264_/Q
                         net (fo=1, routed)           0.101     1.765    vectOut_2[6]
    SLICE_X0Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  _0987_/O
                         net (fo=1, routed)           0.000     1.810    _0348_[6]
    SLICE_X0Y102         FDRE                                         r  _1228_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.872     2.043    _0357_
    SLICE_X0Y102         FDRE                                         r  _1228_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.092     1.632    _1228_
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1265_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1229_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.855%)  route 0.101ns (35.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X3Y104         FDRE                                         r  _1265_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1265_/Q
                         net (fo=1, routed)           0.101     1.765    vectOut_2[7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  _0988_/O
                         net (fo=1, routed)           0.000     1.810    _0348_[7]
    SLICE_X0Y103         FDRE                                         r  _1229_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X0Y103         FDRE                                         r  _1229_/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092     1.631    _1229_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 _1253_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1225_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X3Y101         FDRE                                         r  _1253_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1253_/Q
                         net (fo=1, routed)           0.104     1.769    vectOut_1[3]
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  _0984_/O
                         net (fo=1, routed)           0.000     1.814    _0348_[3]
    SLICE_X3Y100         FDRE                                         r  _1225_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.872     2.043    _0357_
    SLICE_X3Y100         FDRE                                         r  _1225_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.092     1.632    _1225_
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.025%)  route 0.159ns (52.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.605     1.530    _0357_
    SLICE_X3Y98          FDRE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1231_/Q
                         net (fo=1, routed)           0.159     1.830    stimIn_1[1]
    SLICE_X7Y98          FDRE                                         r  _1213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X7Y98          FDRE                                         r  _1213_/C
                         clock pessimism             -0.480     1.566    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.070     1.636    _1213_
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _1246_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1226_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.158%)  route 0.118ns (38.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X0Y104         FDRE                                         r  _1246_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1246_/Q
                         net (fo=1, routed)           0.118     1.782    vectOut_0[4]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  _0985_/O
                         net (fo=1, routed)           0.000     1.827    _0348_[4]
    SLICE_X0Y103         FDRE                                         r  _1226_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X0Y103         FDRE                                         r  _1226_/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     1.630    _1226_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 _1252_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1224_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.459%)  route 0.143ns (43.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X4Y100         FDRE                                         r  _1252_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1252_/Q
                         net (fo=1, routed)           0.143     1.808    vectOut_1[2]
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  _0983_/O
                         net (fo=1, routed)           0.000     1.853    _0348_[2]
    SLICE_X3Y100         FDRE                                         r  _1224_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.872     2.043    _0357_
    SLICE_X3Y100         FDRE                                         r  _1224_/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.654    _1224_
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 _1236_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1218_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.605     1.530    _0357_
    SLICE_X2Y98          FDRE                                         r  _1236_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.694 r  _1236_/Q
                         net (fo=1, routed)           0.161     1.855    stimIn_1[6]
    SLICE_X4Y98          FDRE                                         r  _1218_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X4Y98          FDRE                                         r  _1218_/C
                         clock pessimism             -0.480     1.566    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.070     1.636    _1218_
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1203_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y99     _1210_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y99     _1211_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y99     _1212_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y98     _1213_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X6Y99     _1214_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y99     _1215_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y98     _1216_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y98     _1217_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y98     _1218_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y99     _1210_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y99     _1210_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y99     _1211_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y99     _1211_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y99     _1212_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y99     _1212_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y98     _1213_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y98     _1213_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X6Y99     _1214_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X6Y99     _1214_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     _1210_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     _1210_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     _1211_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     _1211_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y99     _1212_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y99     _1212_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     _1213_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     _1213_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     _1214_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     _1214_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      486.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             486.425ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1289_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 3.658ns (27.640%)  route 9.577ns (72.360%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.624    16.943    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    17.600 r  _1201_/O[3]
                         net (fo=2, routed)           0.662    18.262    _0344_[3]
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.306    18.568 r  _1176_/O
                         net (fo=1, routed)           0.000    18.568    _0309_
    SLICE_X5Y105         FDCE                                         r  _1289_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X5Y105         FDCE                                         r  _1289_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)        0.029   504.993    _1289_
  -------------------------------------------------------------------
                         required time                        504.993    
                         arrival time                         -18.568    
  -------------------------------------------------------------------
                         slack                                486.425    

Slack (MET) :             487.414ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1297_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 3.352ns (27.326%)  route 8.915ns (72.674%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.624    16.943    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    17.600 r  _1201_/O[3]
                         net (fo=2, routed)           0.000    17.600    _0344_[3]
    SLICE_X4Y105         FDCE                                         r  _1297_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1297_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.015    _1297_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                487.414    

Slack (MET) :             487.458ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1295_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 3.308ns (27.064%)  route 8.915ns (72.936%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.624    16.943    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    17.556 r  _1201_/O[1]
                         net (fo=2, routed)           0.000    17.556    _0344_[1]
    SLICE_X4Y105         FDCE                                         r  _1295_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1295_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.015    _1295_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                         -17.556    
  -------------------------------------------------------------------
                         slack                                487.458    

Slack (MET) :             487.471ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1296_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.210ns  (logic 3.295ns (26.986%)  route 8.915ns (73.014%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.624    16.943    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    17.543 r  _1201_/O[2]
                         net (fo=2, routed)           0.000    17.543    _0344_[2]
    SLICE_X4Y105         FDCE                                         r  _1296_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1296_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.051   505.015    _1296_
  -------------------------------------------------------------------
                         required time                        505.015    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                487.471    

Slack (MET) :             487.600ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1294_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.092ns  (logic 3.177ns (26.274%)  route 8.915ns (73.726%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.624    16.943    u_cpu.ALU.temp_HC
    SLICE_X4Y105         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    17.425 r  _1201_/O[0]
                         net (fo=1, routed)           0.000    17.425    _0344_[0]
    SLICE_X4Y105         FDCE                                         r  _1294_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X4Y105         FDCE                                         r  _1294_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.062   505.026    _1294_
  -------------------------------------------------------------------
                         required time                        505.026    
                         arrival time                         -17.425    
  -------------------------------------------------------------------
                         slack                                487.600    

Slack (MET) :             488.039ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1298_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 2.695ns (23.413%)  route 8.815ns (76.587%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           1.107    16.018    _0340_[2]
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.301    16.319 r  _1175_/O
                         net (fo=2, routed)           0.525    16.844    u_cpu.ALU.temp_HC
    SLICE_X5Y106         FDCE                                         r  _1298_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X5Y106         FDCE                                         r  _1298_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.081   504.883    _1298_
  -------------------------------------------------------------------
                         required time                        504.883    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                488.039    

Slack (MET) :             490.088ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1293_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.458ns (25.494%)  route 7.184ns (74.506%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    14.975 r  _1199_/O[3]
                         net (fo=2, routed)           0.000    14.975    _0340_[3]
    SLICE_X6Y105         FDCE                                         r  _1293_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1293_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.063    _1293_
  -------------------------------------------------------------------
                         required time                        505.063    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                490.088    

Slack (MET) :             490.152ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1292_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 2.394ns (24.996%)  route 7.184ns (75.004%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.911 r  _1199_/O[2]
                         net (fo=2, routed)           0.000    14.911    _0340_[2]
    SLICE_X6Y105         FDCE                                         r  _1292_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1292_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.063    _1292_
  -------------------------------------------------------------------
                         required time                        505.063    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                490.152    

Slack (MET) :             490.269ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1291_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.277ns (24.068%)  route 7.184ns (75.932%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    14.794 r  _1199_/O[1]
                         net (fo=2, routed)           0.000    14.794    _0340_[1]
    SLICE_X6Y105         FDCE                                         r  _1291_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1291_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.099   505.063    _1291_
  -------------------------------------------------------------------
                         required time                        505.063    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                490.269    

Slack (MET) :             490.454ns  (required time - arrival time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1290_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.102ns (22.637%)  route 7.184ns (77.363%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 r  _1211_/Q
                         net (fo=111, routed)         2.144     7.934    _0175_[6]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.124     8.058 r  _0755_/O
                         net (fo=11, routed)          2.004    10.062    _0366_[3]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.154    10.216 r  _0756_/O
                         net (fo=1, routed)           0.953    11.168    _0103_[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.327    11.495 r  _0736_/O
                         net (fo=1, routed)           0.000    11.495    _0107_
    SLICE_X0Y108         MUXF7 (Prop_muxf7_I1_O)      0.245    11.740 r  _0737_/O
                         net (fo=1, routed)           0.000    11.740    _0104_
    SLICE_X0Y108         MUXF8 (Prop_muxf8_I0_O)      0.104    11.844 r  _0741_/O
                         net (fo=2, routed)           1.268    13.112    _0479_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.316    13.428 r  _1151_/O
                         net (fo=1, routed)           0.815    14.243    _0338_[0]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    14.619 r  _1199_/O[0]
                         net (fo=1, routed)           0.000    14.619    _0340_[0]
    SLICE_X6Y105         FDCE                                         r  _1290_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X6Y105         FDCE                                         r  _1290_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.109   505.073    _1290_
  -------------------------------------------------------------------
                         required time                        505.073    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                490.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 _1214_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1360_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.212ns (28.104%)  route 0.542ns (71.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X6Y99          FDRE                                         r  _1214_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  _1214_/Q
                         net (fo=2, routed)           0.286     1.979    DI[2]
    SLICE_X8Y99          LUT3 (Prop_lut3_I1_O)        0.048     2.027 r  _0767_/O
                         net (fo=11, routed)          0.256     2.283    _0428_[1]
    SLICE_X8Y99          FDCE                                         r  _1360_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.847     2.002    u_cpu.ALU.clk
    SLICE_X8Y99          FDCE                                         r  _1360_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)        -0.003     2.034    _1360_
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 _1218_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1397_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.283ns (34.869%)  route 0.529ns (65.131%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X4Y98          FDRE                                         r  _1218_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1218_/Q
                         net (fo=2, routed)           0.151     1.821    DI[6]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  _0499_/O
                         net (fo=1, routed)           0.000     1.866    _0009_
    SLICE_X5Y98          MUXF7 (Prop_muxf7_I1_O)      0.074     1.940 r  _0500_/O
                         net (fo=1, routed)           0.000     1.940    _0006_
    SLICE_X5Y98          MUXF8 (Prop_muxf8_I0_O)      0.023     1.963 r  _0504_/O
                         net (fo=21, routed)          0.377     2.341    _0057_[1]
    SLICE_X8Y104         FDCE                                         r  _1397_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X8Y104         FDCE                                         r  _1397_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)        -0.004     2.026    _1397_
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1358_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.058%)  route 0.790ns (80.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X7Y99          FDRE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1212_/Q
                         net (fo=2, routed)           0.790     2.460    DI[0]
    SLICE_X8Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.505 r  _0755_/O
                         net (fo=11, routed)          0.000     2.505    _0366_[3]
    SLICE_X8Y99          FDCE                                         r  _1358_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.847     2.002    u_cpu.ALU.clk
    SLICE_X8Y99          FDCE                                         r  _1358_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.120     2.157    _1358_
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 _1218_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1364_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.103%)  route 0.788ns (80.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X4Y98          FDRE                                         r  _1218_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1218_/Q
                         net (fo=2, routed)           0.425     2.095    DI[6]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.140 r  _0704_/O
                         net (fo=11, routed)          0.362     2.503    _0368_[3]
    SLICE_X5Y98          FDCE                                         r  _1364_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.875     2.030    u_cpu.ALU.clk
    SLICE_X5Y98          FDCE                                         r  _1364_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.061     2.126    _1364_
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 _1218_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1355_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.471%)  route 0.821ns (81.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X4Y98          FDRE                                         r  _1218_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1218_/Q
                         net (fo=2, routed)           0.425     2.095    DI[6]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.140 r  _0704_/O
                         net (fo=11, routed)          0.396     2.536    _0368_[3]
    SLICE_X5Y97          FDRE                                         r  _1355_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.875     2.030    u_cpu.ALU.clk
    SLICE_X5Y97          FDRE                                         r  _1355_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.070     2.135    _1355_
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 _1221_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1400_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.388%)  route 0.828ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1221_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.128     1.657 r  _1221_/Q
                         net (fo=2, routed)           0.828     2.485    _0395_[1]
    SLICE_X6Y97          FDCE                                         r  _1400_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.875     2.030    u_cpu.ALU.clk
    SLICE_X6Y97          FDCE                                         r  _1400_/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.006     2.071    _1400_
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1277_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.088%)  route 0.794ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1211_/Q
                         net (fo=111, routed)         0.794     2.464    _0175_[6]
    SLICE_X2Y102         FDCE                                         r  _1277_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.872     2.027    u_cpu.ALU.clk
    SLICE_X2Y102         FDCE                                         r  _1277_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X2Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.046    _1277_
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1278_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.088%)  route 0.794ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1211_/Q
                         net (fo=111, routed)         0.794     2.464    _0175_[6]
    SLICE_X2Y102         FDCE                                         r  _1278_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.872     2.027    u_cpu.ALU.clk
    SLICE_X2Y102         FDCE                                         r  _1278_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X2Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.046    _1278_
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1279_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.088%)  route 0.794ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1211_/Q
                         net (fo=111, routed)         0.794     2.464    _0175_[6]
    SLICE_X2Y102         FDCE                                         r  _1279_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.872     2.027    u_cpu.ALU.clk
    SLICE_X2Y102         FDCE                                         r  _1279_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X2Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.046    _1279_
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1280_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.088%)  route 0.794ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  _1211_/Q
                         net (fo=111, routed)         0.794     2.464    _0175_[6]
    SLICE_X2Y102         FDCE                                         r  _1280_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.872     2.027    u_cpu.ALU.clk
    SLICE_X2Y102         FDCE                                         r  _1280_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X2Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.046    _1280_
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      489.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             489.975ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1264_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 2.138ns (21.783%)  route 7.677ns (78.217%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 r  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 f  _0855_/O
                         net (fo=9, routed)           1.340    12.981    _0433_[5]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.124    13.105 r  _0852_/O
                         net (fo=8, routed)           1.808    14.913    _0435_[2]
    SLICE_X3Y103         LUT5 (Prop_lut5_I2_O)        0.124    15.037 r  _0868_/O
                         net (fo=1, routed)           0.000    15.037    DO[6]
    SLICE_X3Y103         FDRE                                         r  _1264_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y103         FDRE                                         r  _1264_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031   505.012    _1264_
  -------------------------------------------------------------------
                         required time                        505.012    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                489.975    

Slack (MET) :             489.978ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 2.138ns (21.794%)  route 7.672ns (78.206%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 r  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 f  _0855_/O
                         net (fo=9, routed)           1.340    12.981    _0433_[5]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.124    13.105 r  _0852_/O
                         net (fo=8, routed)           1.803    14.908    _0435_[2]
    SLICE_X3Y103         LUT5 (Prop_lut5_I2_O)        0.124    15.032 r  _0862_/O
                         net (fo=1, routed)           0.000    15.032    DO[3]
    SLICE_X3Y103         FDRE                                         r  _1261_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y103         FDRE                                         r  _1261_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.029   505.010    _1261_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                489.978    

Slack (MET) :             490.310ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.138ns (22.449%)  route 7.386ns (77.551%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 r  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 f  _0855_/O
                         net (fo=9, routed)           1.340    12.981    _0433_[5]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.124    13.105 r  _0852_/O
                         net (fo=8, routed)           1.517    14.622    _0435_[2]
    SLICE_X6Y104         LUT5 (Prop_lut5_I2_O)        0.124    14.746 r  _0858_/O
                         net (fo=1, routed)           0.000    14.746    DO[1]
    SLICE_X6Y104         FDRE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.587   505.015    _0357_
    SLICE_X6Y104         FDRE                                         r  _1259_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.077   505.056    _1259_
  -------------------------------------------------------------------
                         required time                        505.056    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                490.310    

Slack (MET) :             490.366ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 2.138ns (22.697%)  route 7.282ns (77.303%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 r  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 f  _0855_/O
                         net (fo=9, routed)           1.340    12.981    _0433_[5]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.124    13.105 r  _0852_/O
                         net (fo=8, routed)           1.413    14.518    _0435_[2]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  _1409_/O
                         net (fo=1, routed)           0.000    14.642    _0349_
    SLICE_X5Y103         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.587   505.015    _0357_
    SLICE_X5Y103         FDRE                                         r  _1262_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.029   505.008    _1262_
  -------------------------------------------------------------------
                         required time                        505.008    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                490.366    

Slack (MET) :             490.520ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 1.511ns (16.503%)  route 7.645ns (83.497%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 505.016 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.031    10.121    _0073_[5]
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.319    10.440 r  _0573_/O
                         net (fo=12, routed)          1.218    11.658    _0367_[4]
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124    11.782 f  _0800_/O
                         net (fo=2, routed)           1.483    13.265    _0370_[3]
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.124    13.389 r  _0799_/O
                         net (fo=2, routed)           0.990    14.379    AB[2]
    SLICE_X4Y100         FDRE                                         r  _1252_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.588   505.016    _0357_
    SLICE_X4Y100         FDRE                                         r  _1252_/C
                         clock pessimism              0.000   505.016    
                         clock uncertainty           -0.035   504.980    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.081   504.899    _1252_
  -------------------------------------------------------------------
                         required time                        504.899    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                490.520    

Slack (MET) :             490.558ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1265_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 2.138ns (23.159%)  route 7.094ns (76.841%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 f  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 r  _0855_/O
                         net (fo=9, routed)           1.669    13.310    _0433_[5]
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    13.434 f  _0871_/O
                         net (fo=1, routed)           0.896    14.330    _0448_[4]
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.124    14.454 r  _0870_/O
                         net (fo=1, routed)           0.000    14.454    DO[7]
    SLICE_X3Y104         FDRE                                         r  _1265_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y104         FDRE                                         r  _1265_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.031   505.012    _1265_
  -------------------------------------------------------------------
                         required time                        505.012    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                490.558    

Slack (MET) :             490.721ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 1.511ns (16.870%)  route 7.446ns (83.130%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.031    10.121    _0073_[5]
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.319    10.440 r  _0573_/O
                         net (fo=12, routed)          1.203    11.643    _0367_[4]
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.124    11.767 f  _0806_/O
                         net (fo=2, routed)           1.393    13.159    _0381_[3]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124    13.283 r  _0805_/O
                         net (fo=2, routed)           0.897    14.180    AB[4]
    SLICE_X1Y102         FDRE                                         r  _1254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.590   505.018    _0357_
    SLICE_X1Y102         FDRE                                         r  _1254_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.081   504.901    _1254_
  -------------------------------------------------------------------
                         required time                        504.901    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                490.721    

Slack (MET) :             490.795ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1263_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 2.138ns (23.775%)  route 6.855ns (76.225%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 r  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 f  _0855_/O
                         net (fo=9, routed)           1.340    12.981    _0433_[5]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.124    13.105 r  _0852_/O
                         net (fo=8, routed)           0.986    14.091    _0435_[2]
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.124    14.215 r  _0866_/O
                         net (fo=1, routed)           0.000    14.215    DO[5]
    SLICE_X3Y104         FDRE                                         r  _1263_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.589   505.017    _0357_
    SLICE_X3Y104         FDRE                                         r  _1263_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.029   505.010    _1263_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                490.795    

Slack (MET) :             490.850ns  (required time - arrival time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.511ns (16.912%)  route 7.424ns (83.088%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.ALU.clk
    SLICE_X14Y101        FDPE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  _1270_/Q
                         net (fo=99, routed)          2.922     8.664    _0147_[6]
    SLICE_X14Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.788 r  _0581_/O
                         net (fo=1, routed)           0.000     8.788    _0050_
    SLICE_X14Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.002 r  _0582_/O
                         net (fo=1, routed)           0.000     9.002    _0046_
    SLICE_X14Y107        MUXF8 (Prop_muxf8_I1_O)      0.088     9.090 r  _0583_/O
                         net (fo=17, routed)          1.031    10.121    _0073_[5]
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.319    10.440 r  _0573_/O
                         net (fo=12, routed)          1.218    11.658    _0367_[4]
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.124    11.782 f  _0800_/O
                         net (fo=2, routed)           2.252    14.034    _0370_[3]
    SLICE_X4Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  _0860_/O
                         net (fo=1, routed)           0.000    14.158    DO[2]
    SLICE_X4Y103         FDRE                                         r  _1260_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.587   505.015    _0357_
    SLICE_X4Y103         FDRE                                         r  _1260_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.029   505.008    _1260_
  -------------------------------------------------------------------
                         required time                        505.008    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                490.850    

Slack (MET) :             490.852ns  (required time - arrival time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.138ns (23.927%)  route 6.798ns (76.073%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.456     5.678 f  _1272_/Q
                         net (fo=89, routed)          2.990     8.669    _0147_[7]
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.152     8.821 r  _1184_/O
                         net (fo=2, routed)           0.736     9.556    _0312_[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.531 f  _1188_/O[3]
                         net (fo=1, routed)           0.803    11.334    _0313_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.307    11.641 r  _0855_/O
                         net (fo=9, routed)           1.469    13.110    _0433_[5]
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124    13.234 f  _0856_/O
                         net (fo=1, routed)           0.800    14.034    _0440_[4]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  _0851_/O
                         net (fo=1, routed)           0.000    14.158    DO[0]
    SLICE_X4Y103         FDRE                                         r  _1258_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1437_/O
                         net (fo=1, routed)           1.920   503.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1203_/O
                         net (fo=57, routed)          1.587   505.015    _0357_
    SLICE_X4Y103         FDRE                                         r  _1258_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.031   505.010    _1258_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                490.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 _1288_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1265_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.435%)  route 0.646ns (75.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.ALU.clk
    SLICE_X2Y104         FDCE                                         r  _1288_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1288_/Q
                         net (fo=4, routed)           0.646     2.318    _0448_[1]
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.363 r  _0870_/O
                         net (fo=1, routed)           0.000     2.363    DO[7]
    SLICE_X3Y104         FDRE                                         r  _1265_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X3Y104         FDRE                                         r  _1265_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.092     2.169    _1265_
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 _1283_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.598%)  route 0.677ns (76.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.ALU.clk
    SLICE_X2Y103         FDCE                                         r  _1283_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1283_/Q
                         net (fo=4, routed)           0.677     2.348    _0427_[1]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.393 r  _0860_/O
                         net (fo=1, routed)           0.000     2.393    DO[2]
    SLICE_X4Y103         FDRE                                         r  _1260_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.867     2.039    _0357_
    SLICE_X4Y103         FDRE                                         r  _1260_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091     2.165    _1260_
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 _1372_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1266_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.248ns (26.425%)  route 0.691ns (73.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.ALU.clk
    SLICE_X13Y105        FDCE                                         r  _1372_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  _1372_/Q
                         net (fo=3, routed)           0.691     2.310    u_cpu.store
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.045     2.355 r  _0872_/O
                         net (fo=1, routed)           0.000     2.355    _0135_
    SLICE_X7Y103         MUXF7 (Prop_muxf7_I0_O)      0.062     2.417 r  _0874_/O
                         net (fo=1, routed)           0.000     2.417    WE
    SLICE_X7Y103         FDRE                                         r  _1266_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.867     2.039    _0357_
    SLICE_X7Y103         FDRE                                         r  _1266_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.105     2.179    _1266_
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _1343_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.231ns (24.404%)  route 0.716ns (75.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.597     1.507    u_cpu.ALU.clk
    SLICE_X7Y104         FDCE                                         r  _1343_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1343_/Q
                         net (fo=2, routed)           0.322     1.970    u_cpu.P[1]
    SLICE_X6Y104         LUT6 (Prop_lut6_I1_O)        0.045     2.015 f  _0859_/O
                         net (fo=1, routed)           0.393     2.408    _0436_[4]
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.045     2.453 r  _0858_/O
                         net (fo=1, routed)           0.000     2.453    DO[1]
    SLICE_X6Y104         FDRE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.867     2.039    _0357_
    SLICE_X6Y104         FDRE                                         r  _1259_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120     2.194    _1259_
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 _1284_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.449%)  route 0.722ns (77.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.ALU.clk
    SLICE_X2Y103         FDCE                                         r  _1284_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1284_/Q
                         net (fo=4, routed)           0.722     2.394    _0361_[1]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.439 r  _0862_/O
                         net (fo=1, routed)           0.000     2.439    DO[3]
    SLICE_X3Y103         FDRE                                         r  _1261_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X3Y103         FDRE                                         r  _1261_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.091     2.168    _1261_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _1342_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.231ns (23.719%)  route 0.743ns (76.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.568     1.478    u_cpu.ALU.clk
    SLICE_X9Y107         FDCE                                         r  _1342_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  _1342_/Q
                         net (fo=3, routed)           0.478     2.096    u_cpu.C
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.045     2.141 f  _0856_/O
                         net (fo=1, routed)           0.265     2.406    _0440_[4]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.045     2.451 r  _0851_/O
                         net (fo=1, routed)           0.000     2.451    DO[0]
    SLICE_X4Y103         FDRE                                         r  _1258_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.867     2.039    _0357_
    SLICE_X4Y103         FDRE                                         r  _1258_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.092     2.166    _1258_
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 _1347_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1264_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.087%)  route 0.728ns (75.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.596     1.506    u_cpu.ALU.clk
    SLICE_X7Y107         FDCE                                         r  _1347_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  _1347_/Q
                         net (fo=2, routed)           0.426     2.072    u_cpu.P[6]
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.045     2.117 f  _0869_/O
                         net (fo=1, routed)           0.302     2.420    _0435_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.045     2.465 r  _0868_/O
                         net (fo=1, routed)           0.000     2.465    DO[6]
    SLICE_X3Y103         FDRE                                         r  _1264_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X3Y103         FDRE                                         r  _1264_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     2.169    _1264_
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 _1280_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1257_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.332%)  route 0.771ns (78.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.599     1.509    u_cpu.ALU.clk
    SLICE_X2Y102         FDCE                                         r  _1280_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  _1280_/Q
                         net (fo=6, routed)           0.771     2.443    _0168_[2]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.488 r  _0814_/O
                         net (fo=2, routed)           0.000     2.488    AB[7]
    SLICE_X3Y103         FDRE                                         r  _1257_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X3Y103         FDRE                                         r  _1257_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     2.169    _1257_
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _1313_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1263_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.231ns (23.527%)  route 0.751ns (76.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.597     1.507    u_cpu.ALU.clk
    SLICE_X3Y108         FDCE                                         r  _1313_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1313_/Q
                         net (fo=2, routed)           0.342     1.990    _0073_[3]
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.045     2.035 f  _0809_/O
                         net (fo=2, routed)           0.409     2.443    _0394_[3]
    SLICE_X3Y104         LUT5 (Prop_lut5_I3_O)        0.045     2.488 r  _0866_/O
                         net (fo=1, routed)           0.000     2.488    DO[5]
    SLICE_X3Y104         FDRE                                         r  _1263_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.871     2.042    _0357_
    SLICE_X3Y104         FDRE                                         r  _1263_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.091     2.168    _1263_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _1337_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.586%)  route 0.748ns (76.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.597     1.507    u_cpu.ALU.clk
    SLICE_X3Y109         FDCE                                         r  _1337_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1337_/Q
                         net (fo=2, routed)           0.316     1.963    u_cpu.AXYS[0][4]
    SLICE_X4Y108         LUT6 (Prop_lut6_I3_O)        0.045     2.008 f  _0806_/O
                         net (fo=2, routed)           0.432     2.441    _0381_[3]
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.045     2.486 r  _1409_/O
                         net (fo=1, routed)           0.000     2.486    _0349_
    SLICE_X5Y103         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.867     2.039    _0357_
    SLICE_X5Y103         FDRE                                         r  _1262_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.091     2.165    _1262_
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.738ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1404_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.456ns (13.069%)  route 3.033ns (86.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         3.033     8.823    _0422_[0]
    SLICE_X1Y105         FDCE                                         f  _1404_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.ALU.clk
    SLICE_X1Y105         FDCE                                         r  _1404_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y105         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1404_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                495.738    

Slack (MET) :             495.738ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1405_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.456ns (13.069%)  route 3.033ns (86.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         3.033     8.823    _0422_[0]
    SLICE_X1Y105         FDCE                                         f  _1405_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.ALU.clk
    SLICE_X1Y105         FDCE                                         r  _1405_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y105         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1405_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                495.738    

Slack (MET) :             495.838ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1337_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.462%)  route 2.931ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.931     8.721    _0422_[0]
    SLICE_X3Y109         FDCE                                         f  _1337_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X3Y109         FDCE                                         r  _1337_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X3Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1337_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                495.838    

Slack (MET) :             495.838ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1338_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.462%)  route 2.931ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.931     8.721    _0422_[0]
    SLICE_X3Y109         FDCE                                         f  _1338_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.ALU.clk
    SLICE_X3Y109         FDCE                                         r  _1338_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X3Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1338_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                495.838    

Slack (MET) :             495.877ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1403_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.456ns (13.609%)  route 2.895ns (86.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.895     8.684    _0422_[0]
    SLICE_X1Y104         FDCE                                         f  _1403_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.ALU.clk
    SLICE_X1Y104         FDCE                                         r  _1403_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1403_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                495.877    

Slack (MET) :             495.877ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1406_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.456ns (13.609%)  route 2.895ns (86.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.895     8.684    _0422_[0]
    SLICE_X1Y104         FDCE                                         f  _1406_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.ALU.clk
    SLICE_X1Y104         FDCE                                         r  _1406_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1406_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                495.877    

Slack (MET) :             495.877ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1408_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.456ns (13.609%)  route 2.895ns (86.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.895     8.684    _0422_[0]
    SLICE_X1Y104         FDCE                                         f  _1408_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.ALU.clk
    SLICE_X1Y104         FDCE                                         r  _1408_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1408_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                495.877    

Slack (MET) :             495.974ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1314_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.456ns (14.020%)  route 2.796ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.796     8.586    _0422_[0]
    SLICE_X3Y107         FDCE                                         f  _1314_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.588   505.000    u_cpu.ALU.clk
    SLICE_X3Y107         FDCE                                         r  _1314_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1314_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                495.974    

Slack (MET) :             495.977ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1311_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.456ns (14.035%)  route 2.793ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.793     8.583    _0422_[0]
    SLICE_X3Y108         FDCE                                         f  _1311_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.588   505.000    u_cpu.ALU.clk
    SLICE_X3Y108         FDCE                                         r  _1311_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1311_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                495.977    

Slack (MET) :             495.977ns  (required time - arrival time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1312_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.456ns (14.035%)  route 2.793ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.725     5.334    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.790 f  _1210_/Q
                         net (fo=136, routed)         2.793     8.583    _0422_[0]
    SLICE_X3Y108         FDCE                                         f  _1312_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1436_/O
                         net (fo=1, routed)           1.920   503.321    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1204_/O
                         net (fo=147, routed)         1.588   505.000    u_cpu.ALU.clk
    SLICE_X3Y108         FDCE                                         r  _1312_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1312_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                495.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1395_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.786%)  route 0.452ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.452     2.122    _0422_[0]
    SLICE_X12Y105        FDCE                                         f  _1395_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X12Y105        FDCE                                         r  _1395_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1395_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1372_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.786%)  route 0.452ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.452     2.122    _0422_[0]
    SLICE_X13Y105        FDCE                                         f  _1372_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X13Y105        FDCE                                         r  _1372_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X13Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1372_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1373_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.786%)  route 0.452ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.452     2.122    _0422_[0]
    SLICE_X13Y105        FDCE                                         f  _1373_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X13Y105        FDCE                                         r  _1373_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X13Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1373_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1388_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.786%)  route 0.452ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.452     2.122    _0422_[0]
    SLICE_X13Y105        FDCE                                         f  _1388_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X13Y105        FDCE                                         r  _1388_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X13Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1388_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1389_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.786%)  route 0.452ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.452     2.122    _0422_[0]
    SLICE_X13Y105        FDCE                                         f  _1389_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X13Y105        FDCE                                         r  _1389_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X13Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1389_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1272_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.109%)  route 0.497ns (77.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.497     2.167    _0422_[0]
    SLICE_X13Y104        FDCE                                         f  _1272_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.ALU.clk
    SLICE_X13Y104        FDCE                                         r  _1272_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X13Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1272_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1267_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.121%)  route 0.527ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.527     2.197    _0422_[0]
    SLICE_X11Y101        FDCE                                         f  _1267_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.841     1.996    u_cpu.ALU.clk
    SLICE_X11Y101        FDCE                                         r  _1267_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X11Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.939    _1267_
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1269_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.206%)  route 0.557ns (79.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.557     2.227    _0422_[0]
    SLICE_X12Y102        FDCE                                         f  _1269_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.841     1.996    u_cpu.ALU.clk
    SLICE_X12Y102        FDCE                                         r  _1269_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X12Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    _1269_
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1385_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.874%)  route 0.568ns (80.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.568     2.239    _0422_[0]
    SLICE_X12Y107        FDCE                                         f  _1385_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.ALU.clk
    SLICE_X12Y107        FDCE                                         r  _1385_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X12Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.962    _1385_
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1393_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.874%)  route 0.568ns (80.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.604     1.529    _0357_
    SLICE_X5Y99          FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.670 f  _1210_/Q
                         net (fo=136, routed)         0.568     2.239    _0422_[0]
    SLICE_X12Y107        FDCE                                         f  _1393_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1436_/O
                         net (fo=1, routed)           0.699     1.126    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1204_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.ALU.clk
    SLICE_X12Y107        FDCE                                         r  _1393_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X12Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.962    _1393_
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.277    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1436_/O
                         net (fo=1, routed)           2.025     3.496    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1204_/O
                         net (fo=147, routed)         1.717     5.309    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1208_/Q
                         net (fo=2, routed)           1.671     7.436    _0335_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _1435_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1436_/O
                         net (fo=1, routed)           0.644     0.884    _0346_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1204_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1208_/Q
                         net (fo=2, routed)           0.338     1.991    _0335_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _1435_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1223_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.002ns (61.103%)  route 2.548ns (38.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.710     5.318    _0357_
    SLICE_X3Y100         FDRE                                         r  _1223_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1223_/Q
                         net (fo=1, routed)           2.548     8.322    _0356_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.868 r  _1428_/O
                         net (fo=0)                   0.000    11.868    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1224_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 3.994ns (61.257%)  route 2.526ns (38.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.710     5.318    _0357_
    SLICE_X3Y100         FDRE                                         r  _1224_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1224_/Q
                         net (fo=1, routed)           2.526     8.300    _0356_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.839 r  _1429_/O
                         net (fo=0)                   0.000    11.839    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1225_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 3.995ns (61.618%)  route 2.488ns (38.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.710     5.318    _0357_
    SLICE_X3Y100         FDRE                                         r  _1225_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1225_/Q
                         net (fo=1, routed)           2.488     8.263    _0356_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.801 r  _1430_/O
                         net (fo=0)                   0.000    11.801    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 3.990ns (62.579%)  route 2.386ns (37.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.709     5.317    _0357_
    SLICE_X1Y103         FDRE                                         r  _1222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1222_/Q
                         net (fo=1, routed)           2.386     8.159    _0356_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    11.694 r  _1427_/O
                         net (fo=0)                   0.000    11.694    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1228_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 3.991ns (70.272%)  route 1.688ns (29.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.710     5.318    _0357_
    SLICE_X0Y102         FDRE                                         r  _1228_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1228_/Q
                         net (fo=1, routed)           1.688     7.463    _0356_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.998 r  _1433_/O
                         net (fo=0)                   0.000    10.998    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.992ns (70.478%)  route 1.672ns (29.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.710     5.318    _0357_
    SLICE_X0Y102         FDRE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1227_/Q
                         net (fo=1, routed)           1.672     7.446    _0356_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.982 r  _1432_/O
                         net (fo=0)                   0.000    10.982    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1226_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.992ns (70.478%)  route 1.672ns (29.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.709     5.317    _0357_
    SLICE_X0Y103         FDRE                                         r  _1226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1226_/Q
                         net (fo=1, routed)           1.672     7.445    _0356_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.981 r  _1431_/O
                         net (fo=0)                   0.000    10.981    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1229_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.988ns (70.443%)  route 1.673ns (29.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1437_/O
                         net (fo=1, routed)           2.025     3.512    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1203_/O
                         net (fo=57, routed)          1.709     5.317    _0357_
    SLICE_X0Y103         FDRE                                         r  _1229_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1229_/Q
                         net (fo=1, routed)           1.673     7.447    _0356_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    10.979 r  _1434_/O
                         net (fo=0)                   0.000    10.979    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1229_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.374ns (81.138%)  route 0.319ns (18.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X0Y103         FDRE                                         r  _1229_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1229_/Q
                         net (fo=1, routed)           0.319     1.984    _0356_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.217 r  _1434_/O
                         net (fo=0)                   0.000     3.217    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1226_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.004%)  route 0.323ns (18.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X0Y103         FDRE                                         r  _1226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1226_/Q
                         net (fo=1, routed)           0.323     1.987    _0356_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.224 r  _1431_/O
                         net (fo=0)                   0.000     3.224    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.005%)  route 0.323ns (18.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X0Y102         FDRE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1227_/Q
                         net (fo=1, routed)           0.323     1.988    _0356_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.225 r  _1432_/O
                         net (fo=0)                   0.000     3.225    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1228_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.377ns (79.576%)  route 0.353ns (20.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X0Y102         FDRE                                         r  _1228_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1228_/Q
                         net (fo=1, routed)           0.353     2.019    _0356_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.255 r  _1433_/O
                         net (fo=0)                   0.000     3.255    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.376ns (68.593%)  route 0.630ns (31.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.598     1.523    _0357_
    SLICE_X1Y103         FDRE                                         r  _1222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1222_/Q
                         net (fo=1, routed)           0.630     2.294    _0356_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.530 r  _1427_/O
                         net (fo=0)                   0.000     3.530    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1225_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.381ns (66.825%)  route 0.685ns (33.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X3Y100         FDRE                                         r  _1225_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1225_/Q
                         net (fo=1, routed)           0.685     2.351    _0356_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.590 r  _1430_/O
                         net (fo=0)                   0.000     3.590    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1224_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.380ns (65.832%)  route 0.716ns (34.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X3Y100         FDRE                                         r  _1224_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1224_/Q
                         net (fo=1, routed)           0.716     2.381    _0356_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.620 r  _1429_/O
                         net (fo=0)                   0.000     3.620    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1223_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.388ns (65.540%)  route 0.730ns (34.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1437_/O
                         net (fo=1, routed)           0.644     0.899    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1203_/O
                         net (fo=57, routed)          0.599     1.524    _0357_
    SLICE_X3Y100         FDRE                                         r  _1223_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1223_/Q
                         net (fo=1, routed)           0.730     2.395    _0356_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.642 r  _1428_/O
                         net (fo=0)                   0.000     3.642    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1238_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 1.729ns (19.543%)  route 7.117ns (80.457%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I2_O)        0.124     8.304 r  _0594_/O
                         net (fo=4, routed)           0.542     8.846    _0261_
    SLICE_X4Y99          FDRE                                         r  _1238_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.604     5.032    _0357_
    SLICE_X4Y99          FDRE                                         r  _1238_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1239_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 1.729ns (19.543%)  route 7.117ns (80.457%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I2_O)        0.124     8.304 r  _0594_/O
                         net (fo=4, routed)           0.542     8.846    _0261_
    SLICE_X4Y99          FDRE                                         r  _1239_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.604     5.032    _0357_
    SLICE_X4Y99          FDRE                                         r  _1239_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1240_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 1.729ns (19.543%)  route 7.117ns (80.457%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I2_O)        0.124     8.304 r  _0594_/O
                         net (fo=4, routed)           0.542     8.846    _0261_
    SLICE_X4Y99          FDRE                                         r  _1240_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.604     5.032    _0357_
    SLICE_X4Y99          FDRE                                         r  _1240_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1241_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 1.729ns (19.543%)  route 7.117ns (80.457%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I2_O)        0.124     8.304 r  _0594_/O
                         net (fo=4, routed)           0.542     8.846    _0261_
    SLICE_X4Y99          FDRE                                         r  _1241_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.604     5.032    _0357_
    SLICE_X4Y99          FDRE                                         r  _1241_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1230_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.829ns  (logic 1.755ns (19.876%)  route 7.074ns (80.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.499     8.829    _0262_
    SLICE_X3Y99          FDRE                                         r  _1230_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X3Y99          FDRE                                         r  _1230_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1232_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.829ns  (logic 1.755ns (19.876%)  route 7.074ns (80.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.499     8.829    _0262_
    SLICE_X3Y99          FDRE                                         r  _1232_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X3Y99          FDRE                                         r  _1232_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1233_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.829ns  (logic 1.755ns (19.876%)  route 7.074ns (80.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.499     8.829    _0262_
    SLICE_X3Y99          FDRE                                         r  _1233_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X3Y99          FDRE                                         r  _1233_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1237_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.829ns  (logic 1.755ns (19.876%)  route 7.074ns (80.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.499     8.829    _0262_
    SLICE_X3Y99          FDRE                                         r  _1237_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X3Y99          FDRE                                         r  _1237_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1231_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.755ns (20.199%)  route 6.933ns (79.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.358     8.688    _0262_
    SLICE_X3Y98          FDRE                                         r  _1231_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X3Y98          FDRE                                         r  _1231_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1234_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.755ns (20.199%)  route 6.933ns (79.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1438_/O
                         net (fo=3, routed)           4.170     5.650    _0401_[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     5.774 r  _0595_/O
                         net (fo=10, routed)          2.405     8.180    _0421_[1]
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.150     8.330 r  _0598_/O
                         net (fo=8, routed)           0.358     8.688    _0262_
    SLICE_X2Y98          FDRE                                         r  _1234_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1437_/O
                         net (fo=1, routed)           1.920     3.337    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1203_/O
                         net (fo=57, routed)          1.606     5.034    _0357_
    SLICE_X2Y98          FDRE                                         r  _1234_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_In[1]
                            (input port)
  Destination:            _1231_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.283ns (26.783%)  route 0.774ns (73.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Data_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1420_/O
                         net (fo=2, routed)           0.774     1.057    _0355_[1]
    SLICE_X3Y98          FDRE                                         r  _1231_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X3Y98          FDRE                                         r  _1231_/C

Slack:                    inf
  Source:                 Data_In[0]
                            (input port)
  Destination:            _1230_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.291ns (27.265%)  route 0.776ns (72.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Data_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1419_/O
                         net (fo=2, routed)           0.776     1.067    _0355_[0]
    SLICE_X3Y99          FDRE                                         r  _1230_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X3Y99          FDRE                                         r  _1230_/C

Slack:                    inf
  Source:                 Data_In[1]
                            (input port)
  Destination:            _1239_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.283ns (25.630%)  route 0.821ns (74.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Data_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1420_/O
                         net (fo=2, routed)           0.821     1.104    _0355_[1]
    SLICE_X4Y99          FDRE                                         r  _1239_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X4Y99          FDRE                                         r  _1239_/C

Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _1233_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.282ns (25.465%)  route 0.824ns (74.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1422_/O
                         net (fo=2, routed)           0.824     1.106    _0355_[3]
    SLICE_X3Y99          FDRE                                         r  _1233_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X3Y99          FDRE                                         r  _1233_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _1232_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.292ns (26.113%)  route 0.825ns (73.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1421_/O
                         net (fo=2, routed)           0.825     1.116    _0355_[2]
    SLICE_X3Y99          FDRE                                         r  _1232_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X3Y99          FDRE                                         r  _1232_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _1235_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.267ns (23.715%)  route 0.859ns (76.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1424_/O
                         net (fo=1, routed)           0.859     1.126    _0355_[5]
    SLICE_X2Y98          FDRE                                         r  _1235_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X2Y98          FDRE                                         r  _1235_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _1240_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.292ns (25.889%)  route 0.835ns (74.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1421_/O
                         net (fo=2, routed)           0.835     1.126    _0355_[2]
    SLICE_X4Y99          FDRE                                         r  _1240_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X4Y99          FDRE                                         r  _1240_/C

Slack:                    inf
  Source:                 Data_In[4]
                            (input port)
  Destination:            _1234_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.265ns (23.513%)  route 0.863ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Data_In[4] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1423_/O
                         net (fo=1, routed)           0.863     1.128    _0355_[4]
    SLICE_X2Y98          FDRE                                         r  _1234_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X2Y98          FDRE                                         r  _1234_/C

Slack:                    inf
  Source:                 Data_In[6]
                            (input port)
  Destination:            _1236_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.270ns (23.459%)  route 0.880ns (76.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Data_In[6] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1425_/O
                         net (fo=1, routed)           0.880     1.150    _0355_[6]
    SLICE_X2Y98          FDRE                                         r  _1236_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.878     2.049    _0357_
    SLICE_X2Y98          FDRE                                         r  _1236_/C

Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _1241_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.282ns (23.981%)  route 0.893ns (76.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1422_/O
                         net (fo=2, routed)           0.893     1.174    _0355_[3]
    SLICE_X4Y99          FDRE                                         r  _1241_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1437_/O
                         net (fo=1, routed)           0.699     1.142    _0345_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1203_/O
                         net (fo=57, routed)          0.875     2.046    _0357_
    SLICE_X4Y99          FDRE                                         r  _1241_/C





