Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 21 22:05:11 2023
| Host         : LAPTOP-AMC1T352 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seller_machine_top_timing_summary_routed.rpt -pb seller_machine_top_timing_summary_routed.pb -rpx seller_machine_top_timing_summary_routed.rpx -warn_on_violation
| Design       : seller_machine_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: i_btn_1yuan (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: i_btn_5mao (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[0][0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[0][1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[0][2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[1][0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[1][1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[1][2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[2][0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[2][1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[2][2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[3][0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[3][1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/fsm/state_xor_reg[3][2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.274        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
cp     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cp                  7.274        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cp
  To Clock:  cp

Setup :            0  Failing Endpoints,  Worst Slack        7.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.930ns (69.966%)  route 0.828ns (30.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    clk_cnt_reg[20]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.905 r  clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.905    clk_cnt_reg[24]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    cp_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.826ns (68.790%)  route 0.828ns (31.210%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    clk_cnt_reg[20]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.801 r  clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.801    clk_cnt_reg[24]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    cp_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.813ns (68.636%)  route 0.828ns (31.364%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.788 r  clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.788    clk_cnt_reg[20]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.805ns (68.541%)  route 0.828ns (31.459%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.780 r  clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.780    clk_cnt_reg[20]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.729ns (67.606%)  route 0.828ns (32.394%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.704 r  clk_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.704    clk_cnt_reg[20]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.709ns (67.351%)  route 0.828ns (32.649%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.465    clk_cnt_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.684 r  clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.684    clk_cnt_reg[20]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.662 r  clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.662    clk_cnt_reg[16]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.688ns (67.319%)  route 0.819ns (32.681%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.654 r  clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.654    clk_cnt_reg[16]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.612ns (66.298%)  route 0.819ns (33.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.578 r  clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.578    clk_cnt_reg[16]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cp rise@10.000ns - cp rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.625     5.146    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    clk_cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    clk_cnt_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    clk_cnt_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    clk_cnt_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    clk_cnt_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.558 r  clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.558    clk_cnt_reg[16]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)        10.000    10.000 r  
    W5                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.843    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  clk_cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.796    clk_cnt_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clk_cnt[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  clk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_cnt_reg[0]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    cp_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clk_cnt_reg[11]/Q
                         net (fo=1, routed)           0.173     1.805    clk_cnt_reg_n_0_[11]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.914 r  clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    clk_cnt_reg[8]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    cp_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clk_cnt_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_cnt_reg[3]/Q
                         net (fo=1, routed)           0.173     1.806    clk_cnt_reg_n_0_[3]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.915 r  clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    clk_cnt_reg[0]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    cp_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_cnt_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    cp_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clk_cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     1.801    clk_cnt_reg_n_0_[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    clk_cnt_reg[12]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    cp_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clk_cnt_reg[20]/Q
                         net (fo=1, routed)           0.170     1.800    clk_cnt_reg_n_0_[20]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clk_cnt_reg[20]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[20]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    cp_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clk_cnt_reg[24]/Q
                         net (fo=1, routed)           0.170     1.801    clk_cnt_reg_n_0_[24]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    clk_cnt_reg[24]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    cp_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  clk_cnt_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    cp_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clk_cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    clk_cnt_reg_n_0_[4]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  clk_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    clk_cnt_reg[4]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    cp_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clk_cnt_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 clk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clk_cnt_reg[16]/Q
                         net (fo=3, routed)           0.183     1.812    clk_cnt_reg[16]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    clk_cnt_reg[16]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    cp_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  clk_cnt_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    cp_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clk_cnt_reg[15]/Q
                         net (fo=1, routed)           0.199     1.829    clk_cnt_reg_n_0_[15]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.938 r  clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    clk_cnt_reg[12]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    cp_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk_cnt_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cp  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cp rise@0.000ns - cp rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clk_cnt_reg[23]/Q
                         net (fo=1, routed)           0.199     1.828    clk_cnt_reg_n_0_[23]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.937 r  clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    clk_cnt_reg[20]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cp rise edge)         0.000     0.000 r  
    W5                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    cp_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  cp_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    cp_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  clk_cnt_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cp
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  cp_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clk_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clk_cnt_reg[19]/C



