### Examples

1. [Inverter](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/switchLevelModelling/inverter)
