JDF B
// Created by Version 1.4 
PROJECT Laboratorinis1
DESIGN laboratorinis1 Normal
DEVKIT LC4064V-75T48C
ENTRY ABEL/Schematic
STIMULUS "schema 2.abv"
MODULE schema.sch
MODSTYLE schema.sch Normal
MODULE schema 2.sch
MODSTYLE schema 2.sch Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE schema.sch
