// Seed: 289933256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_7), .id_1(id_7[""]), .id_2(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge 1 or posedge id_3) begin
    assign id_4 = 1;
    id_3 = 1;
  end
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
  assign id_1 = id_3;
endmodule
