
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002662                       # Number of seconds simulated
sim_ticks                                  2662185500                       # Number of ticks simulated
final_tick                                 2662185500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72160                       # Simulator instruction rate (inst/s)
host_op_rate                                    98329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35861416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646824                       # Number of bytes of host memory used
host_seconds                                    74.24                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              675                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1105                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10337371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16227269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               26564640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10337371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10337371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10337371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16227269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              26564640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       430.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2219                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1105                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                60                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2662033500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1105                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      853                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      208                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       32                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          183                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     375.606557                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    238.146859                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    339.944692                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            46     25.14%     25.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           43     23.50%     48.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           24     13.11%     61.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      8.20%     69.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      8.20%     78.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      4.92%     83.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.55%     83.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30     16.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           183                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10337371.306394690648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16227268.911200966686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          430                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          675                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14913750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     21656500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34683.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32083.70                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15851500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 36570250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5525000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14345.25                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33095.25                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         26.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      26.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       913                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.62                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2409080.09                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    785400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4462500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               9886650                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         47304300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4903680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         606077640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               684641925                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             257.172885                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2639451500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        396500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4420000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2523022250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     12769000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       17808750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    103769000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3427200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6577800                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                552480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         28116960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          5464320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         617456040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               669237330                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             251.386438                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2645852250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1065000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2570432750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     14229000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11930500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     61668250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  268595                       # Number of BP lookups
system.cpu.branchPred.condPredicted            268595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3753                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               267925                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     289                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                121                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          267925                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             264973                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2952                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          756                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1418351                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137230                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      660436                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           164                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5324372                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              77421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5498610                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      268595                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             265262                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5193688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1412                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    660308                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   604                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5276511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.419608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.857613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1297923     24.60%     24.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   466599      8.84%     33.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3511989     66.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5276511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050446                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.032725                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   388678                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1174244                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3297316                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                412408                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3865                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7398131                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8122                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3865                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   600275                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  809998                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3324                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3479283                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                379766                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7386310                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  4740                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  64529                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  18870                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           106332                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11498062                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15951051                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11281999                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            635560                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   136176                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 19                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    533062                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1422681                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              138065                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            323584                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              215                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7375056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 698                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7338437                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1442                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           76234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       105367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5276511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.390775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.769069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              932354     17.67%     17.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1349877     25.58%     43.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2994280     56.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5276511                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 49563     19.72%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.10%     19.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.02%     19.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.01%     19.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.05%     19.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.05%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     19.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 199244     79.27%     99.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1986      0.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               938      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4767595     64.97%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              761618     10.38%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125209      1.71%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125004      1.70%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1039459     14.16%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134292      1.83%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380203      5.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3147      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7338437                       # Type of FU issued
system.cpu.iq.rate                           1.378273                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      251352                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034251                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17362193                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6041755                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5933266                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2843986                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1410249                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1393904                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6142082                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1446769                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           513670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15563                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1369                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           912                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3865                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4916                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3769                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7375754                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1703                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1422681                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               138065                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                658                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3646                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2810                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1146                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3956                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7330292                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1418346                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8145                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1555576                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262220                       # Number of branches executed
system.cpu.iew.exec_stores                     137230                       # Number of stores executed
system.cpu.iew.exec_rate                     1.376743                       # Inst execution rate
system.cpu.iew.wb_sent                        7327929                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7327170                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6050287                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9727047                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.376157                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622007                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           72125                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3850                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5269959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.385119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.889314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1459981     27.70%     27.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       320437      6.08%     33.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3489541     66.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5269959                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3489541                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9152062                       # The number of ROB reads
system.cpu.rob.rob_writes                    14749840                       # The number of ROB writes
system.cpu.timesIdled                             265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.993945                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.993945                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.006092                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.006092                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11178591                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5536786                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632133                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1265730                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1931012                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4589937                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2081376                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.997649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1039546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.165545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            291500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.997649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8339481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8339481                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       887010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          887010                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136332                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1023342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1023342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1023345                       # number of overall hits
system.cpu.dcache.overall_hits::total         1023345                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16392                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          309                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          309                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data        16756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17065                       # number of overall misses
system.cpu.dcache.overall_misses::total         17065                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    573888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    573888000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41797500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    615685500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    615685500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    615685500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    615685500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       903402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       903402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1040098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1040098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1040410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1040410                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018145                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002663                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016402                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35010.248902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35010.248902                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114828.296703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114828.296703                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36744.181189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36744.181189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36078.845590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36078.845590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               130                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.684615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15740                       # number of writebacks
system.cpu.dcache.writebacks::total             15740                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          711                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          712                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15681                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        16044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        16201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16201                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     18927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     18927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    242878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    242878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    261805500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    261805500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015572                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13295.229896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13295.229896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94754.820937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94754.820937                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 120554.140127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 120554.140127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15138.275991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15138.275991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16159.835813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16159.835813                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16193                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.998057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              660165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            565.209760                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.998057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5283632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5283632                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       658997                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          658997                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       658997                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           658997                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       658997                       # number of overall hits
system.cpu.icache.overall_hits::total          658997                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1311                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1311                       # number of overall misses
system.cpu.icache.overall_misses::total          1311                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100464500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100464500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    100464500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100464500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100464500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100464500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       660308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       660308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       660308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       660308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       660308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       660308                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001985                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001985                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001985                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001985                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001985                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001985                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76631.960336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76631.960336                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76631.960336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76631.960336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76631.960336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76631.960336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1169                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62541000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001770                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53499.572284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53499.572284                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53499.572284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53499.572284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53499.572284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53499.572284                       # average overall mshr miss latency
system.cpu.icache.replacements                   1160                       # number of replacements
system.l2bus.snoop_filter.tot_requests          34723                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        17353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17006                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         15740                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1613                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                363                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               363                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17007                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3497                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48595                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   52092                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        74752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2044224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2118976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              17370                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    17370    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                17370                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             48841500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2925988                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            40505494                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1024.415881                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  33109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1105                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                29.962896                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   382.150466                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   642.265416                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.093298                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.156803                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.250102                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1046                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269775                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               265985                       # Number of tag accesses
system.l2cache.tags.data_accesses              265985                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        15740                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        15740                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           92                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               92                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          738                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        15434                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16172                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             738                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           15526                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               16264                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            738                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          15526                       # number of overall hits
system.l2cache.overall_hits::total              16264                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          271                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            271                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          835                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           431                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           675                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1106                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          431                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          675                       # number of overall misses
system.l2cache.overall_misses::total             1106                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32905000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53276000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     48977500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    102253500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53276000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     81882500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    135158500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53276000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     81882500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    135158500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        15740                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        15740                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          363                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          363                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1169                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        15838                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17007                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1169                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        16201                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           17370                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1169                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        16201                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          17370                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.746556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.746556                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.368691                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.025508                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.049097                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.368691                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.041664                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.063673                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.368691                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.041664                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.063673                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 121420.664207                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 121420.664207                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 123610.208817                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 121231.435644                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 122459.281437                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 123610.208817                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 121307.407407                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 122204.792043                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 123610.208817                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 121307.407407                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 122204.792043                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          271                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          271                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          431                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          835                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1106                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1106                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     27485000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     27485000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     44676000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     40897500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     85573500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     44676000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     68382500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    113058500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     44676000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     68382500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    113058500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.746556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.746556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.368691                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.025508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.049097                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.368691                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.041664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.063673                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.368691                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.041664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.063673                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 101420.664207                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 101420.664207                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103656.612529                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101231.435644                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102483.233533                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103656.612529                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 101307.407407                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 102222.875226                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103656.612529                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 101307.407407                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 102222.875226                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1105                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 834                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                271                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               271                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            834                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2210                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70720                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1105                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1105    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1105                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               552500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2762500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1024.426673                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1105                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1105                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   382.154665                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   642.272008                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023325                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.039201                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062526                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1105                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1046                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067444                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18785                       # Number of tag accesses
system.l3cache.tags.data_accesses               18785                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          271                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            271                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          430                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          404                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          834                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           430                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           675                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1105                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          430                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          675                       # number of overall misses
system.l3cache.overall_misses::total             1105                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     25046000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     25046000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     40806000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     37261500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     78067500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     40806000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     62307500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    103113500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     40806000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     62307500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    103113500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          430                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          404                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          834                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          430                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          675                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1105                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          430                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          675                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1105                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 92420.664207                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92420.664207                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94897.674419                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 92231.435644                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 93606.115108                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94897.674419                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 92307.407407                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93315.384615                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94897.674419                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 92307.407407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93315.384615                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          271                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          271                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          430                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          404                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          834                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          675                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1105                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          675                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1105                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     18271000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18271000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30056000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     27161500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     57217500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30056000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     45432500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     75488500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30056000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     45432500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     75488500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67420.664207                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67420.664207                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69897.674419                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67231.435644                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68606.115108                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69897.674419                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67307.407407                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68315.384615                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69897.674419                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67307.407407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68315.384615                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2662185500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                834                       # Transaction distribution
system.membus.trans_dist::ReadExReq               271                       # Transaction distribution
system.membus.trans_dist::ReadExResp              271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           834                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1105                       # Request fanout histogram
system.membus.reqLayer0.occupancy              552500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3005750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
