{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480415593634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480415593636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 10:33:13 2016 " "Processing started: Tue Nov 29 10:33:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480415593636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415593636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex11_top -c ex11_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex11_top -c ex11_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415593637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480415594121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480415594121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "spi2dac.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480415602576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415602576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_50000 " "Found entity 1: divider_50000" {  } { { "divider_5000.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/divider_5000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480415602580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415602580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex11_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex11_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex11_top " "Found entity 1: ex11_top" {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480415602591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415602591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480415602605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415602605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DAC_SCK ex11_top.v(1) " "Verilog HDL error at ex11_top.v(1): object \"DAC_SCK\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1480415602614 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "DAC_SCk ex11_top.v(4) " "Verilog HDL Module Declaration error at ex11_top.v(4): top module port \"DAC_SCk\" is not found in the port list" {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1480415602614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex11_top.v(8) " "Verilog HDL Instantiation warning at ex11_top.v(8): instance has no name" {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480415602614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex11_top.v(10) " "Verilog HDL Instantiation warning at ex11_top.v(10): instance has no name" {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480415602614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex11_top.v(12) " "Verilog HDL Instantiation warning at ex11_top.v(12): instance has no name" {  } { { "ex11_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_11/ex11_top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480415602614 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480415602713 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 10:33:22 2016 " "Processing ended: Tue Nov 29 10:33:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480415602713 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480415602713 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480415602713 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415602713 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480415603497 ""}
