// Seed: 4168618264
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output wor id_2,
    output wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9
);
  tri0 id_11 = 1;
  wire id_12;
  assign id_2 = 1'd0;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_14,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    input tri0 id_12
);
  assign id_7 = 1;
  module_0(
      id_3, id_8, id_7, id_7, id_8, id_9, id_6, id_5, id_4, id_8
  );
endmodule
