INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/CRTClock2020Template.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTClock2020Template
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/UniversalCounter2020fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UniversalCounter2020fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sim_1/imports/Term Project Source Files Folder-20211025/CRTClock2020fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTClock2020fall_tb
