<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>pcilib: pcilib_register_bank_description_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">pcilib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">pcilib_register_bank_description_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="bank_8h_source.html">bank.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af5de91d652225dd715ef3d929e0e6244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bank_8h.html#a7f3dcbb4f48be84815251627b025785a">pcilib_register_bank_addr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#af5de91d652225dd715ef3d929e0e6244">addr</a></td></tr>
<tr class="memdesc:af5de91d652225dd715ef3d929e0e6244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank address used in model for addressing the described register bank.  <a href="structpcilib__register__bank__description__t.html#af5de91d652225dd715ef3d929e0e6244">More...</a><br /></td></tr>
<tr class="separator:af5de91d652225dd715ef3d929e0e6244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953199333b16e01653c78d7889d5bca5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bank_8h.html#a7a94b09b7d247b178f851826379c3c1e">pcilib_register_protocol_addr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a953199333b16e01653c78d7889d5bca5">protocol</a></td></tr>
<tr class="memdesc:a953199333b16e01653c78d7889d5bca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines a protocol to access registers.  <a href="structpcilib__register__bank__description__t.html#a953199333b16e01653c78d7889d5bca5">More...</a><br /></td></tr>
<tr class="separator:a953199333b16e01653c78d7889d5bca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3009b8d7266fa6d526aebd19feb69ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a3009b8d7266fa6d526aebd19feb69ce9">bar</a></td></tr>
<tr class="memdesc:a3009b8d7266fa6d526aebd19feb69ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the PCI BAR through which an access to the registers is provided (autodetcted if PCILIB_BAR_DETECT is specified)  <a href="structpcilib__register__bank__description__t.html#a3009b8d7266fa6d526aebd19feb69ce9">More...</a><br /></td></tr>
<tr class="separator:a3009b8d7266fa6d526aebd19feb69ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4cd8ff292b1d5d563f13b6c66fff8f"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a5c4cd8ff292b1d5d563f13b6c66fff8f">read_addr</a></td></tr>
<tr class="memdesc:a5c4cd8ff292b1d5d563f13b6c66fff8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">protocol specific (normally offset in the BAR of the first address used to read registers)  <a href="structpcilib__register__bank__description__t.html#a5c4cd8ff292b1d5d563f13b6c66fff8f">More...</a><br /></td></tr>
<tr class="separator:a5c4cd8ff292b1d5d563f13b6c66fff8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbd749ec6ed4359bac4ac5f2c5d3dc6"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a2dbd749ec6ed4359bac4ac5f2c5d3dc6">write_addr</a></td></tr>
<tr class="memdesc:a2dbd749ec6ed4359bac4ac5f2c5d3dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">protocol specific (normally offset in the BAR of the first address used to write registers)  <a href="structpcilib__register__bank__description__t.html#a2dbd749ec6ed4359bac4ac5f2c5d3dc6">More...</a><br /></td></tr>
<tr class="separator:a2dbd749ec6ed4359bac4ac5f2c5d3dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f04b5e08c8092d3a80422826df26bd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a24f04b5e08c8092d3a80422826df26bd">access</a></td></tr>
<tr class="memdesc:a24f04b5e08c8092d3a80422826df26bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default register size in bits (or word-size in plain addressing mode)  <a href="structpcilib__register__bank__description__t.html#a24f04b5e08c8092d3a80422826df26bd">More...</a><br /></td></tr>
<tr class="separator:a24f04b5e08c8092d3a80422826df26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3646f2134c531742d863e9e512525f"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a2f3646f2134c531742d863e9e512525f">size</a></td></tr>
<tr class="memdesc:a2f3646f2134c531742d863e9e512525f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size of the bank in bytes (i.e.  <a href="structpcilib__register__bank__description__t.html#a2f3646f2134c531742d863e9e512525f">More...</a><br /></td></tr>
<tr class="separator:a2f3646f2134c531742d863e9e512525f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfa83a9ded45139d1d49ddc990de00a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#abb840dae94c39a085b0625bdd7a49d4e">pcilib_endianess_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#accfa83a9ded45139d1d49ddc990de00a">raw_endianess</a></td></tr>
<tr class="memdesc:accfa83a9ded45139d1d49ddc990de00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies endianess in the plain-addressing mode, PCILIB_HOST_ENDIAN have to be specified if no conversion desired.  <a href="structpcilib__register__bank__description__t.html#accfa83a9ded45139d1d49ddc990de00a">More...</a><br /></td></tr>
<tr class="separator:accfa83a9ded45139d1d49ddc990de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4822de20ae263654ff808af1373b7ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#abb840dae94c39a085b0625bdd7a49d4e">pcilib_endianess_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#ae4822de20ae263654ff808af1373b7ee">endianess</a></td></tr>
<tr class="memdesc:ae4822de20ae263654ff808af1373b7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies endianess in the register-access mode, this may differ from raw_endianess if multi-word registers are used.  <a href="structpcilib__register__bank__description__t.html#ae4822de20ae263654ff808af1373b7ee">More...</a><br /></td></tr>
<tr class="separator:ae4822de20ae263654ff808af1373b7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fddf015d1addaa4d40fecca31a2fb12"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a3fddf015d1addaa4d40fecca31a2fb12">format</a></td></tr>
<tr class="memdesc:a3fddf015d1addaa4d40fecca31a2fb12"><td class="mdescLeft">&#160;</td><td class="mdescRight">printf format for the registers, either lu for decimal output or 0xlx for hexdecimal  <a href="structpcilib__register__bank__description__t.html#a3fddf015d1addaa4d40fecca31a2fb12">More...</a><br /></td></tr>
<tr class="separator:a3fddf015d1addaa4d40fecca31a2fb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298ffc16d83bc9af017a9262f76eec1b"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#a298ffc16d83bc9af017a9262f76eec1b">name</a></td></tr>
<tr class="memdesc:a298ffc16d83bc9af017a9262f76eec1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">short bank name  <a href="structpcilib__register__bank__description__t.html#a298ffc16d83bc9af017a9262f76eec1b">More...</a><br /></td></tr>
<tr class="separator:a298ffc16d83bc9af017a9262f76eec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ea9b7ef5f986a35df06d108a590402"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__bank__description__t.html#ab1ea9b7ef5f986a35df06d108a590402">description</a></td></tr>
<tr class="memdesc:ab1ea9b7ef5f986a35df06d108a590402"><td class="mdescLeft">&#160;</td><td class="mdescRight">longer bank description  <a href="structpcilib__register__bank__description__t.html#ab1ea9b7ef5f986a35df06d108a590402">More...</a><br /></td></tr>
<tr class="separator:ab1ea9b7ef5f986a35df06d108a590402"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a24f04b5e08c8092d3a80422826df26bd" name="a24f04b5e08c8092d3a80422826df26bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f04b5e08c8092d3a80422826df26bd">&#9670;&#160;</a></span>access</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pcilib_register_bank_description_t::access</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default register size in bits (or word-size in plain addressing mode) </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>, <a class="el" href="property_8c.html#a6f859397a4f272589f043f72822419f2">pcilib_add_registers_from_properties()</a>, <a class="el" href="bank_8c.html#ae9929ece9a387bddb8e3b57bfcbcac92">pcilib_find_register_bank_by_addr()</a>, <a class="el" href="bank_8c.html#ad546334a8814e53e9bf4c842ba0a5cd5">pcilib_find_register_bank_by_name()</a>, <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="af5de91d652225dd715ef3d929e0e6244" name="af5de91d652225dd715ef3d929e0e6244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5de91d652225dd715ef3d929e0e6244">&#9670;&#160;</a></span>addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bank_8h.html#a7f3dcbb4f48be84815251627b025785a">pcilib_register_bank_addr_t</a> pcilib_register_bank_description_t::addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank address used in model for addressing the described register bank. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>, <a class="el" href="property_8c.html#a6f859397a4f272589f043f72822419f2">pcilib_add_registers_from_properties()</a>, <a class="el" href="group__public__api__register.html#ga3daa74bb374dd836d0a3f33c2b5543a0">pcilib_find_register()</a>, <a class="el" href="bank_8c.html#ae9929ece9a387bddb8e3b57bfcbcac92">pcilib_find_register_bank_by_addr()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, and <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>.</p>

</div>
</div>
<a id="a3009b8d7266fa6d526aebd19feb69ce9" name="a3009b8d7266fa6d526aebd19feb69ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3009b8d7266fa6d526aebd19feb69ce9">&#9670;&#160;</a></span>bar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a> pcilib_register_bank_description_t::bar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the PCI BAR through which an access to the registers is provided (autodetcted if PCILIB_BAR_DETECT is specified) </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space()</a>.</p>

</div>
</div>
<a id="ab1ea9b7ef5f986a35df06d108a590402" name="ab1ea9b7ef5f986a35df06d108a590402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ea9b7ef5f986a35df06d108a590402">&#9670;&#160;</a></span>description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* pcilib_register_bank_description_t::description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>longer bank description </p>

</div>
</div>
<a id="ae4822de20ae263654ff808af1373b7ee" name="ae4822de20ae263654ff808af1373b7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4822de20ae263654ff808af1373b7ee">&#9670;&#160;</a></span>endianess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#abb840dae94c39a085b0625bdd7a49d4e">pcilib_endianess_t</a> pcilib_register_bank_description_t::endianess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies endianess in the register-access mode, this may differ from raw_endianess if multi-word registers are used. </p>
<p >This is fully independent from raw_endianess. No double conversion is either performed </p>

<p class="reference">Referenced by <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="a3fddf015d1addaa4d40fecca31a2fb12" name="a3fddf015d1addaa4d40fecca31a2fb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fddf015d1addaa4d40fecca31a2fb12">&#9670;&#160;</a></span>format</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* pcilib_register_bank_description_t::format</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>printf format for the registers, either lu for decimal output or 0xlx for hexdecimal </p>

</div>
</div>
<a id="a298ffc16d83bc9af017a9262f76eec1b" name="a298ffc16d83bc9af017a9262f76eec1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298ffc16d83bc9af017a9262f76eec1b">&#9670;&#160;</a></span>name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* pcilib_register_bank_description_t::name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>short bank name </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, <a class="el" href="property_8c.html#a6f859397a4f272589f043f72822419f2">pcilib_add_registers_from_properties()</a>, <a class="el" href="bank_8c.html#ad546334a8814e53e9bf4c842ba0a5cd5">pcilib_find_register_bank_by_name()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, and <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>.</p>

</div>
</div>
<a id="a953199333b16e01653c78d7889d5bca5" name="a953199333b16e01653c78d7889d5bca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953199333b16e01653c78d7889d5bca5">&#9670;&#160;</a></span>protocol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bank_8h.html#a7a94b09b7d247b178f851826379c3c1e">pcilib_register_protocol_addr_t</a> pcilib_register_bank_description_t::protocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines a protocol to access registers. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>.</p>

</div>
</div>
<a id="accfa83a9ded45139d1d49ddc990de00a" name="accfa83a9ded45139d1d49ddc990de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accfa83a9ded45139d1d49ddc990de00a">&#9670;&#160;</a></span>raw_endianess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#abb840dae94c39a085b0625bdd7a49d4e">pcilib_endianess_t</a> pcilib_register_bank_description_t::raw_endianess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies endianess in the plain-addressing mode, PCILIB_HOST_ENDIAN have to be specified if no conversion desired. </p>
<p >Conversion applied after protocol. This value does not get into the account in register-access mode </p>

</div>
</div>
<a id="a5c4cd8ff292b1d5d563f13b6c66fff8f" name="a5c4cd8ff292b1d5d563f13b6c66fff8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4cd8ff292b1d5d563f13b6c66fff8f">&#9670;&#160;</a></span>read_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uintptr_t pcilib_register_bank_description_t::read_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>protocol specific (normally offset in the BAR of the first address used to read registers) </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space()</a>.</p>

</div>
</div>
<a id="a2f3646f2134c531742d863e9e512525f" name="a2f3646f2134c531742d863e9e512525f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3646f2134c531742d863e9e512525f">&#9670;&#160;</a></span>size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_register_bank_description_t::size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The size of the bank in bytes (i.e. </p>
<p >number of registers in plain addressing mode multiplied by access; this does not limit number of register names since indefinite number of names can be provided if bit-fields/views are used) </p>

</div>
</div>
<a id="a2dbd749ec6ed4359bac4ac5f2c5d3dc6" name="a2dbd749ec6ed4359bac4ac5f2c5d3dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbd749ec6ed4359bac4ac5f2c5d3dc6">&#9670;&#160;</a></span>write_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uintptr_t pcilib_register_bank_description_t::write_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>protocol specific (normally offset in the BAR of the first address used to write registers) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="bank_8h_source.html">bank.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jun 18 2024 22:02:48 for pcilib by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
