/// Verilog Monitor File (.mon) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : prog, 0001 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

002e31db	///	             002e [31db]: STA 1db   (        TMI)	// M[TMI]  <- INPR
01bd4042	///	             01bd [4042]: BUN 042   (        IRT)	// goto IRT (return from interrupt handler) --> this should not happen...
11ef0000	///	        STT: 01ef [0000]: (    0:    0)            	// (init: 0) current state
ffffffff	///	end-of-memory
