

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Sat May  4 12:09:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.835 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max   | min |  max  |   Type   |
    +---------+---------+-----------+----------+-----+-------+----------+
    |       21|    32782|  69.300 ns|  0.108 ms|   16|  32782|  dataflow|
    +---------+---------+-----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |  max  |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |addrbound_U0                   |addrbound                   |        4|        4|  13.200 ns|  13.200 ns|    4|      4|        no|
        |Mat2AxiStream_U0               |Mat2AxiStream               |       16|    32782|  52.800 ns|   0.108 ms|   16|  32782|  dataflow|
        |entry_proc6_U0                 |entry_proc6                 |        0|        0|       0 ns|       0 ns|    0|      0|        no|
        |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|        0|       0 ns|       0 ns|    0|      0|        no|
        |AxiStream2Axi_U0               |AxiStream2Axi               |       12|    16395|  39.600 ns|  54.103 us|   12|  16395|        no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|     396|    272|    -|
|Instance         |        -|    2|    1093|   1323|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1492|   1630|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  118|  321|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   1|  920|  920|    0|
    |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|   0|   17|   19|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   36|   44|    0|
    |entry_proc6_U0                 |entry_proc6                 |        0|   0|    2|   19|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   2| 1093| 1323|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |axibound_U   |        0|  99|   0|    -|     2|   15|       30|
    |dout_c_U     |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U      |        0|  99|   0|    -|     2|    8|       16|
    |p_channel_U  |        0|  99|   0|    -|     2|   15|       30|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 396|   0|    0|    10|  102|      332|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |addrbound_U0_ap_start              |       and|   0|  0|   1|           1|           1|
    |ap_idle                            |       and|   0|  0|   1|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   1|           1|           1|
    |entry_proc6_U0_ap_start            |       and|   0|  0|   1|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    |ap_sync_addrbound_U0_ap_ready      |        or|   0|  0|   1|           1|           1|
    |ap_sync_entry_proc6_U0_ap_ready    |        or|   0|  0|   1|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|   8|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_addrbound_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc6_U0_ap_ready    |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_addrbound_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc6_U0_ap_ready    |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|imgOutput_data_dout     |   in|    8|     ap_fifo|  imgOutput_data|       pointer|
|imgOutput_data_empty_n  |   in|    1|     ap_fifo|  imgOutput_data|       pointer|
|imgOutput_data_read     |  out|    1|     ap_fifo|  imgOutput_data|       pointer|
|m_axi_gmem2_AWVALID     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREADY     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWADDR      |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWID        |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLEN       |  out|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWSIZE      |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWBURST     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLOCK      |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWCACHE     |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWPROT      |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWQOS       |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREGION    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWUSER      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WVALID      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WREADY      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WDATA       |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WSTRB       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WLAST       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WID         |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WUSER       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARVALID     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREADY     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARADDR      |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARID        |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLEN       |  out|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARSIZE      |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARBURST     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLOCK      |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARCACHE     |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARPROT      |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARQOS       |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREGION    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARUSER      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RVALID      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RREADY      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RDATA       |   in|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RLAST       |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RID         |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RFIFONUM    |   in|   11|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RUSER       |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RRESP       |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BVALID      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BREADY      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BRESP       |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BID         |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BUSER       |   in|    1|       m_axi|           gmem2|       pointer|
|dout                    |   in|   64|     ap_none|            dout|        scalar|
|dout_ap_vld             |   in|    1|     ap_none|            dout|        scalar|
|rows                    |   in|   16|     ap_none|            rows|        scalar|
|rows_ap_vld             |   in|    1|     ap_none|            rows|        scalar|
|cols                    |   in|   32|     ap_none|            cols|        scalar|
|cols_ap_vld             |   in|    1|     ap_none|            cols|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         Mat2Axi|  return value|
+------------------------+-----+-----+------------+----------------+--------------+

