

================================================================
== Vitis HLS Report for 'chal2'
================================================================
* Date:           Mon Nov 17 18:41:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40240|    40523|  0.201 ms|  0.203 ms|  40240|  40523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2  |    40065|    40065|         3|          1|          1|  40064|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%word = alloca i32 1" [fiat_shamir.cpp:69]   --->   Operation 10 'alloca' 'word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fiat_shamir.cpp:70]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [fiat_shamir.cpp:67]   --->   Operation 12 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %ch1_val, i1 1, void @p_str"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ch2_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ch1_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %ch1_val"   --->   Operation 17 'read' 'ch1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%msgStrm = alloca i64 1" [fiat_shamir.cpp:55]   --->   Operation 18 'alloca' 'msgStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @msgStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %msgStrm, i64 %msgStrm"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%msgLenStrm = alloca i64 1" [fiat_shamir.cpp:87]   --->   Operation 21 'alloca' 'msgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @msgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %msgLenStrm, i128 %msgLenStrm"   --->   Operation 22 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%endMsgLenStrm = alloca i64 1" [fiat_shamir.cpp:88]   --->   Operation 24 'alloca' 'endMsgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @endMsgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endMsgLenStrm, i1 %endMsgLenStrm"   --->   Operation 25 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outLenStrm = alloca i64 1" [fiat_shamir.cpp:89]   --->   Operation 27 'alloca' 'outLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @outLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %outLenStrm, i128 %outLenStrm"   --->   Operation 28 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%endOutLenStrm = alloca i64 1" [fiat_shamir.cpp:90]   --->   Operation 30 'alloca' 'endOutLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @endOutLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endOutLenStrm, i1 %endOutLenStrm"   --->   Operation 31 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endOutLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%endDigestStrm_internal = alloca i64 1" [fiat_shamir.cpp:93]   --->   Operation 33 'alloca' 'endDigestStrm_internal' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @endDigestStrm_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endDigestStrm_internal, i1 %endDigestStrm_internal"   --->   Operation 34 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm_internal, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln67 = store i10 0, i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 37 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln70 = store i7 0, i7 %j" [fiat_shamir.cpp:70]   --->   Operation 38 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 0, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 39 'store' 'store_ln69' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body4" [fiat_shamir.cpp:67]   --->   Operation 40 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [fiat_shamir.cpp:67]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 42 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i16 %indvar_flatten_load, i16 40064" [fiat_shamir.cpp:67]   --->   Operation 43 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %indvar_flatten_load, i16 1" [fiat_shamir.cpp:67]   --->   Operation 44 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc6, void %for.end8" [fiat_shamir.cpp:67]   --->   Operation 45 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [fiat_shamir.cpp:70]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_03_load = load i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 47 'load' 'i_03_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i7 %j_load, i7 64" [fiat_shamir.cpp:70]   --->   Operation 48 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln68 = select i1 %icmp_ln70, i7 0, i7 %j_load" [fiat_shamir.cpp:68]   --->   Operation 49 'select' 'select_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns)   --->   "%add_ln67_1 = add i10 %i_03_load, i10 1" [fiat_shamir.cpp:67]   --->   Operation 50 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln67 = select i1 %icmp_ln70, i10 %add_ln67_1, i10 %i_03_load" [fiat_shamir.cpp:67]   --->   Operation 51 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %select_ln67, i6 0" [fiat_shamir.cpp:67]   --->   Operation 52 'bitconcatenate' 'mul' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %select_ln68" [fiat_shamir.cpp:70]   --->   Operation 53 'zext' 'zext_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i7 %select_ln68" [fiat_shamir.cpp:70]   --->   Operation 54 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%bit_idx = add i16 %mul, i16 %zext_ln70" [fiat_shamir.cpp:72]   --->   Operation 55 'add' 'bit_idx' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln73 = icmp_ult  i16 %bit_idx, i16 40001" [fiat_shamir.cpp:73]   --->   Operation 56 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc6.for.inc_crit_edge, void %if.then" [fiat_shamir.cpp:73]   --->   Operation 57 'br' 'br_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%j_1 = add i7 %select_ln68, i7 1" [fiat_shamir.cpp:70]   --->   Operation 58 'add' 'j_1' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln70_1 = icmp_eq  i7 %j_1, i7 64" [fiat_shamir.cpp:70]   --->   Operation 59 'icmp' 'icmp_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %new.latch.for.inc, void %last.iter.for.inc" [fiat_shamir.cpp:70]   --->   Operation 60 'br' 'br_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln67 = store i16 %add_ln67, i16 %indvar_flatten" [fiat_shamir.cpp:67]   --->   Operation 61 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln67 = store i10 %select_ln67, i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln70 = store i7 %j_1, i7 %j" [fiat_shamir.cpp:70]   --->   Operation 63 'store' 'store_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body4" [fiat_shamir.cpp:70]   --->   Operation 64 'br' 'br_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%word_load = load i64 %word" [fiat_shamir.cpp:68]   --->   Operation 65 'load' 'word_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 66 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_70_2_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40064, i64 40064, i64 40064"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.41ns)   --->   "%select_ln68_1 = select i1 %icmp_ln70, i64 0, i64 %word_load" [fiat_shamir.cpp:68]   --->   Operation 69 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 70 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [fiat_shamir.cpp:69]   --->   Operation 71 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 %select_ln68_1, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 72 'store' 'store_ln69' <Predicate = (!icmp_ln73)> <Delay = 0.41>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc" [fiat_shamir.cpp:73]   --->   Operation 73 'br' 'br_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:1.42ns O:1.42ns )   --->   "%d_strm_cp_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %d_strm_cp" [fiat_shamir.cpp:74]   --->   Operation 74 'read' 'd_strm_cp_read' <Predicate = (icmp_ln73)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.53ns)   --->   "%word_1 = bitset i64 @_ssdm_op_BitSet.i64.i64.i6.i1, i64 %select_ln68_1, i6 %trunc_ln70, i1 %d_strm_cp_read" [fiat_shamir.cpp:74]   --->   Operation 75 'bitset' 'word_1' <Predicate = (icmp_ln73)> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 %word_1, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 76 'store' 'store_ln69' <Predicate = (icmp_ln73)> <Delay = 0.41>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [fiat_shamir.cpp:75]   --->   Operation 77 'br' 'br_ln75' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%word_load_1 = load i64 %word" [fiat_shamir.cpp:77]   --->   Operation 78 'load' 'word_load_1' <Predicate = (icmp_ln70_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %word_load_1" [fiat_shamir.cpp:77]   --->   Operation 79 'write' 'write_ln77' <Predicate = (icmp_ln70_1)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void %new.latch.for.inc" [fiat_shamir.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (icmp_ln70_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.42>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i128 %ch1_val_read" [fiat_shamir.cpp:81]   --->   Operation 81 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln81" [fiat_shamir.cpp:81]   --->   Operation 82 'write' 'write_ln81' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_0 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %ch1_val_read, i32 64" [fiat_shamir.cpp:82]   --->   Operation 83 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 5017" [fiat_shamir.cpp:100]   --->   Operation 84 'write' 'write_ln100' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 85 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %outLenStrm, i128 614400" [fiat_shamir.cpp:101]   --->   Operation 85 'write' 'write_ln101' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 86 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [fiat_shamir.cpp:102]   --->   Operation 86 'write' 'write_ln102' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 87 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 0" [fiat_shamir.cpp:103]   --->   Operation 87 'write' 'write_ln103' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 6 <SV = 3> <Delay = 1.42>
ST_6 : Operation 88 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [fiat_shamir.cpp:82]   --->   Operation 88 'write' 'write_ln82' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 89 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [fiat_shamir.cpp:106]   --->   Operation 89 'write' 'write_ln106' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 90 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 1" [fiat_shamir.cpp:107]   --->   Operation 90 'write' 'write_ln107' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal" [fiat_shamir.cpp:112]   --->   Operation 91 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 5> <Delay = 0.12>
ST_8 : Operation 92 [1/2] (0.12ns)   --->   "%call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal" [fiat_shamir.cpp:112]   --->   Operation 92 'call' 'call_ln112' <Predicate = true> <Delay = 0.12> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 6> <Delay = 1.42>
ST_9 : Operation 93 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_020 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm_internal" [fiat_shamir.cpp:122]   --->   Operation 93 'read' 'p_020' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln124 = ret" [fiat_shamir.cpp:124]   --->   Operation 94 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 0.420ns
The critical path consists of the following:
	'alloca' operation 64 bit ('word', fiat_shamir.cpp:69) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln69', fiat_shamir.cpp:69) of constant 0 on local variable 'word', fiat_shamir.cpp:69 [33]  (0.420 ns)

 <State 2>: 2.598ns
The critical path consists of the following:
	'load' operation 10 bit ('i_03_load', fiat_shamir.cpp:67) on local variable 'i', fiat_shamir.cpp:67 [44]  (0.000 ns)
	'add' operation 10 bit ('add_ln67_1', fiat_shamir.cpp:67) [52]  (0.725 ns)
	'select' operation 10 bit ('select_ln67', fiat_shamir.cpp:67) [53]  (0.303 ns)
	'add' operation 16 bit ('bit_idx', fiat_shamir.cpp:72) [58]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln73', fiat_shamir.cpp:73) [59]  (0.785 ns)

 <State 3>: 2.383ns
The critical path consists of the following:
	fifo read operation ('d_strm_cp_read', fiat_shamir.cpp:74) on port 'd_strm_cp' (fiat_shamir.cpp:74) [65]  (1.429 ns)
	'store' operation 0 bit ('store_ln69', fiat_shamir.cpp:69) of variable 'word', fiat_shamir.cpp:74 on local variable 'word', fiat_shamir.cpp:69 [67]  (0.420 ns)
	blocking operation 0.534 ns on control path)

 <State 4>: 1.409ns
The critical path consists of the following:
	'load' operation 64 bit ('word_load_1', fiat_shamir.cpp:77) on local variable 'word', fiat_shamir.cpp:69 [74]  (0.000 ns)
	fifo write operation ('write_ln77', fiat_shamir.cpp:77) on port 'msgStrm', fiat_shamir.cpp:55 (fiat_shamir.cpp:77) [75]  (1.409 ns)

 <State 5>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln102', fiat_shamir.cpp:102) on port 'endMsgLenStrm', fiat_shamir.cpp:88 (fiat_shamir.cpp:102) [89]  (1.429 ns)

 <State 6>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln106', fiat_shamir.cpp:106) on port 'endMsgLenStrm', fiat_shamir.cpp:88 (fiat_shamir.cpp:106) [91]  (1.429 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.122ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', fiat_shamir.cpp:112) to 'shake_extensible' [93]  (0.122 ns)

 <State 9>: 1.429ns
The critical path consists of the following:
	fifo read operation ('p_020', fiat_shamir.cpp:122) on port 'endDigestStrm_internal', fiat_shamir.cpp:93 (fiat_shamir.cpp:122) [94]  (1.429 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
