#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 14 09:57:40 2025
# Process ID: 18920
# Current directory: E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1
# Command line: vivado.exe -log lfsr_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lfsr_top.tcl
# Log file: E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1/lfsr_top.vds
# Journal file: E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lfsr_top.tcl -notrace
Command: synth_design -top lfsr_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 839.676 ; gain = 234.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lfsr_top' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_100M' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/clk_gen_100M.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1/.Xil/Vivado-18920-NoteKihyun/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1/.Xil/Vivado-18920-NoteKihyun/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_100M' (2#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/clk_gen_100M.v:3]
INFO: [Synth 8-6157] synthesizing module 'freq_div_100' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/freq_div_100.v:3]
INFO: [Synth 8-6155] done synthesizing module 'freq_div_100' (3#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/freq_div_100.v:3]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v:3]
WARNING: [Synth 8-5788] Register out_serial_reg_reg in module lfsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v:20]
WARNING: [Synth 8-5788] Register in_feedback_reg in module lfsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (4#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex2ssd' [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/hex2ssd.v:3]
INFO: [Synth 8-226] default block is never used [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/hex2ssd.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hex2ssd' (5#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/hex2ssd.v:3]
WARNING: [Synth 8-3848] Net clk_1 in module/entity lfsr_top does not have driver. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr_top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_top' (6#1) [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 913.582 ; gain = 308.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 913.582 ; gain = 308.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 913.582 ; gain = 308.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0/clk_gen'
Finished Parsing XDC File [e:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0/clk_gen'
Parsing XDC File [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hex[0]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'hex[1]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'hex[2]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'hex[3]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ssd[0]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'ssd[1]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'ssd[2]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'ssd[3]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'ssd[4]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'ssd[5]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'ssd[6]'. [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc:154]
Finished Parsing XDC File [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lfsr_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lfsr_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lfsr_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1009.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u0/clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lfsr_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module freq_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u5/out_serial_reg_reg_C) is unused and will be removed from module lfsr_top.
WARNING: [Synth 8-3332] Sequential element (u5/out_serial_reg_reg_P) is unused and will be removed from module lfsr_top.
WARNING: [Synth 8-3332] Sequential element (u5/out_serial_reg_reg_LDC) is unused and will be removed from module lfsr_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1009.438 ; gain = 404.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     2|
|3     |LUT2      |     1|
|4     |LUT3      |     1|
|5     |LUT4      |     1|
|6     |LUT6      |     4|
|7     |FDCE      |     7|
|8     |IBUF      |     1|
|9     |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    35|
|2     |  u0     |clk_gen_100M |     1|
|3     |  u1     |freq_div_100 |    16|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1021.555 ; gain = 320.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.555 ; gain = 416.293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1027.039 ; gain = 697.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.runs/synth_1/lfsr_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lfsr_top_utilization_synth.rpt -pb lfsr_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 09:58:15 2025...
