# ğŸš€ TPU on Basys3 FPGA# TPU Verilog Design for Basys3 FPGA



**Tensor Processing Unit (TPU)** implementation on Basys3 FPGA with FP16 approximate computing and multiple I/O interfaces.## Overview

à¹‚à¸›à¸£à¹€à¸ˆà¸„à¸™à¸µà¹‰à¹€à¸›à¹‡à¸™à¸à¸²à¸£à¸­à¸­à¸à¹à¸šà¸š Tensor Processing Unit (TPU) à¹à¸šà¸šà¸‡à¹ˆà¸²à¸¢à¹‚à¸”à¸¢à¹ƒà¸Šà¹‰ Verilog à¸ªà¸³à¸«à¸£à¸±à¸šà¸šà¸­à¸£à¹Œà¸” Basys3 FPGA à¸¡à¸µà¸ˆà¸¸à¸”à¹€à¸”à¹ˆà¸™à¸„à¸·à¸­à¸à¸²à¸£à¹ƒà¸Šà¹‰ Systolic Array à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£à¸„à¸³à¸™à¸§à¸“ Matrix Multiplication à¹à¸šà¸š High-Performance

## ğŸ“ Project Structure

## à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡ (Architecture)

```

TPUverilog/### 1. **Systolic Array (4x4)**

â”œâ”€â”€ drivers/              # Software drivers (Python, C, C++)- à¸›à¸£à¸°à¸à¸­à¸šà¸”à¹‰à¸§à¸¢ Processing Elements (PE) 16 à¸•à¸±à¸§ à¸ˆà¸±à¸”à¹€à¸£à¸µà¸¢à¸‡à¹€à¸›à¹‡à¸™ Grid 4x4

â”‚   â”œâ”€â”€ tpu_driver.py     # Python driver with NumPy- à¹à¸•à¹ˆà¸¥à¸° PE à¸¡à¸µ MAC (Multiply-Accumulate) Unit

â”‚   â”œâ”€â”€ tpu_driver.c      # C driver (pure C)- à¸£à¸­à¸‡à¸£à¸±à¸š Data Width 8-bit à¸ªà¸³à¸«à¸£à¸±à¸š input, 32-bit à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£ accumulate

â”‚   â”œâ”€â”€ tpu_driver.cpp    # C++ driver (modern C++17)- Pipeline architecture à¹€à¸à¸·à¹ˆà¸­ throughput à¸ªà¸¹à¸‡à¸ªà¸¸à¸”

â”‚   â”œâ”€â”€ Makefile          # Build automation

â”‚   â”œâ”€â”€ build.sh          # Quick build script### 2. **Memory Controllers**

â”‚   â””â”€â”€ requirements.txt  # Python dependencies- Weight Buffer: à¹€à¸à¹‡à¸š weights à¸ªà¸³à¸«à¸£à¸±à¸š neural network

â”‚- Activation Buffer: à¹€à¸à¹‡à¸š activation values

â”œâ”€â”€ hardware/             # FPGA hardware design- à¸£à¸­à¸‡à¸£à¸±à¸š double buffering à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£à¸—à¸³à¸‡à¸²à¸™à¸­à¸¢à¹ˆà¸²à¸‡à¸•à¹ˆà¸­à¹€à¸™à¸·à¹ˆà¸­à¸‡

â”‚   â”œâ”€â”€ verilog/          # Verilog source files

â”‚   â”‚   â”œâ”€â”€ tpu_top_with_io.v           # Top-level with I/O### 3. **Control Unit**

â”‚   â”‚   â”œâ”€â”€ fp16_approx_systolic_array.v # 8x8 systolic array- State machine à¸„à¸§à¸šà¸„à¸¸à¸¡ data flow

â”‚   â”‚   â”œâ”€â”€ fp16_approx_mac_unit.v      # FP16 MAC unit- à¸ˆà¸±à¸”à¸à¸²à¸£ timing à¸ªà¸³à¸«à¸£à¸±à¸š systolic array

â”‚   â”‚   â”œâ”€â”€ fp16_approximate_multiplier.v # FP16 multiplier- à¸£à¸­à¸‡à¸£à¸±à¸š matrix à¸‚à¸™à¸²à¸”à¸•à¹ˆà¸²à¸‡à¹†

â”‚   â”‚   â”œâ”€â”€ activation_functions.v       # Neural network activations

â”‚   â”‚   â”œâ”€â”€ uart_interface.v            # UART communication## à¹„à¸Ÿà¸¥à¹Œà¹ƒà¸™à¹‚à¸›à¸£à¹€à¸ˆà¸„

â”‚   â”‚   â”œâ”€â”€ io_interfaces.v             # SPI and button interfaces

â”‚   â”‚   â””â”€â”€ ...                         # Other Verilog modules```

â”‚   â”‚TPUverilog/

â”‚   â””â”€â”€ constraints/      # XDC constraint filesâ”œâ”€â”€ mac_unit.v              # Multiply-Accumulate Unit

â”‚       â”œâ”€â”€ basys3_io_constraints.xdc   # Complete I/O pinsâ”œâ”€â”€ systolic_array.v        # 4x4 Systolic Array

â”‚       â””â”€â”€ basys3_constraints.xdc      # Original constraintsâ”œâ”€â”€ memory_controller.v     # Weight & Activation Buffers

â”‚â”œâ”€â”€ tpu_controller.v        # Control Unit with State Machine

â””â”€â”€ docs/                 # Documentationâ”œâ”€â”€ tpu_top.v              # Top-level Module

    â”œâ”€â”€ README.md                     # This file (main overview)â”œâ”€â”€ tpu_testbench.v        # Testbench for Simulation

    â”œâ”€â”€ DRIVERS_README.md             # Driver documentationâ”œâ”€â”€ basys3_constraints.xdc # Constraints à¸ªà¸³à¸«à¸£à¸±à¸š Basys3

    â”œâ”€â”€ DRIVER_GUIDE.md               # Detailed driver guideâ””â”€â”€ README.md              # à¹€à¸­à¸à¸ªà¸²à¸£à¸™à¸µà¹‰

    â”œâ”€â”€ DRIVER_SUMMARY.md             # Quick driver reference```

    â”œâ”€â”€ IO_INTERFACE_GUIDE.md         # I/O interfaces guide

    â”œâ”€â”€ FP16_APPROXIMATE.md           # Approximate computing details## à¸„à¸¸à¸“à¸ªà¸¡à¸šà¸±à¸•à¸´à¹€à¸”à¹ˆà¸™ (Features)

    â”œâ”€â”€ ACTIVATION_FUNCTIONS.md       # Activation functions doc

    â”œâ”€â”€ COMPARISON.md                 # INT8 vs FP16 comparison### à¸”à¹‰à¸²à¸™à¸›à¸£à¸°à¸ªà¸´à¸—à¸˜à¸´à¸ à¸²à¸:

    â”œâ”€â”€ TEST_RESULTS.md               # Test results1. **Pipelining**: à¸—à¸¸à¸ MAC unit à¸—à¸³à¸‡à¸²à¸™à¹à¸šà¸š pipeline à¹€à¸à¸·à¹ˆà¸­ maximize throughput

    â””â”€â”€ DRIVER_FILES.txt              # Driver files summary2. **Parallel Processing**: à¸„à¸³à¸™à¸§à¸“à¸«à¸¥à¸²à¸¢ operations à¸à¸£à¹‰à¸­à¸¡à¸à¸±à¸™à¹ƒà¸™ systolic array

```3. **Optimized Data Flow**: à¸¥à¸” memory access à¹‚à¸”à¸¢à¹ƒà¸Šà¹‰ systolic architecture

4. **Clock Frequency**: à¸­à¸­à¸à¹à¸šà¸šà¹ƒà¸«à¹‰à¸—à¸³à¸‡à¸²à¸™à¸—à¸µà¹ˆ 100 MHz à¸šà¸™ Basys3

## âœ¨ Features

### à¸”à¹‰à¸²à¸™à¸à¸²à¸£à¸­à¸­à¸à¹à¸šà¸š:

### Hardware (FPGA)1. **Modular Design**: à¹à¸¢à¸ modules à¸Šà¸±à¸”à¹€à¸ˆà¸™ à¸‡à¹ˆà¸²à¸¢à¸•à¹ˆà¸­à¸à¸²à¸£ debug à¹à¸¥à¸°à¸‚à¸¢à¸²à¸¢

- ğŸ”¢ **8Ã—8 Systolic Array** - 64 MAC units2. **Parameterized**: à¸›à¸£à¸±à¸šà¸‚à¸™à¸²à¸” array à¹à¸¥à¸° data width à¹„à¸”à¹‰à¸‡à¹ˆà¸²à¸¢

- ğŸ§® **FP16 Approximate Computing** - 60% area savings3. **Resource Efficient**: à¹ƒà¸Šà¹‰ resource à¸šà¸™ FPGA à¸­à¸¢à¹ˆà¸²à¸‡à¸¡à¸µà¸›à¸£à¸°à¸ªà¸´à¸—à¸˜à¸´à¸ à¸²à¸

- âš¡ **6.4 GFLOPS** @ 100 MHz

- ğŸ¯ **7 Activation Functions** - ReLU, Sigmoid, Tanh, etc.## Pin Mapping (Basys3)

- ğŸ”Œ **Multiple I/O Interfaces** - UART, SPI, Button/Switch

- ğŸ“Š **IEEE 754 FP16** format support### Inputs:

- **Clock**: W5 (100 MHz)

### Software (Drivers)- **Reset**: U18 (BTNC - Center Button, Active Low)

- ğŸ **Python Driver** - Easy to use, NumPy integration- **Start**: T18 (BTNU - Up Button)

- âš¡ **C Driver** - High performance, no dependencies- **Load Buttons**: 

- ğŸš€ **C++ Driver** - Modern C++17, type-safe  - Load Weight: W19 (BTNL)

- ğŸ”§ **Auto Build** - Makefile + bash script  - Load Activation: T17 (BTNR)

- ğŸ“š **Complete Documentation** - User guides in Thai & English- **Matrix Size**: SW[7:0] (Switches)

- **Load Address**: SW[15:8] (Switches)

## ğŸš€ Quick Start- **Load Data**: PMOD JA[7:0]



### 1. Hardware Setup (FPGA)### Outputs:

- **LEDs[15:0]**: Status à¹à¸¥à¸° Debug information

```bash  - LED[0]: Busy signal

cd hardware/verilog  - LED[1]: Done signal

  - LED[2]: Array Enable

# Option 1: Simulation with Icarus Verilog  - LED[3]: Accumulator Clear

iverilog -g2012 -o sim fp16_approx_systolic_array.v fp16_approx_mac_unit.v fp16_approximate_multiplier.v fp16_approx_tpu_testbench.v  - LED[15:8]: Cycle Counter

vvp sim  - LED[7:4]: Matrix Size

- **Result Outputs**: PMOD JB (à¸ªà¸³à¸«à¸£à¸±à¸š demo)

# Option 2: Synthesis with Vivado

# Open Vivado â†’ Create Project â†’ Add all .v files from verilog/## à¸§à¸´à¸˜à¸µà¹ƒà¸Šà¹‰à¸‡à¸²à¸™

# Add constraints from hardware/constraints/basys3_io_constraints.xdc

# Run Synthesis â†’ Implementation â†’ Generate Bitstream### 1. Simulation (iverilog):

``````bash

# Compile

### 2. Driver Setup (Software)iverilog -o tpu_sim tpu_top.v systolic_array.v mac_unit.v memory_controller.v tpu_controller.v tpu_testbench.v



```bash# Run simulation

cd driversvvp tpu_sim



# Build all drivers# View waveform

./build.sh allgtkwave tpu_tb.vcd

```

# Or use Makefile

make### 2. Synthesis (Vivado):

1. à¸ªà¸£à¹‰à¸²à¸‡ Project à¹ƒà¸«à¸¡à¹ˆà¹ƒà¸™ Vivado

# Install Python dependencies2. à¹€à¸¥à¸·à¸­à¸ Basys3 board (xc7a35tcpg236-1)

pip install -r requirements.txt3. à¹€à¸à¸´à¹ˆà¸¡à¹„à¸Ÿà¸¥à¹Œ source à¸—à¸±à¹‰à¸‡à¸«à¸¡à¸”:

```   - `mac_unit.v`

   - `systolic_array.v`

### 3. Run Demo   - `memory_controller.v`

   - `tpu_controller.v`

```bash   - `tpu_top.v`

# Python4. à¹€à¸à¸´à¹ˆà¸¡ constraints file: `basys3_constraints.xdc`

python3 tpu_driver.py5. Run Synthesis â†’ Implementation â†’ Generate Bitstream

6. Program FPGA

# C

./tpu_driver /dev/ttyUSB0### 3. à¸à¸²à¸£à¸—à¸”à¸ªà¸­à¸šà¸šà¸™à¸šà¸­à¸£à¹Œà¸”:

1. à¸à¸” BTNC (Reset) à¹€à¸à¸·à¹ˆà¸­ reset system

# C++2. à¸•à¸±à¹‰à¸‡à¸„à¹ˆà¸² matrix size à¸”à¹‰à¸§à¸¢ switches SW[7:0]

./tpu_driver_cpp /dev/ttyUSB03. Load weights à¹à¸¥à¸° activations à¸œà¹ˆà¸²à¸™ PMOD

```4. à¸à¸” BTNU (Start) à¹€à¸à¸·à¹ˆà¸­à¹€à¸£à¸´à¹ˆà¸¡à¸„à¸³à¸™à¸§à¸“

5. à¸”à¸¹ status à¸ˆà¸²à¸ LEDs:

## ğŸ“– Documentation   - LED[0] = 1: à¸à¸³à¸¥à¸±à¸‡à¸„à¸³à¸™à¸§à¸“

   - LED[1] = 1: à¸„à¸³à¸™à¸§à¸“à¹€à¸ªà¸£à¹‡à¸ˆà¹à¸¥à¹‰à¸§

Comprehensive documentation in `docs/` directory:

## à¸•à¸±à¸§à¸­à¸¢à¹ˆà¸²à¸‡à¸à¸²à¸£à¸„à¸³à¸™à¸§à¸“

| Document | Description |

|----------|-------------|### Matrix Multiplication 2x2:

| **[DRIVERS_README.md](docs/DRIVERS_README.md)** | Complete driver overview |```

| **[DRIVER_GUIDE.md](docs/DRIVER_GUIDE.md)** | Detailed usage guide |Matrix A = [1 2]    Matrix B = [5 6]

| **[IO_INTERFACE_GUIDE.md](docs/IO_INTERFACE_GUIDE.md)** | I/O interfaces (UART/SPI/Buttons) |           [3 4]               [7 8]

| **[FP16_APPROXIMATE.md](docs/FP16_APPROXIMATE.md)** | Approximate computing details |

| **[ACTIVATION_FUNCTIONS.md](docs/ACTIVATION_FUNCTIONS.md)** | Neural network activations |Result C = A Ã— B = [19 22]

| **[COMPARISON.md](docs/COMPARISON.md)** | Performance comparison |                   [43 50]

| **[TEST_RESULTS.md](docs/TEST_RESULTS.md)** | Test results and validation |```



## ğŸ”§ Hardware SpecificationsTestbench à¸¡à¸µ test cases à¸ªà¸³à¸«à¸£à¸±à¸šà¸—à¸”à¸ªà¸­à¸šà¸à¸²à¸£à¸„à¸³à¸™à¸§à¸“à¸à¸·à¹‰à¸™à¸à¸²à¸™



| Specification | Value |## Performance Analysis

|--------------|-------|

| **Architecture** | Systolic Array |### Theoretical Performance:

| **Array Size** | 8Ã—8 (64 MAC units) |- **Operations per cycle**: 16 MACs (4x4 array)

| **Clock Speed** | 100 MHz |- **Clock frequency**: 100 MHz

| **Peak Performance** | 6.4 GFLOPS |- **Peak performance**: 1.6 GOPS (Giga Operations Per Second)

| **Data Format** | FP16 (IEEE 754) |- **Latency**: ~(N + 4) cycles à¸ªà¸³à¸«à¸£à¸±à¸š NÃ—N matrix

| **Approximate Computing** | 60% area savings |

| **FPGA Target** | Basys3 (Artix-7 xc7a35tcpg236-1) |### Resource Utilization (à¸›à¸£à¸°à¸¡à¸²à¸“à¸à¸²à¸£):

| **Resource Usage** | ~2,100 LUTs, ~1,400 FFs |- **Slices**: ~500-800 (à¸‚à¸¶à¹‰à¸™à¸à¸±à¸š optimization)

- **LUTs**: ~2000-3000

## ğŸ”Œ I/O Interfaces- **FFs**: ~1500-2500

- **DSP48E1**: 0 (à¹ƒà¸Šà¹‰ LUT-based multiplication)

### 1. UART (115200 baud)- **BRAM**: 0-4 (à¸–à¹‰à¸²à¹ƒà¸Šà¹‰ larger buffers)

- USB connection to PC

- Commands: Write (W/A), Start (S), Read (R), Status (?)## à¸à¸²à¸£à¸›à¸£à¸±à¸šà¸›à¸£à¸¸à¸‡à¹€à¸à¸´à¹ˆà¸¡à¹€à¸•à¸´à¸¡ (Future Enhancements)

- Memory map: 0x00-0x7F (weights), 0x80-0xFF (activations), 0xC0-0xFF (results)

1. **à¹€à¸à¸´à¹ˆà¸¡à¸‚à¸™à¸²à¸” Array**: à¸‚à¸¢à¸²à¸¢à¹€à¸›à¹‡à¸™ 8x8 à¸«à¸£à¸·à¸­ 16x16

### 2. SPI (up to 25 MHz)2. **Fixed-Point Arithmetic**: à¹ƒà¸Šà¹‰ fixed-point à¹à¸—à¸™ integer

- PMOD connector (JA)3. **BRAM Integration**: à¹ƒà¸Šà¹‰ Block RAM à¸ªà¸³à¸«à¸£à¸±à¸š larger buffers

- 200Ã— faster than UART4. **UART Interface**: à¹€à¸à¸´à¹ˆà¸¡ UART à¸ªà¸³à¸«à¸£à¸±à¸š data transfer

- Commands: 0x01 (write), 0x02 (read), 0x03 (start), 0x04 (status)5. **Activation Functions**: à¹€à¸à¸´à¹ˆà¸¡ ReLU, Sigmoid

6. **Multi-Layer Support**: à¸£à¸­à¸‡à¸£à¸±à¸šà¸«à¸¥à¸²à¸¢ layers

### 3. Button/Switch (Standalone)

- 5 buttons + 16 switches## à¸‚à¹‰à¸­à¸„à¸§à¸£à¸£à¸°à¸§à¸±à¸‡

- 16 LEDs + 4-digit 7-segment display

- No PC required1. **Timing**: à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸š timing report à¸«à¸¥à¸±à¸‡ implementation

2. **Reset**: à¹ƒà¸Šà¹‰ asynchronous reset, active low

**Select interface with SW[15:14]:**3. **Clock Domain**: à¸—à¸¸à¸ modules à¹ƒà¸Šà¹‰ clock domain à¹€à¸”à¸µà¸¢à¸§à¸à¸±à¸™

- `00` = Button/Switch mode4. **Data Loading**: à¹ƒà¸™ production à¸„à¸§à¸£à¹ƒà¸Šà¹‰ UART à¸«à¸£à¸·à¸­ AXI interface

- `01` = UART mode

- `10` = SPI mode## References



## ğŸ’» Driver API Examples- Basys3 Reference Manual

- Xilinx Vivado Design Suite

### Python- Systolic Array Architecture Papers

```python- Google TPU Architecture

from tpu_driver import TPUDriver

import numpy as np## License

MIT License - Free to use and modify

with TPUDriver('/dev/ttyUSB0') as tpu:

    weights = np.random.randn(8, 8).astype(np.float32) * 0.1## Author

    activations = np.random.randn(8, 8).astype(np.float32) * 0.1Created for TPU Verilog Project on Basys3

    results = tpu.matrix_multiply(weights, activations)

    print(results)---

```à¸ªà¸£à¹‰à¸²à¸‡à¹‚à¸”à¸¢ GitHub Copilot à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£à¹€à¸£à¸µà¸¢à¸™à¸£à¸¹à¹‰à¹à¸¥à¸°à¸à¸±à¸’à¸™à¸² TPU à¸šà¸™ FPGA


### C
```c
TPUDriver* tpu = tpu_init("/dev/ttyUSB0");
float weights[8][8], activations[8][8], results[8][8];
// ... initialize matrices
tpu_write_weights(tpu, weights);
tpu_write_activations(tpu, activations);
tpu_start(tpu);
tpu_wait_until_done(tpu, 10000);
tpu_read_results(tpu, results);
tpu_close(tpu);
```

### C++
```cpp
TPUDriver tpu("/dev/ttyUSB0");
TPUDriver::Matrix weights, activations;
// ... initialize matrices
auto results = tpu.matrixMultiply(weights, activations);
```

## ğŸ¯ Use Cases

- ğŸ§  **Neural Network Inference** - Run small NN layers on FPGA
- ğŸ“Š **Matrix Operations** - Hardware-accelerated computation
- ğŸ“ **Education** - Learn FPGA design and ML hardware
- ğŸ”¬ **Research** - Approximate computing experiments
- âš¡ **Edge Computing** - Low-power AI acceleration

## ğŸ“Š Performance

| Metric | Value |
|--------|-------|
| **Throughput** | 6.4 GFLOPS |
| **Latency** | ~64 cycles (640 ns @ 100 MHz) |
| **Power** | ~0.5W (estimate) |
| **Area** | 60% smaller than exact FP16 |
| **Accuracy** | <5% typical error (approximate) |

### Communication Speed (UART @ 115200)
- Write weights: ~11 ms
- Write activations: ~11 ms
- Compute: <1 ms
- Read results: ~11 ms
- **Total: ~34 ms per inference**

ğŸ’¡ **Tip**: Use SPI interface for 200Ã— faster I/O!

## ğŸ› ï¸ Development Tools

### Required
- **Vivado** (2020.1 or later) - FPGA synthesis
- **Icarus Verilog** - Simulation (optional)
- **Python 3.7+** - Driver development
- **GCC/G++** - C/C++ compilation

### Optional
- **GTKWave** - Waveform viewer
- **VS Code** - Code editor
- **Serial Terminal** - Testing UART

## ğŸ” Testing

### Simulation Tests
```bash
cd hardware/verilog

# Test systolic array
iverilog -g2012 -o sim fp16_approx_tpu_testbench.v fp16_approx_systolic_array.v fp16_approx_mac_unit.v fp16_approximate_multiplier.v
vvp sim

# Test activation functions
iverilog -g2012 -o act_sim activation_functions.v activation_test.v
vvp act_sim
```

### Driver Tests
```bash
cd drivers

# Test compilation
make clean
make

# Run demos (requires connected Basys3)
python3 tpu_driver.py
./tpu_driver /dev/ttyUSB0
./tpu_driver_cpp /dev/ttyUSB0
```

## ğŸ› Troubleshooting

### Hardware Issues
- **Synthesis errors**: Check Vivado version compatibility
- **Timing violations**: Reduce clock speed or optimize
- **Resource overflow**: Enable approximate computing features

### Driver Issues
- **Cannot find port**: Check USB connection and device permissions
- **No response**: Verify bitstream loaded and SW[15:14] = 01
- **Compilation errors**: Install required compilers (gcc/g++)

See [DRIVER_GUIDE.md](docs/DRIVER_GUIDE.md) for detailed troubleshooting.

## ğŸ“ˆ Roadmap

- [x] INT8 TPU implementation
- [x] FP16 approximate computing
- [x] Activation functions
- [x] UART interface
- [x] SPI interface
- [x] Button/Switch interface
- [x] Python/C/C++ drivers
- [ ] DMA support
- [ ] Multi-layer pipeline
- [ ] Quantization tools
- [ ] Python package (pip installable)
- [ ] GUI control application

## ğŸ¤ Contributing

This is an educational project for learning FPGA design and ML hardware acceleration.

## ğŸ“ License

Educational project for Basys3 FPGA development.

## ğŸ™ Acknowledgments

- **Basys3 Board** - Digilent
- **Artix-7 FPGA** - Xilinx/AMD
- **Systolic Array Architecture** - Google TPU inspiration
- **IEEE 754** - FP16 standard

## ğŸ“ Support

For detailed information, see documentation in `docs/` directory:
- Hardware details: `docs/FP16_APPROXIMATE.md`
- Driver usage: `docs/DRIVER_GUIDE.md`
- I/O interfaces: `docs/IO_INTERFACE_GUIDE.md`

---

**Made with â¤ï¸ for FPGA and ML enthusiasts**

*Last Updated: November 15, 2025*
