Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  6 21:43:23 2019
| Host         : DESKTOP-I4SG0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file CNN_top_module_wrapper_timing_summary_postroute_physopted.rpt -pb CNN_top_module_wrapper_timing_summary_postroute_physopted.pb -rpx CNN_top_module_wrapper_timing_summary_postroute_physopted.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.307        0.000                      0                17963        0.023        0.000                      0                17963        5.895        0.000                       0                  5661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.875}      13.750          72.727          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.307        0.000                      0                17963        0.023        0.000                      0                17963        5.895        0.000                       0                  5661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/outq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.093ns  (logic 3.577ns (27.321%)  route 9.516ns (72.679%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 19.610 - 13.750 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.653     6.533    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X13Y78         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456     6.989 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_0_reg[7]/Q
                         net (fo=5, routed)           2.114     9.103    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_0[7]
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.227 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_140/O
                         net (fo=1, routed)           0.000     9.227    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_140_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.603 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.603    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_110_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_83/CO[3]
                         net (fo=1, routed)           0.000     9.720    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_83_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.837    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_56_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_29_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_16/CO[1]
                         net (fo=36, routed)          0.724    10.835    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_02
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.324    11.159 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[19]_i_3/O
                         net (fo=3, routed)           1.157    12.316    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[19]_i_3_n_0
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.356    12.672 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[19]_i_15/O
                         net (fo=3, routed)           0.677    13.349    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[19]_i_15_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.326    13.675 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_68/O
                         net (fo=1, routed)           0.544    14.219    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_68_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.726 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.726    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.840    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.997 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.060    16.057    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X15Y37         LUT5 (Prop_lut5_I3_O)        0.329    16.386 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[10]_i_1/O
                         net (fo=64, routed)          3.239    19.625    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/outTemp[6]
    SLICE_X41Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/outq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.579    19.610    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/processedClock
    SLICE_X41Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/outq_reg[10]/C
                         clock pessimism              0.600    20.209    
                         clock uncertainty           -0.210    20.000    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.067    19.933    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult36/outq_reg[10]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -19.625    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/outq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.900ns  (logic 3.732ns (28.930%)  route 9.168ns (71.070%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 19.534 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          0.928    16.019    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.329    16.348 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[4]_i_1/O
                         net (fo=64, routed)          3.178    19.526    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/outTemp[0]
    SLICE_X17Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/outq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.503    19.534    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/processedClock
    SLICE_X17Y6          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/outq_reg[4]/C
                         clock pessimism              0.614    20.147    
                         clock uncertainty           -0.210    19.938    
    SLICE_X17Y6          FDRE (Setup_fdre_C_D)       -0.061    19.877    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult54/outq_reg[4]
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -19.526    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/outq_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 3.732ns (29.041%)  route 9.119ns (70.959%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 19.505 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.160    16.252    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.329    16.581 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[34]_i_1/O
                         net (fo=64, routed)          2.896    19.477    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/outTemp[30]
    SLICE_X18Y78         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/outq_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.475    19.505    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/processedClock
    SLICE_X18Y78         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/outq_reg[34]/C
                         clock pessimism              0.600    20.105    
                         clock uncertainty           -0.210    19.895    
    SLICE_X18Y78         FDRE (Setup_fdre_C_D)       -0.067    19.828    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult4/outq_reg[34]
  -------------------------------------------------------------------
                         required time                         19.828    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.886ns  (logic 3.732ns (28.961%)  route 9.154ns (71.039%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 19.560 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.160    16.252    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.329    16.581 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[34]_i_1/O
                         net (fo=64, routed)          2.931    19.512    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outTemp[30]
    SLICE_X3Y82          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.530    19.560    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/processedClock
    SLICE_X3Y82          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[34]/C
                         clock pessimism              0.600    20.160    
                         clock uncertainty           -0.210    19.950    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)       -0.067    19.883    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[34]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/outq_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.837ns  (logic 3.732ns (29.073%)  route 9.105ns (70.927%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 19.508 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.160    16.252    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.329    16.581 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[34]_i_1/O
                         net (fo=64, routed)          2.882    19.463    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/outTemp[30]
    SLICE_X27Y82         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/outq_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.478    19.508    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/processedClock
    SLICE_X27Y82         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/outq_reg[34]/C
                         clock pessimism              0.600    20.108    
                         clock uncertainty           -0.210    19.898    
    SLICE_X27Y82         FDRE (Setup_fdre_C_D)       -0.058    19.840    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult21/outq_reg[34]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                         -19.463    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/outq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.865ns  (logic 3.732ns (29.008%)  route 9.133ns (70.992%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 19.534 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          0.928    16.019    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.329    16.348 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[4]_i_1/O
                         net (fo=64, routed)          3.143    19.491    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/outTemp[0]
    SLICE_X18Y3          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/outq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.503    19.534    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/processedClock
    SLICE_X18Y3          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/outq_reg[4]/C
                         clock pessimism              0.614    20.147    
                         clock uncertainty           -0.210    19.938    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.061    19.877    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult14/outq_reg[4]
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/outq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.841ns  (logic 3.732ns (29.062%)  route 9.109ns (70.938%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 19.534 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.011    16.103    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.329    16.432 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[17]_i_1/O
                         net (fo=64, routed)          3.035    19.467    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/outTemp[13]
    SLICE_X19Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/outq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.503    19.534    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/processedClock
    SLICE_X19Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/outq_reg[17]/C
                         clock pessimism              0.614    20.147    
                         clock uncertainty           -0.210    19.938    
    SLICE_X19Y5          FDRE (Setup_fdre_C_D)       -0.081    19.857    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult2/outq_reg[17]
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/outq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.859ns  (logic 3.732ns (29.023%)  route 9.127ns (70.977%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 19.534 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          0.928    16.019    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.329    16.348 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[4]_i_1/O
                         net (fo=64, routed)          3.136    19.485    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/outTemp[0]
    SLICE_X19Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/outq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.503    19.534    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/processedClock
    SLICE_X19Y4          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/outq_reg[4]/C
                         clock pessimism              0.614    20.147    
                         clock uncertainty           -0.210    19.938    
    SLICE_X19Y4          FDRE (Setup_fdre_C_D)       -0.061    19.877    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult30/outq_reg[4]
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -19.485    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/outq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 3.732ns (29.096%)  route 9.094ns (70.903%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 19.529 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          0.946    16.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X14Y37         LUT5 (Prop_lut5_I3_O)        0.329    16.367 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[15]_i_1/O
                         net (fo=64, routed)          3.086    19.452    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/outTemp[11]
    SLICE_X21Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/outq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.498    19.529    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/processedClock
    SLICE_X21Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/outq_reg[15]/C
                         clock pessimism              0.614    20.142    
                         clock uncertainty           -0.210    19.933    
    SLICE_X21Y12         FDRE (Setup_fdre_C_D)       -0.081    19.852    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult8/outq_reg[15]
  -------------------------------------------------------------------
                         required time                         19.852    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_fpga_0 rise@13.750ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 3.732ns (29.041%)  route 9.119ns (70.959%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 19.541 - 13.750 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.413ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.342     3.650    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.149     3.799 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.772     4.571    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.880 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.746     6.626    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X43Y31         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     7.082 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2_reg[10]/Q
                         net (fo=5, routed)           1.985     9.067    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w4_2[10]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134/O
                         net (fo=1, routed)           0.000     9.191    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_134_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101/CO[3]
                         net (fo=1, routed)           0.000     9.741    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_101_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.855    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_74_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.969    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_43_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_22/CO[1]
                         net (fo=36, routed)          0.749    10.875    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_12
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.325    11.200 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4/O
                         net (fo=2, routed)           0.799    11.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_4_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.353    12.352 f  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[7]_i_23/O
                         net (fo=3, routed)           0.748    13.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w5_1[7]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.425 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119/O
                         net (fo=1, routed)           0.783    14.208    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[35]_i_119_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.593 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_92_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.707    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_65_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.821    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_34_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.935    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_17_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq_reg[35]_i_7/CO[1]
                         net (fo=32, routed)          1.011    16.103    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w6_02
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.329    16.432 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/outq[17]_i_1/O
                         net (fo=64, routed)          3.045    19.477    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outTemp[13]
    SLICE_X13Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.750    13.750 r  
    PS7_X0Y0             PS7                          0.000    13.750 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    14.851    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    14.942 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        2.036    16.978    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.120    17.098 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__23/O
                         net (fo=1, routed)           0.673    17.771    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    18.030 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=2832, routed)        1.510    19.541    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/processedClock
    SLICE_X13Y5          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[17]/C
                         clock pessimism              0.614    20.154    
                         clock uncertainty           -0.210    19.945    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)       -0.067    19.878    CNN_top_module_i/axi_cnn_0/inst/coreInstance/outMult50/outq_reg[17]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.213ns (53.149%)  route 0.188ns (46.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.188     1.276    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.049     1.325 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[39]_i_1/O
                         net (fo=1, routed)           0.000     1.325    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[39]
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.854     1.224    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.226     1.291    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.336    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.854     1.224    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.545%)  route 0.253ns (57.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.253     1.318    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.364 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.364    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.854     1.224    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.530%)  route 0.254ns (54.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.583     0.924    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y43          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/Q
                         net (fo=93, routed)          0.254     1.341    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.048     1.389 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.389    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1_n_0
    SLICE_X0Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.131     1.323    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.176%)  route 0.254ns (54.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.583     0.924    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y43          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/Q
                         net (fo=93, routed)          0.254     1.341    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.386 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.386    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1_n_0
    SLICE_X0Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.120     1.312    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.560%)  route 0.251ns (57.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 f  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=5, routed)           0.251     1.319    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_ready_i_i_2/O
                         net (fo=1, routed)           0.000     1.364    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i0
    SLICE_X3Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.853     1.223    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.092     1.286    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.092%)  route 0.250ns (63.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.250     1.315    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.211     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.723%)  route 0.221ns (63.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.221     1.273    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2829, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.875 }
Period(ns):         13.750
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         13.750      11.595     BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/I
Min Period        n/a     BUFG/I       n/a            2.155         13.750      11.595     BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X1Y18     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X0Y16     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X0Y23     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X1Y34     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X1Y28     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X0Y19     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X1Y38     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.750      11.596     DSP48_X1Y14     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X4Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X6Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X4Y28     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X4Y28     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y48     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y48     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X4Y28     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y48     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y48     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.875       5.895      SLICE_X0Y24     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



