Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/computador/Desktop/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 73a7a3c9cbda44de9ae17cc0547b9bdc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd2' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd3' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd4' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd5' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd6' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd7' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v:84]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/top.v" Line 1. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/riscvsingle.v" Line 1. Module riscvsingle has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/maindec.v" Line 1. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux8.v" Line 1. Module mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux4.v" Line 1. Module mux4(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/regfile.v" Line 1. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux2.v" Line 1. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux5.v" Line 1. Module mux5(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux3.v" Line 1. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/mux3.v" Line 1. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/hazardunit.v" Line 23. Module hazardunit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregD.v" Line 23. Module pipelineregD has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregE.v" Line 23. Module pipelineregE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregM.v" Line 23. Module pipelineregM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregW.v" Line 23. Module pipelineregW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/esrg-v-verilog/imem/src/imem.v" Line 1. Module imem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux5(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.pipelineregD
Compiling module xil_defaultlib.pipelineregE
Compiling module xil_defaultlib.pipelineregM
Compiling module xil_defaultlib.pipelineregW
Compiling module xil_defaultlib.riscvsingle
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.devices
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
