[{"flatMessage":"')' expected.","formatted":"\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m9\u001b[0m:\u001b[93m7\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1005: \u001b[0m')' expected.\n\n\u001b[7m9\u001b[0m       {/* <div>\n\u001b[7m \u001b[0m \u001b[91m      ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m13\u001b[0m:\u001b[93m3\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m13\u001b[0m   )\n\u001b[7m  \u001b[0m \u001b[91m  ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m14\u001b[0m:\u001b[93m1\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m14\u001b[0m }\n\u001b[7m  \u001b[0m \u001b[91m~\u001b[0m\n","category":1,"code":1005,"type":"syntax","fileLine":"/home/huytu20/Documents/LMS/preview-part/src/Progress.tsx(9,7)"},{"flatMessage":"Declaration or statement expected.","formatted":"\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m9\u001b[0m:\u001b[93m7\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1005: \u001b[0m')' expected.\n\n\u001b[7m9\u001b[0m       {/* <div>\n\u001b[7m \u001b[0m \u001b[91m      ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m13\u001b[0m:\u001b[93m3\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m13\u001b[0m   )\n\u001b[7m  \u001b[0m \u001b[91m  ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m14\u001b[0m:\u001b[93m1\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m14\u001b[0m }\n\u001b[7m  \u001b[0m \u001b[91m~\u001b[0m\n","category":1,"code":1128,"type":"syntax","fileLine":"/home/huytu20/Documents/LMS/preview-part/src/Progress.tsx(13,3)"},{"flatMessage":"Declaration or statement expected.","formatted":"\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m9\u001b[0m:\u001b[93m7\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1005: \u001b[0m')' expected.\n\n\u001b[7m9\u001b[0m       {/* <div>\n\u001b[7m \u001b[0m \u001b[91m      ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m13\u001b[0m:\u001b[93m3\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m13\u001b[0m   )\n\u001b[7m  \u001b[0m \u001b[91m  ~\u001b[0m\n\u001b[96msrc/Progress.tsx\u001b[0m:\u001b[93m14\u001b[0m:\u001b[93m1\u001b[0m - \u001b[91merror\u001b[0m\u001b[90m TS1128: \u001b[0mDeclaration or statement expected.\n\n\u001b[7m14\u001b[0m }\n\u001b[7m  \u001b[0m \u001b[91m~\u001b[0m\n","category":1,"code":1128,"type":"syntax","fileLine":"/home/huytu20/Documents/LMS/preview-part/src/Progress.tsx(14,1)"}]
