--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X64Y36.C    SLICE_X64Y36.C1  !
 ! apath/InstrCounter_addsub0000<0>  LICE_X80Y27.AMUX  SLICE_X80Y27.A5  !
 ! apath/InstrCounter_addsub0000<1>  LICE_X80Y27.BMUX  SLICE_X80Y27.B5  !
 ! apath/InstrCounter_addsub0000<2>  LICE_X80Y27.CMUX  SLICE_X80Y27.C5  !
 ! apath/InstrCounter_addsub0000<3>  LICE_X80Y27.DMUX  SLICE_X80Y27.D5  !
 ! apath/InstrCounter_addsub0000<4>  LICE_X80Y28.AMUX  SLICE_X80Y28.A5  !
 ! apath/InstrCounter_addsub0000<5>  LICE_X80Y28.BMUX  SLICE_X80Y28.B5  !
 ! apath/InstrCounter_addsub0000<6>  LICE_X80Y28.CMUX  SLICE_X80Y28.C1  !
 ! apath/InstrCounter_addsub0000<7>  LICE_X80Y28.DMUX  SLICE_X80Y28.D5  !
 ! apath/InstrCounter_addsub0000<8>  LICE_X80Y29.AMUX  SLICE_X80Y29.A5  !
 ! apath/InstrCounter_addsub0000<9>  LICE_X80Y29.BMUX  SLICE_X80Y29.B1  !
 ! path/InstrCounter_addsub0000<10>  LICE_X80Y29.CMUX  SLICE_X80Y29.C5  !
 ! path/InstrCounter_addsub0000<11>  LICE_X80Y29.DMUX  SLICE_X80Y29.D5  !
 ! path/InstrCounter_addsub0000<12>  LICE_X80Y30.AMUX  SLICE_X80Y30.A5  !
 ! path/InstrCounter_addsub0000<13>  LICE_X80Y30.BMUX  SLICE_X80Y30.B5  !
 ! path/InstrCounter_addsub0000<14>  LICE_X80Y30.CMUX  SLICE_X80Y30.C1  !
 ! path/InstrCounter_addsub0000<15>  LICE_X80Y30.DMUX  SLICE_X80Y30.D5  !
 ! path/InstrCounter_addsub0000<16>  LICE_X80Y31.AMUX  SLICE_X80Y31.A5  !
 ! path/InstrCounter_addsub0000<17>  LICE_X80Y31.BMUX  SLICE_X80Y31.B1  !
 ! path/InstrCounter_addsub0000<18>  LICE_X80Y31.CMUX  SLICE_X80Y31.C1  !
 ! path/InstrCounter_addsub0000<19>  LICE_X80Y31.DMUX  SLICE_X80Y31.D5  !
 ! path/InstrCounter_addsub0000<20>  LICE_X80Y32.AMUX  SLICE_X80Y32.A5  !
 ! path/InstrCounter_addsub0000<21>  LICE_X80Y32.BMUX  SLICE_X80Y32.B5  !
 ! path/InstrCounter_addsub0000<22>  LICE_X80Y32.CMUX  SLICE_X80Y32.C1  !
 ! path/InstrCounter_addsub0000<23>  LICE_X80Y32.DMUX  SLICE_X80Y32.D3  !
 ! path/InstrCounter_addsub0000<24>  LICE_X80Y33.AMUX  SLICE_X80Y33.A5  !
 ! path/InstrCounter_addsub0000<25>  LICE_X80Y33.BMUX  SLICE_X80Y33.B5  !
 ! path/InstrCounter_addsub0000<26>  LICE_X80Y33.CMUX  SLICE_X80Y33.C5  !
 ! path/InstrCounter_addsub0000<27>  LICE_X80Y33.DMUX  SLICE_X80Y33.D5  !
 ! path/InstrCounter_addsub0000<28>  LICE_X80Y34.AMUX  SLICE_X80Y34.A3  !
 ! path/InstrCounter_addsub0000<29>  LICE_X80Y34.BMUX  SLICE_X80Y34.B1  !
 ! path/InstrCounter_addsub0000<30>  LICE_X80Y34.CMUX  SLICE_X80Y34.C5  !
 ! path/InstrCounter_addsub0000<31>  LICE_X80Y34.DMUX  SLICE_X80Y34.D2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.894ns.
--------------------------------------------------------------------------------
Slack:                  -0.294ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.894ns delay exceeds   0.600ns timing constraint by 0.294ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.894  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.993  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.835  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.055ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      3.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.894   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (2.161ns logic, 0.894ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (2.161ns logic, 0.371ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (2.276ns logic, 0.342ns route)
                                                       (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.823   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (2.276ns logic, 0.823ns route)
                                                       (73.4% logic, 26.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.094ns.
 Maximum delay is   2.071ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        1.014   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (1.098ns logic, 1.014ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        1.014   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.074ns logic, 1.014ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (1.098ns logic, 0.976ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (1.074ns logic, 0.976ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (1.098ns logic, 0.976ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (1.074ns logic, 0.976ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.970   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (1.098ns logic, 0.970ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.044ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.970   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (1.074ns logic, 0.970ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y114.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y114.CE1    net (fanout=8)        0.965   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y114.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (1.098ns logic, 0.965ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y114.CE1    net (fanout=8)        0.965   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y114.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.074ns logic, 0.965ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.098ns logic, 0.975ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.074ns logic, 0.975ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.098ns logic, 0.975ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.074ns logic, 0.975ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.958   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (1.098ns logic, 0.958ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.958   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.074ns logic, 0.958ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.958   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (1.098ns logic, 0.958ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.958   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.074ns logic, 0.958ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.022ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.924   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.098ns logic, 0.924ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.924   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (1.074ns logic, 0.924ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.206   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.737ns logic, 0.206ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.206   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.763ns logic, 0.206ns route)
                                                       (78.7% logic, 21.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.737ns logic, 0.350ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.763ns logic, 0.350ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.319   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.737ns logic, 0.319ns route)
                                                       (69.8% logic, 30.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.319   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.763ns logic, 0.319ns route)
                                                       (70.5% logic, 29.5% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.737ns logic, 0.345ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.763ns logic, 0.345ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7457052760744 paths analyzed, 7881 endpoints analyzed, 1301 failing endpoints
 1301 timing errors detected. (1301 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  78.652ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X73Y47.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.708ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y47.DX      net (fanout=31)       0.589   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     38.708ns (19.081ns logic, 19.627ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.944ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y47.DX      net (fanout=31)       0.589   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     37.944ns (18.707ns logic, 19.237ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.895ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y47.DX      net (fanout=31)       0.589   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     37.895ns (18.662ns logic, 19.233ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_27_31 (SLICE_X75Y48.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.697ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.396 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y48.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     38.697ns (19.081ns logic, 19.616ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.933ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.396 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y48.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     37.933ns (18.707ns logic, 19.226ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.884ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.358ns (3.396 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y48.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     37.884ns (18.662ns logic, 19.222ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_11_31 (SLICE_X73Y44.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.705ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y44.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y44.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     38.705ns (19.081ns logic, 19.624ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.941ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y44.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y44.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     37.941ns (18.707ns logic, 19.234ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.892ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y44.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y44.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     37.892ns (18.662ns logic, 19.230ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_24_31 (SLICE_X72Y47.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.691ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y47.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     38.691ns (19.074ns logic, 19.617ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.927ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y47.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     37.927ns (18.700ns logic, 19.227ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.878ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (3.393 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y47.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     37.878ns (18.655ns logic, 19.223ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X75Y47.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.694ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.402 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y47.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     38.694ns (19.081ns logic, 19.613ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.930ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.402 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y47.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     37.930ns (18.707ns logic, 19.223ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.881ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (3.402 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X75Y47.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X75Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     37.881ns (18.662ns logic, 19.219ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_31_31 (SLICE_X72Y44.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_31_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.695ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_31_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y44.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y44.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_31_31
                                                       CPU/the_datapath/the_regfile/the_registers_31_31
    -------------------------------------------------  ---------------------------
    Total                                     38.695ns (19.074ns logic, 19.621ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_31_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.931ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_31_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y44.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y44.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_31_31
                                                       CPU/the_datapath/the_regfile/the_registers_31_31
    -------------------------------------------------  ---------------------------
    Total                                     37.931ns (18.700ns logic, 19.231ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_31_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.882ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (3.405 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_31_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y44.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y44.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_31_31
                                                       CPU/the_datapath/the_regfile/the_registers_31_31
    -------------------------------------------------  ---------------------------
    Total                                     37.882ns (18.655ns logic, 19.227ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_25_31 (SLICE_X73Y46.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.685ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_31
    -------------------------------------------------  ---------------------------
    Total                                     38.685ns (19.081ns logic, 19.604ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.921ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_31
    -------------------------------------------------  ---------------------------
    Total                                     37.921ns (18.707ns logic, 19.214ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.872ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X73Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X73Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_31
    -------------------------------------------------  ---------------------------
    Total                                     37.872ns (18.662ns logic, 19.210ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_20_31 (SLICE_X74Y47.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.714ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.327ns (3.427 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X74Y47.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X74Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     38.714ns (19.081ns logic, 19.633ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.950ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.327ns (3.427 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X74Y47.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X74Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     37.950ns (18.707ns logic, 19.243ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.901ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.327ns (3.427 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X74Y47.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X74Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     37.901ns (18.662ns logic, 19.239ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_8_31 (SLICE_X72Y46.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.678ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     38.678ns (19.074ns logic, 19.604ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.914ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     37.914ns (18.700ns logic, 19.214ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.865ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.356ns (3.398 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X72Y46.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X72Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     37.865ns (18.655ns logic, 19.210ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_7_31 (SLICE_X77Y47.DX), 120259084502 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.691ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (3.412 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X77Y47.DX      net (fanout=31)       0.572   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X77Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     38.691ns (19.081ns logic, 19.610ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.927ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (3.412 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X80Y28.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X77Y47.DX      net (fanout=31)       0.572   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X77Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     37.927ns (18.707ns logic, 19.220ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.878ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (3.412 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B2      net (fanout=23)       0.770   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y28.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X80Y27.A3      net (fanout=71)       0.732   CPU/the_datapath/CycleCounter_or0000
    SLICE_X80Y27.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.A5      net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X80Y27.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X80Y27.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X80Y27.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y27.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X80Y27.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X80Y28.BMUX    Tcinb                 0.342   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X80Y28.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X80Y28.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y28.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X80Y28.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X80Y29.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X80Y29.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X80Y29.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.C5      net (fanout=2)        0.553   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X80Y29.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y29.D5      net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X80Y29.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X80Y30.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X80Y30.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X80Y30.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X80Y30.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y30.D5      net (fanout=2)        0.413   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X80Y30.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X80Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X80Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.B1      net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X80Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X80Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y31.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X80Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X80Y32.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X80Y32.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X80Y32.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X80Y32.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y32.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X80Y32.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X80Y33.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X80Y33.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X80Y33.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X80Y33.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y33.D5      net (fanout=2)        0.405   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X80Y33.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X80Y34.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.A3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X80Y34.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.B1      net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X80Y34.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X80Y34.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X80Y34.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X81Y36.C5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X81Y36.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg_cmp_eq0001
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X77Y45.C6      net (fanout=1)        0.810   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X77Y45.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X77Y47.DX      net (fanout=31)       0.572   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X77Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     37.878ns (18.662ns logic, 19.216ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_6 (FF)
  Destination:          mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.685 - 0.488)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_6 to mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y36.DQ        Tcko                  0.414   mem_arch/dcache/addr_hold<6>
                                                         mem_arch/dcache/addr_hold_6
    RAMB36_X2Y7.ADDRBU7    net (fanout=10)       0.316   mem_arch/dcache/addr_hold<6>
    RAMB36_X2Y7.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.436ns (0.120ns logic, 0.316ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_6 (FF)
  Destination:          mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.680 - 0.488)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_6 to mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y36.DQ        Tcko                  0.414   mem_arch/dcache/addr_hold<6>
                                                         mem_arch/dcache/addr_hold_6
    RAMB36_X2Y7.ADDRBL7    net (fanout=10)       0.316   mem_arch/dcache/addr_hold<6>
    RAMB36_X2Y7.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.436ns (0.120ns logic, 0.316ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/RDsel_Reg_0 (SLICE_X75Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/RDsel_Reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (3.723 - 3.492)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/RDsel_Reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X75Y31.A6      net (fanout=23)       0.523   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X75Y31.CLK     Tah         (-Th)     0.197   CPU/the_datapath/RDsel_Reg<1>
                                                       CPU/the_controller/RDsel<0>1
                                                       CPU/the_datapath/RDsel_Reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.236ns logic, 0.523ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.797 - 0.632)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y37.DQ        Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                         mem_arch/icache/addr_hold_8
    RAMB36_X1Y7.ADDRBU9    net (fanout=10)       0.318   mem_arch/icache/addr_hold<8>
    RAMB36_X1Y7.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.438ns (0.120ns logic, 0.318ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/RDsel_Reg_1 (SLICE_X75Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/RDsel_Reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (3.723 - 3.492)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/RDsel_Reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y29.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X75Y31.B6      net (fanout=23)       0.526   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X75Y31.CLK     Tah         (-Th)     0.196   CPU/the_datapath/RDsel_Reg<1>
                                                       CPU/the_controller/RDsel<1>1
                                                       CPU/the_datapath/RDsel_Reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.237ns logic, 0.526ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.792 - 0.632)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y37.DQ        Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                         mem_arch/icache/addr_hold_8
    RAMB36_X1Y7.ADDRBL9    net (fanout=10)       0.318   mem_arch/icache/addr_hold<8>
    RAMB36_X1Y7.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.438ns (0.120ns logic, 0.318ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_9 (FF)
  Destination:          mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.685 - 0.488)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_9 to mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y36.AQ        Tcko                  0.414   mem_arch/dcache/addr_hold<6>
                                                         mem_arch/dcache/addr_hold_9
    RAMB36_X2Y7.ADDRBU10   net (fanout=10)       0.474   mem_arch/dcache/addr_hold<9>
    RAMB36_X2Y7.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.594ns (0.120ns logic, 0.474ns route)
                                                         (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_11 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.797 - 0.615)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_11 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y37.CQ        Tcko                  0.433   mem_arch/icache/addr_hold<12>
                                                         mem_arch/icache/addr_hold_11
    RAMB36_X1Y7.ADDRBU12   net (fanout=10)       0.444   mem_arch/icache/addr_hold<11>
    RAMB36_X1Y7.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.583ns (0.139ns logic, 0.444ns route)
                                                         (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/addr_hold_9 (FF)
  Destination:          mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.680 - 0.488)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/addr_hold_9 to mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y36.AQ        Tcko                  0.414   mem_arch/dcache/addr_hold<6>
                                                         mem_arch/dcache/addr_hold_9
    RAMB36_X2Y7.ADDRBL10   net (fanout=10)       0.474   mem_arch/dcache/addr_hold<9>
    RAMB36_X2Y7.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.594ns (0.120ns logic, 0.474ns route)
                                                         (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_11 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.792 - 0.615)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_11 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y37.CQ        Tcko                  0.433   mem_arch/icache/addr_hold<12>
                                                         mem_arch/icache/addr_hold_11
    RAMB36_X1Y7.ADDRBL12   net (fanout=10)       0.444   mem_arch/icache/addr_hold<11>
    RAMB36_X1Y7.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.583ns (0.139ns logic, 0.444ns route)
                                                         (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X2Y6.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X36Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.506 - 0.565)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X36Y73.AX      net (fanout=1)        0.803   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X36Y73.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.438ns logic, 0.803ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X36Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X36Y73.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X36Y73.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X26Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X26Y74.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X26Y74.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X34Y74.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X34Y74.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X38Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X38Y73.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X38Y73.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X26Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.620 - 0.583)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X26Y74.AX      net (fanout=1)        0.811   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X26Y74.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.442ns logic, 0.811ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X38Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X38Y72.CX      net (fanout=1)        0.643   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X38Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.454ns logic, 0.643ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.543 - 0.544)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X34Y74.AX      net (fanout=1)        0.493   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X34Y74.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.463ns logic, 0.493ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X39Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.125 - 0.161)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X39Y72.AX      net (fanout=1)        0.467   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X39Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.442ns logic, 0.467ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X39Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X39Y72.CX      net (fanout=1)        0.482   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X39Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.454ns logic, 0.482ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X39Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X39Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X39Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X36Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X36Y73.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X36Y73.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X39Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X39Y72.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X39Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X36Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X36Y73.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X36Y73.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X26Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X26Y74.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X26Y74.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X34Y74.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X34Y74.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X38Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X38Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X38Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X38Y73.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X38Y73.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X26Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    SLICE_X26Y74.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<22>
    SLICE_X26Y74.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X27Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X27Y74.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X27Y74.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X26Y74.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X26Y74.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4038 paths analyzed, 2424 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (1 setup error, 4 hold errors, 0 component switching limit errors)
 Minimum period is   5.239ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y13.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.355ns (1.396 - 1.751)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y5.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X24Y43.C6         net (fanout=1)        1.445   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X24Y43.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y13.ENBWRENL   net (fanout=4)        1.727   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y13.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.774ns (1.602ns logic, 3.172ns route)
                                                          (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.347ns (1.404 - 1.751)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y5.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X24Y43.C6         net (fanout=1)        1.445   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X24Y43.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y13.ENBWRENL   net (fanout=4)        1.727   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y13.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.774ns (1.602ns logic, 3.172ns route)
                                                          (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.281ns (1.396 - 1.677)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X24Y43.C3         net (fanout=1)        1.320   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X24Y43.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y13.ENBWRENL   net (fanout=4)        1.727   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y13.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.649ns (1.602ns logic, 3.047ns route)
                                                          (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (OLOGIC_X0Y213.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (3.593 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y120.C6      net (fanout=155)      2.372   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y120.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>1
    OLOGIC_X0Y213.D1     net (fanout=1)        1.258   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>
    OLOGIC_X0Y213.CLK    Todck                 0.434   DDR2_A_12_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (0.978ns logic, 3.630ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.489 - 1.585)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y123.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    SLICE_X7Y120.C5      net (fanout=1)        0.829   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
    SLICE_X7Y120.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>1
    OLOGIC_X0Y213.D1     net (fanout=1)        1.258   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>
    OLOGIC_X0Y213.CLK    Todck                 0.434   DDR2_A_12_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (0.999ns logic, 2.087ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.559 - 1.553)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y109.CQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<59>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58
    RAMB36_X0Y9.DIBDIL11   net (fanout=1)        3.996   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<58>
    RAMB36_X0Y9.CLKBWRCLKL Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.788ns (0.792ns logic, 3.996ns route)
                                                         (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIU12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.550 - 1.525)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y114.BQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61
    RAMB36_X0Y9.DIBDIU12   net (fanout=1)        3.994   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<61>
    RAMB36_X0Y9.CLKBWRCLKU Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.807ns (0.813ns logic, 3.994ns route)
                                                         (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (1.559 - 1.526)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X7Y110.CQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54
    RAMB36_X0Y9.DIBDIL9    net (fanout=1)        3.984   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<54>
    RAMB36_X0Y9.CLKBWRCLKL Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.776ns (0.792ns logic, 3.984ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.559 - 1.553)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y109.AQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<59>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56
    RAMB36_X0Y9.DIBDIL10   net (fanout=1)        3.943   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<56>
    RAMB36_X0Y9.CLKBWRCLKL Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.735ns (0.792ns logic, 3.943ns route)
                                                         (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42 (SLICE_X9Y73.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.376ns (1.321 - 1.697)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y103.B4      net (fanout=2)        1.758   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_fall
    SLICE_X8Y103.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y73.CX       net (fanout=2)        2.039   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y73.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (0.548ns logic, 3.797ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.376ns (1.321 - 1.697)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y103.B5      net (fanout=2)        1.620   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_fall
    SLICE_X8Y103.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y73.CX       net (fanout=2)        2.039   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y73.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (0.548ns logic, 3.659ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.425 - 3.681)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X8Y103.B6      net (fanout=32)       1.467   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X8Y103.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y73.CX       net (fanout=2)        2.039   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y73.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (0.548ns logic, 3.506ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (3.599 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y104.A6     net (fanout=155)      2.015   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y104.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.978ns logic, 3.478ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.495 - 1.435)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2
    SLICE_X10Y104.A2     net (fanout=5)        1.565   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
    SLICE_X10Y104.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.978ns logic, 3.028ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (3.599 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y102.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X10Y104.A5     net (fanout=2)        1.137   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X10Y104.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (0.978ns logic, 2.600ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIU8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (1.550 - 1.526)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X7Y110.BQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53
    RAMB36_X0Y9.DIBDIU8    net (fanout=1)        3.920   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<53>
    RAMB36_X0Y9.CLKBWRCLKU Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.712ns (0.792ns logic, 3.920ns route)
                                                         (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr (OLOGIC_X0Y220.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (3.586 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y122.D6      net (fanout=155)      2.508   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y122.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>1
    OLOGIC_X0Y220.D1     net (fanout=1)        0.936   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
    OLOGIC_X0Y220.CLK    Todck                 0.434   DDR2_A_5_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (0.978ns logic, 3.444ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.966ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.482 - 1.572)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y130.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5
    SLICE_X6Y122.D5      net (fanout=1)        1.052   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<5>
    SLICE_X6Y122.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>1
    OLOGIC_X0Y220.D1     net (fanout=1)        0.936   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
    OLOGIC_X0Y220.CLK    Todck                 0.434   DDR2_A_5_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (0.978ns logic, 1.988ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (3.765 - 3.503)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X20Y58.A6      net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X20Y58.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.248ns (3.652 - 3.404)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X16Y69.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X16Y69.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X76Y86.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.248ns (3.565 - 3.317)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X76Y86.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X76Y86.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (3.656 - 3.426)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    SLICE_X16Y91.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<29>
    SLICE_X16Y91.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.663 - 3.411)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X16Y67.A5      net (fanout=1)        0.349   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X16Y67.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.195ns logic, 0.349ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.248ns (3.652 - 3.404)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X16Y69.A5      net (fanout=1)        0.356   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X16Y69.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.195ns logic, 0.356ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (3.765 - 3.503)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X20Y58.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X20Y58.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y67.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.242ns (3.663 - 3.421)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X16Y67.C5      net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X16Y67.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.216ns logic, 0.342ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (3.656 - 3.426)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly
    SLICE_X16Y91.A5      net (fanout=1)        0.357   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<28>
    SLICE_X16Y91.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.195ns logic, 0.357ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.257ns (3.665 - 3.408)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X16Y93.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<38>
    SLICE_X16Y93.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.214ns logic, 0.368ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 273 failing endpoints
 273 timing errors detected. (273 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.088ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (SLICE_X5Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.307ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (3.480 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.091ns logic, 1.216ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.687 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (1.091ns logic, 1.512ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (SLICE_X5Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.307ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (3.480 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.091ns logic, 1.216ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.687 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (1.091ns logic, 1.512ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (SLICE_X5Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.305ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (3.480 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (1.089ns logic, 1.216ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.687 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y83.SR       net (fanout=16)       0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y83.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (1.089ns logic, 1.512ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.235ns (3.468 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.091ns logic, 1.200ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.675 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.091ns logic, 1.496ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.235ns (3.468 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.091ns logic, 1.200ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.675 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.091ns logic, 1.496ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.235ns (3.468 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y86.C6       net (fanout=155)      0.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.091ns logic, 1.200ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.675 - 0.672)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X7Y86.C5       net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X7Y86.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X6Y89.SR       net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.091ns logic, 1.496ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (3.444 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X5Y84.D6       net (fanout=155)      0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (1.091ns logic, 1.171ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.651 - 0.678)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X5Y84.D5       net (fanout=1)        0.930   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.091ns logic, 1.451ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (3.444 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X5Y84.D6       net (fanout=155)      0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (1.091ns logic, 1.171ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.651 - 0.678)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X5Y84.D5       net (fanout=1)        0.930   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.091ns logic, 1.451ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (SLICE_X5Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.260ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (3.444 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X5Y84.D6       net (fanout=155)      0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.089ns logic, 1.171ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.651 - 0.678)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X5Y84.D5       net (fanout=1)        0.930   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X5Y90.SR       net (fanout=16)       0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X5Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (1.089ns logic, 1.451ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (SLICE_X3Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.456 - 3.703)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X5Y84.D6       net (fanout=155)      0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X3Y87.SR       net (fanout=16)       0.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X3Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.091ns logic, 1.154ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.663 - 0.678)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X5Y84.D5       net (fanout=1)        0.930   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X5Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X3Y87.SR       net (fanout=16)       0.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X3Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (1.091ns logic, 1.434ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0 (SLICE_X3Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.738 - 0.694)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y80.AQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    SLICE_X3Y80.AX       net (fanout=1)        0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
    SLICE_X3Y80.CLK      Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.204ns logic, 0.287ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X10Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.150 - 0.115)
  Source Clock:         clk90_g falling at 8.750ns
  Destination Clock:    clk90_g falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y89.AQ      Tcko                  0.409   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y89.AX      net (fanout=1)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y89.CLK     Tckdi       (-Th)     0.224   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.185ns logic, 0.314ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X15Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y56.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X15Y56.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X15Y56.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X23Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X23Y61.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X23Y61.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X27Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X27Y61.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X27Y61.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (SLICE_X8Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.678 - 0.650)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y88.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X8Y88.A6       net (fanout=7)        0.305   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X8Y88.CLK      Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000<11>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.195ns logic, 0.305ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X24Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X24Y61.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X24Y61.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X27Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X27Y61.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X27Y61.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X7Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X7Y55.BX       net (fanout=7)        0.295   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X7Y55.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.183ns logic, 0.295ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X23Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X23Y61.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X23Y61.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.272ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X9Y100.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.534 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X7Y111.C4      net (fanout=2)        1.925   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X7Y111.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (0.536ns logic, 3.447ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.534 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X7Y111.C6      net (fanout=2)        1.092   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X7Y111.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.536ns logic, 2.614ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.430 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X7Y111.C5      net (fanout=32)       1.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X7Y111.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.522   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.536ns logic, 3.004ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (SLICE_X8Y95.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.434 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X6Y102.A3      net (fanout=2)        2.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
    SLICE_X6Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X8Y95.AX       net (fanout=2)        1.175   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X8Y95.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.532ns logic, 3.253ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.434 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X6Y102.A1      net (fanout=2)        1.882   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg2a_out_rise
    SLICE_X6Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X8Y95.AX       net (fanout=2)        1.175   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X8Y95.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.532ns logic, 3.057ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.641 - 0.678)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X6Y102.A4      net (fanout=32)       1.461   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X6Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X8Y95.AX       net (fanout=2)        1.175   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X8Y95.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.532ns logic, 2.636ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (SLICE_X8Y106.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.431ns (3.519 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y116.A1      net (fanout=2)        2.081   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X8Y106.AX      net (fanout=2)        1.150   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X8Y106.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.532ns logic, 3.231ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.431ns (3.519 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y116.A2      net (fanout=2)        1.642   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg2a_out_rise
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X8Y106.AX      net (fanout=2)        1.150   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X8Y106.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.532ns logic, 2.792ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.415 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y116.A4      net (fanout=32)       1.920   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X8Y106.AX      net (fanout=2)        1.150   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X8Y106.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (0.532ns logic, 3.070ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X10Y100.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.377ns (3.552 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y119.D4     net (fanout=2)        1.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.DX     net (fanout=2)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X10Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (0.567ns logic, 3.171ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Clock Path Skew:      -0.377ns (3.552 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y119.D6     net (fanout=2)        1.530   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.DX     net (fanout=2)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X10Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.567ns logic, 2.850ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.448 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y119.D5     net (fanout=32)       1.991   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.DX     net (fanout=2)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X10Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (0.546ns logic, 3.311ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X9Y100.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Clock Path Skew:      -0.395ns (3.534 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X7Y118.D5      net (fanout=2)        1.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X7Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.DX      net (fanout=2)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X9Y100.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (0.567ns logic, 3.115ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.395ns (3.534 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X7Y118.D6      net (fanout=2)        1.277   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X7Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.DX      net (fanout=2)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X9Y100.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.567ns logic, 2.631ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.430 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X7Y118.D4      net (fanout=32)       2.132   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X7Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.DX      net (fanout=2)        1.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X9Y100.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.546ns logic, 3.486ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X10Y100.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.371ns (3.552 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X13Y111.D4     net (fanout=2)        2.088   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X13Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.BX     net (fanout=2)        1.041   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.554ns logic, 3.129ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.371ns (3.552 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X13Y111.D6     net (fanout=2)        1.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X13Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.BX     net (fanout=2)        1.041   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.554ns logic, 2.735ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.448 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X13Y111.D5     net (fanout=32)       1.883   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X13Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.BX     net (fanout=2)        1.041   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (0.533ns logic, 2.924ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X9Y100.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.534 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y109.A4     net (fanout=2)        2.141   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X11Y109.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        0.894   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.554ns logic, 3.035ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.534 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y109.A5     net (fanout=2)        2.034   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X11Y109.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        0.894   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.554ns logic, 2.928ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.430 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y109.A6     net (fanout=32)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y109.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        0.894   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.533ns logic, 2.712ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X10Y100.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.405ns (3.552 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y115.A5     net (fanout=2)        1.807   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall
    SLICE_X11Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.CX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X10Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.548ns logic, 3.010ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.405ns (3.552 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y115.A6     net (fanout=2)        1.496   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall
    SLICE_X11Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.CX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X10Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (0.548ns logic, 2.699ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.448 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y115.A4     net (fanout=32)       2.091   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.CX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X10Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.548ns logic, 3.294ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X10Y100.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 1)
  Clock Path Skew:      -0.393ns (3.552 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y113.D4      net (fanout=2)        1.551   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X9Y113.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.AX     net (fanout=2)        1.477   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X10Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (0.536ns logic, 3.028ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.393ns (3.552 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y113.D6      net (fanout=2)        1.198   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X9Y113.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.AX     net (fanout=2)        1.477   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X10Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.536ns logic, 2.675ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.448 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y113.D5      net (fanout=32)       1.833   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y113.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X10Y100.AX     net (fanout=2)        1.477   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X10Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.536ns logic, 3.310ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61 (SLICE_X11Y105.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (3.516 - 3.954)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y136.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y120.B5      net (fanout=2)        1.571   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_fall
    SLICE_X8Y120.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1
    SLICE_X11Y105.BX     net (fanout=2)        1.313   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
    SLICE_X11Y105.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.533ns logic, 2.884ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (3.516 - 3.954)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y136.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y120.B6      net (fanout=2)        1.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg2a_out_fall
    SLICE_X8Y120.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1
    SLICE_X11Y105.BX     net (fanout=2)        1.313   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
    SLICE_X11Y105.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.533ns logic, 2.530ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (1.412 - 1.419)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y120.B4      net (fanout=32)       2.141   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y120.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1
    SLICE_X11Y105.BX     net (fanout=2)        1.313   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
    SLICE_X11Y105.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.533ns logic, 3.454ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X33Y114.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (3.666 - 3.408)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y114.CQ     Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X33Y114.DX     net (fanout=1)        0.146   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X33Y114.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.214ns logic, 0.146ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X51Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (3.466 - 3.246)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X51Y82.BX      net (fanout=1)        0.472   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X51Y82.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.183ns logic, 0.472ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24 (SLICE_X22Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.181 - 0.144)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110
    SLICE_X22Y76.AX      net (fanout=1)        0.175   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110
    SLICE_X22Y76.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift51
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7 (SLICE_X24Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (1.414 - 1.304)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1 to mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1
    SLICE_X24Y79.BX      net (fanout=8)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1
    SLICE_X24Y79.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_9
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.172ns logic, 0.298ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6 (SLICE_X38Y100.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (1.431 - 1.207)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15
    SLICE_X38Y100.B5     net (fanout=6)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15
    SLICE_X38Y100.CLK    Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd7
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.218ns logic, 0.371ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6 (SLICE_X24Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (1.414 - 1.304)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1 to mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1
    SLICE_X24Y79.AX      net (fanout=8)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1
    SLICE_X24Y79.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_9
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.178ns logic, 0.298ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9 (SLICE_X14Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.715 - 0.626)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91 to mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91
    SLICE_X14Y79.A6      net (fanout=1)        0.274   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91
    SLICE_X14Y79.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_911
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6 (SLICE_X16Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (3.691 - 3.414)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    SLICE_X16Y75.CX      net (fanout=2)        0.771   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<6>
    SLICE_X16Y75.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.184ns logic, 0.771ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7 (SLICE_X16Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (3.691 - 3.414)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    SLICE_X16Y75.DX      net (fanout=2)        0.776   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
    SLICE_X16Y75.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.184ns logic, 0.776ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1 (SLICE_X25Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.648 - 0.604)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y72.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r
    SLICE_X25Y72.AX      net (fanout=4)        0.300   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r
    SLICE_X25Y72.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.185ns logic, 0.300ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     39.326ns|            0|         1580|            0|7457052776855|
| TS_cpu_clk                    |     20.000ns|     78.652ns|          N/A|         1301|            0|7457052760744|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      5.239ns|          N/A|            5|            0|         4038|            0|
| TS_clk90                      |      5.000ns|     11.088ns|          N/A|          273|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.272ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.702|         |    1.726|
DDR2_DQS_P<0>  |         |    1.702|         |    1.726|
USER_CLK       |         |         |    3.055|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    2.047|         |    2.071|
DDR2_DQS_P<3>  |         |    2.047|         |    2.071|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.007|         |    2.031|
DDR2_DQS_P<4>  |         |    2.007|         |    2.031|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.660|         |    1.684|
DDR2_DQS_P<5>  |         |    1.660|         |    1.684|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.036|         |    2.060|
DDR2_DQS_P<6>  |         |    2.036|         |    2.060|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.702|         |    1.726|
DDR2_DQS_P<0>  |         |    1.702|         |    1.726|
USER_CLK       |         |         |    3.055|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    2.047|         |    2.071|
DDR2_DQS_P<3>  |         |    2.047|         |    2.071|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.007|         |    2.031|
DDR2_DQS_P<4>  |         |    2.007|         |    2.031|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.660|         |    1.684|
DDR2_DQS_P<5>  |         |    1.660|         |    1.684|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.036|         |    2.060|
DDR2_DQS_P<6>  |         |    2.036|         |    2.060|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   40.663|    2.086|    3.296|    3.706|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1585  Score: 13329120  (Setup/Max: 13328880, Hold: 240)

Constraints cover 7457052776991 paths, 16 nets, and 31814 connections

Design statistics:
   Minimum period:  78.652ns{1}   (Maximum frequency:  12.714MHz)
   Maximum path delay from/to any node:   3.055ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  1 19:17:34 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 725 MB



