INFO-FLOW: Workspace E:/Vitis/lenet_conv1/solution1 opened at Fri Dec 13 17:09:54 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.234 sec.
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.368 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
Execute     config_export -version=1.0.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.514 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.121 sec.
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.245 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
Execute   source ./lenet_conv1/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_conv1/solution1/directives.tcl
Execute     set_directive_top -name convolution1_hls convolution1_hls 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution1_hls convolution1_hls 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 180.609 MB.
Execute       set_directive_top convolution1_hls -name=convolution1_hls 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp -foptimization-record-file=E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/Vitis/lenet_conv1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.cpp.clang.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/lenet_conv1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/Vitis/lenet_conv1/solution1/.autopilot/db/clang.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vitis/lenet_conv1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Vitis/lenet_conv1/solution1/.autopilot/db/.systemc_flag -fix-errors E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.144 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vitis/lenet_conv1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Vitis/lenet_conv1/solution1/.autopilot/db/all.directive.json -fix-errors E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.167 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.214 sec.
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.234 seconds; current allocated memory: 182.773 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.g.bc"  
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/lenet_conv1/solution1/.autopilot/db/lenet_conv1_hls.g.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.134 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.586 sec.
Execute       run_link_or_opt -opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=convolution1_hls -reflow-float-conversion 
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=convolution1_hls -reflow-float-conversion -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.15 sec.
Execute       run_link_or_opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=convolution1_hls 
INFO-FLOW: run_clang exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=convolution1_hls -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.133 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: E:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=convolution1_hls -mllvm -hls-db-dir -mllvm E:/Vitis/lenet_conv1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/Vitis/lenet_conv1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/Vitis/lenet_conv1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 181 Compile/Link E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 169 Unroll/Inline (step 1) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 147 Unroll/Inline (step 2) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Unroll/Inline (step 3) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Unroll/Inline (step 4) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 135 Array/Struct (step 1) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 135 Array/Struct (step 2) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 135 Array/Struct (step 3) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 135 Array/Struct (step 4) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 159 Array/Struct (step 5) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 154 Performance (step 1) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 154 Performance (step 2) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 154 Performance (step 3) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 154 Performance (step 4) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 173 HW Transforms (step 1) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 212 HW Transforms (step 2) E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_7' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22) in function 'convolution1_hls' partially with a factor of 2 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_18_1'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 32 in loop 'VITIS_LOOP_26_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 in loop 'VITIS_LOOP_36_6'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22) has been inferred on bundle 'BIAS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 32 in loop 'VITIS_LOOP_44_8'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/Vitis/lenet_conv1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.71 seconds; current allocated memory: 185.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 185.441 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top convolution1_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.0.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 191.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.1.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 192.496 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.g.1.bc to E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Vitis/lenet_conv1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.1.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 214.562 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.2.bc -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_18_1'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22) and 'VITIS_LOOP_19_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:19:26) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27:26) and 'VITIS_LOOP_28_5'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28:30) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22) and 'VITIS_LOOP_27_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27:26) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_10'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) and 'VITIS_LOOP_49_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49:39) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_9'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30) and 'VITIS_LOOP_48_10'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_10'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) and 'VITIS_LOOP_49_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49:39) in function 'convolution1_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_9'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30) and 'VITIS_LOOP_48_10'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) in function 'convolution1_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_4' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27:26) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_9' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48:35) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_9' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30) in function 'convolution1_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19) in function 'convolution1_hls'.
Execute           auto_get_db
Command         transform done; 0.231 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 253.195 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.401 sec.
Command     elaborate done; 11.358 sec.
Execute     ap_eval exec zip -j E:/Vitis/lenet_conv1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'convolution1_hls' ...
Execute       ap_set_top_model convolution1_hls 
WARNING: [SYN 201-103] Legalizing function name 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1' to 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1'.
Execute       get_model_list convolution1_hls -filter all-wo-channel -topdown 
Execute       preproc_iomode -model convolution1_hls 
Execute       preproc_iomode -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       preproc_iomode -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       preproc_iomode -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       preproc_iomode -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       preproc_iomode -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       get_model_list convolution1_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO-FLOW: Configuring Module : convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       apply_spec_resource_limit convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
INFO-FLOW: Configuring Module : convolution1_hls_Pipeline_VITIS_LOOP_36_6 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       apply_spec_resource_limit convolution1_hls_Pipeline_VITIS_LOOP_36_6 
INFO-FLOW: Configuring Module : convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       apply_spec_resource_limit convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
INFO-FLOW: Configuring Module : convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       apply_spec_resource_limit convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
INFO-FLOW: Configuring Module : convolution1_hls ...
Execute       set_default_model convolution1_hls 
Execute       apply_spec_resource_limit convolution1_hls 
INFO-FLOW: Model list for preprocess: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO-FLOW: Preprocessing Module: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       cdfg_preprocess -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
INFO-FLOW: Preprocessing Module: convolution1_hls_Pipeline_VITIS_LOOP_36_6 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       cdfg_preprocess -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_36_6 
INFO-FLOW: Preprocessing Module: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       cdfg_preprocess -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
INFO-FLOW: Preprocessing Module: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS ...
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       cdfg_preprocess -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
INFO-FLOW: Preprocessing Module: convolution1_hls ...
Execute       set_default_model convolution1_hls 
Execute       cdfg_preprocess -model convolution1_hls 
Execute       rtl_gen_preprocess convolution1_hls 
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/input_r' to 'convolution1_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/weights' to 'convolution1_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/bias' to 'convolution1_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/output_r' to 'convolution1_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       schedule -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 257.719 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       bind -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 259.070 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       schedule -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 259.754 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       bind -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 259.859 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_36_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       schedule -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 260.102 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls_Pipeline_VITIS_LOOP_36_6.
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       bind -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 260.176 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls_Pipeline_VITIS_LOOP_36_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       schedule -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 261.582 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1.
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       bind -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 261.754 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       schedule -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS' (loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 262.812 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.
Execute       set_default_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       bind -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 262.980 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1_hls 
Execute       schedule -model convolution1_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 263.434 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.sched.adb -f 
INFO-FLOW: Finish scheduling convolution1_hls.
Execute       set_default_model convolution1_hls 
Execute       bind -model convolution1_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 263.879 MB.
Execute       syn_report -verbosereport -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.bind.adb -f 
INFO-FLOW: Finish binding convolution1_hls.
Execute       get_model_list convolution1_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 
Execute       rtl_gen_preprocess convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       rtl_gen_preprocess convolution1_hls 
INFO-FLOW: Model list for RTL generation: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -top_prefix convolution1_hls_ -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 266.035 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.adb 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -top_prefix convolution1_hls_ -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5/m_axi_WEIGHTS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 267.957 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
Execute       syn_report -csynth -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.adb 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_36_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -top_prefix convolution1_hls_ -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_36_6' pipeline 'VITIS_LOOP_36_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_36_6/m_axi_BIAS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_36_6'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 269.660 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_36_6 -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_36_6 -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_36_6 
Execute       syn_report -csynth -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_36_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_36_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.adb 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_36_6 -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls_Pipeline_VITIS_LOOP_36_6 -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -top_prefix convolution1_hls_ -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1'.
Command       create_rtl_model done; 0.179 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 271.527 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 
Execute       syn_report -csynth -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.adb 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -top_prefix convolution1_hls_ -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS'.
Command       create_rtl_model done; 0.175 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 274.453 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       gen_rtl convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
Execute       syn_report -csynth -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.adb 
Execute       db_write -model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution1_hls -top_prefix  -sub_prefix convolution1_hls_ -mg_file E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution1_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls'.
INFO: [RTMG 210-278] Implementing memory 'convolution1_hls_local_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution1_hls_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution1_hls_local_bias_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.238 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 281.105 MB.
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1_hls -istop -style xilinx -f -lang vhdl -o E:/Vitis/lenet_conv1/solution1/syn/vhdl/convolution1_hls 
Execute       gen_rtl convolution1_hls -istop -style xilinx -f -lang vlog -o E:/Vitis/lenet_conv1/solution1/syn/verilog/convolution1_hls 
Execute       syn_report -csynth -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/syn/report/convolution1_hls_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model convolution1_hls -f -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.adb 
Execute       db_write -model convolution1_hls -bindview -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution1_hls -p E:/Vitis/lenet_conv1/solution1/.autopilot/db -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls 
Execute       export_constraint_db -f -tool general -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.constraint.tcl 
Execute       syn_report -designview -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.design.xml 
Execute       syn_report -csynthDesign -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/syn/report/csynth.rpt -MHOut E:/Vitis/lenet_conv1/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model convolution1_hls -o E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.protoinst 
Execute       sc_get_clocks convolution1_hls 
Execute       sc_get_portdomain convolution1_hls 
INFO-FLOW: Model list for RTL component generation: convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO-FLOW: Handling components in module [convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution1_hls_Pipeline_VITIS_LOOP_36_6] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution1_hls] ... 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.tcl 
INFO-FLOW: Found component convolution1_hls_mul_3ns_13ns_15_1_1.
INFO-FLOW: Append model convolution1_hls_mul_3ns_13ns_15_1_1
INFO-FLOW: Found component convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component convolution1_hls_local_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model convolution1_hls_local_input_RAM_AUTO_1R1W
INFO-FLOW: Found component convolution1_hls_local_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model convolution1_hls_local_weights_RAM_AUTO_1R1W
INFO-FLOW: Found component convolution1_hls_local_bias_RAM_AUTO_1R1W.
INFO-FLOW: Append model convolution1_hls_local_bias_RAM_AUTO_1R1W
INFO-FLOW: Found component convolution1_hls_INPUT_r_m_axi.
INFO-FLOW: Append model convolution1_hls_INPUT_r_m_axi
INFO-FLOW: Found component convolution1_hls_WEIGHTS_m_axi.
INFO-FLOW: Append model convolution1_hls_WEIGHTS_m_axi
INFO-FLOW: Found component convolution1_hls_BIAS_m_axi.
INFO-FLOW: Append model convolution1_hls_BIAS_m_axi
INFO-FLOW: Found component convolution1_hls_OUTPUT_r_m_axi.
INFO-FLOW: Append model convolution1_hls_OUTPUT_r_m_axi
INFO-FLOW: Found component convolution1_hls_CTRL_BUS_s_axi.
INFO-FLOW: Append model convolution1_hls_CTRL_BUS_s_axi
INFO-FLOW: Found component convolution1_hls_control_s_axi.
INFO-FLOW: Append model convolution1_hls_control_s_axi
INFO-FLOW: Append model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: Append model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5
INFO-FLOW: Append model convolution1_hls_Pipeline_VITIS_LOOP_36_6
INFO-FLOW: Append model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1
INFO-FLOW: Append model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS
INFO-FLOW: Append model convolution1_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convolution1_hls_flow_control_loop_pipe_sequential_init convolution1_hls_flow_control_loop_pipe_sequential_init convolution1_hls_flow_control_loop_pipe_sequential_init convolution1_hls_flow_control_loop_pipe_sequential_init convolution1_hls_flow_control_loop_pipe_sequential_init convolution1_hls_mul_3ns_13ns_15_1_1 convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1 convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1 convolution1_hls_local_input_RAM_AUTO_1R1W convolution1_hls_local_weights_RAM_AUTO_1R1W convolution1_hls_local_bias_RAM_AUTO_1R1W convolution1_hls_INPUT_r_m_axi convolution1_hls_WEIGHTS_m_axi convolution1_hls_BIAS_m_axi convolution1_hls_OUTPUT_r_m_axi convolution1_hls_CTRL_BUS_s_axi convolution1_hls_control_s_axi convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 convolution1_hls_Pipeline_VITIS_LOOP_36_6 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS convolution1_hls
INFO-FLOW: Generating E:/Vitis/lenet_conv1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convolution1_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convolution1_hls_mul_3ns_13ns_15_1_1
INFO-FLOW: To file: write model convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model convolution1_hls_local_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model convolution1_hls_local_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model convolution1_hls_local_bias_RAM_AUTO_1R1W
INFO-FLOW: To file: write model convolution1_hls_INPUT_r_m_axi
INFO-FLOW: To file: write model convolution1_hls_WEIGHTS_m_axi
INFO-FLOW: To file: write model convolution1_hls_BIAS_m_axi
INFO-FLOW: To file: write model convolution1_hls_OUTPUT_r_m_axi
INFO-FLOW: To file: write model convolution1_hls_CTRL_BUS_s_axi
INFO-FLOW: To file: write model convolution1_hls_control_s_axi
INFO-FLOW: To file: write model convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5
INFO-FLOW: To file: write model convolution1_hls_Pipeline_VITIS_LOOP_36_6
INFO-FLOW: To file: write model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1
INFO-FLOW: To file: write model convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS
INFO-FLOW: To file: write model convolution1_hls
INFO-FLOW: Generating E:/Vitis/lenet_conv1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/Vitis/lenet_conv1/solution1/.autopilot/db/vhdl' dstVlogDir='E:/Vitis/lenet_conv1/solution1/.autopilot/db/vlog' tclDir='E:/Vitis/lenet_conv1/solution1/.autopilot/db' modelList='convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_mul_3ns_13ns_15_1_1
convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1
convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1
convolution1_hls_local_input_RAM_AUTO_1R1W
convolution1_hls_local_weights_RAM_AUTO_1R1W
convolution1_hls_local_bias_RAM_AUTO_1R1W
convolution1_hls_INPUT_r_m_axi
convolution1_hls_WEIGHTS_m_axi
convolution1_hls_BIAS_m_axi
convolution1_hls_OUTPUT_r_m_axi
convolution1_hls_CTRL_BUS_s_axi
convolution1_hls_control_s_axi
convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5
convolution1_hls_Pipeline_VITIS_LOOP_36_6
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS
convolution1_hls
' expOnly='0'
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.compgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.compgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.compgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.compgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.tcl 
Execute         source ./CTRL_BUS.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 285.844 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='convolution1_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/Vitis/lenet_conv1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_mul_3ns_13ns_15_1_1
convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1
convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1
convolution1_hls_local_input_RAM_AUTO_1R1W
convolution1_hls_local_weights_RAM_AUTO_1R1W
convolution1_hls_local_bias_RAM_AUTO_1R1W
convolution1_hls_INPUT_r_m_axi
convolution1_hls_WEIGHTS_m_axi
convolution1_hls_BIAS_m_axi
convolution1_hls_OUTPUT_r_m_axi
convolution1_hls_CTRL_BUS_s_axi
convolution1_hls_control_s_axi
convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5
convolution1_hls_Pipeline_VITIS_LOOP_36_6
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS
convolution1_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.constraint.tcl 
Execute       sc_get_clocks convolution1_hls 
Execute       source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/impl/misc/convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source E:/Vitis/lenet_conv1/solution1/impl/misc/convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_BUS_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL_BUS DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BIAS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BIAS DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME INPUT_r_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME INPUT_r DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME OUTPUT_r_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME OUTPUT_r DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME WEIGHTS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME WEIGHTS DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST convolution1_hls MODULE2INSTS {convolution1_hls convolution1_hls convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232 convolution1_hls_Pipeline_VITIS_LOOP_36_6 grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260} INST2MODULE {convolution1_hls convolution1_hls grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224 convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232 convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240 convolution1_hls_Pipeline_VITIS_LOOP_36_6 grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260 convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS} INSTDATA {convolution1_hls {DEPTH 1 CHILDREN {grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224 grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232 grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240 grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260}} grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224 {DEPTH 2 CHILDREN {}} grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232 {DEPTH 2 CHILDREN {}} grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240 {DEPTH 2 CHILDREN {}} grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 {DEPTH 2 CHILDREN {}} grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260 {DEPTH 2 CHILDREN {}}} MODULEDATA {convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_124_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_147_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_191_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_206_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_152_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_181_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_227_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_324_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_330_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution1_hls_Pipeline_VITIS_LOOP_36_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_96_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_251_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_269_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_321_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_373_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_411_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_438_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE empty LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_463_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_482_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_500_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_514_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_247_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_265_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_317_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_369_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_407_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_434_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE empty LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_459_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_478_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_496_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_510_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution1_hls {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_U SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:13 VARIABLE local_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_U SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:14 VARIABLE local_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 150 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_bias_U SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:15 VARIABLE local_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 6 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_15_1_1_U26 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42 VARIABLE empty_27 LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_366_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42 VARIABLE empty_28 LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_482_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_381_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42 VARIABLE tmp LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_391_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42 VARIABLE empty_31 LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_406_p2 SOURCE ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 19 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 298.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution1_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution1_hls.
Execute       syn_report -model convolution1_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.309 sec.
Command   csynth_design done; 16.821 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.821 seconds; current allocated memory: 117.574 MB.
Command ap_source done; 18.636 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vitis/lenet_conv1/solution1 opened at Fri Dec 13 17:16:15 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.232 sec.
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.349 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
Execute     config_export -version=1.0.0 
Command   open_solution done; 1.459 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.126 sec.
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
Execute   source ./lenet_conv1/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_conv1/solution1/directives.tcl
Execute     set_directive_top -name convolution1_hls convolution1_hls 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution1_hls convolution1_hls 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.0.0
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=convolution1_hls xml_exists=0
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to convolution1_hls
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_flow_control_loop_pipe_sequential_init
convolution1_hls_mul_3ns_13ns_15_1_1
convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1
convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1
convolution1_hls_local_input_RAM_AUTO_1R1W
convolution1_hls_local_weights_RAM_AUTO_1R1W
convolution1_hls_local_bias_RAM_AUTO_1R1W
convolution1_hls_INPUT_r_m_axi
convolution1_hls_WEIGHTS_m_axi
convolution1_hls_BIAS_m_axi
convolution1_hls_OUTPUT_r_m_axi
convolution1_hls_CTRL_BUS_s_axi
convolution1_hls_control_s_axi
convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5
convolution1_hls_Pipeline_VITIS_LOOP_36_6
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1
convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS
convolution1_hls
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/top-io-be.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_36_6.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.constraint.tcl 
Execute     sc_get_clocks convolution1_hls 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/impl/misc/convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/impl/misc/convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to convolution1_hls
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 E:/Vitis/lenet_conv1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.compgen.dataonly.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=convolution1_hls
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.constraint.tcl 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/convolution1_hls.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vitis/lenet_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec E:/Vitis/lenet_conv1/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/Vitis/lenet_conv1/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s lenet_conv1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lenet_conv1/solution1/impl/export.zip
Command   export_design done; 19.45 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.45 seconds; current allocated memory: 11.406 MB.
Command ap_source done; 21.232 sec.
Execute cleanup_all 
