// Seed: 3702603397
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd55
) (
    output tri0 id_0,
    input supply0 id_1
);
  assign id_0 = -1;
  assign id_0 = id_1;
  logic id_3;
  wire  _id_4;
  ;
  module_0 modCall_1 (id_3);
  wire [id_4 : -1  +  -1 'b0 +  ~  1] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_6;
  assign id_3[-1] = -1;
  module_0 modCall_1 (id_2);
endmodule
