Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 27 21:47:45 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.109        0.000                      0                  167        0.187        0.000                      0                  167        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.109        0.000                      0                  167        0.187        0.000                      0                  167        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 2.354ns (30.359%)  route 5.400ns (69.641%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.455    11.344    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.326    11.670 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.240    12.910    rgb_next[3]
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.058    15.019    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 2.354ns (30.603%)  route 5.338ns (69.397%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.455    11.344    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.326    11.670 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.178    12.848    rgb_next[3]
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.067    15.010    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 2.354ns (31.119%)  route 5.211ns (68.881%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.455    11.344    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.326    11.670 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.051    12.721    rgb_next[3]
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.081    14.996    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.721    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 2.354ns (31.119%)  route 5.211ns (68.881%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.455    11.344    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.326    11.670 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.051    12.721    rgb_next[3]
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.061    15.016    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.721    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.354ns (31.979%)  route 5.007ns (68.021%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 r  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.176    11.065    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.326    11.391 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.126    12.517    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.058    15.020    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.354ns (32.462%)  route 4.898ns (67.538%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 r  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.176    11.065    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.326    11.391 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.017    12.408    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.067    15.011    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.354ns (32.823%)  route 4.818ns (67.177%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 r  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.176    11.065    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.326    11.391 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    12.328    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.081    14.997    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.354ns (32.823%)  route 4.818ns (67.177%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 r  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.960    10.739    vga_unit/rgb_reg_reg[3]
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.150    10.889 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.176    11.065    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.326    11.391 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    12.328    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.061    15.017    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.126ns (29.814%)  route 5.005ns (70.186%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.706    10.486    graph_unit/x_ball_reg_reg[0]_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.124    10.610 r  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.306    10.916    vga_unit/rgb_reg_reg[7]
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.040 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.247    12.287    rgb_next[7]
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.081    14.996    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 2.126ns (30.083%)  route 4.941ns (69.917%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=21, routed)          0.812     6.486    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.150     6.636 f  graph_unit/x_delta_next2_carry__0_i_4/O
                         net (fo=2, routed)           0.505     7.141    graph_unit/x_delta_next2_carry__0_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  graph_unit/x_delta_next2_carry__0_i_3/O
                         net (fo=4, routed)           0.525     7.992    graph_unit/x_delta_next2_carry__0_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.338     8.454    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.847 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.412    graph_unit/sq_ball_on0
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.367     9.779 f  graph_unit/rgb_reg[11]_i_11/O
                         net (fo=3, routed)           0.706    10.486    graph_unit/x_ball_reg_reg[0]_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.124    10.610 r  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.306    10.916    vga_unit/rgb_reg_reg[7]
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.040 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.184    12.223    rgb_next[7]
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.067    15.010    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  2.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.995%)  route 0.135ns (42.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=56, routed)          0.135     1.725    counter_unit/state_reg[1]
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  counter_unit/r_dig0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    counter_unit/dig0_next[1]
    SLICE_X8Y5           FDCE                                         r  counter_unit/r_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X8Y5           FDCE                                         r  counter_unit/r_dig0_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121     1.583    counter_unit/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.161     1.751    counter_unit/state_reg[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.796    counter_unit/dig0_next[3]
    SLICE_X8Y5           FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X8Y5           FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121     1.583    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.158%)  route 0.130ns (37.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    nes/CLK
    SLICE_X12Y4          FDCE                                         r  nes/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  nes/count_reg_reg[7]/Q
                         net (fo=11, routed)          0.130     1.743    nes/count_reg[7]
    SLICE_X13Y4          LUT5 (Prop_lut5_I3_O)        0.049     1.792 r  nes/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    nes/count_reg[9]_i_1_n_0
    SLICE_X13Y4          FDCE                                         r  nes/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    nes/CLK
    SLICE_X13Y4          FDCE                                         r  nes/count_reg_reg[9]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X13Y4          FDCE (Hold_fdce_C_D)         0.107     1.569    nes/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    timer_unit/CLK
    SLICE_X10Y6          FDPE                                         r  timer_unit/timer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDPE (Prop_fdpe_C_Q)         0.148     1.597 r  timer_unit/timer_reg_reg[3]/Q
                         net (fo=4, routed)           0.100     1.697    timer_unit/timer_reg[3]
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.098     1.795 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    timer_unit/timer_next[4]
    SLICE_X10Y6          FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    timer_unit/CLK
    SLICE_X10Y6          FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y6          FDPE (Hold_fdpe_C_D)         0.121     1.570    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    nes/CLK
    SLICE_X12Y4          FDCE                                         r  nes/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  nes/count_reg_reg[7]/Q
                         net (fo=11, routed)          0.130     1.743    nes/count_reg[7]
    SLICE_X13Y4          LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  nes/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nes/count_reg[8]_i_1_n_0
    SLICE_X13Y4          FDCE                                         r  nes/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    nes/CLK
    SLICE_X13Y4          FDCE                                         r  nes/count_reg_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X13Y4          FDCE (Hold_fdce_C_D)         0.092     1.554    nes/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  counter_unit/r_dig1_reg[0]/Q
                         net (fo=5, routed)           0.168     1.758    counter_unit/r_dig1_reg[3]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.042     1.800 r  counter_unit/r_dig1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    counter_unit/dig1_next[2]
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.107     1.556    counter_unit/r_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.428%)  route 0.192ns (47.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    timer_unit/CLK
    SLICE_X10Y5          FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.192     1.805    timer_unit/Q[0]
    SLICE_X10Y6          LUT5 (Prop_lut5_I1_O)        0.048     1.853 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    timer_unit/timer_next[3]
    SLICE_X10Y6          FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    timer_unit/CLK
    SLICE_X10Y6          FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X10Y6          FDPE (Hold_fdpe_C_D)         0.131     1.596    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  counter_unit/r_dig1_reg[0]/Q
                         net (fo=5, routed)           0.165     1.755    counter_unit/r_dig1_reg[3]_0[0]
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  counter_unit/r_dig1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    counter_unit/dig1_next[1]
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.092     1.541    counter_unit/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 f  counter_unit/r_dig1_reg[0]/Q
                         net (fo=5, routed)           0.168     1.758    counter_unit/r_dig1_reg[3]_0[0]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  counter_unit/r_dig1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    counter_unit/r_dig1[0]_i_1_n_0
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X9Y4           FDCE                                         r  counter_unit/r_dig1_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.091     1.540    counter_unit/r_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    graph_unit/CLK
    SLICE_X5Y6           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.168     1.785    graph_unit/y_delta_reg[8]
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  graph_unit/y_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    graph_unit/y_delta_reg[8]_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    graph_unit/CLK
    SLICE_X5Y6           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.091     1.567    graph_unit/y_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5     FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5     FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y4    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5     ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y4    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y4    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y4    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y4    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y16    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.451ns (32.716%)  route 2.984ns (67.284%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.984     4.436    vga_unit/AR[0]
    SLICE_X8Y1           FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.371ns  (logic 1.451ns (33.202%)  route 2.919ns (66.798%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.919     4.371    vga_unit/AR[0]
    SLICE_X5Y2           FDCE                                         f  vga_unit/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.451ns (33.308%)  route 2.906ns (66.692%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.906     4.357    vga_unit/AR[0]
    SLICE_X7Y2           FDCE                                         f  vga_unit/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.451ns (33.308%)  route 2.906ns (66.692%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.906     4.357    vga_unit/AR[0]
    SLICE_X7Y2           FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.451ns (33.308%)  route 2.906ns (66.692%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.906     4.357    vga_unit/AR[0]
    SLICE_X7Y2           FDCE                                         f  vga_unit/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.451ns (35.560%)  route 2.630ns (64.440%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.630     4.081    vga_unit/AR[0]
    SLICE_X4Y0           FDCE                                         f  vga_unit/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.451ns (35.560%)  route 2.630ns (64.440%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.630     4.081    vga_unit/AR[0]
    SLICE_X4Y0           FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.451ns (35.560%)  route 2.630ns (64.440%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.630     4.081    vga_unit/AR[0]
    SLICE_X4Y0           FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 1.451ns (35.614%)  route 2.623ns (64.386%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.623     4.075    vga_unit/AR[0]
    SLICE_X3Y0           FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 1.451ns (35.614%)  route 2.623ns (64.386%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.623     4.075    vga_unit/AR[0]
    SLICE_X3Y0           FDCE                                         f  vga_unit/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.219ns (27.186%)  route 0.587ns (72.814%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.587     0.807    vga_unit/AR[0]
    SLICE_X3Y8           FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 0.219ns (16.954%)  route 1.074ns (83.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.074     1.293    vga_unit/AR[0]
    SLICE_X2Y2           FDCE                                         f  vga_unit/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.304ns  (logic 0.219ns (16.820%)  route 1.084ns (83.180%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.084     1.304    vga_unit/AR[0]
    SLICE_X1Y1           FDCE                                         f  vga_unit/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.304ns  (logic 0.219ns (16.820%)  route 1.084ns (83.180%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.084     1.304    vga_unit/AR[0]
    SLICE_X1Y1           FDCE                                         f  vga_unit/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.219ns (16.572%)  route 1.104ns (83.428%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.104     1.323    vga_unit/AR[0]
    SLICE_X1Y0           FDCE                                         f  vga_unit/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.219ns (16.070%)  route 1.145ns (83.930%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.145     1.364    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.219ns (16.070%)  route 1.145ns (83.930%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.145     1.364    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.219ns (15.567%)  route 1.189ns (84.433%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.189     1.408    vga_unit/AR[0]
    SLICE_X3Y1           FDCE                                         f  vga_unit/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.219ns (15.567%)  route 1.189ns (84.433%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.189     1.408    vga_unit/AR[0]
    SLICE_X3Y1           FDCE                                         f  vga_unit/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.219ns (15.466%)  route 1.198ns (84.534%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.198     1.418    vga_unit/AR[0]
    SLICE_X3Y0           FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nes/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.527ns  (logic 4.873ns (36.025%)  route 8.654ns (63.975%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     5.090    nes/CLK
    SLICE_X12Y3          FDCE                                         r  nes/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  nes/count_reg_reg[2]/Q
                         net (fo=7, routed)           1.028     6.636    nes/count_reg[2]
    SLICE_X12Y4          LUT4 (Prop_lut4_I1_O)        0.152     6.788 f  nes/FSM_sequential_state_reg[3]_i_5/O
                         net (fo=3, routed)           1.303     8.091    nes/FSM_sequential_state_reg[3]_i_5_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I0_O)        0.370     8.461 r  nes/nes_clk_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     9.135    nes/nes_clk_OBUF_inst_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I1_O)        0.328     9.463 r  nes/nes_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.648    15.112    nes_clk_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    18.617 r  nes_clk_OBUF_inst/O
                         net (fo=0)                   0.000    18.617    nes_clk
    J1                                                                r  nes_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nes/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.410ns (40.469%)  route 6.487ns (59.531%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.569     5.090    nes/CLK
    SLICE_X14Y6          FDCE                                         r  nes/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  nes/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.894     6.502    nes/state_reg_0[0]
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.152     6.654 r  nes/latch_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.593    12.247    latch_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.740    15.988 r  latch_OBUF_inst/O
                         net (fo=0)                   0.000    15.988    latch
    L2                                                                r  latch (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.021ns (59.856%)  route 2.697ns (40.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.639     5.160    vga_unit/CLK
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.678 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.697     8.375    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.879 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.879    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 3.986ns (59.892%)  route 2.670ns (40.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.670     8.276    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.806 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.806    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 3.980ns (61.145%)  route 2.529ns (38.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.529     8.136    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.660 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.660    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.961ns (60.954%)  route 2.538ns (39.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.538     8.144    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.649 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.649    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.481ns  (logic 3.985ns (61.486%)  route 2.496ns (38.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.496     8.103    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.632 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.632    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 3.975ns (61.445%)  route 2.494ns (38.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.494     8.102    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.621 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.621    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.980ns (63.082%)  route 2.329ns (36.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.329     7.936    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.460 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.460    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.294ns  (logic 3.953ns (62.794%)  route 2.342ns (37.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.637     5.158    vga_unit/CLK
    SLICE_X0Y7           FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.342     7.956    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.453 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.453    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.567     1.450    vga_unit/CLK
    SLICE_X9Y1           FDCE                                         r  vga_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga_unit/h_count_reg_reg[5]/Q
                         net (fo=42, routed)          0.146     1.737    vga_unit/h_count_reg_reg[9]_0[5]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  vga_unit/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    vga_unit/h_count_next_0[5]
    SLICE_X8Y1           FDCE                                         r  vga_unit/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.205%)  route 0.134ns (41.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.594     1.477    vga_unit/CLK
    SLICE_X5Y0           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=18, routed)          0.134     1.752    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X4Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_unit/h_count_next_0[9]
    SLICE_X4Y0           FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.683%)  route 0.136ns (42.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.479    vga_unit/CLK
    SLICE_X0Y2           FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          0.136     1.757    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X1Y2           LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_unit/h_count_next_0[1]
    SLICE_X1Y2           FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.073%)  route 0.136ns (41.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.479    vga_unit/CLK
    SLICE_X0Y2           FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          0.136     1.757    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.048     1.805 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    vga_unit/h_count_next_0[2]
    SLICE_X1Y2           FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.371%)  route 0.121ns (36.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.594     1.477    vga_unit/CLK
    SLICE_X2Y8           FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.121     1.762    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.807 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_unit/h_count_next_0[0]
    SLICE_X3Y8           FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.694%)  route 0.181ns (49.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.594     1.477    vga_unit/CLK
    SLICE_X5Y0           FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=32, routed)          0.181     1.799    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  vga_unit/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_unit/h_count_next_0[7]
    SLICE_X4Y0           FDCE                                         r  vga_unit/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.556%)  route 0.182ns (49.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.594     1.477    vga_unit/CLK
    SLICE_X5Y0           FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=32, routed)          0.182     1.800    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga_unit/h_count_next_0[8]
    SLICE_X4Y0           FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.031%)  route 0.164ns (43.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.479    vga_unit/CLK
    SLICE_X2Y1           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=27, routed)          0.164     1.807    vga_unit/Q[5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.479    vga_unit/CLK
    SLICE_X2Y1           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=27, routed)          0.167     1.810    vga_unit/Q[5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.453%)  route 0.198ns (51.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.594     1.477    vga_unit/CLK
    SLICE_X7Y1           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=27, routed)          0.198     1.816    vga_unit/Q[4]
    SLICE_X7Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  vga_unit/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga_unit/v_count_next[4]_i_1_n_0
    SLICE_X7Y2           FDCE                                         r  vga_unit/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data
                            (input port)
  Destination:            nes/up_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.453ns (23.288%)  route 4.787ns (76.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  data (IN)
                         net (fo=0)                   0.000     0.000    data
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_IBUF_inst/O
                         net (fo=2, routed)           4.787     6.241    nes/data_IBUF
    SLICE_X13Y5          FDCE                                         r  nes/up_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X13Y5          FDCE                                         r  nes/up_reg_reg/C

Slack:                    inf
  Source:                 data
                            (input port)
  Destination:            nes/down_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 1.453ns (23.821%)  route 4.647ns (76.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  data (IN)
                         net (fo=0)                   0.000     0.000    data
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_IBUF_inst/O
                         net (fo=2, routed)           4.647     6.101    nes/data_IBUF
    SLICE_X13Y6          FDCE                                         r  nes/down_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X13Y6          FDCE                                         r  nes/down_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 1.451ns (31.081%)  route 3.218ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.218     4.669    nes/AR[0]
    SLICE_X12Y3          FDCE                                         f  nes/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X12Y3          FDCE                                         r  nes/count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 1.451ns (31.081%)  route 3.218ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.218     4.669    nes/AR[0]
    SLICE_X12Y3          FDCE                                         f  nes/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X12Y3          FDCE                                         r  nes/count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 1.451ns (31.081%)  route 3.218ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.218     4.669    nes/AR[0]
    SLICE_X12Y3          FDCE                                         f  nes/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X12Y3          FDCE                                         r  nes/count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 1.451ns (31.081%)  route 3.218ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.218     4.669    nes/AR[0]
    SLICE_X12Y3          FDCE                                         f  nes/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X12Y3          FDCE                                         r  nes/count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.451ns (31.211%)  route 3.198ns (68.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.198     4.649    nes/AR[0]
    SLICE_X14Y6          FDCE                                         f  nes/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X14Y6          FDCE                                         r  nes/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/FSM_sequential_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.451ns (31.211%)  route 3.198ns (68.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.198     4.649    nes/AR[0]
    SLICE_X14Y6          FDCE                                         f  nes/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X14Y6          FDCE                                         r  nes/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nes/FSM_sequential_state_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.451ns (31.211%)  route 3.198ns (68.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.198     4.649    nes/AR[0]
    SLICE_X14Y6          FDCE                                         f  nes/FSM_sequential_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    nes/CLK
    SLICE_X14Y6          FDCE                                         r  nes/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 1.451ns (31.768%)  route 3.117ns (68.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.117     4.568    graph_unit/AR[0]
    SLICE_X7Y3           FDCE                                         f  graph_unit/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.517     4.858    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_pad_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[3]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    vga_unit/v_count_next[3]
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.101     0.242    vga_unit/v_count_next[5]
    SLICE_X2Y1           FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X2Y1           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.120     0.248    vga_unit/v_count_next[8]
    SLICE_X6Y2           FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     1.992    vga_unit/CLK
    SLICE_X6Y2           FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/v_count_next[4]
    SLICE_X7Y1           FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     1.992    vga_unit/CLK
    SLICE_X7Y1           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[0]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    vga_unit/v_count_next[0]
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[0]
    SLICE_X2Y8           FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     1.992    vga_unit/CLK
    SLICE_X2Y8           FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/v_count_next[2]
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.118     0.259    vga_unit/h_count_next[3]
    SLICE_X0Y1           FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X0Y1           FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga_unit/h_count_next[9]
    SLICE_X5Y0           FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     1.992    vga_unit/CLK
    SLICE_X5Y0           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[1]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.122     0.263    vga_unit/h_count_next[1]
    SLICE_X0Y2           FDCE                                         r  vga_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     1.994    vga_unit/CLK
    SLICE_X0Y2           FDCE                                         r  vga_unit/h_count_reg_reg[1]/C





