// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/02/2018 19:42:43"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	data_writeReg,
	ctrl_writeEnable,
	ctrl_writeReg,
	wren,
	address_dmem,
	data,
	ctrl_readRegA,
	ctrl_readRegB,
	address_imem,
	flush_overall,
	opcode,
	control,
	control_prev,
	reg3,
	signal_to_write);
input 	clock;
input 	reset;
output 	[31:0] data_writeReg;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	wren;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[11:0] address_imem;
output 	flush_overall;
output 	[4:0] opcode;
output 	[31:0] control;
output 	[31:0] control_prev;
output 	[31:0] reg3;
input 	signal_to_write;

// Design Ports Information
// data_writeReg[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_overall	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[1]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[3]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[4]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[7]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[10]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[13]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[14]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[15]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[16]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[17]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[18]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[19]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[20]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[21]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[22]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[23]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[24]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[25]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[26]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[27]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[28]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[29]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[30]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[31]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[0]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[7]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[8]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[9]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[10]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[12]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[16]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[17]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[18]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[19]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[20]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[21]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[22]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[23]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[25]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[26]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[27]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[28]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[29]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[30]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[31]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[16]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[17]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[19]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[20]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[21]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[22]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[23]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[24]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[25]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[26]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[28]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[29]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[30]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[31]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signal_to_write	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_main_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \wren~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \flush_overall~output_o ;
wire \opcode[0]~output_o ;
wire \opcode[1]~output_o ;
wire \opcode[2]~output_o ;
wire \opcode[3]~output_o ;
wire \opcode[4]~output_o ;
wire \control[0]~output_o ;
wire \control[1]~output_o ;
wire \control[2]~output_o ;
wire \control[3]~output_o ;
wire \control[4]~output_o ;
wire \control[5]~output_o ;
wire \control[6]~output_o ;
wire \control[7]~output_o ;
wire \control[8]~output_o ;
wire \control[9]~output_o ;
wire \control[10]~output_o ;
wire \control[11]~output_o ;
wire \control[12]~output_o ;
wire \control[13]~output_o ;
wire \control[14]~output_o ;
wire \control[15]~output_o ;
wire \control[16]~output_o ;
wire \control[17]~output_o ;
wire \control[18]~output_o ;
wire \control[19]~output_o ;
wire \control[20]~output_o ;
wire \control[21]~output_o ;
wire \control[22]~output_o ;
wire \control[23]~output_o ;
wire \control[24]~output_o ;
wire \control[25]~output_o ;
wire \control[26]~output_o ;
wire \control[27]~output_o ;
wire \control[28]~output_o ;
wire \control[29]~output_o ;
wire \control[30]~output_o ;
wire \control[31]~output_o ;
wire \control_prev[0]~output_o ;
wire \control_prev[1]~output_o ;
wire \control_prev[2]~output_o ;
wire \control_prev[3]~output_o ;
wire \control_prev[4]~output_o ;
wire \control_prev[5]~output_o ;
wire \control_prev[6]~output_o ;
wire \control_prev[7]~output_o ;
wire \control_prev[8]~output_o ;
wire \control_prev[9]~output_o ;
wire \control_prev[10]~output_o ;
wire \control_prev[11]~output_o ;
wire \control_prev[12]~output_o ;
wire \control_prev[13]~output_o ;
wire \control_prev[14]~output_o ;
wire \control_prev[15]~output_o ;
wire \control_prev[16]~output_o ;
wire \control_prev[17]~output_o ;
wire \control_prev[18]~output_o ;
wire \control_prev[19]~output_o ;
wire \control_prev[20]~output_o ;
wire \control_prev[21]~output_o ;
wire \control_prev[22]~output_o ;
wire \control_prev[23]~output_o ;
wire \control_prev[24]~output_o ;
wire \control_prev[25]~output_o ;
wire \control_prev[26]~output_o ;
wire \control_prev[27]~output_o ;
wire \control_prev[28]~output_o ;
wire \control_prev[29]~output_o ;
wire \control_prev[30]~output_o ;
wire \control_prev[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \my_processor|PCadder|eba_0|xor_sum2~combout ;
wire \my_processor|PCadder|eba_0|xor_sum3~combout ;
wire \my_processor|PC_in_FD[2]~2_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \my_processor|PC_FD1|dffe2|q~q ;
wire \my_processor|dx1|PC_in[2]~2_combout ;
wire \my_processor|dx1|FDPC|dffe2|q~q ;
wire \my_processor|PC_in_FD[1]~1_combout ;
wire \my_processor|PC_FD1|dffe1|q~q ;
wire \my_processor|dx1|PC_in[1]~1_combout ;
wire \my_processor|dx1|FDPC|dffe1|q~q ;
wire \my_processor|PC_in_FD[0]~0_combout ;
wire \my_processor|PC_FD1|dffe0|q~q ;
wire \my_processor|dx1|PC_in[0]~0_combout ;
wire \my_processor|dx1|FDPC|dffe0|q~q ;
wire \my_processor|PCadder|eba_0|andc3~combout ;
wire \my_processor|PC_in_FD[4]~4_combout ;
wire \my_processor|PC_FD1|dffe4|q~q ;
wire \my_processor|dx1|PC_in[4]~4_combout ;
wire \my_processor|dx1|FDPC|dffe4|q~q ;
wire \my_processor|PCadder|eba_0|andc4~combout ;
wire \my_processor|PCadder_branch|eba_0|orc4~0_combout ;
wire \my_processor|PC_in_FD[5]~5_combout ;
wire \my_processor|PC_FD1|dffe5|q~q ;
wire \my_processor|dx1|PC_in[5]~5_combout ;
wire \my_processor|dx1|FDPC|dffe5|q~q ;
wire \my_processor|PCadder|eba_0|xor_sum6~combout ;
wire \my_processor|PC_in_FD[6]~6_combout ;
wire \my_processor|PC_FD1|dffe6|q~q ;
wire \my_processor|dx1|PC_in[6]~6_combout ;
wire \my_processor|dx1|FDPC|dffe6|q~q ;
wire \my_processor|xm1|xmoldp|dffe6|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe6|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe6|q~q ;
wire \my_processor|PCadder|eba_0|xor_sum7~combout ;
wire \my_processor|PCadder|eba_0|andc7~combout ;
wire \my_processor|PC_in_FD[8]~8_combout ;
wire \my_processor|PC_FD1|dffe8|q~q ;
wire \my_processor|dx1|PC_in[8]~8_combout ;
wire \my_processor|dx1|FDPC|dffe8|q~q ;
wire \my_processor|xm1|xmoldp|dffe8|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe8|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum1~combout ;
wire \my_processor|PC_in_FD[9]~9_combout ;
wire \my_processor|PC_FD1|dffe9|q~q ;
wire \my_processor|dx1|PC_in[9]~9_combout ;
wire \my_processor|dx1|FDPC|dffe9|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum2~combout ;
wire \my_processor|PCadder|eba_1|andc2~combout ;
wire \my_processor|PC_in_FD[11]~11_combout ;
wire \my_processor|PC_FD1|dffe11|q~q ;
wire \my_processor|dx1|PC_in[11]~11_combout ;
wire \my_processor|dx1|FDPC|dffe11|q~q ;
wire \my_processor|PC_in_FD[10]~10_combout ;
wire \my_processor|PC_FD1|dffe10|q~q ;
wire \my_processor|dx1|PC_in[10]~10_combout ;
wire \my_processor|dx1|FDPC|dffe10|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc2~0_combout ;
wire \my_processor|FD_in[11]~27_combout ;
wire \my_processor|FD_IR1|dffe11|q~q ;
wire \my_processor|dx1|IR_in[11]~13_combout ;
wire \my_processor|dx1|DXIR|dffe11|q~feeder_combout ;
wire \my_processor|dx1|DXIR|dffe11|q~q ;
wire \my_processor|FD_in[8]~29_combout ;
wire \my_processor|FD_IR1|dffe8|q~q ;
wire \my_processor|dx1|IR_in[8]~15_combout ;
wire \my_processor|dx1|DXIR|dffe8|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc0~0_combout ;
wire \my_processor|FD_in[6]~21_combout ;
wire \my_processor|FD_IR1|dffe6|q~q ;
wire \my_processor|dx1|IR_in[6]~12_combout ;
wire \my_processor|dx1|DXIR|dffe6|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc6~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc2~0_combout ;
wire \my_processor|PC_in_FD[3]~3_combout ;
wire \my_processor|PC_FD1|dffe3|q~q ;
wire \my_processor|dx1|PC_in[3]~3_combout ;
wire \my_processor|dx1|FDPC|dffe3|q~q ;
wire \my_processor|FD_in[3]~22_combout ;
wire \my_processor|FD_IR1|dffe3|q~q ;
wire \my_processor|dx1|IR_in[3]~10_combout ;
wire \my_processor|dx1|DXIR|dffe3|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc4~1_combout ;
wire \my_processor|PCadder_branch|eba_0|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc6~1_combout ;
wire \my_processor|PC_in_FD[7]~7_combout ;
wire \my_processor|PC_FD1|dffe7|q~q ;
wire \my_processor|dx1|PC_in[7]~7_combout ;
wire \my_processor|dx1|FDPC|dffe7|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc7~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc0~1_combout ;
wire \my_processor|PCadder_branch|eba_1|orc1~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc2~1_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum3~combout ;
wire \my_processor|xm1|xmoldp|dffe11|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe11|q~q ;
wire \my_processor|dx1|control_in[17]~14_combout ;
wire \my_processor|dx1|DXcontrol|dffe17|q~q ;
wire \my_processor|alu_op[2]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ;
wire \my_processor|FD_in[14]~15_combout ;
wire \my_processor|FD_IR1|dffe14|q~q ;
wire \my_processor|dx1|IR_in[14]~6_combout ;
wire \my_processor|dx1|DXIR|dffe14|q~q ;
wire \my_processor|FD_in[12]~6_combout ;
wire \my_processor|FD_IR1|dffe12|q~q ;
wire \my_processor|dx1|IR_in[12]~4_combout ;
wire \my_processor|dx1|DXIR|dffe12|q~q ;
wire \my_processor|FD_in[16]~19_combout ;
wire \my_processor|FD_IR1|dffe16|q~q ;
wire \my_processor|dx1|IR_in[16]~8_combout ;
wire \my_processor|dx1|DXIR|dffe16|q~q ;
wire \my_processor|alu_B[8]~2_combout ;
wire \my_processor|FD_in[15]~17_combout ;
wire \my_processor|FD_IR1|dffe15|q~q ;
wire \my_processor|dx1|IR_in[15]~7_combout ;
wire \my_processor|dx1|DXIR|dffe15|q~q ;
wire \my_processor|controls|control[8]~13_combout ;
wire \my_processor|controls|control[22]~14_combout ;
wire \my_processor|controls|control[21]~6_combout ;
wire \my_processor|controls|control[2]~8_combout ;
wire \my_processor|controls|control[18]~11_combout ;
wire \my_processor|controls|control[4]~15_combout ;
wire \my_processor|dx1|control_in[4]~19_combout ;
wire \my_processor|dx1|DXcontrol|dffe4|q~q ;
wire \my_processor|xm1|XMcontrol|dffe4|q~q ;
wire \my_processor|mw1|MWctrl|dffe4|q~q ;
wire \my_processor|dx1|control_in[2]~13_combout ;
wire \my_processor|dx1|DXcontrol|dffe2|q~q ;
wire \my_processor|FD_in[13]~13_combout ;
wire \my_processor|FD_IR1|dffe13|q~q ;
wire \my_processor|dx1|IR_in[13]~5_combout ;
wire \my_processor|dx1|DXIR|dffe13|q~q ;
wire \my_processor|alu_B[8]~1_combout ;
wire \my_processor|alu_B[8]~3_combout ;
wire \my_processor|B_bypass_MX_sel~0_combout ;
wire \my_processor|alu_B[8]~0_combout ;
wire \my_processor|alu_B[11]~40_combout ;
wire \my_processor|alu_B[11]~41_combout ;
wire \my_processor|FD_in[20]~3_combout ;
wire \my_processor|FD_IR1|dffe20|q~q ;
wire \my_processor|dx1|IR_in[20]~2_combout ;
wire \my_processor|dx1|DXIR|dffe20|q~q ;
wire \my_processor|FD_in[17]~0_combout ;
wire \my_processor|FD_IR1|dffe17|q~q ;
wire \my_processor|dx1|DXA|dffe24|q~1_combout ;
wire \my_processor|dx1|DXIR|dffe17|q~q ;
wire \my_processor|FD_in[19]~2_combout ;
wire \my_processor|FD_IR1|dffe19|q~q ;
wire \my_processor|dx1|IR_in[19]~1_combout ;
wire \my_processor|dx1|DXIR|dffe19|q~q ;
wire \my_processor|FD_in[18]~1_combout ;
wire \my_processor|FD_IR1|dffe18|q~q ;
wire \my_processor|dx1|IR_in[18]~0_combout ;
wire \my_processor|dx1|DXIR|dffe18|q~q ;
wire \my_processor|A_bypass_MX_sel~0_combout ;
wire \my_processor|needs_bypassing_A~combout ;
wire \my_processor|dx1|DXA|dffe24|q~0_combout ;
wire \my_processor|dx1|A_in[11]~19_combout ;
wire \my_processor|dx1|DXA|dffe11|q~q ;
wire \my_processor|alu_A[11]~39_combout ;
wire \my_processor|alu_A[11]~40_combout ;
wire \my_processor|alu_op[1]~1_combout ;
wire \my_processor|xm1|xmoldp|dffe10|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe10|q~q ;
wire \my_processor|xm1|b|dffe10|q~q ;
wire \my_processor|data[10]~10_combout ;
wire \my_processor|alu_op[0]~0_combout ;
wire \my_regfile|gen_registers[31].and_enable~combout ;
wire \my_regfile|gen_registers[31].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|register_out[0]~0_combout ;
wire \signal_to_write~input_o ;
wire \my_regfile|reg1|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|register_out[0]~1_combout ;
wire \my_regfile|muxA|mux_results|register_out[0]~2_combout ;
wire \my_processor|dx1|DXA|dffe0|q~q ;
wire \my_processor|alu_A[0]~62_combout ;
wire \my_processor|alu_A[0]~63_combout ;
wire \my_processor|alu_A[0]~64_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout ;
wire \my_processor|xm1|xmoldp|dffe4|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe4|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe4|q~q ;
wire \my_processor|FD_in[25]~16_combout ;
wire \my_processor|FD_IR1|dffe25|q~q ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|FD_in[26]~18_combout ;
wire \my_processor|FD_IR1|dffe26|q~q ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_processor|FD_in[23]~12_combout ;
wire \my_processor|FD_IR1|dffe23|q~q ;
wire \my_processor|ctrl_readRegB[1]~1_combout ;
wire \my_processor|FD_in[24]~14_combout ;
wire \my_processor|FD_IR1|dffe24|q~q ;
wire \my_processor|ctrl_readRegB[2]~2_combout ;
wire \my_processor|dx1|DXB|dffe14|q~0_combout ;
wire \my_processor|FD_in[22]~5_combout ;
wire \my_processor|FD_IR1|dffe22|q~q ;
wire \my_processor|dx1|DXB|dffe14|q~1_combout ;
wire \my_processor|dx1|DXB|dffe14|q~2_combout ;
wire \my_processor|dx1|B_in[4]~3_combout ;
wire \my_processor|dx1|DXB|dffe4|q~q ;
wire \my_processor|xm1|b|dffe4|q~q ;
wire \my_processor|data[4]~4_combout ;
wire \my_processor|PCadder|eba_1|xor_sum4~combout ;
wire \my_processor|PC_in_FD[12]~12_combout ;
wire \my_processor|PC_FD1|dffe12|q~q ;
wire \my_processor|dx1|PC_in[12]~12_combout ;
wire \my_processor|dx1|FDPC|dffe12|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ;
wire \my_processor|xm1|xmoldp|dffe12|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe12|q~q ;
wire \my_processor|xm1|b|dffe12|q~q ;
wire \my_processor|data[12]~12_combout ;
wire \my_processor|dx1|A_in[8]~22_combout ;
wire \my_processor|dx1|DXA|dffe8|q~q ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ;
wire \my_regfile|gen_registers[31].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~14_combout ;
wire \my_processor|dx1|DXB|dffe14|q~q ;
wire \my_processor|xm1|b|dffe14|q~q ;
wire \my_processor|data[14]~14_combout ;
wire \my_processor|xm1|xmoldp|dffe2|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe2|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe2|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe2|q~q ;
wire \my_processor|dx1|B_in[2]~1_combout ;
wire \my_processor|dx1|DXB|dffe2|q~q ;
wire \my_processor|xm1|b|dffe2|q~q ;
wire \my_processor|data[2]~2_combout ;
wire \my_processor|xm1|xmoldp|dffe3|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe3|q~q ;
wire \my_processor|xm1|xmoldp|dffe5|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe5|q~q ;
wire \my_processor|PC_calculated[27]~86_combout ;
wire \my_processor|PC|dffe27|q~4_combout ;
wire \my_processor|PCadder|eba_2|xor_sum2~combout ;
wire \my_processor|xm1|b|dffe18|q~q ;
wire \my_processor|data[18]~18_combout ;
wire \my_processor|PC_in_FD[14]~14_combout ;
wire \my_processor|PC_FD1|dffe14|q~q ;
wire \my_processor|dx1|PC_in[14]~14_combout ;
wire \my_processor|dx1|FDPC|dffe14|q~q ;
wire \my_processor|PC_in_FD[13]~13_combout ;
wire \my_processor|PC_FD1|dffe13|q~q ;
wire \my_processor|dx1|PC_in[13]~13_combout ;
wire \my_processor|dx1|FDPC|dffe13|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc4~1_combout ;
wire \my_processor|PCadder_branch|eba_1|orc4~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ;
wire \my_processor|PC|dffe19|q~2_combout ;
wire \my_processor|PC_calculated[14]~46_combout ;
wire \my_processor|PC_calculated[14]~47_combout ;
wire \my_processor|PC_calculated[14]~48_combout ;
wire \my_processor|PC|dffe14|q~q ;
wire \my_processor|PCadder|eba_2|xor_sum0~combout ;
wire \my_processor|PCadder_branch|eba_1|orc6~0_combout ;
wire \my_processor|PC_in_FD[15]~15_combout ;
wire \my_processor|PC_FD1|dffe15|q~q ;
wire \my_processor|dx1|PC_in[15]~15_combout ;
wire \my_processor|dx1|FDPC|dffe15|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc6~1_combout ;
wire \my_processor|PCadder_branch|eba_1|orc7~0_combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ;
wire \my_processor|dx1|B_in[16]~13_combout ;
wire \my_processor|dx1|DXB|dffe16|q~q ;
wire \my_processor|PC_calculated[16]~52_combout ;
wire \my_processor|PC_calculated[16]~53_combout ;
wire \my_processor|PC_calculated[16]~54_combout ;
wire \my_processor|PC|dffe16|q~q ;
wire \my_processor|PC_in_FD[16]~16_combout ;
wire \my_processor|PC_FD1|dffe16|q~q ;
wire \my_processor|dx1|PC_in[16]~16_combout ;
wire \my_processor|dx1|FDPC|dffe16|q~q ;
wire \my_processor|xm1|xmoldp|dffe16|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe16|q~q ;
wire \my_processor|xm1|b|dffe16|q~q ;
wire \my_processor|data[16]~16_combout ;
wire \my_regfile|gen_registers[31].regs|dffe17|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~23_combout ;
wire \my_processor|dx1|DXB|dffe17|q~q ;
wire \my_processor|xm1|b|dffe17|q~q ;
wire \my_processor|data[17]~17_combout ;
wire \my_processor|mw1|MWmem|dffe16|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe16|q~q ;
wire \my_processor|xm1|xmoldp|dffe15|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe15|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~22_combout ;
wire \my_processor|dx1|DXB|dffe15|q~q ;
wire \my_processor|xm1|b|dffe15|q~q ;
wire \my_processor|data[15]~15_combout ;
wire \my_processor|mw1|MWmem|dffe15|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe15|q~q ;
wire \my_processor|mw1|MWout|dffe15|q~q ;
wire \my_processor|WM_bypass_data[15]~30_combout ;
wire \my_processor|WM_bypass_data[15]~31_combout ;
wire \my_processor|dx1|A_in[15]~15_combout ;
wire \my_processor|dx1|DXA|dffe15|q~q ;
wire \my_processor|alu_A[15]~31_combout ;
wire \my_processor|alu_A[15]~32_combout ;
wire \my_processor|dx1|A_in[14]~16_combout ;
wire \my_processor|dx1|DXA|dffe14|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe28|q~q ;
wire \my_processor|dx1|B_in[28]~7_combout ;
wire \my_processor|dx1|DXB|dffe28|q~q ;
wire \my_processor|xm1|b|dffe28|q~q ;
wire \my_processor|data[28]~28_combout ;
wire \my_regfile|gen_registers[31].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~29_combout ;
wire \my_processor|dx1|DXB|dffe29|q~q ;
wire \my_processor|PC_calculated[29]~93_combout ;
wire \my_processor|PC|dffe27|q~5_combout ;
wire \my_processor|PC_in_FD[30]~30_combout ;
wire \my_processor|PC_FD1|dffe30|q~q ;
wire \my_processor|dx1|PC_in[30]~30_combout ;
wire \my_processor|dx1|FDPC|dffe30|q~q ;
wire \my_processor|xm1|xmoldp|dffe30|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~6_combout ;
wire \my_processor|dx1|DXB|dffe30|q~q ;
wire \my_processor|xm1|b|dffe30|q~q ;
wire \my_processor|data[30]~30_combout ;
wire \my_regfile|gen_registers[31].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~30_combout ;
wire \my_processor|dx1|DXB|dffe31|q~q ;
wire \my_processor|xm1|b|dffe31|q~q ;
wire \my_processor|data[31]~31_combout ;
wire \my_processor|mw1|MWmem|dffe30|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe30|q~q ;
wire \my_processor|mw1|MWout|dffe30|q~q ;
wire \my_processor|WM_bypass_data[30]~60_combout ;
wire \my_processor|WM_bypass_data[30]~61_combout ;
wire \my_regfile|gen_registers[31].regs|dffe30|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe30|q~q ;
wire \my_processor|dx1|A_in[30]~0_combout ;
wire \my_processor|dx1|DXA|dffe30|q~q ;
wire \my_processor|alu_A[30]~1_combout ;
wire \my_processor|alu_A[30]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout ;
wire \my_processor|alu_B[12]~38_combout ;
wire \my_processor|xm1|xmoldp|dffe9|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe9|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe9|q~q ;
wire \my_processor|xm1|b|dffe8|q~q ;
wire \my_processor|data[8]~8_combout ;
wire \my_processor|dx1|B_in[9]~21_combout ;
wire \my_processor|dx1|DXB|dffe9|q~q ;
wire \my_processor|xm1|b|dffe9|q~q ;
wire \my_processor|data[9]~9_combout ;
wire \my_processor|mw1|MWmem|dffe9|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe9|q~q ;
wire \my_processor|mw1|MWout|dffe9|q~q ;
wire \my_processor|WM_bypass_data[9]~18_combout ;
wire \my_processor|WM_bypass_data[9]~19_combout ;
wire \my_regfile|gen_registers[31].regs|dffe9|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe9|q~q ;
wire \my_processor|dx1|A_in[9]~21_combout ;
wire \my_processor|dx1|DXA|dffe9|q~q ;
wire \my_processor|alu_A[9]~43_combout ;
wire \my_processor|alu_A[9]~44_combout ;
wire \my_processor|xm1|xmoldp|dffe1|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe1|q~q ;
wire \my_regfile|muxB|mux_results|register_out[0]~0_combout ;
wire \my_regfile|muxB|mux_results|register_out[0]~1_combout ;
wire \my_processor|ctrl_readRegB[0]~0_combout ;
wire \my_regfile|muxB|mux_results|register_out[0]~2_combout ;
wire \my_processor|dx1|DXB|dffe0|q~q ;
wire \my_processor|xm1|b|dffe0|q~q ;
wire \my_processor|data[0]~0_combout ;
wire \my_processor|dx1|B_in[1]~0_combout ;
wire \my_processor|dx1|DXB|dffe1|q~q ;
wire \my_processor|xm1|b|dffe1|q~q ;
wire \my_processor|data[1]~1_combout ;
wire \my_processor|mw1|MWmem|dffe1|q~q ;
wire \my_processor|mw1|MWout|dffe1|q~q ;
wire \my_processor|WM_bypass_data[1]~2_combout ;
wire \my_processor|WM_bypass_data[1]~3_combout ;
wire \my_regfile|gen_registers[31].regs|dffe1|q~q ;
wire \my_processor|dx1|A_in[1]~29_combout ;
wire \my_processor|dx1|DXA|dffe1|q~q ;
wire \my_processor|alu_A[1]~59_combout ;
wire \my_processor|alu_A[1]~60_combout ;
wire \my_processor|alu_A[1]~61_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout ;
wire \my_processor|xm1|xmoldp|dffe7|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe7|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe7|q~q ;
wire \my_processor|mw1|MWout|dffe7|q~q ;
wire \my_processor|xm1|b|dffe6|q~q ;
wire \my_processor|data[6]~6_combout ;
wire \my_processor|dx1|B_in[7]~20_combout ;
wire \my_processor|dx1|DXB|dffe7|q~q ;
wire \my_processor|xm1|b|dffe7|q~q ;
wire \my_processor|data[7]~7_combout ;
wire \my_processor|mw1|MWmem|dffe7|q~q ;
wire \my_processor|WM_bypass_data[7]~14_combout ;
wire \my_processor|WM_bypass_data[7]~15_combout ;
wire \my_regfile|gen_registers[31].regs|dffe7|q~q ;
wire \my_processor|dx1|A_in[7]~23_combout ;
wire \my_processor|dx1|DXA|dffe7|q~q ;
wire \my_processor|alu_A[7]~47_combout ;
wire \my_processor|alu_A[7]~48_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout ;
wire \my_processor|dx1|A_in[12]~18_combout ;
wire \my_processor|dx1|DXA|dffe12|q~q ;
wire \my_processor|alu_A[12]~37_combout ;
wire \my_processor|alu_A[12]~38_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ;
wire \my_processor|PC_in_FD[20]~20_combout ;
wire \my_processor|PC_FD1|dffe20|q~q ;
wire \my_processor|dx1|PC_in[20]~20_combout ;
wire \my_processor|dx1|FDPC|dffe20|q~q ;
wire \my_processor|xm1|xmoldp|dffe20|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe20|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe20|q~q ;
wire \my_processor|dx1|B_in[20]~11_combout ;
wire \my_processor|dx1|DXB|dffe20|q~q ;
wire \my_processor|alu_B[20]~28_combout ;
wire \my_processor|alu_B[20]~29_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ;
wire \my_processor|dx1|A_in[18]~12_combout ;
wire \my_processor|dx1|DXA|dffe18|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum1~combout ;
wire \my_processor|PC_in_FD[24]~24_combout ;
wire \my_processor|PC_FD1|dffe24|q~q ;
wire \my_processor|dx1|PC_in[24]~24_combout ;
wire \my_processor|dx1|FDPC|dffe24|q~q ;
wire \my_processor|PC_in_FD[23]~23_combout ;
wire \my_processor|PC_FD1|dffe23|q~q ;
wire \my_processor|dx1|PC_in[23]~23_combout ;
wire \my_processor|dx1|FDPC|dffe23|q~q ;
wire \my_processor|PC_in_FD[22]~22_combout ;
wire \my_processor|PC_FD1|dffe22|q~q ;
wire \my_processor|dx1|PC_in[22]~22_combout ;
wire \my_processor|dx1|FDPC|dffe22|q~q ;
wire \my_processor|PCadder|eba_2|xor_sum5~combout ;
wire \my_processor|PC_in_FD[18]~18_combout ;
wire \my_processor|PC_FD1|dffe18|q~q ;
wire \my_processor|dx1|PC_in[18]~18_combout ;
wire \my_processor|dx1|FDPC|dffe18|q~q ;
wire \my_processor|PC_in_FD[19]~19_combout ;
wire \my_processor|PC_FD1|dffe19|q~q ;
wire \my_processor|dx1|PC_in[19]~19_combout ;
wire \my_processor|dx1|FDPC|dffe19|q~q ;
wire \my_processor|PCadder_branch|eba_2|orc1~0_combout ;
wire \my_processor|PCadder_branch|eba_2|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum5~combout ;
wire \my_processor|xm1|xmoldp|dffe21|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe21|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe21|q~q ;
wire \my_processor|xm1|b|dffe20|q~q ;
wire \my_processor|data[20]~20_combout ;
wire \my_processor|xm1|b|dffe21|q~q ;
wire \my_processor|data[21]~21_combout ;
wire \my_processor|mw1|MWmem|dffe21|q~q ;
wire \my_processor|alu_B[21]~56_combout ;
wire \my_processor|alu_B[21]~57_combout ;
wire \my_processor|dx1|A_in[21]~9_combout ;
wire \my_processor|dx1|DXA|dffe21|q~q ;
wire \my_processor|alu_A[21]~19_combout ;
wire \my_processor|alu_A[21]~20_combout ;
wire \my_processor|alu_B[18]~30_combout ;
wire \my_processor|alu_B[18]~31_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22_combout ;
wire \my_processor|dx1|A_in[29]~1_combout ;
wire \my_processor|dx1|DXA|dffe29|q~q ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ;
wire \my_processor|xm1|xmoldp|dffe22|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe22|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe22|q~q ;
wire \my_processor|mw1|MWout|dffe22|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe22|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~10_combout ;
wire \my_processor|dx1|DXB|dffe22|q~q ;
wire \my_processor|xm1|b|dffe22|q~q ;
wire \my_processor|data[22]~22_combout ;
wire \my_processor|xm1|xmoldp|dffe23|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe23|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe23|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~26_combout ;
wire \my_processor|dx1|DXB|dffe23|q~q ;
wire \my_processor|alu_B[23]~58_combout ;
wire \my_processor|alu_B[23]~59_combout ;
wire \my_processor|dx1|A_in[23]~7_combout ;
wire \my_processor|dx1|DXA|dffe23|q~q ;
wire \my_processor|alu_A[23]~15_combout ;
wire \my_processor|alu_A[23]~16_combout ;
wire \my_processor|aluer|subtraction|eba_2|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum7~combout ;
wire \my_processor|aluer|addition|eba_2|orc6~3_combout ;
wire \my_processor|dx1|A_in[20]~10_combout ;
wire \my_processor|dx1|DXA|dffe20|q~q ;
wire \my_processor|alu_A[20]~21_combout ;
wire \my_processor|aluer|addition|eba_2|orc4~3_combout ;
wire \my_processor|aluer|addition|eba_2|orc4~2_combout ;
wire \my_processor|aluer|addition|eba_2|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc6~2_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ;
wire \my_processor|dx1|A_in[27]~3_combout ;
wire \my_processor|dx1|DXA|dffe27|q~q ;
wire \my_processor|alu_A[27]~7_combout ;
wire \my_processor|alu_A[27]~8_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout ;
wire \my_processor|xm1|xmoldp|dffe24|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe24|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe24|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe24|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe24|q~q ;
wire \my_processor|dx1|B_in[24]~9_combout ;
wire \my_processor|dx1|DXB|dffe24|q~q ;
wire \my_processor|alu_B[24]~24_combout ;
wire \my_processor|alu_B[24]~25_combout ;
wire \my_processor|aluer|subtraction|eba_2|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum0~combout ;
wire \my_processor|aluer|addition|eba_2|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ;
wire \my_processor|xm1|XMoutput|dffe24|q~q ;
wire \my_processor|mw1|MWout|dffe24|q~q ;
wire \my_processor|xm1|b|dffe24|q~q ;
wire \my_processor|data[24]~24_combout ;
wire \my_regfile|gen_registers[31].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~27_combout ;
wire \my_processor|dx1|DXB|dffe25|q~q ;
wire \my_processor|xm1|b|dffe25|q~q ;
wire \my_processor|data[25]~25_combout ;
wire \my_processor|mw1|MWmem|dffe24|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe24|q~q ;
wire \my_processor|WM_bypass_data[24]~48_combout ;
wire \my_processor|WM_bypass_data[24]~49_combout ;
wire \my_processor|dx1|A_in[24]~6_combout ;
wire \my_processor|dx1|DXA|dffe24|q~q ;
wire \my_processor|alu_A[24]~13_combout ;
wire \my_processor|alu_A[24]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ;
wire \my_processor|xm1|XMoutput|dffe23|q~q ;
wire \my_processor|mw1|MWout|dffe23|q~q ;
wire \my_processor|mw1|MWmem|dffe23|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe23|q~q ;
wire \my_processor|WM_bypass_data[23]~46_combout ;
wire \my_processor|WM_bypass_data[23]~47_combout ;
wire \my_processor|xm1|b|dffe23|q~q ;
wire \my_processor|data[23]~23_combout ;
wire \my_processor|mw1|MWmem|dffe22|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe22|q~q ;
wire \my_processor|WM_bypass_data[22]~44_combout ;
wire \my_processor|WM_bypass_data[22]~45_combout ;
wire \my_processor|alu_B[22]~26_combout ;
wire \my_processor|alu_B[22]~27_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum6~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ;
wire \my_processor|xm1|XMoutput|dffe22|q~q ;
wire \my_processor|dx1|A_in[22]~8_combout ;
wire \my_processor|dx1|DXA|dffe22|q~q ;
wire \my_processor|alu_A[22]~17_combout ;
wire \my_processor|alu_A[22]~18_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ;
wire \my_processor|alu_B[29]~64_combout ;
wire \my_processor|alu_B[29]~65_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ;
wire \my_processor|PC_in_FD[26]~26_combout ;
wire \my_processor|PC_FD1|dffe26|q~q ;
wire \my_processor|dx1|PC_in[26]~26_combout ;
wire \my_processor|dx1|FDPC|dffe26|q~q ;
wire \my_processor|xm1|xmoldp|dffe26|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe26|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe26|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe26|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~8_combout ;
wire \my_processor|dx1|DXB|dffe26|q~q ;
wire \my_processor|xm1|b|dffe26|q~q ;
wire \my_processor|data[26]~26_combout ;
wire \my_processor|xm1|b|dffe27|q~q ;
wire \my_processor|data[27]~27_combout ;
wire \my_processor|mw1|MWmem|dffe26|q~q ;
wire \my_processor|mw1|MWout|dffe26|q~q ;
wire \my_processor|WM_bypass_data[26]~52_combout ;
wire \my_processor|WM_bypass_data[26]~53_combout ;
wire \my_processor|alu_B[26]~22_combout ;
wire \my_processor|alu_B[26]~23_combout ;
wire \my_processor|aluer|addition|eba_3|orc2~3_combout ;
wire \my_processor|alu_B[27]~62_combout ;
wire \my_processor|alu_B[27]~63_combout ;
wire \my_processor|aluer|and_func|gen1[24].and_func~combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ;
wire \my_processor|aluer|addition|eba_3|orc0~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum1~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ;
wire \my_processor|xm1|XMoutput|dffe25|q~q ;
wire \my_processor|alu_B[25]~60_combout ;
wire \my_processor|alu_B[25]~61_combout ;
wire \my_processor|aluer|addition|eba_3|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_3|orc2~2_combout ;
wire \my_processor|aluer|addition|eba_3|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum4~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ;
wire \my_processor|xm1|XMoutput|dffe28|q~q ;
wire \my_processor|alu_B[28]~20_combout ;
wire \my_processor|alu_B[28]~21_combout ;
wire \my_processor|aluer|subtraction|eba_3|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum5~combout ;
wire \my_processor|dx1|A_in[28]~2_combout ;
wire \my_processor|dx1|DXA|dffe28|q~q ;
wire \my_processor|alu_A[28]~5_combout ;
wire \my_processor|aluer|addition|eba_3|orc4~3_combout ;
wire \my_processor|aluer|addition|eba_3|orc4~2_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ;
wire \my_processor|xm1|XMoutput|dffe29|q~q ;
wire \my_processor|alu_A[29]~3_combout ;
wire \my_processor|alu_A[29]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ;
wire \my_processor|alu_B[16]~32_combout ;
wire \my_processor|alu_B[16]~33_combout ;
wire \my_processor|aluer|subtraction|eba_2|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum1~combout ;
wire \my_processor|alu_B[14]~34_combout ;
wire \my_processor|alu_B[14]~35_combout ;
wire \my_processor|xm1|xmoldp|dffe13|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe13|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe13|q~q ;
wire \my_processor|mw1|MWout|dffe13|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe13|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe13|q~q ;
wire \my_processor|dx1|B_in[13]~15_combout ;
wire \my_processor|dx1|DXB|dffe13|q~q ;
wire \my_processor|xm1|b|dffe13|q~q ;
wire \my_processor|data[13]~13_combout ;
wire \my_processor|mw1|MWmem|dffe13|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe13|q~q ;
wire \my_processor|WM_bypass_data[13]~26_combout ;
wire \my_processor|WM_bypass_data[13]~27_combout ;
wire \my_processor|alu_B[13]~36_combout ;
wire \my_processor|alu_B[13]~37_combout ;
wire \my_processor|alu_B[8]~44_combout ;
wire \my_processor|alu_B[8]~45_combout ;
wire \my_processor|aluer|addition|eba_1|orc0~3_combout ;
wire \my_processor|alu_B[7]~46_combout ;
wire \my_processor|alu_B[7]~47_combout ;
wire \my_processor|alu_B[6]~14_combout ;
wire \my_processor|alu_B[6]~15_combout ;
wire \my_processor|aluer|and_func|gen1[6].and_func~combout ;
wire \my_processor|dx1|A_in[4]~26_combout ;
wire \my_processor|dx1|DXA|dffe4|q~q ;
wire \my_processor|alu_A[4]~53_combout ;
wire \my_processor|alu_B[4]~12_combout ;
wire \my_processor|alu_B[4]~13_combout ;
wire \my_processor|aluer|and_func|gen1[4].and_func~combout ;
wire \my_regfile|gen_registers[31].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~5_combout ;
wire \my_processor|dx1|DXB|dffe5|q~q ;
wire \my_processor|alu_B[5]~16_combout ;
wire \my_processor|alu_B[5]~17_combout ;
wire \my_regfile|gen_registers[31].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~2_combout ;
wire \my_processor|dx1|DXB|dffe3|q~q ;
wire \my_processor|alu_B[3]~10_combout ;
wire \my_processor|alu_B[3]~11_combout ;
wire \my_processor|alu_B[2]~8_combout ;
wire \my_processor|alu_B[2]~9_combout ;
wire \my_processor|alu_B[1]~6_combout ;
wire \my_processor|alu_B[1]~7_combout ;
wire \my_processor|alu_B[0]~4_combout ;
wire \my_processor|alu_B[0]~5_combout ;
wire \my_processor|aluer|addition|eba_0|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc3~1_combout ;
wire \my_processor|aluer|addition|eba_0|orc4~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc6~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc0~2_combout ;
wire \my_processor|alu_B[9]~48_combout ;
wire \my_processor|alu_B[9]~49_combout ;
wire \my_processor|aluer|addition|eba_1|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc3~1_combout ;
wire \my_processor|aluer|addition|eba_1|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc5~1_combout ;
wire \my_processor|aluer|addition|eba_1|orc6~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc0~0_combout ;
wire \my_processor|aluer|and_func|gen1[16].and_func~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ;
wire \my_processor|xm1|XMoutput|dffe17|q~q ;
wire \my_processor|alu_B[17]~52_combout ;
wire \my_processor|alu_B[17]~53_combout ;
wire \my_processor|aluer|subtraction|eba_2|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ;
wire \my_processor|xm1|XMoutput|dffe21|q~q ;
wire \my_processor|mw1|MWout|dffe21|q~q ;
wire \my_processor|WM_bypass_data[21]~42_combout ;
wire \my_processor|WM_bypass_data[21]~43_combout ;
wire \my_regfile|gen_registers[31].regs|dffe21|q~q ;
wire \my_processor|dx1|B_in[21]~25_combout ;
wire \my_processor|dx1|DXB|dffe21|q~q ;
wire \my_processor|PC_calculated[21]~67_combout ;
wire \my_processor|PC_calculated[21]~68_combout ;
wire \my_processor|PC_calculated[21]~69_combout ;
wire \my_processor|PC|dffe21|q~q ;
wire \my_processor|PC_in_FD[21]~21_combout ;
wire \my_processor|PC_FD1|dffe21|q~q ;
wire \my_processor|dx1|PC_in[21]~21_combout ;
wire \my_processor|dx1|FDPC|dffe21|q~q ;
wire \my_processor|PCadder_branch|eba_2|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_2|orc6~0_combout ;
wire \my_processor|PCadder_branch|eba_3|orc0~0_combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ;
wire \my_processor|dx1|target_in[25]~3_combout ;
wire \my_processor|dx1|DXtarget|dffe25|q~q ;
wire \my_processor|PC_calculated[25]~80_combout ;
wire \my_processor|PC_calculated[25]~81_combout ;
wire \my_processor|PC_calculated[25]~82_combout ;
wire \my_processor|PC|dffe25|q~q ;
wire \my_processor|PC_in_FD[25]~25_combout ;
wire \my_processor|PC_FD1|dffe25|q~q ;
wire \my_processor|dx1|PC_in[25]~25_combout ;
wire \my_processor|dx1|FDPC|dffe25|q~q ;
wire \my_processor|xm1|xmoldp|dffe25|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe25|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe25|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe25|q~q ;
wire \my_processor|mw1|MWmem|dffe25|q~q ;
wire \my_processor|mw1|MWout|dffe25|q~q ;
wire \my_processor|WM_bypass_data[25]~50_combout ;
wire \my_processor|WM_bypass_data[25]~51_combout ;
wire \my_processor|dx1|A_in[25]~5_combout ;
wire \my_processor|dx1|DXA|dffe25|q~q ;
wire \my_processor|alu_A[25]~11_combout ;
wire \my_processor|alu_A[25]~12_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ;
wire \my_processor|aluer|addition|eba_2|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum2~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ;
wire \my_processor|xm1|XMoutput|dffe18|q~q ;
wire \my_processor|alu_A[18]~25_combout ;
wire \my_processor|alu_A[18]~26_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ;
wire \my_processor|aluer|and_func|gen1[18].and_func~combout ;
wire \my_processor|aluer|addition|eba_2|orc2~0_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum3~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ;
wire \my_processor|xm1|XMoutput|dffe19|q~q ;
wire \my_processor|xm1|xmoldp|dffe19|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe19|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~24_combout ;
wire \my_processor|dx1|DXB|dffe19|q~q ;
wire \my_processor|xm1|b|dffe19|q~q ;
wire \my_processor|data[19]~19_combout ;
wire \my_processor|mw1|MWmem|dffe19|q~q ;
wire \my_processor|mw1|MWout|dffe19|q~q ;
wire \my_processor|WM_bypass_data[19]~38_combout ;
wire \my_processor|WM_bypass_data[19]~39_combout ;
wire \my_processor|alu_B[19]~54_combout ;
wire \my_processor|alu_B[19]~55_combout ;
wire \my_processor|aluer|addition|eba_2|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum4~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ;
wire \my_processor|xm1|XMoutput|dffe20|q~q ;
wire \my_processor|mw1|MWout|dffe20|q~q ;
wire \my_processor|mw1|MWmem|dffe20|q~q ;
wire \my_processor|WM_bypass_data[20]~40_combout ;
wire \my_processor|WM_bypass_data[20]~41_combout ;
wire \my_processor|alu_A[20]~22_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum2~combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ;
wire \my_processor|xm1|XMoutput|dffe26|q~q ;
wire \my_processor|dx1|A_in[26]~4_combout ;
wire \my_processor|dx1|DXA|dffe26|q~q ;
wire \my_processor|alu_A[26]~9_combout ;
wire \my_processor|alu_A[26]~10_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165_combout ;
wire \my_processor|aluer|addition|eba_3|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_3|orc6~0_combout ;
wire \my_processor|alu_B[31]~66_combout ;
wire \my_processor|alu_B[31]~67_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167_combout ;
wire \my_processor|xm1|XMoutput|dffe31|q~q ;
wire \my_processor|dx1|A_in[31]~30_combout ;
wire \my_processor|dx1|DXA|dffe31|q~q ;
wire \my_processor|alu_A[31]~65_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ;
wire \my_processor|aluer|subtraction|eba_0|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum4~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ;
wire \my_processor|xm1|XMoutput|dffe12|q~q ;
wire \my_processor|alu_B[12]~39_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor5~2_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ;
wire \my_processor|xm1|XMoutput|dffe13|q~q ;
wire \my_processor|dx1|A_in[13]~17_combout ;
wire \my_processor|dx1|DXA|dffe13|q~q ;
wire \my_processor|alu_A[13]~35_combout ;
wire \my_processor|alu_A[13]~36_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum3~combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ;
wire \my_processor|xm1|XMoutput|dffe27|q~q ;
wire \my_processor|mw1|MWout|dffe27|q~q ;
wire \my_processor|mw1|MWmem|dffe27|q~q ;
wire \my_processor|WM_bypass_data[27]~54_combout ;
wire \my_processor|xm1|xmoldp|dffe27|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe27|q~q ;
wire \my_processor|WM_bypass_data[27]~55_combout ;
wire \my_regfile|gen_registers[31].regs|dffe27|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~28_combout ;
wire \my_processor|dx1|DXB|dffe27|q~q ;
wire \my_processor|PC_calculated[27]~87_combout ;
wire \my_processor|PC_calculated[27]~88_combout ;
wire \my_processor|PCadder_branch|eba_3|orc2~0_combout ;
wire \my_processor|PC_calculated[27]~89_combout ;
wire \my_processor|PC_calculated[27]~90_combout ;
wire \my_processor|PC|dffe27|q~q ;
wire \my_processor|PC_in_FD[27]~27_combout ;
wire \my_processor|PC_FD1|dffe27|q~q ;
wire \my_processor|dx1|PC_in[27]~27_combout ;
wire \my_processor|dx1|FDPC|dffe27|q~q ;
wire \my_processor|PC_in_FD[28]~28_combout ;
wire \my_processor|PC_FD1|dffe28|q~q ;
wire \my_processor|dx1|PC_in[28]~28_combout ;
wire \my_processor|dx1|FDPC|dffe28|q~q ;
wire \my_processor|PCadder_branch|eba_3|orc4~0_combout ;
wire \my_processor|PC_calculated[29]~94_combout ;
wire \my_processor|PC_calculated[29]~95_combout ;
wire \my_processor|PC_calculated[29]~96_combout ;
wire \my_processor|PC|dffe29|q~q ;
wire \my_processor|PC_in_FD[29]~29_combout ;
wire \my_processor|PC_FD1|dffe29|q~q ;
wire \my_processor|dx1|PC_in[29]~29_combout ;
wire \my_processor|dx1|FDPC|dffe29|q~q ;
wire \my_processor|xm1|xmoldp|dffe29|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe29|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe29|q~q ;
wire \my_processor|mw1|MWmem|dffe29|q~q ;
wire \my_processor|mw1|MWout|dffe29|q~q ;
wire \my_processor|WM_bypass_data[29]~58_combout ;
wire \my_processor|WM_bypass_data[29]~59_combout ;
wire \my_processor|xm1|b|dffe29|q~q ;
wire \my_processor|data[29]~29_combout ;
wire \my_processor|mw1|MWmem|dffe28|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe28|q~q ;
wire \my_processor|mw1|MWout|dffe28|q~q ;
wire \my_processor|WM_bypass_data[28]~56_combout ;
wire \my_processor|xm1|xmoldp|dffe28|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe28|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe28|q~q ;
wire \my_processor|WM_bypass_data[28]~57_combout ;
wire \my_processor|alu_A[28]~6_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum6~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ;
wire \my_processor|xm1|XMoutput|dffe14|q~q ;
wire \my_processor|alu_A[14]~33_combout ;
wire \my_processor|aluer|and_func|gen1[14].and_func~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum7~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ;
wire \my_processor|xm1|XMoutput|dffe15|q~q ;
wire \my_processor|alu_B[15]~50_combout ;
wire \my_processor|alu_B[15]~51_combout ;
wire \my_processor|aluer|subtraction|eba_1|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum0~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ;
wire \my_processor|xm1|XMoutput|dffe16|q~q ;
wire \my_processor|mw1|MWout|dffe16|q~q ;
wire \my_processor|WM_bypass_data[16]~32_combout ;
wire \my_processor|WM_bypass_data[16]~33_combout ;
wire \my_regfile|gen_registers[31].regs|dffe16|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe16|q~q ;
wire \my_processor|dx1|A_in[16]~14_combout ;
wire \my_processor|dx1|DXA|dffe16|q~q ;
wire \my_processor|alu_A[16]~29_combout ;
wire \my_processor|alu_A[16]~30_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum1~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ;
wire \my_processor|xm1|XMoutput|dffe9|q~q ;
wire \my_processor|mw1|MWmem|dffe18|q~q ;
wire \my_processor|mw1|MWout|dffe18|q~q ;
wire \my_processor|WM_bypass_data[18]~36_combout ;
wire \my_processor|xm1|xmoldp|dffe18|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe18|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe18|q~q ;
wire \my_processor|WM_bypass_data[18]~37_combout ;
wire \my_regfile|gen_registers[31].regs|dffe18|q~q ;
wire \my_processor|dx1|B_in[18]~12_combout ;
wire \my_processor|dx1|DXB|dffe18|q~q ;
wire \my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[18]~58_combout ;
wire \my_processor|PC_calculated[18]~59_combout ;
wire \my_processor|PC_calculated[18]~60_combout ;
wire \my_processor|PC|dffe18|q~q ;
wire \my_processor|PCadder|eba_2|xor_sum3~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum3~combout ;
wire \my_processor|PC_calculated[19]~61_combout ;
wire \my_processor|PC_calculated[19]~62_combout ;
wire \my_processor|PC_calculated[19]~63_combout ;
wire \my_processor|PC|dffe19|q~q ;
wire \my_processor|PCadder|eba_2|andc3~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ;
wire \my_processor|PC_calculated[20]~64_combout ;
wire \my_processor|PC_calculated[20]~65_combout ;
wire \my_processor|PC_calculated[20]~66_combout ;
wire \my_processor|PC|dffe20|q~q ;
wire \my_processor|PCadder|eba_2|xor_sum6~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ;
wire \my_processor|dx1|target_in[22]~0_combout ;
wire \my_processor|dx1|DXtarget|dffe22|q~q ;
wire \my_processor|PC_calculated[22]~70_combout ;
wire \my_processor|PC_calculated[22]~71_combout ;
wire \my_processor|PC_calculated[22]~72_combout ;
wire \my_processor|PC|dffe22|q~q ;
wire \my_processor|PCadder|eba_2|andc6~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum7~combout ;
wire \my_processor|dx1|target_in[23]~1_combout ;
wire \my_processor|dx1|DXtarget|dffe23|q~q ;
wire \my_processor|PC_calculated[23]~73_combout ;
wire \my_processor|PC_calculated[23]~74_combout ;
wire \my_processor|PC_calculated[23]~75_combout ;
wire \my_processor|PC|dffe23|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum0~combout ;
wire \my_processor|dx1|target_in[24]~2_combout ;
wire \my_processor|dx1|DXtarget|dffe24|q~q ;
wire \my_processor|PC_calculated[24]~76_combout ;
wire \my_processor|PC_calculated[24]~77_combout ;
wire \my_processor|PC_calculated[24]~78_combout ;
wire \my_processor|PC_calculated[24]~79_combout ;
wire \my_processor|PC|dffe24|q~q ;
wire \my_processor|PCadder|eba_3|andc1~combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum2~combout ;
wire \my_processor|dx1|target_in[26]~4_combout ;
wire \my_processor|dx1|DXtarget|dffe26|q~q ;
wire \my_processor|PC_calculated[26]~83_combout ;
wire \my_processor|PC_calculated[26]~84_combout ;
wire \my_processor|PC_calculated[26]~85_combout ;
wire \my_processor|PC|dffe26|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum4~combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum4~combout ;
wire \my_processor|PC_calculated[28]~91_combout ;
wire \my_processor|PC_calculated[28]~92_combout ;
wire \my_processor|PC_calculated[28]~104_combout ;
wire \my_processor|PC|dffe28|q~q ;
wire \my_processor|PCadder|eba_3|andc4~combout ;
wire \my_processor|PCadder|eba_3|xor_sum6~combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum6~combout ;
wire \my_processor|PC_calculated[30]~97_combout ;
wire \my_processor|PC_calculated[30]~98_combout ;
wire \my_processor|PC_calculated[30]~105_combout ;
wire \my_processor|PC|dffe30|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum7~combout ;
wire \my_processor|PC_calculated[31]~99_combout ;
wire \my_processor|PC_calculated[31]~100_combout ;
wire \my_processor|PC_calculated[31]~101_combout ;
wire \my_processor|PC_calculated[31]~102_combout ;
wire \my_processor|PC|dffe31|q~q ;
wire \my_processor|PC_in_FD[31]~31_combout ;
wire \my_processor|PC_FD1|dffe31|q~q ;
wire \my_processor|dx1|PC_in[31]~31_combout ;
wire \my_processor|dx1|FDPC|dffe31|q~q ;
wire \my_processor|xm1|xmoldp|dffe31|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe31|q~q ;
wire \my_processor|mw1|MWmem|dffe31|q~q ;
wire \my_processor|mw1|MWout|dffe31|q~q ;
wire \my_processor|WM_bypass_data[31]~62_combout ;
wire \my_processor|WM_bypass_data[31]~63_combout ;
wire \my_processor|alu_A[31]~66_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum7~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ;
wire \my_processor|xm1|XMoutput|dffe7|q~q ;
wire \my_processor|xm1|b|dffe5|q~q ;
wire \my_processor|data[5]~5_combout ;
wire \my_processor|mw1|MWmem|dffe5|q~q ;
wire \my_processor|mw1|MWout|dffe5|q~q ;
wire \my_processor|WM_bypass_data[5]~10_combout ;
wire \my_processor|WM_bypass_data[5]~11_combout ;
wire \my_processor|dx1|A_in[5]~25_combout ;
wire \my_processor|dx1|DXA|dffe5|q~q ;
wire \my_processor|alu_A[5]~51_combout ;
wire \my_processor|alu_A[5]~52_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ;
wire \my_processor|xm1|XMoutput|dffe5|q~q ;
wire \my_processor|xm1|b|dffe3|q~q ;
wire \my_processor|data[3]~3_combout ;
wire \my_processor|mw1|MWmem|dffe3|q~q ;
wire \my_processor|mw1|MWout|dffe3|q~q ;
wire \my_processor|WM_bypass_data[3]~6_combout ;
wire \my_processor|WM_bypass_data[3]~7_combout ;
wire \my_processor|dx1|A_in[3]~27_combout ;
wire \my_processor|dx1|DXA|dffe3|q~q ;
wire \my_processor|alu_A[3]~55_combout ;
wire \my_processor|alu_A[3]~56_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor4~0_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum4~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ;
wire \my_processor|xm1|XMoutput|dffe4|q~q ;
wire \my_processor|mw1|MWmem|dffe2|q~q ;
wire \my_processor|mw1|MWout|dffe2|q~q ;
wire \my_processor|WM_bypass_data[2]~4_combout ;
wire \my_processor|WM_bypass_data[2]~5_combout ;
wire \my_processor|dx1|A_in[2]~28_combout ;
wire \my_processor|dx1|DXA|dffe2|q~q ;
wire \my_processor|alu_A[2]~57_combout ;
wire \my_processor|alu_A[2]~58_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor3~0_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum3~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ;
wire \my_processor|xm1|XMoutput|dffe3|q~q ;
wire \my_processor|mw1|MWmem|dffe14|q~q ;
wire \my_processor|mw1|MWout|dffe14|q~q ;
wire \my_processor|WM_bypass_data[14]~28_combout ;
wire \my_processor|xm1|xmoldp|dffe14|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe14|q~q ;
wire \my_processor|WM_bypass_data[14]~29_combout ;
wire \my_processor|alu_A[14]~34_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum6~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ;
wire \my_processor|xm1|XMoutput|dffe6|q~q ;
wire \my_processor|dx1|A_in[6]~24_combout ;
wire \my_processor|dx1|DXA|dffe6|q~q ;
wire \my_processor|alu_A[6]~49_combout ;
wire \my_processor|alu_A[6]~50_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum0~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ;
wire \my_processor|xm1|XMoutput|dffe8|q~q ;
wire \my_processor|alu_A[8]~45_combout ;
wire \my_processor|alu_A[8]~46_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum2~combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ;
wire \my_processor|xm1|XMoutput|dffe2|q~q ;
wire \my_processor|mw1|MWmem|dffe12|q~q ;
wire \my_processor|mw1|MWout|dffe12|q~q ;
wire \my_processor|WM_bypass_data[12]~24_combout ;
wire \my_processor|WM_bypass_data[12]~25_combout ;
wire \my_regfile|gen_registers[31].regs|dffe12|q~q ;
wire \my_processor|dx1|B_in[12]~16_combout ;
wire \my_processor|dx1|DXB|dffe12|q~q ;
wire \my_processor|PC_calculated[12]~40_combout ;
wire \my_processor|PC_calculated[12]~41_combout ;
wire \my_processor|PC_calculated[12]~42_combout ;
wire \my_processor|PC|dffe12|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum5~combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum5~combout ;
wire \my_processor|PC_calculated[13]~43_combout ;
wire \my_processor|PC_calculated[13]~44_combout ;
wire \my_processor|PC_calculated[13]~45_combout ;
wire \my_processor|PC|dffe13|q~q ;
wire \my_processor|PCadder|eba_1|andc5~combout ;
wire \my_processor|PCadder|eba_1|xor_sum7~combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum7~combout ;
wire \my_processor|PC_calculated[15]~49_combout ;
wire \my_processor|PC_calculated[15]~50_combout ;
wire \my_processor|PC_calculated[15]~51_combout ;
wire \my_processor|PC|dffe15|q~q ;
wire \my_processor|PCadder|eba_2|andc0~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum1~combout ;
wire \my_processor|PC_calculated[17]~55_combout ;
wire \my_processor|PC_calculated[17]~56_combout ;
wire \my_processor|PC_calculated[17]~57_combout ;
wire \my_processor|PC|dffe17|q~q ;
wire \my_processor|PC_in_FD[17]~17_combout ;
wire \my_processor|PC_FD1|dffe17|q~q ;
wire \my_processor|dx1|PC_in[17]~17_combout ;
wire \my_processor|dx1|FDPC|dffe17|q~q ;
wire \my_processor|xm1|xmoldp|dffe17|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe17|q~q ;
wire \my_processor|mw1|MWout|dffe17|q~q ;
wire \my_processor|mw1|MWmem|dffe17|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe17|q~q ;
wire \my_processor|WM_bypass_data[17]~34_combout ;
wire \my_processor|WM_bypass_data[17]~35_combout ;
wire \my_processor|dx1|A_in[17]~13_combout ;
wire \my_processor|dx1|DXA|dffe17|q~q ;
wire \my_processor|alu_A[17]~27_combout ;
wire \my_processor|alu_A[17]~28_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum1~combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ;
wire \my_processor|xm1|XMoutput|dffe1|q~q ;
wire \my_processor|mw1|MWmem|dffe4|q~q ;
wire \my_processor|mw1|MWout|dffe4|q~q ;
wire \my_processor|WM_bypass_data[4]~8_combout ;
wire \my_processor|WM_bypass_data[4]~9_combout ;
wire \my_processor|alu_A[4]~54_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ;
wire \my_processor|xm1|XMoutput|dffe0|q~q ;
wire \my_processor|xm1|b|dffe11|q~q ;
wire \my_processor|data[11]~11_combout ;
wire \my_processor|mw1|MWmem|dffe10|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe10|q~q ;
wire \my_processor|mw1|MWout|dffe10|q~q ;
wire \my_processor|WM_bypass_data[10]~20_combout ;
wire \my_processor|WM_bypass_data[10]~21_combout ;
wire \my_regfile|gen_registers[31].regs|dffe10|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~18_combout ;
wire \my_processor|dx1|DXB|dffe10|q~q ;
wire \my_processor|alu_B[10]~42_combout ;
wire \my_processor|alu_B[10]~43_combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum2~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ;
wire \my_processor|xm1|XMoutput|dffe10|q~q ;
wire \my_processor|dx1|A_in[10]~20_combout ;
wire \my_processor|dx1|DXA|dffe10|q~q ;
wire \my_processor|alu_A[10]~41_combout ;
wire \my_processor|alu_A[10]~42_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor3~2_combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum3~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ;
wire \my_processor|xm1|XMoutput|dffe11|q~q ;
wire \my_processor|mw1|MWout|dffe11|q~q ;
wire \my_processor|mw1|MWmem|dffe11|q~q ;
wire \my_processor|WM_bypass_data[11]~22_combout ;
wire \my_processor|WM_bypass_data[11]~23_combout ;
wire \my_regfile|gen_registers[31].regs|dffe11|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe11|q~q ;
wire \my_processor|dx1|B_in[11]~17_combout ;
wire \my_processor|dx1|DXB|dffe11|q~q ;
wire \my_processor|PC_calculated[11]~37_combout ;
wire \my_processor|PC_calculated[11]~38_combout ;
wire \my_processor|PC_calculated[11]~39_combout ;
wire \my_processor|PC|dffe11|q~q ;
wire \my_processor|FD_in[10]~28_combout ;
wire \my_processor|FD_IR1|dffe10|q~q ;
wire \my_processor|dx1|IR_in[10]~14_combout ;
wire \my_processor|dx1|DXIR|dffe10|q~q ;
wire \my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[10]~34_combout ;
wire \my_processor|PC_calculated[10]~35_combout ;
wire \my_processor|PC_calculated[10]~36_combout ;
wire \my_processor|PC|dffe10|q~q ;
wire \my_processor|FD_in[9]~31_combout ;
wire \my_processor|FD_IR1|dffe9|q~q ;
wire \my_processor|dx1|IR_in[9]~17_combout ;
wire \my_processor|dx1|DXIR|dffe9|q~q ;
wire \my_processor|PCadder_branch|eba_1|xor_sum1~combout ;
wire \my_processor|PC_calculated[9]~31_combout ;
wire \my_processor|PC_calculated[9]~32_combout ;
wire \my_processor|PC_calculated[9]~33_combout ;
wire \my_processor|PC|dffe9|q~q ;
wire \my_processor|FD_in[30]~9_combout ;
wire \my_processor|FD_IR1|dffe30|q~q ;
wire \my_processor|controls|control[5]~4_combout ;
wire \my_processor|controls|control[5]~5_combout ;
wire \my_processor|dx1|control_in[5]~20_combout ;
wire \my_processor|dx1|DXcontrol|dffe5|q~q ;
wire \my_processor|xm1|XMcontrol|dffe5|q~q ;
wire \my_processor|mw1|MWmem|dffe8|q~q ;
wire \my_processor|mw1|MWout|dffe8|q~q ;
wire \my_processor|WM_bypass_data[8]~16_combout ;
wire \my_processor|WM_bypass_data[8]~17_combout ;
wire \my_regfile|gen_registers[31].regs|dffe8|q~q ;
wire \my_processor|dx1|B_in[8]~19_combout ;
wire \my_processor|dx1|DXB|dffe8|q~q ;
wire \my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ;
wire \my_processor|PC_calculated[8]~28_combout ;
wire \my_processor|PC_calculated[8]~29_combout ;
wire \my_processor|PC_calculated[8]~30_combout ;
wire \my_processor|PC|dffe8|q~q ;
wire \my_processor|FD_in[7]~30_combout ;
wire \my_processor|FD_IR1|dffe7|q~q ;
wire \my_processor|dx1|IR_in[7]~16_combout ;
wire \my_processor|dx1|DXIR|dffe7|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum7~combout ;
wire \my_processor|PC_calculated[7]~25_combout ;
wire \my_processor|PC_calculated[7]~26_combout ;
wire \my_processor|PC_calculated[7]~27_combout ;
wire \my_processor|PC|dffe7|q~q ;
wire \my_processor|FD_in[28]~7_combout ;
wire \my_processor|FD_IR1|dffe28|q~q ;
wire \my_processor|controls|control[16]~7_combout ;
wire \my_processor|dx1|control_in[16]~27_combout ;
wire \my_processor|dx1|DXcontrol|dffe16|q~q ;
wire \my_processor|xm1|XMcontrol|dffe16|q~q ;
wire \my_processor|mw1|MWctrl|dffe16|q~q ;
wire \my_processor|mw1|MWmem|dffe6|q~q ;
wire \my_processor|mw1|MWout|dffe6|q~q ;
wire \my_processor|WM_bypass_data[6]~12_combout ;
wire \my_processor|WM_bypass_data[6]~13_combout ;
wire \my_regfile|gen_registers[31].regs|dffe6|q~q ;
wire \my_processor|dx1|B_in[6]~4_combout ;
wire \my_processor|dx1|DXB|dffe6|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ;
wire \my_processor|PC_calculated[6]~22_combout ;
wire \my_processor|PC_calculated[6]~23_combout ;
wire \my_processor|PC_calculated[6]~24_combout ;
wire \my_processor|PC|dffe6|q~q ;
wire \my_processor|FD_in[5]~20_combout ;
wire \my_processor|FD_IR1|dffe5|q~q ;
wire \my_processor|dx1|imm_in[5]~2_combout ;
wire \my_processor|dx1|DXimm|dffe5|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum5~combout ;
wire \my_processor|PC_calculated[5]~19_combout ;
wire \my_processor|PC_calculated[5]~20_combout ;
wire \my_processor|PC_calculated[5]~21_combout ;
wire \my_processor|PC|dffe5|q~q ;
wire \my_processor|FD_in[4]~23_combout ;
wire \my_processor|FD_IR1|dffe4|q~q ;
wire \my_processor|dx1|IR_in[4]~11_combout ;
wire \my_processor|dx1|DXIR|dffe4|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ;
wire \my_processor|PC_calculated[4]~16_combout ;
wire \my_processor|PC_calculated[4]~17_combout ;
wire \my_processor|PC_calculated[4]~18_combout ;
wire \my_processor|PC|dffe4|q~q ;
wire \my_processor|FD_in[1]~26_combout ;
wire \my_processor|FD_IR1|dffe1|q~q ;
wire \my_processor|dx1|imm_in[1]~1_combout ;
wire \my_processor|dx1|DXimm|dffe1|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc1~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc2~1_combout ;
wire \my_processor|PCadder_branch|eba_0|xor_sum3~combout ;
wire \my_processor|PC_calculated[3]~13_combout ;
wire \my_processor|PC_calculated[3]~14_combout ;
wire \my_processor|PC_calculated[3]~15_combout ;
wire \my_processor|PC|dffe3|q~q ;
wire \my_processor|FD_in[2]~24_combout ;
wire \my_processor|FD_IR1|dffe2|q~q ;
wire \my_processor|dx1|IR_in[2]~9_combout ;
wire \my_processor|dx1|DXIR|dffe2|q~feeder_combout ;
wire \my_processor|dx1|DXIR|dffe2|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[2]~10_combout ;
wire \my_processor|PC_calculated[2]~11_combout ;
wire \my_processor|PC_calculated[2]~12_combout ;
wire \my_processor|PC|dffe2|q~q ;
wire \my_processor|FD_in[21]~4_combout ;
wire \my_processor|FD_IR1|dffe21|q~q ;
wire \my_processor|dx1|IR_in[21]~3_combout ;
wire \my_processor|dx1|DXIR|dffe21|q~q ;
wire \my_processor|alu_A[31]~0_combout ;
wire \my_processor|dx1|A_in[19]~11_combout ;
wire \my_processor|dx1|DXA|dffe19|q~q ;
wire \my_processor|alu_A[19]~23_combout ;
wire \my_processor|alu_A[19]~24_combout ;
wire \my_processor|bex_taken~2_combout ;
wire \my_processor|bex_taken~3_combout ;
wire \my_processor|bex_taken~0_combout ;
wire \my_processor|bex_taken~1_combout ;
wire \my_processor|bex_taken~4_combout ;
wire \my_processor|controls|control[21]~12_combout ;
wire \my_processor|dx1|control_in[21]~9_combout ;
wire \my_processor|dx1|DXcontrol|dffe21|q~q ;
wire \my_processor|flush~2_combout ;
wire \my_processor|bex_taken~7_combout ;
wire \my_processor|bex_taken~6_combout ;
wire \my_processor|bex_taken~5_combout ;
wire \my_processor|bex_taken~8_combout ;
wire \my_processor|bex_taken~9_combout ;
wire \my_processor|controls|control[8]~16_combout ;
wire \my_processor|dx1|control_in[8]~10_combout ;
wire \my_processor|dx1|DXcontrol|dffe8|q~q ;
wire \my_processor|flush~3_combout ;
wire \my_processor|flush~5_combout ;
wire \my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ;
wire \my_processor|PC_calculated[1]~7_combout ;
wire \my_processor|PC_calculated[1]~8_combout ;
wire \my_processor|PC_calculated[1]~9_combout ;
wire \my_processor|PC|dffe1|q~q ;
wire \my_processor|FD_in[0]~25_combout ;
wire \my_processor|FD_IR1|dffe0|q~q ;
wire \my_processor|dx1|imm_in[0]~0_combout ;
wire \my_processor|dx1|DXimm|dffe0|q~q ;
wire \my_processor|PC_calculated[0]~103_combout ;
wire \my_processor|PC_calculated[0]~6_combout ;
wire \my_processor|PC|dffe0|q~feeder_combout ;
wire \my_processor|PC|dffe0|q~_wirecell_combout ;
wire \my_processor|PC|dffe0|q~q ;
wire \my_processor|FD_in[29]~11_combout ;
wire \my_processor|FD_IR1|dffe29|q~q ;
wire \my_processor|controls|control[19]~10_combout ;
wire \my_processor|dx1|control_in[19]~11_combout ;
wire \my_processor|dx1|DXcontrol|dffe19|q~q ;
wire \my_processor|flush~4_combout ;
wire \my_processor|FD_in[31]~10_combout ;
wire \my_processor|FD_IR1|dffe31|q~q ;
wire \my_processor|controls|control[24]~3_combout ;
wire \my_processor|dx1|control_in[25]~16_combout ;
wire \my_processor|dx1|DXcontrol|dffe25|q~q ;
wire \my_processor|branch_taken~1_combout ;
wire \my_processor|FD_in[27]~8_combout ;
wire \my_processor|FD_IR1|dffe27|q~q ;
wire \my_processor|controls|WideNor0~0_combout ;
wire \my_processor|controls|WideNor0~combout ;
wire \my_processor|dx1|control_in[0]~15_combout ;
wire \my_processor|dx1|DXcontrol|dffe0|q~q ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor6~2_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum6~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ;
wire \my_processor|xm1|XMoutput|dffe30|q~q ;
wire \my_processor|alu_B[30]~18_combout ;
wire \my_processor|alu_B[30]~19_combout ;
wire \my_processor|aluer|subtraction|eba_3|and6~combout ;
wire \my_processor|aluer|subtraction|eba_3|andc6~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum7~combout ;
wire \my_processor|dx1|control_in[24]~12_combout ;
wire \my_processor|dx1|DXcontrol|dffe24|q~q ;
wire \my_processor|aluer|or_ine~14_combout ;
wire \my_processor|aluer|or_ine~12_combout ;
wire \my_processor|aluer|or_ine~10_combout ;
wire \my_processor|aluer|or_ine~11_combout ;
wire \my_processor|aluer|or_ine~8_combout ;
wire \my_processor|aluer|or_ine~6_combout ;
wire \my_processor|aluer|or_ine~7_combout ;
wire \my_processor|aluer|or_ine~0_combout ;
wire \my_processor|aluer|or_ine~1_combout ;
wire \my_processor|aluer|or_ine~2_combout ;
wire \my_processor|aluer|or_ine~3_combout ;
wire \my_processor|aluer|or_ine~4_combout ;
wire \my_processor|aluer|or_ine~5_combout ;
wire \my_processor|aluer|or_ine~9_combout ;
wire \my_processor|aluer|or_ine~13_combout ;
wire \my_processor|branch_taken~0_combout ;
wire \my_processor|dx1|control_in[18]~8_combout ;
wire \my_processor|dx1|DXcontrol|dffe18|q~q ;
wire \my_processor|xm1|XMcontrol|dffe18|q~feeder_combout ;
wire \my_processor|xm1|XMcontrol|dffe18|q~q ;
wire \my_processor|mw1|MWctrl|dffe18|q~q ;
wire \my_processor|xm1|xmoldp|dffe0|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe0|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe0|q~q ;
wire \my_processor|mw1|MWmem|dffe0|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe0|q~q ;
wire \my_processor|mw1|MWout|dffe0|q~q ;
wire \my_processor|WM_bypass_data[0]~0_combout ;
wire \my_processor|WM_bypass_data[0]~1_combout ;
wire \my_processor|dx1|control_in[1]~17_combout ;
wire \my_processor|dx1|DXcontrol|dffe1|q~q ;
wire \my_processor|controls|control[3]~2_combout ;
wire \my_processor|controls|control[3]~26_combout ;
wire \my_processor|dx1|control_in[3]~18_combout ;
wire \my_processor|dx1|DXcontrol|dffe3|q~q ;
wire \my_processor|dx1|control_in[9]~21_combout ;
wire \my_processor|dx1|DXcontrol|dffe9|q~q ;
wire \my_processor|dx1|control_in[10]~31_combout ;
wire \my_processor|dx1|DXcontrol|dffe10|q~q ;
wire \my_processor|controls|control[15]~18_combout ;
wire \my_processor|dx1|control_in[11]~22_combout ;
wire \my_processor|dx1|DXcontrol|dffe11|q~q ;
wire \my_processor|dx1|control_in[12]~23_combout ;
wire \my_processor|dx1|DXcontrol|dffe12|q~q ;
wire \my_processor|controls|control[13]~9_combout ;
wire \my_processor|dx1|control_in[13]~24_combout ;
wire \my_processor|dx1|DXcontrol|dffe13|q~q ;
wire \my_processor|dx1|control_in[14]~25_combout ;
wire \my_processor|dx1|DXcontrol|dffe14|q~q ;
wire \my_processor|controls|control[15]~20_combout ;
wire \my_processor|dx1|control_in[15]~26_combout ;
wire \my_processor|dx1|DXcontrol|dffe15|q~q ;
wire \my_processor|controls|control[20]~21_combout ;
wire \my_processor|controls|control[20]~22_combout ;
wire \my_processor|dx1|control_in[20]~28_combout ;
wire \my_processor|dx1|DXcontrol|dffe20|q~q ;
wire \my_processor|dx1|control_in[22]~29_combout ;
wire \my_processor|dx1|DXcontrol|dffe22|q~q ;
wire \my_processor|controls|control[23]~23_combout ;
wire \my_processor|dx1|control_in[23]~30_combout ;
wire \my_processor|dx1|DXcontrol|dffe23|q~q ;
wire \my_processor|controls|control[10]~17_combout ;
wire \my_processor|controls|control[15]~19_combout ;
wire \my_processor|controls|control[24]~24_combout ;
wire \my_processor|controls|control[25]~25_combout ;
wire [31:0] \my_processor|controls|control ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|WM_bypass_data[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|WM_bypass_data[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|WM_bypass_data[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|WM_bypass_data[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|WM_bypass_data[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|WM_bypass_data[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|WM_bypass_data[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|WM_bypass_data[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|WM_bypass_data[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|WM_bypass_data[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|WM_bypass_data[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|WM_bypass_data[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|WM_bypass_data[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|WM_bypass_data[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|WM_bypass_data[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|WM_bypass_data[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|WM_bypass_data[16]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|WM_bypass_data[17]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|WM_bypass_data[18]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|WM_bypass_data[19]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|WM_bypass_data[20]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|WM_bypass_data[21]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|WM_bypass_data[22]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|WM_bypass_data[23]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|WM_bypass_data[24]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|WM_bypass_data[25]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|WM_bypass_data[26]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|WM_bypass_data[27]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|WM_bypass_data[28]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|WM_bypass_data[29]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|WM_bypass_data[30]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|WM_bypass_data[31]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \wren~output (
	.i(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \data[0]~output (
	.i(\my_processor|data[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \data[1]~output (
	.i(\my_processor|data[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data[2]~output (
	.i(\my_processor|data[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data[3]~output (
	.i(\my_processor|data[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data[4]~output (
	.i(\my_processor|data[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \data[5]~output (
	.i(\my_processor|data[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \data[6]~output (
	.i(\my_processor|data[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \data[7]~output (
	.i(\my_processor|data[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \data[8]~output (
	.i(\my_processor|data[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data[9]~output (
	.i(\my_processor|data[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \data[10]~output (
	.i(\my_processor|data[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \data[11]~output (
	.i(\my_processor|data[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \data[12]~output (
	.i(\my_processor|data[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data[13]~output (
	.i(\my_processor|data[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \data[14]~output (
	.i(\my_processor|data[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \data[15]~output (
	.i(\my_processor|data[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \data[16]~output (
	.i(\my_processor|data[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data[17]~output (
	.i(\my_processor|data[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data[18]~output (
	.i(\my_processor|data[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \data[19]~output (
	.i(\my_processor|data[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \data[20]~output (
	.i(\my_processor|data[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \data[21]~output (
	.i(\my_processor|data[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data[22]~output (
	.i(\my_processor|data[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \data[23]~output (
	.i(\my_processor|data[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \data[24]~output (
	.i(\my_processor|data[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \data[25]~output (
	.i(\my_processor|data[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data[26]~output (
	.i(\my_processor|data[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \data[27]~output (
	.i(\my_processor|data[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \data[28]~output (
	.i(\my_processor|data[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \data[29]~output (
	.i(\my_processor|data[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \data[30]~output (
	.i(\my_processor|data[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \data[31]~output (
	.i(\my_processor|data[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|FD_IR1|dffe17|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|FD_IR1|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|FD_IR1|dffe19|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|FD_IR1|dffe20|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|FD_IR1|dffe21|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|PC|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|PC|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|PC|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|PC|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|PC|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|PC|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|PC|dffe6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|PC|dffe7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|PC|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|PC|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|PC|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|PC|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \flush_overall~output (
	.i(!\my_processor|flush~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flush_overall~output_o ),
	.obar());
// synopsys translate_off
defparam \flush_overall~output .bus_hold = "false";
defparam \flush_overall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \opcode[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \opcode[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \opcode[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \opcode[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \opcode[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \control[0]~output (
	.i(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[0]~output .bus_hold = "false";
defparam \control[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \control[1]~output (
	.i(\my_processor|dx1|DXcontrol|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[1]~output .bus_hold = "false";
defparam \control[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \control[2]~output (
	.i(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[2]~output .bus_hold = "false";
defparam \control[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \control[3]~output (
	.i(\my_processor|dx1|DXcontrol|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[3]~output .bus_hold = "false";
defparam \control[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \control[4]~output (
	.i(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[4]~output .bus_hold = "false";
defparam \control[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \control[5]~output (
	.i(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[5]~output .bus_hold = "false";
defparam \control[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \control[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[6]~output .bus_hold = "false";
defparam \control[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \control[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[7]~output .bus_hold = "false";
defparam \control[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \control[8]~output (
	.i(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[8]~output .bus_hold = "false";
defparam \control[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \control[9]~output (
	.i(\my_processor|dx1|DXcontrol|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[9]~output .bus_hold = "false";
defparam \control[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \control[10]~output (
	.i(\my_processor|dx1|DXcontrol|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[10]~output .bus_hold = "false";
defparam \control[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \control[11]~output (
	.i(\my_processor|dx1|DXcontrol|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[11]~output .bus_hold = "false";
defparam \control[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \control[12]~output (
	.i(\my_processor|dx1|DXcontrol|dffe12|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[12]~output .bus_hold = "false";
defparam \control[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \control[13]~output (
	.i(\my_processor|dx1|DXcontrol|dffe13|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[13]~output .bus_hold = "false";
defparam \control[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \control[14]~output (
	.i(\my_processor|dx1|DXcontrol|dffe14|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[14]~output .bus_hold = "false";
defparam \control[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \control[15]~output (
	.i(\my_processor|dx1|DXcontrol|dffe15|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[15]~output .bus_hold = "false";
defparam \control[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \control[16]~output (
	.i(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[16]~output .bus_hold = "false";
defparam \control[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \control[17]~output (
	.i(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[17]~output .bus_hold = "false";
defparam \control[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \control[18]~output (
	.i(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[18]~output .bus_hold = "false";
defparam \control[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \control[19]~output (
	.i(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[19]~output .bus_hold = "false";
defparam \control[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \control[20]~output (
	.i(\my_processor|dx1|DXcontrol|dffe20|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[20]~output .bus_hold = "false";
defparam \control[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \control[21]~output (
	.i(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[21]~output .bus_hold = "false";
defparam \control[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \control[22]~output (
	.i(\my_processor|dx1|DXcontrol|dffe22|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[22]~output .bus_hold = "false";
defparam \control[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \control[23]~output (
	.i(\my_processor|dx1|DXcontrol|dffe23|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[23]~output .bus_hold = "false";
defparam \control[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \control[24]~output (
	.i(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[24]~output .bus_hold = "false";
defparam \control[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \control[25]~output (
	.i(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[25]~output .bus_hold = "false";
defparam \control[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \control[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[26]~output .bus_hold = "false";
defparam \control[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \control[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[27]~output .bus_hold = "false";
defparam \control[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \control[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[28]~output .bus_hold = "false";
defparam \control[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \control[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[29]~output .bus_hold = "false";
defparam \control[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \control[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[30]~output .bus_hold = "false";
defparam \control[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \control[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[31]~output .bus_hold = "false";
defparam \control[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \control_prev[0]~output (
	.i(\my_processor|controls|WideNor0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[0]~output .bus_hold = "false";
defparam \control_prev[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \control_prev[1]~output (
	.i(\my_processor|controls|control [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[1]~output .bus_hold = "false";
defparam \control_prev[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \control_prev[2]~output (
	.i(\my_processor|controls|control [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[2]~output .bus_hold = "false";
defparam \control_prev[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \control_prev[3]~output (
	.i(\my_processor|controls|control[3]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[3]~output .bus_hold = "false";
defparam \control_prev[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \control_prev[4]~output (
	.i(\my_processor|controls|control[4]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[4]~output .bus_hold = "false";
defparam \control_prev[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \control_prev[5]~output (
	.i(\my_processor|controls|control[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[5]~output .bus_hold = "false";
defparam \control_prev[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \control_prev[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[6]~output .bus_hold = "false";
defparam \control_prev[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \control_prev[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[7]~output .bus_hold = "false";
defparam \control_prev[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \control_prev[8]~output (
	.i(\my_processor|controls|control[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[8]~output .bus_hold = "false";
defparam \control_prev[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \control_prev[9]~output (
	.i(\my_processor|controls|control [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[9]~output .bus_hold = "false";
defparam \control_prev[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \control_prev[10]~output (
	.i(!\my_processor|controls|control[10]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[10]~output .bus_hold = "false";
defparam \control_prev[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \control_prev[11]~output (
	.i(\my_processor|controls|control[15]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[11]~output .bus_hold = "false";
defparam \control_prev[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \control_prev[12]~output (
	.i(\my_processor|controls|control [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[12]~output .bus_hold = "false";
defparam \control_prev[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \control_prev[13]~output (
	.i(\my_processor|controls|control[13]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[13]~output .bus_hold = "false";
defparam \control_prev[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \control_prev[14]~output (
	.i(\my_processor|controls|control [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[14]~output .bus_hold = "false";
defparam \control_prev[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \control_prev[15]~output (
	.i(\my_processor|controls|control[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[15]~output .bus_hold = "false";
defparam \control_prev[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \control_prev[16]~output (
	.i(\my_processor|controls|control [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[16]~output .bus_hold = "false";
defparam \control_prev[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \control_prev[17]~output (
	.i(\my_processor|controls|control[24]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[17]~output .bus_hold = "false";
defparam \control_prev[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \control_prev[18]~output (
	.i(\my_processor|controls|control[18]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[18]~output .bus_hold = "false";
defparam \control_prev[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \control_prev[19]~output (
	.i(\my_processor|controls|control[19]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[19]~output .bus_hold = "false";
defparam \control_prev[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \control_prev[20]~output (
	.i(\my_processor|controls|control[20]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[20]~output .bus_hold = "false";
defparam \control_prev[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \control_prev[21]~output (
	.i(\my_processor|controls|control[21]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[21]~output .bus_hold = "false";
defparam \control_prev[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \control_prev[22]~output (
	.i(\my_processor|controls|control[22]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[22]~output .bus_hold = "false";
defparam \control_prev[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \control_prev[23]~output (
	.i(\my_processor|controls|control[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[23]~output .bus_hold = "false";
defparam \control_prev[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \control_prev[24]~output (
	.i(\my_processor|controls|control[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[24]~output .bus_hold = "false";
defparam \control_prev[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \control_prev[25]~output (
	.i(\my_processor|controls|control[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[25]~output .bus_hold = "false";
defparam \control_prev[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \control_prev[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[26]~output .bus_hold = "false";
defparam \control_prev[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \control_prev[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[27]~output .bus_hold = "false";
defparam \control_prev[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \control_prev[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[28]~output .bus_hold = "false";
defparam \control_prev[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \control_prev[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[29]~output .bus_hold = "false";
defparam \control_prev[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \control_prev[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[30]~output .bus_hold = "false";
defparam \control_prev[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \control_prev[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[31]~output .bus_hold = "false";
defparam \control_prev[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \reg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \reg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \reg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \reg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \reg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \reg3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \reg3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \reg3[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \reg3[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \reg3[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \reg3[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \reg3[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \reg3[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \reg3[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \reg3[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \reg3[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \reg3[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \reg3[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \reg3[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \reg3[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \reg3[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \reg3[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \reg3[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg3[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg3[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \reg3[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \reg3[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \reg3[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \reg3[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \reg3[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \reg3[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum2~combout  = \my_processor|PC|dffe2|q~q  $ (((\my_processor|PC|dffe0|q~q  & \my_processor|PC|dffe1|q~q )))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(gnd),
	.datac(\my_processor|PC|dffe1|q~q ),
	.datad(\my_processor|PC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum2 .lut_mask = 16'h5FA0;
defparam \my_processor|PCadder|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum3~combout  = \my_processor|PC|dffe3|q~q  $ (((\my_processor|PC|dffe1|q~q  & (\my_processor|PC|dffe2|q~q  & \my_processor|PC|dffe0|q~q ))))

	.dataa(\my_processor|PC|dffe1|q~q ),
	.datab(\my_processor|PC|dffe3|q~q ),
	.datac(\my_processor|PC|dffe2|q~q ),
	.datad(\my_processor|PC|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum3 .lut_mask = 16'h6CCC;
defparam \my_processor|PCadder|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[2]~2 (
// Equation(s):
// \my_processor|PC_in_FD[2]~2_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|PC|dffe2|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|PC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[2]~2 .lut_mask = 16'h0400;
defparam \my_processor|PC_in_FD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X75_Y38_N19
dffeas \my_processor|PC_FD1|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \my_processor|dx1|PC_in[2]~2 (
// Equation(s):
// \my_processor|dx1|PC_in[2]~2_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe2|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|PC_FD1|dffe2|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[2]~2 .lut_mask = 16'h0020;
defparam \my_processor|dx1|PC_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N27
dffeas \my_processor|dx1|FDPC|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|PC_in[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[1]~1 (
// Equation(s):
// \my_processor|PC_in_FD[1]~1_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe1|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC|dffe1|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[1]~1 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N17
dffeas \my_processor|PC_FD1|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \my_processor|dx1|PC_in[1]~1 (
// Equation(s):
// \my_processor|dx1|PC_in[1]~1_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe1|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC_FD1|dffe1|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[1]~1 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N13
dffeas \my_processor|dx1|FDPC|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[0]~0 (
// Equation(s):
// \my_processor|PC_in_FD[0]~0_combout  = (\my_processor|PC|dffe0|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[0]~0 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N27
dffeas \my_processor|PC_FD1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \my_processor|dx1|PC_in[0]~0 (
// Equation(s):
// \my_processor|dx1|PC_in[0]~0_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC_FD1|dffe0|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC_FD1|dffe0|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[0]~0 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N15
dffeas \my_processor|dx1|FDPC|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc3 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc3~combout  = (\my_processor|PC|dffe3|q~q  & (\my_processor|PC|dffe0|q~q  & (\my_processor|PC|dffe1|q~q  & \my_processor|PC|dffe2|q~q )))

	.dataa(\my_processor|PC|dffe3|q~q ),
	.datab(\my_processor|PC|dffe0|q~q ),
	.datac(\my_processor|PC|dffe1|q~q ),
	.datad(\my_processor|PC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc3 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_0|andc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[4]~4 (
// Equation(s):
// \my_processor|PC_in_FD[4]~4_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe4|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC|dffe4|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[4]~4 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N19
dffeas \my_processor|PC_FD1|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[4]~4 (
// Equation(s):
// \my_processor|dx1|PC_in[4]~4_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe4|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[4]~4 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N7
dffeas \my_processor|dx1|FDPC|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc4 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc4~combout  = (\my_processor|PC|dffe4|q~q  & \my_processor|PCadder|eba_0|andc3~combout )

	.dataa(gnd),
	.datab(\my_processor|PC|dffe4|q~q ),
	.datac(\my_processor|PCadder|eba_0|andc3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc4 .lut_mask = 16'hC0C0;
defparam \my_processor|PCadder|eba_0|andc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc4~0_combout  = (\my_processor|dx1|DXIR|dffe4|q~q  & \my_processor|dx1|FDPC|dffe4|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc4~0 .lut_mask = 16'hCC00;
defparam \my_processor|PCadder_branch|eba_0|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[5]~5 (
// Equation(s):
// \my_processor|PC_in_FD[5]~5_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC|dffe5|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[5]~5 .lut_mask = 16'h1000;
defparam \my_processor|PC_in_FD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N25
dffeas \my_processor|PC_FD1|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \my_processor|dx1|PC_in[5]~5 (
// Equation(s):
// \my_processor|dx1|PC_in[5]~5_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe5|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[5]~5 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N3
dffeas \my_processor|dx1|FDPC|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum6~combout  = \my_processor|PC|dffe6|q~q  $ (((\my_processor|PC|dffe5|q~q  & (\my_processor|PCadder|eba_0|andc3~combout  & \my_processor|PC|dffe4|q~q ))))

	.dataa(\my_processor|PC|dffe5|q~q ),
	.datab(\my_processor|PCadder|eba_0|andc3~combout ),
	.datac(\my_processor|PC|dffe4|q~q ),
	.datad(\my_processor|PC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum6 .lut_mask = 16'h7F80;
defparam \my_processor|PCadder|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[6]~6 (
// Equation(s):
// \my_processor|PC_in_FD[6]~6_combout  = (\my_processor|PC|dffe6|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe6|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[6]~6 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \my_processor|PC_FD1|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \my_processor|dx1|PC_in[6]~6 (
// Equation(s):
// \my_processor|dx1|PC_in[6]~6_combout  = (\my_processor|PC_FD1|dffe6|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC_FD1|dffe6|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[6]~6 .lut_mask = 16'h0020;
defparam \my_processor|dx1|PC_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N1
dffeas \my_processor|dx1|FDPC|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe6|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe6|q~feeder_combout  = \my_processor|dx1|FDPC|dffe6|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N13
dffeas \my_processor|xm1|xmoldp|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N27
dffeas \my_processor|mw1|MW_oldPC|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum7~combout  = \my_processor|PC|dffe7|q~q  $ (((\my_processor|PCadder|eba_0|andc4~combout  & (\my_processor|PC|dffe6|q~q  & \my_processor|PC|dffe5|q~q ))))

	.dataa(\my_processor|PCadder|eba_0|andc4~combout ),
	.datab(\my_processor|PC|dffe6|q~q ),
	.datac(\my_processor|PC|dffe7|q~q ),
	.datad(\my_processor|PC|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum7 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc7 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc7~combout  = (\my_processor|PC|dffe5|q~q  & (\my_processor|PC|dffe6|q~q  & (\my_processor|PC|dffe7|q~q  & \my_processor|PCadder|eba_0|andc4~combout )))

	.dataa(\my_processor|PC|dffe5|q~q ),
	.datab(\my_processor|PC|dffe6|q~q ),
	.datac(\my_processor|PC|dffe7|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc4~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc7 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_0|andc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[8]~8 (
// Equation(s):
// \my_processor|PC_in_FD[8]~8_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe8|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|PC|dffe8|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[8]~8 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N23
dffeas \my_processor|PC_FD1|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[8]~8 (
// Equation(s):
// \my_processor|dx1|PC_in[8]~8_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe8|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|PC_FD1|dffe8|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[8]~8 .lut_mask = 16'h0020;
defparam \my_processor|dx1|PC_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \my_processor|dx1|FDPC|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \my_processor|xm1|xmoldp|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N31
dffeas \my_processor|mw1|MW_oldPC|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum1~combout  = \my_processor|PC|dffe9|q~q  $ (((\my_processor|PC|dffe8|q~q  & \my_processor|PCadder|eba_0|andc7~combout )))

	.dataa(\my_processor|PC|dffe8|q~q ),
	.datab(\my_processor|PC|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_0|andc7~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum1 .lut_mask = 16'h66CC;
defparam \my_processor|PCadder|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[9]~9 (
// Equation(s):
// \my_processor|PC_in_FD[9]~9_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe9|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe9|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[9]~9 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N19
dffeas \my_processor|PC_FD1|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N28
cycloneive_lcell_comb \my_processor|dx1|PC_in[9]~9 (
// Equation(s):
// \my_processor|dx1|PC_in[9]~9_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|PC_FD1|dffe9|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|PC_FD1|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[9]~9 .lut_mask = 16'h0400;
defparam \my_processor|dx1|PC_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N29
dffeas \my_processor|dx1|FDPC|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum2~combout  = \my_processor|PC|dffe10|q~q  $ (((\my_processor|PC|dffe9|q~q  & (\my_processor|PCadder|eba_0|andc7~combout  & \my_processor|PC|dffe8|q~q ))))

	.dataa(\my_processor|PC|dffe9|q~q ),
	.datab(\my_processor|PCadder|eba_0|andc7~combout ),
	.datac(\my_processor|PC|dffe8|q~q ),
	.datad(\my_processor|PC|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum2 .lut_mask = 16'h7F80;
defparam \my_processor|PCadder|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_1|andc2 (
// Equation(s):
// \my_processor|PCadder|eba_1|andc2~combout  = (\my_processor|PC|dffe10|q~q  & (\my_processor|PC|dffe8|q~q  & (\my_processor|PC|dffe9|q~q  & \my_processor|PCadder|eba_0|andc7~combout )))

	.dataa(\my_processor|PC|dffe10|q~q ),
	.datab(\my_processor|PC|dffe8|q~q ),
	.datac(\my_processor|PC|dffe9|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc7~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|andc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|andc2 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_1|andc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \my_processor|PC_in_FD[11]~11 (
// Equation(s):
// \my_processor|PC_in_FD[11]~11_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe11|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe11|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[11]~11 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N5
dffeas \my_processor|PC_FD1|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[11]~11 (
// Equation(s):
// \my_processor|dx1|PC_in[11]~11_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe11|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe11|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[11]~11 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N23
dffeas \my_processor|dx1|FDPC|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[10]~10 (
// Equation(s):
// \my_processor|PC_in_FD[10]~10_combout  = (\my_processor|PC|dffe10|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe10|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[10]~10 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N25
dffeas \my_processor|PC_FD1|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[10]~10 (
// Equation(s):
// \my_processor|dx1|PC_in[10]~10_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe10|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC_FD1|dffe10|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[10]~10 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N31
dffeas \my_processor|dx1|FDPC|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc2~0_combout  = (\my_processor|dx1|FDPC|dffe10|q~q  & \my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc2~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_1|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000105000;
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \my_processor|FD_in[11]~27 (
// Equation(s):
// \my_processor|FD_in[11]~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[11]~27 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N7
dffeas \my_processor|FD_IR1|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[11]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \my_processor|dx1|IR_in[11]~13 (
// Equation(s):
// \my_processor|dx1|IR_in[11]~13_combout  = (\my_processor|FD_IR1|dffe11|q~q  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe11|q~q ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[11]~13 .lut_mask = 16'h0020;
defparam \my_processor|dx1|IR_in[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \my_processor|dx1|DXIR|dffe11|q~feeder (
// Equation(s):
// \my_processor|dx1|DXIR|dffe11|q~feeder_combout  = \my_processor|dx1|IR_in[11]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|IR_in[11]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXIR|dffe11|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe11|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|dx1|DXIR|dffe11|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \my_processor|dx1|DXIR|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXIR|dffe11|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N24
cycloneive_lcell_comb \my_processor|FD_in[8]~29 (
// Equation(s):
// \my_processor|FD_in[8]~29_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[8]~29 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N25
dffeas \my_processor|FD_IR1|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \my_processor|dx1|IR_in[8]~15 (
// Equation(s):
// \my_processor|dx1|IR_in[8]~15_combout  = (\my_processor|FD_IR1|dffe8|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe8|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[8]~15 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N23
dffeas \my_processor|dx1|DXIR|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc0~0_combout  = (\my_processor|dx1|FDPC|dffe8|q~q  & \my_processor|dx1|DXIR|dffe8|q~q )

	.dataa(\my_processor|dx1|FDPC|dffe8|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc0~0 .lut_mask = 16'hAA00;
defparam \my_processor|PCadder_branch|eba_1|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N24
cycloneive_lcell_comb \my_processor|FD_in[6]~21 (
// Equation(s):
// \my_processor|FD_in[6]~21_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|FD_in[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[6]~21 .lut_mask = 16'h0400;
defparam \my_processor|FD_in[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N25
dffeas \my_processor|FD_IR1|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \my_processor|dx1|IR_in[6]~12 (
// Equation(s):
// \my_processor|dx1|IR_in[6]~12_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|FD_IR1|dffe6|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|FD_IR1|dffe6|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[6]~12 .lut_mask = 16'h0040;
defparam \my_processor|dx1|IR_in[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N1
dffeas \my_processor|dx1|DXIR|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc6~0_combout  = (\my_processor|dx1|DXIR|dffe6|q~q  & \my_processor|dx1|FDPC|dffe6|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc6~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_0|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc2~0_combout  = (\my_processor|dx1|FDPC|dffe2|q~q  & \my_processor|dx1|DXIR|dffe2|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|FDPC|dffe2|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc2~0 .lut_mask = 16'hCC00;
defparam \my_processor|PCadder_branch|eba_0|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \my_processor|PC_in_FD[3]~3 (
// Equation(s):
// \my_processor|PC_in_FD[3]~3_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC|dffe3|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe3|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[3]~3 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N9
dffeas \my_processor|PC_FD1|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \my_processor|dx1|PC_in[3]~3 (
// Equation(s):
// \my_processor|dx1|PC_in[3]~3_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe3|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|PC_FD1|dffe3|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[3]~3 .lut_mask = 16'h0020;
defparam \my_processor|dx1|PC_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N5
dffeas \my_processor|dx1|FDPC|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|PC_in[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \my_processor|FD_in[3]~22 (
// Equation(s):
// \my_processor|FD_in[3]~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[3]~22 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N17
dffeas \my_processor|FD_IR1|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \my_processor|dx1|IR_in[3]~10 (
// Equation(s):
// \my_processor|dx1|IR_in[3]~10_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe3|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|FD_IR1|dffe3|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[3]~10 .lut_mask = 16'h0020;
defparam \my_processor|dx1|IR_in[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N11
dffeas \my_processor|dx1|DXIR|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|IR_in[3]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc3~0_combout  = (\my_processor|dx1|FDPC|dffe3|q~q  & ((\my_processor|PCadder_branch|eba_0|orc2~0_combout ) # ((\my_processor|PCadder_branch|eba_0|orc2~1_combout ) # (\my_processor|dx1|DXIR|dffe3|q~q )))) # 
// (!\my_processor|dx1|FDPC|dffe3|q~q  & (\my_processor|dx1|DXIR|dffe3|q~q  & ((\my_processor|PCadder_branch|eba_0|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc2~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.datab(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.datac(\my_processor|dx1|FDPC|dffe3|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc3~0 .lut_mask = 16'hFEE0;
defparam \my_processor|PCadder_branch|eba_0|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc4~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc4~1_combout  = (\my_processor|PCadder_branch|eba_0|orc3~0_combout  & ((\my_processor|dx1|FDPC|dffe4|q~q ) # (\my_processor|dx1|DXIR|dffe4|q~q )))

	.dataa(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc4~1 .lut_mask = 16'hEE00;
defparam \my_processor|PCadder_branch|eba_0|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc5~0_combout  = (\my_processor|dx1|FDPC|dffe5|q~q  & ((\my_processor|PCadder_branch|eba_0|orc4~0_combout ) # ((\my_processor|dx1|DXimm|dffe5|q~q ) # (\my_processor|PCadder_branch|eba_0|orc4~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe5|q~q  & (\my_processor|dx1|DXimm|dffe5|q~q  & ((\my_processor|PCadder_branch|eba_0|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc4~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.datab(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datac(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc5~0 .lut_mask = 16'hFCE8;
defparam \my_processor|PCadder_branch|eba_0|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc6~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc6~1_combout  = (\my_processor|PCadder_branch|eba_0|orc5~0_combout  & ((\my_processor|dx1|FDPC|dffe6|q~q ) # (\my_processor|dx1|DXIR|dffe6|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|FDPC|dffe6|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc6~1 .lut_mask = 16'hFC00;
defparam \my_processor|PCadder_branch|eba_0|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \my_processor|PC_in_FD[7]~7 (
// Equation(s):
// \my_processor|PC_in_FD[7]~7_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe7|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe7|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[7]~7 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N15
dffeas \my_processor|PC_FD1|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[7]~7 (
// Equation(s):
// \my_processor|dx1|PC_in[7]~7_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe7|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[7]~7 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N23
dffeas \my_processor|dx1|FDPC|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc7~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc7~0_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|PCadder_branch|eba_0|orc6~0_combout ) # ((\my_processor|PCadder_branch|eba_0|orc6~1_combout ) # (\my_processor|dx1|FDPC|dffe7|q~q )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|dx1|FDPC|dffe7|q~q  & ((\my_processor|PCadder_branch|eba_0|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc6~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.datac(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.datad(\my_processor|dx1|FDPC|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc7~0 .lut_mask = 16'hFEA8;
defparam \my_processor|PCadder_branch|eba_0|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc0~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc0~1_combout  = (\my_processor|PCadder_branch|eba_0|orc7~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q ) # (\my_processor|dx1|FDPC|dffe8|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe8|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc0~1 .lut_mask = 16'hFC00;
defparam \my_processor|PCadder_branch|eba_1|orc0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc1~0_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|PCadder_branch|eba_1|orc0~0_combout ) # ((\my_processor|dx1|FDPC|dffe9|q~q ) # (\my_processor|PCadder_branch|eba_1|orc0~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|dx1|FDPC|dffe9|q~q  & ((\my_processor|PCadder_branch|eba_1|orc0~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc0~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe9|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc1~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_1|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc2~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc2~1_combout  = (\my_processor|PCadder_branch|eba_1|orc1~0_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ) # (\my_processor|dx1|FDPC|dffe10|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc2~1 .lut_mask = 16'hFA00;
defparam \my_processor|PCadder_branch|eba_1|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum3~combout  = \my_processor|dx1|FDPC|dffe11|q~q  $ (\my_processor|dx1|DXIR|dffe11|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc2~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum3 .lut_mask = 16'hA596;
defparam \my_processor|PCadder_branch|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \my_processor|xm1|xmoldp|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \my_processor|mw1|MW_oldPC|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N24
cycloneive_lcell_comb \my_processor|dx1|control_in[17]~14 (
// Equation(s):
// \my_processor|dx1|control_in[17]~14_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & \my_processor|controls|control[24]~3_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|controls|control[24]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[17]~14 .lut_mask = 16'h0200;
defparam \my_processor|dx1|control_in[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N25
dffeas \my_processor|dx1|DXcontrol|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[17]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N12
cycloneive_lcell_comb \my_processor|alu_op[2]~2 (
// Equation(s):
// \my_processor|alu_op[2]~2_combout  = (\my_processor|dx1|DXcontrol|dffe0|q~q  & (!\my_processor|dx1|DXcontrol|dffe17|q~q  & \my_processor|dx1|DXIR|dffe4|q~q ))

	.dataa(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[2]~2 .lut_mask = 16'h2020;
defparam \my_processor|alu_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  = (!\my_processor|dx1|DXIR|dffe3|q~q  & (!\my_processor|dx1|DXIR|dffe6|q~q  & \my_processor|alu_op[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|alu_op[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 .lut_mask = 16'h0300;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \my_processor|FD_in[14]~15 (
// Equation(s):
// \my_processor|FD_in[14]~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[14]~15 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \my_processor|FD_IR1|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \my_processor|dx1|IR_in[14]~6 (
// Equation(s):
// \my_processor|dx1|IR_in[14]~6_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|FD_IR1|dffe14|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|FD_IR1|dffe14|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[14]~6 .lut_mask = 16'h0040;
defparam \my_processor|dx1|IR_in[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N7
dffeas \my_processor|dx1|DXIR|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[14]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA22;
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N10
cycloneive_lcell_comb \my_processor|FD_in[12]~6 (
// Equation(s):
// \my_processor|FD_in[12]~6_combout  = (!\my_processor|branch_taken~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12] & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[12]~6 .lut_mask = 16'h0040;
defparam \my_processor|FD_in[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N11
dffeas \my_processor|FD_IR1|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \my_processor|dx1|IR_in[12]~4 (
// Equation(s):
// \my_processor|dx1|IR_in[12]~4_combout  = (\my_processor|flush~4_combout  & (\my_processor|FD_IR1|dffe12|q~q  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|FD_IR1|dffe12|q~q ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[12]~4 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N23
dffeas \my_processor|dx1|DXIR|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N24
cycloneive_lcell_comb \my_processor|FD_in[16]~19 (
// Equation(s):
// \my_processor|FD_in[16]~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[16]~19 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N25
dffeas \my_processor|FD_IR1|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[16]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \my_processor|dx1|IR_in[16]~8 (
// Equation(s):
// \my_processor|dx1|IR_in[16]~8_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|FD_IR1|dffe16|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|FD_IR1|dffe16|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[16]~8 .lut_mask = 16'h0040;
defparam \my_processor|dx1|IR_in[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N21
dffeas \my_processor|dx1|DXIR|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[16]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \my_processor|alu_B[8]~2 (
// Equation(s):
// \my_processor|alu_B[8]~2_combout  = (!\my_processor|dx1|DXIR|dffe12|q~q  & !\my_processor|dx1|DXIR|dffe16|q~q )

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~2 .lut_mask = 16'h0055;
defparam \my_processor|alu_B[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N28
cycloneive_lcell_comb \my_processor|FD_in[15]~17 (
// Equation(s):
// \my_processor|FD_in[15]~17_combout  = (\my_processor|flush~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15] & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[15]~17 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N29
dffeas \my_processor|FD_IR1|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \my_processor|dx1|IR_in[15]~7 (
// Equation(s):
// \my_processor|dx1|IR_in[15]~7_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe15|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|FD_IR1|dffe15|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[15]~7 .lut_mask = 16'h0020;
defparam \my_processor|dx1|IR_in[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N11
dffeas \my_processor|dx1|DXIR|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|IR_in[15]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N18
cycloneive_lcell_comb \my_processor|controls|control[8]~13 (
// Equation(s):
// \my_processor|controls|control[8]~13_combout  = (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|FD_IR1|dffe31|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[8]~13 .lut_mask = 16'h3000;
defparam \my_processor|controls|control[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N4
cycloneive_lcell_comb \my_processor|controls|control[22]~14 (
// Equation(s):
// \my_processor|controls|control[22]~14_combout  = (\my_processor|FD_IR1|dffe27|q~q  & (!\my_processor|FD_IR1|dffe28|q~q  & \my_processor|controls|control[8]~13_combout ))

	.dataa(\my_processor|FD_IR1|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe28|q~q ),
	.datac(gnd),
	.datad(\my_processor|controls|control[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[22]~14 .lut_mask = 16'h2200;
defparam \my_processor|controls|control[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N30
cycloneive_lcell_comb \my_processor|controls|control[21]~6 (
// Equation(s):
// \my_processor|controls|control[21]~6_combout  = (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe27|q~q  & !\my_processor|FD_IR1|dffe28|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[21]~6 .lut_mask = 16'h0030;
defparam \my_processor|controls|control[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N30
cycloneive_lcell_comb \my_processor|controls|control[2]~8 (
// Equation(s):
// \my_processor|controls|control[2]~8_combout  = (!\my_processor|controls|control [16] & (((\my_processor|FD_IR1|dffe31|q~q ) # (!\my_processor|FD_IR1|dffe29|q~q )) # (!\my_processor|controls|control[21]~6_combout )))

	.dataa(\my_processor|controls|control[21]~6_combout ),
	.datab(\my_processor|controls|control [16]),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[2]~8 .lut_mask = 16'h3313;
defparam \my_processor|controls|control[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N22
cycloneive_lcell_comb \my_processor|controls|control[18]~11 (
// Equation(s):
// \my_processor|controls|control[18]~11_combout  = (!\my_processor|FD_IR1|dffe29|q~q  & \my_processor|controls|control[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|controls|control[5]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[18]~11 .lut_mask = 16'h0F00;
defparam \my_processor|controls|control[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N6
cycloneive_lcell_comb \my_processor|controls|control[4]~15 (
// Equation(s):
// \my_processor|controls|control[4]~15_combout  = (\my_processor|controls|WideNor0~combout ) # ((\my_processor|controls|control[22]~14_combout ) # ((\my_processor|controls|control[18]~11_combout ) # (!\my_processor|controls|control[2]~8_combout )))

	.dataa(\my_processor|controls|WideNor0~combout ),
	.datab(\my_processor|controls|control[22]~14_combout ),
	.datac(\my_processor|controls|control[2]~8_combout ),
	.datad(\my_processor|controls|control[18]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[4]~15 .lut_mask = 16'hFFEF;
defparam \my_processor|controls|control[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N22
cycloneive_lcell_comb \my_processor|dx1|control_in[4]~19 (
// Equation(s):
// \my_processor|dx1|control_in[4]~19_combout  = (\my_processor|controls|control[4]~15_combout  & (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|controls|control[4]~15_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[4]~19 .lut_mask = 16'h0200;
defparam \my_processor|dx1|control_in[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N23
dffeas \my_processor|dx1|DXcontrol|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N9
dffeas \my_processor|xm1|XMcontrol|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N1
dffeas \my_processor|mw1|MWctrl|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N28
cycloneive_lcell_comb \my_processor|dx1|control_in[2]~13 (
// Equation(s):
// \my_processor|dx1|control_in[2]~13_combout  = (\my_processor|flush~5_combout  & ((\my_processor|controls|control[24]~3_combout ) # ((\my_processor|controls|control[5]~5_combout ) # (!\my_processor|controls|control[2]~8_combout ))))

	.dataa(\my_processor|controls|control[24]~3_combout ),
	.datab(\my_processor|controls|control[5]~5_combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|controls|control[2]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[2]~13 .lut_mask = 16'hE0F0;
defparam \my_processor|dx1|control_in[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N3
dffeas \my_processor|dx1|DXcontrol|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|control_in[2]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAA;
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N0
cycloneive_lcell_comb \my_processor|FD_in[13]~13 (
// Equation(s):
// \my_processor|FD_in[13]~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[13]~13 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N1
dffeas \my_processor|FD_IR1|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[13]~5 (
// Equation(s):
// \my_processor|dx1|IR_in[13]~5_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe13|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|FD_IR1|dffe13|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[13]~5 .lut_mask = 16'h0020;
defparam \my_processor|dx1|IR_in[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N19
dffeas \my_processor|dx1|DXIR|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|IR_in[13]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \my_processor|alu_B[8]~1 (
// Equation(s):
// \my_processor|alu_B[8]~1_combout  = (!\my_processor|dx1|DXcontrol|dffe2|q~q  & (!\my_processor|dx1|DXIR|dffe13|q~q  & ((\my_processor|mw1|MWctrl|dffe4|q~q ) # (\my_processor|xm1|XMcontrol|dffe4|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.datac(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~1 .lut_mask = 16'h0032;
defparam \my_processor|alu_B[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \my_processor|alu_B[8]~3 (
// Equation(s):
// \my_processor|alu_B[8]~3_combout  = (!\my_processor|dx1|DXIR|dffe14|q~q  & (\my_processor|alu_B[8]~2_combout  & (!\my_processor|dx1|DXIR|dffe15|q~q  & \my_processor|alu_B[8]~1_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(\my_processor|alu_B[8]~2_combout ),
	.datac(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datad(\my_processor|alu_B[8]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~3 .lut_mask = 16'h0400;
defparam \my_processor|alu_B[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \my_processor|B_bypass_MX_sel~0 (
// Equation(s):
// \my_processor|B_bypass_MX_sel~0_combout  = (!\my_processor|dx1|DXIR|dffe15|q~q  & (!\my_processor|dx1|DXIR|dffe12|q~q  & (!\my_processor|dx1|DXIR|dffe13|q~q  & !\my_processor|dx1|DXIR|dffe14|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|B_bypass_MX_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|B_bypass_MX_sel~0 .lut_mask = 16'h0001;
defparam \my_processor|B_bypass_MX_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \my_processor|alu_B[8]~0 (
// Equation(s):
// \my_processor|alu_B[8]~0_combout  = (\my_processor|dx1|DXcontrol|dffe2|q~q ) # ((!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|xm1|XMcontrol|dffe4|q~q  & \my_processor|B_bypass_MX_sel~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datac(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.datad(\my_processor|B_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~0 .lut_mask = 16'hF4F0;
defparam \my_processor|alu_B[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \my_processor|alu_B[11]~40 (
// Equation(s):
// \my_processor|alu_B[11]~40_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXIR|dffe11|q~q ) # (\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXB|dffe11|q~q  & 
// ((!\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[11]~40 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_B[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \my_processor|alu_B[11]~41 (
// Equation(s):
// \my_processor|alu_B[11]~41_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[11]~40_combout  & ((\my_processor|xm1|XMoutput|dffe11|q~q ))) # (!\my_processor|alu_B[11]~40_combout  & (\my_processor|WM_bypass_data[11]~23_combout )))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[11]~40_combout ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|WM_bypass_data[11]~23_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.datad(\my_processor|alu_B[11]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[11]~41 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \my_processor|FD_in[20]~3 (
// Equation(s):
// \my_processor|FD_in[20]~3_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|FD_in[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[20]~3 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N21
dffeas \my_processor|FD_IR1|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[20]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \my_processor|dx1|IR_in[20]~2 (
// Equation(s):
// \my_processor|dx1|IR_in[20]~2_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[20]~2 .lut_mask = 16'h0040;
defparam \my_processor|dx1|IR_in[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \my_processor|dx1|DXIR|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[20]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \my_processor|FD_in[17]~0 (
// Equation(s):
// \my_processor|FD_in[17]~0_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|FD_in[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[17]~0 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N31
dffeas \my_processor|FD_IR1|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[17]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \my_processor|dx1|DXA|dffe24|q~1 (
// Equation(s):
// \my_processor|dx1|DXA|dffe24|q~1_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXA|dffe24|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe24|q~1 .lut_mask = 16'h0020;
defparam \my_processor|dx1|DXA|dffe24|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N29
dffeas \my_processor|dx1|DXIR|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXA|dffe24|q~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555;
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \my_processor|FD_in[19]~2 (
// Equation(s):
// \my_processor|FD_in[19]~2_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|FD_in[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[19]~2 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N3
dffeas \my_processor|FD_IR1|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[19]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \my_processor|dx1|IR_in[19]~1 (
// Equation(s):
// \my_processor|dx1|IR_in[19]~1_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[19]~1 .lut_mask = 16'h0040;
defparam \my_processor|dx1|IR_in[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N25
dffeas \my_processor|dx1|DXIR|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|IR_in[19]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \my_processor|FD_in[18]~1 (
// Equation(s):
// \my_processor|FD_in[18]~1_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|FD_in[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[18]~1 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \my_processor|FD_IR1|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[18]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[18]~0 (
// Equation(s):
// \my_processor|dx1|IR_in[18]~0_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_processor|FD_IR1|dffe18|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[18]~0 .lut_mask = 16'h1000;
defparam \my_processor|dx1|IR_in[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N9
dffeas \my_processor|dx1|DXIR|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[18]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \my_processor|A_bypass_MX_sel~0 (
// Equation(s):
// \my_processor|A_bypass_MX_sel~0_combout  = (!\my_processor|dx1|DXIR|dffe20|q~q  & (!\my_processor|dx1|DXIR|dffe17|q~q  & (!\my_processor|dx1|DXIR|dffe19|q~q  & !\my_processor|dx1|DXIR|dffe18|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe20|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe17|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe19|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_MX_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_MX_sel~0 .lut_mask = 16'h0001;
defparam \my_processor|A_bypass_MX_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \my_processor|needs_bypassing_A (
// Equation(s):
// \my_processor|needs_bypassing_A~combout  = (!\my_processor|dx1|DXIR|dffe21|q~q  & (\my_processor|A_bypass_MX_sel~0_combout  & ((\my_processor|mw1|MWctrl|dffe4|q~q ) # (\my_processor|xm1|XMcontrol|dffe4|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|needs_bypassing_A~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|needs_bypassing_A .lut_mask = 16'h5400;
defparam \my_processor|needs_bypassing_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \my_processor|dx1|DXA|dffe24|q~0 (
// Equation(s):
// \my_processor|dx1|DXA|dffe24|q~0_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe21|q~q  & \my_processor|FD_IR1|dffe19|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|FD_IR1|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe24|q~0 .lut_mask = 16'h8000;
defparam \my_processor|dx1|DXA|dffe24|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \my_processor|dx1|A_in[11]~19 (
// Equation(s):
// \my_processor|dx1|A_in[11]~19_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe11|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[11]~19 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N7
dffeas \my_processor|dx1|DXA|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[11]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \my_processor|alu_A[11]~39 (
// Equation(s):
// \my_processor|alu_A[11]~39_combout  = (\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe11|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe11|q~q )))

	.dataa(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXA|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~39 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \my_processor|alu_A[11]~40 (
// Equation(s):
// \my_processor|alu_A[11]~40_combout  = (\my_processor|alu_A[31]~0_combout  & (\my_processor|WM_bypass_data[11]~23_combout )) # (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|alu_A[11]~39_combout )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[11]~23_combout ),
	.datac(\my_processor|alu_A[11]~39_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~40 .lut_mask = 16'hCCF0;
defparam \my_processor|alu_A[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N14
cycloneive_lcell_comb \my_processor|alu_op[1]~1 (
// Equation(s):
// \my_processor|alu_op[1]~1_combout  = (\my_processor|dx1|DXcontrol|dffe0|q~q  & (!\my_processor|dx1|DXcontrol|dffe17|q~q  & \my_processor|dx1|DXIR|dffe3|q~q ))

	.dataa(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[1]~1 .lut_mask = 16'h2200;
defparam \my_processor|alu_op[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \my_processor|xm1|xmoldp|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N21
dffeas \my_processor|mw1|MW_oldPC|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N13
dffeas \my_processor|xm1|b|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \my_processor|data[10]~10 (
// Equation(s):
// \my_processor|data[10]~10_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[10]~21_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe10|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe10|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe10|q~q ),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~10 .lut_mask = 16'hF870;
defparam \my_processor|data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N10
cycloneive_lcell_comb \my_processor|alu_op[0]~0 (
// Equation(s):
// \my_processor|alu_op[0]~0_combout  = (\my_processor|dx1|DXcontrol|dffe17|q~q ) # ((\my_processor|dx1|DXcontrol|dffe0|q~q  & \my_processor|dx1|DXIR|dffe2|q~q ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datac(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[0]~0 .lut_mask = 16'hFCCC;
defparam \my_processor|alu_op[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \my_regfile|gen_registers[31].and_enable (
// Equation(s):
// \my_regfile|gen_registers[31].and_enable~combout  = (\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MWctrl|dffe4|q~q )

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].and_enable~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].and_enable .lut_mask = 16'hCC00;
defparam \my_regfile|gen_registers[31].and_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \my_regfile|gen_registers[31].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \my_regfile|muxA|mux_results|register_out[0]~0 (
// Equation(s):
// \my_regfile|muxA|mux_results|register_out[0]~0_combout  = (\my_regfile|gen_registers[31].regs|dffe0|q~q  & \my_processor|dx1|DXA|dffe24|q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|register_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|register_out[0]~0 .lut_mask = 16'hF000;
defparam \my_regfile|muxA|mux_results|register_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \signal_to_write~input (
	.i(signal_to_write),
	.ibar(gnd),
	.o(\signal_to_write~input_o ));
// synopsys translate_off
defparam \signal_to_write~input .bus_hold = "false";
defparam \signal_to_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y38_N5
dffeas \my_regfile|reg1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\signal_to_write~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|reg1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|reg1|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|reg1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \my_regfile|muxA|mux_results|register_out[0]~1 (
// Equation(s):
// \my_regfile|muxA|mux_results|register_out[0]~1_combout  = (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|reg1|dffe0|q~q  & !\my_processor|FD_IR1|dffe19|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|reg1|dffe0|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|register_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|register_out[0]~1 .lut_mask = 16'h0010;
defparam \my_regfile|muxA|mux_results|register_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \my_regfile|muxA|mux_results|register_out[0]~2 (
// Equation(s):
// \my_regfile|muxA|mux_results|register_out[0]~2_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|muxA|mux_results|register_out[0]~0_combout ) # ((!\my_processor|FD_IR1|dffe21|q~q  & \my_regfile|muxA|mux_results|register_out[0]~1_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|muxA|mux_results|register_out[0]~0_combout ),
	.datac(\my_processor|FD_IR1|dffe21|q~q ),
	.datad(\my_regfile|muxA|mux_results|register_out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|register_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|register_out[0]~2 .lut_mask = 16'h8A88;
defparam \my_regfile|muxA|mux_results|register_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N25
dffeas \my_processor|dx1|DXA|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|muxA|mux_results|register_out[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\my_processor|flush~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \my_processor|alu_A[0]~62 (
// Equation(s):
// \my_processor|alu_A[0]~62_combout  = (\my_processor|xm1|XMcontrol|dffe4|q~q  & (\my_processor|xm1|XMoutput|dffe0|q~q )) # (!\my_processor|xm1|XMcontrol|dffe4|q~q  & (((!\my_processor|mw1|MWctrl|dffe4|q~q  & \my_processor|dx1|DXA|dffe0|q~q ))))

	.dataa(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datad(\my_processor|dx1|DXA|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~62 .lut_mask = 16'hA3A0;
defparam \my_processor|alu_A[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \my_processor|alu_A[0]~63 (
// Equation(s):
// \my_processor|alu_A[0]~63_combout  = (\my_processor|dx1|DXIR|dffe21|q~q  & (\my_processor|dx1|DXA|dffe0|q~q )) # (!\my_processor|dx1|DXIR|dffe21|q~q  & ((\my_processor|A_bypass_MX_sel~0_combout  & ((\my_processor|alu_A[0]~62_combout ))) # 
// (!\my_processor|A_bypass_MX_sel~0_combout  & (\my_processor|dx1|DXA|dffe0|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe0|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datac(\my_processor|alu_A[0]~62_combout ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~63 .lut_mask = 16'hB8AA;
defparam \my_processor|alu_A[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \my_processor|alu_A[0]~64 (
// Equation(s):
// \my_processor|alu_A[0]~64_combout  = (\my_processor|alu_A[0]~63_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[0]~1_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|WM_bypass_data[0]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[0]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~64 .lut_mask = 16'hFF88;
defparam \my_processor|alu_A[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0 .lut_mask = 16'h0005;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[0]~64_combout  & \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[0]~64_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1 .lut_mask = 16'h5000;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N1
dffeas \my_processor|xm1|xmoldp|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N13
dffeas \my_processor|mw1|MW_oldPC|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N5
dffeas \my_regfile|gen_registers[31].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \my_processor|FD_in[25]~16 (
// Equation(s):
// \my_processor|FD_in[25]~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[25]~16 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N7
dffeas \my_processor|FD_IR1|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[25]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N20
cycloneive_lcell_comb \my_processor|controls|control[9] (
// Equation(s):
// \my_processor|controls|control [9] = (\my_processor|controls|control[24]~3_combout ) # ((\my_processor|FD_IR1|dffe29|q~q  & ((\my_processor|controls|control[5]~4_combout ) # (\my_processor|controls|WideNor0~0_combout ))))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|controls|control[5]~4_combout ),
	.datac(\my_processor|controls|control[24]~3_combout ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [9]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[9] .lut_mask = 16'hFAF8;
defparam \my_processor|controls|control[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe25|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe15|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe15|q~q ),
	.datac(\my_processor|FD_IR1|dffe25|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hF0CC;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N26
cycloneive_lcell_comb \my_processor|FD_in[26]~18 (
// Equation(s):
// \my_processor|FD_in[26]~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[26]~18 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N27
dffeas \my_processor|FD_IR1|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[26]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe26|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe16|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe16|q~q ),
	.datac(\my_processor|FD_IR1|dffe26|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hF0CC;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N18
cycloneive_lcell_comb \my_processor|FD_in[23]~12 (
// Equation(s):
// \my_processor|FD_in[23]~12_combout  = (\my_processor|flush~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[23]~12 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N19
dffeas \my_processor|FD_IR1|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[23]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~1_combout  = (\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe23|q~q )) # (!\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe13|q~q )))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe23|q~q ),
	.datac(\my_processor|FD_IR1|dffe13|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~1 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \my_processor|FD_in[24]~14 (
// Equation(s):
// \my_processor|FD_in[24]~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[24]~14 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \my_processor|FD_IR1|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[24]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~2_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe24|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe14|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe14|q~q ),
	.datac(\my_processor|FD_IR1|dffe24|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~2 .lut_mask = 16'hF0CC;
defparam \my_processor|ctrl_readRegB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N20
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe14|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe14|q~0_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & \my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe14|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q~0 .lut_mask = 16'h8000;
defparam \my_processor|dx1|DXB|dffe14|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N24
cycloneive_lcell_comb \my_processor|FD_in[22]~5 (
// Equation(s):
// \my_processor|FD_in[22]~5_combout  = (\my_processor|flush~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[22]~5 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N25
dffeas \my_processor|FD_IR1|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[22]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N16
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe14|q~1 (
// Equation(s):
// \my_processor|dx1|DXB|dffe14|q~1_combout  = (\my_processor|dx1|DXB|dffe14|q~0_combout  & ((\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe22|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe12|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe12|q~q ),
	.datab(\my_processor|dx1|DXB|dffe14|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe22|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe14|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q~1 .lut_mask = 16'hC088;
defparam \my_processor|dx1|DXB|dffe14|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N4
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe14|q~2 (
// Equation(s):
// \my_processor|dx1|DXB|dffe14|q~2_combout  = (\my_processor|dx1|DXB|dffe14|q~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|dx1|DXB|dffe14|q~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q~2 .lut_mask = 16'h0008;
defparam \my_processor|dx1|DXB|dffe14|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~3 (
// Equation(s):
// \my_processor|dx1|B_in[4]~3_combout  = (\my_regfile|gen_registers[31].regs|dffe4|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~3 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N27
dffeas \my_processor|dx1|DXB|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N3
dffeas \my_processor|xm1|b|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \my_processor|data[4]~4 (
// Equation(s):
// \my_processor|data[4]~4_combout  = (\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|WM_bypass_data[4]~9_combout ))) # (!\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|xm1|b|dffe4|q~q )))) # 
// (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (((\my_processor|xm1|b|dffe4|q~q ))))

	.dataa(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|b|dffe4|q~q ),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~4 .lut_mask = 16'hF870;
defparam \my_processor|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum4~combout  = \my_processor|PC|dffe12|q~q  $ (((\my_processor|PC|dffe11|q~q  & \my_processor|PCadder|eba_1|andc2~combout )))

	.dataa(\my_processor|PC|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(\my_processor|PC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum4 .lut_mask = 16'h5FA0;
defparam \my_processor|PCadder|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N30
cycloneive_lcell_comb \my_processor|PC_in_FD[12]~12 (
// Equation(s):
// \my_processor|PC_in_FD[12]~12_combout  = (\my_processor|PC|dffe12|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe12|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[12]~12 .lut_mask = 16'h0008;
defparam \my_processor|PC_in_FD[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N31
dffeas \my_processor|PC_FD1|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \my_processor|dx1|PC_in[12]~12 (
// Equation(s):
// \my_processor|dx1|PC_in[12]~12_combout  = (\my_processor|PC_FD1|dffe12|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC_FD1|dffe12|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[12]~12 .lut_mask = 16'h0008;
defparam \my_processor|dx1|PC_in[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N17
dffeas \my_processor|dx1|FDPC|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc3~0_combout  = (\my_processor|dx1|FDPC|dffe11|q~q  & ((\my_processor|PCadder_branch|eba_1|orc2~0_combout ) # ((\my_processor|dx1|DXIR|dffe11|q~q ) # (\my_processor|PCadder_branch|eba_1|orc2~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe11|q~q  & (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|PCadder_branch|eba_1|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc2~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc3~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_1|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum4~0_combout  = \my_processor|dx1|DXIR|dffe12|q~q  $ (\my_processor|dx1|FDPC|dffe12|q~q  $ (\my_processor|PCadder_branch|eba_1|orc3~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe12|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum4~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_1|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N23
dffeas \my_processor|xm1|xmoldp|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N9
dffeas \my_processor|mw1|MW_oldPC|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \my_processor|xm1|b|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \my_processor|data[12]~12 (
// Equation(s):
// \my_processor|data[12]~12_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[12]~25_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe12|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe12|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[12]~25_combout ),
	.datac(\my_processor|xm1|b|dffe12|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~12 .lut_mask = 16'hD8F0;
defparam \my_processor|data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \my_processor|dx1|A_in[8]~22 (
// Equation(s):
// \my_processor|dx1|A_in[8]~22_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe8|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[8]~22 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N11
dffeas \my_processor|dx1|DXA|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[8]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q ) # (\my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0 .lut_mask = 16'hFCFC;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[0]~64_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[4]~54_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[0]~64_combout ),
	.datac(\my_processor|alu_A[4]~54_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 .lut_mask = 16'hCCF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout  = (!\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N7
dffeas \my_regfile|gen_registers[31].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~14 (
// Equation(s):
// \my_processor|dx1|B_in[14]~14_combout  = (\my_regfile|gen_registers[31].regs|dffe14|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~14 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N29
dffeas \my_processor|dx1|DXB|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \my_processor|xm1|b|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \my_processor|data[14]~14 (
// Equation(s):
// \my_processor|data[14]~14_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[14]~29_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe14|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe14|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[14]~29_combout ),
	.datac(\my_processor|xm1|b|dffe14|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~14 .lut_mask = 16'hD8F0;
defparam \my_processor|data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \my_processor|xm1|xmoldp|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \my_processor|mw1|MW_oldPC|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe2|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe2|q~feeder_combout  = \my_processor|WM_bypass_data[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[2]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe2|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe2|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe2|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \my_regfile|gen_registers[31].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe2|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~1 (
// Equation(s):
// \my_processor|dx1|B_in[2]~1_combout  = (\my_processor|dx1|DXB|dffe14|q~2_combout  & \my_regfile|gen_registers[31].regs|dffe2|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~1 .lut_mask = 16'hC0C0;
defparam \my_processor|dx1|B_in[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N23
dffeas \my_processor|dx1|DXB|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N21
dffeas \my_processor|xm1|b|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \my_processor|data[2]~2 (
// Equation(s):
// \my_processor|data[2]~2_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[2]~5_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe2|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe2|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[2]~5_combout ),
	.datac(\my_processor|xm1|b|dffe2|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~2 .lut_mask = 16'hD8F0;
defparam \my_processor|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N31
dffeas \my_processor|xm1|xmoldp|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N17
dffeas \my_processor|mw1|MW_oldPC|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \my_processor|xm1|xmoldp|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N21
dffeas \my_processor|mw1|MW_oldPC|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N22
cycloneive_lcell_comb \my_processor|PC_calculated[27]~86 (
// Equation(s):
// \my_processor|PC_calculated[27]~86_combout  = (\my_processor|flush~3_combout ) # (\my_processor|dx1|DXcontrol|dffe19|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|flush~3_combout ),
	.datad(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~86 .lut_mask = 16'hFFF0;
defparam \my_processor|PC_calculated[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \my_processor|PC|dffe27|q~4 (
// Equation(s):
// \my_processor|PC|dffe27|q~4_combout  = (\my_processor|dx1|DXcontrol|dffe19|q~q ) # ((\my_processor|flush~3_combout  & (!\my_processor|branch_taken~1_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~3_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe27|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe27|q~4 .lut_mask = 16'hCCCE;
defparam \my_processor|PC|dffe27|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum2~combout  = \my_processor|PC|dffe18|q~q  $ (((\my_processor|PC|dffe17|q~q  & \my_processor|PCadder|eba_2|andc0~combout )))

	.dataa(\my_processor|PC|dffe17|q~q ),
	.datab(\my_processor|PC|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_2|andc0~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum2 .lut_mask = 16'h66CC;
defparam \my_processor|PCadder|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N13
dffeas \my_processor|xm1|b|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \my_processor|data[18]~18 (
// Equation(s):
// \my_processor|data[18]~18_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[18]~37_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe18|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe18|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[18]~37_combout ),
	.datac(\my_processor|xm1|b|dffe18|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~18 .lut_mask = 16'hD8F0;
defparam \my_processor|data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \my_processor|PC_in_FD[14]~14 (
// Equation(s):
// \my_processor|PC_in_FD[14]~14_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC|dffe14|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[14]~14 .lut_mask = 16'h1000;
defparam \my_processor|PC_in_FD[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N29
dffeas \my_processor|PC_FD1|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[14]~14 (
// Equation(s):
// \my_processor|dx1|PC_in[14]~14_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe14|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[14]~14 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \my_processor|dx1|FDPC|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[13]~13 (
// Equation(s):
// \my_processor|PC_in_FD[13]~13_combout  = (\my_processor|PC|dffe13|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe13|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[13]~13 .lut_mask = 16'h0008;
defparam \my_processor|PC_in_FD[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N17
dffeas \my_processor|PC_FD1|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \my_processor|dx1|PC_in[13]~13 (
// Equation(s):
// \my_processor|dx1|PC_in[13]~13_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe13|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe13|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[13]~13 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N13
dffeas \my_processor|dx1|FDPC|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc4~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc4~1_combout  = (\my_processor|PCadder_branch|eba_1|orc3~0_combout  & ((\my_processor|dx1|DXIR|dffe12|q~q ) # (\my_processor|dx1|FDPC|dffe12|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe12|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc4~1 .lut_mask = 16'hEE00;
defparam \my_processor|PCadder_branch|eba_1|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc4~0_combout  = (\my_processor|dx1|DXIR|dffe12|q~q  & \my_processor|dx1|FDPC|dffe12|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc4~0 .lut_mask = 16'hCC00;
defparam \my_processor|PCadder_branch|eba_1|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc5~0_combout  = (\my_processor|dx1|DXIR|dffe13|q~q  & ((\my_processor|dx1|FDPC|dffe13|q~q ) # ((\my_processor|PCadder_branch|eba_1|orc4~1_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~0_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe13|q~q  & (\my_processor|dx1|FDPC|dffe13|q~q  & ((\my_processor|PCadder_branch|eba_1|orc4~1_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datac(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.datad(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc5~0 .lut_mask = 16'hEEE8;
defparam \my_processor|PCadder_branch|eba_1|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum6~0_combout  = \my_processor|dx1|DXIR|dffe14|q~q  $ (\my_processor|dx1|FDPC|dffe14|q~q  $ (\my_processor|PCadder_branch|eba_1|orc5~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum6~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_1|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \my_processor|PC|dffe19|q~2 (
// Equation(s):
// \my_processor|PC|dffe19|q~2_combout  = (\my_processor|dx1|DXcontrol|dffe19|q~q ) # ((\my_processor|flush~3_combout  & ((\my_processor|branch_taken~1_combout ) # (\my_processor|branch_taken~0_combout ))))

	.dataa(\my_processor|flush~3_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe19|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe19|q~2 .lut_mask = 16'hEEEC;
defparam \my_processor|PC|dffe19|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \my_processor|PC_calculated[14]~46 (
// Equation(s):
// \my_processor|PC_calculated[14]~46_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe14|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXIR|dffe14|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~46 .lut_mask = 16'hF0AC;
defparam \my_processor|PC_calculated[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \my_processor|PC_calculated[14]~47 (
// Equation(s):
// \my_processor|PC_calculated[14]~47_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[14]~46_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ))) # (!\my_processor|PC_calculated[14]~46_combout  & 
// (\my_processor|dx1|DXB|dffe14|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[14]~46_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe14|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[14]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~47 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \my_processor|PC_calculated[14]~48 (
// Equation(s):
// \my_processor|PC_calculated[14]~48_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|andc5~combout  $ ((\my_processor|PC|dffe14|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[14]~47_combout ))))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|PCadder|eba_1|andc5~combout ),
	.datac(\my_processor|PC|dffe14|q~q ),
	.datad(\my_processor|PC_calculated[14]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~48 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N19
dffeas \my_processor|PC|dffe14|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum0~combout  = \my_processor|PC|dffe16|q~q  $ (((\my_processor|PC|dffe15|q~q  & (\my_processor|PCadder|eba_1|andc5~combout  & \my_processor|PC|dffe14|q~q ))))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(\my_processor|PCadder|eba_1|andc5~combout ),
	.datac(\my_processor|PC|dffe16|q~q ),
	.datad(\my_processor|PC|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum0 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc6~0_combout  = (\my_processor|dx1|FDPC|dffe14|q~q  & \my_processor|dx1|DXIR|dffe14|q~q )

	.dataa(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc6~0 .lut_mask = 16'hAA00;
defparam \my_processor|PCadder_branch|eba_1|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[15]~15 (
// Equation(s):
// \my_processor|PC_in_FD[15]~15_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC|dffe15|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe15|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[15]~15 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N25
dffeas \my_processor|PC_FD1|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[15]~15 (
// Equation(s):
// \my_processor|dx1|PC_in[15]~15_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe15|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe15|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[15]~15 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \my_processor|dx1|FDPC|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc6~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc6~1_combout  = (\my_processor|PCadder_branch|eba_1|orc5~0_combout  & ((\my_processor|dx1|DXIR|dffe14|q~q ) # (\my_processor|dx1|FDPC|dffe14|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc6~1 .lut_mask = 16'hEE00;
defparam \my_processor|PCadder_branch|eba_1|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc7~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc7~0_combout  = (\my_processor|dx1|DXIR|dffe15|q~q  & ((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # ((\my_processor|dx1|FDPC|dffe15|q~q ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe15|q~q  & (\my_processor|dx1|FDPC|dffe15|q~q  & ((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc7~0 .lut_mask = 16'hFCE8;
defparam \my_processor|PCadder_branch|eba_1|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum0~0_combout  = \my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|dx1|FDPC|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_1|orc7~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum0~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_2|xor_sum0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~13 (
// Equation(s):
// \my_processor|dx1|B_in[16]~13_combout  = (\my_regfile|gen_registers[31].regs|dffe16|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.datac(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~13 .lut_mask = 16'hC0C0;
defparam \my_processor|dx1|B_in[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N31
dffeas \my_processor|dx1|DXB|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[16]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \my_processor|PC_calculated[16]~52 (
// Equation(s):
// \my_processor|PC_calculated[16]~52_combout  = (\my_processor|flush~4_combout  & (((\my_processor|dx1|FDPC|dffe16|q~q ) # (\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & 
// ((!\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~52 .lut_mask = 16'hCCE2;
defparam \my_processor|PC_calculated[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \my_processor|PC_calculated[16]~53 (
// Equation(s):
// \my_processor|PC_calculated[16]~53_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[16]~52_combout  & (\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout )) # (!\my_processor|PC_calculated[16]~52_combout  & 
// ((\my_processor|dx1|DXB|dffe16|q~q ))))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[16]~52_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe16|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[16]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~53 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \my_processor|PC_calculated[16]~54 (
// Equation(s):
// \my_processor|PC_calculated[16]~54_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|xor_sum0~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[16]~53_combout )))

	.dataa(\my_processor|PCadder|eba_2|xor_sum0~combout ),
	.datab(gnd),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[16]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~54 .lut_mask = 16'hAFA0;
defparam \my_processor|PC_calculated[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N9
dffeas \my_processor|PC|dffe16|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[16]~16 (
// Equation(s):
// \my_processor|PC_in_FD[16]~16_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe16|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe16|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[16]~16 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N17
dffeas \my_processor|PC_FD1|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
cycloneive_lcell_comb \my_processor|dx1|PC_in[16]~16 (
// Equation(s):
// \my_processor|dx1|PC_in[16]~16_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe16|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe16|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[16]~16 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N21
dffeas \my_processor|dx1|FDPC|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N13
dffeas \my_processor|xm1|xmoldp|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N25
dffeas \my_processor|mw1|MW_oldPC|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N27
dffeas \my_processor|xm1|b|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \my_processor|data[16]~16 (
// Equation(s):
// \my_processor|data[16]~16_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[16]~33_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe16|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe16|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe16|q~q ),
	.datad(\my_processor|WM_bypass_data[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~16 .lut_mask = 16'hF870;
defparam \my_processor|data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe17|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe17|q~feeder_combout  = \my_processor|WM_bypass_data[17]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[17]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe17|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe17|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe17|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N9
dffeas \my_regfile|gen_registers[31].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe17|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~23 (
// Equation(s):
// \my_processor|dx1|B_in[17]~23_combout  = (\my_regfile|gen_registers[31].regs|dffe17|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~23 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N15
dffeas \my_processor|dx1|DXB|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[17]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N29
dffeas \my_processor|xm1|b|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \my_processor|data[17]~17 (
// Equation(s):
// \my_processor|data[17]~17_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[17]~35_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe17|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe17|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[17]~35_combout ),
	.datac(\my_processor|xm1|b|dffe17|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~17 .lut_mask = 16'hD8F0;
defparam \my_processor|data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~17_combout ,\my_processor|data[16]~16_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe16|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe16|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe16|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe16|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe16|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N29
dffeas \my_processor|mw1|MWmem|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe16|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y35_N21
dffeas \my_processor|xm1|xmoldp|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N5
dffeas \my_processor|mw1|MW_oldPC|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N23
dffeas \my_regfile|gen_registers[31].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~22 (
// Equation(s):
// \my_processor|dx1|B_in[15]~22_combout  = (\my_regfile|gen_registers[31].regs|dffe15|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~22 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N5
dffeas \my_processor|dx1|DXB|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y35_N9
dffeas \my_processor|xm1|b|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \my_processor|data[15]~15 (
// Equation(s):
// \my_processor|data[15]~15_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[15]~31_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe15|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe15|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[15]~31_combout ),
	.datac(\my_processor|xm1|b|dffe15|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~15 .lut_mask = 16'hD8F0;
defparam \my_processor|data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~15_combout ,\my_processor|data[14]~14_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe15|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe15|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe15|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe15|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe15|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N7
dffeas \my_processor|mw1|MWmem|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe15|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N1
dffeas \my_processor|mw1|MWout|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[15]~30 (
// Equation(s):
// \my_processor|WM_bypass_data[15]~30_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe15|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe15|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe15|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe15|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[15]~30 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[15]~31 (
// Equation(s):
// \my_processor|WM_bypass_data[15]~31_combout  = (\my_processor|WM_bypass_data[15]~30_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe15|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe15|q~q ),
	.datad(\my_processor|WM_bypass_data[15]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[15]~31 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \my_processor|dx1|A_in[15]~15 (
// Equation(s):
// \my_processor|dx1|A_in[15]~15_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe15|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[15]~15 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N31
dffeas \my_processor|dx1|DXA|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \my_processor|alu_A[15]~31 (
// Equation(s):
// \my_processor|alu_A[15]~31_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe15|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe15|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe15|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~31 .lut_mask = 16'h0C0A;
defparam \my_processor|alu_A[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \my_processor|alu_A[15]~32 (
// Equation(s):
// \my_processor|alu_A[15]~32_combout  = (\my_processor|alu_A[15]~31_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[15]~31_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|WM_bypass_data[15]~31_combout ),
	.datad(\my_processor|alu_A[15]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~32 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_A[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
cycloneive_lcell_comb \my_processor|dx1|A_in[14]~16 (
// Equation(s):
// \my_processor|dx1|A_in[14]~16_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe14|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[14]~16 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N23
dffeas \my_processor|dx1|DXA|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[14]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N15
dffeas \my_regfile|gen_registers[31].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|WM_bypass_data[28]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~7 (
// Equation(s):
// \my_processor|dx1|B_in[28]~7_combout  = (\my_regfile|gen_registers[31].regs|dffe28|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~7 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N23
dffeas \my_processor|dx1|DXB|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N17
dffeas \my_processor|xm1|b|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N16
cycloneive_lcell_comb \my_processor|data[28]~28 (
// Equation(s):
// \my_processor|data[28]~28_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[28]~57_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe28|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe28|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe28|q~q ),
	.datad(\my_processor|WM_bypass_data[28]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~28 .lut_mask = 16'hF870;
defparam \my_processor|data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N3
dffeas \my_regfile|gen_registers[31].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~29 (
// Equation(s):
// \my_processor|dx1|B_in[29]~29_combout  = (\my_processor|dx1|DXB|dffe14|q~2_combout  & \my_regfile|gen_registers[31].regs|dffe29|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~29 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N7
dffeas \my_processor|dx1|DXB|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N4
cycloneive_lcell_comb \my_processor|PC_calculated[29]~93 (
// Equation(s):
// \my_processor|PC_calculated[29]~93_combout  = \my_processor|PCadder|eba_3|andc4~combout  $ (\my_processor|PC|dffe29|q~q )

	.dataa(\my_processor|PCadder|eba_3|andc4~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|PC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~93 .lut_mask = 16'h55AA;
defparam \my_processor|PC_calculated[29]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \my_processor|PC|dffe27|q~5 (
// Equation(s):
// \my_processor|PC|dffe27|q~5_combout  = (!\my_processor|dx1|DXcontrol|dffe19|q~q  & ((\my_processor|flush~3_combout ) # ((\my_processor|branch_taken~1_combout ) # (\my_processor|branch_taken~0_combout ))))

	.dataa(\my_processor|flush~3_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe27|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe27|q~5 .lut_mask = 16'h3332;
defparam \my_processor|PC|dffe27|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[30]~30 (
// Equation(s):
// \my_processor|PC_in_FD[30]~30_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC|dffe30|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe30|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[30]~30 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N19
dffeas \my_processor|PC_FD1|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[30]~30 (
// Equation(s):
// \my_processor|dx1|PC_in[30]~30_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe30|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe30|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[30]~30 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N27
dffeas \my_processor|dx1|FDPC|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y33_N17
dffeas \my_processor|xm1|xmoldp|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y33_N31
dffeas \my_processor|mw1|MW_oldPC|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~6 (
// Equation(s):
// \my_processor|dx1|B_in[30]~6_combout  = (\my_regfile|gen_registers[31].regs|dffe30|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~6 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N7
dffeas \my_processor|dx1|DXB|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[30]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y33_N1
dffeas \my_processor|xm1|b|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N0
cycloneive_lcell_comb \my_processor|data[30]~30 (
// Equation(s):
// \my_processor|data[30]~30_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[30]~61_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe30|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe30|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[30]~61_combout ),
	.datac(\my_processor|xm1|b|dffe30|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~30 .lut_mask = 16'hD8F0;
defparam \my_processor|data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N23
dffeas \my_regfile|gen_registers[31].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~30 (
// Equation(s):
// \my_processor|dx1|B_in[31]~30_combout  = (\my_processor|dx1|DXB|dffe14|q~2_combout  & \my_regfile|gen_registers[31].regs|dffe31|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~30 .lut_mask = 16'hC0C0;
defparam \my_processor|dx1|B_in[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N21
dffeas \my_processor|dx1|DXB|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[31]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N5
dffeas \my_processor|xm1|b|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N4
cycloneive_lcell_comb \my_processor|data[31]~31 (
// Equation(s):
// \my_processor|data[31]~31_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[31]~63_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe31|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe31|q~q ))))

	.dataa(\my_processor|WM_bypass_data[31]~63_combout ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|b|dffe31|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~31 .lut_mask = 16'hB8F0;
defparam \my_processor|data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~31_combout ,\my_processor|data[30]~30_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140400000000000014000000500;
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N12
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe30|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe30|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe30|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe30|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe30|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N13
dffeas \my_processor|mw1|MWmem|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe30|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y33_N29
dffeas \my_processor|mw1|MWout|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[30]~60 (
// Equation(s):
// \my_processor|WM_bypass_data[30]~60_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe30|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe30|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe30|q~q ),
	.datac(\my_processor|mw1|MWout|dffe30|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[30]~60 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[30]~61 (
// Equation(s):
// \my_processor|WM_bypass_data[30]~61_combout  = (\my_processor|WM_bypass_data[30]~60_combout ) # ((\my_processor|mw1|MW_oldPC|dffe30|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe30|q~q ),
	.datab(\my_processor|WM_bypass_data[30]~60_combout ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[30]~61 .lut_mask = 16'hEECC;
defparam \my_processor|WM_bypass_data[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe30|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe30|q~feeder_combout  = \my_processor|WM_bypass_data[30]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[30]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe30|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe30|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe30|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N5
dffeas \my_regfile|gen_registers[31].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe30|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N18
cycloneive_lcell_comb \my_processor|dx1|A_in[30]~0 (
// Equation(s):
// \my_processor|dx1|A_in[30]~0_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe30|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[30]~0 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N19
dffeas \my_processor|dx1|DXA|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[30]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N20
cycloneive_lcell_comb \my_processor|alu_A[30]~1 (
// Equation(s):
// \my_processor|alu_A[30]~1_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe30|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe30|q~q ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|dx1|DXA|dffe30|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~1 .lut_mask = 16'h5404;
defparam \my_processor|alu_A[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N22
cycloneive_lcell_comb \my_processor|alu_A[30]~2 (
// Equation(s):
// \my_processor|alu_A[30]~2_combout  = (\my_processor|alu_A[30]~1_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[30]~61_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[30]~1_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[30]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~2 .lut_mask = 16'hFCCC;
defparam \my_processor|alu_A[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[30]~2_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[28]~6_combout )))))

	.dataa(\my_processor|alu_A[30]~2_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datad(\my_processor|alu_A[28]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28 .lut_mask = 16'hB080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28_combout ) # ((!\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & 
// \my_processor|alu_A[31]~66_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29 .lut_mask = 16'hFF44;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \my_processor|alu_B[12]~38 (
// Equation(s):
// \my_processor|alu_B[12]~38_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & (\my_processor|WM_bypass_data[12]~25_combout )) # 
// (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|dx1|DXB|dffe12|q~q )))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|WM_bypass_data[12]~25_combout ),
	.datac(\my_processor|dx1|DXB|dffe12|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[12]~38 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe9|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe9|q~feeder_combout  = \my_processor|dx1|FDPC|dffe9|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe9|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe9|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe9|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \my_processor|xm1|xmoldp|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe9|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N7
dffeas \my_processor|mw1|MW_oldPC|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N29
dffeas \my_processor|xm1|b|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \my_processor|data[8]~8 (
// Equation(s):
// \my_processor|data[8]~8_combout  = (\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|WM_bypass_data[8]~17_combout )) # (!\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|b|dffe8|q~q ))))) # 
// (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (((\my_processor|xm1|b|dffe8|q~q ))))

	.dataa(\my_processor|WM_bypass_data[8]~17_combout ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe8|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~8 .lut_mask = 16'hB8F0;
defparam \my_processor|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~21 (
// Equation(s):
// \my_processor|dx1|B_in[9]~21_combout  = (\my_regfile|gen_registers[31].regs|dffe9|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~21 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \my_processor|dx1|DXB|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[9]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \my_processor|xm1|b|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \my_processor|data[9]~9 (
// Equation(s):
// \my_processor|data[9]~9_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[9]~19_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe9|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe9|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe9|q~q ),
	.datad(\my_processor|WM_bypass_data[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~9 .lut_mask = 16'hF870;
defparam \my_processor|data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~9_combout ,\my_processor|data[8]~8_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe9|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe9|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe9|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe9|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe9|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \my_processor|mw1|MWmem|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe9|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \my_processor|mw1|MWout|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[9]~18 (
// Equation(s):
// \my_processor|WM_bypass_data[9]~18_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe9|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe9|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe9|q~q ),
	.datac(\my_processor|mw1|MWout|dffe9|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[9]~18 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[9]~19 (
// Equation(s):
// \my_processor|WM_bypass_data[9]~19_combout  = (\my_processor|WM_bypass_data[9]~18_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe9|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe9|q~q ),
	.datad(\my_processor|WM_bypass_data[9]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[9]~19 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe9|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe9|q~feeder_combout  = \my_processor|WM_bypass_data[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[9]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe9|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe9|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe9|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \my_regfile|gen_registers[31].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe9|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \my_processor|dx1|A_in[9]~21 (
// Equation(s):
// \my_processor|dx1|A_in[9]~21_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe9|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[9]~21 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \my_processor|dx1|DXA|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[9]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \my_processor|alu_A[9]~43 (
// Equation(s):
// \my_processor|alu_A[9]~43_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe9|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe9|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(\my_processor|dx1|DXA|dffe9|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~43 .lut_mask = 16'h00B8;
defparam \my_processor|alu_A[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \my_processor|alu_A[9]~44 (
// Equation(s):
// \my_processor|alu_A[9]~44_combout  = (\my_processor|alu_A[9]~43_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[9]~19_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[9]~43_combout ),
	.datad(\my_processor|WM_bypass_data[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~44 .lut_mask = 16'hFAF0;
defparam \my_processor|alu_A[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N15
dffeas \my_processor|xm1|xmoldp|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N27
dffeas \my_processor|mw1|MW_oldPC|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N4
cycloneive_lcell_comb \my_regfile|muxB|mux_results|register_out[0]~0 (
// Equation(s):
// \my_regfile|muxB|mux_results|register_out[0]~0_combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|reg1|dffe0|q~q  & !\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|reg1|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|register_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|register_out[0]~0 .lut_mask = 16'h0030;
defparam \my_regfile|muxB|mux_results|register_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N22
cycloneive_lcell_comb \my_regfile|muxB|mux_results|register_out[0]~1 (
// Equation(s):
// \my_regfile|muxB|mux_results|register_out[0]~1_combout  = (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|muxB|mux_results|register_out[0]~0_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_regfile|muxB|mux_results|register_out[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|register_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|register_out[0]~1 .lut_mask = 16'h0030;
defparam \my_regfile|muxB|mux_results|register_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N12
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~0_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe22|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe12|q~q ))

	.dataa(\my_processor|FD_IR1|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe22|q~q ),
	.datac(gnd),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~0 .lut_mask = 16'hCCAA;
defparam \my_processor|ctrl_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N26
cycloneive_lcell_comb \my_regfile|muxB|mux_results|register_out[0]~2 (
// Equation(s):
// \my_regfile|muxB|mux_results|register_out[0]~2_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|muxB|mux_results|register_out[0]~1_combout ) # ((\my_regfile|gen_registers[31].regs|dffe0|q~q  & \my_processor|dx1|DXB|dffe14|q~0_combout 
// ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.datab(\my_processor|dx1|DXB|dffe14|q~0_combout ),
	.datac(\my_regfile|muxB|mux_results|register_out[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|register_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|register_out[0]~2 .lut_mask = 16'hF800;
defparam \my_regfile|muxB|mux_results|register_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N9
dffeas \my_processor|dx1|DXB|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_regfile|muxB|mux_results|register_out[0]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\my_processor|flush~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \my_processor|xm1|b|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \my_processor|data[0]~0 (
// Equation(s):
// \my_processor|data[0]~0_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[0]~1_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe0|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe0|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[0]~1_combout ),
	.datac(\my_processor|xm1|b|dffe0|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~0 .lut_mask = 16'hD8F0;
defparam \my_processor|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~0 (
// Equation(s):
// \my_processor|dx1|B_in[1]~0_combout  = (\my_regfile|gen_registers[31].regs|dffe1|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~0 .lut_mask = 16'hCC00;
defparam \my_processor|dx1|B_in[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \my_processor|dx1|DXB|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|B_in[1]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \my_processor|xm1|b|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \my_processor|data[1]~1 (
// Equation(s):
// \my_processor|data[1]~1_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[1]~3_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe1|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe1|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[1]~3_combout ),
	.datac(\my_processor|xm1|b|dffe1|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~1 .lut_mask = 16'hD8F0;
defparam \my_processor|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~1_combout ,\my_processor|data[0]~0_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: FF_X73_Y36_N31
dffeas \my_processor|mw1|MWmem|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \my_processor|mw1|MWout|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[1]~2 (
// Equation(s):
// \my_processor|WM_bypass_data[1]~2_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe1|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe1|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe1|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe1|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[1]~2 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[1]~3 (
// Equation(s):
// \my_processor|WM_bypass_data[1]~3_combout  = (\my_processor|WM_bypass_data[1]~2_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe1|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe1|q~q ),
	.datad(\my_processor|WM_bypass_data[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[1]~3 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \my_regfile|gen_registers[31].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \my_processor|dx1|A_in[1]~29 (
// Equation(s):
// \my_processor|dx1|A_in[1]~29_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|flush~5_combout  & \my_regfile|gen_registers[31].regs|dffe1|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[1]~29 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N5
dffeas \my_processor|dx1|DXA|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|A_in[1]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \my_processor|alu_A[1]~59 (
// Equation(s):
// \my_processor|alu_A[1]~59_combout  = (\my_processor|xm1|XMcontrol|dffe4|q~q  & (((\my_processor|xm1|XMoutput|dffe1|q~q )))) # (!\my_processor|xm1|XMcontrol|dffe4|q~q  & (!\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|dx1|DXA|dffe1|q~q )))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datac(\my_processor|dx1|DXA|dffe1|q~q ),
	.datad(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~59 .lut_mask = 16'hDC10;
defparam \my_processor|alu_A[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \my_processor|alu_A[1]~60 (
// Equation(s):
// \my_processor|alu_A[1]~60_combout  = (\my_processor|dx1|DXIR|dffe21|q~q  & (\my_processor|dx1|DXA|dffe1|q~q )) # (!\my_processor|dx1|DXIR|dffe21|q~q  & ((\my_processor|A_bypass_MX_sel~0_combout  & ((\my_processor|alu_A[1]~59_combout ))) # 
// (!\my_processor|A_bypass_MX_sel~0_combout  & (\my_processor|dx1|DXA|dffe1|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datab(\my_processor|dx1|DXA|dffe1|q~q ),
	.datac(\my_processor|alu_A[1]~59_combout ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~60 .lut_mask = 16'hD8CC;
defparam \my_processor|alu_A[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \my_processor|alu_A[1]~61 (
// Equation(s):
// \my_processor|alu_A[1]~61_combout  = (\my_processor|alu_A[1]~60_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[1]~3_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|alu_A[1]~60_combout ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~61 .lut_mask = 16'hEECC;
defparam \my_processor|alu_A[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[1]~61_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[9]~44_combout ))

	.dataa(\my_processor|alu_A[9]~44_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[5]~52_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout ),
	.datad(\my_processor|alu_A[5]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe7|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe7|q~feeder_combout  = \my_processor|dx1|FDPC|dffe7|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe7|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe7|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe7|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N21
dffeas \my_processor|xm1|xmoldp|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe7|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \my_processor|mw1|MW_oldPC|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \my_processor|mw1|MWout|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \my_processor|xm1|b|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \my_processor|data[6]~6 (
// Equation(s):
// \my_processor|data[6]~6_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[6]~13_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe6|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe6|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[6]~13_combout ),
	.datac(\my_processor|xm1|b|dffe6|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~6 .lut_mask = 16'hD8F0;
defparam \my_processor|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~20 (
// Equation(s):
// \my_processor|dx1|B_in[7]~20_combout  = (\my_regfile|gen_registers[31].regs|dffe7|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~20 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \my_processor|dx1|DXB|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \my_processor|xm1|b|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \my_processor|data[7]~7 (
// Equation(s):
// \my_processor|data[7]~7_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[7]~15_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe7|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe7|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe7|q~q ),
	.datad(\my_processor|WM_bypass_data[7]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~7 .lut_mask = 16'hF870;
defparam \my_processor|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~7_combout ,\my_processor|data[6]~6_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X72_Y36_N25
dffeas \my_processor|mw1|MWmem|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[7]~14 (
// Equation(s):
// \my_processor|WM_bypass_data[7]~14_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe7|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe7|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe7|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[7]~14 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[7]~15 (
// Equation(s):
// \my_processor|WM_bypass_data[7]~15_combout  = (\my_processor|WM_bypass_data[7]~14_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe7|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe7|q~q ),
	.datad(\my_processor|WM_bypass_data[7]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[7]~15 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \my_regfile|gen_registers[31].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \my_processor|dx1|A_in[7]~23 (
// Equation(s):
// \my_processor|dx1|A_in[7]~23_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe7|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[7]~23 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N27
dffeas \my_processor|dx1|DXA|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \my_processor|alu_A[7]~47 (
// Equation(s):
// \my_processor|alu_A[7]~47_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe7|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe7|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe7|q~q ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~47 .lut_mask = 16'h3022;
defparam \my_processor|alu_A[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \my_processor|alu_A[7]~48 (
// Equation(s):
// \my_processor|alu_A[7]~48_combout  = (\my_processor|alu_A[7]~47_combout ) # ((\my_processor|WM_bypass_data[7]~15_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|alu_A[7]~47_combout ),
	.datab(gnd),
	.datac(\my_processor|WM_bypass_data[7]~15_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~48 .lut_mask = 16'hFAAA;
defparam \my_processor|alu_A[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[3]~56_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[11]~40_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[11]~40_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[3]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[7]~48_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[7]~48_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout  = (\my_processor|dx1|DXIR|dffe11|q~q ) # ((\my_processor|dx1|DXIR|dffe9|q~q  & \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout  = (!\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout 
// )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18 .lut_mask = 16'h0A0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[2]~58_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[10]~42_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[2]~58_combout ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5 .lut_mask = 16'hD8D8;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[6]~50_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[6]~50_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[0]~64_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[8]~46_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[8]~46_combout ),
	.datad(\my_processor|alu_A[0]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \my_processor|dx1|A_in[12]~18 (
// Equation(s):
// \my_processor|dx1|A_in[12]~18_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe12|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[12]~18 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N19
dffeas \my_processor|dx1|DXA|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|A_in[12]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \my_processor|alu_A[12]~37 (
// Equation(s):
// \my_processor|alu_A[12]~37_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe12|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe12|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|dx1|DXA|dffe12|q~q ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~37 .lut_mask = 16'h2230;
defparam \my_processor|alu_A[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \my_processor|alu_A[12]~38 (
// Equation(s):
// \my_processor|alu_A[12]~38_combout  = (\my_processor|alu_A[12]~37_combout ) # ((\my_processor|WM_bypass_data[12]~25_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[12]~25_combout ),
	.datab(\my_processor|alu_A[12]~37_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~38 .lut_mask = 16'hEECC;
defparam \my_processor|alu_A[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[4]~54_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[12]~38_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~54_combout ),
	.datad(\my_processor|alu_A[12]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 .lut_mask = 16'hDD88;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout  = (\my_processor|dx1|DXIR|dffe11|q~q ) # ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|dx1|DXIR|dffe10|q~q  & \my_processor|dx1|DXIR|dffe9|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50 .lut_mask = 16'hFF80;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41 .lut_mask = 16'h00B8;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((!\my_processor|dx1|DXIR|dffe9|q~q ) # (!\my_processor|dx1|DXIR|dffe8|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 .lut_mask = 16'h0111;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[30]~2_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[26]~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[26]~10_combout ),
	.datad(\my_processor|alu_A[30]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[28]~6_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|alu_A[28]~6_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33 .lut_mask = 16'hD080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33_combout ) # ((!\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & 
// \my_processor|alu_A[31]~66_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~33_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34 .lut_mask = 16'hBABA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[20]~20 (
// Equation(s):
// \my_processor|PC_in_FD[20]~20_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe20|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe20|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[20]~20 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N19
dffeas \my_processor|PC_FD1|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[20]~20 (
// Equation(s):
// \my_processor|dx1|PC_in[20]~20_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe20|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe20|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[20]~20 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N7
dffeas \my_processor|dx1|FDPC|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \my_processor|xm1|xmoldp|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N3
dffeas \my_processor|mw1|MW_oldPC|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N7
dffeas \my_regfile|gen_registers[31].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~11 (
// Equation(s):
// \my_processor|dx1|B_in[20]~11_combout  = (\my_regfile|gen_registers[31].regs|dffe20|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~11 .lut_mask = 16'hAA00;
defparam \my_processor|dx1|B_in[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N29
dffeas \my_processor|dx1|DXB|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[20]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N6
cycloneive_lcell_comb \my_processor|alu_B[20]~28 (
// Equation(s):
// \my_processor|alu_B[20]~28_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|WM_bypass_data[20]~41_combout ) # (\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe20|q~q  & 
// ((!\my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|dx1|DXB|dffe20|q~q ),
	.datac(\my_processor|WM_bypass_data[20]~41_combout ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[20]~28 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_B[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N10
cycloneive_lcell_comb \my_processor|alu_B[20]~29 (
// Equation(s):
// \my_processor|alu_B[20]~29_combout  = (\my_processor|alu_B[20]~28_combout  & ((\my_processor|xm1|XMoutput|dffe20|q~q ) # ((!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[20]~28_combout  & (((\my_processor|dx1|DXIR|dffe16|q~q  & 
// \my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|alu_B[20]~28_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[20]~29 .lut_mask = 16'hD8AA;
defparam \my_processor|alu_B[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[0]~64_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[16]~30_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[16]~30_combout ),
	.datad(\my_processor|alu_A[0]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[8]~46_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.datac(\my_processor|alu_A[8]~46_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18 .lut_mask = 16'h50CC;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 .lut_mask = 16'h5C0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \my_processor|dx1|A_in[18]~12 (
// Equation(s):
// \my_processor|dx1|A_in[18]~12_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|flush~5_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_regfile|gen_registers[31].regs|dffe18|q~q )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[18]~12 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N11
dffeas \my_processor|dx1|DXA|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[18]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N12
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum1~combout  = \my_processor|PC|dffe25|q~q  $ (((\my_processor|PCadder|eba_2|andc6~combout  & (\my_processor|PC|dffe23|q~q  & \my_processor|PC|dffe24|q~q ))))

	.dataa(\my_processor|PCadder|eba_2|andc6~combout ),
	.datab(\my_processor|PC|dffe23|q~q ),
	.datac(\my_processor|PC|dffe25|q~q ),
	.datad(\my_processor|PC|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum1 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \my_processor|PC_in_FD[24]~24 (
// Equation(s):
// \my_processor|PC_in_FD[24]~24_combout  = (\my_processor|PC|dffe24|q~q  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|PC|dffe24|q~q ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[24]~24 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N11
dffeas \my_processor|PC_FD1|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N14
cycloneive_lcell_comb \my_processor|dx1|PC_in[24]~24 (
// Equation(s):
// \my_processor|dx1|PC_in[24]~24_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC_FD1|dffe24|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC_FD1|dffe24|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[24]~24 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N15
dffeas \my_processor|dx1|FDPC|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N30
cycloneive_lcell_comb \my_processor|PC_in_FD[23]~23 (
// Equation(s):
// \my_processor|PC_in_FD[23]~23_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe23|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe23|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[23]~23 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N31
dffeas \my_processor|PC_FD1|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \my_processor|dx1|PC_in[23]~23 (
// Equation(s):
// \my_processor|dx1|PC_in[23]~23_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC_FD1|dffe23|q~q  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC_FD1|dffe23|q~q ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[23]~23 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \my_processor|dx1|FDPC|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N28
cycloneive_lcell_comb \my_processor|PC_in_FD[22]~22 (
// Equation(s):
// \my_processor|PC_in_FD[22]~22_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe22|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe22|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[22]~22 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N29
dffeas \my_processor|PC_FD1|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N8
cycloneive_lcell_comb \my_processor|dx1|PC_in[22]~22 (
// Equation(s):
// \my_processor|dx1|PC_in[22]~22_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe22|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe22|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[22]~22 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N9
dffeas \my_processor|dx1|FDPC|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum5~combout  = \my_processor|PC|dffe21|q~q  $ (((\my_processor|PC|dffe20|q~q  & \my_processor|PCadder|eba_2|andc3~combout )))

	.dataa(\my_processor|PC|dffe20|q~q ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum5 .lut_mask = 16'h66CC;
defparam \my_processor|PCadder|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[18]~18 (
// Equation(s):
// \my_processor|PC_in_FD[18]~18_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC|dffe18|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe18|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[18]~18 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N19
dffeas \my_processor|PC_FD1|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[18]~18 (
// Equation(s):
// \my_processor|dx1|PC_in[18]~18_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe18|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[18]~18 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N31
dffeas \my_processor|dx1|FDPC|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[19]~19 (
// Equation(s):
// \my_processor|PC_in_FD[19]~19_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe19|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC|dffe19|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[19]~19 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N23
dffeas \my_processor|PC_FD1|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[19]~19 (
// Equation(s):
// \my_processor|dx1|PC_in[19]~19_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC_FD1|dffe19|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC_FD1|dffe19|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[19]~19 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N7
dffeas \my_processor|dx1|FDPC|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc1~0_combout  = (\my_processor|dx1|FDPC|dffe17|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe16|q~q  & \my_processor|PCadder_branch|eba_1|orc7~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe17|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe16|q~q ) # (\my_processor|PCadder_branch|eba_1|orc7~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc1~0 .lut_mask = 16'hF8E0;
defparam \my_processor|PCadder_branch|eba_2|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc3~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe18|q~q ) # ((\my_processor|dx1|FDPC|dffe19|q~q ) # (\my_processor|PCadder_branch|eba_2|orc1~0_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe18|q~q  & (\my_processor|dx1|FDPC|dffe19|q~q  & \my_processor|PCadder_branch|eba_2|orc1~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc3~0 .lut_mask = 16'hEAA8;
defparam \my_processor|PCadder_branch|eba_2|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe21|q~q  $ (((\my_processor|dx1|FDPC|dffe20|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_2|orc3~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe20|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_2|orc3~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe21|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum5 .lut_mask = 16'hA69A;
defparam \my_processor|PCadder_branch|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe21|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe21|q~feeder_combout  = \my_processor|dx1|FDPC|dffe21|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe21|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe21|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe21|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N17
dffeas \my_processor|xm1|xmoldp|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe21|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N9
dffeas \my_processor|mw1|MW_oldPC|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y33_N3
dffeas \my_processor|xm1|b|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneive_lcell_comb \my_processor|data[20]~20 (
// Equation(s):
// \my_processor|data[20]~20_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[20]~41_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe20|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe20|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[20]~41_combout ),
	.datac(\my_processor|xm1|b|dffe20|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~20 .lut_mask = 16'hD8F0;
defparam \my_processor|data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N13
dffeas \my_processor|xm1|b|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N12
cycloneive_lcell_comb \my_processor|data[21]~21 (
// Equation(s):
// \my_processor|data[21]~21_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[21]~43_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe21|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe21|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe21|q~q ),
	.datad(\my_processor|WM_bypass_data[21]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~21 .lut_mask = 16'hF870;
defparam \my_processor|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~21_combout ,\my_processor|data[20]~20_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000400000001000000040000000;
// synopsys translate_on

// Location: FF_X77_Y33_N23
dffeas \my_processor|mw1|MWmem|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \my_processor|alu_B[21]~56 (
// Equation(s):
// \my_processor|alu_B[21]~56_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXIR|dffe16|q~q ) # (\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXB|dffe21|q~q  & 
// ((!\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe21|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[21]~56 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_B[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
cycloneive_lcell_comb \my_processor|alu_B[21]~57 (
// Equation(s):
// \my_processor|alu_B[21]~57_combout  = (\my_processor|alu_B[21]~56_combout  & ((\my_processor|xm1|XMoutput|dffe21|q~q ) # ((!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[21]~56_combout  & (((\my_processor|WM_bypass_data[21]~43_combout  & 
// \my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.datab(\my_processor|alu_B[21]~56_combout ),
	.datac(\my_processor|WM_bypass_data[21]~43_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[21]~57 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_B[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \my_processor|dx1|A_in[21]~9 (
// Equation(s):
// \my_processor|dx1|A_in[21]~9_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|flush~5_combout  & \my_regfile|gen_registers[31].regs|dffe21|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[21]~9 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \my_processor|dx1|DXA|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N30
cycloneive_lcell_comb \my_processor|alu_A[21]~19 (
// Equation(s):
// \my_processor|alu_A[21]~19_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe21|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe21|q~q )))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.datac(\my_processor|dx1|DXA|dffe21|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~19 .lut_mask = 16'h00D8;
defparam \my_processor|alu_A[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \my_processor|alu_A[21]~20 (
// Equation(s):
// \my_processor|alu_A[21]~20_combout  = (\my_processor|alu_A[21]~19_combout ) # ((\my_processor|WM_bypass_data[21]~43_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|alu_A[21]~19_combout ),
	.datab(\my_processor|WM_bypass_data[21]~43_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~20 .lut_mask = 16'hEEAA;
defparam \my_processor|alu_A[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \my_processor|alu_B[18]~30 (
// Equation(s):
// \my_processor|alu_B[18]~30_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout ) # (\my_processor|WM_bypass_data[18]~37_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe18|q~q  & 
// (!\my_processor|alu_B[8]~0_combout )))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|dx1|DXB|dffe18|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|WM_bypass_data[18]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[18]~30 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_B[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \my_processor|alu_B[18]~31 (
// Equation(s):
// \my_processor|alu_B[18]~31_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[18]~30_combout  & ((\my_processor|xm1|XMoutput|dffe18|q~q ))) # (!\my_processor|alu_B[18]~30_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[18]~30_combout ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.datad(\my_processor|alu_B[18]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[18]~31 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[25]~12_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[17]~28_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[25]~12_combout ),
	.datac(\my_processor|alu_A[17]~28_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22 .lut_mask = 16'h00D8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N8
cycloneive_lcell_comb \my_processor|dx1|A_in[29]~1 (
// Equation(s):
// \my_processor|dx1|A_in[29]~1_combout  = (\my_processor|flush~5_combout  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_regfile|gen_registers[31].regs|dffe29|q~q )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[29]~1 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N9
dffeas \my_processor|dx1|DXA|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[29]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[10]~42_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[26]~10_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(\my_processor|alu_A[26]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ) # ((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14 .lut_mask = 16'hEAEA;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N20
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe22|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe22|q~feeder_combout  = \my_processor|dx1|FDPC|dffe22|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N21
dffeas \my_processor|xm1|xmoldp|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N7
dffeas \my_processor|mw1|MW_oldPC|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N21
dffeas \my_processor|mw1|MWout|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N14
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe22|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe22|q~feeder_combout  = \my_processor|WM_bypass_data[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N15
dffeas \my_regfile|gen_registers[31].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~10 (
// Equation(s):
// \my_processor|dx1|B_in[22]~10_combout  = (\my_processor|dx1|DXB|dffe14|q~2_combout  & \my_regfile|gen_registers[31].regs|dffe22|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~10 .lut_mask = 16'hC0C0;
defparam \my_processor|dx1|B_in[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N9
dffeas \my_processor|dx1|DXB|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N29
dffeas \my_processor|xm1|b|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N28
cycloneive_lcell_comb \my_processor|data[22]~22 (
// Equation(s):
// \my_processor|data[22]~22_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[22]~45_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe22|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe22|q~q ))))

	.dataa(\my_processor|WM_bypass_data[22]~45_combout ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|b|dffe22|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~22 .lut_mask = 16'hB8F0;
defparam \my_processor|data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N5
dffeas \my_processor|xm1|xmoldp|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N19
dffeas \my_processor|mw1|MW_oldPC|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe23|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe23|q~feeder_combout  = \my_processor|WM_bypass_data[23]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[23]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe23|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe23|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe23|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N13
dffeas \my_regfile|gen_registers[31].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe23|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~26 (
// Equation(s):
// \my_processor|dx1|B_in[23]~26_combout  = (\my_regfile|gen_registers[31].regs|dffe23|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~26 .lut_mask = 16'hAA00;
defparam \my_processor|dx1|B_in[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N15
dffeas \my_processor|dx1|DXB|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[23]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \my_processor|alu_B[23]~58 (
// Equation(s):
// \my_processor|alu_B[23]~58_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXB|dffe23|q~q  & 
// !\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|DXB|dffe23|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[23]~58 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_B[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \my_processor|alu_B[23]~59 (
// Equation(s):
// \my_processor|alu_B[23]~59_combout  = (\my_processor|alu_B[23]~58_combout  & ((\my_processor|xm1|XMoutput|dffe23|q~q ) # ((!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[23]~58_combout  & (((\my_processor|WM_bypass_data[23]~47_combout  & 
// \my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.datab(\my_processor|WM_bypass_data[23]~47_combout ),
	.datac(\my_processor|alu_B[23]~58_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[23]~59 .lut_mask = 16'hACF0;
defparam \my_processor|alu_B[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \my_processor|dx1|A_in[23]~7 (
// Equation(s):
// \my_processor|dx1|A_in[23]~7_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe23|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[23]~7 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N3
dffeas \my_processor|dx1|DXA|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[23]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \my_processor|alu_A[23]~15 (
// Equation(s):
// \my_processor|alu_A[23]~15_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe23|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe23|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.datab(\my_processor|dx1|DXA|dffe23|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~15 .lut_mask = 16'h0A0C;
defparam \my_processor|alu_A[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \my_processor|alu_A[23]~16 (
// Equation(s):
// \my_processor|alu_A[23]~16_combout  = (\my_processor|alu_A[23]~15_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[23]~47_combout ))

	.dataa(\my_processor|alu_A[23]~15_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[23]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~16 .lut_mask = 16'hEEAA;
defparam \my_processor|alu_A[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc5~combout  = (\my_processor|alu_A[21]~20_combout  & ((\my_processor|aluer|subtraction|eba_2|orc4~combout ) # (!\my_processor|alu_B[21]~57_combout ))) # (!\my_processor|alu_A[21]~20_combout  & 
// (!\my_processor|alu_B[21]~57_combout  & \my_processor|aluer|subtraction|eba_2|orc4~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[21]~20_combout ),
	.datac(\my_processor|alu_B[21]~57_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc5 .lut_mask = 16'hCF0C;
defparam \my_processor|aluer|subtraction|eba_2|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc6~combout  = (\my_processor|alu_A[22]~18_combout  & ((\my_processor|aluer|subtraction|eba_2|orc5~combout ) # (!\my_processor|alu_B[22]~27_combout ))) # (!\my_processor|alu_A[22]~18_combout  & 
// (!\my_processor|alu_B[22]~27_combout  & \my_processor|aluer|subtraction|eba_2|orc5~combout ))

	.dataa(\my_processor|alu_A[22]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[22]~27_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc6 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_2|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum7~combout  = \my_processor|alu_B[23]~59_combout  $ (\my_processor|alu_A[23]~16_combout  $ (\my_processor|aluer|subtraction|eba_2|orc6~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[23]~59_combout ),
	.datac(\my_processor|alu_A[23]~16_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum7 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc6~3 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc6~3_combout  = (\my_processor|alu_B[22]~27_combout  & ((\my_processor|alu_A[22]~17_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[22]~45_combout ))))

	.dataa(\my_processor|alu_A[22]~17_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|alu_B[22]~27_combout ),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc6~3 .lut_mask = 16'hE0A0;
defparam \my_processor|aluer|addition|eba_2|orc6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N26
cycloneive_lcell_comb \my_processor|dx1|A_in[20]~10 (
// Equation(s):
// \my_processor|dx1|A_in[20]~10_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & \my_regfile|gen_registers[31].regs|dffe20|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[20]~10 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N27
dffeas \my_processor|dx1|DXA|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[20]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N4
cycloneive_lcell_comb \my_processor|alu_A[20]~21 (
// Equation(s):
// \my_processor|alu_A[20]~21_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe20|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe20|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe20|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~21 .lut_mask = 16'h00CA;
defparam \my_processor|alu_A[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc4~3 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc4~3_combout  = (\my_processor|alu_B[20]~29_combout  & ((\my_processor|alu_A[20]~21_combout ) # ((\my_processor|WM_bypass_data[20]~41_combout  & \my_processor|alu_A[31]~0_combout ))))

	.dataa(\my_processor|alu_B[20]~29_combout ),
	.datab(\my_processor|WM_bypass_data[20]~41_combout ),
	.datac(\my_processor|alu_A[20]~21_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc4~3 .lut_mask = 16'hA8A0;
defparam \my_processor|aluer|addition|eba_2|orc4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc4~2 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc4~2_combout  = (\my_processor|aluer|addition|eba_2|orc3~0_combout  & ((\my_processor|alu_B[20]~29_combout ) # (\my_processor|alu_A[20]~22_combout )))

	.dataa(\my_processor|alu_B[20]~29_combout ),
	.datab(\my_processor|alu_A[20]~22_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc4~2 .lut_mask = 16'hE0E0;
defparam \my_processor|aluer|addition|eba_2|orc4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc5~0_combout  = (\my_processor|alu_B[21]~57_combout  & ((\my_processor|aluer|addition|eba_2|orc4~3_combout ) # ((\my_processor|aluer|addition|eba_2|orc4~2_combout ) # (\my_processor|alu_A[21]~20_combout )))) # 
// (!\my_processor|alu_B[21]~57_combout  & (\my_processor|alu_A[21]~20_combout  & ((\my_processor|aluer|addition|eba_2|orc4~3_combout ) # (\my_processor|aluer|addition|eba_2|orc4~2_combout ))))

	.dataa(\my_processor|alu_B[21]~57_combout ),
	.datab(\my_processor|aluer|addition|eba_2|orc4~3_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc4~2_combout ),
	.datad(\my_processor|alu_A[21]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc5~0 .lut_mask = 16'hFEA8;
defparam \my_processor|aluer|addition|eba_2|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc6~2 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc6~2_combout  = (\my_processor|aluer|addition|eba_2|orc5~0_combout  & ((\my_processor|alu_A[22]~18_combout ) # (\my_processor|alu_B[22]~27_combout )))

	.dataa(\my_processor|alu_A[22]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[22]~27_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc6~2 .lut_mask = 16'hFA00;
defparam \my_processor|aluer|addition|eba_2|orc6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum7~combout  = \my_processor|alu_A[23]~16_combout  $ (\my_processor|alu_B[23]~59_combout  $ (((\my_processor|aluer|addition|eba_2|orc6~3_combout ) # (\my_processor|aluer|addition|eba_2|orc6~2_combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc6~3_combout ),
	.datab(\my_processor|alu_A[23]~16_combout ),
	.datac(\my_processor|alu_B[23]~59_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc6~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_2|xor_sum7~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 .lut_mask = 16'hA7A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout  = (\my_processor|alu_B[23]~59_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ) # ((\my_processor|alu_A[23]~16_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[23]~59_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout  & ((\my_processor|alu_A[23]~16_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[23]~59_combout ),
	.datab(\my_processor|alu_A[23]~16_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N0
cycloneive_lcell_comb \my_processor|dx1|A_in[27]~3 (
// Equation(s):
// \my_processor|dx1|A_in[27]~3_combout  = (\my_regfile|gen_registers[31].regs|dffe27|q~q  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[27]~3 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N1
dffeas \my_processor|dx1|DXA|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[27]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \my_processor|alu_A[27]~7 (
// Equation(s):
// \my_processor|alu_A[27]~7_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe27|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe27|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.datab(\my_processor|dx1|DXA|dffe27|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~7 .lut_mask = 16'h00AC;
defparam \my_processor|alu_A[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \my_processor|alu_A[27]~8 (
// Equation(s):
// \my_processor|alu_A[27]~8_combout  = (\my_processor|alu_A[27]~7_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[27]~55_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[27]~7_combout ),
	.datad(\my_processor|WM_bypass_data[27]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~8 .lut_mask = 16'hFAF0;
defparam \my_processor|alu_A[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[27]~8_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[23]~16_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|alu_A[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[29]~4_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[25]~12_combout ))

	.dataa(\my_processor|alu_A[25]~12_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41_combout  = (!\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41_combout ) # ((\my_processor|alu_A[31]~66_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ) # 
// (\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64 .lut_mask = 16'hFFE0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[1]~61_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[17]~28_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[17]~28_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 .lut_mask = 16'hE4E4;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[9]~44_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[9]~44_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17 .lut_mask = 16'h7340;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[3]~56_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[19]~24_combout ))

	.dataa(\my_processor|alu_A[19]~24_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[3]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[11]~40_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[11]~40_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15 .lut_mask = 16'h7520;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[15]~32_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[23]~16_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[15]~32_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 .lut_mask = 16'h0D08;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ) # ((\my_processor|alu_A[7]~48_combout  & (\my_processor|dx1|DXIR|dffe11|q~q  & 
// !\my_processor|dx1|DXIR|dffe10|q~q )))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2 .lut_mask = 16'hFF08;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27 .lut_mask = 16'hDD88;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 .lut_mask = 16'hBB88;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31 .lut_mask = 16'hAACC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe24|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe24|q~feeder_combout  = \my_processor|dx1|FDPC|dffe24|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \my_processor|xm1|xmoldp|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N31
dffeas \my_processor|mw1|MW_oldPC|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe24|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe24|q~feeder_combout  = \my_processor|WM_bypass_data[24]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[24]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N31
dffeas \my_regfile|gen_registers[31].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~9 (
// Equation(s):
// \my_processor|dx1|B_in[24]~9_combout  = (\my_regfile|gen_registers[31].regs|dffe24|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~9 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \my_processor|dx1|DXB|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[24]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N10
cycloneive_lcell_comb \my_processor|alu_B[24]~24 (
// Equation(s):
// \my_processor|alu_B[24]~24_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & (\my_processor|WM_bypass_data[24]~49_combout )) # 
// (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|dx1|DXB|dffe24|q~q )))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|WM_bypass_data[24]~49_combout ),
	.datac(\my_processor|dx1|DXB|dffe24|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[24]~24 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N8
cycloneive_lcell_comb \my_processor|alu_B[24]~25 (
// Equation(s):
// \my_processor|alu_B[24]~25_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[24]~24_combout  & (\my_processor|xm1|XMoutput|dffe24|q~q )) # (!\my_processor|alu_B[24]~24_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ))))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[24]~24_combout ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[24]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[24]~25 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_B[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc7~combout  = (\my_processor|alu_B[23]~59_combout  & (\my_processor|alu_A[23]~16_combout  & \my_processor|aluer|subtraction|eba_2|orc6~combout )) # (!\my_processor|alu_B[23]~59_combout  & 
// ((\my_processor|alu_A[23]~16_combout ) # (\my_processor|aluer|subtraction|eba_2|orc6~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[23]~59_combout ),
	.datac(\my_processor|alu_A[23]~16_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc7 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_2|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum0~combout  = \my_processor|alu_B[24]~25_combout  $ (\my_processor|alu_A[24]~14_combout  $ (\my_processor|aluer|subtraction|eba_2|orc7~combout ))

	.dataa(\my_processor|alu_B[24]~25_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[24]~14_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum0 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc7~0_combout  = (\my_processor|alu_B[23]~59_combout  & ((\my_processor|aluer|addition|eba_2|orc6~3_combout ) # ((\my_processor|alu_A[23]~16_combout ) # (\my_processor|aluer|addition|eba_2|orc6~2_combout )))) # 
// (!\my_processor|alu_B[23]~59_combout  & (\my_processor|alu_A[23]~16_combout  & ((\my_processor|aluer|addition|eba_2|orc6~3_combout ) # (\my_processor|aluer|addition|eba_2|orc6~2_combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc6~3_combout ),
	.datab(\my_processor|alu_B[23]~59_combout ),
	.datac(\my_processor|alu_A[23]~16_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc6~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc7~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_2|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum0~combout  = \my_processor|alu_B[24]~25_combout  $ (\my_processor|aluer|addition|eba_2|orc7~0_combout  $ (\my_processor|alu_A[24]~14_combout ))

	.dataa(\my_processor|alu_B[24]~25_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum0 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_3|xor_sum0~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 .lut_mask = 16'hA7A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  & (((\my_processor|alu_B[24]~25_combout ) # (\my_processor|alu_A[24]~14_combout )) # 
// (!\my_processor|alu_op[1]~1_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  & (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_B[24]~25_combout  & \my_processor|alu_A[24]~14_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_B[24]~25_combout ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 .lut_mask = 16'hEAA2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29 .lut_mask = 16'hCCAA;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[27]~8_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~35_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36 .lut_mask = 16'hE200;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// !\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~36_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37 .lut_mask = 16'hAAFA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N21
dffeas \my_processor|xm1|XMoutput|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \my_processor|mw1|MWout|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \my_processor|xm1|b|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \my_processor|data[24]~24 (
// Equation(s):
// \my_processor|data[24]~24_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[24]~49_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe24|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe24|q~q ))))

	.dataa(\my_processor|WM_bypass_data[24]~49_combout ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|xm1|b|dffe24|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~24 .lut_mask = 16'hB8F0;
defparam \my_processor|data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N25
dffeas \my_regfile|gen_registers[31].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~27 (
// Equation(s):
// \my_processor|dx1|B_in[25]~27_combout  = (\my_regfile|gen_registers[31].regs|dffe25|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~27 .lut_mask = 16'hA0A0;
defparam \my_processor|dx1|B_in[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N17
dffeas \my_processor|dx1|DXB|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[25]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y34_N15
dffeas \my_processor|xm1|b|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N14
cycloneive_lcell_comb \my_processor|data[25]~25 (
// Equation(s):
// \my_processor|data[25]~25_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[25]~51_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe25|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe25|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe25|q~q ),
	.datad(\my_processor|WM_bypass_data[25]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~25 .lut_mask = 16'hF870;
defparam \my_processor|data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~25_combout ,\my_processor|data[24]~24_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021555555954150556155555585555554;
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe24|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe24|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N1
dffeas \my_processor|mw1|MWmem|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[24]~48 (
// Equation(s):
// \my_processor|WM_bypass_data[24]~48_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe24|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe24|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe24|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[24]~48 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \my_processor|WM_bypass_data[24]~49 (
// Equation(s):
// \my_processor|WM_bypass_data[24]~49_combout  = (\my_processor|WM_bypass_data[24]~48_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe24|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe24|q~q ),
	.datad(\my_processor|WM_bypass_data[24]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[24]~49 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \my_processor|dx1|A_in[24]~6 (
// Equation(s):
// \my_processor|dx1|A_in[24]~6_combout  = (\my_processor|flush~5_combout  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_regfile|gen_registers[31].regs|dffe24|q~q )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[24]~6 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N1
dffeas \my_processor|dx1|DXA|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[24]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N18
cycloneive_lcell_comb \my_processor|alu_A[24]~13 (
// Equation(s):
// \my_processor|alu_A[24]~13_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe24|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe24|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe24|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~13 .lut_mask = 16'h0C0A;
defparam \my_processor|alu_A[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N12
cycloneive_lcell_comb \my_processor|alu_A[24]~14 (
// Equation(s):
// \my_processor|alu_A[24]~14_combout  = (\my_processor|alu_A[24]~13_combout ) # ((\my_processor|WM_bypass_data[24]~49_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[24]~49_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[24]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~14 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[28]~6_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[24]~14_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[28]~6_combout ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39_combout  = (!\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39_combout ) # ((\my_processor|alu_A[31]~66_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ) # 
// (\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63 .lut_mask = 16'hFFE0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N23
dffeas \my_processor|xm1|XMoutput|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N21
dffeas \my_processor|mw1|MWout|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~23_combout ,\my_processor|data[22]~22_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000280A000A00000028000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N6
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe23|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe23|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe23|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe23|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe23|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N7
dffeas \my_processor|mw1|MWmem|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe23|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[23]~46 (
// Equation(s):
// \my_processor|WM_bypass_data[23]~46_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe23|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe23|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe23|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[23]~46 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[23]~47 (
// Equation(s):
// \my_processor|WM_bypass_data[23]~47_combout  = (\my_processor|WM_bypass_data[23]~46_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe23|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe23|q~q ),
	.datad(\my_processor|WM_bypass_data[23]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[23]~47 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N29
dffeas \my_processor|xm1|b|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \my_processor|data[23]~23 (
// Equation(s):
// \my_processor|data[23]~23_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[23]~47_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe23|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe23|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[23]~47_combout ),
	.datac(\my_processor|xm1|b|dffe23|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~23 .lut_mask = 16'hD8F0;
defparam \my_processor|data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N18
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe22|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe22|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N19
dffeas \my_processor|mw1|MWmem|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[22]~44 (
// Equation(s):
// \my_processor|WM_bypass_data[22]~44_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe22|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe22|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe22|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[22]~44 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[22]~45 (
// Equation(s):
// \my_processor|WM_bypass_data[22]~45_combout  = (\my_processor|WM_bypass_data[22]~44_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe22|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe22|q~q ),
	.datad(\my_processor|WM_bypass_data[22]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[22]~45 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N4
cycloneive_lcell_comb \my_processor|alu_B[22]~26 (
// Equation(s):
// \my_processor|alu_B[22]~26_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[22]~45_combout ) # ((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|dx1|DXB|dffe22|q~q  & 
// !\my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|WM_bypass_data[22]~45_combout ),
	.datab(\my_processor|dx1|DXB|dffe22|q~q ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[22]~26 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_B[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N30
cycloneive_lcell_comb \my_processor|alu_B[22]~27 (
// Equation(s):
// \my_processor|alu_B[22]~27_combout  = (\my_processor|alu_B[22]~26_combout  & ((\my_processor|xm1|XMoutput|dffe22|q~q ) # ((!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[22]~26_combout  & (((\my_processor|dx1|DXIR|dffe16|q~q  & 
// \my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.datab(\my_processor|alu_B[22]~26_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[22]~27 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_B[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum6~combout  = \my_processor|alu_B[22]~27_combout  $ (\my_processor|aluer|addition|eba_2|orc5~0_combout  $ (\my_processor|alu_A[22]~18_combout ))

	.dataa(\my_processor|alu_B[22]~27_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.datad(\my_processor|alu_A[22]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum6 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum6~combout  = \my_processor|alu_B[22]~27_combout  $ (\my_processor|alu_A[22]~18_combout  $ (\my_processor|aluer|subtraction|eba_2|orc5~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[22]~27_combout ),
	.datac(\my_processor|alu_A[22]~18_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum6 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum6~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|addition|eba_2|xor_sum6~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 .lut_mask = 16'hA4F4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[22]~18_combout  & ((\my_processor|alu_B[22]~27_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ))) # (!\my_processor|alu_A[22]~18_combout  & (\my_processor|alu_B[22]~27_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[22]~18_combout ),
	.datac(\my_processor|alu_B[22]~27_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[7]~48_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[15]~32_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[15]~32_combout ),
	.datac(\my_processor|alu_A[7]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 .lut_mask = 16'hE4E4;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout  & (!\my_processor|dx1|DXIR|dffe11|q~q ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~15_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 .lut_mask = 16'h22F0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32 .lut_mask = 16'hCACA;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  = (\my_processor|dx1|DXIR|dffe11|q~q ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q ) # (\my_processor|dx1|DXIR|dffe9|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 .lut_mask = 16'hEEEC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[30]~2_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[22]~18_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[22]~18_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[30]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12 .lut_mask = 16'hEE44;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[26]~10_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout )))

	.dataa(\my_processor|alu_A[26]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout  = (!\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~38_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 .lut_mask = 16'h00CA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ) # ((\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & 
// \my_processor|alu_A[31]~66_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout  & !\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~31_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 .lut_mask = 16'hAAD8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~64_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 .lut_mask = 16'hAFC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N23
dffeas \my_processor|xm1|XMoutput|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneive_lcell_comb \my_processor|dx1|A_in[22]~8 (
// Equation(s):
// \my_processor|dx1|A_in[22]~8_combout  = (\my_regfile|gen_registers[31].regs|dffe22|q~q  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & \my_processor|flush~5_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[22]~8 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N25
dffeas \my_processor|dx1|DXA|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[22]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N10
cycloneive_lcell_comb \my_processor|alu_A[22]~17 (
// Equation(s):
// \my_processor|alu_A[22]~17_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe22|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe22|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|dx1|DXA|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~17 .lut_mask = 16'h2320;
defparam \my_processor|alu_A[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N0
cycloneive_lcell_comb \my_processor|alu_A[22]~18 (
// Equation(s):
// \my_processor|alu_A[22]~18_combout  = (\my_processor|alu_A[22]~17_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[22]~45_combout ))

	.dataa(\my_processor|alu_A[22]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~18 .lut_mask = 16'hFAAA;
defparam \my_processor|alu_A[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[6]~50_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[22]~18_combout )))

	.dataa(\my_processor|alu_A[6]~50_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[22]~18_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 .lut_mask = 16'hAAF0;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((!\my_processor|dx1|DXIR|dffe11|q~q  & \my_processor|alu_A[14]~34_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 .lut_mask = 16'h2E22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[8]~46_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[24]~14_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[24]~14_combout ),
	.datac(\my_processor|alu_A[8]~46_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 .lut_mask = 16'h00E4;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11 .lut_mask = 16'hFFA0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1 .lut_mask = 16'h0055;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  = (\my_processor|dx1|DXIR|dffe9|q~q ) # ((\my_processor|dx1|DXIR|dffe11|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 .lut_mask = 16'hFF0A;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (\my_processor|alu_A[28]~6_combout  & 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ) # 
// (\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datab(\my_processor|alu_A[28]~6_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 .lut_mask = 16'h5D58;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout ) # 
// ((!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & 
// \my_processor|alu_A[12]~38_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|alu_A[12]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24 .lut_mask = 16'hAAF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[31]~66_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|alu_A[29]~4_combout ))) # (!\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & (\my_processor|alu_A[31]~66_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27 .lut_mask = 16'hDC8C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[5]~52_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[21]~20_combout )))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[21]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & ((\my_processor|alu_A[29]~4_combout ))) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 .lut_mask = 16'h3E0E;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[9]~44_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[25]~12_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[9]~44_combout ),
	.datad(\my_processor|alu_A[25]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 .lut_mask = 16'h3120;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8 .lut_mask = 16'hFCF0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout ))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  & (\my_processor|alu_A[13]~36_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ))))

	.dataa(\my_processor|alu_A[13]~36_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 .lut_mask = 16'hF838;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[11]~40_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[27]~8_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[11]~40_combout ),
	.datad(\my_processor|alu_A[27]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ) # ((\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5 .lut_mask = 16'hFFA0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 .lut_mask = 16'hFA0C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[31]~66_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[30]~2_combout ))))) # (!\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & (\my_processor|alu_A[31]~66_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|alu_A[30]~2_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26 .lut_mask = 16'hCCE4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N16
cycloneive_lcell_comb \my_processor|alu_B[29]~64 (
// Equation(s):
// \my_processor|alu_B[29]~64_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout ) # ((\my_processor|dx1|DXIR|dffe16|q~q )))) # (!\my_processor|alu_B[8]~0_combout  & (!\my_processor|alu_B[8]~3_combout  & 
// ((\my_processor|dx1|DXB|dffe29|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|dx1|DXB|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[29]~64 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N18
cycloneive_lcell_comb \my_processor|alu_B[29]~65 (
// Equation(s):
// \my_processor|alu_B[29]~65_combout  = (\my_processor|alu_B[29]~64_combout  & (((\my_processor|xm1|XMoutput|dffe29|q~q )) # (!\my_processor|alu_B[8]~3_combout ))) # (!\my_processor|alu_B[29]~64_combout  & (\my_processor|alu_B[8]~3_combout  & 
// (\my_processor|WM_bypass_data[29]~59_combout )))

	.dataa(\my_processor|alu_B[29]~64_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|WM_bypass_data[29]~59_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[29]~65 .lut_mask = 16'hEA62;
defparam \my_processor|alu_B[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~24_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N4
cycloneive_lcell_comb \my_processor|PC_in_FD[26]~26 (
// Equation(s):
// \my_processor|PC_in_FD[26]~26_combout  = (\my_processor|PC|dffe26|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe26|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[26]~26 .lut_mask = 16'h0008;
defparam \my_processor|PC_in_FD[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N5
dffeas \my_processor|PC_FD1|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N10
cycloneive_lcell_comb \my_processor|dx1|PC_in[26]~26 (
// Equation(s):
// \my_processor|dx1|PC_in[26]~26_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|PC_FD1|dffe26|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|PC_FD1|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[26]~26 .lut_mask = 16'h0400;
defparam \my_processor|dx1|PC_in[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N11
dffeas \my_processor|dx1|FDPC|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N20
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe26|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe26|q~feeder_combout  = \my_processor|dx1|FDPC|dffe26|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe26|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe26|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe26|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N21
dffeas \my_processor|xm1|xmoldp|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe26|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N12
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe26|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe26|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe26|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe26|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N13
dffeas \my_processor|mw1|MW_oldPC|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N22
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe26|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe26|q~feeder_combout  = \my_processor|WM_bypass_data[26]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[26]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe26|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe26|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe26|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N23
dffeas \my_regfile|gen_registers[31].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe26|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~8 (
// Equation(s):
// \my_processor|dx1|B_in[26]~8_combout  = (\my_regfile|gen_registers[31].regs|dffe26|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~8 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N5
dffeas \my_processor|dx1|DXB|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[26]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y32_N17
dffeas \my_processor|xm1|b|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N16
cycloneive_lcell_comb \my_processor|data[26]~26 (
// Equation(s):
// \my_processor|data[26]~26_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[26]~53_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe26|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe26|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe26|q~q ),
	.datad(\my_processor|WM_bypass_data[26]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~26 .lut_mask = 16'hF870;
defparam \my_processor|data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N11
dffeas \my_processor|xm1|b|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \my_processor|data[27]~27 (
// Equation(s):
// \my_processor|data[27]~27_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[27]~55_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe27|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe27|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe27|q~q ),
	.datad(\my_processor|WM_bypass_data[27]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~27 .lut_mask = 16'hF870;
defparam \my_processor|data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~27_combout ,\my_processor|data[26]~26_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAA00A2A8AA2AAAAAAA00AAAAA8028;
// synopsys translate_on

// Location: FF_X79_Y32_N29
dffeas \my_processor|mw1|MWmem|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y32_N21
dffeas \my_processor|mw1|MWout|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[26]~52 (
// Equation(s):
// \my_processor|WM_bypass_data[26]~52_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe26|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe26|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe26|q~q ),
	.datac(\my_processor|mw1|MWout|dffe26|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[26]~52 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[26]~53 (
// Equation(s):
// \my_processor|WM_bypass_data[26]~53_combout  = (\my_processor|WM_bypass_data[26]~52_combout ) # ((\my_processor|mw1|MW_oldPC|dffe26|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe26|q~q ),
	.datab(\my_processor|WM_bypass_data[26]~52_combout ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[26]~53 .lut_mask = 16'hEECC;
defparam \my_processor|WM_bypass_data[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N18
cycloneive_lcell_comb \my_processor|alu_B[26]~22 (
// Equation(s):
// \my_processor|alu_B[26]~22_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & (\my_processor|WM_bypass_data[26]~53_combout )) # 
// (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|dx1|DXB|dffe26|q~q )))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|WM_bypass_data[26]~53_combout ),
	.datac(\my_processor|dx1|DXB|dffe26|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[26]~22 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N30
cycloneive_lcell_comb \my_processor|alu_B[26]~23 (
// Equation(s):
// \my_processor|alu_B[26]~23_combout  = (\my_processor|alu_B[26]~22_combout  & (((\my_processor|xm1|XMoutput|dffe26|q~q ) # (!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[26]~22_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & 
// ((\my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[26]~22_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[26]~23 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_B[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc2~3 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc2~3_combout  = (\my_processor|alu_B[26]~23_combout  & ((\my_processor|alu_A[26]~9_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[26]~53_combout ))))

	.dataa(\my_processor|alu_A[26]~9_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|alu_B[26]~23_combout ),
	.datad(\my_processor|WM_bypass_data[26]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc2~3 .lut_mask = 16'hE0A0;
defparam \my_processor|aluer|addition|eba_3|orc2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N14
cycloneive_lcell_comb \my_processor|alu_B[27]~62 (
// Equation(s):
// \my_processor|alu_B[27]~62_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )) # 
// (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXB|dffe27|q~q )))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|DXB|dffe27|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[27]~62 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \my_processor|alu_B[27]~63 (
// Equation(s):
// \my_processor|alu_B[27]~63_combout  = (\my_processor|alu_B[27]~62_combout  & ((\my_processor|xm1|XMoutput|dffe27|q~q ) # ((!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[27]~62_combout  & (((\my_processor|WM_bypass_data[27]~55_combout  & 
// \my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.datab(\my_processor|WM_bypass_data[27]~55_combout ),
	.datac(\my_processor|alu_B[27]~62_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[27]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[27]~63 .lut_mask = 16'hACF0;
defparam \my_processor|alu_B[27]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N26
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[24].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[24].and_func~combout  = (\my_processor|alu_B[24]~25_combout  & ((\my_processor|alu_A[24]~13_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[24]~49_combout ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|alu_B[24]~25_combout ),
	.datac(\my_processor|WM_bypass_data[24]~49_combout ),
	.datad(\my_processor|alu_A[24]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[24].and_func .lut_mask = 16'hCC80;
defparam \my_processor|aluer|and_func|gen1[24].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~37_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout  & \my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~29_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 .lut_mask = 16'hD8AA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc0~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc0~0_combout  = (\my_processor|aluer|addition|eba_2|orc7~0_combout  & ((\my_processor|alu_A[24]~14_combout ) # (\my_processor|alu_B[24]~25_combout )))

	.dataa(\my_processor|alu_A[24]~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[24]~25_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc0~0 .lut_mask = 16'hFA00;
defparam \my_processor|aluer|addition|eba_3|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum1~combout  = \my_processor|alu_B[25]~61_combout  $ (\my_processor|alu_A[25]~12_combout  $ (((\my_processor|aluer|addition|eba_3|orc0~0_combout ) # (\my_processor|aluer|and_func|gen1[24].and_func~combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.datab(\my_processor|alu_B[25]~61_combout ),
	.datac(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.datad(\my_processor|alu_A[25]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum1 .lut_mask = 16'hC936;
defparam \my_processor|aluer|addition|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc0~combout  = (\my_processor|alu_B[24]~25_combout  & (\my_processor|alu_A[24]~14_combout  & \my_processor|aluer|subtraction|eba_2|orc7~combout )) # (!\my_processor|alu_B[24]~25_combout  & 
// ((\my_processor|alu_A[24]~14_combout ) # (\my_processor|aluer|subtraction|eba_2|orc7~combout )))

	.dataa(\my_processor|alu_B[24]~25_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[24]~14_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc0 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_3|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum1~combout  = \my_processor|alu_B[25]~61_combout  $ (\my_processor|alu_A[25]~12_combout  $ (\my_processor|aluer|subtraction|eba_3|orc0~combout ))

	.dataa(\my_processor|alu_B[25]~61_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[25]~12_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum1 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_op[1]~1_combout ) # ((!\my_processor|aluer|subtraction|eba_3|xor_sum1~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|alu_op[1]~1_combout  & (\my_processor|aluer|addition|eba_3|xor_sum1~combout )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|addition|eba_3|xor_sum1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 .lut_mask = 16'h98BA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout  & (((\my_processor|alu_A[25]~12_combout ) # (\my_processor|alu_B[25]~61_combout )) # 
// (!\my_processor|alu_op[1]~1_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout  & (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_A[25]~12_combout  & \my_processor|alu_B[25]~61_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[25]~12_combout ),
	.datad(\my_processor|alu_B[25]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 .lut_mask = 16'hEAA2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N27
dffeas \my_processor|xm1|XMoutput|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N22
cycloneive_lcell_comb \my_processor|alu_B[25]~60 (
// Equation(s):
// \my_processor|alu_B[25]~60_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout ) # ((\my_processor|dx1|DXIR|dffe16|q~q )))) # (!\my_processor|alu_B[8]~0_combout  & (!\my_processor|alu_B[8]~3_combout  & 
// ((\my_processor|dx1|DXB|dffe25|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|dx1|DXB|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[25]~60 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N24
cycloneive_lcell_comb \my_processor|alu_B[25]~61 (
// Equation(s):
// \my_processor|alu_B[25]~61_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[25]~60_combout  & (\my_processor|xm1|XMoutput|dffe25|q~q )) # (!\my_processor|alu_B[25]~60_combout  & ((\my_processor|WM_bypass_data[25]~51_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[25]~60_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|alu_B[25]~60_combout ),
	.datad(\my_processor|WM_bypass_data[25]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[25]~61 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_B[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc1~0_combout  = (\my_processor|alu_A[25]~12_combout  & ((\my_processor|aluer|and_func|gen1[24].and_func~combout ) # ((\my_processor|alu_B[25]~61_combout ) # (\my_processor|aluer|addition|eba_3|orc0~0_combout )))) # 
// (!\my_processor|alu_A[25]~12_combout  & (\my_processor|alu_B[25]~61_combout  & ((\my_processor|aluer|and_func|gen1[24].and_func~combout ) # (\my_processor|aluer|addition|eba_3|orc0~0_combout ))))

	.dataa(\my_processor|alu_A[25]~12_combout ),
	.datab(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.datac(\my_processor|alu_B[25]~61_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc1~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_3|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc2~2 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc2~2_combout  = (\my_processor|aluer|addition|eba_3|orc1~0_combout  & ((\my_processor|alu_A[26]~10_combout ) # (\my_processor|alu_B[26]~23_combout )))

	.dataa(\my_processor|alu_A[26]~10_combout ),
	.datab(\my_processor|alu_B[26]~23_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc2~2 .lut_mask = 16'hEE00;
defparam \my_processor|aluer|addition|eba_3|orc2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc3~0_combout  = (\my_processor|alu_A[27]~8_combout  & ((\my_processor|aluer|addition|eba_3|orc2~3_combout ) # ((\my_processor|alu_B[27]~63_combout ) # (\my_processor|aluer|addition|eba_3|orc2~2_combout )))) # 
// (!\my_processor|alu_A[27]~8_combout  & (\my_processor|alu_B[27]~63_combout  & ((\my_processor|aluer|addition|eba_3|orc2~3_combout ) # (\my_processor|aluer|addition|eba_3|orc2~2_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc2~3_combout ),
	.datab(\my_processor|alu_A[27]~8_combout ),
	.datac(\my_processor|alu_B[27]~63_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc2~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc3~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_3|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum4~combout  = \my_processor|alu_B[28]~21_combout  $ (\my_processor|aluer|addition|eba_3|orc3~0_combout  $ (\my_processor|alu_A[28]~6_combout ))

	.dataa(\my_processor|alu_B[28]~21_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.datad(\my_processor|alu_A[28]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc1~combout  = (\my_processor|alu_B[25]~61_combout  & (\my_processor|alu_A[25]~12_combout  & \my_processor|aluer|subtraction|eba_3|orc0~combout )) # (!\my_processor|alu_B[25]~61_combout  & 
// ((\my_processor|alu_A[25]~12_combout ) # (\my_processor|aluer|subtraction|eba_3|orc0~combout )))

	.dataa(\my_processor|alu_B[25]~61_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[25]~12_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc1 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_3|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc2~combout  = (\my_processor|alu_B[26]~23_combout  & (\my_processor|alu_A[26]~10_combout  & \my_processor|aluer|subtraction|eba_3|orc1~combout )) # (!\my_processor|alu_B[26]~23_combout  & 
// ((\my_processor|alu_A[26]~10_combout ) # (\my_processor|aluer|subtraction|eba_3|orc1~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[26]~23_combout ),
	.datac(\my_processor|alu_A[26]~10_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc2 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_3|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc3~combout  = (\my_processor|alu_B[27]~63_combout  & (\my_processor|alu_A[27]~8_combout  & \my_processor|aluer|subtraction|eba_3|orc2~combout )) # (!\my_processor|alu_B[27]~63_combout  & 
// ((\my_processor|alu_A[27]~8_combout ) # (\my_processor|aluer|subtraction|eba_3|orc2~combout )))

	.dataa(\my_processor|alu_B[27]~63_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc3 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_3|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum4~combout  = \my_processor|alu_B[28]~21_combout  $ (\my_processor|alu_A[28]~6_combout  $ (\my_processor|aluer|subtraction|eba_3|orc3~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[28]~21_combout ),
	.datac(\my_processor|alu_A[28]~6_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum4~combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|xor_sum4~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 .lut_mask = 16'hC2F2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout  = (\my_processor|alu_B[28]~21_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[28]~6_combout )))) # (!\my_processor|alu_B[28]~21_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout  & ((\my_processor|alu_A[28]~6_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[28]~21_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[28]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N13
dffeas \my_processor|xm1|XMoutput|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \my_processor|alu_B[28]~20 (
// Equation(s):
// \my_processor|alu_B[28]~20_combout  = (\my_processor|alu_B[8]~0_combout  & (\my_processor|alu_B[8]~3_combout )) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[28]~57_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe28|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXB|dffe28|q~q ),
	.datad(\my_processor|WM_bypass_data[28]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[28]~20 .lut_mask = 16'hDC98;
defparam \my_processor|alu_B[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \my_processor|alu_B[28]~21 (
// Equation(s):
// \my_processor|alu_B[28]~21_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[28]~20_combout  & ((\my_processor|xm1|XMoutput|dffe28|q~q ))) # (!\my_processor|alu_B[28]~20_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[28]~20_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[28]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[28]~21 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc4~combout  = (\my_processor|alu_B[28]~21_combout  & (\my_processor|alu_A[28]~6_combout  & \my_processor|aluer|subtraction|eba_3|orc3~combout )) # (!\my_processor|alu_B[28]~21_combout  & 
// ((\my_processor|alu_A[28]~6_combout ) # (\my_processor|aluer|subtraction|eba_3|orc3~combout )))

	.dataa(\my_processor|alu_B[28]~21_combout ),
	.datab(\my_processor|alu_A[28]~6_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc4 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_3|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum5~combout  = \my_processor|alu_B[29]~65_combout  $ (\my_processor|alu_A[29]~4_combout  $ (\my_processor|aluer|subtraction|eba_3|orc4~combout ))

	.dataa(\my_processor|alu_B[29]~65_combout ),
	.datab(\my_processor|alu_A[29]~4_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum5 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N4
cycloneive_lcell_comb \my_processor|dx1|A_in[28]~2 (
// Equation(s):
// \my_processor|dx1|A_in[28]~2_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe28|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[28]~2 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N5
dffeas \my_processor|dx1|DXA|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[28]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \my_processor|alu_A[28]~5 (
// Equation(s):
// \my_processor|alu_A[28]~5_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe28|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe28|q~q )))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.datad(\my_processor|dx1|DXA|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~5 .lut_mask = 16'h5140;
defparam \my_processor|alu_A[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc4~3 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc4~3_combout  = (\my_processor|alu_B[28]~21_combout  & ((\my_processor|alu_A[28]~5_combout ) # ((\my_processor|WM_bypass_data[28]~57_combout  & \my_processor|alu_A[31]~0_combout ))))

	.dataa(\my_processor|WM_bypass_data[28]~57_combout ),
	.datab(\my_processor|alu_B[28]~21_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[28]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc4~3 .lut_mask = 16'hCC80;
defparam \my_processor|aluer|addition|eba_3|orc4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc4~2 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc4~2_combout  = (\my_processor|aluer|addition|eba_3|orc3~0_combout  & ((\my_processor|alu_B[28]~21_combout ) # (\my_processor|alu_A[28]~6_combout )))

	.dataa(\my_processor|alu_B[28]~21_combout ),
	.datab(\my_processor|alu_A[28]~6_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc4~2 .lut_mask = 16'hEE00;
defparam \my_processor|aluer|addition|eba_3|orc4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum5~combout  = \my_processor|alu_B[29]~65_combout  $ (\my_processor|alu_A[29]~4_combout  $ (((\my_processor|aluer|addition|eba_3|orc4~3_combout ) # (\my_processor|aluer|addition|eba_3|orc4~2_combout ))))

	.dataa(\my_processor|alu_B[29]~65_combout ),
	.datab(\my_processor|aluer|addition|eba_3|orc4~3_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc4~2_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum5 .lut_mask = 16'hA956;
defparam \my_processor|aluer|addition|eba_3|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum5~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_3|xor_sum5~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum5~combout ),
	.datac(\my_processor|aluer|addition|eba_3|xor_sum5~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout  & (((\my_processor|alu_B[29]~65_combout ) # (\my_processor|alu_A[29]~4_combout )) # 
// (!\my_processor|alu_op[1]~1_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout  & (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_B[29]~65_combout  & \my_processor|alu_A[29]~4_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_B[29]~65_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 .lut_mask = 16'hEAA2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N9
dffeas \my_processor|xm1|XMoutput|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N12
cycloneive_lcell_comb \my_processor|alu_A[29]~3 (
// Equation(s):
// \my_processor|alu_A[29]~3_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe29|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe29|q~q ))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|dx1|DXA|dffe29|q~q ),
	.datad(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~3 .lut_mask = 16'h3210;
defparam \my_processor|alu_A[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N2
cycloneive_lcell_comb \my_processor|alu_A[29]~4 (
// Equation(s):
// \my_processor|alu_A[29]~4_combout  = (\my_processor|alu_A[29]~3_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[29]~59_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[29]~59_combout ),
	.datad(\my_processor|alu_A[29]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~4 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[29]~4_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[21]~20_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[21]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~22_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23 .lut_mask = 16'hFCF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[27]~8_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[19]~24_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|alu_A[19]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[23]~16_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[23]~16_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~53_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[5]~52_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[13]~36_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[13]~36_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[5]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 .lut_mask = 16'h4F40;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36 .lut_mask = 16'h44F0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[6]~50_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[14]~34_combout )))

	.dataa(\my_processor|alu_A[6]~50_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout  & (!\my_processor|dx1|DXIR|dffe11|q~q ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37 .lut_mask = 16'h2F20;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[24]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[26]~10_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[18]~26_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[26]~10_combout ),
	.datad(\my_processor|alu_A[18]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20 .lut_mask = 16'h3120;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21 .lut_mask = 16'hFCCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~51_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \my_processor|alu_B[16]~32 (
// Equation(s):
// \my_processor|alu_B[16]~32_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[16]~33_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe16|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe16|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[16]~32 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_B[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \my_processor|alu_B[16]~33 (
// Equation(s):
// \my_processor|alu_B[16]~33_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[16]~32_combout  & ((\my_processor|xm1|XMoutput|dffe16|q~q ))) # (!\my_processor|alu_B[16]~32_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[16]~32_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.datad(\my_processor|alu_B[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[16]~33 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc0~combout  = (\my_processor|alu_A[16]~30_combout  & ((\my_processor|aluer|subtraction|eba_1|orc7~combout ) # (!\my_processor|alu_B[16]~33_combout ))) # (!\my_processor|alu_A[16]~30_combout  & 
// (!\my_processor|alu_B[16]~33_combout  & \my_processor|aluer|subtraction|eba_1|orc7~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|alu_B[16]~33_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc0 .lut_mask = 16'hCF0C;
defparam \my_processor|aluer|subtraction|eba_2|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum1~combout  = \my_processor|alu_A[17]~28_combout  $ (\my_processor|alu_B[17]~53_combout  $ (\my_processor|aluer|subtraction|eba_2|orc0~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[17]~28_combout ),
	.datac(\my_processor|alu_B[17]~53_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum1 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N6
cycloneive_lcell_comb \my_processor|alu_B[14]~34 (
// Equation(s):
// \my_processor|alu_B[14]~34_combout  = (\my_processor|alu_B[8]~0_combout  & (\my_processor|alu_B[8]~3_combout )) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & (\my_processor|WM_bypass_data[14]~29_combout )) # 
// (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|dx1|DXB|dffe14|q~q )))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|WM_bypass_data[14]~29_combout ),
	.datad(\my_processor|dx1|DXB|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[14]~34 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_B[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N0
cycloneive_lcell_comb \my_processor|alu_B[14]~35 (
// Equation(s):
// \my_processor|alu_B[14]~35_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[14]~34_combout  & ((\my_processor|xm1|XMoutput|dffe14|q~q ))) # (!\my_processor|alu_B[14]~34_combout  & (\my_processor|dx1|DXIR|dffe14|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[14]~34_combout ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.datad(\my_processor|alu_B[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[14]~35 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe13|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe13|q~feeder_combout  = \my_processor|dx1|FDPC|dffe13|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe13|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe13|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe13|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N23
dffeas \my_processor|xm1|xmoldp|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe13|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \my_processor|mw1|MW_oldPC|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \my_processor|mw1|MWout|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe13|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe13|q~feeder_combout  = \my_processor|WM_bypass_data[13]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[13]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe13|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe13|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe13|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N5
dffeas \my_regfile|gen_registers[31].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe13|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~15 (
// Equation(s):
// \my_processor|dx1|B_in[13]~15_combout  = (\my_regfile|gen_registers[31].regs|dffe13|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~15 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \my_processor|dx1|DXB|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N11
dffeas \my_processor|xm1|b|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \my_processor|data[13]~13 (
// Equation(s):
// \my_processor|data[13]~13_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[13]~27_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe13|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe13|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[13]~27_combout ),
	.datac(\my_processor|xm1|b|dffe13|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~13 .lut_mask = 16'hD8F0;
defparam \my_processor|data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~13_combout ,\my_processor|data[12]~12_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe13|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe13|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe13|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe13|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe13|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \my_processor|mw1|MWmem|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe13|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[13]~26 (
// Equation(s):
// \my_processor|WM_bypass_data[13]~26_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe13|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe13|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe13|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[13]~26 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[13]~27 (
// Equation(s):
// \my_processor|WM_bypass_data[13]~27_combout  = (\my_processor|WM_bypass_data[13]~26_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe13|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe13|q~q ),
	.datad(\my_processor|WM_bypass_data[13]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[13]~27 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \my_processor|alu_B[13]~36 (
// Equation(s):
// \my_processor|alu_B[13]~36_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXIR|dffe13|q~q ) # ((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXB|dffe13|q~q  & 
// !\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datab(\my_processor|dx1|DXB|dffe13|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[13]~36 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_B[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \my_processor|alu_B[13]~37 (
// Equation(s):
// \my_processor|alu_B[13]~37_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[13]~36_combout  & (\my_processor|xm1|XMoutput|dffe13|q~q )) # (!\my_processor|alu_B[13]~36_combout  & ((\my_processor|WM_bypass_data[13]~27_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[13]~36_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.datab(\my_processor|WM_bypass_data[13]~27_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|alu_B[13]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[13]~37 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \my_processor|alu_B[8]~44 (
// Equation(s):
// \my_processor|alu_B[8]~44_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout ) # ((\my_processor|WM_bypass_data[8]~17_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (!\my_processor|alu_B[8]~0_combout  & 
// ((\my_processor|dx1|DXB|dffe8|q~q ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|WM_bypass_data[8]~17_combout ),
	.datad(\my_processor|dx1|DXB|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~44 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \my_processor|alu_B[8]~45 (
// Equation(s):
// \my_processor|alu_B[8]~45_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~44_combout  & ((\my_processor|xm1|XMoutput|dffe8|q~q ))) # (!\my_processor|alu_B[8]~44_combout  & (\my_processor|dx1|DXIR|dffe8|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~44_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datad(\my_processor|alu_B[8]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~45 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc0~3 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc0~3_combout  = (\my_processor|alu_B[8]~45_combout  & ((\my_processor|alu_A[8]~45_combout ) # ((\my_processor|WM_bypass_data[8]~17_combout  & \my_processor|alu_A[31]~0_combout ))))

	.dataa(\my_processor|WM_bypass_data[8]~17_combout ),
	.datab(\my_processor|alu_A[8]~45_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_B[8]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc0~3 .lut_mask = 16'hEC00;
defparam \my_processor|aluer|addition|eba_1|orc0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \my_processor|alu_B[7]~46 (
// Equation(s):
// \my_processor|alu_B[7]~46_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )) # 
// (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXB|dffe7|q~q )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|dx1|DXB|dffe7|q~q ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[7]~46 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_B[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \my_processor|alu_B[7]~47 (
// Equation(s):
// \my_processor|alu_B[7]~47_combout  = (\my_processor|alu_B[7]~46_combout  & ((\my_processor|xm1|XMoutput|dffe7|q~q ) # ((!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[7]~46_combout  & (((\my_processor|alu_B[8]~3_combout  & 
// \my_processor|WM_bypass_data[7]~15_combout ))))

	.dataa(\my_processor|alu_B[7]~46_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[7]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[7]~47 .lut_mask = 16'hDA8A;
defparam \my_processor|alu_B[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \my_processor|alu_B[6]~14 (
// Equation(s):
// \my_processor|alu_B[6]~14_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout ) # ((\my_processor|WM_bypass_data[6]~13_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (!\my_processor|alu_B[8]~0_combout  & 
// ((\my_processor|dx1|DXB|dffe6|q~q ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|WM_bypass_data[6]~13_combout ),
	.datad(\my_processor|dx1|DXB|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[6]~14 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \my_processor|alu_B[6]~15 (
// Equation(s):
// \my_processor|alu_B[6]~15_combout  = (\my_processor|alu_B[6]~14_combout  & (((\my_processor|xm1|XMoutput|dffe6|q~q ) # (!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[6]~14_combout  & (\my_processor|dx1|DXIR|dffe6|q~q  & 
// ((\my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datab(\my_processor|alu_B[6]~14_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[6]~15 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_B[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[6].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[6].and_func~combout  = (\my_processor|alu_B[6]~15_combout  & ((\my_processor|alu_A[6]~49_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[6]~13_combout ))))

	.dataa(\my_processor|alu_A[6]~49_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[6]~13_combout ),
	.datad(\my_processor|alu_B[6]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[6].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[6].and_func .lut_mask = 16'hEA00;
defparam \my_processor|aluer|and_func|gen1[6].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \my_processor|dx1|A_in[4]~26 (
// Equation(s):
// \my_processor|dx1|A_in[4]~26_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & (\my_regfile|gen_registers[31].regs|dffe4|q~q  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[4]~26 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N7
dffeas \my_processor|dx1|DXA|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \my_processor|alu_A[4]~53 (
// Equation(s):
// \my_processor|alu_A[4]~53_combout  = (\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe4|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe4|q~q ))

	.dataa(\my_processor|dx1|DXA|dffe4|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~53 .lut_mask = 16'hCCAA;
defparam \my_processor|alu_A[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \my_processor|alu_B[4]~12 (
// Equation(s):
// \my_processor|alu_B[4]~12_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[4]~9_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe4|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe4|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[4]~12 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_B[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \my_processor|alu_B[4]~13 (
// Equation(s):
// \my_processor|alu_B[4]~13_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[4]~12_combout  & (\my_processor|xm1|XMoutput|dffe4|q~q )) # (!\my_processor|alu_B[4]~12_combout  & ((\my_processor|dx1|DXIR|dffe4|q~q ))))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[4]~12_combout ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datad(\my_processor|alu_B[4]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[4]~13 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_B[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[4].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[4].and_func~combout  = (\my_processor|alu_B[4]~13_combout  & ((\my_processor|alu_A[31]~0_combout  & (\my_processor|WM_bypass_data[4]~9_combout )) # (!\my_processor|alu_A[31]~0_combout  & 
// ((\my_processor|alu_A[4]~53_combout )))))

	.dataa(\my_processor|WM_bypass_data[4]~9_combout ),
	.datab(\my_processor|alu_A[4]~53_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_B[4]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[4].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[4].and_func .lut_mask = 16'hAC00;
defparam \my_processor|aluer|and_func|gen1[4].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N5
dffeas \my_regfile|gen_registers[31].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~5 (
// Equation(s):
// \my_processor|dx1|B_in[5]~5_combout  = (\my_regfile|gen_registers[31].regs|dffe5|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~5 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \my_processor|dx1|DXB|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \my_processor|alu_B[5]~16 (
// Equation(s):
// \my_processor|alu_B[5]~16_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXimm|dffe5|q~q )) # 
// (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXB|dffe5|q~q )))))

	.dataa(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[5]~16 .lut_mask = 16'hEE30;
defparam \my_processor|alu_B[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \my_processor|alu_B[5]~17 (
// Equation(s):
// \my_processor|alu_B[5]~17_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[5]~16_combout  & (\my_processor|xm1|XMoutput|dffe5|q~q )) # (!\my_processor|alu_B[5]~16_combout  & ((\my_processor|WM_bypass_data[5]~11_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[5]~16_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|WM_bypass_data[5]~11_combout ),
	.datad(\my_processor|alu_B[5]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[5]~17 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_B[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \my_regfile|gen_registers[31].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~2 (
// Equation(s):
// \my_processor|dx1|B_in[3]~2_combout  = (\my_regfile|gen_registers[31].regs|dffe3|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~2 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N19
dffeas \my_processor|dx1|DXB|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|B_in[3]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \my_processor|alu_B[3]~10 (
// Equation(s):
// \my_processor|alu_B[3]~10_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXIR|dffe3|q~q ) # ((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXB|dffe3|q~q  & 
// !\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datab(\my_processor|dx1|DXB|dffe3|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[3]~10 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_B[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \my_processor|alu_B[3]~11 (
// Equation(s):
// \my_processor|alu_B[3]~11_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[3]~10_combout  & (\my_processor|xm1|XMoutput|dffe3|q~q )) # (!\my_processor|alu_B[3]~10_combout  & ((\my_processor|WM_bypass_data[3]~7_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[3]~10_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.datab(\my_processor|WM_bypass_data[3]~7_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|alu_B[3]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[3]~11 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \my_processor|alu_B[2]~8 (
// Equation(s):
// \my_processor|alu_B[2]~8_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[2]~5_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe2|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe2|q~q ),
	.datac(\my_processor|WM_bypass_data[2]~5_combout ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[2]~8 .lut_mask = 16'hFA44;
defparam \my_processor|alu_B[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \my_processor|alu_B[2]~9 (
// Equation(s):
// \my_processor|alu_B[2]~9_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[2]~8_combout  & ((\my_processor|xm1|XMoutput|dffe2|q~q ))) # (!\my_processor|alu_B[2]~8_combout  & (\my_processor|dx1|DXIR|dffe2|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[2]~8_combout ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.datad(\my_processor|alu_B[2]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[2]~9 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \my_processor|alu_B[1]~6 (
// Equation(s):
// \my_processor|alu_B[1]~6_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXimm|dffe1|q~q ))) # 
// (!\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXB|dffe1|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe1|q~q ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[1]~6 .lut_mask = 16'hFC22;
defparam \my_processor|alu_B[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \my_processor|alu_B[1]~7 (
// Equation(s):
// \my_processor|alu_B[1]~7_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[1]~6_combout  & ((\my_processor|xm1|XMoutput|dffe1|q~q ))) # (!\my_processor|alu_B[1]~6_combout  & (\my_processor|WM_bypass_data[1]~3_combout )))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[1]~6_combout ))))

	.dataa(\my_processor|WM_bypass_data[1]~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|alu_B[1]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[1]~7 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \my_processor|alu_B[0]~4 (
// Equation(s):
// \my_processor|alu_B[0]~4_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[0]~1_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe0|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe0|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[0]~4 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \my_processor|alu_B[0]~5 (
// Equation(s):
// \my_processor|alu_B[0]~5_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[0]~4_combout  & ((\my_processor|xm1|XMoutput|dffe0|q~q ))) # (!\my_processor|alu_B[0]~4_combout  & (\my_processor|dx1|DXimm|dffe0|q~q )))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[0]~4_combout ))))

	.dataa(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[0]~5 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc1~0_combout  = (\my_processor|alu_B[1]~7_combout  & ((\my_processor|alu_A[1]~61_combout ) # ((\my_processor|alu_A[0]~64_combout  & \my_processor|alu_B[0]~5_combout )))) # (!\my_processor|alu_B[1]~7_combout  & 
// (\my_processor|alu_A[0]~64_combout  & (\my_processor|alu_A[1]~61_combout  & \my_processor|alu_B[0]~5_combout )))

	.dataa(\my_processor|alu_A[0]~64_combout ),
	.datab(\my_processor|alu_B[1]~7_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|alu_B[0]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc1~0 .lut_mask = 16'hE8C0;
defparam \my_processor|aluer|addition|eba_0|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc3~0_combout  = (\my_processor|alu_A[2]~58_combout  & ((\my_processor|alu_B[2]~9_combout ) # (\my_processor|aluer|addition|eba_0|orc1~0_combout ))) # (!\my_processor|alu_A[2]~58_combout  & 
// (\my_processor|alu_B[2]~9_combout  & \my_processor|aluer|addition|eba_0|orc1~0_combout ))

	.dataa(\my_processor|alu_A[2]~58_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[2]~9_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc3~0 .lut_mask = 16'hFAA0;
defparam \my_processor|aluer|addition|eba_0|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc3~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc3~1_combout  = (\my_processor|alu_B[3]~11_combout  & ((\my_processor|alu_A[3]~56_combout ) # (\my_processor|aluer|addition|eba_0|orc3~0_combout ))) # (!\my_processor|alu_B[3]~11_combout  & 
// (\my_processor|alu_A[3]~56_combout  & \my_processor|aluer|addition|eba_0|orc3~0_combout ))

	.dataa(\my_processor|alu_B[3]~11_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[3]~56_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc3~1 .lut_mask = 16'hFAA0;
defparam \my_processor|aluer|addition|eba_0|orc3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc4~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc4~0_combout  = (\my_processor|aluer|addition|eba_0|orc3~1_combout  & ((\my_processor|alu_A[4]~54_combout ) # (\my_processor|alu_B[4]~13_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[4]~54_combout ),
	.datac(\my_processor|alu_B[4]~13_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc3~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc4~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_0|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc5~0_combout  = (\my_processor|alu_A[5]~52_combout  & ((\my_processor|aluer|and_func|gen1[4].and_func~combout ) # ((\my_processor|alu_B[5]~17_combout ) # (\my_processor|aluer|addition|eba_0|orc4~0_combout )))) # 
// (!\my_processor|alu_A[5]~52_combout  & (\my_processor|alu_B[5]~17_combout  & ((\my_processor|aluer|and_func|gen1[4].and_func~combout ) # (\my_processor|aluer|addition|eba_0|orc4~0_combout ))))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(\my_processor|aluer|and_func|gen1[4].and_func~combout ),
	.datac(\my_processor|alu_B[5]~17_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc5~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_0|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc6~0_combout  = (\my_processor|aluer|addition|eba_0|orc5~0_combout  & ((\my_processor|alu_B[6]~15_combout ) # (\my_processor|alu_A[6]~50_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[6]~15_combout ),
	.datac(\my_processor|alu_A[6]~50_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc6~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_0|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc7~0_combout  = (\my_processor|alu_B[7]~47_combout  & ((\my_processor|aluer|and_func|gen1[6].and_func~combout ) # ((\my_processor|aluer|addition|eba_0|orc6~0_combout ) # (\my_processor|alu_A[7]~48_combout )))) # 
// (!\my_processor|alu_B[7]~47_combout  & (\my_processor|alu_A[7]~48_combout  & ((\my_processor|aluer|and_func|gen1[6].and_func~combout ) # (\my_processor|aluer|addition|eba_0|orc6~0_combout ))))

	.dataa(\my_processor|alu_B[7]~47_combout ),
	.datab(\my_processor|aluer|and_func|gen1[6].and_func~combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.datad(\my_processor|alu_A[7]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc7~0 .lut_mask = 16'hFEA8;
defparam \my_processor|aluer|addition|eba_0|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc0~2 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc0~2_combout  = (\my_processor|aluer|addition|eba_0|orc7~0_combout  & ((\my_processor|alu_A[8]~46_combout ) # (\my_processor|alu_B[8]~45_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[8]~46_combout ),
	.datac(\my_processor|alu_B[8]~45_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc0~2 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_1|orc0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \my_processor|alu_B[9]~48 (
// Equation(s):
// \my_processor|alu_B[9]~48_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXIR|dffe9|q~q ) # (\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXB|dffe9|q~q  & 
// ((!\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe9|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[9]~48 .lut_mask = 16'hCCE2;
defparam \my_processor|alu_B[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \my_processor|alu_B[9]~49 (
// Equation(s):
// \my_processor|alu_B[9]~49_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[9]~48_combout  & (\my_processor|xm1|XMoutput|dffe9|q~q )) # (!\my_processor|alu_B[9]~48_combout  & ((\my_processor|WM_bypass_data[9]~19_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[9]~48_combout ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.datac(\my_processor|alu_B[9]~48_combout ),
	.datad(\my_processor|WM_bypass_data[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[9]~49 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_B[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc1~0_combout  = (\my_processor|alu_A[9]~44_combout  & ((\my_processor|aluer|addition|eba_1|orc0~3_combout ) # ((\my_processor|aluer|addition|eba_1|orc0~2_combout ) # (\my_processor|alu_B[9]~49_combout )))) # 
// (!\my_processor|alu_A[9]~44_combout  & (\my_processor|alu_B[9]~49_combout  & ((\my_processor|aluer|addition|eba_1|orc0~3_combout ) # (\my_processor|aluer|addition|eba_1|orc0~2_combout ))))

	.dataa(\my_processor|aluer|addition|eba_1|orc0~3_combout ),
	.datab(\my_processor|alu_A[9]~44_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc0~2_combout ),
	.datad(\my_processor|alu_B[9]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc1~0 .lut_mask = 16'hFEC8;
defparam \my_processor|aluer|addition|eba_1|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc3~0_combout  = (\my_processor|alu_A[10]~42_combout  & ((\my_processor|alu_B[10]~43_combout ) # (\my_processor|aluer|addition|eba_1|orc1~0_combout ))) # (!\my_processor|alu_A[10]~42_combout  & 
// (\my_processor|alu_B[10]~43_combout  & \my_processor|aluer|addition|eba_1|orc1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[10]~42_combout ),
	.datac(\my_processor|alu_B[10]~43_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc3~0 .lut_mask = 16'hFCC0;
defparam \my_processor|aluer|addition|eba_1|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc3~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc3~1_combout  = (\my_processor|alu_B[11]~41_combout  & ((\my_processor|alu_A[11]~40_combout ) # (\my_processor|aluer|addition|eba_1|orc3~0_combout ))) # (!\my_processor|alu_B[11]~41_combout  & 
// (\my_processor|alu_A[11]~40_combout  & \my_processor|aluer|addition|eba_1|orc3~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[11]~41_combout ),
	.datac(\my_processor|alu_A[11]~40_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc3~1 .lut_mask = 16'hFCC0;
defparam \my_processor|aluer|addition|eba_1|orc3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc5~0_combout  = (\my_processor|alu_B[12]~39_combout  & ((\my_processor|alu_A[12]~38_combout ) # (\my_processor|aluer|addition|eba_1|orc3~1_combout ))) # (!\my_processor|alu_B[12]~39_combout  & 
// (\my_processor|alu_A[12]~38_combout  & \my_processor|aluer|addition|eba_1|orc3~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[12]~39_combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc3~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc5~0 .lut_mask = 16'hFCC0;
defparam \my_processor|aluer|addition|eba_1|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc5~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc5~1_combout  = (\my_processor|alu_A[13]~36_combout  & ((\my_processor|alu_B[13]~37_combout ) # (\my_processor|aluer|addition|eba_1|orc5~0_combout ))) # (!\my_processor|alu_A[13]~36_combout  & 
// (\my_processor|alu_B[13]~37_combout  & \my_processor|aluer|addition|eba_1|orc5~0_combout ))

	.dataa(\my_processor|alu_A[13]~36_combout ),
	.datab(\my_processor|alu_B[13]~37_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc5~1 .lut_mask = 16'hE8E8;
defparam \my_processor|aluer|addition|eba_1|orc5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc6~0_combout  = (\my_processor|aluer|addition|eba_1|orc5~1_combout  & ((\my_processor|alu_B[14]~35_combout ) # (\my_processor|alu_A[14]~34_combout )))

	.dataa(\my_processor|alu_B[14]~35_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_1|orc5~1_combout ),
	.datad(\my_processor|alu_A[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc6~0 .lut_mask = 16'hF0A0;
defparam \my_processor|aluer|addition|eba_1|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc7~0_combout  = (\my_processor|alu_B[15]~51_combout  & ((\my_processor|aluer|and_func|gen1[14].and_func~combout ) # ((\my_processor|alu_A[15]~32_combout ) # (\my_processor|aluer|addition|eba_1|orc6~0_combout )))) # 
// (!\my_processor|alu_B[15]~51_combout  & (\my_processor|alu_A[15]~32_combout  & ((\my_processor|aluer|and_func|gen1[14].and_func~combout ) # (\my_processor|aluer|addition|eba_1|orc6~0_combout ))))

	.dataa(\my_processor|alu_B[15]~51_combout ),
	.datab(\my_processor|aluer|and_func|gen1[14].and_func~combout ),
	.datac(\my_processor|alu_A[15]~32_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc7~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_1|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc0~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc0~0_combout  = (\my_processor|aluer|addition|eba_1|orc7~0_combout  & ((\my_processor|alu_A[16]~30_combout ) # (\my_processor|alu_B[16]~33_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|alu_B[16]~33_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc0~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_2|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[16].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[16].and_func~combout  = (\my_processor|alu_B[16]~33_combout  & ((\my_processor|alu_A[16]~29_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[16]~33_combout ))))

	.dataa(\my_processor|alu_B[16]~33_combout ),
	.datab(\my_processor|alu_A[16]~29_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[16].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[16].and_func .lut_mask = 16'hA888;
defparam \my_processor|aluer|and_func|gen1[16].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum1~combout  = \my_processor|alu_B[17]~53_combout  $ (\my_processor|alu_A[17]~28_combout  $ (((\my_processor|aluer|addition|eba_2|orc0~0_combout ) # (\my_processor|aluer|and_func|gen1[16].and_func~combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc0~0_combout ),
	.datab(\my_processor|aluer|and_func|gen1[16].and_func~combout ),
	.datac(\my_processor|alu_B[17]~53_combout ),
	.datad(\my_processor|alu_A[17]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum1 .lut_mask = 16'hE11E;
defparam \my_processor|aluer|addition|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum1~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum1~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum1~combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout  = (\my_processor|alu_B[17]~53_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ) # ((\my_processor|alu_A[17]~28_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[17]~53_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout  & ((\my_processor|alu_A[17]~28_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[17]~53_combout ),
	.datab(\my_processor|alu_A[17]~28_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 .lut_mask = 16'hE8F0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N23
dffeas \my_processor|xm1|XMoutput|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \my_processor|alu_B[17]~52 (
// Equation(s):
// \my_processor|alu_B[17]~52_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (((!\my_processor|alu_B[8]~3_combout  & 
// \my_processor|dx1|DXB|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|dx1|DXB|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[17]~52 .lut_mask = 16'hCBC8;
defparam \my_processor|alu_B[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \my_processor|alu_B[17]~53 (
// Equation(s):
// \my_processor|alu_B[17]~53_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[17]~52_combout  & (\my_processor|xm1|XMoutput|dffe17|q~q )) # (!\my_processor|alu_B[17]~52_combout  & ((\my_processor|WM_bypass_data[17]~35_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[17]~52_combout ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.datac(\my_processor|alu_B[17]~52_combout ),
	.datad(\my_processor|WM_bypass_data[17]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[17]~53 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_B[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc1~combout  = (\my_processor|alu_B[17]~53_combout  & (\my_processor|alu_A[17]~28_combout  & \my_processor|aluer|subtraction|eba_2|orc0~combout )) # (!\my_processor|alu_B[17]~53_combout  & 
// ((\my_processor|alu_A[17]~28_combout ) # (\my_processor|aluer|subtraction|eba_2|orc0~combout )))

	.dataa(\my_processor|alu_B[17]~53_combout ),
	.datab(\my_processor|alu_A[17]~28_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc1 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_2|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc2~combout  = (\my_processor|alu_A[18]~26_combout  & ((\my_processor|aluer|subtraction|eba_2|orc1~combout ) # (!\my_processor|alu_B[18]~31_combout ))) # (!\my_processor|alu_A[18]~26_combout  & 
// (!\my_processor|alu_B[18]~31_combout  & \my_processor|aluer|subtraction|eba_2|orc1~combout ))

	.dataa(\my_processor|alu_A[18]~26_combout ),
	.datab(\my_processor|alu_B[18]~31_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc2 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_2|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc3~combout  = (\my_processor|alu_B[19]~55_combout  & (\my_processor|alu_A[19]~24_combout  & \my_processor|aluer|subtraction|eba_2|orc2~combout )) # (!\my_processor|alu_B[19]~55_combout  & 
// ((\my_processor|alu_A[19]~24_combout ) # (\my_processor|aluer|subtraction|eba_2|orc2~combout )))

	.dataa(\my_processor|alu_B[19]~55_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[19]~24_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc3 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_2|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc4~combout  = (\my_processor|alu_B[20]~29_combout  & (\my_processor|alu_A[20]~22_combout  & \my_processor|aluer|subtraction|eba_2|orc3~combout )) # (!\my_processor|alu_B[20]~29_combout  & 
// ((\my_processor|alu_A[20]~22_combout ) # (\my_processor|aluer|subtraction|eba_2|orc3~combout )))

	.dataa(\my_processor|alu_B[20]~29_combout ),
	.datab(\my_processor|alu_A[20]~22_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc4 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_2|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum5~combout  = \my_processor|alu_B[21]~57_combout  $ (\my_processor|alu_A[21]~20_combout  $ (\my_processor|aluer|subtraction|eba_2|orc4~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[21]~57_combout ),
	.datac(\my_processor|alu_A[21]~20_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum5 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum5~combout  = \my_processor|alu_B[21]~57_combout  $ (\my_processor|alu_A[21]~20_combout  $ (((\my_processor|aluer|addition|eba_2|orc4~2_combout ) # (\my_processor|aluer|addition|eba_2|orc4~3_combout ))))

	.dataa(\my_processor|alu_B[21]~57_combout ),
	.datab(\my_processor|alu_A[21]~20_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc4~2_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc4~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum5 .lut_mask = 16'h9996;
defparam \my_processor|aluer|addition|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|addition|eba_2|xor_sum5~combout  & !\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.datac(\my_processor|aluer|addition|eba_2|xor_sum5~combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 .lut_mask = 16'hAA72;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  & ((\my_processor|alu_A[21]~20_combout ) # ((\my_processor|alu_B[21]~57_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  & (\my_processor|alu_A[21]~20_combout  & (\my_processor|alu_B[21]~57_combout  & \my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ),
	.datab(\my_processor|alu_A[21]~20_combout ),
	.datac(\my_processor|alu_B[21]~57_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 .lut_mask = 16'hE8AA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33 .lut_mask = 16'hCACA;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44_combout  = (!\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44 .lut_mask = 16'h0E02;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44_combout ) # ((\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & 
// \my_processor|alu_A[31]~66_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~32_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 .lut_mask = 16'hEE50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 .lut_mask = 16'hCFA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N5
dffeas \my_processor|xm1|XMoutput|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N29
dffeas \my_processor|mw1|MWout|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[21]~42 (
// Equation(s):
// \my_processor|WM_bypass_data[21]~42_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe21|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe21|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe21|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe21|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[21]~42 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[21]~43 (
// Equation(s):
// \my_processor|WM_bypass_data[21]~43_combout  = (\my_processor|WM_bypass_data[21]~42_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe21|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MW_oldPC|dffe21|q~q ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[21]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[21]~43 .lut_mask = 16'hFF88;
defparam \my_processor|WM_bypass_data[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \my_regfile|gen_registers[31].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~25 (
// Equation(s):
// \my_processor|dx1|B_in[21]~25_combout  = (\my_processor|dx1|DXB|dffe14|q~2_combout  & \my_regfile|gen_registers[31].regs|dffe21|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~25 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \my_processor|dx1|DXB|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[21]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \my_processor|PC_calculated[21]~67 (
// Equation(s):
// \my_processor|PC_calculated[21]~67_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe21|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXIR|dffe21|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe21|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~67 .lut_mask = 16'hEE30;
defparam \my_processor|PC_calculated[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \my_processor|PC_calculated[21]~68 (
// Equation(s):
// \my_processor|PC_calculated[21]~68_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[21]~67_combout  & (\my_processor|PCadder_branch|eba_2|xor_sum5~combout )) # (!\my_processor|PC_calculated[21]~67_combout  & 
// ((\my_processor|dx1|FDPC|dffe21|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[21]~67_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum5~combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|FDPC|dffe21|q~q ),
	.datad(\my_processor|PC_calculated[21]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~68 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \my_processor|PC_calculated[21]~69 (
// Equation(s):
// \my_processor|PC_calculated[21]~69_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|xor_sum5~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[21]~68_combout )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_2|xor_sum5~combout ),
	.datad(\my_processor|PC_calculated[21]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~69 .lut_mask = 16'hF5A0;
defparam \my_processor|PC_calculated[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \my_processor|PC|dffe21|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[21]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \my_processor|PC_in_FD[21]~21 (
// Equation(s):
// \my_processor|PC_in_FD[21]~21_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe21|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[21]~21 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \my_processor|PC_FD1|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[21]~21 (
// Equation(s):
// \my_processor|dx1|PC_in[21]~21_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_processor|PC_FD1|dffe21|q~q  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC_FD1|dffe21|q~q ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[21]~21 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \my_processor|dx1|FDPC|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc5~0_combout  = (\my_processor|dx1|FDPC|dffe21|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe20|q~q  & \my_processor|PCadder_branch|eba_2|orc3~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe21|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe20|q~q ) # (\my_processor|PCadder_branch|eba_2|orc3~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe21|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc5~0 .lut_mask = 16'hF8E0;
defparam \my_processor|PCadder_branch|eba_2|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc6~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe22|q~q ) # (\my_processor|PCadder_branch|eba_2|orc5~0_combout ))) # (!\my_processor|dx1|DXIR|dffe16|q~q  & 
// (\my_processor|dx1|FDPC|dffe22|q~q  & \my_processor|PCadder_branch|eba_2|orc5~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc6~0 .lut_mask = 16'hFCC0;
defparam \my_processor|PCadder_branch|eba_2|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc0~0_combout  = (\my_processor|dx1|FDPC|dffe24|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe23|q~q  & \my_processor|PCadder_branch|eba_2|orc6~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe24|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe23|q~q ) # (\my_processor|PCadder_branch|eba_2|orc6~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe24|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datac(\my_processor|PCadder_branch|eba_2|orc6~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc0~0 .lut_mask = 16'hFE80;
defparam \my_processor|PCadder_branch|eba_3|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum1~0_combout  = \my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|dx1|FDPC|dffe25|q~q  $ (\my_processor|PCadder_branch|eba_3|orc0~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum1~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_3|xor_sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \my_processor|dx1|target_in[25]~3 (
// Equation(s):
// \my_processor|dx1|target_in[25]~3_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe25|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|FD_IR1|dffe25|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|target_in[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|target_in[25]~3 .lut_mask = 16'h0040;
defparam \my_processor|dx1|target_in[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N27
dffeas \my_processor|dx1|DXtarget|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|target_in[25]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXtarget|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXtarget|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXtarget|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \my_processor|PC_calculated[25]~80 (
// Equation(s):
// \my_processor|PC_calculated[25]~80_combout  = (\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|dx1|DXB|dffe25|q~q ) # (\my_processor|flush~4_combout )))) # (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXtarget|dffe25|q~q  & 
// ((!\my_processor|flush~4_combout ))))

	.dataa(\my_processor|dx1|DXtarget|dffe25|q~q ),
	.datab(\my_processor|dx1|DXB|dffe25|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~80 .lut_mask = 16'hF0CA;
defparam \my_processor|PC_calculated[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \my_processor|PC_calculated[25]~81 (
// Equation(s):
// \my_processor|PC_calculated[25]~81_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[25]~80_combout  & ((\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ))) # (!\my_processor|PC_calculated[25]~80_combout  & 
// (\my_processor|dx1|FDPC|dffe25|q~q )))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[25]~80_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ),
	.datad(\my_processor|PC_calculated[25]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~81 .lut_mask = 16'hF388;
defparam \my_processor|PC_calculated[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N28
cycloneive_lcell_comb \my_processor|PC_calculated[25]~82 (
// Equation(s):
// \my_processor|PC_calculated[25]~82_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_3|xor_sum1~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[25]~81_combout )))

	.dataa(\my_processor|PCadder|eba_3|xor_sum1~combout ),
	.datab(gnd),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[25]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~82 .lut_mask = 16'hAFA0;
defparam \my_processor|PC_calculated[25]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N29
dffeas \my_processor|PC|dffe25|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \my_processor|PC_in_FD[25]~25 (
// Equation(s):
// \my_processor|PC_in_FD[25]~25_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe25|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe25|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[25]~25 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N1
dffeas \my_processor|PC_FD1|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N16
cycloneive_lcell_comb \my_processor|dx1|PC_in[25]~25 (
// Equation(s):
// \my_processor|dx1|PC_in[25]~25_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe25|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe25|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[25]~25 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N17
dffeas \my_processor|dx1|FDPC|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N2
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe25|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe25|q~feeder_combout  = \my_processor|dx1|FDPC|dffe25|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe25|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe25|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe25|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N3
dffeas \my_processor|xm1|xmoldp|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe25|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N22
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe25|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe25|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe25|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe25|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe25|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe25|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N23
dffeas \my_processor|mw1|MW_oldPC|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe25|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y32_N31
dffeas \my_processor|mw1|MWmem|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y32_N5
dffeas \my_processor|mw1|MWout|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[25]~50 (
// Equation(s):
// \my_processor|WM_bypass_data[25]~50_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe25|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe25|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe25|q~q ),
	.datac(\my_processor|mw1|MWout|dffe25|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[25]~50 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N30
cycloneive_lcell_comb \my_processor|WM_bypass_data[25]~51 (
// Equation(s):
// \my_processor|WM_bypass_data[25]~51_combout  = (\my_processor|WM_bypass_data[25]~50_combout ) # ((\my_processor|mw1|MW_oldPC|dffe25|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe25|q~q ),
	.datab(\my_processor|WM_bypass_data[25]~50_combout ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[25]~51 .lut_mask = 16'hEECC;
defparam \my_processor|WM_bypass_data[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \my_processor|dx1|A_in[25]~5 (
// Equation(s):
// \my_processor|dx1|A_in[25]~5_combout  = (\my_regfile|gen_registers[31].regs|dffe25|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[25]~5 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N27
dffeas \my_processor|dx1|DXA|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[25]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N0
cycloneive_lcell_comb \my_processor|alu_A[25]~11 (
// Equation(s):
// \my_processor|alu_A[25]~11_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe25|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe25|q~q ))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|dx1|DXA|dffe25|q~q ),
	.datad(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~11 .lut_mask = 16'h3210;
defparam \my_processor|alu_A[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N30
cycloneive_lcell_comb \my_processor|alu_A[25]~12 (
// Equation(s):
// \my_processor|alu_A[25]~12_combout  = (\my_processor|alu_A[25]~11_combout ) # ((\my_processor|WM_bypass_data[25]~51_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[25]~51_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[25]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~12 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[25]~12_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout )))

	.dataa(\my_processor|alu_A[25]~12_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 .lut_mask = 16'hBB88;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48_combout  = (!\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~48_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc1~0_combout  = (\my_processor|alu_A[17]~28_combout  & ((\my_processor|aluer|and_func|gen1[16].and_func~combout ) # ((\my_processor|alu_B[17]~53_combout ) # (\my_processor|aluer|addition|eba_2|orc0~0_combout )))) # 
// (!\my_processor|alu_A[17]~28_combout  & (\my_processor|alu_B[17]~53_combout  & ((\my_processor|aluer|and_func|gen1[16].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc0~0_combout ))))

	.dataa(\my_processor|alu_A[17]~28_combout ),
	.datab(\my_processor|aluer|and_func|gen1[16].and_func~combout ),
	.datac(\my_processor|alu_B[17]~53_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc1~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_2|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum2~combout  = \my_processor|alu_B[18]~31_combout  $ (\my_processor|alu_A[18]~26_combout  $ (\my_processor|aluer|addition|eba_2|orc1~0_combout ))

	.dataa(\my_processor|alu_B[18]~31_combout ),
	.datab(\my_processor|alu_A[18]~26_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum2 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum2~combout  = \my_processor|alu_B[18]~31_combout  $ (\my_processor|alu_A[18]~26_combout  $ (\my_processor|aluer|subtraction|eba_2|orc1~combout ))

	.dataa(\my_processor|alu_B[18]~31_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[18]~26_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum2 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum2~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_2|xor_sum2~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout  = (\my_processor|alu_B[18]~31_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ) # ((\my_processor|alu_A[18]~26_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[18]~31_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout  & ((\my_processor|alu_A[18]~26_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[18]~31_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ),
	.datac(\my_processor|alu_A[18]~26_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 .lut_mask = 16'hE8CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N9
dffeas \my_processor|xm1|XMoutput|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \my_processor|alu_A[18]~25 (
// Equation(s):
// \my_processor|alu_A[18]~25_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe18|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe18|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe18|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~25 .lut_mask = 16'h00CA;
defparam \my_processor|alu_A[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \my_processor|alu_A[18]~26 (
// Equation(s):
// \my_processor|alu_A[18]~26_combout  = (\my_processor|alu_A[18]~25_combout ) # ((\my_processor|WM_bypass_data[18]~37_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|alu_A[18]~25_combout ),
	.datab(\my_processor|WM_bypass_data[18]~37_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~26 .lut_mask = 16'hEEAA;
defparam \my_processor|alu_A[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[2]~58_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[18]~26_combout ))

	.dataa(\my_processor|alu_A[18]~26_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[2]~58_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[10]~42_combout  & (!\my_processor|dx1|DXIR|dffe11|q~q ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ))))

	.dataa(\my_processor|alu_A[10]~42_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16 .lut_mask = 16'h3B08;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~16_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 .lut_mask = 16'h7430;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35 .lut_mask = 16'hAACC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46_combout  = (!\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~17_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~46_combout ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47 .lut_mask = 16'hFCCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34 .lut_mask = 16'hAACC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~49_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~35_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 .lut_mask = 16'hCFA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[18].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[18].and_func~combout  = (\my_processor|alu_B[18]~31_combout  & ((\my_processor|alu_A[18]~25_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[18]~37_combout ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|WM_bypass_data[18]~37_combout ),
	.datac(\my_processor|alu_A[18]~25_combout ),
	.datad(\my_processor|alu_B[18]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[18].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[18].and_func .lut_mask = 16'hF800;
defparam \my_processor|aluer|and_func|gen1[18].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc2~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc2~0_combout  = (\my_processor|aluer|addition|eba_2|orc1~0_combout  & ((\my_processor|alu_B[18]~31_combout ) # (\my_processor|alu_A[18]~26_combout )))

	.dataa(\my_processor|alu_B[18]~31_combout ),
	.datab(\my_processor|alu_A[18]~26_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc2~0 .lut_mask = 16'hE0E0;
defparam \my_processor|aluer|addition|eba_2|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum3~combout  = \my_processor|alu_B[19]~55_combout  $ (\my_processor|alu_A[19]~24_combout  $ (((\my_processor|aluer|and_func|gen1[18].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc2~0_combout ))))

	.dataa(\my_processor|alu_B[19]~55_combout ),
	.datab(\my_processor|alu_A[19]~24_combout ),
	.datac(\my_processor|aluer|and_func|gen1[18].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum3 .lut_mask = 16'h9996;
defparam \my_processor|aluer|addition|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum3~combout  = \my_processor|alu_B[19]~55_combout  $ (\my_processor|aluer|subtraction|eba_2|orc2~combout  $ (\my_processor|alu_A[19]~24_combout ))

	.dataa(\my_processor|alu_B[19]~55_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.datad(\my_processor|alu_A[19]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum3 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_2|xor_sum3~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum3~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|addition|eba_2|xor_sum3~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 .lut_mask = 16'hC2CE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout  = (\my_processor|alu_B[19]~55_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ) # ((\my_processor|alu_A[19]~24_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[19]~55_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout  & ((\my_processor|alu_A[19]~24_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[19]~55_combout ),
	.datab(\my_processor|alu_A[19]~24_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 .lut_mask = 16'hE8F0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N21
dffeas \my_processor|xm1|XMoutput|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \my_processor|xm1|xmoldp|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N19
dffeas \my_processor|mw1|MW_oldPC|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N15
dffeas \my_regfile|gen_registers[31].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~24 (
// Equation(s):
// \my_processor|dx1|B_in[19]~24_combout  = (\my_regfile|gen_registers[31].regs|dffe19|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~24 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \my_processor|dx1|DXB|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[19]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \my_processor|xm1|b|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \my_processor|data[19]~19 (
// Equation(s):
// \my_processor|data[19]~19_combout  = (\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|WM_bypass_data[19]~39_combout )) # (!\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|b|dffe19|q~q ))))) # 
// (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (((\my_processor|xm1|b|dffe19|q~q ))))

	.dataa(\my_processor|WM_bypass_data[19]~39_combout ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe19|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~19 .lut_mask = 16'hB8F0;
defparam \my_processor|data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~19_combout ,\my_processor|data[18]~18_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007AAAAAA2A96A5AA87AAAAAA1EAAAAA8;
// synopsys translate_on

// Location: FF_X77_Y33_N17
dffeas \my_processor|mw1|MWmem|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N25
dffeas \my_processor|mw1|MWout|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[19]~38 (
// Equation(s):
// \my_processor|WM_bypass_data[19]~38_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe19|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe19|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe19|q~q ),
	.datac(\my_processor|mw1|MWout|dffe19|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[19]~38 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[19]~39 (
// Equation(s):
// \my_processor|WM_bypass_data[19]~39_combout  = (\my_processor|WM_bypass_data[19]~38_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe19|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe19|q~q ),
	.datad(\my_processor|WM_bypass_data[19]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[19]~39 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \my_processor|alu_B[19]~54 (
// Equation(s):
// \my_processor|alu_B[19]~54_combout  = (\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[8]~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )) # 
// (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXB|dffe19|q~q )))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXB|dffe19|q~q ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[19]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[19]~54 .lut_mask = 16'hEE30;
defparam \my_processor|alu_B[19]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \my_processor|alu_B[19]~55 (
// Equation(s):
// \my_processor|alu_B[19]~55_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|alu_B[19]~54_combout  & (\my_processor|xm1|XMoutput|dffe19|q~q )) # (!\my_processor|alu_B[19]~54_combout  & ((\my_processor|WM_bypass_data[19]~39_combout ))))) # 
// (!\my_processor|alu_B[8]~3_combout  & (((\my_processor|alu_B[19]~54_combout ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.datac(\my_processor|WM_bypass_data[19]~39_combout ),
	.datad(\my_processor|alu_B[19]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[19]~55 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_B[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc3~0_combout  = (\my_processor|alu_A[19]~24_combout  & ((\my_processor|alu_B[19]~55_combout ) # ((\my_processor|aluer|and_func|gen1[18].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc2~0_combout )))) # 
// (!\my_processor|alu_A[19]~24_combout  & (\my_processor|alu_B[19]~55_combout  & ((\my_processor|aluer|and_func|gen1[18].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc2~0_combout ))))

	.dataa(\my_processor|alu_A[19]~24_combout ),
	.datab(\my_processor|alu_B[19]~55_combout ),
	.datac(\my_processor|aluer|and_func|gen1[18].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc3~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_2|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum4~combout  = \my_processor|alu_B[20]~29_combout  $ (\my_processor|alu_A[20]~22_combout  $ (\my_processor|aluer|addition|eba_2|orc3~0_combout ))

	.dataa(\my_processor|alu_B[20]~29_combout ),
	.datab(\my_processor|alu_A[20]~22_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum4 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_2|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum4~combout  = \my_processor|alu_B[20]~29_combout  $ (\my_processor|alu_A[20]~22_combout  $ (\my_processor|aluer|subtraction|eba_2|orc3~combout ))

	.dataa(\my_processor|alu_B[20]~29_combout ),
	.datab(\my_processor|alu_A[20]~22_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum4 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum4~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_2|xor_sum4~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout  & ((\my_processor|alu_A[20]~22_combout ) # ((\my_processor|alu_B[20]~29_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout  & (\my_processor|alu_A[20]~22_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_B[20]~29_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ),
	.datab(\my_processor|alu_A[20]~22_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[20]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~33_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N15
dffeas \my_processor|xm1|XMoutput|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N1
dffeas \my_processor|mw1|MWout|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N19
dffeas \my_processor|mw1|MWmem|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[20]~40 (
// Equation(s):
// \my_processor|WM_bypass_data[20]~40_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe20|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe20|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe20|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[20]~40 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[20]~41 (
// Equation(s):
// \my_processor|WM_bypass_data[20]~41_combout  = (\my_processor|WM_bypass_data[20]~40_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe20|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe20|q~q ),
	.datad(\my_processor|WM_bypass_data[20]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[20]~41 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N20
cycloneive_lcell_comb \my_processor|alu_A[20]~22 (
// Equation(s):
// \my_processor|alu_A[20]~22_combout  = (\my_processor|alu_A[20]~21_combout ) # ((\my_processor|WM_bypass_data[20]~41_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[20]~41_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[20]~21_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~22 .lut_mask = 16'hFAF0;
defparam \my_processor|alu_A[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[4]~54_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[20]~22_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~54_combout ),
	.datad(\my_processor|alu_A[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((\my_processor|alu_A[12]~38_combout  & !\my_processor|dx1|DXIR|dffe11|q~q )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 .lut_mask = 16'h44E4;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26 .lut_mask = 16'hAACC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout  & !\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~34_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 .lut_mask = 16'hAAD8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[29]~4_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[27]~8_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30 .lut_mask = 16'hA820;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30_combout ) # ((!\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & 
// \my_processor|alu_A[31]~66_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31 .lut_mask = 16'hF4F4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout )) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  & (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 .lut_mask = 16'hE6A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum2~combout  = \my_processor|alu_B[26]~23_combout  $ (\my_processor|alu_A[26]~10_combout  $ (\my_processor|aluer|subtraction|eba_3|orc1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[26]~23_combout ),
	.datac(\my_processor|alu_A[26]~10_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum2~combout  = \my_processor|alu_B[26]~23_combout  $ (\my_processor|alu_A[26]~10_combout  $ (\my_processor|aluer|addition|eba_3|orc1~0_combout ))

	.dataa(\my_processor|alu_B[26]~23_combout ),
	.datab(\my_processor|alu_A[26]~10_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum2 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum2~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_3|xor_sum2~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[26]~10_combout  & ((\my_processor|alu_B[26]~23_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ))) # (!\my_processor|alu_A[26]~10_combout  & (\my_processor|alu_B[26]~23_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[26]~10_combout ),
	.datac(\my_processor|alu_B[26]~23_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N1
dffeas \my_processor|xm1|XMoutput|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N0
cycloneive_lcell_comb \my_processor|dx1|A_in[26]~4 (
// Equation(s):
// \my_processor|dx1|A_in[26]~4_combout  = (\my_regfile|gen_registers[31].regs|dffe26|q~q  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[26]~4 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N1
dffeas \my_processor|dx1|DXA|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[26]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N10
cycloneive_lcell_comb \my_processor|alu_A[26]~9 (
// Equation(s):
// \my_processor|alu_A[26]~9_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe26|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe26|q~q )))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|dx1|DXA|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~9 .lut_mask = 16'h0D08;
defparam \my_processor|alu_A[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N8
cycloneive_lcell_comb \my_processor|alu_A[26]~10 (
// Equation(s):
// \my_processor|alu_A[26]~10_combout  = (\my_processor|alu_A[26]~9_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[26]~53_combout ))

	.dataa(\my_processor|alu_A[26]~9_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[26]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~10 .lut_mask = 16'hFAAA;
defparam \my_processor|alu_A[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[26]~10_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[18]~26_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[26]~10_combout ),
	.datac(\my_processor|alu_A[18]~26_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 .lut_mask = 16'h00D8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~66_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[22]~18_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[22]~18_combout ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 .lut_mask = 16'hA820;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 .lut_mask = 16'hCFCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// !\my_processor|dx1|DXIR|dffe8|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164 .lut_mask = 16'h0002;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|alu_A[14]~34_combout ) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (\my_processor|alu_A[30]~2_combout  & 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ))))

	.dataa(\my_processor|alu_A[30]~2_combout ),
	.datab(\my_processor|alu_A[14]~34_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21 .lut_mask = 16'hCAF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout  & (((!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & 
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~14_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~21_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[7]~48_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[23]~16_combout )))))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 .lut_mask = 16'hB080;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[15]~32_combout  & 
// \my_processor|dx1|DXIR|dffe11|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[15]~32_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 .lut_mask = 16'hFF40;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161 .lut_mask = 16'h5404;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162_combout  = (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161_combout ) # ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~161_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162 .lut_mask = 16'h00F8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163_combout  = (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162_combout ) # 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout  & \my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~162_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163 .lut_mask = 16'h3230;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163_combout ) # ((\my_processor|alu_A[31]~66_combout  & 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164_combout ) # (\my_processor|alu_op[0]~0_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~164_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_A[31]~66_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165 .lut_mask = 16'hFFE0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc5~0_combout  = (\my_processor|alu_B[29]~65_combout  & ((\my_processor|alu_A[29]~4_combout ) # ((\my_processor|aluer|addition|eba_3|orc4~3_combout ) # (\my_processor|aluer|addition|eba_3|orc4~2_combout )))) # 
// (!\my_processor|alu_B[29]~65_combout  & (\my_processor|alu_A[29]~4_combout  & ((\my_processor|aluer|addition|eba_3|orc4~3_combout ) # (\my_processor|aluer|addition|eba_3|orc4~2_combout ))))

	.dataa(\my_processor|alu_B[29]~65_combout ),
	.datab(\my_processor|alu_A[29]~4_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc4~3_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc4~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc5~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_3|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc6~0_combout  = (\my_processor|alu_B[30]~19_combout  & ((\my_processor|alu_A[30]~2_combout ) # (\my_processor|aluer|addition|eba_3|orc5~0_combout ))) # (!\my_processor|alu_B[30]~19_combout  & 
// (\my_processor|alu_A[30]~2_combout  & \my_processor|aluer|addition|eba_3|orc5~0_combout ))

	.dataa(\my_processor|alu_B[30]~19_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[30]~2_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc6~0 .lut_mask = 16'hFAA0;
defparam \my_processor|aluer|addition|eba_3|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N2
cycloneive_lcell_comb \my_processor|alu_B[31]~66 (
// Equation(s):
// \my_processor|alu_B[31]~66_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout ) # ((\my_processor|dx1|DXIR|dffe16|q~q )))) # (!\my_processor|alu_B[8]~0_combout  & (!\my_processor|alu_B[8]~3_combout  & 
// ((\my_processor|dx1|DXB|dffe31|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|alu_B[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|dx1|DXB|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[31]~66 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N26
cycloneive_lcell_comb \my_processor|alu_B[31]~67 (
// Equation(s):
// \my_processor|alu_B[31]~67_combout  = (\my_processor|alu_B[31]~66_combout  & (((\my_processor|xm1|XMoutput|dffe31|q~q ) # (!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[31]~66_combout  & (\my_processor|WM_bypass_data[31]~63_combout  & 
// ((\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|alu_B[31]~66_combout ),
	.datab(\my_processor|WM_bypass_data[31]~63_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[31]~67 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_B[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum7~combout  = \my_processor|alu_A[31]~66_combout  $ (\my_processor|aluer|addition|eba_3|orc6~0_combout  $ (\my_processor|alu_B[31]~67_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc6~0_combout ),
	.datad(\my_processor|alu_B[31]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum7 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_3|xor_sum7~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 .lut_mask = 16'hA7A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[31]~66_combout  & 
// ((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ) # (\my_processor|alu_B[31]~67_combout ))) # (!\my_processor|alu_A[31]~66_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout  & \my_processor|alu_B[31]~67_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ),
	.datad(\my_processor|alu_B[31]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166_combout  = (\my_processor|alu_op[2]~2_combout  & (!\my_processor|alu_op[1]~1_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165_combout ))) # 
// (!\my_processor|alu_op[2]~2_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~165_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ),
	.datad(\my_processor|alu_op[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166 .lut_mask = 16'h44F0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166_combout  & (((\my_processor|dx1|DXcontrol|dffe17|q~q ) # (!\my_processor|dx1|DXIR|dffe6|q~q )) # 
// (!\my_processor|dx1|DXcontrol|dffe0|q~q )))

	.dataa(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167 .lut_mask = 16'hDF00;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N1
dffeas \my_processor|xm1|XMoutput|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~167_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N30
cycloneive_lcell_comb \my_processor|dx1|A_in[31]~30 (
// Equation(s):
// \my_processor|dx1|A_in[31]~30_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe31|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[31]~30 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N31
dffeas \my_processor|dx1|DXA|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[31]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N16
cycloneive_lcell_comb \my_processor|alu_A[31]~65 (
// Equation(s):
// \my_processor|alu_A[31]~65_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe31|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe31|q~q )))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datac(\my_processor|dx1|DXA|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~65 .lut_mask = 16'h00D8;
defparam \my_processor|alu_A[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~65_combout ) # ((\my_processor|WM_bypass_data[31]~63_combout  & \my_processor|alu_A[31]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[31]~65_combout ),
	.datac(\my_processor|WM_bypass_data[31]~63_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 .lut_mask = 16'hA888;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 .lut_mask = 16'hFCB8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[23]~16_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[15]~32_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[23]~16_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[15]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout  & \my_processor|dx1|DXIR|dffe9|q~q ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61 .lut_mask = 16'h00EA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[25]~12_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[17]~28_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[17]~28_combout ),
	.datad(\my_processor|alu_A[25]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[29]~4_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[13]~36_combout ))

	.dataa(\my_processor|alu_A[13]~36_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~66_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[21]~20_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[21]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 .lut_mask = 16'h8A80;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout  & 
// !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 .lut_mask = 16'hFF0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 .lut_mask = 16'hFDA8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61_combout )))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~61_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62 .lut_mask = 16'hFDA8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc1~combout  = (\my_processor|alu_B[1]~7_combout  & (\my_processor|alu_A[1]~61_combout  & ((\my_processor|alu_A[0]~64_combout ) # (!\my_processor|alu_B[0]~5_combout )))) # (!\my_processor|alu_B[1]~7_combout  & 
// (((\my_processor|alu_A[0]~64_combout ) # (\my_processor|alu_A[1]~61_combout )) # (!\my_processor|alu_B[0]~5_combout )))

	.dataa(\my_processor|alu_B[0]~5_combout ),
	.datab(\my_processor|alu_B[1]~7_combout ),
	.datac(\my_processor|alu_A[0]~64_combout ),
	.datad(\my_processor|alu_A[1]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc1 .lut_mask = 16'hF731;
defparam \my_processor|aluer|subtraction|eba_0|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc2~combout  = (\my_processor|alu_B[2]~9_combout  & (\my_processor|alu_A[2]~58_combout  & \my_processor|aluer|subtraction|eba_0|orc1~combout )) # (!\my_processor|alu_B[2]~9_combout  & 
// ((\my_processor|alu_A[2]~58_combout ) # (\my_processor|aluer|subtraction|eba_0|orc1~combout )))

	.dataa(\my_processor|alu_B[2]~9_combout ),
	.datab(\my_processor|alu_A[2]~58_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc2 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_0|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc3~combout  = (\my_processor|alu_A[3]~56_combout  & ((\my_processor|aluer|subtraction|eba_0|orc2~combout ) # (!\my_processor|alu_B[3]~11_combout ))) # (!\my_processor|alu_A[3]~56_combout  & 
// (!\my_processor|alu_B[3]~11_combout  & \my_processor|aluer|subtraction|eba_0|orc2~combout ))

	.dataa(\my_processor|alu_A[3]~56_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[3]~11_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc3 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_0|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc4~combout  = (\my_processor|alu_B[4]~13_combout  & (\my_processor|aluer|subtraction|eba_0|orc3~combout  & \my_processor|alu_A[4]~54_combout )) # (!\my_processor|alu_B[4]~13_combout  & 
// ((\my_processor|aluer|subtraction|eba_0|orc3~combout ) # (\my_processor|alu_A[4]~54_combout )))

	.dataa(\my_processor|alu_B[4]~13_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.datad(\my_processor|alu_A[4]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc4 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_0|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc5~combout  = (\my_processor|alu_B[5]~17_combout  & (\my_processor|alu_A[5]~52_combout  & \my_processor|aluer|subtraction|eba_0|orc4~combout )) # (!\my_processor|alu_B[5]~17_combout  & 
// ((\my_processor|alu_A[5]~52_combout ) # (\my_processor|aluer|subtraction|eba_0|orc4~combout )))

	.dataa(\my_processor|alu_B[5]~17_combout ),
	.datab(\my_processor|alu_A[5]~52_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc5 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_0|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc6~combout  = (\my_processor|alu_A[6]~50_combout  & ((\my_processor|aluer|subtraction|eba_0|orc5~combout ) # (!\my_processor|alu_B[6]~15_combout ))) # (!\my_processor|alu_A[6]~50_combout  & 
// (!\my_processor|alu_B[6]~15_combout  & \my_processor|aluer|subtraction|eba_0|orc5~combout ))

	.dataa(\my_processor|alu_A[6]~50_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[6]~15_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc6 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_0|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc7~combout  = (\my_processor|alu_A[7]~48_combout  & ((\my_processor|aluer|subtraction|eba_0|orc6~combout ) # (!\my_processor|alu_B[7]~47_combout ))) # (!\my_processor|alu_A[7]~48_combout  & 
// (!\my_processor|alu_B[7]~47_combout  & \my_processor|aluer|subtraction|eba_0|orc6~combout ))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|alu_B[7]~47_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc7 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_0|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc0~combout  = (\my_processor|alu_A[8]~46_combout  & ((\my_processor|aluer|subtraction|eba_0|orc7~combout ) # (!\my_processor|alu_B[8]~45_combout ))) # (!\my_processor|alu_A[8]~46_combout  & 
// (!\my_processor|alu_B[8]~45_combout  & \my_processor|aluer|subtraction|eba_0|orc7~combout ))

	.dataa(\my_processor|alu_A[8]~46_combout ),
	.datab(\my_processor|alu_B[8]~45_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc0 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_1|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc1~combout  = (\my_processor|alu_A[9]~44_combout  & ((\my_processor|aluer|subtraction|eba_1|orc0~combout ) # (!\my_processor|alu_B[9]~49_combout ))) # (!\my_processor|alu_A[9]~44_combout  & 
// (!\my_processor|alu_B[9]~49_combout  & \my_processor|aluer|subtraction|eba_1|orc0~combout ))

	.dataa(\my_processor|alu_A[9]~44_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[9]~49_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc1 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_1|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc2~combout  = (\my_processor|alu_B[10]~43_combout  & (\my_processor|alu_A[10]~42_combout  & \my_processor|aluer|subtraction|eba_1|orc1~combout )) # (!\my_processor|alu_B[10]~43_combout  & 
// ((\my_processor|alu_A[10]~42_combout ) # (\my_processor|aluer|subtraction|eba_1|orc1~combout )))

	.dataa(\my_processor|alu_B[10]~43_combout ),
	.datab(\my_processor|alu_A[10]~42_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc2 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_1|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc3~combout  = (\my_processor|alu_A[11]~40_combout  & ((\my_processor|aluer|subtraction|eba_1|orc2~combout ) # (!\my_processor|alu_B[11]~41_combout ))) # (!\my_processor|alu_A[11]~40_combout  & 
// (!\my_processor|alu_B[11]~41_combout  & \my_processor|aluer|subtraction|eba_1|orc2~combout ))

	.dataa(\my_processor|alu_A[11]~40_combout ),
	.datab(\my_processor|alu_B[11]~41_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc3 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_1|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum4~combout  = \my_processor|alu_B[12]~39_combout  $ (\my_processor|alu_A[12]~38_combout  $ (\my_processor|aluer|subtraction|eba_1|orc3~combout ))

	.dataa(\my_processor|alu_B[12]~39_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum4~combout  = \my_processor|alu_B[12]~39_combout  $ (\my_processor|alu_A[12]~38_combout  $ (\my_processor|aluer|addition|eba_1|orc3~1_combout ))

	.dataa(\my_processor|alu_B[12]~39_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc3~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum4~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum4~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout  & ((\my_processor|alu_A[12]~38_combout ) # 
// (\my_processor|alu_B[12]~39_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout  & (\my_processor|alu_A[12]~38_combout  & \my_processor|alu_B[12]~39_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|alu_B[12]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 .lut_mask = 16'hECC4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \my_processor|xm1|XMoutput|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \my_processor|alu_B[12]~39 (
// Equation(s):
// \my_processor|alu_B[12]~39_combout  = (\my_processor|alu_B[12]~38_combout  & ((\my_processor|xm1|XMoutput|dffe12|q~q ) # ((!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[12]~38_combout  & (((\my_processor|alu_B[8]~0_combout  & 
// \my_processor|dx1|DXIR|dffe12|q~q ))))

	.dataa(\my_processor|alu_B[12]~38_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[12]~39 .lut_mask = 16'hDA8A;
defparam \my_processor|alu_B[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor5~2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor5~2_combout  = \my_processor|alu_B[13]~37_combout  $ (((\my_processor|alu_A[13]~35_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[13]~27_combout ))))

	.dataa(\my_processor|alu_B[13]~37_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|alu_A[13]~35_combout ),
	.datad(\my_processor|WM_bypass_data[13]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor5~2 .lut_mask = 16'h565A;
defparam \my_processor|aluer|subtraction|eba_1|xor5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum5~combout  = \my_processor|aluer|subtraction|eba_1|xor5~2_combout  $ (((\my_processor|alu_B[12]~39_combout  & (\my_processor|aluer|subtraction|eba_1|orc3~combout  & \my_processor|alu_A[12]~38_combout )) # 
// (!\my_processor|alu_B[12]~39_combout  & ((\my_processor|aluer|subtraction|eba_1|orc3~combout ) # (\my_processor|alu_A[12]~38_combout )))))

	.dataa(\my_processor|alu_B[12]~39_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor5~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum5 .lut_mask = 16'h2BD4;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum5~combout  = \my_processor|aluer|subtraction|eba_1|xor5~2_combout  $ (((\my_processor|alu_B[12]~39_combout  & ((\my_processor|aluer|addition|eba_1|orc3~1_combout ) # (\my_processor|alu_A[12]~38_combout ))) # 
// (!\my_processor|alu_B[12]~39_combout  & (\my_processor|aluer|addition|eba_1|orc3~1_combout  & \my_processor|alu_A[12]~38_combout ))))

	.dataa(\my_processor|alu_B[12]~39_combout ),
	.datab(\my_processor|aluer|addition|eba_1|orc3~1_combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor5~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum5 .lut_mask = 16'h17E8;
defparam \my_processor|aluer|addition|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum5~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum5~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout  & ((\my_processor|alu_A[13]~36_combout ) # ((\my_processor|alu_B[13]~37_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout  & (\my_processor|alu_A[13]~36_combout  & (\my_processor|alu_B[13]~37_combout  & \my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ),
	.datab(\my_processor|alu_A[13]~36_combout ),
	.datac(\my_processor|alu_B[13]~37_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 .lut_mask = 16'hE8AA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~3_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~50_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40 .lut_mask = 16'h0D08;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~62_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~41_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \my_processor|xm1|XMoutput|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \my_processor|dx1|A_in[13]~17 (
// Equation(s):
// \my_processor|dx1|A_in[13]~17_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe13|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.datac(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[13]~17 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N3
dffeas \my_processor|dx1|DXA|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[13]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \my_processor|alu_A[13]~35 (
// Equation(s):
// \my_processor|alu_A[13]~35_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe13|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe13|q~q )))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|dx1|DXA|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~35 .lut_mask = 16'h4540;
defparam \my_processor|alu_A[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \my_processor|alu_A[13]~36 (
// Equation(s):
// \my_processor|alu_A[13]~36_combout  = (\my_processor|alu_A[13]~35_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[13]~27_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[13]~35_combout ),
	.datad(\my_processor|WM_bypass_data[13]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~36 .lut_mask = 16'hFAF0;
defparam \my_processor|alu_A[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[13]~36_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[13]~36_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 .lut_mask = 16'h7520;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~25_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~31_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout  & \my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~29_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~26_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 .lut_mask = 16'hB8CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum3~combout  = \my_processor|alu_B[27]~63_combout  $ (\my_processor|alu_A[27]~8_combout  $ (\my_processor|aluer|subtraction|eba_3|orc2~combout ))

	.dataa(\my_processor|alu_B[27]~63_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum3 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum3~combout  = \my_processor|alu_A[27]~8_combout  $ (\my_processor|alu_B[27]~63_combout  $ (((\my_processor|aluer|addition|eba_3|orc2~3_combout ) # (\my_processor|aluer|addition|eba_3|orc2~2_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc2~3_combout ),
	.datab(\my_processor|alu_A[27]~8_combout ),
	.datac(\my_processor|alu_B[27]~63_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc2~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum3 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_3|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum3~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_3|xor_sum3~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout  = (\my_processor|alu_B[27]~63_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[27]~8_combout )))) # (!\my_processor|alu_B[27]~63_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout  & ((\my_processor|alu_A[27]~8_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[27]~63_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[27]~8_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y32_N19
dffeas \my_processor|xm1|XMoutput|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N23
dffeas \my_processor|mw1|MWout|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \my_processor|mw1|MWmem|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \my_processor|WM_bypass_data[27]~54 (
// Equation(s):
// \my_processor|WM_bypass_data[27]~54_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe27|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe27|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe27|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[27]~54 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N31
dffeas \my_processor|xm1|xmoldp|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N21
dffeas \my_processor|mw1|MW_oldPC|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[27]~55 (
// Equation(s):
// \my_processor|WM_bypass_data[27]~55_combout  = (\my_processor|WM_bypass_data[27]~54_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe27|q~q ))

	.dataa(\my_processor|WM_bypass_data[27]~54_combout ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|mw1|MW_oldPC|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[27]~55 .lut_mask = 16'hEEAA;
defparam \my_processor|WM_bypass_data[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N26
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe27|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe27|q~feeder_combout  = \my_processor|WM_bypass_data[27]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[27]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe27|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe27|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe27|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N27
dffeas \my_regfile|gen_registers[31].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe27|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~28 (
// Equation(s):
// \my_processor|dx1|B_in[27]~28_combout  = (\my_regfile|gen_registers[31].regs|dffe27|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~28 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N5
dffeas \my_processor|dx1|DXB|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[27]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N0
cycloneive_lcell_comb \my_processor|PC_calculated[27]~87 (
// Equation(s):
// \my_processor|PC_calculated[27]~87_combout  = \my_processor|PC|dffe27|q~q  $ (((\my_processor|PC|dffe26|q~q  & \my_processor|PCadder|eba_3|andc1~combout )))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PC|dffe27|q~q ),
	.datad(\my_processor|PCadder|eba_3|andc1~combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~87 .lut_mask = 16'h3CF0;
defparam \my_processor|PC_calculated[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \my_processor|PC_calculated[27]~88 (
// Equation(s):
// \my_processor|PC_calculated[27]~88_combout  = (\my_processor|PC|dffe27|q~5_combout  & (((\my_processor|PC_calculated[27]~87_combout ) # (!\my_processor|PC|dffe27|q~4_combout )))) # (!\my_processor|PC|dffe27|q~5_combout  & (\my_processor|dx1|DXB|dffe27|q~q 
//  & ((\my_processor|PC|dffe27|q~4_combout ))))

	.dataa(\my_processor|PC|dffe27|q~5_combout ),
	.datab(\my_processor|dx1|DXB|dffe27|q~q ),
	.datac(\my_processor|PC_calculated[27]~87_combout ),
	.datad(\my_processor|PC|dffe27|q~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~88 .lut_mask = 16'hE4AA;
defparam \my_processor|PC_calculated[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc2~0_combout  = (\my_processor|dx1|FDPC|dffe26|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe25|q~q  & \my_processor|PCadder_branch|eba_3|orc0~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe26|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe25|q~q ) # (\my_processor|PCadder_branch|eba_3|orc0~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc2~0 .lut_mask = 16'hECC8;
defparam \my_processor|PCadder_branch|eba_3|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \my_processor|PC_calculated[27]~89 (
// Equation(s):
// \my_processor|PC_calculated[27]~89_combout  = \my_processor|dx1|FDPC|dffe27|q~q  $ (((\my_processor|PC_calculated[27]~88_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_3|orc2~0_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datad(\my_processor|PC_calculated[27]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~89 .lut_mask = 16'h96F0;
defparam \my_processor|PC_calculated[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \my_processor|PC_calculated[27]~90 (
// Equation(s):
// \my_processor|PC_calculated[27]~90_combout  = (\my_processor|PC_calculated[27]~86_combout  & ((\my_processor|PC|dffe27|q~4_combout  & (\my_processor|PC_calculated[27]~88_combout )) # (!\my_processor|PC|dffe27|q~4_combout  & 
// ((\my_processor|PC_calculated[27]~89_combout )))))

	.dataa(\my_processor|PC_calculated[27]~88_combout ),
	.datab(\my_processor|PC|dffe27|q~4_combout ),
	.datac(\my_processor|PC_calculated[27]~86_combout ),
	.datad(\my_processor|PC_calculated[27]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~90 .lut_mask = 16'hB080;
defparam \my_processor|PC_calculated[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \my_processor|PC|dffe27|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[27]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[27]~27 (
// Equation(s):
// \my_processor|PC_in_FD[27]~27_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe27|q~q  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|PC|dffe27|q~q ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[27]~27 .lut_mask = 16'h1000;
defparam \my_processor|PC_in_FD[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N17
dffeas \my_processor|PC_FD1|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N18
cycloneive_lcell_comb \my_processor|dx1|PC_in[27]~27 (
// Equation(s):
// \my_processor|dx1|PC_in[27]~27_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|PC_FD1|dffe27|q~q  & (!\my_processor|branch_taken~0_combout  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|PC_FD1|dffe27|q~q ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[27]~27 .lut_mask = 16'h0400;
defparam \my_processor|dx1|PC_in[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N19
dffeas \my_processor|dx1|FDPC|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[28]~28 (
// Equation(s):
// \my_processor|PC_in_FD[28]~28_combout  = (\my_processor|PC|dffe28|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|PC|dffe28|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[28]~28 .lut_mask = 16'h0008;
defparam \my_processor|PC_in_FD[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N19
dffeas \my_processor|PC_FD1|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N28
cycloneive_lcell_comb \my_processor|dx1|PC_in[28]~28 (
// Equation(s):
// \my_processor|dx1|PC_in[28]~28_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|PC_FD1|dffe28|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|PC_FD1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[28]~28 .lut_mask = 16'h0400;
defparam \my_processor|dx1|PC_in[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N29
dffeas \my_processor|dx1|FDPC|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc4~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe27|q~q ) # ((\my_processor|dx1|FDPC|dffe28|q~q ) # (\my_processor|PCadder_branch|eba_3|orc2~0_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe27|q~q  & (\my_processor|dx1|FDPC|dffe28|q~q  & \my_processor|PCadder_branch|eba_3|orc2~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc4~0 .lut_mask = 16'hEAA8;
defparam \my_processor|PCadder_branch|eba_3|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \my_processor|PC_calculated[29]~94 (
// Equation(s):
// \my_processor|PC_calculated[29]~94_combout  = (\my_processor|PC|dffe27|q~5_combout  & ((\my_processor|PC|dffe27|q~4_combout ) # (\my_processor|PCadder_branch|eba_3|orc4~0_combout  $ (\my_processor|dx1|DXIR|dffe16|q~q ))))

	.dataa(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC|dffe27|q~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~94 .lut_mask = 16'hF600;
defparam \my_processor|PC_calculated[29]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N16
cycloneive_lcell_comb \my_processor|PC_calculated[29]~95 (
// Equation(s):
// \my_processor|PC_calculated[29]~95_combout  = (\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC_calculated[29]~94_combout  & ((\my_processor|PC_calculated[29]~93_combout ))) # (!\my_processor|PC_calculated[29]~94_combout  & 
// (\my_processor|dx1|DXB|dffe29|q~q )))) # (!\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC_calculated[29]~94_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe29|q~q ),
	.datab(\my_processor|PC_calculated[29]~93_combout ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[29]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~95 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[29]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N0
cycloneive_lcell_comb \my_processor|PC_calculated[29]~96 (
// Equation(s):
// \my_processor|PC_calculated[29]~96_combout  = (\my_processor|PC_calculated[27]~86_combout  & (\my_processor|PC_calculated[29]~95_combout  $ (((\my_processor|dx1|FDPC|dffe29|q~q  & !\my_processor|PC|dffe27|q~4_combout )))))

	.dataa(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datab(\my_processor|PC_calculated[27]~86_combout ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[29]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~96 .lut_mask = 16'hC408;
defparam \my_processor|PC_calculated[29]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N1
dffeas \my_processor|PC|dffe29|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[29]~96_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[29]~29 (
// Equation(s):
// \my_processor|PC_in_FD[29]~29_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|PC|dffe29|q~q  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|PC|dffe29|q~q ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[29]~29 .lut_mask = 16'h1000;
defparam \my_processor|PC_in_FD[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N17
dffeas \my_processor|PC_FD1|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[29]~29 (
// Equation(s):
// \my_processor|dx1|PC_in[29]~29_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|PC_FD1|dffe29|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_FD1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[29]~29 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N27
dffeas \my_processor|dx1|FDPC|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y34_N29
dffeas \my_processor|xm1|xmoldp|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N30
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe29|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe29|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe29|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe29|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe29|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe29|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N31
dffeas \my_processor|mw1|MW_oldPC|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe29|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~29_combout ,\my_processor|data[28]~28_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016906C3A11B92E4941906C3A5A41B0E8;
// synopsys translate_on

// Location: FF_X81_Y34_N11
dffeas \my_processor|mw1|MWmem|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N25
dffeas \my_processor|mw1|MWout|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[29]~58 (
// Equation(s):
// \my_processor|WM_bypass_data[29]~58_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe29|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe29|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe29|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe29|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[29]~58 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[29]~59 (
// Equation(s):
// \my_processor|WM_bypass_data[29]~59_combout  = (\my_processor|WM_bypass_data[29]~58_combout ) # ((\my_processor|mw1|MW_oldPC|dffe29|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe29|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[29]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[29]~59 .lut_mask = 16'hFF88;
defparam \my_processor|WM_bypass_data[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N21
dffeas \my_processor|xm1|b|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N20
cycloneive_lcell_comb \my_processor|data[29]~29 (
// Equation(s):
// \my_processor|data[29]~29_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[29]~59_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe29|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe29|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[29]~59_combout ),
	.datac(\my_processor|xm1|b|dffe29|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~29 .lut_mask = 16'hD8F0;
defparam \my_processor|data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N24
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe28|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe28|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N25
dffeas \my_processor|mw1|MWmem|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N29
dffeas \my_processor|mw1|MWout|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[28]~56 (
// Equation(s):
// \my_processor|WM_bypass_data[28]~56_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe28|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe28|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe28|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe28|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[28]~56 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N5
dffeas \my_processor|xm1|xmoldp|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N4
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe28|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe28|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe28|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N5
dffeas \my_processor|mw1|MW_oldPC|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[28]~57 (
// Equation(s):
// \my_processor|WM_bypass_data[28]~57_combout  = (\my_processor|WM_bypass_data[28]~56_combout ) # ((\my_processor|mw1|MW_oldPC|dffe28|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[28]~56_combout ),
	.datac(\my_processor|mw1|MW_oldPC|dffe28|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[28]~57 .lut_mask = 16'hFCCC;
defparam \my_processor|WM_bypass_data[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \my_processor|alu_A[28]~6 (
// Equation(s):
// \my_processor|alu_A[28]~6_combout  = (\my_processor|alu_A[28]~5_combout ) # ((\my_processor|WM_bypass_data[28]~57_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[28]~57_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[28]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~6 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_A[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[28]~6_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[20]~22_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[28]~6_combout ),
	.datad(\my_processor|alu_A[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[24]~14_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[16]~30_combout )))))

	.dataa(\my_processor|alu_A[24]~14_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|alu_A[16]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24 .lut_mask = 16'h0B08;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout  & 
// \my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~16_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25 .lut_mask = 16'hFFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout  & !\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59 .lut_mask = 16'hC0E0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59_combout ) # ((!\my_processor|dx1|DXIR|dffe8|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~59_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60 .lut_mask = 16'hF3F0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~60_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~26_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~23_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~27_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57 .lut_mask = 16'h00B8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~57_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58 .lut_mask = 16'hFFCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum6~combout  = \my_processor|aluer|addition|eba_1|orc5~1_combout  $ (\my_processor|alu_B[14]~35_combout  $ (\my_processor|alu_A[14]~34_combout ))

	.dataa(\my_processor|aluer|addition|eba_1|orc5~1_combout ),
	.datab(\my_processor|alu_B[14]~35_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum6 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_1|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc4~combout  = (\my_processor|alu_A[12]~38_combout  & ((\my_processor|aluer|subtraction|eba_1|orc3~combout ) # (!\my_processor|alu_B[12]~39_combout ))) # (!\my_processor|alu_A[12]~38_combout  & 
// (!\my_processor|alu_B[12]~39_combout  & \my_processor|aluer|subtraction|eba_1|orc3~combout ))

	.dataa(\my_processor|alu_A[12]~38_combout ),
	.datab(\my_processor|alu_B[12]~39_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc4 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_1|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc5~combout  = (\my_processor|alu_B[13]~37_combout  & (\my_processor|aluer|subtraction|eba_1|orc4~combout  & \my_processor|alu_A[13]~36_combout )) # (!\my_processor|alu_B[13]~37_combout  & 
// ((\my_processor|aluer|subtraction|eba_1|orc4~combout ) # (\my_processor|alu_A[13]~36_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[13]~37_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.datad(\my_processor|alu_A[13]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc5 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_1|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum6~combout  = \my_processor|alu_A[14]~34_combout  $ (\my_processor|alu_B[14]~35_combout  $ (\my_processor|aluer|subtraction|eba_1|orc5~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[14]~34_combout ),
	.datac(\my_processor|alu_B[14]~35_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum6 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum6~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum6~combout  & ((!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_1|xor_sum6~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 .lut_mask = 16'hCC2E;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout  & ((\my_processor|alu_B[14]~35_combout ) # ((\my_processor|alu_A[14]~34_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout  & (\my_processor|alu_B[14]~35_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[14]~34_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ),
	.datab(\my_processor|alu_B[14]~35_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[14]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N15
dffeas \my_processor|xm1|XMoutput|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneive_lcell_comb \my_processor|alu_A[14]~33 (
// Equation(s):
// \my_processor|alu_A[14]~33_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe14|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe14|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe14|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.datac(\my_processor|needs_bypassing_A~combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~33 .lut_mask = 16'h00CA;
defparam \my_processor|alu_A[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[14].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[14].and_func~combout  = (\my_processor|alu_B[14]~35_combout  & ((\my_processor|alu_A[14]~33_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[14]~29_combout ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|alu_A[14]~33_combout ),
	.datac(\my_processor|WM_bypass_data[14]~29_combout ),
	.datad(\my_processor|alu_B[14]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[14].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[14].and_func .lut_mask = 16'hEC00;
defparam \my_processor|aluer|and_func|gen1[14].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum7~combout  = \my_processor|alu_A[15]~32_combout  $ (\my_processor|alu_B[15]~51_combout  $ (((\my_processor|aluer|and_func|gen1[14].and_func~combout ) # (\my_processor|aluer|addition|eba_1|orc6~0_combout ))))

	.dataa(\my_processor|alu_A[15]~32_combout ),
	.datab(\my_processor|aluer|and_func|gen1[14].and_func~combout ),
	.datac(\my_processor|alu_B[15]~51_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum7 .lut_mask = 16'hA596;
defparam \my_processor|aluer|addition|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc6~combout  = (\my_processor|alu_A[14]~34_combout  & ((\my_processor|aluer|subtraction|eba_1|orc5~combout ) # (!\my_processor|alu_B[14]~35_combout ))) # (!\my_processor|alu_A[14]~34_combout  & 
// (!\my_processor|alu_B[14]~35_combout  & \my_processor|aluer|subtraction|eba_1|orc5~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[14]~34_combout ),
	.datac(\my_processor|alu_B[14]~35_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc6 .lut_mask = 16'hCF0C;
defparam \my_processor|aluer|subtraction|eba_1|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum7~combout  = \my_processor|alu_B[15]~51_combout  $ (\my_processor|alu_A[15]~32_combout  $ (\my_processor|aluer|subtraction|eba_1|orc6~combout ))

	.dataa(\my_processor|alu_B[15]~51_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[15]~32_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum7 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum7~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum7~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|addition|eba_1|xor_sum7~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 .lut_mask = 16'hC2CE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  = (\my_processor|alu_B[15]~51_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[15]~32_combout )))) # (!\my_processor|alu_B[15]~51_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout  & ((\my_processor|alu_A[15]~32_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[15]~51_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[15]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~21_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~55_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56 .lut_mask = 16'hFFF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 .lut_mask = 16'hE6C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N27
dffeas \my_processor|xm1|XMoutput|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \my_processor|alu_B[15]~50 (
// Equation(s):
// \my_processor|alu_B[15]~50_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|dx1|DXIR|dffe15|q~q ) # ((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|dx1|DXB|dffe15|q~q  & 
// !\my_processor|alu_B[8]~3_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|alu_B[8]~0_combout ),
	.datac(\my_processor|dx1|DXB|dffe15|q~q ),
	.datad(\my_processor|alu_B[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[15]~50 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_B[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \my_processor|alu_B[15]~51 (
// Equation(s):
// \my_processor|alu_B[15]~51_combout  = (\my_processor|alu_B[15]~50_combout  & ((\my_processor|xm1|XMoutput|dffe15|q~q ) # ((!\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[15]~50_combout  & (((\my_processor|alu_B[8]~3_combout  & 
// \my_processor|WM_bypass_data[15]~31_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.datab(\my_processor|alu_B[15]~50_combout ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[15]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[15]~51 .lut_mask = 16'hBC8C;
defparam \my_processor|alu_B[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc7~combout  = (\my_processor|alu_B[15]~51_combout  & (\my_processor|alu_A[15]~32_combout  & \my_processor|aluer|subtraction|eba_1|orc6~combout )) # (!\my_processor|alu_B[15]~51_combout  & 
// ((\my_processor|alu_A[15]~32_combout ) # (\my_processor|aluer|subtraction|eba_1|orc6~combout )))

	.dataa(\my_processor|alu_B[15]~51_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[15]~32_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc7 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_1|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum0~combout  = \my_processor|alu_A[16]~30_combout  $ (\my_processor|aluer|subtraction|eba_1|orc7~combout  $ (\my_processor|alu_B[16]~33_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.datad(\my_processor|alu_B[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum0 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum0~combout  = \my_processor|alu_B[16]~33_combout  $ (\my_processor|alu_A[16]~30_combout  $ (\my_processor|aluer|addition|eba_1|orc7~0_combout ))

	.dataa(\my_processor|alu_B[16]~33_combout ),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum0 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum0~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum0~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.datac(\my_processor|aluer|addition|eba_2|xor_sum0~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[16]~30_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ) # 
// (\my_processor|alu_B[16]~33_combout ))) # (!\my_processor|alu_A[16]~30_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout  & \my_processor|alu_B[16]~33_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ),
	.datad(\my_processor|alu_B[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~56_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~54_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 .lut_mask = 16'hE6C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N29
dffeas \my_processor|xm1|XMoutput|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N19
dffeas \my_processor|mw1|MWout|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[16]~32 (
// Equation(s):
// \my_processor|WM_bypass_data[16]~32_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe16|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe16|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe16|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[16]~32 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[16]~33 (
// Equation(s):
// \my_processor|WM_bypass_data[16]~33_combout  = (\my_processor|WM_bypass_data[16]~32_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe16|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe16|q~q ),
	.datad(\my_processor|WM_bypass_data[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[16]~33 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N4
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe16|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe16|q~feeder_combout  = \my_processor|WM_bypass_data[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[16]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe16|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe16|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe16|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N5
dffeas \my_regfile|gen_registers[31].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe16|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \my_processor|dx1|A_in[16]~14 (
// Equation(s):
// \my_processor|dx1|A_in[16]~14_combout  = (\my_regfile|gen_registers[31].regs|dffe16|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[16]~14 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N15
dffeas \my_processor|dx1|DXA|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[16]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \my_processor|alu_A[16]~29 (
// Equation(s):
// \my_processor|alu_A[16]~29_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe16|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe16|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe16|q~q ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~29 .lut_mask = 16'h3022;
defparam \my_processor|alu_A[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \my_processor|alu_A[16]~30 (
// Equation(s):
// \my_processor|alu_A[16]~30_combout  = (\my_processor|alu_A[16]~29_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[16]~33_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|alu_A[16]~29_combout ),
	.datad(\my_processor|WM_bypass_data[16]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~30 .lut_mask = 16'hFCF0;
defparam \my_processor|alu_A[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[24]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[16]~30_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[16]~30_combout ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ) # 
// (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 .lut_mask = 16'hFACA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[26]~10_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[10]~42_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(\my_processor|alu_A[26]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~66_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[18]~26_combout ))))

	.dataa(\my_processor|alu_A[18]~26_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 .lut_mask = 16'hE020;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 .lut_mask = 16'hF4F4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[3]~56_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[7]~48_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[7]~48_combout ),
	.datad(\my_processor|alu_A[3]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout  = (!\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~4_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 .lut_mask = 16'h0E04;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~66_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[19]~24_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[19]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 .lut_mask = 16'hD080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[27]~8_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[11]~40_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[11]~40_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[27]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 .lut_mask = 16'hCFCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[23]~16_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[15]~32_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[15]~32_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 .lut_mask = 16'h0E04;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 .lut_mask = 16'hFACA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~66_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[17]~28_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[17]~28_combout ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 .lut_mask = 16'hA820;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[25]~12_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[9]~44_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[9]~44_combout ),
	.datad(\my_processor|alu_A[25]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 .lut_mask = 16'hAFAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21 .lut_mask = 16'h3210;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21_combout ) # ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 .lut_mask = 16'hCFA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum1~combout  = \my_processor|alu_B[9]~49_combout  $ (\my_processor|alu_A[9]~44_combout  $ (\my_processor|aluer|subtraction|eba_1|orc0~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[9]~49_combout ),
	.datac(\my_processor|alu_A[9]~44_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum1 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum1~combout  = \my_processor|alu_A[9]~44_combout  $ (\my_processor|alu_B[9]~49_combout  $ (((\my_processor|aluer|addition|eba_1|orc0~3_combout ) # (\my_processor|aluer|addition|eba_1|orc0~2_combout ))))

	.dataa(\my_processor|alu_A[9]~44_combout ),
	.datab(\my_processor|alu_B[9]~49_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc0~3_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum1 .lut_mask = 16'h9996;
defparam \my_processor|aluer|addition|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum1~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum1~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  & ((\my_processor|alu_A[9]~44_combout ) # 
// (\my_processor|alu_B[9]~49_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  & (\my_processor|alu_A[9]~44_combout  & \my_processor|alu_B[9]~49_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ),
	.datac(\my_processor|alu_A[9]~44_combout ),
	.datad(\my_processor|alu_B[9]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 .lut_mask = 16'hECC4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \my_processor|xm1|XMoutput|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N13
dffeas \my_processor|mw1|MWmem|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N15
dffeas \my_processor|mw1|MWout|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[18]~36 (
// Equation(s):
// \my_processor|WM_bypass_data[18]~36_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe18|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe18|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe18|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[18]~36 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N17
dffeas \my_processor|xm1|xmoldp|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe18|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe18|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe18|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe18|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe18|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe18|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N15
dffeas \my_processor|mw1|MW_oldPC|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe18|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[18]~37 (
// Equation(s):
// \my_processor|WM_bypass_data[18]~37_combout  = (\my_processor|WM_bypass_data[18]~36_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe18|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|WM_bypass_data[18]~36_combout ),
	.datac(gnd),
	.datad(\my_processor|mw1|MW_oldPC|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[18]~37 .lut_mask = 16'hEECC;
defparam \my_processor|WM_bypass_data[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N23
dffeas \my_regfile|gen_registers[31].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~12 (
// Equation(s):
// \my_processor|dx1|B_in[18]~12_combout  = (\my_regfile|gen_registers[31].regs|dffe18|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~12 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \my_processor|dx1|DXB|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[18]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum2~0_combout  = \my_processor|dx1|FDPC|dffe18|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_2|orc1~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum2~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_2|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \my_processor|PC_calculated[18]~58 (
// Equation(s):
// \my_processor|PC_calculated[18]~58_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe18|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXIR|dffe18|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe18|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~58 .lut_mask = 16'hF0AC;
defparam \my_processor|PC_calculated[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \my_processor|PC_calculated[18]~59 (
// Equation(s):
// \my_processor|PC_calculated[18]~59_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[18]~58_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ))) # (!\my_processor|PC_calculated[18]~58_combout  & 
// (\my_processor|dx1|DXB|dffe18|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[18]~58_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe18|q~q ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[18]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~59 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N14
cycloneive_lcell_comb \my_processor|PC_calculated[18]~60 (
// Equation(s):
// \my_processor|PC_calculated[18]~60_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|xor_sum2~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[18]~59_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_2|xor_sum2~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[18]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~60 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N15
dffeas \my_processor|PC|dffe18|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[18]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum3~combout  = \my_processor|PC|dffe19|q~q  $ (((\my_processor|PC|dffe17|q~q  & (\my_processor|PC|dffe18|q~q  & \my_processor|PCadder|eba_2|andc0~combout ))))

	.dataa(\my_processor|PC|dffe17|q~q ),
	.datab(\my_processor|PC|dffe19|q~q ),
	.datac(\my_processor|PC|dffe18|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc0~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum3 .lut_mask = 16'h6CCC;
defparam \my_processor|PCadder|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum3~combout  = \my_processor|dx1|FDPC|dffe19|q~q  $ (((\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe18|q~q  & !\my_processor|PCadder_branch|eba_2|orc1~0_combout )) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe18|q~q  & \my_processor|PCadder_branch|eba_2|orc1~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum3 .lut_mask = 16'h9AA6;
defparam \my_processor|PCadder_branch|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \my_processor|PC_calculated[19]~61 (
// Equation(s):
// \my_processor|PC_calculated[19]~61_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe19|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXIR|dffe19|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe19|q~q ),
	.datab(\my_processor|dx1|DXB|dffe19|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~61 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \my_processor|PC_calculated[19]~62 (
// Equation(s):
// \my_processor|PC_calculated[19]~62_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[19]~61_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum3~combout ))) # (!\my_processor|PC_calculated[19]~61_combout  & 
// (\my_processor|dx1|FDPC|dffe19|q~q )))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[19]~61_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum3~combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[19]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~62 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \my_processor|PC_calculated[19]~63 (
// Equation(s):
// \my_processor|PC_calculated[19]~63_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|xor_sum3~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[19]~62_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_2|xor_sum3~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[19]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~63 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[19]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N1
dffeas \my_processor|PC|dffe19|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[19]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc3 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc3~combout  = (\my_processor|PC|dffe17|q~q  & (\my_processor|PC|dffe19|q~q  & (\my_processor|PC|dffe18|q~q  & \my_processor|PCadder|eba_2|andc0~combout )))

	.dataa(\my_processor|PC|dffe17|q~q ),
	.datab(\my_processor|PC|dffe19|q~q ),
	.datac(\my_processor|PC|dffe18|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc0~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc3 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum4~0_combout  = \my_processor|dx1|FDPC|dffe20|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_2|orc3~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum4~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_2|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
cycloneive_lcell_comb \my_processor|PC_calculated[20]~64 (
// Equation(s):
// \my_processor|PC_calculated[20]~64_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe20|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXIR|dffe20|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe20|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~64 .lut_mask = 16'hAAD8;
defparam \my_processor|PC_calculated[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N12
cycloneive_lcell_comb \my_processor|PC_calculated[20]~65 (
// Equation(s):
// \my_processor|PC_calculated[20]~65_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[20]~64_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ))) # (!\my_processor|PC_calculated[20]~64_combout  & 
// (\my_processor|dx1|DXB|dffe20|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[20]~64_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe20|q~q ),
	.datab(\my_processor|PC|dffe19|q~2_combout ),
	.datac(\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ),
	.datad(\my_processor|PC_calculated[20]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~65 .lut_mask = 16'hF388;
defparam \my_processor|PC_calculated[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N20
cycloneive_lcell_comb \my_processor|PC_calculated[20]~66 (
// Equation(s):
// \my_processor|PC_calculated[20]~66_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|andc3~combout  $ ((\my_processor|PC|dffe20|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[20]~65_combout ))))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|PCadder|eba_2|andc3~combout ),
	.datac(\my_processor|PC|dffe20|q~q ),
	.datad(\my_processor|PC_calculated[20]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~66 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N21
dffeas \my_processor|PC|dffe20|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum6~combout  = \my_processor|PC|dffe22|q~q  $ (((\my_processor|PC|dffe20|q~q  & (\my_processor|PC|dffe21|q~q  & \my_processor|PCadder|eba_2|andc3~combout ))))

	.dataa(\my_processor|PC|dffe22|q~q ),
	.datab(\my_processor|PC|dffe20|q~q ),
	.datac(\my_processor|PC|dffe21|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum6 .lut_mask = 16'h6AAA;
defparam \my_processor|PCadder|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N30
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum6~0_combout  = \my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|dx1|FDPC|dffe22|q~q  $ (\my_processor|PCadder_branch|eba_2|orc5~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum6~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_2|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N14
cycloneive_lcell_comb \my_processor|dx1|target_in[22]~0 (
// Equation(s):
// \my_processor|dx1|target_in[22]~0_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|FD_IR1|dffe22|q~q )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|FD_IR1|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|target_in[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|target_in[22]~0 .lut_mask = 16'h1000;
defparam \my_processor|dx1|target_in[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N15
dffeas \my_processor|dx1|DXtarget|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|target_in[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXtarget|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXtarget|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXtarget|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
cycloneive_lcell_comb \my_processor|PC_calculated[22]~70 (
// Equation(s):
// \my_processor|PC_calculated[22]~70_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe22|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXtarget|dffe22|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datac(\my_processor|dx1|DXtarget|dffe22|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~70 .lut_mask = 16'hAAD8;
defparam \my_processor|PC_calculated[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
cycloneive_lcell_comb \my_processor|PC_calculated[22]~71 (
// Equation(s):
// \my_processor|PC_calculated[22]~71_combout  = (\my_processor|PC_calculated[22]~70_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ) # ((!\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|PC_calculated[22]~70_combout  & 
// (((\my_processor|dx1|DXB|dffe22|q~q  & \my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe22|q~q ),
	.datac(\my_processor|PC_calculated[22]~70_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~71 .lut_mask = 16'hACF0;
defparam \my_processor|PC_calculated[22]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N26
cycloneive_lcell_comb \my_processor|PC_calculated[22]~72 (
// Equation(s):
// \my_processor|PC_calculated[22]~72_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|xor_sum6~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[22]~71_combout )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_2|xor_sum6~combout ),
	.datad(\my_processor|PC_calculated[22]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~72 .lut_mask = 16'hF5A0;
defparam \my_processor|PC_calculated[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N27
dffeas \my_processor|PC|dffe22|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[22]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N6
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc6 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc6~combout  = (\my_processor|PC|dffe22|q~q  & (\my_processor|PC|dffe20|q~q  & (\my_processor|PC|dffe21|q~q  & \my_processor|PCadder|eba_2|andc3~combout )))

	.dataa(\my_processor|PC|dffe22|q~q ),
	.datab(\my_processor|PC|dffe20|q~q ),
	.datac(\my_processor|PC|dffe21|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc6 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum7~combout  = \my_processor|dx1|FDPC|dffe23|q~q  $ (((\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe22|q~q  & !\my_processor|PCadder_branch|eba_2|orc5~0_combout )) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe22|q~q  & \my_processor|PCadder_branch|eba_2|orc5~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum7 .lut_mask = 16'hB4D2;
defparam \my_processor|PCadder_branch|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N30
cycloneive_lcell_comb \my_processor|dx1|target_in[23]~1 (
// Equation(s):
// \my_processor|dx1|target_in[23]~1_combout  = (\my_processor|flush~4_combout  & (\my_processor|FD_IR1|dffe23|q~q  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|FD_IR1|dffe23|q~q ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|target_in[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|target_in[23]~1 .lut_mask = 16'h0008;
defparam \my_processor|dx1|target_in[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N31
dffeas \my_processor|dx1|DXtarget|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|target_in[23]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXtarget|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXtarget|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXtarget|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \my_processor|PC_calculated[23]~73 (
// Equation(s):
// \my_processor|PC_calculated[23]~73_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe23|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXtarget|dffe23|q~q )))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe23|q~q ),
	.datac(\my_processor|dx1|DXtarget|dffe23|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~73 .lut_mask = 16'hEE50;
defparam \my_processor|PC_calculated[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \my_processor|PC_calculated[23]~74 (
// Equation(s):
// \my_processor|PC_calculated[23]~74_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[23]~73_combout  & (\my_processor|PCadder_branch|eba_2|xor_sum7~combout )) # (!\my_processor|PC_calculated[23]~73_combout  & 
// ((\my_processor|dx1|FDPC|dffe23|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[23]~73_combout ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum7~combout ),
	.datac(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datad(\my_processor|PC_calculated[23]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~74 .lut_mask = 16'hDDA0;
defparam \my_processor|PC_calculated[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N24
cycloneive_lcell_comb \my_processor|PC_calculated[23]~75 (
// Equation(s):
// \my_processor|PC_calculated[23]~75_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|andc6~combout  $ ((\my_processor|PC|dffe23|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[23]~74_combout ))))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|PCadder|eba_2|andc6~combout ),
	.datac(\my_processor|PC|dffe23|q~q ),
	.datad(\my_processor|PC_calculated[23]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~75 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N25
dffeas \my_processor|PC|dffe23|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum0~combout  = \my_processor|PC|dffe24|q~q  $ (((\my_processor|PC|dffe23|q~q  & \my_processor|PCadder|eba_2|andc6~combout )))

	.dataa(\my_processor|PC|dffe24|q~q ),
	.datab(\my_processor|PC|dffe23|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_2|andc6~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum0 .lut_mask = 16'h66AA;
defparam \my_processor|PCadder|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneive_lcell_comb \my_processor|dx1|target_in[24]~2 (
// Equation(s):
// \my_processor|dx1|target_in[24]~2_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe24|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|FD_IR1|dffe24|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|target_in[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|target_in[24]~2 .lut_mask = 16'h0040;
defparam \my_processor|dx1|target_in[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N5
dffeas \my_processor|dx1|DXtarget|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|target_in[24]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXtarget|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXtarget|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXtarget|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N22
cycloneive_lcell_comb \my_processor|PC_calculated[24]~76 (
// Equation(s):
// \my_processor|PC_calculated[24]~76_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe22|q~q  & (!\my_processor|dx1|FDPC|dffe23|q~q  & !\my_processor|PCadder_branch|eba_2|orc5~0_combout ))) # (!\my_processor|dx1|DXIR|dffe16|q~q  
// & (\my_processor|dx1|FDPC|dffe22|q~q  & (\my_processor|dx1|FDPC|dffe23|q~q  & \my_processor|PCadder_branch|eba_2|orc5~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~76 .lut_mask = 16'h4002;
defparam \my_processor|PC_calculated[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneive_lcell_comb \my_processor|PC_calculated[24]~77 (
// Equation(s):
// \my_processor|PC_calculated[24]~77_combout  = (\my_processor|flush~4_combout  & (\my_processor|dx1|FDPC|dffe24|q~q  $ (((\my_processor|PC_calculated[24]~76_combout  & \my_processor|PC|dffe19|q~2_combout ))))) # (!\my_processor|flush~4_combout  & 
// (((\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|PC_calculated[24]~76_combout ),
	.datab(\my_processor|dx1|FDPC|dffe24|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~77 .lut_mask = 16'h6CF0;
defparam \my_processor|PC_calculated[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N2
cycloneive_lcell_comb \my_processor|PC_calculated[24]~78 (
// Equation(s):
// \my_processor|PC_calculated[24]~78_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[24]~77_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[24]~77_combout  & (\my_processor|dx1|DXB|dffe24|q~q )) # 
// (!\my_processor|PC_calculated[24]~77_combout  & ((\my_processor|dx1|DXtarget|dffe24|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe24|q~q ),
	.datab(\my_processor|dx1|DXtarget|dffe24|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[24]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~78 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N6
cycloneive_lcell_comb \my_processor|PC_calculated[24]~79 (
// Equation(s):
// \my_processor|PC_calculated[24]~79_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_3|xor_sum0~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[24]~78_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_3|xor_sum0~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[24]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~79 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[24]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N7
dffeas \my_processor|PC|dffe24|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[24]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_3|andc1 (
// Equation(s):
// \my_processor|PCadder|eba_3|andc1~combout  = (\my_processor|PC|dffe24|q~q  & (\my_processor|PC|dffe23|q~q  & (\my_processor|PC|dffe25|q~q  & \my_processor|PCadder|eba_2|andc6~combout )))

	.dataa(\my_processor|PC|dffe24|q~q ),
	.datab(\my_processor|PC|dffe23|q~q ),
	.datac(\my_processor|PC|dffe25|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc6~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|andc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|andc1 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_3|andc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum2~combout  = \my_processor|dx1|FDPC|dffe26|q~q  $ (((\my_processor|PCadder_branch|eba_3|orc0~0_combout  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|dx1|FDPC|dffe25|q~q )) # 
// (!\my_processor|PCadder_branch|eba_3|orc0~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|dx1|FDPC|dffe25|q~q ))))

	.dataa(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.datab(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum2 .lut_mask = 16'hC69C;
defparam \my_processor|PCadder_branch|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \my_processor|dx1|target_in[26]~4 (
// Equation(s):
// \my_processor|dx1|target_in[26]~4_combout  = (\my_processor|FD_IR1|dffe26|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe26|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|target_in[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|target_in[26]~4 .lut_mask = 16'h0008;
defparam \my_processor|dx1|target_in[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N23
dffeas \my_processor|dx1|DXtarget|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|target_in[26]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXtarget|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXtarget|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXtarget|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \my_processor|PC_calculated[26]~83 (
// Equation(s):
// \my_processor|PC_calculated[26]~83_combout  = (\my_processor|flush~4_combout  & (((\my_processor|dx1|FDPC|dffe26|q~q ) # (\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (\my_processor|dx1|DXtarget|dffe26|q~q  & 
// ((!\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|DXtarget|dffe26|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~83 .lut_mask = 16'hF0CA;
defparam \my_processor|PC_calculated[26]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N10
cycloneive_lcell_comb \my_processor|PC_calculated[26]~84 (
// Equation(s):
// \my_processor|PC_calculated[26]~84_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[26]~83_combout  & ((\my_processor|PCadder_branch|eba_3|xor_sum2~combout ))) # (!\my_processor|PC_calculated[26]~83_combout  & 
// (\my_processor|dx1|DXB|dffe26|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[26]~83_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe26|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum2~combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[26]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~84 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \my_processor|PC_calculated[26]~85 (
// Equation(s):
// \my_processor|PC_calculated[26]~85_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_3|andc1~combout  $ ((\my_processor|PC|dffe26|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[26]~84_combout ))))

	.dataa(\my_processor|PCadder|eba_3|andc1~combout ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|PC|dffe26|q~q ),
	.datad(\my_processor|PC_calculated[26]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~85 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N19
dffeas \my_processor|PC|dffe26|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[26]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum4~combout  = \my_processor|PC|dffe28|q~q  $ (((\my_processor|PC|dffe26|q~q  & (\my_processor|PC|dffe27|q~q  & \my_processor|PCadder|eba_3|andc1~combout ))))

	.dataa(\my_processor|PC|dffe28|q~q ),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PC|dffe27|q~q ),
	.datad(\my_processor|PCadder|eba_3|andc1~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum4 .lut_mask = 16'h6AAA;
defparam \my_processor|PCadder|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum4~combout  = \my_processor|dx1|FDPC|dffe28|q~q  $ (((\my_processor|dx1|FDPC|dffe27|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_3|orc2~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe27|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_3|orc2~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum4 .lut_mask = 16'hA69A;
defparam \my_processor|PCadder_branch|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N24
cycloneive_lcell_comb \my_processor|PC_calculated[28]~91 (
// Equation(s):
// \my_processor|PC_calculated[28]~91_combout  = (\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC|dffe27|q~5_combout )))) # (!\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC|dffe27|q~5_combout  & 
// ((\my_processor|PCadder_branch|eba_3|xor_sum4~combout ))) # (!\my_processor|PC|dffe27|q~5_combout  & (\my_processor|dx1|FDPC|dffe28|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum4~combout ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC|dffe27|q~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~91 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N16
cycloneive_lcell_comb \my_processor|PC_calculated[28]~92 (
// Equation(s):
// \my_processor|PC_calculated[28]~92_combout  = (\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC_calculated[28]~91_combout  & (\my_processor|PCadder|eba_3|xor_sum4~combout )) # (!\my_processor|PC_calculated[28]~91_combout  & 
// ((\my_processor|dx1|DXB|dffe28|q~q ))))) # (!\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC_calculated[28]~91_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum4~combout ),
	.datab(\my_processor|dx1|DXB|dffe28|q~q ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[28]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~92 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \my_processor|PC_calculated[28]~104 (
// Equation(s):
// \my_processor|PC_calculated[28]~104_combout  = (\my_processor|PC_calculated[28]~92_combout  & ((\my_processor|dx1|DXcontrol|dffe19|q~q ) # (\my_processor|flush~3_combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datab(\my_processor|flush~3_combout ),
	.datac(gnd),
	.datad(\my_processor|PC_calculated[28]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~104 .lut_mask = 16'hEE00;
defparam \my_processor|PC_calculated[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \my_processor|PC|dffe28|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[28]~104_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_3|andc4 (
// Equation(s):
// \my_processor|PCadder|eba_3|andc4~combout  = (\my_processor|PC|dffe28|q~q  & (\my_processor|PC|dffe26|q~q  & (\my_processor|PC|dffe27|q~q  & \my_processor|PCadder|eba_3|andc1~combout )))

	.dataa(\my_processor|PC|dffe28|q~q ),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PC|dffe27|q~q ),
	.datad(\my_processor|PCadder|eba_3|andc1~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|andc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|andc4 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_3|andc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N10
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum6~combout  = \my_processor|PC|dffe30|q~q  $ (((\my_processor|PCadder|eba_3|andc4~combout  & \my_processor|PC|dffe29|q~q )))

	.dataa(\my_processor|PC|dffe30|q~q ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_3|andc4~combout ),
	.datad(\my_processor|PC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum6 .lut_mask = 16'h5AAA;
defparam \my_processor|PCadder|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum6~combout  = \my_processor|dx1|FDPC|dffe30|q~q  $ (((\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe29|q~q  & !\my_processor|PCadder_branch|eba_3|orc4~0_combout )) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe29|q~q  & \my_processor|PCadder_branch|eba_3|orc4~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum6 .lut_mask = 16'h9CC6;
defparam \my_processor|PCadder_branch|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N24
cycloneive_lcell_comb \my_processor|PC_calculated[30]~97 (
// Equation(s):
// \my_processor|PC_calculated[30]~97_combout  = (\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC|dffe27|q~5_combout )))) # (!\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC|dffe27|q~5_combout  & 
// ((\my_processor|PCadder_branch|eba_3|xor_sum6~combout ))) # (!\my_processor|PC|dffe27|q~5_combout  & (\my_processor|dx1|FDPC|dffe30|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum6~combout ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC|dffe27|q~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~97 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N20
cycloneive_lcell_comb \my_processor|PC_calculated[30]~98 (
// Equation(s):
// \my_processor|PC_calculated[30]~98_combout  = (\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC_calculated[30]~97_combout  & (\my_processor|PCadder|eba_3|xor_sum6~combout )) # (!\my_processor|PC_calculated[30]~97_combout  & 
// ((\my_processor|dx1|DXB|dffe30|q~q ))))) # (!\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC_calculated[30]~97_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum6~combout ),
	.datab(\my_processor|dx1|DXB|dffe30|q~q ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[30]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~98 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N30
cycloneive_lcell_comb \my_processor|PC_calculated[30]~105 (
// Equation(s):
// \my_processor|PC_calculated[30]~105_combout  = (\my_processor|PC_calculated[30]~98_combout  & ((\my_processor|dx1|DXcontrol|dffe19|q~q ) # (\my_processor|flush~3_combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~3_combout ),
	.datad(\my_processor|PC_calculated[30]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~105 .lut_mask = 16'hFA00;
defparam \my_processor|PC_calculated[30]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N31
dffeas \my_processor|PC|dffe30|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[30]~105_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum7~combout  = \my_processor|PC|dffe31|q~q  $ (((\my_processor|PC|dffe30|q~q  & (\my_processor|PC|dffe29|q~q  & \my_processor|PCadder|eba_3|andc4~combout ))))

	.dataa(\my_processor|PC|dffe30|q~q ),
	.datab(\my_processor|PC|dffe29|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc4~combout ),
	.datad(\my_processor|PC|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum7 .lut_mask = 16'h7F80;
defparam \my_processor|PCadder|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N8
cycloneive_lcell_comb \my_processor|PC_calculated[31]~99 (
// Equation(s):
// \my_processor|PC_calculated[31]~99_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe30|q~q  & (!\my_processor|dx1|FDPC|dffe29|q~q  & !\my_processor|PCadder_branch|eba_3|orc4~0_combout ))) # (!\my_processor|dx1|DXIR|dffe16|q~q  
// & (\my_processor|dx1|FDPC|dffe30|q~q  & (\my_processor|dx1|FDPC|dffe29|q~q  & \my_processor|PCadder_branch|eba_3|orc4~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~99 .lut_mask = 16'h4002;
defparam \my_processor|PC_calculated[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N18
cycloneive_lcell_comb \my_processor|PC_calculated[31]~100 (
// Equation(s):
// \my_processor|PC_calculated[31]~100_combout  = (\my_processor|PC|dffe27|q~5_combout  & ((\my_processor|PC|dffe27|q~4_combout ) # (\my_processor|PC_calculated[31]~99_combout )))

	.dataa(\my_processor|PC|dffe27|q~4_combout ),
	.datab(\my_processor|PC_calculated[31]~99_combout ),
	.datac(gnd),
	.datad(\my_processor|PC|dffe27|q~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~100 .lut_mask = 16'hEE00;
defparam \my_processor|PC_calculated[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N6
cycloneive_lcell_comb \my_processor|PC_calculated[31]~101 (
// Equation(s):
// \my_processor|PC_calculated[31]~101_combout  = (\my_processor|PC|dffe27|q~4_combout  & ((\my_processor|PC_calculated[31]~100_combout  & (\my_processor|PCadder|eba_3|xor_sum7~combout )) # (!\my_processor|PC_calculated[31]~100_combout  & 
// ((\my_processor|dx1|DXB|dffe31|q~q ))))) # (!\my_processor|PC|dffe27|q~4_combout  & (((\my_processor|PC_calculated[31]~100_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum7~combout ),
	.datab(\my_processor|dx1|DXB|dffe31|q~q ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[31]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~101 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[31]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N28
cycloneive_lcell_comb \my_processor|PC_calculated[31]~102 (
// Equation(s):
// \my_processor|PC_calculated[31]~102_combout  = (\my_processor|PC_calculated[27]~86_combout  & (\my_processor|PC_calculated[31]~101_combout  $ (((\my_processor|dx1|FDPC|dffe31|q~q  & !\my_processor|PC|dffe27|q~4_combout )))))

	.dataa(\my_processor|PC_calculated[27]~86_combout ),
	.datab(\my_processor|dx1|FDPC|dffe31|q~q ),
	.datac(\my_processor|PC|dffe27|q~4_combout ),
	.datad(\my_processor|PC_calculated[31]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~102 .lut_mask = 16'hA208;
defparam \my_processor|PC_calculated[31]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N29
dffeas \my_processor|PC|dffe31|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[31]~102_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
cycloneive_lcell_comb \my_processor|PC_in_FD[31]~31 (
// Equation(s):
// \my_processor|PC_in_FD[31]~31_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC|dffe31|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC|dffe31|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[31]~31 .lut_mask = 16'h0040;
defparam \my_processor|PC_in_FD[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N15
dffeas \my_processor|PC_FD1|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[31]~31 (
// Equation(s):
// \my_processor|dx1|PC_in[31]~31_combout  = (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe31|q~q  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|PC_FD1|dffe31|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[31]~31 .lut_mask = 16'h0040;
defparam \my_processor|dx1|PC_in[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N31
dffeas \my_processor|dx1|FDPC|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N19
dffeas \my_processor|xm1|xmoldp|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N28
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe31|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe31|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe31|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe31|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N29
dffeas \my_processor|mw1|MW_oldPC|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N7
dffeas \my_processor|mw1|MWmem|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y34_N1
dffeas \my_processor|mw1|MWout|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[31]~62 (
// Equation(s):
// \my_processor|WM_bypass_data[31]~62_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe31|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe31|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe31|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe31|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[31]~62 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[31]~63 (
// Equation(s):
// \my_processor|WM_bypass_data[31]~63_combout  = (\my_processor|WM_bypass_data[31]~62_combout ) # ((\my_processor|mw1|MW_oldPC|dffe31|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe31|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[31]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[31]~63 .lut_mask = 16'hFF88;
defparam \my_processor|WM_bypass_data[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N22
cycloneive_lcell_comb \my_processor|alu_A[31]~66 (
// Equation(s):
// \my_processor|alu_A[31]~66_combout  = (\my_processor|alu_A[31]~65_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[31]~63_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[31]~63_combout ),
	.datad(\my_processor|alu_A[31]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~66 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~66_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[20]~22_combout )))))

	.dataa(\my_processor|alu_A[31]~66_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 .lut_mask = 16'hB080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[28]~6_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[12]~38_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[28]~6_combout ),
	.datad(\my_processor|alu_A[12]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 .lut_mask = 16'hCFCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15 .lut_mask = 16'hACAC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[1]~61_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[5]~52_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|alu_A[5]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout  = (!\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[4]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (((\my_processor|dx1|DXIR|dffe10|q~q ) # (\my_processor|alu_A[23]~16_combout )))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[7]~48_combout  & (!\my_processor|dx1|DXIR|dffe10|q~q )))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout  & (\my_processor|alu_A[31]~66_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout  & ((\my_processor|alu_A[15]~32_combout ))))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout ))))

	.dataa(\my_processor|alu_A[31]~66_combout ),
	.datab(\my_processor|alu_A[15]~32_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7 .lut_mask = 16'hAFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|dx1|DXIR|dffe8|q~q )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17 .lut_mask = 16'hD9C8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ))) # (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~17_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18 .lut_mask = 16'hF858;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 .lut_mask = 16'hDAD0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum7~combout  = \my_processor|alu_A[7]~48_combout  $ (\my_processor|aluer|subtraction|eba_0|orc6~combout  $ (\my_processor|alu_B[7]~47_combout ))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.datac(gnd),
	.datad(\my_processor|alu_B[7]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum7 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum7~combout  = \my_processor|alu_B[7]~47_combout  $ (\my_processor|alu_A[7]~48_combout  $ (((\my_processor|aluer|and_func|gen1[6].and_func~combout ) # (\my_processor|aluer|addition|eba_0|orc6~0_combout ))))

	.dataa(\my_processor|aluer|and_func|gen1[6].and_func~combout ),
	.datab(\my_processor|alu_B[7]~47_combout ),
	.datac(\my_processor|alu_A[7]~48_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_op[1]~1_combout ) # ((!\my_processor|aluer|subtraction|eba_0|xor_sum7~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum7~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.datad(\my_processor|aluer|addition|eba_0|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 .lut_mask = 16'h9B8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout  = (\my_processor|alu_A[7]~48_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[7]~47_combout )))) # (!\my_processor|alu_A[7]~48_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout  & ((\my_processor|alu_B[7]~47_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[7]~48_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[7]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \my_processor|xm1|XMoutput|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \my_processor|xm1|b|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \my_processor|data[5]~5 (
// Equation(s):
// \my_processor|data[5]~5_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|WM_bypass_data[5]~11_combout ))) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|b|dffe5|q~q )))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe5|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datac(\my_processor|xm1|b|dffe5|q~q ),
	.datad(\my_processor|WM_bypass_data[5]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~5 .lut_mask = 16'hF870;
defparam \my_processor|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~5_combout ,\my_processor|data[4]~4_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \my_processor|mw1|MWmem|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N3
dffeas \my_processor|mw1|MWout|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[5]~10 (
// Equation(s):
// \my_processor|WM_bypass_data[5]~10_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe5|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe5|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe5|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe5|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[5]~10 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[5]~11 (
// Equation(s):
// \my_processor|WM_bypass_data[5]~11_combout  = (\my_processor|WM_bypass_data[5]~10_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe5|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe5|q~q ),
	.datad(\my_processor|WM_bypass_data[5]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[5]~11 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \my_processor|dx1|A_in[5]~25 (
// Equation(s):
// \my_processor|dx1|A_in[5]~25_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[31].regs|dffe5|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[5]~25 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \my_processor|dx1|DXA|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[5]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \my_processor|alu_A[5]~51 (
// Equation(s):
// \my_processor|alu_A[5]~51_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe5|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe5|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe5|q~q ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~51 .lut_mask = 16'h00E2;
defparam \my_processor|alu_A[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \my_processor|alu_A[5]~52 (
// Equation(s):
// \my_processor|alu_A[5]~52_combout  = (\my_processor|alu_A[5]~51_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[5]~11_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[5]~11_combout ),
	.datad(\my_processor|alu_A[5]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~52 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum5~combout  = \my_processor|alu_A[5]~52_combout  $ (\my_processor|aluer|subtraction|eba_0|orc4~combout  $ (\my_processor|alu_B[5]~17_combout ))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.datad(\my_processor|alu_B[5]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum5 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum5~combout  = \my_processor|alu_A[5]~52_combout  $ (\my_processor|alu_B[5]~17_combout  $ (((\my_processor|aluer|addition|eba_0|orc4~0_combout ) # (\my_processor|aluer|and_func|gen1[4].and_func~combout ))))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.datac(\my_processor|alu_B[5]~17_combout ),
	.datad(\my_processor|aluer|and_func|gen1[4].and_func~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum5 .lut_mask = 16'hA596;
defparam \my_processor|aluer|addition|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_0|xor_sum5~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_0|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 .lut_mask = 16'hA7A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout  = (\my_processor|alu_A[5]~52_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[5]~17_combout )))) # (!\my_processor|alu_A[5]~52_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout  & ((\my_processor|alu_B[5]~17_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[5]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[3]~56_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[3]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 .lut_mask = 16'hC808;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13 .lut_mask = 16'hC088;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[21]~20_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[5]~52_combout ))))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[21]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8 .lut_mask = 16'h0E02;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~9_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~8_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10 .lut_mask = 16'hECEC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13_combout ) # ((!\my_processor|dx1|DXIR|dffe8|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~13_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14 .lut_mask = 16'hBBAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 .lut_mask = 16'hF2C2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[2]~58_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q 
//  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout )))))

	.dataa(\my_processor|alu_A[2]~58_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 .lut_mask = 16'hB080;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout )) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  & (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N27
dffeas \my_processor|xm1|XMoutput|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N7
dffeas \my_processor|xm1|b|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \my_processor|data[3]~3 (
// Equation(s):
// \my_processor|data[3]~3_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[3]~7_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe3|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe3|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[3]~7_combout ),
	.datac(\my_processor|xm1|b|dffe3|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~3 .lut_mask = 16'hD8F0;
defparam \my_processor|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~3_combout ,\my_processor|data[2]~2_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: FF_X74_Y35_N13
dffeas \my_processor|mw1|MWmem|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N3
dffeas \my_processor|mw1|MWout|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[3]~6 (
// Equation(s):
// \my_processor|WM_bypass_data[3]~6_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe3|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe3|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe3|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe3|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[3]~6 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[3]~7 (
// Equation(s):
// \my_processor|WM_bypass_data[3]~7_combout  = (\my_processor|WM_bypass_data[3]~6_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe3|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe3|q~q ),
	.datad(\my_processor|WM_bypass_data[3]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[3]~7 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \my_processor|dx1|A_in[3]~27 (
// Equation(s):
// \my_processor|dx1|A_in[3]~27_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_regfile|gen_registers[31].regs|dffe3|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[3]~27 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N23
dffeas \my_processor|dx1|DXA|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[3]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \my_processor|alu_A[3]~55 (
// Equation(s):
// \my_processor|alu_A[3]~55_combout  = (\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe3|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe3|q~q )))

	.dataa(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.datab(\my_processor|dx1|DXA|dffe3|q~q ),
	.datac(gnd),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~55 .lut_mask = 16'hAACC;
defparam \my_processor|alu_A[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \my_processor|alu_A[3]~56 (
// Equation(s):
// \my_processor|alu_A[3]~56_combout  = (\my_processor|alu_A[31]~0_combout  & (\my_processor|WM_bypass_data[3]~7_combout )) # (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|alu_A[3]~55_combout )))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|WM_bypass_data[3]~7_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[3]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~56 .lut_mask = 16'hDD88;
defparam \my_processor|alu_A[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor4~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor4~0_combout  = \my_processor|alu_B[4]~13_combout  $ (((\my_processor|alu_A[31]~0_combout  & ((\my_processor|WM_bypass_data[4]~9_combout ))) # (!\my_processor|alu_A[31]~0_combout  & 
// (\my_processor|alu_A[4]~53_combout ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|alu_B[4]~13_combout ),
	.datac(\my_processor|alu_A[4]~53_combout ),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor4~0 .lut_mask = 16'h369C;
defparam \my_processor|aluer|subtraction|eba_0|xor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum4~combout  = \my_processor|aluer|subtraction|eba_0|xor4~0_combout  $ (((\my_processor|alu_A[3]~56_combout  & ((\my_processor|aluer|subtraction|eba_0|orc2~combout ) # (!\my_processor|alu_B[3]~11_combout ))) # 
// (!\my_processor|alu_A[3]~56_combout  & (!\my_processor|alu_B[3]~11_combout  & \my_processor|aluer|subtraction|eba_0|orc2~combout ))))

	.dataa(\my_processor|alu_A[3]~56_combout ),
	.datab(\my_processor|alu_B[3]~11_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor4~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum4 .lut_mask = 16'h4BD2;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum4~combout  = \my_processor|alu_A[4]~54_combout  $ (\my_processor|alu_B[4]~13_combout  $ (\my_processor|aluer|addition|eba_0|orc3~1_combout ))

	.dataa(\my_processor|alu_A[4]~54_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[4]~13_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc3~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_0|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum4~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum4~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum4~combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum4~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout  = (\my_processor|alu_A[4]~54_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[4]~13_combout )))) # (!\my_processor|alu_A[4]~54_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout  & ((\my_processor|alu_B[4]~13_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[4]~54_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[4]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[1]~61_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[3]~56_combout ))))

	.dataa(\my_processor|alu_A[3]~56_combout ),
	.datab(\my_processor|alu_A[1]~61_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 .lut_mask = 16'hC0A0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 .lut_mask = 16'hFC22;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 .lut_mask = 16'hF838;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N9
dffeas \my_processor|xm1|XMoutput|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \my_processor|mw1|MWmem|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \my_processor|mw1|MWout|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[2]~4 (
// Equation(s):
// \my_processor|WM_bypass_data[2]~4_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe2|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe2|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe2|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe2|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[2]~4 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[2]~5 (
// Equation(s):
// \my_processor|WM_bypass_data[2]~5_combout  = (\my_processor|WM_bypass_data[2]~4_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe2|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe2|q~q ),
	.datad(\my_processor|WM_bypass_data[2]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[2]~5 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \my_processor|dx1|A_in[2]~28 (
// Equation(s):
// \my_processor|dx1|A_in[2]~28_combout  = (\my_processor|flush~5_combout  & (\my_regfile|gen_registers[31].regs|dffe2|q~q  & (\my_processor|FD_IR1|dffe17|q~q  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[2]~28 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N11
dffeas \my_processor|dx1|DXA|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \my_processor|alu_A[2]~57 (
// Equation(s):
// \my_processor|alu_A[2]~57_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe2|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe2|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe2|q~q ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~57 .lut_mask = 16'h3022;
defparam \my_processor|alu_A[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \my_processor|alu_A[2]~58 (
// Equation(s):
// \my_processor|alu_A[2]~58_combout  = (\my_processor|alu_A[2]~57_combout ) # ((\my_processor|WM_bypass_data[2]~5_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[2]~5_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[2]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~58 .lut_mask = 16'hFF88;
defparam \my_processor|alu_A[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[0]~64_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[2]~58_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|alu_A[2]~58_combout ),
	.datac(\my_processor|alu_A[0]~64_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 .lut_mask = 16'hE400;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & 
// (\my_processor|alu_A[19]~24_combout )) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|alu_A[3]~56_combout ))))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & 
// (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ))))

	.dataa(\my_processor|alu_A[19]~24_combout ),
	.datab(\my_processor|alu_A[3]~56_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2 .lut_mask = 16'hAFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout )))) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~7_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~1_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3 .lut_mask = 16'hFA0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ) # (\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout  & ((!\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 .lut_mask = 16'hF0CA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor3~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor3~0_combout  = \my_processor|alu_B[3]~11_combout  $ (((\my_processor|alu_A[31]~0_combout  & (\my_processor|WM_bypass_data[3]~7_combout )) # (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|alu_A[3]~55_combout 
// )))))

	.dataa(\my_processor|alu_B[3]~11_combout ),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[3]~7_combout ),
	.datad(\my_processor|alu_A[3]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor3~0 .lut_mask = 16'h596A;
defparam \my_processor|aluer|subtraction|eba_0|xor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_0|xor3~0_combout  $ (((\my_processor|alu_B[2]~9_combout  & (\my_processor|alu_A[2]~58_combout  & \my_processor|aluer|subtraction|eba_0|orc1~combout )) # 
// (!\my_processor|alu_B[2]~9_combout  & ((\my_processor|alu_A[2]~58_combout ) # (\my_processor|aluer|subtraction|eba_0|orc1~combout )))))

	.dataa(\my_processor|alu_B[2]~9_combout ),
	.datab(\my_processor|alu_A[2]~58_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum3 .lut_mask = 16'h2BD4;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_0|xor3~0_combout  $ (((\my_processor|alu_B[2]~9_combout  & ((\my_processor|aluer|addition|eba_0|orc1~0_combout ) # (\my_processor|alu_A[2]~58_combout ))) # 
// (!\my_processor|alu_B[2]~9_combout  & (\my_processor|aluer|addition|eba_0|orc1~0_combout  & \my_processor|alu_A[2]~58_combout ))))

	.dataa(\my_processor|alu_B[2]~9_combout ),
	.datab(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.datac(\my_processor|alu_A[2]~58_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum3 .lut_mask = 16'h17E8;
defparam \my_processor|aluer|addition|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum3~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum3~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ),
	.datad(\my_processor|aluer|addition|eba_0|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[3]~56_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ) # 
// (\my_processor|alu_B[3]~11_combout ))) # (!\my_processor|alu_A[3]~56_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout  & \my_processor|alu_B[3]~11_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[3]~56_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ),
	.datad(\my_processor|alu_B[3]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N9
dffeas \my_processor|xm1|XMoutput|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N19
dffeas \my_processor|mw1|MWmem|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \my_processor|mw1|MWout|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \my_processor|WM_bypass_data[14]~28 (
// Equation(s):
// \my_processor|WM_bypass_data[14]~28_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe14|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe14|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe14|q~q ),
	.datac(\my_processor|mw1|MWout|dffe14|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[14]~28 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N7
dffeas \my_processor|xm1|xmoldp|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N27
dffeas \my_processor|mw1|MW_oldPC|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[14]~29 (
// Equation(s):
// \my_processor|WM_bypass_data[14]~29_combout  = (\my_processor|WM_bypass_data[14]~28_combout ) # ((\my_processor|mw1|MW_oldPC|dffe14|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[14]~28_combout ),
	.datac(\my_processor|mw1|MW_oldPC|dffe14|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[14]~29 .lut_mask = 16'hFCCC;
defparam \my_processor|WM_bypass_data[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N20
cycloneive_lcell_comb \my_processor|alu_A[14]~34 (
// Equation(s):
// \my_processor|alu_A[14]~34_combout  = (\my_processor|alu_A[14]~33_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[14]~29_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|WM_bypass_data[14]~29_combout ),
	.datad(\my_processor|alu_A[14]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~34 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_A[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[30]~2_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[14]~34_combout ))

	.dataa(\my_processor|alu_A[14]~34_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[30]~2_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[22]~18_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[6]~50_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[6]~50_combout ),
	.datac(\my_processor|alu_A[22]~18_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0 .lut_mask = 16'h5044;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~11_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 .lut_mask = 16'hF4A4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum6~combout  = \my_processor|alu_A[6]~50_combout  $ (\my_processor|aluer|subtraction|eba_0|orc5~combout  $ (\my_processor|alu_B[6]~15_combout ))

	.dataa(\my_processor|alu_A[6]~50_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.datad(\my_processor|alu_B[6]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum6 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum6~combout  = \my_processor|alu_A[6]~50_combout  $ (\my_processor|alu_B[6]~15_combout  $ (\my_processor|aluer|addition|eba_0|orc5~0_combout ))

	.dataa(\my_processor|alu_A[6]~50_combout ),
	.datab(\my_processor|alu_B[6]~15_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum6 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum6~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum6~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ),
	.datab(\my_processor|aluer|addition|eba_0|xor_sum6~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 .lut_mask = 16'hF50C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout  & ((\my_processor|alu_B[6]~15_combout ) # ((\my_processor|alu_A[6]~50_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout  & (\my_processor|alu_B[6]~15_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[6]~50_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ),
	.datab(\my_processor|alu_B[6]~15_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[6]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N9
dffeas \my_processor|xm1|XMoutput|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \my_processor|dx1|A_in[6]~24 (
// Equation(s):
// \my_processor|dx1|A_in[6]~24_combout  = (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & \my_regfile|gen_registers[31].regs|dffe6|q~q )))

	.dataa(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[6]~24 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N31
dffeas \my_processor|dx1|DXA|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|A_in[6]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \my_processor|alu_A[6]~49 (
// Equation(s):
// \my_processor|alu_A[6]~49_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe6|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe6|q~q )))))

	.dataa(\my_processor|needs_bypassing_A~combout ),
	.datab(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datac(\my_processor|dx1|DXA|dffe6|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~49 .lut_mask = 16'h00D8;
defparam \my_processor|alu_A[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \my_processor|alu_A[6]~50 (
// Equation(s):
// \my_processor|alu_A[6]~50_combout  = (\my_processor|alu_A[6]~49_combout ) # ((\my_processor|WM_bypass_data[6]~13_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[6]~13_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[6]~49_combout ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~50 .lut_mask = 16'hFAF0;
defparam \my_processor|alu_A[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[2]~58_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[6]~50_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[6]~50_combout ),
	.datad(\my_processor|alu_A[2]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[4]~54_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~54_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout  = (!\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout 
// )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 .lut_mask = 16'h00AC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~22_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum0~combout  = \my_processor|alu_B[8]~45_combout  $ (\my_processor|alu_A[8]~46_combout  $ (\my_processor|aluer|subtraction|eba_0|orc7~combout ))

	.dataa(\my_processor|alu_B[8]~45_combout ),
	.datab(\my_processor|alu_A[8]~46_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum0 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum0~combout  = \my_processor|alu_B[8]~45_combout  $ (\my_processor|alu_A[8]~46_combout  $ (\my_processor|aluer|addition|eba_0|orc7~0_combout ))

	.dataa(\my_processor|alu_B[8]~45_combout ),
	.datab(\my_processor|alu_A[8]~46_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_0|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum0 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_1|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|addition|eba_1|xor_sum0~combout  & !\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ),
	.datab(\my_processor|aluer|addition|eba_1|xor_sum0~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 .lut_mask = 16'hF05C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout  = (\my_processor|alu_B[8]~45_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ) # ((\my_processor|alu_A[8]~46_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[8]~45_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout  & ((\my_processor|alu_A[8]~46_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[8]~45_combout ),
	.datab(\my_processor|alu_A[8]~46_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 .lut_mask = 16'hE8F0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \my_processor|xm1|XMoutput|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \my_processor|alu_A[8]~45 (
// Equation(s):
// \my_processor|alu_A[8]~45_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe8|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe8|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe8|q~q ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datad(\my_processor|alu_A[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~45 .lut_mask = 16'h00E2;
defparam \my_processor|alu_A[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \my_processor|alu_A[8]~46 (
// Equation(s):
// \my_processor|alu_A[8]~46_combout  = (\my_processor|alu_A[8]~45_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[8]~17_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|WM_bypass_data[8]~17_combout ),
	.datad(\my_processor|alu_A[8]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~46 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_A[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (((\my_processor|alu_A[31]~66_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[16]~30_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[16]~30_combout ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  & (((\my_processor|dx1|DXIR|dffe10|q~q ) # (\my_processor|alu_A[24]~14_combout )))) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  & (\my_processor|alu_A[8]~46_combout  & (!\my_processor|dx1|DXIR|dffe10|q~q )))

	.dataa(\my_processor|alu_A[8]~46_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|alu_A[18]~26_combout )) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & 
// ((\my_processor|alu_A[2]~58_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datac(\my_processor|alu_A[18]~26_combout ),
	.datad(\my_processor|alu_A[2]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0 .lut_mask = 16'hE6A2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout )))) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ))) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout  & (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1 .lut_mask = 16'hF4A4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[1]~61_combout  & \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2 .lut_mask = 16'h5000;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum2~combout  = \my_processor|alu_A[2]~58_combout  $ (\my_processor|aluer|addition|eba_0|orc1~0_combout  $ (\my_processor|alu_B[2]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[2]~58_combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.datad(\my_processor|alu_B[2]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum2~combout  = \my_processor|aluer|subtraction|eba_0|orc1~combout  $ (\my_processor|alu_A[2]~58_combout  $ (\my_processor|alu_B[2]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.datac(\my_processor|alu_A[2]~58_combout ),
	.datad(\my_processor|alu_B[2]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_0|xor_sum2~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum2~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  = (\my_processor|alu_B[2]~9_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ) # ((\my_processor|alu_A[2]~58_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[2]~9_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout  & ((\my_processor|alu_A[2]~58_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[2]~9_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ),
	.datac(\my_processor|alu_A[2]~58_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 .lut_mask = 16'hE8CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \my_processor|xm1|XMoutput|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N13
dffeas \my_processor|mw1|MWmem|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N7
dffeas \my_processor|mw1|MWout|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[12]~24 (
// Equation(s):
// \my_processor|WM_bypass_data[12]~24_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe12|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe12|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe12|q~q ),
	.datac(\my_processor|mw1|MWout|dffe12|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[12]~24 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \my_processor|WM_bypass_data[12]~25 (
// Equation(s):
// \my_processor|WM_bypass_data[12]~25_combout  = (\my_processor|WM_bypass_data[12]~24_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe12|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe12|q~q ),
	.datad(\my_processor|WM_bypass_data[12]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[12]~25 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N5
dffeas \my_regfile|gen_registers[31].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~16 (
// Equation(s):
// \my_processor|dx1|B_in[12]~16_combout  = (\my_regfile|gen_registers[31].regs|dffe12|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~16 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N27
dffeas \my_processor|dx1|DXB|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \my_processor|PC_calculated[12]~40 (
// Equation(s):
// \my_processor|PC_calculated[12]~40_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout ) # (\my_processor|dx1|FDPC|dffe12|q~q )))) # (!\my_processor|flush~4_combout  & (\my_processor|dx1|DXIR|dffe12|q~q  & 
// (!\my_processor|PC|dffe19|q~2_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|dx1|FDPC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~40 .lut_mask = 16'hCEC2;
defparam \my_processor|PC_calculated[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \my_processor|PC_calculated[12]~41 (
// Equation(s):
// \my_processor|PC_calculated[12]~41_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[12]~40_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout )) # (!\my_processor|PC_calculated[12]~40_combout  & 
// ((\my_processor|dx1|DXB|dffe12|q~q ))))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[12]~40_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe12|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[12]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~41 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \my_processor|PC_calculated[12]~42 (
// Equation(s):
// \my_processor|PC_calculated[12]~42_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|xor_sum4~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[12]~41_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_1|xor_sum4~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[12]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~42 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \my_processor|PC|dffe12|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum5~combout  = \my_processor|PC|dffe13|q~q  $ (((\my_processor|PC|dffe11|q~q  & (\my_processor|PCadder|eba_1|andc2~combout  & \my_processor|PC|dffe12|q~q ))))

	.dataa(\my_processor|PC|dffe11|q~q ),
	.datab(\my_processor|PC|dffe13|q~q ),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(\my_processor|PC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum5 .lut_mask = 16'h6CCC;
defparam \my_processor|PCadder|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe13|q~q  $ (\my_processor|dx1|DXIR|dffe13|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc4~1_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.datab(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum5 .lut_mask = 16'hE11E;
defparam \my_processor|PCadder_branch|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \my_processor|PC_calculated[13]~43 (
// Equation(s):
// \my_processor|PC_calculated[13]~43_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe13|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXIR|dffe13|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|dx1|DXB|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~43 .lut_mask = 16'hF2C2;
defparam \my_processor|PC_calculated[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \my_processor|PC_calculated[13]~44 (
// Equation(s):
// \my_processor|PC_calculated[13]~44_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[13]~43_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum5~combout )) # (!\my_processor|PC_calculated[13]~43_combout  & 
// ((\my_processor|dx1|FDPC|dffe13|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[13]~43_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum5~combout ),
	.datab(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~44 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \my_processor|PC_calculated[13]~45 (
// Equation(s):
// \my_processor|PC_calculated[13]~45_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|xor_sum5~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[13]~44_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_1|xor_sum5~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[13]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~45 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \my_processor|PC|dffe13|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[13]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_1|andc5 (
// Equation(s):
// \my_processor|PCadder|eba_1|andc5~combout  = (\my_processor|PC|dffe11|q~q  & (\my_processor|PC|dffe13|q~q  & (\my_processor|PCadder|eba_1|andc2~combout  & \my_processor|PC|dffe12|q~q )))

	.dataa(\my_processor|PC|dffe11|q~q ),
	.datab(\my_processor|PC|dffe13|q~q ),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(\my_processor|PC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|andc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|andc5 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_1|andc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum7~combout  = \my_processor|PC|dffe15|q~q  $ (((\my_processor|PCadder|eba_1|andc5~combout  & \my_processor|PC|dffe14|q~q )))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_1|andc5~combout ),
	.datad(\my_processor|PC|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum7 .lut_mask = 16'h5AAA;
defparam \my_processor|PCadder|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum7~combout  = \my_processor|dx1|DXIR|dffe15|q~q  $ (\my_processor|dx1|FDPC|dffe15|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|PCadder_branch|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \my_processor|PC_calculated[15]~49 (
// Equation(s):
// \my_processor|PC_calculated[15]~49_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe15|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXIR|dffe15|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe15|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|dx1|DXIR|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~49 .lut_mask = 16'hE3E0;
defparam \my_processor|PC_calculated[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \my_processor|PC_calculated[15]~50 (
// Equation(s):
// \my_processor|PC_calculated[15]~50_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[15]~49_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum7~combout ))) # (!\my_processor|PC_calculated[15]~49_combout  & 
// (\my_processor|dx1|FDPC|dffe15|q~q )))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[15]~49_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|xor_sum7~combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[15]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~50 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \my_processor|PC_calculated[15]~51 (
// Equation(s):
// \my_processor|PC_calculated[15]~51_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|xor_sum7~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[15]~50_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_1|xor_sum7~combout ),
	.datac(\my_processor|PC_calculated[15]~50_combout ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~51 .lut_mask = 16'hCCF0;
defparam \my_processor|PC_calculated[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N15
dffeas \my_processor|PC|dffe15|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[15]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc0 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc0~combout  = (\my_processor|PC|dffe15|q~q  & (\my_processor|PC|dffe14|q~q  & (\my_processor|PC|dffe16|q~q  & \my_processor|PCadder|eba_1|andc5~combout )))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(\my_processor|PC|dffe14|q~q ),
	.datac(\my_processor|PC|dffe16|q~q ),
	.datad(\my_processor|PCadder|eba_1|andc5~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc0 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum1~combout  = \my_processor|dx1|FDPC|dffe17|q~q  $ (((\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe16|q~q  & !\my_processor|PCadder_branch|eba_1|orc7~0_combout )) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe16|q~q  & \my_processor|PCadder_branch|eba_1|orc7~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum1 .lut_mask = 16'h9CC6;
defparam \my_processor|PCadder_branch|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
cycloneive_lcell_comb \my_processor|PC_calculated[17]~55 (
// Equation(s):
// \my_processor|PC_calculated[17]~55_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe17|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXIR|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe17|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|DXB|dffe17|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~55 .lut_mask = 16'hFC22;
defparam \my_processor|PC_calculated[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \my_processor|PC_calculated[17]~56 (
// Equation(s):
// \my_processor|PC_calculated[17]~56_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[17]~55_combout  & (\my_processor|PCadder_branch|eba_2|xor_sum1~combout )) # (!\my_processor|PC_calculated[17]~55_combout  & 
// ((\my_processor|dx1|FDPC|dffe17|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[17]~55_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum1~combout ),
	.datab(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[17]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~56 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \my_processor|PC_calculated[17]~57 (
// Equation(s):
// \my_processor|PC_calculated[17]~57_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_2|andc0~combout  $ ((\my_processor|PC|dffe17|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[17]~56_combout ))))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|PCadder|eba_2|andc0~combout ),
	.datac(\my_processor|PC|dffe17|q~q ),
	.datad(\my_processor|PC_calculated[17]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~57 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \my_processor|PC|dffe17|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[17]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[17]~17 (
// Equation(s):
// \my_processor|PC_in_FD[17]~17_combout  = (\my_processor|PC|dffe17|q~q  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|PC|dffe17|q~q ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[17]~17 .lut_mask = 16'h0020;
defparam \my_processor|PC_in_FD[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \my_processor|PC_FD1|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \my_processor|dx1|PC_in[17]~17 (
// Equation(s):
// \my_processor|dx1|PC_in[17]~17_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|PC_FD1|dffe17|q~q  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|PC_FD1|dffe17|q~q ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[17]~17 .lut_mask = 16'h1000;
defparam \my_processor|dx1|PC_in[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \my_processor|dx1|FDPC|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N31
dffeas \my_processor|xm1|xmoldp|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N25
dffeas \my_processor|mw1|MW_oldPC|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N19
dffeas \my_processor|mw1|MWout|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe17|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe17|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe17|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe17|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe17|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N13
dffeas \my_processor|mw1|MWmem|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe17|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[17]~34 (
// Equation(s):
// \my_processor|WM_bypass_data[17]~34_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe17|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe17|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe17|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[17]~34 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[17]~35 (
// Equation(s):
// \my_processor|WM_bypass_data[17]~35_combout  = (\my_processor|WM_bypass_data[17]~34_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe17|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe17|q~q ),
	.datad(\my_processor|WM_bypass_data[17]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[17]~35 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \my_processor|dx1|A_in[17]~13 (
// Equation(s):
// \my_processor|dx1|A_in[17]~13_combout  = (\my_regfile|gen_registers[31].regs|dffe17|q~q  & (\my_processor|dx1|DXA|dffe24|q~0_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_processor|flush~5_combout )))

	.dataa(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.datab(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[17]~13 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N1
dffeas \my_processor|dx1|DXA|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[17]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \my_processor|alu_A[17]~27 (
// Equation(s):
// \my_processor|alu_A[17]~27_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & ((\my_processor|xm1|XMoutput|dffe17|q~q ))) # (!\my_processor|needs_bypassing_A~combout  & (\my_processor|dx1|DXA|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXA|dffe17|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~27 .lut_mask = 16'h0C0A;
defparam \my_processor|alu_A[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \my_processor|alu_A[17]~28 (
// Equation(s):
// \my_processor|alu_A[17]~28_combout  = (\my_processor|alu_A[17]~27_combout ) # ((\my_processor|WM_bypass_data[17]~35_combout  & \my_processor|alu_A[31]~0_combout ))

	.dataa(\my_processor|WM_bypass_data[17]~35_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[17]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~28 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_A[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & 
// (\my_processor|alu_A[1]~61_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~1_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4 .lut_mask = 16'h7564;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ))) # (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout  & (\my_processor|alu_A[17]~28_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout ))))

	.dataa(\my_processor|alu_A[17]~28_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~4_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5 .lut_mask = 16'hF838;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~5_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 .lut_mask = 16'hADA8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 .lut_mask = 16'hEC64;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum1~combout  = \my_processor|alu_A[1]~61_combout  $ (\my_processor|alu_B[1]~7_combout  $ (((\my_processor|alu_A[0]~64_combout  & \my_processor|alu_B[0]~5_combout ))))

	.dataa(\my_processor|alu_A[0]~64_combout ),
	.datab(\my_processor|alu_B[0]~5_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|alu_B[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum1 .lut_mask = 16'h8778;
defparam \my_processor|aluer|addition|eba_0|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum1~combout  = \my_processor|alu_A[1]~61_combout  $ (\my_processor|alu_B[1]~7_combout  $ (((\my_processor|alu_A[0]~64_combout ) # (!\my_processor|alu_B[0]~5_combout ))))

	.dataa(\my_processor|alu_A[0]~64_combout ),
	.datab(\my_processor|alu_B[0]~5_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|alu_B[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum1 .lut_mask = 16'hB44B;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_0|xor_sum1~combout )))) # (!\my_processor|alu_op[0]~0_combout 
//  & (\my_processor|aluer|addition|eba_0|xor_sum1~combout  & ((!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_0|xor_sum1~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 .lut_mask = 16'hCC2E;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_B[1]~7_combout  & ((\my_processor|alu_A[1]~61_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ))) # (!\my_processor|alu_B[1]~7_combout  & (\my_processor|alu_A[1]~61_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_B[1]~7_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \my_processor|xm1|XMoutput|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N11
dffeas \my_processor|mw1|MWmem|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N25
dffeas \my_processor|mw1|MWout|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[4]~8 (
// Equation(s):
// \my_processor|WM_bypass_data[4]~8_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe4|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe4|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe4|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe4|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[4]~8 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[4]~9 (
// Equation(s):
// \my_processor|WM_bypass_data[4]~9_combout  = (\my_processor|WM_bypass_data[4]~8_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe4|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe4|q~q ),
	.datad(\my_processor|WM_bypass_data[4]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[4]~9 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \my_processor|alu_A[4]~54 (
// Equation(s):
// \my_processor|alu_A[4]~54_combout  = (\my_processor|alu_A[31]~0_combout  & (\my_processor|WM_bypass_data[4]~9_combout )) # (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|alu_A[4]~53_combout )))

	.dataa(\my_processor|WM_bypass_data[4]~9_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|alu_A[4]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~54 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_A[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[20]~22_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[4]~54_combout ))))

	.dataa(\my_processor|alu_A[4]~54_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3 .lut_mask = 16'h0E02;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[24]~14_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[8]~46_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[24]~14_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[8]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 .lut_mask = 16'hD080;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[16]~30_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[0]~64_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[0]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 .lut_mask = 16'h0D08;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (((\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ) # (\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~5_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 .lut_mask = 16'hBBB8;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 .lut_mask = 16'hE040;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout  = (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ) # ((!\my_processor|alu_op[0]~0_combout  & 
// \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 .lut_mask = 16'h0F04;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout  & 
// (\my_processor|alu_op[0]~0_combout  & \my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~6_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 .lut_mask = 16'hEAAA;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_A[0]~64_combout ) # (\my_processor|alu_B[0]~5_combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|alu_A[0]~64_combout  & \my_processor|alu_B[0]~5_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[0]~64_combout  $ (\my_processor|alu_B[0]~5_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_A[0]~64_combout ),
	.datad(\my_processor|alu_B[0]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0 .lut_mask = 16'hADD0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout  = (\my_processor|alu_op[2]~2_combout  & (!\my_processor|alu_op[1]~1_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ))) # 
// (!\my_processor|alu_op[2]~2_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~0_combout ),
	.datad(\my_processor|alu_op[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 .lut_mask = 16'h44F0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout  & (((\my_processor|dx1|DXcontrol|dffe17|q~q ) # (!\my_processor|dx1|DXcontrol|dffe0|q~q )) # 
// (!\my_processor|dx1|DXIR|dffe6|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ),
	.datac(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datad(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 .lut_mask = 16'hC4CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N31
dffeas \my_processor|xm1|XMoutput|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N13
dffeas \my_processor|xm1|b|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \my_processor|data[11]~11 (
// Equation(s):
// \my_processor|data[11]~11_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & ((\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|WM_bypass_data[11]~23_combout )) # (!\my_processor|xm1|XMcontrol|dffe5|q~q  & ((\my_processor|xm1|b|dffe11|q~q ))))) # 
// (!\my_processor|mw1|MWctrl|dffe4|q~q  & (((\my_processor|xm1|b|dffe11|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|WM_bypass_data[11]~23_combout ),
	.datac(\my_processor|xm1|b|dffe11|q~q ),
	.datad(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~11 .lut_mask = 16'hD8F0;
defparam \my_processor|data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~11_combout ,\my_processor|data[10]~10_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe10|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe10|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N29
dffeas \my_processor|mw1|MWmem|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N19
dffeas \my_processor|mw1|MWout|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[10]~20 (
// Equation(s):
// \my_processor|WM_bypass_data[10]~20_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe10|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe10|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe10|q~q ),
	.datac(\my_processor|mw1|MWout|dffe10|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[10]~20 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[10]~21 (
// Equation(s):
// \my_processor|WM_bypass_data[10]~21_combout  = (\my_processor|WM_bypass_data[10]~20_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe10|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe10|q~q ),
	.datad(\my_processor|WM_bypass_data[10]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[10]~21 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe10|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe10|q~feeder_combout  = \my_processor|WM_bypass_data[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N31
dffeas \my_regfile|gen_registers[31].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~18 (
// Equation(s):
// \my_processor|dx1|B_in[10]~18_combout  = (\my_regfile|gen_registers[31].regs|dffe10|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~18 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N5
dffeas \my_processor|dx1|DXB|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[10]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \my_processor|alu_B[10]~42 (
// Equation(s):
// \my_processor|alu_B[10]~42_combout  = (\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[8]~3_combout )))) # (!\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[10]~21_combout ))) # 
// (!\my_processor|alu_B[8]~3_combout  & (\my_processor|dx1|DXB|dffe10|q~q ))))

	.dataa(\my_processor|alu_B[8]~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe10|q~q ),
	.datac(\my_processor|alu_B[8]~3_combout ),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[10]~42 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_B[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \my_processor|alu_B[10]~43 (
// Equation(s):
// \my_processor|alu_B[10]~43_combout  = (\my_processor|alu_B[8]~0_combout  & ((\my_processor|alu_B[10]~42_combout  & (\my_processor|xm1|XMoutput|dffe10|q~q )) # (!\my_processor|alu_B[10]~42_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ))))) # 
// (!\my_processor|alu_B[8]~0_combout  & (((\my_processor|alu_B[10]~42_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|alu_B[10]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[10]~43 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum2~combout  = \my_processor|alu_B[10]~43_combout  $ (\my_processor|alu_A[10]~42_combout  $ (\my_processor|aluer|addition|eba_1|orc1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[10]~43_combout ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum2~combout  = \my_processor|alu_B[10]~43_combout  $ (\my_processor|alu_A[10]~42_combout  $ (\my_processor|aluer|subtraction|eba_1|orc1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[10]~43_combout ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum2~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|addition|eba_1|xor_sum2~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 .lut_mask = 16'hA4F4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_B[10]~43_combout  & ((\my_processor|alu_A[10]~42_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ))) # (!\my_processor|alu_B[10]~43_combout  & (\my_processor|alu_A[10]~42_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_B[10]~43_combout ),
	.datac(\my_processor|alu_A[10]~42_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24 .lut_mask = 16'hFA50;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout  = (!\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~7_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~6_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~23_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 .lut_mask = 16'hBCB0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N23
dffeas \my_processor|xm1|XMoutput|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \my_processor|dx1|A_in[10]~20 (
// Equation(s):
// \my_processor|dx1|A_in[10]~20_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & (\my_regfile|gen_registers[31].regs|dffe10|q~q  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[10]~20 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N1
dffeas \my_processor|dx1|DXA|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[10]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \my_processor|alu_A[10]~41 (
// Equation(s):
// \my_processor|alu_A[10]~41_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe10|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe10|q~q )))))

	.dataa(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.datab(\my_processor|dx1|DXA|dffe10|q~q ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|needs_bypassing_A~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~41 .lut_mask = 16'h0A0C;
defparam \my_processor|alu_A[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \my_processor|alu_A[10]~42 (
// Equation(s):
// \my_processor|alu_A[10]~42_combout  = (\my_processor|alu_A[10]~41_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[10]~21_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[31]~0_combout ),
	.datac(\my_processor|alu_A[10]~41_combout ),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~42 .lut_mask = 16'hFCF0;
defparam \my_processor|alu_A[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor3~2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor3~2_combout  = \my_processor|alu_B[11]~41_combout  $ (((\my_processor|alu_A[31]~0_combout  & ((\my_processor|WM_bypass_data[11]~23_combout ))) # (!\my_processor|alu_A[31]~0_combout  & 
// (\my_processor|alu_A[11]~39_combout ))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|alu_A[11]~39_combout ),
	.datac(\my_processor|alu_B[11]~41_combout ),
	.datad(\my_processor|WM_bypass_data[11]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor3~2 .lut_mask = 16'h1EB4;
defparam \my_processor|aluer|subtraction|eba_1|xor3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_1|xor3~2_combout  $ (((\my_processor|alu_A[10]~42_combout  & ((\my_processor|alu_B[10]~43_combout ) # (\my_processor|aluer|addition|eba_1|orc1~0_combout ))) # 
// (!\my_processor|alu_A[10]~42_combout  & (\my_processor|alu_B[10]~43_combout  & \my_processor|aluer|addition|eba_1|orc1~0_combout ))))

	.dataa(\my_processor|alu_A[10]~42_combout ),
	.datab(\my_processor|alu_B[10]~43_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor3~2_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum3 .lut_mask = 16'h1E78;
defparam \my_processor|aluer|addition|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_1|xor3~2_combout  $ (((\my_processor|alu_A[10]~42_combout  & ((\my_processor|aluer|subtraction|eba_1|orc1~combout ) # (!\my_processor|alu_B[10]~43_combout ))) # 
// (!\my_processor|alu_A[10]~42_combout  & (!\my_processor|alu_B[10]~43_combout  & \my_processor|aluer|subtraction|eba_1|orc1~combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|xor3~2_combout ),
	.datab(\my_processor|alu_A[10]~42_combout ),
	.datac(\my_processor|alu_B[10]~43_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum3 .lut_mask = 16'h65A6;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum3~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum3~combout  & ((!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_1|xor_sum3~combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum3~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 .lut_mask = 16'hF03A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout  = (\my_processor|alu_B[11]~41_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ) # ((\my_processor|alu_A[11]~40_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[11]~41_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout  & ((\my_processor|alu_A[11]~40_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[11]~41_combout ),
	.datab(\my_processor|alu_A[11]~40_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~18_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \my_processor|xm1|XMoutput|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N17
dffeas \my_processor|mw1|MWout|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \my_processor|mw1|MWmem|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[11]~22 (
// Equation(s):
// \my_processor|WM_bypass_data[11]~22_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe11|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe11|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe11|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[11]~22 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[11]~23 (
// Equation(s):
// \my_processor|WM_bypass_data[11]~23_combout  = (\my_processor|WM_bypass_data[11]~22_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe11|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe11|q~q ),
	.datad(\my_processor|WM_bypass_data[11]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[11]~23 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe11|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe11|q~feeder_combout  = \my_processor|WM_bypass_data[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[11]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe11|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe11|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe11|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N5
dffeas \my_regfile|gen_registers[31].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe11|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~17 (
// Equation(s):
// \my_processor|dx1|B_in[11]~17_combout  = (\my_regfile|gen_registers[31].regs|dffe11|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~17 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \my_processor|dx1|DXB|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[11]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \my_processor|PC_calculated[11]~37 (
// Equation(s):
// \my_processor|PC_calculated[11]~37_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe11|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXIR|dffe11|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~37 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \my_processor|PC_calculated[11]~38 (
// Equation(s):
// \my_processor|PC_calculated[11]~38_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[11]~37_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum3~combout )) # (!\my_processor|PC_calculated[11]~37_combout  & 
// ((\my_processor|dx1|FDPC|dffe11|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[11]~37_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum3~combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datad(\my_processor|PC_calculated[11]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~38 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \my_processor|PC_calculated[11]~39 (
// Equation(s):
// \my_processor|PC_calculated[11]~39_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|andc2~combout  $ ((\my_processor|PC|dffe11|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[11]~38_combout ))))

	.dataa(\my_processor|flush~5_combout ),
	.datab(\my_processor|PCadder|eba_1|andc2~combout ),
	.datac(\my_processor|PC|dffe11|q~q ),
	.datad(\my_processor|PC_calculated[11]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~39 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N3
dffeas \my_processor|PC|dffe11|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \my_processor|FD_in[10]~28 (
// Equation(s):
// \my_processor|FD_in[10]~28_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|FD_in[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[10]~28 .lut_mask = 16'h0200;
defparam \my_processor|FD_in[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N25
dffeas \my_processor|FD_IR1|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[10]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \my_processor|dx1|IR_in[10]~14 (
// Equation(s):
// \my_processor|dx1|IR_in[10]~14_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|FD_IR1|dffe10|q~q  & (!\my_processor|branch_taken~0_combout  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|FD_IR1|dffe10|q~q ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[10]~14 .lut_mask = 16'h0400;
defparam \my_processor|dx1|IR_in[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N15
dffeas \my_processor|dx1|DXIR|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum2~0_combout  = \my_processor|dx1|DXIR|dffe10|q~q  $ (\my_processor|dx1|FDPC|dffe10|q~q  $ (\my_processor|PCadder_branch|eba_1|orc1~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum2~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_1|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \my_processor|PC_calculated[10]~34 (
// Equation(s):
// \my_processor|PC_calculated[10]~34_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe10|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXIR|dffe10|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~34 .lut_mask = 16'hF0AC;
defparam \my_processor|PC_calculated[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \my_processor|PC_calculated[10]~35 (
// Equation(s):
// \my_processor|PC_calculated[10]~35_combout  = (\my_processor|PC_calculated[10]~34_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ) # ((!\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|PC_calculated[10]~34_combout  & 
// (((\my_processor|dx1|DXB|dffe10|q~q  & \my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe10|q~q ),
	.datac(\my_processor|PC_calculated[10]~34_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~35 .lut_mask = 16'hACF0;
defparam \my_processor|PC_calculated[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \my_processor|PC_calculated[10]~36 (
// Equation(s):
// \my_processor|PC_calculated[10]~36_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|xor_sum2~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[10]~35_combout )))

	.dataa(\my_processor|flush~5_combout ),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_1|xor_sum2~combout ),
	.datad(\my_processor|PC_calculated[10]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~36 .lut_mask = 16'hF5A0;
defparam \my_processor|PC_calculated[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N13
dffeas \my_processor|PC|dffe10|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N6
cycloneive_lcell_comb \my_processor|FD_in[9]~31 (
// Equation(s):
// \my_processor|FD_in[9]~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[9]~31 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N7
dffeas \my_processor|FD_IR1|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N2
cycloneive_lcell_comb \my_processor|dx1|IR_in[9]~17 (
// Equation(s):
// \my_processor|dx1|IR_in[9]~17_combout  = (\my_processor|FD_IR1|dffe9|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe9|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[9]~17 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N3
dffeas \my_processor|dx1|DXIR|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[9]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum1~combout  = \my_processor|dx1|DXIR|dffe9|q~q  $ (\my_processor|dx1|FDPC|dffe9|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc0~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc0~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.datac(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.datad(\my_processor|dx1|FDPC|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum1 .lut_mask = 16'hA956;
defparam \my_processor|PCadder_branch|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \my_processor|PC_calculated[9]~31 (
// Equation(s):
// \my_processor|PC_calculated[9]~31_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe9|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXIR|dffe9|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~31 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \my_processor|PC_calculated[9]~32 (
// Equation(s):
// \my_processor|PC_calculated[9]~32_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[9]~31_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum1~combout ))) # (!\my_processor|PC_calculated[9]~31_combout  & 
// (\my_processor|dx1|FDPC|dffe9|q~q )))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[9]~31_combout ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|FDPC|dffe9|q~q ),
	.datac(\my_processor|PCadder_branch|eba_1|xor_sum1~combout ),
	.datad(\my_processor|PC_calculated[9]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~32 .lut_mask = 16'hF588;
defparam \my_processor|PC_calculated[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \my_processor|PC_calculated[9]~33 (
// Equation(s):
// \my_processor|PC_calculated[9]~33_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_1|xor_sum1~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[9]~32_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_1|xor_sum1~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[9]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~33 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N17
dffeas \my_processor|PC|dffe9|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA66;
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N20
cycloneive_lcell_comb \my_processor|FD_in[30]~9 (
// Equation(s):
// \my_processor|FD_in[30]~9_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|FD_in[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[30]~9 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N21
dffeas \my_processor|FD_IR1|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[30]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N2
cycloneive_lcell_comb \my_processor|controls|control[5]~4 (
// Equation(s):
// \my_processor|controls|control[5]~4_combout  = (!\my_processor|FD_IR1|dffe31|q~q  & (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe27|q~q  & \my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[5]~4 .lut_mask = 16'h1000;
defparam \my_processor|controls|control[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N4
cycloneive_lcell_comb \my_processor|controls|control[5]~5 (
// Equation(s):
// \my_processor|controls|control[5]~5_combout  = (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|controls|control[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|controls|control[5]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[5]~5 .lut_mask = 16'hF000;
defparam \my_processor|controls|control[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N4
cycloneive_lcell_comb \my_processor|dx1|control_in[5]~20 (
// Equation(s):
// \my_processor|dx1|control_in[5]~20_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|controls|control[5]~5_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|controls|control[5]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[5]~20 .lut_mask = 16'h1000;
defparam \my_processor|dx1|control_in[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N5
dffeas \my_processor|dx1|DXcontrol|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y37_N21
dffeas \my_processor|xm1|XMcontrol|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N3
dffeas \my_processor|mw1|MWmem|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N17
dffeas \my_processor|mw1|MWout|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[8]~16 (
// Equation(s):
// \my_processor|WM_bypass_data[8]~16_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe8|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe8|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe8|q~q ),
	.datac(\my_processor|mw1|MWout|dffe8|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[8]~16 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \my_processor|WM_bypass_data[8]~17 (
// Equation(s):
// \my_processor|WM_bypass_data[8]~17_combout  = (\my_processor|WM_bypass_data[8]~16_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe8|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe8|q~q ),
	.datad(\my_processor|WM_bypass_data[8]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[8]~17 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N15
dffeas \my_regfile|gen_registers[31].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~19 (
// Equation(s):
// \my_processor|dx1|B_in[8]~19_combout  = (\my_regfile|gen_registers[31].regs|dffe8|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~19 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N9
dffeas \my_processor|dx1|DXB|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[8]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum0~0_combout  = \my_processor|dx1|DXIR|dffe8|q~q  $ (\my_processor|dx1|FDPC|dffe8|q~q  $ (\my_processor|PCadder_branch|eba_0|orc7~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe8|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum0~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_1|xor_sum0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \my_processor|PC_calculated[8]~28 (
// Equation(s):
// \my_processor|PC_calculated[8]~28_combout  = (\my_processor|flush~4_combout  & ((\my_processor|dx1|FDPC|dffe8|q~q ) # ((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (((\my_processor|dx1|DXIR|dffe8|q~q  & 
// !\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|FDPC|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~28 .lut_mask = 16'hAAD8;
defparam \my_processor|PC_calculated[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \my_processor|PC_calculated[8]~29 (
// Equation(s):
// \my_processor|PC_calculated[8]~29_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[8]~28_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ))) # (!\my_processor|PC_calculated[8]~28_combout  & 
// (\my_processor|dx1|DXB|dffe8|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[8]~28_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe8|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[8]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~29 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \my_processor|PC_calculated[8]~30 (
// Equation(s):
// \my_processor|PC_calculated[8]~30_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|andc7~combout  $ ((\my_processor|PC|dffe8|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[8]~29_combout ))))

	.dataa(\my_processor|PCadder|eba_0|andc7~combout ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|PC|dffe8|q~q ),
	.datad(\my_processor|PC_calculated[8]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~30 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \my_processor|PC|dffe8|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \my_processor|FD_in[7]~30 (
// Equation(s):
// \my_processor|FD_in[7]~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[7]~30 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N23
dffeas \my_processor|FD_IR1|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \my_processor|dx1|IR_in[7]~16 (
// Equation(s):
// \my_processor|dx1|IR_in[7]~16_combout  = (\my_processor|FD_IR1|dffe7|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe7|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[7]~16 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \my_processor|dx1|DXIR|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum7~combout  = \my_processor|dx1|DXIR|dffe7|q~q  $ (\my_processor|dx1|FDPC|dffe7|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc6~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.datac(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.datad(\my_processor|dx1|FDPC|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum7 .lut_mask = 16'hA956;
defparam \my_processor|PCadder_branch|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \my_processor|PC_calculated[7]~25 (
// Equation(s):
// \my_processor|PC_calculated[7]~25_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe7|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|dx1|DXB|dffe7|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~25 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \my_processor|PC_calculated[7]~26 (
// Equation(s):
// \my_processor|PC_calculated[7]~26_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[7]~25_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum7~combout )) # (!\my_processor|PC_calculated[7]~25_combout  & 
// ((\my_processor|dx1|FDPC|dffe7|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[7]~25_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum7~combout ),
	.datab(\my_processor|dx1|FDPC|dffe7|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[7]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~26 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N30
cycloneive_lcell_comb \my_processor|PC_calculated[7]~27 (
// Equation(s):
// \my_processor|PC_calculated[7]~27_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|xor_sum7~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[7]~26_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_0|xor_sum7~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[7]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~27 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N31
dffeas \my_processor|PC|dffe7|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044;
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N24
cycloneive_lcell_comb \my_processor|FD_in[28]~7 (
// Equation(s):
// \my_processor|FD_in[28]~7_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[28]~7 .lut_mask = 16'h0040;
defparam \my_processor|FD_in[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N25
dffeas \my_processor|FD_IR1|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N26
cycloneive_lcell_comb \my_processor|controls|control[16]~7 (
// Equation(s):
// \my_processor|controls|control[16]~7_combout  = (!\my_processor|FD_IR1|dffe27|q~q  & (!\my_processor|FD_IR1|dffe31|q~q  & (!\my_processor|FD_IR1|dffe29|q~q  & !\my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe31|q~q ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[16]~7 .lut_mask = 16'h0001;
defparam \my_processor|controls|control[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N16
cycloneive_lcell_comb \my_processor|controls|control[16] (
// Equation(s):
// \my_processor|controls|control [16] = (\my_processor|controls|control[16]~7_combout  & \my_processor|FD_IR1|dffe30|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|controls|control[16]~7_combout ),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control [16]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[16] .lut_mask = 16'hF000;
defparam \my_processor|controls|control[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N28
cycloneive_lcell_comb \my_processor|dx1|control_in[16]~27 (
// Equation(s):
// \my_processor|dx1|control_in[16]~27_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_processor|controls|control [16])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|controls|control [16]),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[16]~27 .lut_mask = 16'h1000;
defparam \my_processor|dx1|control_in[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N29
dffeas \my_processor|dx1|DXcontrol|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[16]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N15
dffeas \my_processor|xm1|XMcontrol|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N1
dffeas \my_processor|mw1|MWctrl|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMcontrol|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \my_processor|mw1|MWmem|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N25
dffeas \my_processor|mw1|MWout|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[6]~12 (
// Equation(s):
// \my_processor|WM_bypass_data[6]~12_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe6|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe6|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe6|q~q ),
	.datac(\my_processor|mw1|MWout|dffe6|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[6]~12 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[6]~13 (
// Equation(s):
// \my_processor|WM_bypass_data[6]~13_combout  = (\my_processor|WM_bypass_data[6]~12_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe6|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe6|q~q ),
	.datad(\my_processor|WM_bypass_data[6]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[6]~13 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N3
dffeas \my_regfile|gen_registers[31].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|gen_registers[31].and_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~4 (
// Equation(s):
// \my_processor|dx1|B_in[6]~4_combout  = (\my_regfile|gen_registers[31].regs|dffe6|q~q  & \my_processor|dx1|DXB|dffe14|q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.datad(\my_processor|dx1|DXB|dffe14|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~4 .lut_mask = 16'hF000;
defparam \my_processor|dx1|B_in[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \my_processor|dx1|DXB|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|B_in[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum6~0_combout  = \my_processor|PCadder_branch|eba_0|orc5~0_combout  $ (\my_processor|dx1|DXIR|dffe6|q~q  $ (\my_processor|dx1|FDPC|dffe6|q~q ))

	.dataa(gnd),
	.datab(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum6~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_0|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \my_processor|PC_calculated[6]~22 (
// Equation(s):
// \my_processor|PC_calculated[6]~22_combout  = (\my_processor|flush~4_combout  & (((\my_processor|dx1|FDPC|dffe6|q~q ) # (\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & (\my_processor|dx1|DXIR|dffe6|q~q  & 
// ((!\my_processor|PC|dffe19|q~2_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe6|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~22 .lut_mask = 16'hF0CA;
defparam \my_processor|PC_calculated[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \my_processor|PC_calculated[6]~23 (
// Equation(s):
// \my_processor|PC_calculated[6]~23_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[6]~22_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ))) # (!\my_processor|PC_calculated[6]~22_combout  & 
// (\my_processor|dx1|DXB|dffe6|q~q )))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[6]~22_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe6|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[6]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~23 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \my_processor|PC_calculated[6]~24 (
// Equation(s):
// \my_processor|PC_calculated[6]~24_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|xor_sum6~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[6]~23_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_0|xor_sum6~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[6]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~24 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N17
dffeas \my_processor|PC|dffe6|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
cycloneive_lcell_comb \my_processor|FD_in[5]~20 (
// Equation(s):
// \my_processor|FD_in[5]~20_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|FD_in[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[5]~20 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N13
dffeas \my_processor|FD_IR1|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \my_processor|dx1|imm_in[5]~2 (
// Equation(s):
// \my_processor|dx1|imm_in[5]~2_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_processor|FD_IR1|dffe5|q~q )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|FD_IR1|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[5]~2 .lut_mask = 16'h1000;
defparam \my_processor|dx1|imm_in[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N5
dffeas \my_processor|dx1|DXimm|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|imm_in[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe5|q~q  $ (\my_processor|dx1|DXimm|dffe5|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc4~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.datab(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datac(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum5 .lut_mask = 16'hC396;
defparam \my_processor|PCadder_branch|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \my_processor|PC_calculated[5]~19 (
// Equation(s):
// \my_processor|PC_calculated[5]~19_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXB|dffe5|q~q )) # 
// (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXimm|dffe5|q~q )))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|dx1|DXimm|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~19 .lut_mask = 16'hE5E0;
defparam \my_processor|PC_calculated[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \my_processor|PC_calculated[5]~20 (
// Equation(s):
// \my_processor|PC_calculated[5]~20_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[5]~19_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum5~combout )) # (!\my_processor|PC_calculated[5]~19_combout  & 
// ((\my_processor|dx1|FDPC|dffe5|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[5]~19_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum5~combout ),
	.datab(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[5]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~20 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \my_processor|PC_calculated[5]~21 (
// Equation(s):
// \my_processor|PC_calculated[5]~21_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|andc4~combout  $ ((\my_processor|PC|dffe5|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[5]~20_combout ))))

	.dataa(\my_processor|PCadder|eba_0|andc4~combout ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|PC|dffe5|q~q ),
	.datad(\my_processor|PC_calculated[5]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~21 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N11
dffeas \my_processor|PC|dffe5|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \my_processor|FD_in[4]~23 (
// Equation(s):
// \my_processor|FD_in[4]~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[4]~23 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N11
dffeas \my_processor|FD_IR1|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \my_processor|dx1|IR_in[4]~11 (
// Equation(s):
// \my_processor|dx1|IR_in[4]~11_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[4]~11 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N21
dffeas \my_processor|dx1|DXIR|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum4~0_combout  = \my_processor|dx1|FDPC|dffe4|q~q  $ (\my_processor|dx1|DXIR|dffe4|q~q  $ (\my_processor|PCadder_branch|eba_0|orc3~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum4~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_0|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \my_processor|PC_calculated[4]~16 (
// Equation(s):
// \my_processor|PC_calculated[4]~16_combout  = (\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|flush~4_combout )))) # (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|flush~4_combout  & (\my_processor|dx1|FDPC|dffe4|q~q )) # 
// (!\my_processor|flush~4_combout  & ((\my_processor|dx1|DXIR|dffe4|q~q )))))

	.dataa(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~16 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \my_processor|PC_calculated[4]~17 (
// Equation(s):
// \my_processor|PC_calculated[4]~17_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[4]~16_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout )) # (!\my_processor|PC_calculated[4]~16_combout  & 
// ((\my_processor|dx1|DXB|dffe4|q~q ))))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[4]~16_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe4|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~17 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \my_processor|PC_calculated[4]~18 (
// Equation(s):
// \my_processor|PC_calculated[4]~18_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|andc3~combout  $ ((\my_processor|PC|dffe4|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[4]~17_combout ))))

	.dataa(\my_processor|PCadder|eba_0|andc3~combout ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|PC|dffe4|q~q ),
	.datad(\my_processor|PC_calculated[4]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~18 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N9
dffeas \my_processor|PC|dffe4|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \my_processor|FD_in[1]~26 (
// Equation(s):
// \my_processor|FD_in[1]~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[1]~26 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \my_processor|FD_IR1|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \my_processor|dx1|imm_in[1]~1 (
// Equation(s):
// \my_processor|dx1|imm_in[1]~1_combout  = (\my_processor|FD_IR1|dffe1|q~q  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe1|q~q ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[1]~1 .lut_mask = 16'h0020;
defparam \my_processor|dx1|imm_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \my_processor|dx1|DXimm|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|imm_in[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc1~0_combout  = (\my_processor|dx1|FDPC|dffe1|q~q  & ((\my_processor|dx1|DXimm|dffe1|q~q ) # ((\my_processor|dx1|FDPC|dffe0|q~q  & \my_processor|dx1|DXimm|dffe0|q~q )))) # (!\my_processor|dx1|FDPC|dffe1|q~q  & 
// (\my_processor|dx1|FDPC|dffe0|q~q  & (\my_processor|dx1|DXimm|dffe0|q~q  & \my_processor|dx1|DXimm|dffe1|q~q )))

	.dataa(\my_processor|dx1|FDPC|dffe1|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datac(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datad(\my_processor|dx1|DXimm|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc1~0 .lut_mask = 16'hEA80;
defparam \my_processor|PCadder_branch|eba_0|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc2~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc2~1_combout  = (\my_processor|PCadder_branch|eba_0|orc1~0_combout  & ((\my_processor|dx1|DXIR|dffe2|q~q ) # (\my_processor|dx1|FDPC|dffe2|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe2|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc2~1 .lut_mask = 16'hEE00;
defparam \my_processor|PCadder_branch|eba_0|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum3~combout  = \my_processor|dx1|FDPC|dffe3|q~q  $ (\my_processor|dx1|DXIR|dffe3|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc2~1_combout ) # (\my_processor|PCadder_branch|eba_0|orc2~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe3|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum3 .lut_mask = 16'hC396;
defparam \my_processor|PCadder_branch|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \my_processor|PC_calculated[3]~13 (
// Equation(s):
// \my_processor|PC_calculated[3]~13_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe3|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXIR|dffe3|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|dx1|DXB|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~13 .lut_mask = 16'hF2C2;
defparam \my_processor|PC_calculated[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \my_processor|PC_calculated[3]~14 (
// Equation(s):
// \my_processor|PC_calculated[3]~14_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[3]~13_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum3~combout )) # (!\my_processor|PC_calculated[3]~13_combout  & 
// ((\my_processor|dx1|FDPC|dffe3|q~q ))))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[3]~13_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum3~combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|dx1|FDPC|dffe3|q~q ),
	.datad(\my_processor|PC_calculated[3]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~14 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \my_processor|PC_calculated[3]~15 (
// Equation(s):
// \my_processor|PC_calculated[3]~15_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|xor_sum3~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[3]~14_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_0|xor_sum3~combout ),
	.datac(\my_processor|PC_calculated[3]~14_combout ),
	.datad(\my_processor|flush~5_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~15 .lut_mask = 16'hCCF0;
defparam \my_processor|PC_calculated[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N25
dffeas \my_processor|PC|dffe3|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "load_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dm91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E4444;
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \my_processor|FD_in[2]~24 (
// Equation(s):
// \my_processor|FD_in[2]~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[2]~24 .lut_mask = 16'h0008;
defparam \my_processor|FD_in[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N7
dffeas \my_processor|FD_IR1|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \my_processor|dx1|IR_in[2]~9 (
// Equation(s):
// \my_processor|dx1|IR_in[2]~9_combout  = (\my_processor|FD_IR1|dffe2|q~q  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe2|q~q ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[2]~9 .lut_mask = 16'h0008;
defparam \my_processor|dx1|IR_in[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \my_processor|dx1|DXIR|dffe2|q~feeder (
// Equation(s):
// \my_processor|dx1|DXIR|dffe2|q~feeder_combout  = \my_processor|dx1|IR_in[2]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|IR_in[2]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXIR|dffe2|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe2|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|dx1|DXIR|dffe2|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N25
dffeas \my_processor|dx1|DXIR|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXIR|dffe2|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum2~0_combout  = \my_processor|dx1|DXIR|dffe2|q~q  $ (\my_processor|dx1|FDPC|dffe2|q~q  $ (\my_processor|PCadder_branch|eba_0|orc1~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe2|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum2~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_0|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \my_processor|PC_calculated[2]~10 (
// Equation(s):
// \my_processor|PC_calculated[2]~10_combout  = (\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|flush~4_combout )))) # (!\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|flush~4_combout  & (\my_processor|dx1|FDPC|dffe2|q~q )) # 
// (!\my_processor|flush~4_combout  & ((\my_processor|dx1|DXIR|dffe2|q~q )))))

	.dataa(\my_processor|dx1|FDPC|dffe2|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~10 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \my_processor|PC_calculated[2]~11 (
// Equation(s):
// \my_processor|PC_calculated[2]~11_combout  = (\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[2]~10_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout )) # (!\my_processor|PC_calculated[2]~10_combout  & 
// ((\my_processor|dx1|DXB|dffe2|q~q ))))) # (!\my_processor|PC|dffe19|q~2_combout  & (((\my_processor|PC_calculated[2]~10_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe2|q~q ),
	.datac(\my_processor|PC|dffe19|q~2_combout ),
	.datad(\my_processor|PC_calculated[2]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~11 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \my_processor|PC_calculated[2]~12 (
// Equation(s):
// \my_processor|PC_calculated[2]~12_combout  = (\my_processor|flush~5_combout  & (\my_processor|PCadder|eba_0|xor_sum2~combout )) # (!\my_processor|flush~5_combout  & ((\my_processor|PC_calculated[2]~11_combout )))

	.dataa(gnd),
	.datab(\my_processor|PCadder|eba_0|xor_sum2~combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|PC_calculated[2]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~12 .lut_mask = 16'hCFC0;
defparam \my_processor|PC_calculated[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \my_processor|PC|dffe2|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \my_processor|FD_in[21]~4 (
// Equation(s):
// \my_processor|FD_in[21]~4_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[21]~4 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N23
dffeas \my_processor|FD_IR1|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[21]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \my_processor|dx1|IR_in[21]~3 (
// Equation(s):
// \my_processor|dx1|IR_in[21]~3_combout  = (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|FD_IR1|dffe21|q~q )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|FD_IR1|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[21]~3 .lut_mask = 16'h0200;
defparam \my_processor|dx1|IR_in[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N15
dffeas \my_processor|dx1|DXIR|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[21]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \my_processor|alu_A[31]~0 (
// Equation(s):
// \my_processor|alu_A[31]~0_combout  = (!\my_processor|dx1|DXIR|dffe21|q~q  & (!\my_processor|xm1|XMcontrol|dffe4|q~q  & (\my_processor|mw1|MWctrl|dffe4|q~q  & \my_processor|A_bypass_MX_sel~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datac(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~0 .lut_mask = 16'h1000;
defparam \my_processor|alu_A[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \my_processor|dx1|A_in[19]~11 (
// Equation(s):
// \my_processor|dx1|A_in[19]~11_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|flush~5_combout  & (\my_regfile|gen_registers[31].regs|dffe19|q~q  & \my_processor|dx1|DXA|dffe24|q~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|DXA|dffe24|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|A_in[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|A_in[19]~11 .lut_mask = 16'h8000;
defparam \my_processor|dx1|A_in[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N19
dffeas \my_processor|dx1|DXA|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|A_in[19]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXA|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXA|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXA|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \my_processor|alu_A[19]~23 (
// Equation(s):
// \my_processor|alu_A[19]~23_combout  = (!\my_processor|alu_A[31]~0_combout  & ((\my_processor|needs_bypassing_A~combout  & (\my_processor|xm1|XMoutput|dffe19|q~q )) # (!\my_processor|needs_bypassing_A~combout  & ((\my_processor|dx1|DXA|dffe19|q~q )))))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|needs_bypassing_A~combout ),
	.datac(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.datad(\my_processor|dx1|DXA|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~23 .lut_mask = 16'h5140;
defparam \my_processor|alu_A[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \my_processor|alu_A[19]~24 (
// Equation(s):
// \my_processor|alu_A[19]~24_combout  = (\my_processor|alu_A[19]~23_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[19]~39_combout ))

	.dataa(\my_processor|alu_A[31]~0_combout ),
	.datab(\my_processor|WM_bypass_data[19]~39_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[19]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~24 .lut_mask = 16'hFF88;
defparam \my_processor|alu_A[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N18
cycloneive_lcell_comb \my_processor|bex_taken~2 (
// Equation(s):
// \my_processor|bex_taken~2_combout  = (!\my_processor|alu_A[19]~24_combout  & (!\my_processor|alu_A[21]~20_combout  & (!\my_processor|alu_A[22]~18_combout  & !\my_processor|alu_A[20]~22_combout )))

	.dataa(\my_processor|alu_A[19]~24_combout ),
	.datab(\my_processor|alu_A[21]~20_combout ),
	.datac(\my_processor|alu_A[22]~18_combout ),
	.datad(\my_processor|alu_A[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~2 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \my_processor|bex_taken~3 (
// Equation(s):
// \my_processor|bex_taken~3_combout  = (!\my_processor|alu_A[17]~28_combout  & (!\my_processor|alu_A[16]~30_combout  & (!\my_processor|alu_A[18]~26_combout  & !\my_processor|alu_A[15]~32_combout )))

	.dataa(\my_processor|alu_A[17]~28_combout ),
	.datab(\my_processor|alu_A[16]~30_combout ),
	.datac(\my_processor|alu_A[18]~26_combout ),
	.datad(\my_processor|alu_A[15]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~3 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N30
cycloneive_lcell_comb \my_processor|bex_taken~0 (
// Equation(s):
// \my_processor|bex_taken~0_combout  = (!\my_processor|alu_A[27]~8_combout  & (!\my_processor|alu_A[28]~6_combout  & (!\my_processor|alu_A[30]~2_combout  & !\my_processor|alu_A[29]~4_combout )))

	.dataa(\my_processor|alu_A[27]~8_combout ),
	.datab(\my_processor|alu_A[28]~6_combout ),
	.datac(\my_processor|alu_A[30]~2_combout ),
	.datad(\my_processor|alu_A[29]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~0 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N0
cycloneive_lcell_comb \my_processor|bex_taken~1 (
// Equation(s):
// \my_processor|bex_taken~1_combout  = (!\my_processor|alu_A[23]~16_combout  & (!\my_processor|alu_A[26]~10_combout  & (!\my_processor|alu_A[24]~14_combout  & !\my_processor|alu_A[25]~12_combout )))

	.dataa(\my_processor|alu_A[23]~16_combout ),
	.datab(\my_processor|alu_A[26]~10_combout ),
	.datac(\my_processor|alu_A[24]~14_combout ),
	.datad(\my_processor|alu_A[25]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~1 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N22
cycloneive_lcell_comb \my_processor|bex_taken~4 (
// Equation(s):
// \my_processor|bex_taken~4_combout  = (\my_processor|bex_taken~2_combout  & (\my_processor|bex_taken~3_combout  & (\my_processor|bex_taken~0_combout  & \my_processor|bex_taken~1_combout )))

	.dataa(\my_processor|bex_taken~2_combout ),
	.datab(\my_processor|bex_taken~3_combout ),
	.datac(\my_processor|bex_taken~0_combout ),
	.datad(\my_processor|bex_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~4 .lut_mask = 16'h8000;
defparam \my_processor|bex_taken~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \my_processor|controls|control[21]~12 (
// Equation(s):
// \my_processor|controls|control[21]~12_combout  = (!\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|controls|control[21]~6_combout  & !\my_processor|FD_IR1|dffe31|q~q ))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(gnd),
	.datac(\my_processor|controls|control[21]~6_combout ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[21]~12 .lut_mask = 16'h0050;
defparam \my_processor|controls|control[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N26
cycloneive_lcell_comb \my_processor|dx1|control_in[21]~9 (
// Equation(s):
// \my_processor|dx1|control_in[21]~9_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|controls|control[21]~12_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|controls|control[21]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[21]~9 .lut_mask = 16'h0400;
defparam \my_processor|dx1|control_in[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N27
dffeas \my_processor|dx1|DXcontrol|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N4
cycloneive_lcell_comb \my_processor|flush~2 (
// Equation(s):
// \my_processor|flush~2_combout  = (!\my_processor|dx1|DXcontrol|dffe21|q~q  & !\my_processor|dx1|DXcontrol|dffe18|q~q )

	.dataa(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|flush~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~2 .lut_mask = 16'h0055;
defparam \my_processor|flush~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \my_processor|bex_taken~7 (
// Equation(s):
// \my_processor|bex_taken~7_combout  = (!\my_processor|alu_A[5]~52_combout  & (!\my_processor|alu_A[3]~56_combout  & (!\my_processor|alu_A[4]~54_combout  & !\my_processor|alu_A[6]~50_combout )))

	.dataa(\my_processor|alu_A[5]~52_combout ),
	.datab(\my_processor|alu_A[3]~56_combout ),
	.datac(\my_processor|alu_A[4]~54_combout ),
	.datad(\my_processor|alu_A[6]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~7 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \my_processor|bex_taken~6 (
// Equation(s):
// \my_processor|bex_taken~6_combout  = (!\my_processor|alu_A[9]~44_combout  & (!\my_processor|alu_A[8]~46_combout  & (!\my_processor|alu_A[7]~48_combout  & !\my_processor|alu_A[10]~42_combout )))

	.dataa(\my_processor|alu_A[9]~44_combout ),
	.datab(\my_processor|alu_A[8]~46_combout ),
	.datac(\my_processor|alu_A[7]~48_combout ),
	.datad(\my_processor|alu_A[10]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~6 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \my_processor|bex_taken~5 (
// Equation(s):
// \my_processor|bex_taken~5_combout  = (!\my_processor|alu_A[14]~34_combout  & (!\my_processor|alu_A[13]~36_combout  & (!\my_processor|alu_A[12]~38_combout  & !\my_processor|alu_A[11]~40_combout )))

	.dataa(\my_processor|alu_A[14]~34_combout ),
	.datab(\my_processor|alu_A[13]~36_combout ),
	.datac(\my_processor|alu_A[12]~38_combout ),
	.datad(\my_processor|alu_A[11]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~5 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \my_processor|bex_taken~8 (
// Equation(s):
// \my_processor|bex_taken~8_combout  = (!\my_processor|alu_A[2]~58_combout  & (!\my_processor|alu_A[0]~64_combout  & (!\my_processor|alu_A[1]~61_combout  & !\my_processor|alu_A[31]~66_combout )))

	.dataa(\my_processor|alu_A[2]~58_combout ),
	.datab(\my_processor|alu_A[0]~64_combout ),
	.datac(\my_processor|alu_A[1]~61_combout ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~8 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \my_processor|bex_taken~9 (
// Equation(s):
// \my_processor|bex_taken~9_combout  = (\my_processor|bex_taken~7_combout  & (\my_processor|bex_taken~6_combout  & (\my_processor|bex_taken~5_combout  & \my_processor|bex_taken~8_combout )))

	.dataa(\my_processor|bex_taken~7_combout ),
	.datab(\my_processor|bex_taken~6_combout ),
	.datac(\my_processor|bex_taken~5_combout ),
	.datad(\my_processor|bex_taken~8_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~9 .lut_mask = 16'h8000;
defparam \my_processor|bex_taken~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N8
cycloneive_lcell_comb \my_processor|controls|control[8]~16 (
// Equation(s):
// \my_processor|controls|control[8]~16_combout  = (\my_processor|FD_IR1|dffe28|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & \my_processor|controls|control[8]~13_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe28|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|controls|control[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[8]~16 .lut_mask = 16'h0C00;
defparam \my_processor|controls|control[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N10
cycloneive_lcell_comb \my_processor|dx1|control_in[8]~10 (
// Equation(s):
// \my_processor|dx1|control_in[8]~10_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|controls|control[8]~16_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|controls|control[8]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[8]~10 .lut_mask = 16'h0400;
defparam \my_processor|dx1|control_in[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N11
dffeas \my_processor|dx1|DXcontrol|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N12
cycloneive_lcell_comb \my_processor|flush~3 (
// Equation(s):
// \my_processor|flush~3_combout  = (\my_processor|flush~2_combout  & (((!\my_processor|dx1|DXcontrol|dffe8|q~q ) # (!\my_processor|bex_taken~9_combout )) # (!\my_processor|bex_taken~4_combout )))

	.dataa(\my_processor|bex_taken~4_combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|bex_taken~9_combout ),
	.datad(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|flush~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~3 .lut_mask = 16'h4CCC;
defparam \my_processor|flush~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \my_processor|flush~5 (
// Equation(s):
// \my_processor|flush~5_combout  = (\my_processor|flush~3_combout  & (!\my_processor|dx1|DXcontrol|dffe19|q~q  & (!\my_processor|branch_taken~1_combout  & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|flush~3_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(\my_processor|branch_taken~1_combout ),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|flush~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~5 .lut_mask = 16'h0002;
defparam \my_processor|flush~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum1~0_combout  = \my_processor|dx1|DXimm|dffe1|q~q  $ (\my_processor|dx1|FDPC|dffe1|q~q  $ (((\my_processor|dx1|DXimm|dffe0|q~q  & \my_processor|dx1|FDPC|dffe0|q~q ))))

	.dataa(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datab(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum1~0 .lut_mask = 16'h956A;
defparam \my_processor|PCadder_branch|eba_0|xor_sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \my_processor|PC_calculated[1]~7 (
// Equation(s):
// \my_processor|PC_calculated[1]~7_combout  = (\my_processor|flush~4_combout  & (((\my_processor|PC|dffe19|q~2_combout )))) # (!\my_processor|flush~4_combout  & ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|dx1|DXB|dffe1|q~q ))) # 
// (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXimm|dffe1|q~q ))))

	.dataa(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datab(\my_processor|dx1|DXB|dffe1|q~q ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~7 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \my_processor|PC_calculated[1]~8 (
// Equation(s):
// \my_processor|PC_calculated[1]~8_combout  = (\my_processor|flush~4_combout  & ((\my_processor|PC_calculated[1]~7_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ))) # (!\my_processor|PC_calculated[1]~7_combout  & 
// (\my_processor|dx1|FDPC|dffe1|q~q )))) # (!\my_processor|flush~4_combout  & (((\my_processor|PC_calculated[1]~7_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe1|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|PC_calculated[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~8 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \my_processor|PC_calculated[1]~9 (
// Equation(s):
// \my_processor|PC_calculated[1]~9_combout  = (\my_processor|flush~5_combout  & (\my_processor|PC|dffe0|q~q  $ ((\my_processor|PC|dffe1|q~q )))) # (!\my_processor|flush~5_combout  & (((\my_processor|PC_calculated[1]~8_combout ))))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(\my_processor|flush~5_combout ),
	.datac(\my_processor|PC|dffe1|q~q ),
	.datad(\my_processor|PC_calculated[1]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~9 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N25
dffeas \my_processor|PC|dffe1|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \my_processor|FD_in[0]~25 (
// Equation(s):
// \my_processor|FD_in[0]~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[0]~25 .lut_mask = 16'h0020;
defparam \my_processor|FD_in[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N29
dffeas \my_processor|FD_IR1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[0]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \my_processor|dx1|imm_in[0]~0 (
// Equation(s):
// \my_processor|dx1|imm_in[0]~0_combout  = (\my_processor|FD_IR1|dffe0|q~q  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|FD_IR1|dffe0|q~q ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[0]~0 .lut_mask = 16'h0020;
defparam \my_processor|dx1|imm_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N23
dffeas \my_processor|dx1|DXimm|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|imm_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \my_processor|PC_calculated[0]~103 (
// Equation(s):
// \my_processor|PC_calculated[0]~103_combout  = (\my_processor|dx1|DXcontrol|dffe19|q~q  & (((\my_processor|dx1|DXB|dffe0|q~q )))) # (!\my_processor|dx1|DXcontrol|dffe19|q~q  & ((\my_processor|flush~3_combout  & (\my_processor|dx1|FDPC|dffe0|q~q )) # 
// (!\my_processor|flush~3_combout  & ((\my_processor|dx1|DXB|dffe0|q~q )))))

	.dataa(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datab(\my_processor|dx1|DXB|dffe0|q~q ),
	.datac(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datad(\my_processor|flush~3_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[0]~103 .lut_mask = 16'hCACC;
defparam \my_processor|PC_calculated[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \my_processor|PC_calculated[0]~6 (
// Equation(s):
// \my_processor|PC_calculated[0]~6_combout  = (\my_processor|flush~4_combout  & (\my_processor|PC_calculated[0]~103_combout  $ (((\my_processor|dx1|DXimm|dffe0|q~q  & \my_processor|PC|dffe19|q~2_combout ))))) # (!\my_processor|flush~4_combout  & 
// ((\my_processor|PC|dffe19|q~2_combout  & ((\my_processor|PC_calculated[0]~103_combout ))) # (!\my_processor|PC|dffe19|q~2_combout  & (\my_processor|dx1|DXimm|dffe0|q~q ))))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datac(\my_processor|PC_calculated[0]~103_combout ),
	.datad(\my_processor|PC|dffe19|q~2_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[0]~6 .lut_mask = 16'h78E4;
defparam \my_processor|PC_calculated[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \my_processor|PC|dffe0|q~feeder (
// Equation(s):
// \my_processor|PC|dffe0|q~feeder_combout  = \my_processor|PC_calculated[0]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|PC_calculated[0]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|PC|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N22
cycloneive_lcell_comb \my_processor|PC|dffe0|q~_wirecell (
// Equation(s):
// \my_processor|PC|dffe0|q~_wirecell_combout  = !\my_processor|PC|dffe0|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|PC|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe0|q~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe0|q~_wirecell .lut_mask = 16'h00FF;
defparam \my_processor|PC|dffe0|q~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N21
dffeas \my_processor|PC|dffe0|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC|dffe0|q~feeder_combout ),
	.asdata(\my_processor|PC|dffe0|q~_wirecell_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_processor|flush~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N2
cycloneive_lcell_comb \my_processor|FD_in[29]~11 (
// Equation(s):
// \my_processor|FD_in[29]~11_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|FD_in[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[29]~11 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N3
dffeas \my_processor|FD_IR1|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[29]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N0
cycloneive_lcell_comb \my_processor|controls|control[19]~10 (
// Equation(s):
// \my_processor|controls|control[19]~10_combout  = (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|controls|WideNor0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[19]~10 .lut_mask = 16'hF000;
defparam \my_processor|controls|control[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N8
cycloneive_lcell_comb \my_processor|dx1|control_in[19]~11 (
// Equation(s):
// \my_processor|dx1|control_in[19]~11_combout  = (\my_processor|controls|control[19]~10_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control[19]~10_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[19]~11 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N9
dffeas \my_processor|dx1|DXcontrol|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[19]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \my_processor|flush~4 (
// Equation(s):
// \my_processor|flush~4_combout  = (!\my_processor|dx1|DXcontrol|dffe19|q~q  & \my_processor|flush~3_combout )

	.dataa(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|flush~3_combout ),
	.cin(gnd),
	.combout(\my_processor|flush~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~4 .lut_mask = 16'h5500;
defparam \my_processor|flush~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N2
cycloneive_lcell_comb \my_processor|FD_in[31]~10 (
// Equation(s):
// \my_processor|FD_in[31]~10_combout  = (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & (\my_processor|flush~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|branch_taken~0_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|FD_in[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[31]~10 .lut_mask = 16'h1000;
defparam \my_processor|FD_in[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N3
dffeas \my_processor|FD_IR1|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[31]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N16
cycloneive_lcell_comb \my_processor|controls|control[24]~3 (
// Equation(s):
// \my_processor|controls|control[24]~3_combout  = (!\my_processor|FD_IR1|dffe31|q~q  & (!\my_processor|FD_IR1|dffe30|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & \my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[24]~3 .lut_mask = 16'h0100;
defparam \my_processor|controls|control[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N18
cycloneive_lcell_comb \my_processor|dx1|control_in[25]~16 (
// Equation(s):
// \my_processor|dx1|control_in[25]~16_combout  = (\my_processor|controls|control[24]~3_combout  & (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|flush~5_combout ))

	.dataa(\my_processor|controls|control[24]~3_combout ),
	.datab(\my_processor|FD_IR1|dffe29|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[25]~16 .lut_mask = 16'h8080;
defparam \my_processor|dx1|control_in[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N19
dffeas \my_processor|dx1|DXcontrol|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[25]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \my_processor|branch_taken~1 (
// Equation(s):
// \my_processor|branch_taken~1_combout  = (\my_processor|dx1|DXcontrol|dffe25|q~q  & (((!\my_processor|alu_B[31]~67_combout  & \my_processor|alu_A[31]~66_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum7~combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.datab(\my_processor|alu_B[31]~67_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.datad(\my_processor|alu_A[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|branch_taken~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|branch_taken~1 .lut_mask = 16'h2A0A;
defparam \my_processor|branch_taken~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N6
cycloneive_lcell_comb \my_processor|FD_in[27]~8 (
// Equation(s):
// \my_processor|FD_in[27]~8_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_processor|branch_taken~0_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|branch_taken~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[27]~8 .lut_mask = 16'h0040;
defparam \my_processor|FD_in[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N7
dffeas \my_processor|FD_IR1|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[27]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N8
cycloneive_lcell_comb \my_processor|controls|WideNor0~0 (
// Equation(s):
// \my_processor|controls|WideNor0~0_combout  = (!\my_processor|FD_IR1|dffe27|q~q  & (!\my_processor|FD_IR1|dffe30|q~q  & (!\my_processor|FD_IR1|dffe31|q~q  & !\my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|WideNor0~0 .lut_mask = 16'h0001;
defparam \my_processor|controls|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N0
cycloneive_lcell_comb \my_processor|controls|WideNor0 (
// Equation(s):
// \my_processor|controls|WideNor0~combout  = (\my_processor|controls|WideNor0~0_combout  & !\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|WideNor0~0_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|controls|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|WideNor0 .lut_mask = 16'h0C0C;
defparam \my_processor|controls|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N0
cycloneive_lcell_comb \my_processor|dx1|control_in[0]~15 (
// Equation(s):
// \my_processor|dx1|control_in[0]~15_combout  = (\my_processor|controls|WideNor0~combout  & (!\my_processor|branch_taken~1_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|controls|WideNor0~combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[0]~15 .lut_mask = 16'h0200;
defparam \my_processor|dx1|control_in[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N1
dffeas \my_processor|dx1|DXcontrol|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[0]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  = ((\my_processor|dx1|DXcontrol|dffe17|q~q ) # ((!\my_processor|dx1|DXIR|dffe4|q~q  & !\my_processor|dx1|DXIR|dffe6|q~q ))) # (!\my_processor|dx1|DXcontrol|dffe0|q~q )

	.dataa(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 .lut_mask = 16'hDDDF;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~26_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 .lut_mask = 16'hFA0C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  & (\my_processor|alu_A[31]~66_combout )) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout ))))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~20_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 .lut_mask = 16'hDDA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor6~2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor6~2_combout  = \my_processor|alu_B[30]~19_combout  $ (((\my_processor|alu_A[30]~1_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[30]~61_combout ))))

	.dataa(\my_processor|alu_B[30]~19_combout ),
	.datab(\my_processor|alu_A[30]~1_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[30]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor6~2 .lut_mask = 16'h5666;
defparam \my_processor|aluer|subtraction|eba_3|xor6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_3|xor6~2_combout  $ (\my_processor|aluer|addition|eba_3|orc5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_3|xor6~2_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum6 .lut_mask = 16'h0FF0;
defparam \my_processor|aluer|addition|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_3|xor6~2_combout  $ (((\my_processor|alu_B[29]~65_combout  & (\my_processor|alu_A[29]~4_combout  & \my_processor|aluer|subtraction|eba_3|orc4~combout )) # 
// (!\my_processor|alu_B[29]~65_combout  & ((\my_processor|alu_A[29]~4_combout ) # (\my_processor|aluer|subtraction|eba_3|orc4~combout )))))

	.dataa(\my_processor|alu_B[29]~65_combout ),
	.datab(\my_processor|alu_A[29]~4_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor6~2_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum6 .lut_mask = 16'h2DB4;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum6~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_3|xor_sum6~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout  = (\my_processor|alu_A[30]~2_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[30]~19_combout )))) # (!\my_processor|alu_A[30]~2_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout  & ((\my_processor|alu_B[30]~19_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[30]~2_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ),
	.datad(\my_processor|alu_B[30]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 .lut_mask = 16'hF8B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N3
dffeas \my_processor|xm1|XMoutput|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N8
cycloneive_lcell_comb \my_processor|alu_B[30]~18 (
// Equation(s):
// \my_processor|alu_B[30]~18_combout  = (\my_processor|alu_B[8]~3_combout  & ((\my_processor|WM_bypass_data[30]~61_combout ) # ((\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[8]~3_combout  & (((!\my_processor|alu_B[8]~0_combout  & 
// \my_processor|dx1|DXB|dffe30|q~q ))))

	.dataa(\my_processor|alu_B[8]~3_combout ),
	.datab(\my_processor|WM_bypass_data[30]~61_combout ),
	.datac(\my_processor|alu_B[8]~0_combout ),
	.datad(\my_processor|dx1|DXB|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~18 .lut_mask = 16'hADA8;
defparam \my_processor|alu_B[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \my_processor|alu_B[30]~19 (
// Equation(s):
// \my_processor|alu_B[30]~19_combout  = (\my_processor|alu_B[30]~18_combout  & ((\my_processor|xm1|XMoutput|dffe30|q~q ) # ((!\my_processor|alu_B[8]~0_combout )))) # (!\my_processor|alu_B[30]~18_combout  & (((\my_processor|dx1|DXIR|dffe16|q~q  & 
// \my_processor|alu_B[8]~0_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[30]~18_combout ),
	.datad(\my_processor|alu_B[8]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~19 .lut_mask = 16'hACF0;
defparam \my_processor|alu_B[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|and6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|and6~combout  = (!\my_processor|alu_B[30]~19_combout  & ((\my_processor|alu_A[30]~1_combout ) # ((\my_processor|alu_A[31]~0_combout  & \my_processor|WM_bypass_data[30]~61_combout ))))

	.dataa(\my_processor|alu_B[30]~19_combout ),
	.datab(\my_processor|alu_A[30]~1_combout ),
	.datac(\my_processor|alu_A[31]~0_combout ),
	.datad(\my_processor|WM_bypass_data[30]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|and6 .lut_mask = 16'h5444;
defparam \my_processor|aluer|subtraction|eba_3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|andc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|andc6~combout  = (!\my_processor|aluer|subtraction|eba_3|xor6~2_combout  & ((\my_processor|alu_B[29]~65_combout  & (\my_processor|alu_A[29]~4_combout  & \my_processor|aluer|subtraction|eba_3|orc4~combout )) # 
// (!\my_processor|alu_B[29]~65_combout  & ((\my_processor|alu_A[29]~4_combout ) # (\my_processor|aluer|subtraction|eba_3|orc4~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_3|xor6~2_combout ),
	.datab(\my_processor|alu_B[29]~65_combout ),
	.datac(\my_processor|alu_A[29]~4_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|andc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|andc6 .lut_mask = 16'h5110;
defparam \my_processor|aluer|subtraction|eba_3|andc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum7~combout  = \my_processor|alu_A[31]~66_combout  $ (\my_processor|alu_B[31]~67_combout  $ (((\my_processor|aluer|subtraction|eba_3|and6~combout ) # (\my_processor|aluer|subtraction|eba_3|andc6~combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_3|and6~combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|alu_B[31]~67_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|andc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N10
cycloneive_lcell_comb \my_processor|dx1|control_in[24]~12 (
// Equation(s):
// \my_processor|dx1|control_in[24]~12_combout  = (\my_processor|controls|control[24]~3_combout  & (!\my_processor|FD_IR1|dffe29|q~q  & \my_processor|flush~5_combout ))

	.dataa(\my_processor|controls|control[24]~3_combout ),
	.datab(\my_processor|FD_IR1|dffe29|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[24]~12 .lut_mask = 16'h2020;
defparam \my_processor|dx1|control_in[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N11
dffeas \my_processor|dx1|DXcontrol|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[24]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \my_processor|aluer|or_ine~14 (
// Equation(s):
// \my_processor|aluer|or_ine~14_combout  = ((!\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ) # (!\my_processor|aluer|subtraction|eba_3|xor_sum5~combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum4~combout )

	.dataa(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum5~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~14 .lut_mask = 16'h5FFF;
defparam \my_processor|aluer|or_ine~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \my_processor|aluer|or_ine~12 (
// Equation(s):
// \my_processor|aluer|or_ine~12_combout  = ((!\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ) # (!\my_processor|aluer|subtraction|eba_3|xor_sum3~combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum1~combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~12 .lut_mask = 16'h3FFF;
defparam \my_processor|aluer|or_ine~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \my_processor|aluer|or_ine~10 (
// Equation(s):
// \my_processor|aluer|or_ine~10_combout  = ((!\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ) # (!\my_processor|aluer|subtraction|eba_2|xor_sum5~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum4~combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~10 .lut_mask = 16'h3FFF;
defparam \my_processor|aluer|or_ine~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \my_processor|aluer|or_ine~11 (
// Equation(s):
// \my_processor|aluer|or_ine~11_combout  = ((!\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ) # (!\my_processor|aluer|subtraction|eba_3|xor_sum0~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum7~combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~11 .lut_mask = 16'h3FFF;
defparam \my_processor|aluer|or_ine~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \my_processor|aluer|or_ine~8 (
// Equation(s):
// \my_processor|aluer|or_ine~8_combout  = ((!\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ) # (!\my_processor|aluer|subtraction|eba_2|xor_sum0~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum1~combout )

	.dataa(\my_processor|aluer|subtraction|eba_2|xor_sum1~combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~8 .lut_mask = 16'h5FFF;
defparam \my_processor|aluer|or_ine~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \my_processor|aluer|or_ine~6 (
// Equation(s):
// \my_processor|aluer|or_ine~6_combout  = ((\my_processor|aluer|subtraction|eba_1|xor3~2_combout  $ (!\my_processor|aluer|subtraction|eba_1|orc2~combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum2~combout )) # 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum4~combout )

	.dataa(\my_processor|aluer|subtraction|eba_1|xor3~2_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~6 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N12
cycloneive_lcell_comb \my_processor|aluer|or_ine~7 (
// Equation(s):
// \my_processor|aluer|or_ine~7_combout  = ((\my_processor|aluer|subtraction|eba_1|orc4~combout  $ (!\my_processor|aluer|subtraction|eba_1|xor5~2_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum7~combout )) # 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum6~combout )

	.dataa(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor5~2_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~7 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
cycloneive_lcell_comb \my_processor|aluer|or_ine~0 (
// Equation(s):
// \my_processor|aluer|or_ine~0_combout  = ((\my_processor|aluer|subtraction|eba_0|xor4~0_combout  $ (!\my_processor|aluer|subtraction|eba_0|orc3~combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum5~combout )) # 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum6~combout )

	.dataa(\my_processor|aluer|subtraction|eba_0|xor4~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~0 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \my_processor|aluer|or_ine~1 (
// Equation(s):
// \my_processor|aluer|or_ine~1_combout  = ((\my_processor|aluer|subtraction|eba_0|orc2~combout  $ (!\my_processor|aluer|subtraction|eba_0|xor3~0_combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum1~combout )) # 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum2~combout )

	.dataa(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~1 .lut_mask = 16'hBF7F;
defparam \my_processor|aluer|or_ine~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \my_processor|aluer|or_ine~2 (
// Equation(s):
// \my_processor|aluer|or_ine~2_combout  = (\my_processor|aluer|or_ine~1_combout ) # (\my_processor|alu_A[0]~64_combout  $ (\my_processor|alu_B[0]~5_combout ))

	.dataa(\my_processor|alu_A[0]~64_combout ),
	.datab(\my_processor|alu_B[0]~5_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|or_ine~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~2 .lut_mask = 16'hFF66;
defparam \my_processor|aluer|or_ine~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \my_processor|aluer|or_ine~3 (
// Equation(s):
// \my_processor|aluer|or_ine~3_combout  = (\my_processor|aluer|addition|eba_3|orc6~0_combout  & (!\my_processor|alu_B[31]~67_combout  & (\my_processor|alu_op[0]~0_combout  $ (!\my_processor|alu_A[31]~66_combout )))) # 
// (!\my_processor|aluer|addition|eba_3|orc6~0_combout  & (\my_processor|alu_A[31]~66_combout  & (\my_processor|alu_op[0]~0_combout  $ (\my_processor|alu_B[31]~67_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_A[31]~66_combout ),
	.datac(\my_processor|alu_B[31]~67_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~3 .lut_mask = 16'h0948;
defparam \my_processor|aluer|or_ine~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \my_processor|aluer|or_ine~4 (
// Equation(s):
// \my_processor|aluer|or_ine~4_combout  = (\my_processor|aluer|or_ine~0_combout ) # ((\my_processor|aluer|or_ine~2_combout ) # (\my_processor|aluer|or_ine~3_combout ))

	.dataa(\my_processor|aluer|or_ine~0_combout ),
	.datab(\my_processor|aluer|or_ine~2_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|or_ine~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~4 .lut_mask = 16'hFFEE;
defparam \my_processor|aluer|or_ine~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \my_processor|aluer|or_ine~5 (
// Equation(s):
// \my_processor|aluer|or_ine~5_combout  = (((\my_processor|aluer|or_ine~4_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum0~combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum7~combout )) # 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum1~combout )

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ),
	.datad(\my_processor|aluer|or_ine~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~5 .lut_mask = 16'hFF7F;
defparam \my_processor|aluer|or_ine~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \my_processor|aluer|or_ine~9 (
// Equation(s):
// \my_processor|aluer|or_ine~9_combout  = (\my_processor|aluer|or_ine~8_combout ) # ((\my_processor|aluer|or_ine~6_combout ) # ((\my_processor|aluer|or_ine~7_combout ) # (\my_processor|aluer|or_ine~5_combout )))

	.dataa(\my_processor|aluer|or_ine~8_combout ),
	.datab(\my_processor|aluer|or_ine~6_combout ),
	.datac(\my_processor|aluer|or_ine~7_combout ),
	.datad(\my_processor|aluer|or_ine~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~9 .lut_mask = 16'hFFFE;
defparam \my_processor|aluer|or_ine~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \my_processor|aluer|or_ine~13 (
// Equation(s):
// \my_processor|aluer|or_ine~13_combout  = (\my_processor|aluer|or_ine~12_combout ) # ((\my_processor|aluer|or_ine~10_combout ) # ((\my_processor|aluer|or_ine~11_combout ) # (\my_processor|aluer|or_ine~9_combout )))

	.dataa(\my_processor|aluer|or_ine~12_combout ),
	.datab(\my_processor|aluer|or_ine~10_combout ),
	.datac(\my_processor|aluer|or_ine~11_combout ),
	.datad(\my_processor|aluer|or_ine~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~13 .lut_mask = 16'hFFFE;
defparam \my_processor|aluer|or_ine~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \my_processor|branch_taken~0 (
// Equation(s):
// \my_processor|branch_taken~0_combout  = (\my_processor|dx1|DXcontrol|dffe24|q~q  & (((\my_processor|aluer|or_ine~14_combout ) # (\my_processor|aluer|or_ine~13_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum7~combout )))

	.dataa(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.datac(\my_processor|aluer|or_ine~14_combout ),
	.datad(\my_processor|aluer|or_ine~13_combout ),
	.cin(gnd),
	.combout(\my_processor|branch_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|branch_taken~0 .lut_mask = 16'hCCC4;
defparam \my_processor|branch_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N8
cycloneive_lcell_comb \my_processor|dx1|control_in[18]~8 (
// Equation(s):
// \my_processor|dx1|control_in[18]~8_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & \my_processor|controls|control[18]~11_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|flush~4_combout ),
	.datad(\my_processor|controls|control[18]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[18]~8 .lut_mask = 16'h1000;
defparam \my_processor|dx1|control_in[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N9
dffeas \my_processor|dx1|DXcontrol|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[18]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N2
cycloneive_lcell_comb \my_processor|xm1|XMcontrol|dffe18|q~feeder (
// Equation(s):
// \my_processor|xm1|XMcontrol|dffe18|q~feeder_combout  = \my_processor|dx1|DXcontrol|dffe18|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|XMcontrol|dffe18|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe18|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|XMcontrol|dffe18|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N3
dffeas \my_processor|xm1|XMcontrol|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|XMcontrol|dffe18|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \my_processor|mw1|MWctrl|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMcontrol|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe0|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe0|q~feeder_combout  = \my_processor|dx1|FDPC|dffe0|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe0|q~feeder .lut_mask = 16'hF0F0;
defparam \my_processor|xm1|xmoldp|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N5
dffeas \my_processor|xm1|xmoldp|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N15
dffeas \my_processor|mw1|MW_oldPC|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe0|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe0|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N5
dffeas \my_processor|mw1|MWmem|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N21
dffeas \my_processor|mw1|MWout|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[0]~0 (
// Equation(s):
// \my_processor|WM_bypass_data[0]~0_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe0|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe0|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe0|q~q ),
	.datac(\my_processor|mw1|MWout|dffe0|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[0]~0 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[0]~1 (
// Equation(s):
// \my_processor|WM_bypass_data[0]~1_combout  = (\my_processor|WM_bypass_data[0]~0_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe0|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe0|q~q ),
	.datad(\my_processor|WM_bypass_data[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[0]~1 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N12
cycloneive_lcell_comb \my_processor|controls|control[1] (
// Equation(s):
// \my_processor|controls|control [1] = (\my_processor|controls|WideNor0~combout ) # ((\my_processor|controls|control[5]~5_combout ) # ((\my_processor|controls|control[24]~3_combout ) # (!\my_processor|controls|control[2]~8_combout )))

	.dataa(\my_processor|controls|WideNor0~combout ),
	.datab(\my_processor|controls|control[5]~5_combout ),
	.datac(\my_processor|controls|control[2]~8_combout ),
	.datad(\my_processor|controls|control[24]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [1]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[1] .lut_mask = 16'hFFEF;
defparam \my_processor|controls|control[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N24
cycloneive_lcell_comb \my_processor|dx1|control_in[1]~17 (
// Equation(s):
// \my_processor|dx1|control_in[1]~17_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|controls|control [1] & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|controls|control [1]),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[1]~17 .lut_mask = 16'h1000;
defparam \my_processor|dx1|control_in[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N25
dffeas \my_processor|dx1|DXcontrol|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[1]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N22
cycloneive_lcell_comb \my_processor|controls|control[3]~2 (
// Equation(s):
// \my_processor|controls|control[3]~2_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & ((\my_processor|FD_IR1|dffe28|q~q ) # (!\my_processor|FD_IR1|dffe31|q~q )))) # (!\my_processor|FD_IR1|dffe29|q~q  & 
// (!\my_processor|FD_IR1|dffe31|q~q  & ((\my_processor|FD_IR1|dffe27|q~q ) # (\my_processor|FD_IR1|dffe28|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe31|q~q ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[3]~2 .lut_mask = 16'h5312;
defparam \my_processor|controls|control[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N12
cycloneive_lcell_comb \my_processor|controls|control[3]~26 (
// Equation(s):
// \my_processor|controls|control[3]~26_combout  = (\my_processor|controls|control[3]~2_combout  & !\my_processor|FD_IR1|dffe30|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|controls|control[3]~2_combout ),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[3]~26 .lut_mask = 16'h00F0;
defparam \my_processor|controls|control[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N14
cycloneive_lcell_comb \my_processor|dx1|control_in[3]~18 (
// Equation(s):
// \my_processor|dx1|control_in[3]~18_combout  = (\my_processor|controls|control[3]~26_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control[3]~26_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[3]~18 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N15
dffeas \my_processor|dx1|DXcontrol|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N14
cycloneive_lcell_comb \my_processor|dx1|control_in[9]~21 (
// Equation(s):
// \my_processor|dx1|control_in[9]~21_combout  = (\my_processor|flush~4_combout  & (\my_processor|controls|control [9] & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|flush~4_combout ),
	.datab(\my_processor|controls|control [9]),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[9]~21 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N15
dffeas \my_processor|dx1|DXcontrol|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[9]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N26
cycloneive_lcell_comb \my_processor|dx1|control_in[10]~31 (
// Equation(s):
// \my_processor|dx1|control_in[10]~31_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|flush~5_combout  & ((\my_processor|controls|control[5]~4_combout ) # (\my_processor|controls|WideNor0~0_combout ))))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|controls|control[5]~4_combout ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[10]~31 .lut_mask = 16'hA080;
defparam \my_processor|dx1|control_in[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N27
dffeas \my_processor|dx1|DXcontrol|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N10
cycloneive_lcell_comb \my_processor|controls|control[15]~18 (
// Equation(s):
// \my_processor|controls|control[15]~18_combout  = (\my_processor|controls|WideNor0~0_combout  & (!\my_processor|FD_IR1|dffe29|q~q  & (!\my_processor|FD_IR1|dffe5|q~q  & !\my_processor|FD_IR1|dffe6|q~q )))

	.dataa(\my_processor|controls|WideNor0~0_combout ),
	.datab(\my_processor|FD_IR1|dffe29|q~q ),
	.datac(\my_processor|FD_IR1|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~18 .lut_mask = 16'h0002;
defparam \my_processor|controls|control[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N26
cycloneive_lcell_comb \my_processor|dx1|control_in[11]~22 (
// Equation(s):
// \my_processor|dx1|control_in[11]~22_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|flush~5_combout  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|flush~5_combout ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[11]~22 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N27
dffeas \my_processor|dx1|DXcontrol|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[11]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \my_processor|controls|control[12] (
// Equation(s):
// \my_processor|controls|control [12] = (!\my_processor|FD_IR1|dffe4|q~q  & (!\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|controls|control[15]~18_combout  & !\my_processor|FD_IR1|dffe2|q~q )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|controls|control[15]~18_combout ),
	.datad(\my_processor|FD_IR1|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control [12]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[12] .lut_mask = 16'h0010;
defparam \my_processor|controls|control[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \my_processor|dx1|control_in[12]~23 (
// Equation(s):
// \my_processor|dx1|control_in[12]~23_combout  = (\my_processor|controls|control [12] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control [12]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[12]~23 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \my_processor|dx1|DXcontrol|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[12]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N24
cycloneive_lcell_comb \my_processor|controls|control[13]~9 (
// Equation(s):
// \my_processor|controls|control[13]~9_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|controls|control[21]~6_combout  & !\my_processor|FD_IR1|dffe31|q~q ))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(gnd),
	.datac(\my_processor|controls|control[21]~6_combout ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[13]~9 .lut_mask = 16'h00A0;
defparam \my_processor|controls|control[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N14
cycloneive_lcell_comb \my_processor|dx1|control_in[13]~24 (
// Equation(s):
// \my_processor|dx1|control_in[13]~24_combout  = (!\my_processor|branch_taken~0_combout  & (!\my_processor|branch_taken~1_combout  & (\my_processor|controls|control[13]~9_combout  & \my_processor|flush~4_combout )))

	.dataa(\my_processor|branch_taken~0_combout ),
	.datab(\my_processor|branch_taken~1_combout ),
	.datac(\my_processor|controls|control[13]~9_combout ),
	.datad(\my_processor|flush~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[13]~24 .lut_mask = 16'h1000;
defparam \my_processor|dx1|control_in[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N15
dffeas \my_processor|dx1|DXcontrol|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[13]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \my_processor|controls|control[14] (
// Equation(s):
// \my_processor|controls|control [14] = (!\my_processor|FD_IR1|dffe4|q~q  & (!\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|controls|control[15]~18_combout  & \my_processor|FD_IR1|dffe2|q~q )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|controls|control[15]~18_combout ),
	.datad(\my_processor|FD_IR1|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control [14]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[14] .lut_mask = 16'h1000;
defparam \my_processor|controls|control[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \my_processor|dx1|control_in[14]~25 (
// Equation(s):
// \my_processor|dx1|control_in[14]~25_combout  = (\my_processor|controls|control [14] & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control [14]),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[14]~25 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N15
dffeas \my_processor|dx1|DXcontrol|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[14]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \my_processor|controls|control[15]~20 (
// Equation(s):
// \my_processor|controls|control[15]~20_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|controls|control[15]~18_combout  & !\my_processor|FD_IR1|dffe2|q~q )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|controls|control[15]~18_combout ),
	.datad(\my_processor|FD_IR1|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~20 .lut_mask = 16'h0080;
defparam \my_processor|controls|control[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \my_processor|dx1|control_in[15]~26 (
// Equation(s):
// \my_processor|dx1|control_in[15]~26_combout  = (\my_processor|controls|control[15]~20_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control[15]~20_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[15]~26 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N5
dffeas \my_processor|dx1|DXcontrol|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[15]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N28
cycloneive_lcell_comb \my_processor|controls|control[20]~21 (
// Equation(s):
// \my_processor|controls|control[20]~21_combout  = \my_processor|FD_IR1|dffe29|q~q  $ (!\my_processor|FD_IR1|dffe31|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[20]~21 .lut_mask = 16'hF00F;
defparam \my_processor|controls|control[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N6
cycloneive_lcell_comb \my_processor|controls|control[20]~22 (
// Equation(s):
// \my_processor|controls|control[20]~22_combout  = (\my_processor|controls|control[8]~16_combout ) # ((\my_processor|controls|control[18]~11_combout ) # ((\my_processor|controls|control[21]~6_combout  & \my_processor|controls|control[20]~21_combout )))

	.dataa(\my_processor|controls|control[21]~6_combout ),
	.datab(\my_processor|controls|control[20]~21_combout ),
	.datac(\my_processor|controls|control[8]~16_combout ),
	.datad(\my_processor|controls|control[18]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[20]~22 .lut_mask = 16'hFFF8;
defparam \my_processor|controls|control[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N6
cycloneive_lcell_comb \my_processor|dx1|control_in[20]~28 (
// Equation(s):
// \my_processor|dx1|control_in[20]~28_combout  = (\my_processor|controls|control[20]~22_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control[20]~22_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[20]~28 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N7
dffeas \my_processor|dx1|DXcontrol|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[20]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N18
cycloneive_lcell_comb \my_processor|dx1|control_in[22]~29 (
// Equation(s):
// \my_processor|dx1|control_in[22]~29_combout  = (!\my_processor|branch_taken~1_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & \my_processor|controls|control[22]~14_combout )))

	.dataa(\my_processor|branch_taken~1_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|controls|control[22]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[22]~29 .lut_mask = 16'h0400;
defparam \my_processor|dx1|control_in[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N19
dffeas \my_processor|dx1|DXcontrol|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[22]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \my_processor|controls|control[23]~23 (
// Equation(s):
// \my_processor|controls|control[23]~23_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|controls|control[15]~18_combout  & \my_processor|FD_IR1|dffe2|q~q )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|controls|control[15]~18_combout ),
	.datad(\my_processor|FD_IR1|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[23]~23 .lut_mask = 16'h8000;
defparam \my_processor|controls|control[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \my_processor|dx1|control_in[23]~30 (
// Equation(s):
// \my_processor|dx1|control_in[23]~30_combout  = (\my_processor|controls|control[23]~23_combout  & (\my_processor|flush~4_combout  & (!\my_processor|branch_taken~0_combout  & !\my_processor|branch_taken~1_combout )))

	.dataa(\my_processor|controls|control[23]~23_combout ),
	.datab(\my_processor|flush~4_combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|branch_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[23]~30 .lut_mask = 16'h0008;
defparam \my_processor|dx1|control_in[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N31
dffeas \my_processor|dx1|DXcontrol|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[23]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N10
cycloneive_lcell_comb \my_processor|controls|control[2] (
// Equation(s):
// \my_processor|controls|control [2] = (\my_processor|controls|control [16]) # ((\my_processor|controls|control[13]~9_combout ) # ((\my_processor|controls|control[5]~5_combout ) # (\my_processor|controls|control[24]~3_combout )))

	.dataa(\my_processor|controls|control [16]),
	.datab(\my_processor|controls|control[13]~9_combout ),
	.datac(\my_processor|controls|control[5]~5_combout ),
	.datad(\my_processor|controls|control[24]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [2]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[2] .lut_mask = 16'hFFFE;
defparam \my_processor|controls|control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N14
cycloneive_lcell_comb \my_processor|controls|control[10]~17 (
// Equation(s):
// \my_processor|controls|control[10]~17_combout  = ((!\my_processor|controls|control[5]~4_combout  & !\my_processor|controls|WideNor0~0_combout )) # (!\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|control[5]~4_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[10]~17 .lut_mask = 16'h0F3F;
defparam \my_processor|controls|control[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \my_processor|controls|control[15]~19 (
// Equation(s):
// \my_processor|controls|control[15]~19_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & \my_processor|controls|control[15]~18_combout ))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(gnd),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~19 .lut_mask = 16'h8800;
defparam \my_processor|controls|control[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N24
cycloneive_lcell_comb \my_processor|controls|control[24]~24 (
// Equation(s):
// \my_processor|controls|control[24]~24_combout  = (\my_processor|controls|control[24]~3_combout  & !\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|controls|control[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[24]~24 .lut_mask = 16'h0C0C;
defparam \my_processor|controls|control[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N18
cycloneive_lcell_comb \my_processor|controls|control[25]~25 (
// Equation(s):
// \my_processor|controls|control[25]~25_combout  = (\my_processor|controls|control[24]~3_combout  & \my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|controls|control[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[25]~25 .lut_mask = 16'hC0C0;
defparam \my_processor|controls|control[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign wren = \wren~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign flush_overall = \flush_overall~output_o ;

assign opcode[0] = \opcode[0]~output_o ;

assign opcode[1] = \opcode[1]~output_o ;

assign opcode[2] = \opcode[2]~output_o ;

assign opcode[3] = \opcode[3]~output_o ;

assign opcode[4] = \opcode[4]~output_o ;

assign control[0] = \control[0]~output_o ;

assign control[1] = \control[1]~output_o ;

assign control[2] = \control[2]~output_o ;

assign control[3] = \control[3]~output_o ;

assign control[4] = \control[4]~output_o ;

assign control[5] = \control[5]~output_o ;

assign control[6] = \control[6]~output_o ;

assign control[7] = \control[7]~output_o ;

assign control[8] = \control[8]~output_o ;

assign control[9] = \control[9]~output_o ;

assign control[10] = \control[10]~output_o ;

assign control[11] = \control[11]~output_o ;

assign control[12] = \control[12]~output_o ;

assign control[13] = \control[13]~output_o ;

assign control[14] = \control[14]~output_o ;

assign control[15] = \control[15]~output_o ;

assign control[16] = \control[16]~output_o ;

assign control[17] = \control[17]~output_o ;

assign control[18] = \control[18]~output_o ;

assign control[19] = \control[19]~output_o ;

assign control[20] = \control[20]~output_o ;

assign control[21] = \control[21]~output_o ;

assign control[22] = \control[22]~output_o ;

assign control[23] = \control[23]~output_o ;

assign control[24] = \control[24]~output_o ;

assign control[25] = \control[25]~output_o ;

assign control[26] = \control[26]~output_o ;

assign control[27] = \control[27]~output_o ;

assign control[28] = \control[28]~output_o ;

assign control[29] = \control[29]~output_o ;

assign control[30] = \control[30]~output_o ;

assign control[31] = \control[31]~output_o ;

assign control_prev[0] = \control_prev[0]~output_o ;

assign control_prev[1] = \control_prev[1]~output_o ;

assign control_prev[2] = \control_prev[2]~output_o ;

assign control_prev[3] = \control_prev[3]~output_o ;

assign control_prev[4] = \control_prev[4]~output_o ;

assign control_prev[5] = \control_prev[5]~output_o ;

assign control_prev[6] = \control_prev[6]~output_o ;

assign control_prev[7] = \control_prev[7]~output_o ;

assign control_prev[8] = \control_prev[8]~output_o ;

assign control_prev[9] = \control_prev[9]~output_o ;

assign control_prev[10] = \control_prev[10]~output_o ;

assign control_prev[11] = \control_prev[11]~output_o ;

assign control_prev[12] = \control_prev[12]~output_o ;

assign control_prev[13] = \control_prev[13]~output_o ;

assign control_prev[14] = \control_prev[14]~output_o ;

assign control_prev[15] = \control_prev[15]~output_o ;

assign control_prev[16] = \control_prev[16]~output_o ;

assign control_prev[17] = \control_prev[17]~output_o ;

assign control_prev[18] = \control_prev[18]~output_o ;

assign control_prev[19] = \control_prev[19]~output_o ;

assign control_prev[20] = \control_prev[20]~output_o ;

assign control_prev[21] = \control_prev[21]~output_o ;

assign control_prev[22] = \control_prev[22]~output_o ;

assign control_prev[23] = \control_prev[23]~output_o ;

assign control_prev[24] = \control_prev[24]~output_o ;

assign control_prev[25] = \control_prev[25]~output_o ;

assign control_prev[26] = \control_prev[26]~output_o ;

assign control_prev[27] = \control_prev[27]~output_o ;

assign control_prev[28] = \control_prev[28]~output_o ;

assign control_prev[29] = \control_prev[29]~output_o ;

assign control_prev[30] = \control_prev[30]~output_o ;

assign control_prev[31] = \control_prev[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
