#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 25 15:38:27 2019
# Process ID: 11984
# Current directory: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1
# Command line: vivado.exe -log _main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source _main.tcl
# Log file: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/_main.vds
# Journal file: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source _main.tcl -notrace
Command: synth_design -top _main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 411.531 ; gain = 98.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module '_pwmDAC' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_pwmOut.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_pwmOut.v:66]
WARNING: [Synth 8-5788] Register _pwmOut_reg in module _pwmDAC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_pwmOut.v:55]
WARNING: [Synth 8-5788] Register _start_reg in module _pwmDAC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_pwmOut.v:50]
INFO: [Synth 8-6155] done synthesizing module '_pwmDAC' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_pwmOut.v:23]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_1' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/fir_compiler_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_1' (5#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/.Xil/Vivado-11984-2UA4072285/realtime/fir_compiler_1_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_data_tdata' does not match port width (40) of module 'fir_compiler_1' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:134]
WARNING: [Synth 8-567] referenced signal '_pwm1' should be on the sensitivity list [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:156]
WARNING: [Synth 8-567] referenced signal '_pwm2' should be on the sensitivity list [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:156]
INFO: [Synth 8-6155] done synthesizing module '_main' (6#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 461.145 ; gain = 147.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 461.145 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 461.145 ; gain = 147.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_instance_0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_instance_0'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir_instance_0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir_instance_0'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'fir_instance_1'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'fir_instance_1'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 807.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xadc_instance_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_instance_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_instance_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module _main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clk_desired 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module _pwmDAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element samplingClock/clk_desired_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[26]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[10]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[11]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[12]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[13]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[14]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[15]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[16]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[17]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[18]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[19]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[20]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[21]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[22]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[23]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[24]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[25]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[26]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[27]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[28]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[29]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[30]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'samplingClock/counter_reg[31]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[27]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[24]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[25]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[31]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[30]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[28]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[29]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[14]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[15]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[16]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[10]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[11]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[12]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[13]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[21]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[22]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[23]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[17]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[18]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[19]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC2/_countPeriod_reg[20]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[26]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[27]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[24]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[25]' (FDC) to 'DAC1/_countPeriod_reg[31]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[31]' (FDC) to 'DAC1/_countPeriod_reg[30]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[30]' (FDC) to 'DAC1/_countPeriod_reg[29]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[28]' (FDC) to 'DAC1/_countPeriod_reg[29]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[29]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[14]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[15]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[16]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[10]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[11]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[12]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[13]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[21]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[22]' (FDC) to 'DAC1/_countPeriod_reg[23]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[23]' (FDC) to 'DAC1/_countPeriod_reg[20]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[17]' (FDC) to 'DAC1/_countPeriod_reg[20]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[18]' (FDC) to 'DAC1/_countPeriod_reg[20]'
INFO: [Synth 8-3886] merging instance 'DAC1/_countPeriod_reg[19]' (FDC) to 'DAC1/_countPeriod_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DAC1/_countPeriod_reg[20] )
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[9]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[8]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[7]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[6]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[5]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[4]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[3]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[2]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[1]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (samplingClock/counter_reg[0]) is unused and will be removed from module _main.
WARNING: [Synth 8-3332] Sequential element (DAC1/_countPeriod_reg[20]) is unused and will be removed from module _main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 807.195 ; gain = 493.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |xadc_wiz_0     |         1|
|2     |fir_compiler_0 |         1|
|3     |fir_compiler_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fir_compiler_0 |     1|
|2     |fir_compiler_1 |     1|
|3     |xadc_wiz_0     |     1|
|4     |BUFG           |     1|
|5     |CARRY4         |    24|
|6     |LUT2           |    90|
|7     |LUT3           |     4|
|8     |LUT4           |    26|
|9     |LUT5           |     8|
|10    |LUT6           |    15|
|11    |FDCE           |    84|
|12    |FDRE           |     4|
|13    |IBUF           |     8|
|14    |OBUF           |    19|
+------+---------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   385|
|2     |  DAC1   |_pwmDAC   |   127|
|3     |  DAC2   |_pwmDAC_0 |   128|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 828.473 ; gain = 169.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 828.473 ; gain = 515.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 829.508 ; gain = 527.824
INFO: [Common 17-1381] The checkpoint 'E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file _main_utilization_synth.rpt -pb _main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 829.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 15:39:29 2019...
