$date
	Mon Sep 20 18:31:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module circuit5_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module wew $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#20
1!
1&
1$
#40
0!
0%
1"
1#
#60
