{
  "module_name": "mtl.c",
  "hash_id": "92500252c94a6cae26c35a8bcf953882ca7998d83cd2b1d33cf5327f6e523e25",
  "original_prompt": "Ingested from linux-6.6.14/drivers/platform/x86/intel/pmc/mtl.c",
  "human_readable_source": "\n \n\n#include <linux/pci.h>\n#include \"core.h\"\n\n \n\nconst struct pmc_bit_map mtl_socm_pfear_map[] = {\n\t{\"PMC\",                 BIT(0)},\n\t{\"OPI\",                 BIT(1)},\n\t{\"SPI\",                 BIT(2)},\n\t{\"XHCI\",                BIT(3)},\n\t{\"SPA\",                 BIT(4)},\n\t{\"SPB\",                 BIT(5)},\n\t{\"SPC\",                 BIT(6)},\n\t{\"GBE\",                 BIT(7)},\n\n\t{\"SATA\",                BIT(0)},\n\t{\"DSP0\",                BIT(1)},\n\t{\"DSP1\",                BIT(2)},\n\t{\"DSP2\",                BIT(3)},\n\t{\"DSP3\",                BIT(4)},\n\t{\"SPD\",                 BIT(5)},\n\t{\"LPSS\",                BIT(6)},\n\t{\"LPC\",                 BIT(7)},\n\n\t{\"SMB\",                 BIT(0)},\n\t{\"ISH\",                 BIT(1)},\n\t{\"P2SB\",                BIT(2)},\n\t{\"NPK_VNN\",             BIT(3)},\n\t{\"SDX\",                 BIT(4)},\n\t{\"SPE\",                 BIT(5)},\n\t{\"FUSE\",                BIT(6)},\n\t{\"SBR8\",                BIT(7)},\n\n\t{\"RSVD24\",              BIT(0)},\n\t{\"OTG\",                 BIT(1)},\n\t{\"EXI\",                 BIT(2)},\n\t{\"CSE\",                 BIT(3)},\n\t{\"CSME_KVM\",            BIT(4)},\n\t{\"CSME_PMT\",            BIT(5)},\n\t{\"CSME_CLINK\",          BIT(6)},\n\t{\"CSME_PTIO\",           BIT(7)},\n\n\t{\"CSME_USBR\",           BIT(0)},\n\t{\"CSME_SUSRAM\",         BIT(1)},\n\t{\"CSME_SMT1\",           BIT(2)},\n\t{\"RSVD35\",              BIT(3)},\n\t{\"CSME_SMS2\",           BIT(4)},\n\t{\"CSME_SMS\",            BIT(5)},\n\t{\"CSME_RTC\",            BIT(6)},\n\t{\"CSME_PSF\",            BIT(7)},\n\n\t{\"SBR0\",                BIT(0)},\n\t{\"SBR1\",                BIT(1)},\n\t{\"SBR2\",                BIT(2)},\n\t{\"SBR3\",                BIT(3)},\n\t{\"SBR4\",                BIT(4)},\n\t{\"SBR5\",                BIT(5)},\n\t{\"RSVD46\",              BIT(6)},\n\t{\"PSF1\",                BIT(7)},\n\n\t{\"PSF2\",                BIT(0)},\n\t{\"PSF3\",                BIT(1)},\n\t{\"PSF4\",                BIT(2)},\n\t{\"CNVI\",                BIT(3)},\n\t{\"UFSX2\",               BIT(4)},\n\t{\"EMMC\",                BIT(5)},\n\t{\"SPF\",                 BIT(6)},\n\t{\"SBR6\",                BIT(7)},\n\n\t{\"SBR7\",                BIT(0)},\n\t{\"NPK_AON\",             BIT(1)},\n\t{\"HDA4\",                BIT(2)},\n\t{\"HDA5\",                BIT(3)},\n\t{\"HDA6\",                BIT(4)},\n\t{\"PSF6\",                BIT(5)},\n\t{\"RSVD62\",              BIT(6)},\n\t{\"RSVD63\",              BIT(7)},\n\t{}\n};\n\nconst struct pmc_bit_map *ext_mtl_socm_pfear_map[] = {\n\tmtl_socm_pfear_map,\n\tNULL\n};\n\nconst struct pmc_bit_map mtl_socm_ltr_show_map[] = {\n\t{\"SOUTHPORT_A\",\t\tCNP_PMC_LTR_SPA},\n\t{\"SOUTHPORT_B\",\t\tCNP_PMC_LTR_SPB},\n\t{\"SATA\",\t\tCNP_PMC_LTR_SATA},\n\t{\"GIGABIT_ETHERNET\",\tCNP_PMC_LTR_GBE},\n\t{\"XHCI\",\t\tCNP_PMC_LTR_XHCI},\n\t{\"SOUTHPORT_F\",\t\tADL_PMC_LTR_SPF},\n\t{\"ME\",\t\t\tCNP_PMC_LTR_ME},\n\t{\"SATA1\",\t\tCNP_PMC_LTR_EVA},\n\t{\"SOUTHPORT_C\",\t\tCNP_PMC_LTR_SPC},\n\t{\"HD_AUDIO\",\t\tCNP_PMC_LTR_AZ},\n\t{\"CNV\",\t\t\tCNP_PMC_LTR_CNV},\n\t{\"LPSS\",\t\tCNP_PMC_LTR_LPSS},\n\t{\"SOUTHPORT_D\",\t\tCNP_PMC_LTR_SPD},\n\t{\"SOUTHPORT_E\",\t\tCNP_PMC_LTR_SPE},\n\t{\"SATA2\",\t\tCNP_PMC_LTR_CAM},\n\t{\"ESPI\",\t\tCNP_PMC_LTR_ESPI},\n\t{\"SCC\",\t\t\tCNP_PMC_LTR_SCC},\n\t{\"ISH\",                 CNP_PMC_LTR_ISH},\n\t{\"UFSX2\",\t\tCNP_PMC_LTR_UFSX2},\n\t{\"EMMC\",\t\tCNP_PMC_LTR_EMMC},\n\t{\"WIGIG\",\t\tICL_PMC_LTR_WIGIG},\n\t{\"THC0\",\t\tTGL_PMC_LTR_THC0},\n\t{\"THC1\",\t\tTGL_PMC_LTR_THC1},\n\t{\"SOUTHPORT_G\",\t\tMTL_PMC_LTR_SPG},\n\t{\"ESE\",                 MTL_PMC_LTR_ESE},\n\t{\"IOE_PMC\",\t\tMTL_PMC_LTR_IOE_PMC},\n\n\t \n\t{\"CURRENT_PLATFORM\",\tCNP_PMC_LTR_CUR_PLT},\n\t{\"AGGREGATED_SYSTEM\",\tCNP_PMC_LTR_CUR_ASLT},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_clocksource_status_map[] = {\n\t{\"AON2_OFF_STS\",                 BIT(0)},\n\t{\"AON3_OFF_STS\",                 BIT(1)},\n\t{\"AON4_OFF_STS\",                 BIT(2)},\n\t{\"AON5_OFF_STS\",                 BIT(3)},\n\t{\"AON1_OFF_STS\",                 BIT(4)},\n\t{\"XTAL_LVM_OFF_STS\",             BIT(5)},\n\t{\"MPFPW1_0_PLL_OFF_STS\",         BIT(6)},\n\t{\"MPFPW1_1_PLL_OFF_STS\",         BIT(7)},\n\t{\"USB3_PLL_OFF_STS\",             BIT(8)},\n\t{\"AON3_SPL_OFF_STS\",             BIT(9)},\n\t{\"MPFPW2_0_PLL_OFF_STS\",         BIT(12)},\n\t{\"MPFPW3_0_PLL_OFF_STS\",         BIT(13)},\n\t{\"XTAL_AGGR_OFF_STS\",            BIT(17)},\n\t{\"USB2_PLL_OFF_STS\",             BIT(18)},\n\t{\"FILTER_PLL_OFF_STS\",           BIT(22)},\n\t{\"ACE_PLL_OFF_STS\",              BIT(24)},\n\t{\"FABRIC_PLL_OFF_STS\",           BIT(25)},\n\t{\"SOC_PLL_OFF_STS\",              BIT(26)},\n\t{\"PCIFAB_PLL_OFF_STS\",           BIT(27)},\n\t{\"REF_PLL_OFF_STS\",              BIT(28)},\n\t{\"IMG_PLL_OFF_STS\",              BIT(29)},\n\t{\"RTC_PLL_OFF_STS\",              BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_power_gating_status_0_map[] = {\n\t{\"PMC_PGD0_PG_STS\",              BIT(0)},\n\t{\"DMI_PGD0_PG_STS\",              BIT(1)},\n\t{\"ESPISPI_PGD0_PG_STS\",          BIT(2)},\n\t{\"XHCI_PGD0_PG_STS\",             BIT(3)},\n\t{\"SPA_PGD0_PG_STS\",              BIT(4)},\n\t{\"SPB_PGD0_PG_STS\",              BIT(5)},\n\t{\"SPC_PGD0_PG_STS\",              BIT(6)},\n\t{\"GBE_PGD0_PG_STS\",              BIT(7)},\n\t{\"SATA_PGD0_PG_STS\",             BIT(8)},\n\t{\"PSF13_PGD0_PG_STS\",            BIT(9)},\n\t{\"SOC_D2D_PGD3_PG_STS\",          BIT(10)},\n\t{\"MPFPW3_PGD0_PG_STS\",           BIT(11)},\n\t{\"ESE_PGD0_PG_STS\",              BIT(12)},\n\t{\"SPD_PGD0_PG_STS\",              BIT(13)},\n\t{\"LPSS_PGD0_PG_STS\",             BIT(14)},\n\t{\"LPC_PGD0_PG_STS\",              BIT(15)},\n\t{\"SMB_PGD0_PG_STS\",              BIT(16)},\n\t{\"ISH_PGD0_PG_STS\",              BIT(17)},\n\t{\"P2S_PGD0_PG_STS\",              BIT(18)},\n\t{\"NPK_PGD0_PG_STS\",              BIT(19)},\n\t{\"DBG_SBR_PGD0_PG_STS\",          BIT(20)},\n\t{\"SBRG_PGD0_PG_STS\",             BIT(21)},\n\t{\"FUSE_PGD0_PG_STS\",             BIT(22)},\n\t{\"SBR8_PGD0_PG_STS\",             BIT(23)},\n\t{\"SOC_D2D_PGD2_PG_STS\",          BIT(24)},\n\t{\"XDCI_PGD0_PG_STS\",             BIT(25)},\n\t{\"EXI_PGD0_PG_STS\",              BIT(26)},\n\t{\"CSE_PGD0_PG_STS\",              BIT(27)},\n\t{\"KVMCC_PGD0_PG_STS\",            BIT(28)},\n\t{\"PMT_PGD0_PG_STS\",              BIT(29)},\n\t{\"CLINK_PGD0_PG_STS\",            BIT(30)},\n\t{\"PTIO_PGD0_PG_STS\",             BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_power_gating_status_1_map[] = {\n\t{\"USBR0_PGD0_PG_STS\",            BIT(0)},\n\t{\"SUSRAM_PGD0_PG_STS\",           BIT(1)},\n\t{\"SMT1_PGD0_PG_STS\",             BIT(2)},\n\t{\"FIACPCB_U_PGD0_PG_STS\",        BIT(3)},\n\t{\"SMS2_PGD0_PG_STS\",             BIT(4)},\n\t{\"SMS1_PGD0_PG_STS\",             BIT(5)},\n\t{\"CSMERTC_PGD0_PG_STS\",          BIT(6)},\n\t{\"CSMEPSF_PGD0_PG_STS\",          BIT(7)},\n\t{\"SBR0_PGD0_PG_STS\",             BIT(8)},\n\t{\"SBR1_PGD0_PG_STS\",             BIT(9)},\n\t{\"SBR2_PGD0_PG_STS\",             BIT(10)},\n\t{\"SBR3_PGD0_PG_STS\",             BIT(11)},\n\t{\"U3FPW1_PGD0_PG_STS\",           BIT(12)},\n\t{\"SBR5_PGD0_PG_STS\",             BIT(13)},\n\t{\"MPFPW1_PGD0_PG_STS\",           BIT(14)},\n\t{\"UFSPW1_PGD0_PG_STS\",           BIT(15)},\n\t{\"FIA_X_PGD0_PG_STS\",            BIT(16)},\n\t{\"SOC_D2D_PGD0_PG_STS\",          BIT(17)},\n\t{\"MPFPW2_PGD0_PG_STS\",           BIT(18)},\n\t{\"CNVI_PGD0_PG_STS\",             BIT(19)},\n\t{\"UFSX2_PGD0_PG_STS\",            BIT(20)},\n\t{\"ENDBG_PGD0_PG_STS\",            BIT(21)},\n\t{\"DBG_PSF_PGD0_PG_STS\",          BIT(22)},\n\t{\"SBR6_PGD0_PG_STS\",             BIT(23)},\n\t{\"SBR7_PGD0_PG_STS\",             BIT(24)},\n\t{\"NPK_PGD1_PG_STS\",              BIT(25)},\n\t{\"FIACPCB_X_PGD0_PG_STS\",        BIT(26)},\n\t{\"DBC_PGD0_PG_STS\",              BIT(27)},\n\t{\"FUSEGPSB_PGD0_PG_STS\",         BIT(28)},\n\t{\"PSF6_PGD0_PG_STS\",             BIT(29)},\n\t{\"PSF7_PGD0_PG_STS\",             BIT(30)},\n\t{\"GBETSN1_PGD0_PG_STS\",          BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_power_gating_status_2_map[] = {\n\t{\"PSF8_PGD0_PG_STS\",             BIT(0)},\n\t{\"FIA_PGD0_PG_STS\",              BIT(1)},\n\t{\"SOC_D2D_PGD1_PG_STS\",          BIT(2)},\n\t{\"FIA_U_PGD0_PG_STS\",            BIT(3)},\n\t{\"TAM_PGD0_PG_STS\",              BIT(4)},\n\t{\"GBETSN_PGD0_PG_STS\",           BIT(5)},\n\t{\"TBTLSX_PGD0_PG_STS\",           BIT(6)},\n\t{\"THC0_PGD0_PG_STS\",             BIT(7)},\n\t{\"THC1_PGD0_PG_STS\",             BIT(8)},\n\t{\"PMC_PGD1_PG_STS\",              BIT(9)},\n\t{\"GNA_PGD0_PG_STS\",              BIT(10)},\n\t{\"ACE_PGD0_PG_STS\",              BIT(11)},\n\t{\"ACE_PGD1_PG_STS\",              BIT(12)},\n\t{\"ACE_PGD2_PG_STS\",              BIT(13)},\n\t{\"ACE_PGD3_PG_STS\",              BIT(14)},\n\t{\"ACE_PGD4_PG_STS\",              BIT(15)},\n\t{\"ACE_PGD5_PG_STS\",              BIT(16)},\n\t{\"ACE_PGD6_PG_STS\",              BIT(17)},\n\t{\"ACE_PGD7_PG_STS\",              BIT(18)},\n\t{\"ACE_PGD8_PG_STS\",              BIT(19)},\n\t{\"FIA_PGS_PGD0_PG_STS\",          BIT(20)},\n\t{\"FIACPCB_PGS_PGD0_PG_STS\",      BIT(21)},\n\t{\"FUSEPMSB_PGD0_PG_STS\",         BIT(22)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_d3_status_0_map[] = {\n\t{\"LPSS_D3_STS\",                  BIT(3)},\n\t{\"XDCI_D3_STS\",                  BIT(4)},\n\t{\"XHCI_D3_STS\",                  BIT(5)},\n\t{\"SPA_D3_STS\",                   BIT(12)},\n\t{\"SPB_D3_STS\",                   BIT(13)},\n\t{\"SPC_D3_STS\",                   BIT(14)},\n\t{\"SPD_D3_STS\",                   BIT(15)},\n\t{\"ESPISPI_D3_STS\",               BIT(18)},\n\t{\"SATA_D3_STS\",                  BIT(20)},\n\t{\"PSTH_D3_STS\",                  BIT(21)},\n\t{\"DMI_D3_STS\",                   BIT(22)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_d3_status_1_map[] = {\n\t{\"GBETSN1_D3_STS\",               BIT(14)},\n\t{\"GBE_D3_STS\",                   BIT(19)},\n\t{\"ITSS_D3_STS\",                  BIT(23)},\n\t{\"P2S_D3_STS\",                   BIT(24)},\n\t{\"CNVI_D3_STS\",                  BIT(27)},\n\t{\"UFSX2_D3_STS\",                 BIT(28)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_d3_status_2_map[] = {\n\t{\"GNA_D3_STS\",                   BIT(0)},\n\t{\"CSMERTC_D3_STS\",               BIT(1)},\n\t{\"SUSRAM_D3_STS\",                BIT(2)},\n\t{\"CSE_D3_STS\",                   BIT(4)},\n\t{\"KVMCC_D3_STS\",                 BIT(5)},\n\t{\"USBR0_D3_STS\",                 BIT(6)},\n\t{\"ISH_D3_STS\",                   BIT(7)},\n\t{\"SMT1_D3_STS\",                  BIT(8)},\n\t{\"SMT2_D3_STS\",                  BIT(9)},\n\t{\"SMT3_D3_STS\",                  BIT(10)},\n\t{\"CLINK_D3_STS\",                 BIT(14)},\n\t{\"PTIO_D3_STS\",                  BIT(16)},\n\t{\"PMT_D3_STS\",                   BIT(17)},\n\t{\"SMS1_D3_STS\",                  BIT(18)},\n\t{\"SMS2_D3_STS\",                  BIT(19)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_d3_status_3_map[] = {\n\t{\"ESE_D3_STS\",                   BIT(2)},\n\t{\"GBETSN_D3_STS\",                BIT(13)},\n\t{\"THC0_D3_STS\",                  BIT(14)},\n\t{\"THC1_D3_STS\",                  BIT(15)},\n\t{\"ACE_D3_STS\",                   BIT(23)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_vnn_req_status_0_map[] = {\n\t{\"LPSS_VNN_REQ_STS\",             BIT(3)},\n\t{\"FIA_VNN_REQ_STS\",              BIT(17)},\n\t{\"ESPISPI_VNN_REQ_STS\",          BIT(18)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_vnn_req_status_1_map[] = {\n\t{\"NPK_VNN_REQ_STS\",              BIT(4)},\n\t{\"DFXAGG_VNN_REQ_STS\",           BIT(8)},\n\t{\"EXI_VNN_REQ_STS\",              BIT(9)},\n\t{\"P2D_VNN_REQ_STS\",              BIT(18)},\n\t{\"GBE_VNN_REQ_STS\",              BIT(19)},\n\t{\"SMB_VNN_REQ_STS\",              BIT(25)},\n\t{\"LPC_VNN_REQ_STS\",              BIT(26)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_vnn_req_status_2_map[] = {\n\t{\"CSMERTC_VNN_REQ_STS\",          BIT(1)},\n\t{\"CSE_VNN_REQ_STS\",              BIT(4)},\n\t{\"ISH_VNN_REQ_STS\",              BIT(7)},\n\t{\"SMT1_VNN_REQ_STS\",             BIT(8)},\n\t{\"CLINK_VNN_REQ_STS\",            BIT(14)},\n\t{\"SMS1_VNN_REQ_STS\",             BIT(18)},\n\t{\"SMS2_VNN_REQ_STS\",             BIT(19)},\n\t{\"GPIOCOM4_VNN_REQ_STS\",         BIT(20)},\n\t{\"GPIOCOM3_VNN_REQ_STS\",         BIT(21)},\n\t{\"GPIOCOM2_VNN_REQ_STS\",         BIT(22)},\n\t{\"GPIOCOM1_VNN_REQ_STS\",         BIT(23)},\n\t{\"GPIOCOM0_VNN_REQ_STS\",         BIT(24)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_vnn_req_status_3_map[] = {\n\t{\"ESE_VNN_REQ_STS\",              BIT(2)},\n\t{\"DTS0_VNN_REQ_STS\",             BIT(7)},\n\t{\"GPIOCOM5_VNN_REQ_STS\",         BIT(11)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_vnn_misc_status_map[] = {\n\t{\"CPU_C10_REQ_STS\",              BIT(0)},\n\t{\"TS_OFF_REQ_STS\",               BIT(1)},\n\t{\"PNDE_MET_REQ_STS\",             BIT(2)},\n\t{\"PCIE_DEEP_PM_REQ_STS\",         BIT(3)},\n\t{\"PMC_CLK_THROTTLE_EN_REQ_STS\",  BIT(4)},\n\t{\"NPK_VNNAON_REQ_STS\",           BIT(5)},\n\t{\"VNN_SOC_REQ_STS\",              BIT(6)},\n\t{\"ISH_VNNAON_REQ_STS\",           BIT(7)},\n\t{\"IOE_COND_MET_S02I2_0_REQ_STS\", BIT(8)},\n\t{\"IOE_COND_MET_S02I2_1_REQ_STS\", BIT(9)},\n\t{\"IOE_COND_MET_S02I2_2_REQ_STS\", BIT(10)},\n\t{\"PLT_GREATER_REQ_STS\",          BIT(11)},\n\t{\"PCIE_CLKREQ_REQ_STS\",          BIT(12)},\n\t{\"PMC_IDLE_FB_OCP_REQ_STS\",      BIT(13)},\n\t{\"PM_SYNC_STATES_REQ_STS\",       BIT(14)},\n\t{\"EA_REQ_STS\",                   BIT(15)},\n\t{\"MPHY_CORE_OFF_REQ_STS\",        BIT(16)},\n\t{\"BRK_EV_EN_REQ_STS\",            BIT(17)},\n\t{\"AUTO_DEMO_EN_REQ_STS\",         BIT(18)},\n\t{\"ITSS_CLK_SRC_REQ_STS\",         BIT(19)},\n\t{\"LPC_CLK_SRC_REQ_STS\",          BIT(20)},\n\t{\"ARC_IDLE_REQ_STS\",             BIT(21)},\n\t{\"MPHY_SUS_REQ_STS\",             BIT(22)},\n\t{\"FIA_DEEP_PM_REQ_STS\",          BIT(23)},\n\t{\"UXD_CONNECTED_REQ_STS\",        BIT(24)},\n\t{\"ARC_INTERRUPT_WAKE_REQ_STS\",   BIT(25)},\n\t{\"USB2_VNNAON_ACT_REQ_STS\",      BIT(26)},\n\t{\"PRE_WAKE0_REQ_STS\",            BIT(27)},\n\t{\"PRE_WAKE1_REQ_STS\",            BIT(28)},\n\t{\"PRE_WAKE2_EN_REQ_STS\",         BIT(29)},\n\t{\"WOV_REQ_STS\",                  BIT(30)},\n\t{\"CNVI_V1P05_REQ_STS\",           BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_socm_signal_status_map[] = {\n\t{\"LSX_Wake0_En_STS\",             BIT(0)},\n\t{\"LSX_Wake0_Pol_STS\",            BIT(1)},\n\t{\"LSX_Wake1_En_STS\",             BIT(2)},\n\t{\"LSX_Wake1_Pol_STS\",            BIT(3)},\n\t{\"LSX_Wake2_En_STS\",             BIT(4)},\n\t{\"LSX_Wake2_Pol_STS\",            BIT(5)},\n\t{\"LSX_Wake3_En_STS\",             BIT(6)},\n\t{\"LSX_Wake3_Pol_STS\",            BIT(7)},\n\t{\"LSX_Wake4_En_STS\",             BIT(8)},\n\t{\"LSX_Wake4_Pol_STS\",            BIT(9)},\n\t{\"LSX_Wake5_En_STS\",             BIT(10)},\n\t{\"LSX_Wake5_Pol_STS\",            BIT(11)},\n\t{\"LSX_Wake6_En_STS\",             BIT(12)},\n\t{\"LSX_Wake6_Pol_STS\",            BIT(13)},\n\t{\"LSX_Wake7_En_STS\",             BIT(14)},\n\t{\"LSX_Wake7_Pol_STS\",            BIT(15)},\n\t{\"LPSS_Wake0_En_STS\",            BIT(16)},\n\t{\"LPSS_Wake0_Pol_STS\",           BIT(17)},\n\t{\"LPSS_Wake1_En_STS\",            BIT(18)},\n\t{\"LPSS_Wake1_Pol_STS\",           BIT(19)},\n\t{\"Int_Timer_SS_Wake0_En_STS\",    BIT(20)},\n\t{\"Int_Timer_SS_Wake0_Pol_STS\",   BIT(21)},\n\t{\"Int_Timer_SS_Wake1_En_STS\",    BIT(22)},\n\t{\"Int_Timer_SS_Wake1_Pol_STS\",   BIT(23)},\n\t{\"Int_Timer_SS_Wake2_En_STS\",    BIT(24)},\n\t{\"Int_Timer_SS_Wake2_Pol_STS\",   BIT(25)},\n\t{\"Int_Timer_SS_Wake3_En_STS\",    BIT(26)},\n\t{\"Int_Timer_SS_Wake3_Pol_STS\",   BIT(27)},\n\t{\"Int_Timer_SS_Wake4_En_STS\",    BIT(28)},\n\t{\"Int_Timer_SS_Wake4_Pol_STS\",   BIT(29)},\n\t{\"Int_Timer_SS_Wake5_En_STS\",    BIT(30)},\n\t{\"Int_Timer_SS_Wake5_Pol_STS\",   BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map *mtl_socm_lpm_maps[] = {\n\tmtl_socm_clocksource_status_map,\n\tmtl_socm_power_gating_status_0_map,\n\tmtl_socm_power_gating_status_1_map,\n\tmtl_socm_power_gating_status_2_map,\n\tmtl_socm_d3_status_0_map,\n\tmtl_socm_d3_status_1_map,\n\tmtl_socm_d3_status_2_map,\n\tmtl_socm_d3_status_3_map,\n\tmtl_socm_vnn_req_status_0_map,\n\tmtl_socm_vnn_req_status_1_map,\n\tmtl_socm_vnn_req_status_2_map,\n\tmtl_socm_vnn_req_status_3_map,\n\tmtl_socm_vnn_misc_status_map,\n\tmtl_socm_signal_status_map,\n\tNULL\n};\n\nconst struct pmc_reg_map mtl_socm_reg_map = {\n\t.pfear_sts = ext_mtl_socm_pfear_map,\n\t.slp_s0_offset = CNP_PMC_SLP_S0_RES_COUNTER_OFFSET,\n\t.slp_s0_res_counter_step = TGL_PMC_SLP_S0_RES_COUNTER_STEP,\n\t.ltr_show_sts = mtl_socm_ltr_show_map,\n\t.msr_sts = msr_map,\n\t.ltr_ignore_offset = CNP_PMC_LTR_IGNORE_OFFSET,\n\t.regmap_length = MTL_SOC_PMC_MMIO_REG_LEN,\n\t.ppfear0_offset = CNP_PMC_HOST_PPFEAR0A,\n\t.ppfear_buckets = MTL_SOCM_PPFEAR_NUM_ENTRIES,\n\t.pm_cfg_offset = CNP_PMC_PM_CFG_OFFSET,\n\t.pm_read_disable_bit = CNP_PMC_READ_DISABLE_BIT,\n\t.lpm_num_maps = ADL_LPM_NUM_MAPS,\n\t.ltr_ignore_max = MTL_SOCM_NUM_IP_IGN_ALLOWED,\n\t.lpm_res_counter_step_x2 = TGL_PMC_LPM_RES_COUNTER_STEP_X2,\n\t.etr3_offset = ETR3_OFFSET,\n\t.lpm_sts_latch_en_offset = MTL_LPM_STATUS_LATCH_EN_OFFSET,\n\t.lpm_priority_offset = MTL_LPM_PRI_OFFSET,\n\t.lpm_en_offset = MTL_LPM_EN_OFFSET,\n\t.lpm_residency_offset = MTL_LPM_RESIDENCY_OFFSET,\n\t.lpm_sts = mtl_socm_lpm_maps,\n\t.lpm_status_offset = MTL_LPM_STATUS_OFFSET,\n\t.lpm_live_status_offset = MTL_LPM_LIVE_STATUS_OFFSET,\n};\n\nconst struct pmc_bit_map mtl_ioep_pfear_map[] = {\n\t{\"PMC_0\",               BIT(0)},\n\t{\"OPI\",                 BIT(1)},\n\t{\"TCSS\",                BIT(2)},\n\t{\"RSVD3\",               BIT(3)},\n\t{\"SPA\",                 BIT(4)},\n\t{\"SPB\",                 BIT(5)},\n\t{\"SPC\",                 BIT(6)},\n\t{\"IOE_D2D_3\",           BIT(7)},\n\n\t{\"RSVD8\",               BIT(0)},\n\t{\"RSVD9\",               BIT(1)},\n\t{\"SPE\",                 BIT(2)},\n\t{\"RSVD11\",              BIT(3)},\n\t{\"RSVD12\",              BIT(4)},\n\t{\"SPD\",                 BIT(5)},\n\t{\"ACE_7\",               BIT(6)},\n\t{\"RSVD15\",              BIT(7)},\n\n\t{\"ACE_0\",               BIT(0)},\n\t{\"FIACPCB_P\",           BIT(1)},\n\t{\"P2S\",                 BIT(2)},\n\t{\"RSVD19\",              BIT(3)},\n\t{\"ACE_8\",               BIT(4)},\n\t{\"IOE_D2D_0\",           BIT(5)},\n\t{\"FUSE\",                BIT(6)},\n\t{\"RSVD23\",              BIT(7)},\n\n\t{\"FIACPCB_P5\",          BIT(0)},\n\t{\"ACE_3\",               BIT(1)},\n\t{\"RSF5\",                BIT(2)},\n\t{\"ACE_2\",               BIT(3)},\n\t{\"ACE_4\",               BIT(4)},\n\t{\"RSVD29\",              BIT(5)},\n\t{\"RSF10\",               BIT(6)},\n\t{\"MPFPW5\",              BIT(7)},\n\n\t{\"PSF9\",                BIT(0)},\n\t{\"MPFPW4\",              BIT(1)},\n\t{\"RSVD34\",              BIT(2)},\n\t{\"RSVD35\",              BIT(3)},\n\t{\"RSVD36\",              BIT(4)},\n\t{\"RSVD37\",              BIT(5)},\n\t{\"RSVD38\",              BIT(6)},\n\t{\"RSVD39\",              BIT(7)},\n\n\t{\"SBR0\",                BIT(0)},\n\t{\"SBR1\",                BIT(1)},\n\t{\"SBR2\",                BIT(2)},\n\t{\"SBR3\",                BIT(3)},\n\t{\"SBR4\",                BIT(4)},\n\t{\"SBR5\",                BIT(5)},\n\t{\"RSVD46\",              BIT(6)},\n\t{\"RSVD47\",              BIT(7)},\n\n\t{\"RSVD48\",              BIT(0)},\n\t{\"FIA_P5\",              BIT(1)},\n\t{\"RSVD50\",              BIT(2)},\n\t{\"RSVD51\",              BIT(3)},\n\t{\"RSVD52\",              BIT(4)},\n\t{\"RSVD53\",              BIT(5)},\n\t{\"RSVD54\",              BIT(6)},\n\t{\"ACE_1\",               BIT(7)},\n\n\t{\"RSVD56\",              BIT(0)},\n\t{\"ACE_5\",               BIT(1)},\n\t{\"RSVD58\",              BIT(2)},\n\t{\"G5FPW1\",              BIT(3)},\n\t{\"RSVD60\",              BIT(4)},\n\t{\"ACE_6\",               BIT(5)},\n\t{\"RSVD62\",              BIT(6)},\n\t{\"GBETSN1\",             BIT(7)},\n\n\t{\"RSVD64\",              BIT(0)},\n\t{\"FIA\",                 BIT(1)},\n\t{\"RSVD66\",              BIT(2)},\n\t{\"FIA_P\",               BIT(3)},\n\t{\"TAM\",                 BIT(4)},\n\t{\"GBETSN\",              BIT(5)},\n\t{\"IOE_D2D_2\",           BIT(6)},\n\t{\"IOE_D2D_1\",           BIT(7)},\n\n\t{\"SPF\",                 BIT(0)},\n\t{\"PMC_1\",               BIT(1)},\n\t{}\n};\n\nconst struct pmc_bit_map *ext_mtl_ioep_pfear_map[] = {\n\tmtl_ioep_pfear_map,\n\tNULL\n};\n\nconst struct pmc_bit_map mtl_ioep_ltr_show_map[] = {\n\t{\"SOUTHPORT_A\",\t\tCNP_PMC_LTR_SPA},\n\t{\"SOUTHPORT_B\",\t\tCNP_PMC_LTR_SPB},\n\t{\"SATA\",\t\tCNP_PMC_LTR_SATA},\n\t{\"GIGABIT_ETHERNET\",\tCNP_PMC_LTR_GBE},\n\t{\"XHCI\",\t\tCNP_PMC_LTR_XHCI},\n\t{\"SOUTHPORT_F\",\t\tADL_PMC_LTR_SPF},\n\t{\"ME\",\t\t\tCNP_PMC_LTR_ME},\n\t{\"SATA1\",\t\tCNP_PMC_LTR_EVA},\n\t{\"SOUTHPORT_C\",\t\tCNP_PMC_LTR_SPC},\n\t{\"HD_AUDIO\",\t\tCNP_PMC_LTR_AZ},\n\t{\"CNV\",\t\t\tCNP_PMC_LTR_CNV},\n\t{\"LPSS\",\t\tCNP_PMC_LTR_LPSS},\n\t{\"SOUTHPORT_D\",\t\tCNP_PMC_LTR_SPD},\n\t{\"SOUTHPORT_E\",\t\tCNP_PMC_LTR_SPE},\n\t{\"SATA2\",\t\tCNP_PMC_LTR_CAM},\n\t{\"ESPI\",\t\tCNP_PMC_LTR_ESPI},\n\t{\"SCC\",\t\t\tCNP_PMC_LTR_SCC},\n\t{\"Reserved\",\t\tMTL_PMC_LTR_RESERVED},\n\t{\"UFSX2\",\t\tCNP_PMC_LTR_UFSX2},\n\t{\"EMMC\",\t\tCNP_PMC_LTR_EMMC},\n\t{\"WIGIG\",\t\tICL_PMC_LTR_WIGIG},\n\t{\"THC0\",\t\tTGL_PMC_LTR_THC0},\n\t{\"THC1\",\t\tTGL_PMC_LTR_THC1},\n\t{\"SOUTHPORT_G\",\t\tMTL_PMC_LTR_SPG},\n\n\t \n\t{\"CURRENT_PLATFORM\",\tCNP_PMC_LTR_CUR_PLT},\n\t{\"AGGREGATED_SYSTEM\",\tCNP_PMC_LTR_CUR_ASLT},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_clocksource_status_map[] = {\n\t{\"AON2_OFF_STS\",                 BIT(0)},\n\t{\"AON3_OFF_STS\",                 BIT(1)},\n\t{\"AON4_OFF_STS\",                 BIT(2)},\n\t{\"AON5_OFF_STS\",                 BIT(3)},\n\t{\"AON1_OFF_STS\",                 BIT(4)},\n\t{\"TBT_PLL_OFF_STS\",              BIT(5)},\n\t{\"TMU_PLL_OFF_STS\",              BIT(6)},\n\t{\"BCLK_PLL_OFF_STS\",             BIT(7)},\n\t{\"D2D_PLL_OFF_STS\",              BIT(8)},\n\t{\"AON3_SPL_OFF_STS\",             BIT(9)},\n\t{\"MPFPW4_0_PLL_OFF_STS\",         BIT(12)},\n\t{\"MPFPW5_0_PLL_OFF_STS\",         BIT(13)},\n\t{\"G5FPW_0_PLL_OFF_STS\",          BIT(14)},\n\t{\"G5FPW_1_PLL_OFF_STS\",          BIT(15)},\n\t{\"XTAL_AGGR_OFF_STS\",            BIT(17)},\n\t{\"FABRIC_PLL_OFF_STS\",           BIT(25)},\n\t{\"SOC_PLL_OFF_STS\",              BIT(26)},\n\t{\"REF_PLL_OFF_STS\",              BIT(28)},\n\t{\"RTC_PLL_OFF_STS\",              BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_power_gating_status_0_map[] = {\n\t{\"PMC_PGD0_PG_STS\",              BIT(0)},\n\t{\"DMI_PGD0_PG_STS\",              BIT(1)},\n\t{\"TCSS_PGD0_PG_STS\",             BIT(2)},\n\t{\"SPA_PGD0_PG_STS\",              BIT(4)},\n\t{\"SPB_PGD0_PG_STS\",              BIT(5)},\n\t{\"SPC_PGD0_PG_STS\",              BIT(6)},\n\t{\"IOE_D2D_PGD3_PG_STS\",          BIT(7)},\n\t{\"SPE_PGD0_PG_STS\",              BIT(10)},\n\t{\"SPD_PGD0_PG_STS\",              BIT(13)},\n\t{\"ACE_PGD7_PG_STS\",              BIT(14)},\n\t{\"ACE_PGD0_PG_STS\",              BIT(16)},\n\t{\"FIACPCB_P_PGD0_PG_STS\",        BIT(17)},\n\t{\"P2S_PGD0_PG_STS\",              BIT(18)},\n\t{\"ACE_PGD8_PG_STS\",              BIT(20)},\n\t{\"IOE_D2D_PGD0_PG_STS\",          BIT(21)},\n\t{\"FUSE_PGD0_PG_STS\",             BIT(22)},\n\t{\"FIACPCB_P5_PGD0_PG_STS\",       BIT(24)},\n\t{\"ACE_PGD3_PG_STS\",              BIT(25)},\n\t{\"PSF5_PGD0_PG_STS\",             BIT(26)},\n\t{\"ACE_PGD2_PG_STS\",              BIT(27)},\n\t{\"ACE_PGD4_PG_STS\",              BIT(28)},\n\t{\"PSF10_PGD0_PG_STS\",            BIT(30)},\n\t{\"MPFPW5_PGD0_PG_STS\",           BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_power_gating_status_1_map[] = {\n\t{\"PSF9_PGD0_PG_STS\",             BIT(0)},\n\t{\"MPFPW4_PGD0_PG_STS\",           BIT(1)},\n\t{\"SBR0_PGD0_PG_STS\",             BIT(8)},\n\t{\"SBR1_PGD0_PG_STS\",             BIT(9)},\n\t{\"SBR2_PGD0_PG_STS\",             BIT(10)},\n\t{\"SBR3_PGD0_PG_STS\",             BIT(11)},\n\t{\"SBR4_PGD0_PG_STS\",             BIT(12)},\n\t{\"SBR5_PGD0_PG_STS\",             BIT(13)},\n\t{\"FIA_P5_PGD0_PG_STS\",           BIT(17)},\n\t{\"ACE_PGD1_PGD0_PG_STS\",         BIT(23)},\n\t{\"ACE_PGD5_PGD1_PG_STS\",         BIT(25)},\n\t{\"G5FPW1_PGD0_PG_STS\",           BIT(27)},\n\t{\"ACE_PGD6_PG_STS\",              BIT(29)},\n\t{\"GBETSN1_PGD0_PG_STS\",          BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_power_gating_status_2_map[] = {\n\t{\"FIA_PGD0_PG_STS\",              BIT(1)},\n\t{\"FIA_P_PGD0_PG_STS\",            BIT(3)},\n\t{\"TAM_PGD0_PG_STS\",              BIT(4)},\n\t{\"GBETSN_PGD0_PG_STS\",           BIT(5)},\n\t{\"IOE_D2D_PGD2_PG_STS\",          BIT(6)},\n\t{\"IOE_D2D_PGD1_PG_STS\",          BIT(7)},\n\t{\"SPF_PGD0_PG_STS\",              BIT(8)},\n\t{\"PMC_PGD1_PG_STS\",              BIT(9)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_d3_status_0_map[] = {\n\t{\"SPF_D3_STS\",                   BIT(0)},\n\t{\"SPA_D3_STS\",                   BIT(12)},\n\t{\"SPB_D3_STS\",                   BIT(13)},\n\t{\"SPC_D3_STS\",                   BIT(14)},\n\t{\"SPD_D3_STS\",                   BIT(15)},\n\t{\"SPE_D3_STS\",                   BIT(16)},\n\t{\"DMI_D3_STS\",                   BIT(22)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_d3_status_1_map[] = {\n\t{\"GBETSN1_D3_STS\",               BIT(14)},\n\t{\"P2S_D3_STS\",                   BIT(24)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_d3_status_2_map[] = {\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_d3_status_3_map[] = {\n\t{\"GBETSN_D3_STS\",                BIT(13)},\n\t{\"ACE_D3_STS\",                   BIT(23)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_vnn_req_status_0_map[] = {\n\t{\"FIA_VNN_REQ_STS\",              BIT(17)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_vnn_req_status_1_map[] = {\n\t{\"DFXAGG_VNN_REQ_STS\",           BIT(8)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_vnn_req_status_2_map[] = {\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_vnn_req_status_3_map[] = {\n\t{\"DTS0_VNN_REQ_STS\",             BIT(7)},\n\t{\"DISP_VNN_REQ_STS\",             BIT(19)},\n\t{}\n};\n\nconst struct pmc_bit_map mtl_ioep_vnn_misc_status_map[] = {\n\t{\"CPU_C10_REQ_STS\",              BIT(0)},\n\t{\"TS_OFF_REQ_STS\",               BIT(1)},\n\t{\"PNDE_MET_REQ_STS\",             BIT(2)},\n\t{\"PCIE_DEEP_PM_REQ_STS\",         BIT(3)},\n\t{\"PMC_CLK_THROTTLE_EN_REQ_STS\",  BIT(4)},\n\t{\"NPK_VNNAON_REQ_STS\",           BIT(5)},\n\t{\"VNN_SOC_REQ_STS\",              BIT(6)},\n\t{\"USB_DEVICE_ATTACHED_REQ_STS\",  BIT(8)},\n\t{\"FIA_EXIT_REQ_STS\",             BIT(9)},\n\t{\"USB2_SUS_PG_REQ_STS\",          BIT(10)},\n\t{\"PLT_GREATER_REQ_STS\",          BIT(11)},\n\t{\"PCIE_CLKREQ_REQ_STS\",          BIT(12)},\n\t{\"PMC_IDLE_FB_OCP_REQ_STS\",      BIT(13)},\n\t{\"PM_SYNC_STATES_REQ_STS\",       BIT(14)},\n\t{\"EA_REQ_STS\",                   BIT(15)},\n\t{\"MPHY_CORE_OFF_REQ_STS\",        BIT(16)},\n\t{\"BRK_EV_EN_REQ_STS\",            BIT(17)},\n\t{\"AUTO_DEMO_EN_REQ_STS\",         BIT(18)},\n\t{\"ITSS_CLK_SRC_REQ_STS\",         BIT(19)},\n\t{\"LPC_CLK_SRC_REQ_STS\",          BIT(20)},\n\t{\"ARC_IDLE_REQ_STS\",             BIT(21)},\n\t{\"MPHY_SUS_REQ_STS\",             BIT(22)},\n\t{\"FIA_DEEP_PM_REQ_STS\",          BIT(23)},\n\t{\"UXD_CONNECTED_REQ_STS\",        BIT(24)},\n\t{\"ARC_INTERRUPT_WAKE_REQ_STS\",   BIT(25)},\n\t{\"USB2_VNNAON_ACT_REQ_STS\",      BIT(26)},\n\t{\"PRE_WAKE0_REQ_STS\",            BIT(27)},\n\t{\"PRE_WAKE1_REQ_STS\",            BIT(28)},\n\t{\"PRE_WAKE2_EN_REQ_STS\",         BIT(29)},\n\t{\"WOV_REQ_STS\",                  BIT(30)},\n\t{\"CNVI_V1P05_REQ_STS\",           BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map *mtl_ioep_lpm_maps[] = {\n\tmtl_ioep_clocksource_status_map,\n\tmtl_ioep_power_gating_status_0_map,\n\tmtl_ioep_power_gating_status_1_map,\n\tmtl_ioep_power_gating_status_2_map,\n\tmtl_ioep_d3_status_0_map,\n\tmtl_ioep_d3_status_1_map,\n\tmtl_ioep_d3_status_2_map,\n\tmtl_ioep_d3_status_3_map,\n\tmtl_ioep_vnn_req_status_0_map,\n\tmtl_ioep_vnn_req_status_1_map,\n\tmtl_ioep_vnn_req_status_2_map,\n\tmtl_ioep_vnn_req_status_3_map,\n\tmtl_ioep_vnn_misc_status_map,\n\tmtl_socm_signal_status_map,\n\tNULL\n};\n\nconst struct pmc_reg_map mtl_ioep_reg_map = {\n\t.regmap_length = MTL_IOE_PMC_MMIO_REG_LEN,\n\t.pfear_sts = ext_mtl_ioep_pfear_map,\n\t.ppfear0_offset = CNP_PMC_HOST_PPFEAR0A,\n\t.ppfear_buckets = MTL_IOE_PPFEAR_NUM_ENTRIES,\n\t.lpm_status_offset = MTL_LPM_STATUS_OFFSET,\n\t.lpm_live_status_offset = MTL_LPM_LIVE_STATUS_OFFSET,\n\t.lpm_sts = mtl_ioep_lpm_maps,\n\t.ltr_show_sts = mtl_ioep_ltr_show_map,\n\t.ltr_ignore_offset = CNP_PMC_LTR_IGNORE_OFFSET,\n\t.ltr_ignore_max = ADL_NUM_IP_IGN_ALLOWED,\n};\n\nconst struct pmc_bit_map mtl_ioem_pfear_map[] = {\n\t{\"PMC_0\",               BIT(0)},\n\t{\"OPI\",                 BIT(1)},\n\t{\"TCSS\",                BIT(2)},\n\t{\"RSVD3\",               BIT(3)},\n\t{\"SPA\",                 BIT(4)},\n\t{\"SPB\",                 BIT(5)},\n\t{\"SPC\",                 BIT(6)},\n\t{\"IOE_D2D_3\",           BIT(7)},\n\n\t{\"RSVD8\",               BIT(0)},\n\t{\"RSVD9\",               BIT(1)},\n\t{\"SPE\",                 BIT(2)},\n\t{\"RSVD11\",              BIT(3)},\n\t{\"RSVD12\",              BIT(4)},\n\t{\"SPD\",                 BIT(5)},\n\t{\"ACE_7\",               BIT(6)},\n\t{\"RSVD15\",              BIT(7)},\n\n\t{\"ACE_0\",               BIT(0)},\n\t{\"FIACPCB_P\",           BIT(1)},\n\t{\"P2S\",                 BIT(2)},\n\t{\"RSVD19\",              BIT(3)},\n\t{\"ACE_8\",               BIT(4)},\n\t{\"IOE_D2D_0\",           BIT(5)},\n\t{\"FUSE\",                BIT(6)},\n\t{\"RSVD23\",              BIT(7)},\n\n\t{\"FIACPCB_P5\",          BIT(0)},\n\t{\"ACE_3\",               BIT(1)},\n\t{\"RSF5\",                BIT(2)},\n\t{\"ACE_2\",               BIT(3)},\n\t{\"ACE_4\",               BIT(4)},\n\t{\"RSVD29\",              BIT(5)},\n\t{\"RSF10\",               BIT(6)},\n\t{\"MPFPW5\",              BIT(7)},\n\n\t{\"PSF9\",                BIT(0)},\n\t{\"MPFPW4\",              BIT(1)},\n\t{\"RSVD34\",              BIT(2)},\n\t{\"RSVD35\",              BIT(3)},\n\t{\"RSVD36\",              BIT(4)},\n\t{\"RSVD37\",              BIT(5)},\n\t{\"RSVD38\",              BIT(6)},\n\t{\"RSVD39\",              BIT(7)},\n\n\t{\"SBR0\",                BIT(0)},\n\t{\"SBR1\",                BIT(1)},\n\t{\"SBR2\",                BIT(2)},\n\t{\"SBR3\",                BIT(3)},\n\t{\"SBR4\",                BIT(4)},\n\t{\"RSVD45\",              BIT(5)},\n\t{\"RSVD46\",              BIT(6)},\n\t{\"RSVD47\",              BIT(7)},\n\n\t{\"RSVD48\",              BIT(0)},\n\t{\"FIA_P5\",              BIT(1)},\n\t{\"RSVD50\",              BIT(2)},\n\t{\"RSVD51\",              BIT(3)},\n\t{\"RSVD52\",              BIT(4)},\n\t{\"RSVD53\",              BIT(5)},\n\t{\"RSVD54\",              BIT(6)},\n\t{\"ACE_1\",               BIT(7)},\n\n\t{\"RSVD56\",              BIT(0)},\n\t{\"ACE_5\",               BIT(1)},\n\t{\"RSVD58\",              BIT(2)},\n\t{\"G5FPW1\",              BIT(3)},\n\t{\"RSVD60\",              BIT(4)},\n\t{\"ACE_6\",               BIT(5)},\n\t{\"RSVD62\",              BIT(6)},\n\t{\"GBETSN1\",             BIT(7)},\n\n\t{\"RSVD64\",              BIT(0)},\n\t{\"FIA\",                 BIT(1)},\n\t{\"RSVD66\",              BIT(2)},\n\t{\"FIA_P\",               BIT(3)},\n\t{\"TAM\",                 BIT(4)},\n\t{\"GBETSN\",              BIT(5)},\n\t{\"IOE_D2D_2\",           BIT(6)},\n\t{\"IOE_D2D_1\",           BIT(7)},\n\n\t{\"SPF\",                 BIT(0)},\n\t{\"PMC_1\",               BIT(1)},\n\t{}\n};\n\nconst struct pmc_bit_map *ext_mtl_ioem_pfear_map[] = {\n\tmtl_ioem_pfear_map,\n\tNULL\n};\n\nconst struct pmc_bit_map mtl_ioem_power_gating_status_1_map[] = {\n\t{\"PSF9_PGD0_PG_STS\",                    BIT(0)},\n\t{\"MPFPW4_PGD0_PG_STS\",                  BIT(1)},\n\t{\"SBR0_PGD0_PG_STS\",                    BIT(8)},\n\t{\"SBR1_PGD0_PG_STS\",                    BIT(9)},\n\t{\"SBR2_PGD0_PG_STS\",                    BIT(10)},\n\t{\"SBR3_PGD0_PG_STS\",                    BIT(11)},\n\t{\"SBR4_PGD0_PG_STS\",                    BIT(12)},\n\t{\"FIA_P5_PGD0_PG_STS\",                  BIT(17)},\n\t{\"ACE_PGD1_PGD0_PG_STS\",                BIT(23)},\n\t{\"ACE_PGD5_PGD1_PG_STS\",                BIT(25)},\n\t{\"G5FPW1_PGD0_PG_STS\",                  BIT(27)},\n\t{\"ACE_PGD6_PG_STS\",                     BIT(29)},\n\t{\"GBETSN1_PGD0_PG_STS\",                 BIT(31)},\n\t{}\n};\n\nconst struct pmc_bit_map *mtl_ioem_lpm_maps[] = {\n\tmtl_ioep_clocksource_status_map,\n\tmtl_ioep_power_gating_status_0_map,\n\tmtl_ioem_power_gating_status_1_map,\n\tmtl_ioep_power_gating_status_2_map,\n\tmtl_ioep_d3_status_0_map,\n\tmtl_ioep_d3_status_1_map,\n\tmtl_ioep_d3_status_2_map,\n\tmtl_ioep_d3_status_3_map,\n\tmtl_ioep_vnn_req_status_0_map,\n\tmtl_ioep_vnn_req_status_1_map,\n\tmtl_ioep_vnn_req_status_2_map,\n\tmtl_ioep_vnn_req_status_3_map,\n\tmtl_ioep_vnn_misc_status_map,\n\tmtl_socm_signal_status_map,\n\tNULL\n};\n\nconst struct pmc_reg_map mtl_ioem_reg_map = {\n\t.regmap_length = MTL_IOE_PMC_MMIO_REG_LEN,\n\t.pfear_sts = ext_mtl_ioem_pfear_map,\n\t.ppfear0_offset = CNP_PMC_HOST_PPFEAR0A,\n\t.ppfear_buckets = MTL_IOE_PPFEAR_NUM_ENTRIES,\n\t.lpm_status_offset = MTL_LPM_STATUS_OFFSET,\n\t.lpm_live_status_offset = MTL_LPM_LIVE_STATUS_OFFSET,\n\t.lpm_sts = mtl_ioem_lpm_maps,\n\t.ltr_show_sts = mtl_ioep_ltr_show_map,\n\t.ltr_ignore_offset = CNP_PMC_LTR_IGNORE_OFFSET,\n\t.ltr_ignore_max = ADL_NUM_IP_IGN_ALLOWED,\n};\n\n#define PMC_DEVID_SOCM\t0x7e7f\n#define PMC_DEVID_IOEP\t0x7ecf\n#define PMC_DEVID_IOEM\t0x7ebf\nstatic struct pmc_info mtl_pmc_info_list[] = {\n\t{\n\t\t.devid = PMC_DEVID_SOCM,\n\t\t.map = &mtl_socm_reg_map,\n\t},\n\t{\n\t\t.devid = PMC_DEVID_IOEP,\n\t\t.map = &mtl_ioep_reg_map,\n\t},\n\t{\n\t\t.devid = PMC_DEVID_IOEM,\n\t\t.map = &mtl_ioem_reg_map\n\t},\n\t{}\n};\n\n#define MTL_GNA_PCI_DEV\t0x7e4c\n#define MTL_IPU_PCI_DEV\t0x7d19\n#define MTL_VPU_PCI_DEV\t0x7d1d\nstatic void mtl_set_device_d3(unsigned int device)\n{\n\tstruct pci_dev *pcidev;\n\n\tpcidev = pci_get_device(PCI_VENDOR_ID_INTEL, device, NULL);\n\tif (pcidev) {\n\t\tif (!device_trylock(&pcidev->dev)) {\n\t\t\tpci_dev_put(pcidev);\n\t\t\treturn;\n\t\t}\n\t\tif (!pcidev->dev.driver) {\n\t\t\tdev_info(&pcidev->dev, \"Setting to D3hot\\n\");\n\t\t\tpci_set_power_state(pcidev, PCI_D3hot);\n\t\t}\n\t\tdevice_unlock(&pcidev->dev);\n\t\tpci_dev_put(pcidev);\n\t}\n}\n\n \nstatic void mtl_d3_fixup(void)\n{\n\tmtl_set_device_d3(MTL_GNA_PCI_DEV);\n\tmtl_set_device_d3(MTL_IPU_PCI_DEV);\n\tmtl_set_device_d3(MTL_VPU_PCI_DEV);\n}\n\nstatic int mtl_resume(struct pmc_dev *pmcdev)\n{\n\tmtl_d3_fixup();\n\tpmc_core_send_ltr_ignore(pmcdev, 3, 0);\n\n\treturn pmc_core_resume_common(pmcdev);\n}\n\nint mtl_core_init(struct pmc_dev *pmcdev)\n{\n\tstruct pmc *pmc = pmcdev->pmcs[PMC_IDX_SOC];\n\tint ret = 0;\n\n\tmtl_d3_fixup();\n\n\tpmcdev->suspend = cnl_suspend;\n\tpmcdev->resume = mtl_resume;\n\n\tpmcdev->regmap_list = mtl_pmc_info_list;\n\tpmc_core_ssram_init(pmcdev);\n\n\t \n\tif (!pmc->regbase) {\n\t\tpmc->map = &mtl_socm_reg_map;\n\t\tret = get_primary_reg_base(pmc);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}