

================================================================
== Vitis HLS Report for 'innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:39 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                                |                                                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                            Instance                                            |                                        Module                                       |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s_fu_140  |castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s  |        3|        4|  12.000 ns|  16.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1_fu_161                                  |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1                                  |       11|       12|  44.000 ns|  48.000 ns|   10|   10|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_fftStage_6_fu_193                                                                           |fftStage_6                                                                           |        ?|        ?|          ?|          ?|    ?|    ?|                                  dataflow|
        +------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_fftInData_reOrdered = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2564]   --->   Operation 7 'alloca' 'p_fftInData_reOrdered' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%casted_output = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2568]   --->   Operation 8 'alloca' 'casted_output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln2573 = call void @castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >, i22 %p_fftInData_0_0_0_0_0, i22 %p_fftInData_0_0_0_0_01, i22 %p_fftInData_0_0_0_0_02, i22 %p_fftInData_0_0_0_0_03, i22 %p_fftInData_0_1_0_0_0, i22 %p_fftInData_0_1_0_0_04, i22 %p_fftInData_0_1_0_0_05, i22 %p_fftInData_0_1_0_0_06, i256 %casted_output" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2573]   --->   Operation 9 'call' 'call_ln2573' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln2573 = call void @castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >, i22 %p_fftInData_0_0_0_0_0, i22 %p_fftInData_0_0_0_0_01, i22 %p_fftInData_0_0_0_0_02, i22 %p_fftInData_0_0_0_0_03, i22 %p_fftInData_0_1_0_0_0, i22 %p_fftInData_0_1_0_0_04, i22 %p_fftInData_0_1_0_0_05, i22 %p_fftInData_0_1_0_0_06, i256 %casted_output" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2573]   --->   Operation 10 'call' 'call_ln2573' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln229 = call void @streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >.1, i256 %casted_output, i256 %p_fftInData_reOrdered, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:229]   --->   Operation 11 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln229 = call void @streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >.1, i256 %casted_output, i256 %p_fftInData_reOrdered, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:229]   --->   Operation 12 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln2581 = call void @fftStage.6, i256 %p_fftInData_reOrdered, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_07, i27 %p_fftOutData_0_0_0_0_08, i27 %p_fftOutData_0_0_0_0_09, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_010, i27 %p_fftOutData_0_1_0_0_011, i27 %p_fftOutData_0_1_0_0_012, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2581]   --->   Operation 13 'call' 'call_ln2581' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_13"   --->   Operation 30 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_fftInData_reOrdered_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %p_fftInData_reOrdered, i256 %p_fftInData_reOrdered"   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln2566 = specmemcore void @_ssdm_op_SpecMemCore, i256 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2566]   --->   Operation 32 'specmemcore' 'specmemcore_ln2566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %p_fftInData_reOrdered, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @casted_output_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %casted_output, i256 %casted_output"   --->   Operation 34 'specchannel' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln2570 = specmemcore void @_ssdm_op_SpecMemCore, i256 %casted_output, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2570]   --->   Operation 35 'specmemcore' 'specmemcore_ln2570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %casted_output, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln2581 = call void @fftStage.6, i256 %p_fftInData_reOrdered, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_07, i27 %p_fftOutData_0_0_0_0_08, i27 %p_fftOutData_0_0_0_0_09, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_010, i27 %p_fftOutData_0_1_0_0_011, i27 %p_fftOutData_0_1_0_0_012, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2581]   --->   Operation 37 'call' 'call_ln2581' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln2589 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:2589]   --->   Operation 38 'ret' 'ret_ln2589' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_fftInData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_fftInData_reOrdered    (alloca              ) [ 0011111]
casted_output            (alloca              ) [ 0111111]
call_ln2573              (call                ) [ 0000000]
call_ln229               (call                ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specmemcore_ln2566       (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_248                (specchannel         ) [ 0000000]
specmemcore_ln2570       (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln2581              (call                ) [ 0000000]
ret_ln2589               (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_fftInData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftInData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_fftInData_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_fftInData_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_fftInData_0_1_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_fftInData_0_1_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_fftInData_0_1_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_fftInData_0_1_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_fftOutData_0_0_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_fftOutData_0_0_0_0_07">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_fftOutData_0_0_0_0_08">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_fftOutData_0_0_0_0_09">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_fftOutData_0_1_0_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_fftOutData_0_1_0_0_010">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_fftOutData_0_1_0_0_011">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_fftOutData_0_1_0_0_012">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_count_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_bits_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_29">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_32">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_34">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_delayline_Array_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="control_delayline_Array_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delayline_Array_28">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delayline_Array_31">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_33">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="twiddleObj_twiddleTable_M_imag_V_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_3"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="control_count_V_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="delayline_Array_21">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delayline_Array_23">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delayline_Array_27">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="control_delayline_Array_19">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="control_delayline_Array_20">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="control_delayline_Array_22">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="delayline_Array_20">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="delayline_Array_22">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="delayline_Array_26">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >.1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStage.6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_reOrdered_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="casted_output_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="p_fftInData_reOrdered_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_fftInData_reOrdered/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="casted_output_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="casted_output/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="22" slack="0"/>
<pin id="143" dir="0" index="2" bw="22" slack="0"/>
<pin id="144" dir="0" index="3" bw="22" slack="0"/>
<pin id="145" dir="0" index="4" bw="22" slack="0"/>
<pin id="146" dir="0" index="5" bw="22" slack="0"/>
<pin id="147" dir="0" index="6" bw="22" slack="0"/>
<pin id="148" dir="0" index="7" bw="22" slack="0"/>
<pin id="149" dir="0" index="8" bw="22" slack="0"/>
<pin id="150" dir="0" index="9" bw="256" slack="0"/>
<pin id="151" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2573/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="256" slack="2"/>
<pin id="164" dir="0" index="2" bw="256" slack="2"/>
<pin id="165" dir="0" index="3" bw="2" slack="0"/>
<pin id="166" dir="0" index="4" bw="2" slack="0"/>
<pin id="167" dir="0" index="5" bw="2" slack="0"/>
<pin id="168" dir="0" index="6" bw="1" slack="0"/>
<pin id="169" dir="0" index="7" bw="45" slack="0"/>
<pin id="170" dir="0" index="8" bw="45" slack="0"/>
<pin id="171" dir="0" index="9" bw="45" slack="0"/>
<pin id="172" dir="0" index="10" bw="32" slack="0"/>
<pin id="173" dir="0" index="11" bw="32" slack="0"/>
<pin id="174" dir="0" index="12" bw="32" slack="0"/>
<pin id="175" dir="0" index="13" bw="45" slack="0"/>
<pin id="176" dir="0" index="14" bw="45" slack="0"/>
<pin id="177" dir="0" index="15" bw="45" slack="0"/>
<pin id="178" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln229/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fftStage_6_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="256" slack="4"/>
<pin id="196" dir="0" index="2" bw="27" slack="0"/>
<pin id="197" dir="0" index="3" bw="27" slack="0"/>
<pin id="198" dir="0" index="4" bw="27" slack="0"/>
<pin id="199" dir="0" index="5" bw="27" slack="0"/>
<pin id="200" dir="0" index="6" bw="27" slack="0"/>
<pin id="201" dir="0" index="7" bw="27" slack="0"/>
<pin id="202" dir="0" index="8" bw="27" slack="0"/>
<pin id="203" dir="0" index="9" bw="27" slack="0"/>
<pin id="204" dir="0" index="10" bw="18" slack="0"/>
<pin id="205" dir="0" index="11" bw="2" slack="0"/>
<pin id="206" dir="0" index="12" bw="2" slack="0"/>
<pin id="207" dir="0" index="13" bw="2" slack="0"/>
<pin id="208" dir="0" index="14" bw="1" slack="0"/>
<pin id="209" dir="0" index="15" bw="51" slack="0"/>
<pin id="210" dir="0" index="16" bw="51" slack="0"/>
<pin id="211" dir="0" index="17" bw="51" slack="0"/>
<pin id="212" dir="0" index="18" bw="32" slack="0"/>
<pin id="213" dir="0" index="19" bw="32" slack="0"/>
<pin id="214" dir="0" index="20" bw="32" slack="0"/>
<pin id="215" dir="0" index="21" bw="51" slack="0"/>
<pin id="216" dir="0" index="22" bw="51" slack="0"/>
<pin id="217" dir="0" index="23" bw="51" slack="0"/>
<pin id="218" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2581/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_fftInData_reOrdered_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="256" slack="2"/>
<pin id="244" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="p_fftInData_reOrdered "/>
</bind>
</comp>

<comp id="248" class="1005" name="casted_output_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="256" slack="0"/>
<pin id="250" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="casted_output "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="86" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="88" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="179"><net_src comp="90" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="161" pin=5"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="161" pin=7"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="161" pin=8"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="161" pin=9"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="161" pin=10"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="161" pin=11"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="161" pin=12"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="161" pin=13"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="161" pin=14"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="161" pin=15"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="193" pin=7"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="193" pin=8"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="193" pin=9"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="193" pin=10"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="193" pin=11"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="193" pin=12"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="193" pin=13"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="193" pin=14"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="193" pin=15"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="193" pin=16"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="193" pin=17"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="193" pin=18"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="193" pin=19"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="193" pin=20"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="193" pin=21"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="193" pin=22"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="193" pin=23"/></net>

<net id="245"><net_src comp="132" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="251"><net_src comp="136" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="140" pin=9"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftOutData_0_0_0_0_0 | {5 6 }
	Port: p_fftOutData_0_0_0_0_07 | {5 6 }
	Port: p_fftOutData_0_0_0_0_08 | {5 6 }
	Port: p_fftOutData_0_0_0_0_09 | {5 6 }
	Port: p_fftOutData_0_1_0_0_0 | {5 6 }
	Port: p_fftOutData_0_1_0_0_010 | {5 6 }
	Port: p_fftOutData_0_1_0_0_011 | {5 6 }
	Port: p_fftOutData_0_1_0_0_012 | {5 6 }
	Port: control_count_V_2 | {3 4 }
	Port: control_bits_V_2 | {3 4 }
	Port: sample_in_read_count_V_2 | {3 4 }
	Port: delay_line_stall_2 | {3 4 }
	Port: delayline_Array_29 | {3 4 }
	Port: delayline_Array_32 | {3 4 }
	Port: delayline_Array_34 | {3 4 }
	Port: control_delayline_Array_23 | {3 4 }
	Port: control_delayline_Array_1 | {3 4 }
	Port: control_delayline_Array_3 | {3 4 }
	Port: delayline_Array_28 | {3 4 }
	Port: delayline_Array_31 | {3 4 }
	Port: delayline_Array_33 | {3 4 }
	Port: control_count_V_1 | {5 6 }
	Port: control_bits_V_1 | {5 6 }
	Port: sample_in_read_count_V_1 | {5 6 }
	Port: delay_line_stall_1 | {5 6 }
	Port: delayline_Array_21 | {5 6 }
	Port: delayline_Array_23 | {5 6 }
	Port: delayline_Array_27 | {5 6 }
	Port: control_delayline_Array_19 | {5 6 }
	Port: control_delayline_Array_20 | {5 6 }
	Port: control_delayline_Array_22 | {5 6 }
	Port: delayline_Array_20 | {5 6 }
	Port: delayline_Array_22 | {5 6 }
	Port: delayline_Array_26 | {5 6 }
 - Input state : 
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_0_0_0_0 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_0_0_0_01 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_0_0_0_02 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_0_0_0_03 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_1_0_0_0 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_1_0_0_04 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_1_0_0_05 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_fftInData_0_1_0_0_06 | {1 2 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_count_V_2 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_bits_V_2 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : sample_in_read_count_V_2 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delay_line_stall_2 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_29 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_32 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_34 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_23 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_1 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_3 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_28 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_31 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_33 | {3 4 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_3 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_count_V_1 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_bits_V_1 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : sample_in_read_count_V_1 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delay_line_stall_1 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_21 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_23 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_27 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_19 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_20 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : control_delayline_Array_22 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_20 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_22 | {5 6 }
	Port: innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : delayline_Array_26 | {5 6 }
  - Chain level:
	State 1
		call_ln2573 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                         Functional Unit                                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s_fu_140 |    0    |    0    |    0    |    5    |    17   |    0    |
|   call   |                 grp_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1_fu_161                 |    0    |    0    |  0.387  |   542   |   293   |    0    |
|          |                                      grp_fftStage_6_fu_193                                     |    0    |    14   | 17.8677 |   6387  |   4164  |    0    |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                |    0    |    14   | 18.2547 |   6934  |   4474  |    0    |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    casted_output_reg_248    |   256  |
|p_fftInData_reOrdered_reg_242|   256  |
+-----------------------------+--------+
|            Total            |   512  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   14   |   18   |  6934  |  4474  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   18   |  7446  |  4474  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
