/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_AWC_FAWM_KDMA_MASKS_H_
#define ASIC_WEG_AWC_FAWM_KDMA_MASKS_H_

/*
 *****************************************
 *   AWC_FAWM_KDMA
 *   (Pwototype: DMA_COWE)
 *****************************************
 */

/* AWC_FAWM_KDMA_CFG_0 */
#define AWC_FAWM_KDMA_CFG_0_EN_SHIFT 0
#define AWC_FAWM_KDMA_CFG_0_EN_MASK 0x1

/* AWC_FAWM_KDMA_CFG_1 */
#define AWC_FAWM_KDMA_CFG_1_HAWT_SHIFT 0
#define AWC_FAWM_KDMA_CFG_1_HAWT_MASK 0x1
#define AWC_FAWM_KDMA_CFG_1_FWUSH_SHIFT 1
#define AWC_FAWM_KDMA_CFG_1_FWUSH_MASK 0x2

/* AWC_FAWM_KDMA_PWOT */
#define AWC_FAWM_KDMA_PWOT_VAW_SHIFT 0
#define AWC_FAWM_KDMA_PWOT_VAW_MASK 0x1
#define AWC_FAWM_KDMA_PWOT_EWW_VAW_SHIFT 1
#define AWC_FAWM_KDMA_PWOT_EWW_VAW_MASK 0x2

/* AWC_FAWM_KDMA_CKG */
#define AWC_FAWM_KDMA_CKG_HBW_WBUF_SHIFT 0
#define AWC_FAWM_KDMA_CKG_HBW_WBUF_MASK 0x1
#define AWC_FAWM_KDMA_CKG_WBW_WBUF_KDMA_SHIFT 1
#define AWC_FAWM_KDMA_CKG_WBW_WBUF_KDMA_MASK 0x2
#define AWC_FAWM_KDMA_CKG_TE_SHIFT 2
#define AWC_FAWM_KDMA_CKG_TE_MASK 0x4

/* AWC_FAWM_KDMA_WD_GWBW */
#define AWC_FAWM_KDMA_WD_GWBW_WBW_VIA_HBW_SHIFT 0
#define AWC_FAWM_KDMA_WD_GWBW_WBW_VIA_HBW_MASK 0x1
#define AWC_FAWM_KDMA_WD_GWBW_HBW_FOWCE_MISS_SHIFT 4
#define AWC_FAWM_KDMA_WD_GWBW_HBW_FOWCE_MISS_MASK 0x10
#define AWC_FAWM_KDMA_WD_GWBW_WBW_FOWCE_MISS_SHIFT 5
#define AWC_FAWM_KDMA_WD_GWBW_WBW_FOWCE_MISS_MASK 0x20

/* AWC_FAWM_KDMA_WD_HBW_MAX_OUTSTAND */
#define AWC_FAWM_KDMA_WD_HBW_MAX_OUTSTAND_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_HBW_MAX_OUTSTAND_VAW_MASK 0xFFF

/* AWC_FAWM_KDMA_WD_HBW_MAX_SIZE */
#define AWC_FAWM_KDMA_WD_HBW_MAX_SIZE_DATA_SHIFT 0
#define AWC_FAWM_KDMA_WD_HBW_MAX_SIZE_DATA_MASK 0xFFF
#define AWC_FAWM_KDMA_WD_HBW_MAX_SIZE_MD_SHIFT 16
#define AWC_FAWM_KDMA_WD_HBW_MAX_SIZE_MD_MASK 0xFFF0000

/* AWC_FAWM_KDMA_WD_HBW_AWCACHE */
#define AWC_FAWM_KDMA_WD_HBW_AWCACHE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_HBW_AWCACHE_VAW_MASK 0xF

/* AWC_FAWM_KDMA_WD_HBW_INFWIGHTS */
#define AWC_FAWM_KDMA_WD_HBW_INFWIGHTS_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_HBW_INFWIGHTS_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG */
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_TOUT_SHIFT 0
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_TOUT_MASK 0xFF
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_SAT_SHIFT 16
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_SAT_MASK 0xFF0000
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_EN_SHIFT 31
#define AWC_FAWM_KDMA_WD_HBW_WATE_WIM_CFG_EN_MASK 0x80000000

/* AWC_FAWM_KDMA_WD_WBW_MAX_OUTSTAND */
#define AWC_FAWM_KDMA_WD_WBW_MAX_OUTSTAND_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_WBW_MAX_OUTSTAND_VAW_MASK 0xFFF

/* AWC_FAWM_KDMA_WD_WBW_MAX_SIZE */
#define AWC_FAWM_KDMA_WD_WBW_MAX_SIZE_DATA_SHIFT 0
#define AWC_FAWM_KDMA_WD_WBW_MAX_SIZE_DATA_MASK 0xFFF
#define AWC_FAWM_KDMA_WD_WBW_MAX_SIZE_MD_SHIFT 16
#define AWC_FAWM_KDMA_WD_WBW_MAX_SIZE_MD_MASK 0xFFF0000

/* AWC_FAWM_KDMA_WD_WBW_AWCACHE */
#define AWC_FAWM_KDMA_WD_WBW_AWCACHE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_WBW_AWCACHE_VAW_MASK 0xF

/* AWC_FAWM_KDMA_WD_WBW_INFWIGHTS */
#define AWC_FAWM_KDMA_WD_WBW_INFWIGHTS_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WD_WBW_INFWIGHTS_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG */
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_TOUT_SHIFT 0
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_TOUT_MASK 0xFF
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_SAT_SHIFT 16
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_SAT_MASK 0xFF0000
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_EN_SHIFT 31
#define AWC_FAWM_KDMA_WD_WBW_WATE_WIM_CFG_EN_MASK 0x80000000

/* AWC_FAWM_KDMA_WW_HBW_MAX_OUTSTAND */
#define AWC_FAWM_KDMA_WW_HBW_MAX_OUTSTAND_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_HBW_MAX_OUTSTAND_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_WW_HBW_MAX_AWID */
#define AWC_FAWM_KDMA_WW_HBW_MAX_AWID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_HBW_MAX_AWID_VAW_MASK 0x3FFF

/* AWC_FAWM_KDMA_WW_HBW_AWCACHE */
#define AWC_FAWM_KDMA_WW_HBW_AWCACHE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_HBW_AWCACHE_VAW_MASK 0xF

/* AWC_FAWM_KDMA_WW_HBW_INFWIGHTS */
#define AWC_FAWM_KDMA_WW_HBW_INFWIGHTS_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_HBW_INFWIGHTS_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG */
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_TOUT_SHIFT 0
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_TOUT_MASK 0xFF
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_SAT_SHIFT 16
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_SAT_MASK 0xFF0000
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_EN_SHIFT 31
#define AWC_FAWM_KDMA_WW_HBW_WATE_WIM_CFG_EN_MASK 0x80000000

/* AWC_FAWM_KDMA_WW_WBW_MAX_OUTSTAND */
#define AWC_FAWM_KDMA_WW_WBW_MAX_OUTSTAND_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_WBW_MAX_OUTSTAND_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_WW_WBW_MAX_AWID */
#define AWC_FAWM_KDMA_WW_WBW_MAX_AWID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_WBW_MAX_AWID_VAW_MASK 0x7F

/* AWC_FAWM_KDMA_WW_WBW_AWCACHE */
#define AWC_FAWM_KDMA_WW_WBW_AWCACHE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_WBW_AWCACHE_VAW_MASK 0xF

/* AWC_FAWM_KDMA_WW_WBW_INFWIGHTS */
#define AWC_FAWM_KDMA_WW_WBW_INFWIGHTS_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_WBW_INFWIGHTS_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG */
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_TOUT_SHIFT 0
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_TOUT_MASK 0xFF
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_SAT_SHIFT 16
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_SAT_MASK 0xFF0000
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_EN_SHIFT 31
#define AWC_FAWM_KDMA_WW_WBW_WATE_WIM_CFG_EN_MASK 0x80000000

/* AWC_FAWM_KDMA_WW_COMP_MAX_OUTSTAND */
#define AWC_FAWM_KDMA_WW_COMP_MAX_OUTSTAND_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_COMP_MAX_OUTSTAND_VAW_MASK 0x1F

/* AWC_FAWM_KDMA_WW_COMP_AWUSEW */
#define AWC_FAWM_KDMA_WW_COMP_AWUSEW_VAW_SHIFT 0
#define AWC_FAWM_KDMA_WW_COMP_AWUSEW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_EWW_CFG */
#define AWC_FAWM_KDMA_EWW_CFG_EWW_MSG_EN_SHIFT 0
#define AWC_FAWM_KDMA_EWW_CFG_EWW_MSG_EN_MASK 0x1
#define AWC_FAWM_KDMA_EWW_CFG_STOP_ON_EWW_SHIFT 1
#define AWC_FAWM_KDMA_EWW_CFG_STOP_ON_EWW_MASK 0x2

/* AWC_FAWM_KDMA_EWW_CAUSE */
#define AWC_FAWM_KDMA_EWW_CAUSE_HBW_WD_EWW_SHIFT 0
#define AWC_FAWM_KDMA_EWW_CAUSE_HBW_WD_EWW_MASK 0x1
#define AWC_FAWM_KDMA_EWW_CAUSE_HBW_WW_EWW_SHIFT 1
#define AWC_FAWM_KDMA_EWW_CAUSE_HBW_WW_EWW_MASK 0x2
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_MSG_WW_EWW_SHIFT 2
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_MSG_WW_EWW_MASK 0x4
#define AWC_FAWM_KDMA_EWW_CAUSE_DESC_OVF_SHIFT 3
#define AWC_FAWM_KDMA_EWW_CAUSE_DESC_OVF_MASK 0x8
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_WD_EWW_SHIFT 4
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_WD_EWW_MASK 0x10
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_WW_EWW_SHIFT 5
#define AWC_FAWM_KDMA_EWW_CAUSE_WBW_WW_EWW_MASK 0x20
#define AWC_FAWM_KDMA_EWW_CAUSE_TE_DESC_FIFO_OVFW_SHIFT 6
#define AWC_FAWM_KDMA_EWW_CAUSE_TE_DESC_FIFO_OVFW_MASK 0x40
#define AWC_FAWM_KDMA_EWW_CAUSE_WIN_DMA_COMMIT_CFG_EWW_SHIFT 7
#define AWC_FAWM_KDMA_EWW_CAUSE_WIN_DMA_COMMIT_CFG_EWW_MASK 0x80

/* AWC_FAWM_KDMA_EWWMSG_ADDW_WO */
#define AWC_FAWM_KDMA_EWWMSG_ADDW_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_EWWMSG_ADDW_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_EWWMSG_ADDW_HI */
#define AWC_FAWM_KDMA_EWWMSG_ADDW_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_EWWMSG_ADDW_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_EWWMSG_WDATA */
#define AWC_FAWM_KDMA_EWWMSG_WDATA_VAW_SHIFT 0
#define AWC_FAWM_KDMA_EWWMSG_WDATA_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS0 */
#define AWC_FAWM_KDMA_STS0_WD_WEQ_CNT_SHIFT 0
#define AWC_FAWM_KDMA_STS0_WD_WEQ_CNT_MASK 0x7FFF
#define AWC_FAWM_KDMA_STS0_WW_WEQ_CNT_SHIFT 16
#define AWC_FAWM_KDMA_STS0_WW_WEQ_CNT_MASK 0x7FFF0000
#define AWC_FAWM_KDMA_STS0_BUSY_SHIFT 31
#define AWC_FAWM_KDMA_STS0_BUSY_MASK 0x80000000

/* AWC_FAWM_KDMA_STS1 */
#define AWC_FAWM_KDMA_STS1_IS_HAWT_SHIFT 0
#define AWC_FAWM_KDMA_STS1_IS_HAWT_MASK 0x1

/* AWC_FAWM_KDMA_STS_WD_CTX_SEW */
#define AWC_FAWM_KDMA_STS_WD_CTX_SEW_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_CTX_SEW_VAW_MASK 0x7
#define AWC_FAWM_KDMA_STS_WD_CTX_SEW_STWIDE_SHIFT 8
#define AWC_FAWM_KDMA_STS_WD_CTX_SEW_STWIDE_MASK 0x100

/* AWC_FAWM_KDMA_STS_WD_CTX_SIZE */
#define AWC_FAWM_KDMA_STS_WD_CTX_SIZE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_CTX_SIZE_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WD_CTX_BASE_WO */
#define AWC_FAWM_KDMA_STS_WD_CTX_BASE_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_CTX_BASE_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WD_CTX_BASE_HI */
#define AWC_FAWM_KDMA_STS_WD_CTX_BASE_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_CTX_BASE_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WD_CTX_ID */
#define AWC_FAWM_KDMA_STS_WD_CTX_ID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_CTX_ID_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_WO */
#define AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_HI */
#define AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_HB_AXI_ADDW_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW */
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_VAW_MASK 0x3FFFFFF
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_WDY_SHIFT 30
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_WDY_MASK 0x40000000
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_VWD_SHIFT 31
#define AWC_FAWM_KDMA_STS_WD_WB_AXI_ADDW_VWD_MASK 0x80000000

/* AWC_FAWM_KDMA_STS_WW_CTX_SEW */
#define AWC_FAWM_KDMA_STS_WW_CTX_SEW_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_CTX_SEW_VAW_MASK 0x7
#define AWC_FAWM_KDMA_STS_WW_CTX_SEW_STWIDE_SHIFT 8
#define AWC_FAWM_KDMA_STS_WW_CTX_SEW_STWIDE_MASK 0x100

/* AWC_FAWM_KDMA_STS_WW_CTX_SIZE */
#define AWC_FAWM_KDMA_STS_WW_CTX_SIZE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_CTX_SIZE_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WW_CTX_BASE_WO */
#define AWC_FAWM_KDMA_STS_WW_CTX_BASE_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_CTX_BASE_WO_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WW_CTX_BASE_HI */
#define AWC_FAWM_KDMA_STS_WW_CTX_BASE_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_CTX_BASE_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WW_CTX_ID */
#define AWC_FAWM_KDMA_STS_WW_CTX_ID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_CTX_ID_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO */
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_VAW_MASK 0x3FFFF
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_WDY_SHIFT 30
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_WDY_MASK 0x40000000
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_VWD_SHIFT 31
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_WO_VWD_MASK 0x80000000

/* AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI */
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_VAW_MASK 0x3FFFF
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_WDY_SHIFT 30
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_WDY_MASK 0x40000000
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_VWD_SHIFT 31
#define AWC_FAWM_KDMA_STS_WW_HB_AXI_ADDW_HI_VWD_MASK 0x80000000

/* AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW */
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_VAW_SHIFT 0
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_VAW_MASK 0x3FFFFFF
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_WDY_SHIFT 30
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_WDY_MASK 0x40000000
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_VWD_SHIFT 31
#define AWC_FAWM_KDMA_STS_WW_WB_AXI_ADDW_VWD_MASK 0x80000000

/* AWC_FAWM_KDMA_PWWWP_CFG */
#define AWC_FAWM_KDMA_PWWWP_CFG_GWBW_EN_SHIFT 0
#define AWC_FAWM_KDMA_PWWWP_CFG_GWBW_EN_MASK 0x1
#define AWC_FAWM_KDMA_PWWWP_CFG_CWW_SHIFT 4
#define AWC_FAWM_KDMA_PWWWP_CFG_CWW_MASK 0x10

/* AWC_FAWM_KDMA_PWWWP_STS */
#define AWC_FAWM_KDMA_PWWWP_STS_WWVW_SHIFT 0
#define AWC_FAWM_KDMA_PWWWP_STS_WWVW_MASK 0x7F
#define AWC_FAWM_KDMA_PWWWP_STS_WWVW_SHIFT 8
#define AWC_FAWM_KDMA_PWWWP_STS_WWVW_MASK 0x7F00
#define AWC_FAWM_KDMA_PWWWP_STS_WCNT_SHIFT 16
#define AWC_FAWM_KDMA_PWWWP_STS_WCNT_MASK 0x7F0000
#define AWC_FAWM_KDMA_PWWWP_STS_WCNT_SHIFT 23
#define AWC_FAWM_KDMA_PWWWP_STS_WCNT_MASK 0x3F800000
#define AWC_FAWM_KDMA_PWWWP_STS_WFUWW_SHIFT 30
#define AWC_FAWM_KDMA_PWWWP_STS_WFUWW_MASK 0x40000000
#define AWC_FAWM_KDMA_PWWWP_STS_WFUWW_SHIFT 31
#define AWC_FAWM_KDMA_PWWWP_STS_WFUWW_MASK 0x80000000

/* AWC_FAWM_KDMA_DBG_DESC_CNT */
#define AWC_FAWM_KDMA_DBG_DESC_CNT_VAW_SHIFT 0
#define AWC_FAWM_KDMA_DBG_DESC_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_DBG_STS */
#define AWC_FAWM_KDMA_DBG_STS_WD_CTX_FUWW_SHIFT 0
#define AWC_FAWM_KDMA_DBG_STS_WD_CTX_FUWW_MASK 0x1
#define AWC_FAWM_KDMA_DBG_STS_WW_CTX_FUWW_SHIFT 1
#define AWC_FAWM_KDMA_DBG_STS_WW_CTX_FUWW_MASK 0x2
#define AWC_FAWM_KDMA_DBG_STS_WW_COMP_FUWW_SHIFT 2
#define AWC_FAWM_KDMA_DBG_STS_WW_COMP_FUWW_MASK 0x4
#define AWC_FAWM_KDMA_DBG_STS_WD_CTX_EMPTY_SHIFT 3
#define AWC_FAWM_KDMA_DBG_STS_WD_CTX_EMPTY_MASK 0x8
#define AWC_FAWM_KDMA_DBG_STS_WW_CTX_EMPTY_SHIFT 4
#define AWC_FAWM_KDMA_DBG_STS_WW_CTX_EMPTY_MASK 0x10
#define AWC_FAWM_KDMA_DBG_STS_WW_COMP_EMPTY_SHIFT 5
#define AWC_FAWM_KDMA_DBG_STS_WW_COMP_EMPTY_MASK 0x20
#define AWC_FAWM_KDMA_DBG_STS_TE_EMPTY_SHIFT 6
#define AWC_FAWM_KDMA_DBG_STS_TE_EMPTY_MASK 0x40
#define AWC_FAWM_KDMA_DBG_STS_TE_BUSY_SHIFT 7
#define AWC_FAWM_KDMA_DBG_STS_TE_BUSY_MASK 0x80
#define AWC_FAWM_KDMA_DBG_STS_GSKT_EMPTY_SHIFT 8
#define AWC_FAWM_KDMA_DBG_STS_GSKT_EMPTY_MASK 0x100
#define AWC_FAWM_KDMA_DBG_STS_GSKT_FUWW_SHIFT 9
#define AWC_FAWM_KDMA_DBG_STS_GSKT_FUWW_MASK 0x200
#define AWC_FAWM_KDMA_DBG_STS_WD_AGU_CS_SHIFT 10
#define AWC_FAWM_KDMA_DBG_STS_WD_AGU_CS_MASK 0x400
#define AWC_FAWM_KDMA_DBG_STS_WW_AGU_CS_SHIFT 11
#define AWC_FAWM_KDMA_DBG_STS_WW_AGU_CS_MASK 0x800

/* AWC_FAWM_KDMA_DBG_BUF_STS */
#define AWC_FAWM_KDMA_DBG_BUF_STS_HBW_FUWWNESS_SHIFT 0
#define AWC_FAWM_KDMA_DBG_BUF_STS_HBW_FUWWNESS_MASK 0xFFF
#define AWC_FAWM_KDMA_DBG_BUF_STS_WBW_FUWWNESS_SHIFT 16
#define AWC_FAWM_KDMA_DBG_BUF_STS_WBW_FUWWNESS_MASK 0xFFF0000

/* AWC_FAWM_KDMA_DBG_WD_DESC_ID */
#define AWC_FAWM_KDMA_DBG_WD_DESC_ID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_DBG_WD_DESC_ID_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_DBG_WW_DESC_ID */
#define AWC_FAWM_KDMA_DBG_WW_DESC_ID_VAW_SHIFT 0
#define AWC_FAWM_KDMA_DBG_WW_DESC_ID_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_APB_DMA_WBW_BASE */
#define AWC_FAWM_KDMA_APB_DMA_WBW_BASE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_APB_DMA_WBW_BASE_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_APB_MSTW_IF_WBW_BASE */
#define AWC_FAWM_KDMA_APB_MSTW_IF_WBW_BASE_VAW_SHIFT 0
#define AWC_FAWM_KDMA_APB_MSTW_IF_WBW_BASE_VAW_MASK 0xFFFF

/* AWC_FAWM_KDMA_E2E_CWED_ASYNC_CFG */
#define AWC_FAWM_KDMA_E2E_CWED_ASYNC_CFG_Y_X_FOWCE_SHIFT 0
#define AWC_FAWM_KDMA_E2E_CWED_ASYNC_CFG_Y_X_FOWCE_MASK 0x1FF
#define AWC_FAWM_KDMA_E2E_CWED_ASYNC_CFG_FOWCE_EN_SHIFT 9
#define AWC_FAWM_KDMA_E2E_CWED_ASYNC_CFG_FOWCE_EN_MASK 0x200

/* AWC_FAWM_KDMA_DBG_APB_ENABWEW */
#define AWC_FAWM_KDMA_DBG_APB_ENABWEW_DIS_SHIFT 0
#define AWC_FAWM_KDMA_DBG_APB_ENABWEW_DIS_MASK 0x1

/* AWC_FAWM_KDMA_W2H_CMPW_WO */
#define AWC_FAWM_KDMA_W2H_CMPW_WO_VAW_SHIFT 20
#define AWC_FAWM_KDMA_W2H_CMPW_WO_VAW_MASK 0xFFF00000

/* AWC_FAWM_KDMA_W2H_CMPW_HI */
#define AWC_FAWM_KDMA_W2H_CMPW_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_W2H_CMPW_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_W2H_MASK_WO */
#define AWC_FAWM_KDMA_W2H_MASK_WO_VAW_SHIFT 20
#define AWC_FAWM_KDMA_W2H_MASK_WO_VAW_MASK 0xFFF00000

/* AWC_FAWM_KDMA_W2H_MASK_HI */
#define AWC_FAWM_KDMA_W2H_MASK_HI_VAW_SHIFT 0
#define AWC_FAWM_KDMA_W2H_MASK_HI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_KDMA_IDWE_IND_MASK */
#define AWC_FAWM_KDMA_IDWE_IND_MASK_DESC_SHIFT 0
#define AWC_FAWM_KDMA_IDWE_IND_MASK_DESC_MASK 0x1
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COMP_SHIFT 1
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COMP_MASK 0x2
#define AWC_FAWM_KDMA_IDWE_IND_MASK_INSTAGE_SHIFT 2
#define AWC_FAWM_KDMA_IDWE_IND_MASK_INSTAGE_MASK 0x4
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COWE_SHIFT 3
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COWE_MASK 0x8
#define AWC_FAWM_KDMA_IDWE_IND_MASK_DESC_CNT_STS_SHIFT 8
#define AWC_FAWM_KDMA_IDWE_IND_MASK_DESC_CNT_STS_MASK 0x1F00
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COMP_CNT_STS_SHIFT 16
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COMP_CNT_STS_MASK 0x1F0000
#define AWC_FAWM_KDMA_IDWE_IND_MASK_INSTAGE_EMPTY_SHIFT 24
#define AWC_FAWM_KDMA_IDWE_IND_MASK_INSTAGE_EMPTY_MASK 0x1000000
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COWE_IDWE_STS_SHIFT 25
#define AWC_FAWM_KDMA_IDWE_IND_MASK_COWE_IDWE_STS_MASK 0x2000000

/* AWC_FAWM_KDMA_APB_ENABWEW */
#define AWC_FAWM_KDMA_APB_ENABWEW_DIS_SHIFT 0
#define AWC_FAWM_KDMA_APB_ENABWEW_DIS_MASK 0x1

#endif /* ASIC_WEG_AWC_FAWM_KDMA_MASKS_H_ */
