Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_types.vhd
Compiling Package Declaration ISS_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/branchPCcalculation.vhd
Compiling Entity Declaration BRANCHPCCALCULATION
Compiling Architecture BEHAV of BRANCHPCCALCULATION
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd
Compiling Entity Declaration GETALUFUNC
Compiling Architecture BEHAV of GETALUFUNC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUresult.vhd
Compiling Entity Declaration GETALURESULT
Compiling Architecture BEHAV of GETALURESULT
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getEncUALUresult.vhd
Compiling Entity Declaration GETENCUALURESULT
Compiling Architecture BEHAV of GETENCUALURESULT
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getImmediate.vhd
Compiling Entity Declaration GETIMMEDIATE
Compiling Architecture BEHAV of GETIMMEDIATE
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getInstrType.vhd
Compiling Entity Declaration GETINSTRTYPE
Compiling Architecture BEHAV of GETINSTRTYPE
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getMemoryMask.vhd
Compiling Entity Declaration GETMEMORYMASK
Compiling Architecture BEHAV of GETMEMORYMASK
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getRdAddr.vhd
Compiling Entity Declaration GETRDADDR
Compiling Architecture BEHAV of GETRDADDR
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getRs1Addr.vhd
Compiling Entity Declaration GETRS1ADDR
Compiling Architecture BEHAV of GETRS1ADDR
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getRs2Addr.vhd
Compiling Entity Declaration GETRS2ADDR
Compiling Architecture BEHAV of GETRS2ADDR
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd
Compiling Entity Declaration READREGFILE
Compiling Architecture BEHAV of READREGFILE
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd
Compiling Entity Declaration ISS_OPERATIONS
Compiling Architecture BEHAV of ISS_OPERATIONS
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd
Compiling Entity Declaration ISS_MODULE
Compiling Architecture ISS_ARCH of ISS_MODULE
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 267 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           269            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 599 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           599            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 603 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           603            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ISS_module line 366 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| toRegsPort_sig_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ISS_module line 388 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| toRegsPort_sig_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ISS_module line 410 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| toMemoryPort_sig_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ISS_module line 432 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| toMemoryPort_sig_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ISS_module line 454 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| toMemoryPort_sig_reg_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| toMemoryPort_sig_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ISS_module line 476 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| toMemoryPort_sig_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ISS_module line 499 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| fromMemoryPort_notify_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=========================================================================================

Inferred memory devices in process
	in routine ISS_module line 531 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| toMemoryPort_notify_reg_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine ISS_module line 563 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| toRegsPort_notify_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine ISS_module line 607 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    in_pcReg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ISS_module line 616 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| in_regfileWrite_dst_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine ISS_module line 626 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS.vhd'.
================================================================================================
|            Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================================
| fromRegsPort_sig_reg_file_20_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            start_sig_reg             | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|           active_state_reg           | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| fromMemoryPort_sig_loadedData_in_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       active_operation_in_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_21_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_22_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_23_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_24_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_25_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_26_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_27_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_28_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_29_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_30_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_31_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_01_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_02_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_03_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_04_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_05_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_06_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_07_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_08_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_09_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_10_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_11_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_12_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_13_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_14_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_15_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_16_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_17_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_18_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| fromRegsPort_sig_reg_file_19_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ISS_module'.
Information: Building the design 'ISS_operations'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:117: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:124: The initial value for signal 'reg_516' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:134: The initial value for signal 'reg_519' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:136: The initial value for signal 'reg_1082' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:138: The initial value for signal 'reg_1087' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:165: The initial value for signal 'grp_getALUfunc_fu_562_ap_start_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd:166: The initial value for signal 'grp_readRegfile_fu_650_ap_start_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 521 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           523            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ISS_operations line 433 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ISS_operations line 443 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| grp_getALUfunc_fu_562_ap_start_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine ISS_operations line 457 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| grp_readRegfile_fu_650_ap_start_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine ISS_operations line 471 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_1082_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ISS_operations line 483 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_1087_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ISS_operations line 495 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_516_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ISS_operations line 509 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/ISS_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_519_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'getRdAddr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getInstrType'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getALUfunc'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd:78: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd:95: The initial value for signal 'UnifiedRetVal_reg_98' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd:147: The initial value for signal 'ap_return_preg' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 226 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine getALUfunc line 168 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| UnifiedRetVal_reg_98_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine getALUfunc line 204 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine getALUfunc line 214 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/getALUfunc.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ap_return_preg_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'getRs1Addr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'readRegfile'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd:52: The port default value in entity declaration for port 'ap_return' is not supported. Presto ignores it. (ELAB-802)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd:98: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd:134: The initial value for signal 'agg_result_V_0_reg_324' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd:136: The initial value for signal 'ap_return_preg' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 286 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           288            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine readRegfile line 176 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agg_result_V_0_reg_324_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine readRegfile line 250 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine readRegfile line 260 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_return_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine readRegfile line 274 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/RISC-V/RTL/Original_MCO/readRegfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ap_return_preg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'getRs2Addr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getALUresult'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getImmediate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'branchPCcalculation'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getMemoryMask'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'getEncUALUresult'. (HDL-193)
Presto compilation completed successfully.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 84 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'getImmediate_0'
  Processing 'getInstrType_0'
  Processing 'getALUresult_0'
  Processing 'getEncUALUresult'
  Processing 'getMemoryMask'
  Processing 'branchPCcalculation'
  Processing 'getRs2Addr'
  Processing 'readRegfile'
  Processing 'getRs1Addr'
  Processing 'getALUfunc'
  Processing 'getRdAddr'
  Processing 'ISS_operations'
  Processing 'ISS_module'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ISS_operations_DW01_add_0'
  Processing 'ISS_operations_DW01_add_1'
  Processing 'getALUresult_1_DW01_sub_0'
  Processing 'getALUresult_1_DW01_ash_0'
  Processing 'getALUresult_1_DW_rash_0'
  Processing 'getALUresult_1_DW_sra_0'
  Processing 'getALUresult_1_DW01_cmp2_0'
  Processing 'getALUresult_1_DW01_cmp2_1'
  Processing 'getALUresult_1_DW01_add_0'
  Processing 'branchPCcalculation_DW01_add_0'
  Processing 'getALUresult_0_DW01_sub_0'
  Processing 'getALUresult_0_DW01_ash_0'
  Processing 'getALUresult_0_DW_rash_0'
  Processing 'getALUresult_0_DW_sra_0'
  Processing 'getALUresult_0_DW01_cmp2_0'
  Processing 'getALUresult_0_DW01_cmp2_1'
  Processing 'getALUresult_0_DW01_add_0'
  Processing 'getALUfunc_DW01_cmp6_0'
  Processing 'getALUfunc_DW01_cmp6_1'
  Processing 'getALUfunc_DW01_cmp6_2'
  Processing 'getALUfunc_DW01_cmp6_3'
  Processing 'getALUfunc_DW01_cmp6_4'
  Processing 'getALUfunc_DW01_cmp6_5'
  Processing 'getALUfunc_DW01_cmp6_6'
  Processing 'getALUfunc_DW01_add_0'
  Processing 'getALUfunc_DW01_add_1'
  Processing 'getALUfunc_DW01_add_2'
  Processing 'getALUfunc_DW01_add_3'
  Processing 'getALUfunc_DW01_add_4'
  Processing 'getALUfunc_DW01_add_5'
  Processing 'getALUfunc_DW01_add_6'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'toMemoryPort_sig_reg_reg[REQ][1]' is a constant and will be removed. (OPT-1206)

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   21567.0      0.00       0.0     386.1
    0:00:11   21567.0      0.00       0.0     386.1
    0:00:11   21567.0      0.00       0.0     386.1
    0:00:11   21567.0      0.00       0.0     386.1
    0:00:11   21567.0      0.00       0.0     386.1
    0:00:13   16467.8      0.00       0.0      28.0
    0:00:14   16467.8      0.00       0.0      28.0
    0:00:14   16467.8      0.00       0.0      28.0
    0:00:14   16467.8      0.00       0.0      28.0
    0:00:14   16467.8      0.00       0.0      28.0
    0:00:14   16476.8      0.00       0.0       5.2
    0:00:14   16481.1      0.00       0.0       1.7
    0:00:14   16479.5      0.00       0.0       0.0
    0:00:14   16479.5      0.00       0.0       0.0
    0:00:14   16479.5      0.00       0.0       0.0
    0:00:14   16479.5      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   16479.5      0.00       0.0       0.0
    0:00:14   16479.5      0.00       0.0       0.0
    0:00:14   16461.1      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   16461.1      0.00       0.0       0.0
    0:00:14   16461.1      0.00       0.0       0.0
    0:00:19   16365.1      0.00       0.0       0.0
    0:00:19   16322.8      0.00       0.0       0.0
    0:00:19   16314.8      0.00       0.0       0.0
    0:00:19   16311.7      0.00       0.0       0.0
    0:00:20   16308.5      0.00       0.0       0.0
    0:00:20   16306.3      0.00       0.0       0.0
    0:00:20   16304.7      0.00       0.0       0.0
    0:00:20   16303.7      0.00       0.0       0.0
    0:00:20   16303.7      0.00       0.0       0.0
    0:00:20   16303.7      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
    0:00:20   16301.8      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------
Warning: Design 'ISS_module' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'operations_inst/grp_readRegfile_fu_650/ap_clk': 1392 load(s), 1 driver(s)

Thank you...
