// Seed: 305339921
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input wor id_9,
    inout wor id_10
);
  initial $display(1'b0 == id_0, id_5 < id_5 - 1);
endmodule
module module_1 (
    input tri1 id_0
    , id_8,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6
);
  wire id_9;
  wire id_10;
  assign id_6 = 1'd0;
  assign id_8 = id_3;
  module_0(
      id_1, id_8, id_8, id_6, id_4, id_5, id_6, id_1, id_8, id_1, id_8
  );
  always @(posedge 1) force id_9 = 1'h0;
endmodule
