#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 17:51:10 2025
# Process ID         : 23920
# Current directory  : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1
# Command line       : vivado.exe -log base_trace_cntrl_32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_trace_cntrl_32_0_0.tcl
# Log file           : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/base_trace_cntrl_32_0_0.vds
# Journal file       : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-P5G18T7
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16850 MB
# Swap memory        : 6442 MB
# Total Virtual      : 23292 MB
# Available Virtual  : 4953 MB
#-----------------------------------------------------------
source base_trace_cntrl_32_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 366.676 ; gain = 65.184
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LUTsofLUV/maths-accelerator/overlay/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_trace_cntrl_32_0_0
Command: synth_design -top base_trace_cntrl_32_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1081.324 ; gain = 466.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_trace_cntrl_32_0_0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/synth/base_trace_cntrl_32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_flow_control_loop_pipe_sequential_init' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_flow_control_loop_pipe_sequential_init' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_trace_cntrl_s_axi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_trace_cntrl_s_axi' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_regslice_both' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_regslice_both' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_regslice_both__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_regslice_both__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_32_regslice_both__parameterized1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32_regslice_both__parameterized1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_32' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_trace_cntrl_32_0_0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/synth/base_trace_cntrl_32_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module trace_cntrl_32_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module trace_cntrl_32_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port trace_32_TLAST[0] in module trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.430 ; gain = 583.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.430 ; gain = 583.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.430 ; gain = 583.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1198.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/constraints/trace_cntrl_32_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/constraints/trace_cntrl_32_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1287.590 ; gain = 0.391
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.590 ; gain = 672.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.590 ; gain = 672.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.590 ; gain = 672.918
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'trace_cntrl_32_trace_cntrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'trace_cntrl_32_trace_cntrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_32_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_32_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_32_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'trace_cntrl_32_trace_cntrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'trace_cntrl_32_trace_cntrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_32_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_32_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_32_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1287.590 ; gain = 672.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 141   
	   4 Input    2 Bit        Muxes := 56    
	   2 Input    1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_trace_cntrl_AWADDR[1] in module trace_cntrl_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_trace_cntrl_AWADDR[0] in module trace_cntrl_32 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (trace_cntrl_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module trace_cntrl_32.
WARNING: [Synth 8-3332] Sequential element (trace_cntrl_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module trace_cntrl_32.
WARNING: [Synth 8-3332] Sequential element (regslice_both_trace_32_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module trace_cntrl_32.
WARNING: [Synth 8-3332] Sequential element (regslice_both_trace_32_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module trace_cntrl_32.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1287.590 ; gain = 672.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1398.129 ; gain = 783.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1455.023 ; gain = 840.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1456.617 ; gain = 841.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |    66|
|3     |LUT2   |    12|
|4     |LUT3   |   147|
|5     |LUT4   |   115|
|6     |LUT5   |    79|
|7     |LUT6   |   123|
|8     |FDRE   |   610|
|9     |FDSE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1633.590 ; gain = 929.758
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1633.590 ; gain = 1018.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1642.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1646.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 55043708
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1646.387 ; gain = 1262.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1646.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/base_trace_cntrl_32_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_trace_cntrl_32_0_0, cache-ID = 9b9f226afc350900
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1646.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_32_0_0_synth_1/base_trace_cntrl_32_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_trace_cntrl_32_0_0_utilization_synth.rpt -pb base_trace_cntrl_32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 17:53:12 2025...
