# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:18:29 on Jan 23,2026
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling interface inter
# -- Compiling module dut
# -- Compiling package top_sv_unit
# -- Compiling program tb
# -- Compiling module assertion
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:18:29 on Jan 23,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -assertdebug top 
# Start time: 15:18:29 on Jan 23,2026
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.inter(fast)
# Loading work.dut(fast)
# Loading work.assertion(fast)
# Loading work.tb(fast)
# Loading work.inter(fast)
# ** Error: Assertion error.
#    Time: 30 ns Started: 30 ns  Scope: top.DUT.a.a1 File: assertion.sv Line: 19 Expr: ~$isunknown(din)
# From Generator clk=0 rst=0 rd=0 wr=1 din=36 dout=0 full=0 empty=0
# From    Driver clk=0 rst=0 rd=0 wr=1 din=36 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=36 dout=0 full=0 empty=1
# From Generator clk=0 rst=1 rd=0 wr=1 din=46 dout=0 full=0 empty=1
# From    Driver clk=0 rst=1 rd=0 wr=1 din=46 dout=0 full=0 empty=1
# From       BFM clk=0 rst=1 rd=0 wr=1 din=46 dout=0 full=0 empty=0
# ** Error: Assertion error.
#    Time: 50 ns Started: 50 ns  Scope: top.DUT.a.a2 File: assertion.sv Line: 20 Expr: $stable(empty)
# From Generator clk=0 rst=1 rd=0 wr=1 din=66 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=66 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=66 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=0 wr=1 din=99 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=99 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=99 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=0 wr=1 din=37 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=37 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=37 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=0 wr=1 din=47 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=47 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=47 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=0 wr=1 din=90 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=90 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=90 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=0 wr=1 din=72 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=0 wr=1 din=72 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=0 wr=1 din=72 dout=0 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=0 full=0 empty=0
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=0 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=36 full=1 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=36 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=36 full=1 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=36 full=1 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=36 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=36 full=1 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=46 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=46 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=46 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=46 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=46 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=46 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=66 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=66 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=66 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=66 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=66 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=66 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=99 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=99 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=99 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=99 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=99 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=99 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=37 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=37 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=37 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=37 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=37 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=37 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=47 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=47 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=47 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=47 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=47 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=47 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=90 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=90 full=0 empty=0
# From Generator clk=0 rst=1 rd=1 wr=0 din=72 dout=90 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=90 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=90 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# From    Driver clk=0 rst=1 rd=1 wr=0 din=72 dout=90 full=0 empty=0
# From       BFM clk=0 rst=1 rd=1 wr=0 din=72 dout=72 full=0 empty=0
# From    Monitor clk=0 rst=0 rd=0 wr=0 din=0 dout=72 full=0 empty=0
# BFM ----OUTPUT clk=0 rst=1 rd=1 wr=0 din=72 dout=72 full=0 empty=0
# DUT ----OUTPUT clk=0 rst=0 rd=0 wr=0 din=0 dout=72 full=0 empty=0
# ''''''''''''''''''''OUTPUT IS VALID'''''''''''''''''''''''''''''
# ** Error: Assertion error.
#    Time: 200 ns Started: 200 ns  Scope: top.DUT.a.a2 File: assertion.sv Line: 20 Expr: $stable(empty)
# ** Note: $stop    : top.sv(52)
#    Time: 220 ns  Iteration: 0  Instance: /top
# Break in Module top at top.sv line 52
