(dbSetEEQByLoc "SRAM1R1W1024x32" "CE1" '(
		( ("m" "M2" 129504 0))
		( ("m" "M3" 129504 0))
		( ("m" "M4" 129504 0))
		( ("m" "M5" 129504 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CSB1" '(
		( ("m" "M2" 124336 0))
		( ("m" "M3" 124336 0))
		( ("m" "M4" 124336 0))
		( ("m" "M5" 124336 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "OEB1" '(
		( ("m" "M2" 119168 0))
		( ("m" "M3" 119168 0))
		( ("m" "M4" 119168 0))
		( ("m" "M5" 119168 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[3]" '(
		( ("m" "M2" 114000 0))
		( ("m" "M3" 114000 0))
		( ("m" "M4" 114000 0))
		( ("m" "M5" 114000 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[2]" '(
		( ("m" "M2" 113696 0))
		( ("m" "M3" 113696 0))
		( ("m" "M4" 113696 0))
		( ("m" "M5" 113696 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[1]" '(
		( ("m" "M2" 113392 0))
		( ("m" "M3" 113392 0))
		( ("m" "M4" 113392 0))
		( ("m" "M5" 113392 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[0]" '(
		( ("m" "M2" 113088 0))
		( ("m" "M3" 113088 0))
		( ("m" "M4" 113088 0))
		( ("m" "M5" 113088 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[7]" '(
		( ("m" "M2" 107920 0))
		( ("m" "M3" 107920 0))
		( ("m" "M4" 107920 0))
		( ("m" "M5" 107920 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[6]" '(
		( ("m" "M2" 107616 0))
		( ("m" "M3" 107616 0))
		( ("m" "M4" 107616 0))
		( ("m" "M5" 107616 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[5]" '(
		( ("m" "M2" 107312 0))
		( ("m" "M3" 107312 0))
		( ("m" "M4" 107312 0))
		( ("m" "M5" 107312 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[4]" '(
		( ("m" "M2" 107008 0))
		( ("m" "M3" 107008 0))
		( ("m" "M4" 107008 0))
		( ("m" "M5" 107008 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[11]" '(
		( ("m" "M2" 101840 0))
		( ("m" "M3" 101840 0))
		( ("m" "M4" 101840 0))
		( ("m" "M5" 101840 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[10]" '(
		( ("m" "M2" 101536 0))
		( ("m" "M3" 101536 0))
		( ("m" "M4" 101536 0))
		( ("m" "M5" 101536 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[9]" '(
		( ("m" "M2" 101232 0))
		( ("m" "M3" 101232 0))
		( ("m" "M4" 101232 0))
		( ("m" "M5" 101232 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[8]" '(
		( ("m" "M2" 100928 0))
		( ("m" "M3" 100928 0))
		( ("m" "M4" 100928 0))
		( ("m" "M5" 100928 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[15]" '(
		( ("m" "M2" 95760 0))
		( ("m" "M3" 95760 0))
		( ("m" "M4" 95760 0))
		( ("m" "M5" 95760 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[14]" '(
		( ("m" "M2" 95456 0))
		( ("m" "M3" 95456 0))
		( ("m" "M4" 95456 0))
		( ("m" "M5" 95456 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[13]" '(
		( ("m" "M2" 95152 0))
		( ("m" "M3" 95152 0))
		( ("m" "M4" 95152 0))
		( ("m" "M5" 95152 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[12]" '(
		( ("m" "M2" 94848 0))
		( ("m" "M3" 94848 0))
		( ("m" "M4" 94848 0))
		( ("m" "M5" 94848 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[19]" '(
		( ("m" "M2" 89680 0))
		( ("m" "M3" 89680 0))
		( ("m" "M4" 89680 0))
		( ("m" "M5" 89680 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[18]" '(
		( ("m" "M2" 89376 0))
		( ("m" "M3" 89376 0))
		( ("m" "M4" 89376 0))
		( ("m" "M5" 89376 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[17]" '(
		( ("m" "M2" 89072 0))
		( ("m" "M3" 89072 0))
		( ("m" "M4" 89072 0))
		( ("m" "M5" 89072 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[16]" '(
		( ("m" "M2" 88768 0))
		( ("m" "M3" 88768 0))
		( ("m" "M4" 88768 0))
		( ("m" "M5" 88768 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[23]" '(
		( ("m" "M2" 83600 0))
		( ("m" "M3" 83600 0))
		( ("m" "M4" 83600 0))
		( ("m" "M5" 83600 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[22]" '(
		( ("m" "M2" 83296 0))
		( ("m" "M3" 83296 0))
		( ("m" "M4" 83296 0))
		( ("m" "M5" 83296 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[21]" '(
		( ("m" "M2" 82992 0))
		( ("m" "M3" 82992 0))
		( ("m" "M4" 82992 0))
		( ("m" "M5" 82992 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[20]" '(
		( ("m" "M2" 82688 0))
		( ("m" "M3" 82688 0))
		( ("m" "M4" 82688 0))
		( ("m" "M5" 82688 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[27]" '(
		( ("m" "M2" 77520 0))
		( ("m" "M3" 77520 0))
		( ("m" "M4" 77520 0))
		( ("m" "M5" 77520 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[26]" '(
		( ("m" "M2" 77216 0))
		( ("m" "M3" 77216 0))
		( ("m" "M4" 77216 0))
		( ("m" "M5" 77216 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[25]" '(
		( ("m" "M2" 76912 0))
		( ("m" "M3" 76912 0))
		( ("m" "M4" 76912 0))
		( ("m" "M5" 76912 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[24]" '(
		( ("m" "M2" 76608 0))
		( ("m" "M3" 76608 0))
		( ("m" "M4" 76608 0))
		( ("m" "M5" 76608 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[31]" '(
		( ("m" "M2" 71440 0))
		( ("m" "M3" 71440 0))
		( ("m" "M4" 71440 0))
		( ("m" "M5" 71440 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[30]" '(
		( ("m" "M2" 71136 0))
		( ("m" "M3" 71136 0))
		( ("m" "M4" 71136 0))
		( ("m" "M5" 71136 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[29]" '(
		( ("m" "M2" 70832 0))
		( ("m" "M3" 70832 0))
		( ("m" "M4" 70832 0))
		( ("m" "M5" 70832 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[28]" '(
		( ("m" "M2" 70528 0))
		( ("m" "M3" 70528 0))
		( ("m" "M4" 70528 0))
		( ("m" "M5" 70528 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[0]" '(
		( ("m" "M2" 139688 104272))
		( ("m" "M3" 139688 104272))
		( ("m" "M4" 139688 104272))
		( ("m" "M5" 139688 104272))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[1]" '(
		( ("m" "M2" 139688 100624))
		( ("m" "M3" 139688 100624))
		( ("m" "M4" 139688 100624))
		( ("m" "M5" 139688 100624))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[2]" '(
		( ("m" "M2" 139688 96976))
		( ("m" "M3" 139688 96976))
		( ("m" "M4" 139688 96976))
		( ("m" "M5" 139688 96976))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[3]" '(
		( ("m" "M2" 139688 93328))
		( ("m" "M3" 139688 93328))
		( ("m" "M4" 139688 93328))
		( ("m" "M5" 139688 93328))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[4]" '(
		( ("m" "M2" 139688 89680))
		( ("m" "M3" 139688 89680))
		( ("m" "M4" 139688 89680))
		( ("m" "M5" 139688 89680))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[5]" '(
		( ("m" "M2" 139688 86032))
		( ("m" "M3" 139688 86032))
		( ("m" "M4" 139688 86032))
		( ("m" "M5" 139688 86032))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[6]" '(
		( ("m" "M2" 139688 82384))
		( ("m" "M3" 139688 82384))
		( ("m" "M4" 139688 82384))
		( ("m" "M5" 139688 82384))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[7]" '(
		( ("m" "M2" 139688 78736))
		( ("m" "M3" 139688 78736))
		( ("m" "M4" 139688 78736))
		( ("m" "M5" 139688 78736))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[8]" '(
		( ("m" "M2" 139688 75088))
		( ("m" "M3" 139688 75088))
		( ("m" "M4" 139688 75088))
		( ("m" "M5" 139688 75088))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[9]" '(
		( ("m" "M2" 139688 71440))
		( ("m" "M3" 139688 71440))
		( ("m" "M4" 139688 71440))
		( ("m" "M5" 139688 71440))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CE2" '(
		( ("m" "M2" 10336 0))
		( ("m" "M3" 10336 0))
		( ("m" "M4" 10336 0))
		( ("m" "M5" 10336 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CSB2" '(
		( ("m" "M2" 15504 0))
		( ("m" "M3" 15504 0))
		( ("m" "M4" 15504 0))
		( ("m" "M5" 15504 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[0]" '(
		( ("m" "M2" 20672 0))
		( ("m" "M3" 20672 0))
		( ("m" "M4" 20672 0))
		( ("m" "M5" 20672 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[1]" '(
		( ("m" "M2" 20976 0))
		( ("m" "M3" 20976 0))
		( ("m" "M4" 20976 0))
		( ("m" "M5" 20976 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[2]" '(
		( ("m" "M2" 21280 0))
		( ("m" "M3" 21280 0))
		( ("m" "M4" 21280 0))
		( ("m" "M5" 21280 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[3]" '(
		( ("m" "M2" 21584 0))
		( ("m" "M3" 21584 0))
		( ("m" "M4" 21584 0))
		( ("m" "M5" 21584 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[4]" '(
		( ("m" "M2" 26752 0))
		( ("m" "M3" 26752 0))
		( ("m" "M4" 26752 0))
		( ("m" "M5" 26752 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[5]" '(
		( ("m" "M2" 27056 0))
		( ("m" "M3" 27056 0))
		( ("m" "M4" 27056 0))
		( ("m" "M5" 27056 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[6]" '(
		( ("m" "M2" 27360 0))
		( ("m" "M3" 27360 0))
		( ("m" "M4" 27360 0))
		( ("m" "M5" 27360 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[7]" '(
		( ("m" "M2" 27664 0))
		( ("m" "M3" 27664 0))
		( ("m" "M4" 27664 0))
		( ("m" "M5" 27664 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[8]" '(
		( ("m" "M2" 32832 0))
		( ("m" "M3" 32832 0))
		( ("m" "M4" 32832 0))
		( ("m" "M5" 32832 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[9]" '(
		( ("m" "M2" 33136 0))
		( ("m" "M3" 33136 0))
		( ("m" "M4" 33136 0))
		( ("m" "M5" 33136 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[10]" '(
		( ("m" "M2" 33440 0))
		( ("m" "M3" 33440 0))
		( ("m" "M4" 33440 0))
		( ("m" "M5" 33440 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[11]" '(
		( ("m" "M2" 33744 0))
		( ("m" "M3" 33744 0))
		( ("m" "M4" 33744 0))
		( ("m" "M5" 33744 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[12]" '(
		( ("m" "M2" 38912 0))
		( ("m" "M3" 38912 0))
		( ("m" "M4" 38912 0))
		( ("m" "M5" 38912 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[13]" '(
		( ("m" "M2" 39216 0))
		( ("m" "M3" 39216 0))
		( ("m" "M4" 39216 0))
		( ("m" "M5" 39216 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[14]" '(
		( ("m" "M2" 39520 0))
		( ("m" "M3" 39520 0))
		( ("m" "M4" 39520 0))
		( ("m" "M5" 39520 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[15]" '(
		( ("m" "M2" 39824 0))
		( ("m" "M3" 39824 0))
		( ("m" "M4" 39824 0))
		( ("m" "M5" 39824 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[16]" '(
		( ("m" "M2" 44992 0))
		( ("m" "M3" 44992 0))
		( ("m" "M4" 44992 0))
		( ("m" "M5" 44992 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[17]" '(
		( ("m" "M2" 45296 0))
		( ("m" "M3" 45296 0))
		( ("m" "M4" 45296 0))
		( ("m" "M5" 45296 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[18]" '(
		( ("m" "M2" 45600 0))
		( ("m" "M3" 45600 0))
		( ("m" "M4" 45600 0))
		( ("m" "M5" 45600 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[19]" '(
		( ("m" "M2" 45904 0))
		( ("m" "M3" 45904 0))
		( ("m" "M4" 45904 0))
		( ("m" "M5" 45904 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[20]" '(
		( ("m" "M2" 51072 0))
		( ("m" "M3" 51072 0))
		( ("m" "M4" 51072 0))
		( ("m" "M5" 51072 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[21]" '(
		( ("m" "M2" 51376 0))
		( ("m" "M3" 51376 0))
		( ("m" "M4" 51376 0))
		( ("m" "M5" 51376 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[22]" '(
		( ("m" "M2" 51680 0))
		( ("m" "M3" 51680 0))
		( ("m" "M4" 51680 0))
		( ("m" "M5" 51680 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[23]" '(
		( ("m" "M2" 51984 0))
		( ("m" "M3" 51984 0))
		( ("m" "M4" 51984 0))
		( ("m" "M5" 51984 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[24]" '(
		( ("m" "M2" 57152 0))
		( ("m" "M3" 57152 0))
		( ("m" "M4" 57152 0))
		( ("m" "M5" 57152 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[25]" '(
		( ("m" "M2" 57456 0))
		( ("m" "M3" 57456 0))
		( ("m" "M4" 57456 0))
		( ("m" "M5" 57456 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[26]" '(
		( ("m" "M2" 57760 0))
		( ("m" "M3" 57760 0))
		( ("m" "M4" 57760 0))
		( ("m" "M5" 57760 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[27]" '(
		( ("m" "M2" 58064 0))
		( ("m" "M3" 58064 0))
		( ("m" "M4" 58064 0))
		( ("m" "M5" 58064 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[28]" '(
		( ("m" "M2" 63232 0))
		( ("m" "M3" 63232 0))
		( ("m" "M4" 63232 0))
		( ("m" "M5" 63232 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[29]" '(
		( ("m" "M2" 63536 0))
		( ("m" "M3" 63536 0))
		( ("m" "M4" 63536 0))
		( ("m" "M5" 63536 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[30]" '(
		( ("m" "M2" 63840 0))
		( ("m" "M3" 63840 0))
		( ("m" "M4" 63840 0))
		( ("m" "M5" 63840 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[31]" '(
		( ("m" "M2" 64144 0))
		( ("m" "M3" 64144 0))
		( ("m" "M4" 64144 0))
		( ("m" "M5" 64144 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[0]" '(
		( ("m" "M2" 0 104272))
		( ("m" "M3" 0 104272))
		( ("m" "M4" 0 104272))
		( ("m" "M5" 0 104272))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[1]" '(
		( ("m" "M2" 0 100624))
		( ("m" "M3" 0 100624))
		( ("m" "M4" 0 100624))
		( ("m" "M5" 0 100624))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[2]" '(
		( ("m" "M2" 0 96976))
		( ("m" "M3" 0 96976))
		( ("m" "M4" 0 96976))
		( ("m" "M5" 0 96976))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[3]" '(
		( ("m" "M2" 0 93328))
		( ("m" "M3" 0 93328))
		( ("m" "M4" 0 93328))
		( ("m" "M5" 0 93328))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[4]" '(
		( ("m" "M2" 0 89680))
		( ("m" "M3" 0 89680))
		( ("m" "M4" 0 89680))
		( ("m" "M5" 0 89680))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[5]" '(
		( ("m" "M2" 0 86032))
		( ("m" "M3" 0 86032))
		( ("m" "M4" 0 86032))
		( ("m" "M5" 0 86032))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[6]" '(
		( ("m" "M2" 0 82384))
		( ("m" "M3" 0 82384))
		( ("m" "M4" 0 82384))
		( ("m" "M5" 0 82384))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[7]" '(
		( ("m" "M2" 0 78736))
		( ("m" "M3" 0 78736))
		( ("m" "M4" 0 78736))
		( ("m" "M5" 0 78736))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[8]" '(
		( ("m" "M2" 0 75088))
		( ("m" "M3" 0 75088))
		( ("m" "M4" 0 75088))
		( ("m" "M5" 0 75088))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[9]" '(
		( ("m" "M2" 0 71440))
		( ("m" "M3" 0 71440))
		( ("m" "M4" 0 71440))
		( ("m" "M5" 0 71440))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "WEB2" '(
		( ("m" "M2" 0 29792))
		( ("m" "M3" 0 29792))
		( ("m" "M4" 0 29792))
		( ("m" "M5" 0 29792))
		))
