#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a257a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a3c310 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1a23680 .functor NOT 1, L_0x1a93b60, C4<0>, C4<0>, C4<0>;
L_0x1a23b80 .functor XOR 3, L_0x1a937d0, L_0x1a93900, C4<000>, C4<000>;
L_0x1a24300 .functor XOR 3, L_0x1a23b80, L_0x1a939f0, C4<000>, C4<000>;
v0x1a813d0_0 .net *"_ivl_10", 2 0, L_0x1a939f0;  1 drivers
v0x1a814d0_0 .net *"_ivl_12", 2 0, L_0x1a24300;  1 drivers
v0x1a815b0_0 .net *"_ivl_2", 2 0, L_0x1a93730;  1 drivers
v0x1a81670_0 .net *"_ivl_4", 2 0, L_0x1a937d0;  1 drivers
v0x1a81750_0 .net *"_ivl_6", 2 0, L_0x1a93900;  1 drivers
v0x1a81880_0 .net *"_ivl_8", 2 0, L_0x1a23b80;  1 drivers
v0x1a81960_0 .var "clk", 0 0;
v0x1a81a00_0 .net "g_dut", 3 1, L_0x1a93290;  1 drivers
v0x1a81ac0_0 .net "g_ref", 3 1, L_0x1a92830;  1 drivers
v0x1a81b60_0 .net "r", 3 1, v0x1a7f4a0_0;  1 drivers
v0x1a81c00_0 .net "resetn", 0 0, L_0x1a238c0;  1 drivers
v0x1a81ca0_0 .var/2u "stats1", 159 0;
v0x1a81d80_0 .var/2u "strobe", 0 0;
v0x1a81e40_0 .net "tb_match", 0 0, L_0x1a93b60;  1 drivers
v0x1a81ee0_0 .net "tb_mismatch", 0 0, L_0x1a23680;  1 drivers
v0x1a81f80_0 .net "wavedrom_enable", 0 0, v0x1a7f800_0;  1 drivers
v0x1a82020_0 .net "wavedrom_title", 511 0, v0x1a7f8a0_0;  1 drivers
L_0x1a93730 .concat [ 3 0 0 0], L_0x1a92830;
L_0x1a937d0 .concat [ 3 0 0 0], L_0x1a92830;
L_0x1a93900 .concat [ 3 0 0 0], L_0x1a93290;
L_0x1a939f0 .concat [ 3 0 0 0], L_0x1a92830;
L_0x1a93b60 .cmp/eeq 3, L_0x1a93730, L_0x1a24300;
S_0x1a3c4a0 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x1a3c310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1a5bf50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1a5bf90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1a5bfd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1a5c010 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1a2ac80_0 .net *"_ivl_12", 31 0, L_0x1a92550;  1 drivers
L_0x7fa7263310a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a2ae90_0 .net *"_ivl_15", 29 0, L_0x7fa7263310a8;  1 drivers
L_0x7fa7263310f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1a236f0_0 .net/2u *"_ivl_16", 31 0, L_0x7fa7263310f0;  1 drivers
v0x1a23990_0 .net *"_ivl_18", 0 0, L_0x1a92690;  1 drivers
v0x1a23c50_0 .net *"_ivl_2", 31 0, L_0x1a82250;  1 drivers
v0x1a24450_0 .net *"_ivl_23", 31 0, L_0x1a929c0;  1 drivers
L_0x7fa726331138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a24910_0 .net *"_ivl_26", 29 0, L_0x7fa726331138;  1 drivers
L_0x7fa726331180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1a7dbc0_0 .net/2u *"_ivl_27", 31 0, L_0x7fa726331180;  1 drivers
v0x1a7dca0_0 .net *"_ivl_29", 0 0, L_0x1a92b40;  1 drivers
L_0x7fa726331018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a7ddf0_0 .net *"_ivl_5", 29 0, L_0x7fa726331018;  1 drivers
L_0x7fa726331060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a7ded0_0 .net/2u *"_ivl_6", 31 0, L_0x7fa726331060;  1 drivers
v0x1a7dfb0_0 .net *"_ivl_8", 0 0, L_0x1a923e0;  1 drivers
v0x1a7e070_0 .net "clk", 0 0, v0x1a81960_0;  1 drivers
v0x1a7e130_0 .net "g", 3 1, L_0x1a92830;  alias, 1 drivers
v0x1a7e210_0 .var "next", 1 0;
v0x1a7e2f0_0 .net "r", 3 1, v0x1a7f4a0_0;  alias, 1 drivers
v0x1a7e3d0_0 .net "resetn", 0 0, L_0x1a238c0;  alias, 1 drivers
v0x1a7e5a0_0 .var "state", 1 0;
E_0x1a37900 .event anyedge, v0x1a7e2f0_0, v0x1a7e5a0_0;
E_0x1a374f0 .event posedge, v0x1a7e070_0;
L_0x1a82250 .concat [ 2 30 0 0], v0x1a7e5a0_0, L_0x7fa726331018;
L_0x1a923e0 .cmp/eq 32, L_0x1a82250, L_0x7fa726331060;
L_0x1a92550 .concat [ 2 30 0 0], v0x1a7e5a0_0, L_0x7fa7263310a8;
L_0x1a92690 .cmp/eq 32, L_0x1a92550, L_0x7fa7263310f0;
L_0x1a92830 .concat8 [ 1 1 1 0], L_0x1a923e0, L_0x1a92690, L_0x1a92b40;
L_0x1a929c0 .concat [ 2 30 0 0], v0x1a7e5a0_0, L_0x7fa726331138;
L_0x1a92b40 .cmp/eq 32, L_0x1a929c0, L_0x7fa726331180;
S_0x1a7e700 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x1a3c310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1a238c0 .functor NOT 1, v0x1a7f570_0, C4<0>, C4<0>, C4<0>;
v0x1a7f3d0_0 .net "clk", 0 0, v0x1a81960_0;  alias, 1 drivers
v0x1a7f4a0_0 .var "r", 3 1;
v0x1a7f570_0 .var "reset", 0 0;
v0x1a7f640_0 .net "resetn", 0 0, L_0x1a238c0;  alias, 1 drivers
v0x1a7f710_0 .net "tb_match", 0 0, L_0x1a93b60;  alias, 1 drivers
v0x1a7f800_0 .var "wavedrom_enable", 0 0;
v0x1a7f8a0_0 .var "wavedrom_title", 511 0;
E_0x1a1b9f0/0 .event negedge, v0x1a7e070_0;
E_0x1a1b9f0/1 .event posedge, v0x1a7e070_0;
E_0x1a1b9f0 .event/or E_0x1a1b9f0/0, E_0x1a1b9f0/1;
S_0x1a7e9a0 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1a7e700;
 .timescale -12 -12;
v0x1a7ebe0_0 .var/2u "arfail", 0 0;
v0x1a7ecc0_0 .var "async", 0 0;
v0x1a7ed80_0 .var/2u "datafail", 0 0;
v0x1a7ee20_0 .var/2u "srfail", 0 0;
E_0x1a60f50 .event negedge, v0x1a7e070_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1a374f0;
    %wait E_0x1a374f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a7f570_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a374f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1a60f50;
    %load/vec4 v0x1a7f710_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a7ed80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a7f570_0, 0;
    %wait E_0x1a374f0;
    %load/vec4 v0x1a7f710_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a7ebe0_0, 0, 1;
    %wait E_0x1a374f0;
    %load/vec4 v0x1a7f710_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a7ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a7f570_0, 0;
    %load/vec4 v0x1a7ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1a7ebe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1a7ecc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1a7ed80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1a7ecc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1a7eee0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1a7e700;
 .timescale -12 -12;
v0x1a7f0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a7f1c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1a7e700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a7fa40 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x1a3c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
v0x1a7fcd0_0 .net *"_ivl_10", 0 0, L_0x1a92e50;  1 drivers
L_0x7fa7263312a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1a7fdd0_0 .net/2u *"_ivl_14", 1 0, L_0x7fa7263312a0;  1 drivers
v0x1a7feb0_0 .net *"_ivl_16", 0 0, L_0x1a92f90;  1 drivers
L_0x7fa7263312e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a7ff80_0 .net/2u *"_ivl_18", 0 0, L_0x7fa7263312e8;  1 drivers
L_0x7fa7263311c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a80060_0 .net/2u *"_ivl_2", 1 0, L_0x7fa7263311c8;  1 drivers
L_0x7fa726331330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a80190_0 .net/2u *"_ivl_20", 0 0, L_0x7fa726331330;  1 drivers
v0x1a80270_0 .net *"_ivl_22", 0 0, L_0x1a930d0;  1 drivers
L_0x7fa726331378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1a80350_0 .net/2u *"_ivl_27", 1 0, L_0x7fa726331378;  1 drivers
v0x1a80430_0 .net *"_ivl_29", 0 0, L_0x1a93420;  1 drivers
L_0x7fa7263313c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a80580_0 .net/2u *"_ivl_31", 0 0, L_0x7fa7263313c0;  1 drivers
L_0x7fa726331408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a80660_0 .net/2u *"_ivl_33", 0 0, L_0x7fa726331408;  1 drivers
v0x1a80740_0 .net *"_ivl_35", 0 0, L_0x1a93550;  1 drivers
v0x1a80820_0 .net *"_ivl_4", 0 0, L_0x1a92cd0;  1 drivers
L_0x7fa726331210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a808e0_0 .net/2u *"_ivl_6", 0 0, L_0x7fa726331210;  1 drivers
L_0x7fa726331258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a809c0_0 .net/2u *"_ivl_8", 0 0, L_0x7fa726331258;  1 drivers
v0x1a80aa0_0 .net "clk", 0 0, v0x1a81960_0;  alias, 1 drivers
v0x1a80b40_0 .net "g", 2 0, L_0x1a93290;  alias, 1 drivers
v0x1a80d30_0 .var "next_state", 1 0;
v0x1a80e10_0 .net "r", 2 0, v0x1a7f4a0_0;  alias, 1 drivers
v0x1a80f20_0 .net "resetn", 0 0, L_0x1a238c0;  alias, 1 drivers
v0x1a81010_0 .var "state", 1 0;
E_0x1a38780 .event anyedge, v0x1a7e2f0_0, v0x1a81010_0;
E_0x1a7fc70/0 .event negedge, v0x1a7e3d0_0;
E_0x1a7fc70/1 .event posedge, v0x1a7e070_0;
E_0x1a7fc70 .event/or E_0x1a7fc70/0, E_0x1a7fc70/1;
L_0x1a92cd0 .cmp/eq 2, v0x1a81010_0, L_0x7fa7263311c8;
L_0x1a92e50 .functor MUXZ 1, L_0x7fa726331258, L_0x7fa726331210, L_0x1a92cd0, C4<>;
L_0x1a92f90 .cmp/eq 2, v0x1a81010_0, L_0x7fa7263312a0;
L_0x1a930d0 .functor MUXZ 1, L_0x7fa726331330, L_0x7fa7263312e8, L_0x1a92f90, C4<>;
L_0x1a93290 .concat8 [ 1 1 1 0], L_0x1a92e50, L_0x1a930d0, L_0x1a93550;
L_0x1a93420 .cmp/eq 2, v0x1a81010_0, L_0x7fa726331378;
L_0x1a93550 .functor MUXZ 1, L_0x7fa726331408, L_0x7fa7263313c0, L_0x1a93420, C4<>;
S_0x1a81170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x1a3c310;
 .timescale -12 -12;
E_0x1a81350 .event anyedge, v0x1a81d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a81d80_0;
    %nor/r;
    %assign/vec4 v0x1a81d80_0, 0;
    %wait E_0x1a81350;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a7e700;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a7f570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1a7ecc0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1a7e9a0;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a374f0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %wait E_0x1a60f50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a7f1c0;
    %join;
    %wait E_0x1a374f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a7f570_0, 0;
    %wait E_0x1a374f0;
    %wait E_0x1a374f0;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a1b9f0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1a7f570_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1a7f4a0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a3c4a0;
T_5 ;
    %wait E_0x1a374f0;
    %load/vec4 v0x1a7e3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a7e5a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1a7e210_0;
    %assign/vec4 v0x1a7e5a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a3c4a0;
T_6 ;
    %wait E_0x1a37900;
    %load/vec4 v0x1a7e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1a7e2f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1a7e210_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1a7fa40;
T_7 ;
    %wait E_0x1a7fc70;
    %load/vec4 v0x1a80f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a81010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1a80d30_0;
    %assign/vec4 v0x1a81010_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a7fa40;
T_8 ;
    %wait E_0x1a38780;
    %load/vec4 v0x1a81010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
T_8.13 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
T_8.15 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x1a80e10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a80d30_0, 0, 2;
T_8.17 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1a3c310;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a81960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a81d80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1a3c310;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a81960_0;
    %inv;
    %store/vec4 v0x1a81960_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1a3c310;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a7f3d0_0, v0x1a81ee0_0, v0x1a81960_0, v0x1a81c00_0, v0x1a81b60_0, v0x1a81ac0_0, v0x1a81a00_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1a3c310;
T_12 ;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1a3c310;
T_13 ;
    %wait E_0x1a1b9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a81ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81ca0_0, 4, 32;
    %load/vec4 v0x1a81e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81ca0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a81ca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81ca0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1a81ac0_0;
    %load/vec4 v0x1a81ac0_0;
    %load/vec4 v0x1a81a00_0;
    %xor;
    %load/vec4 v0x1a81ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81ca0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1a81ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81ca0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/2013_q2afsm/iter1/response3/top_module.sv";
