Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jan 11 23:25:21 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_synth_power.rpt
| Design           : normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 153.946      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 50.645       |
| Device Static (mW)       | 103.301      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |     8.948  |        3 |       --- |             --- |
| Slice Logic    |     7.130  |     1589 |       --- |             --- |
|   LUT as Logic |     5.447  |      527 |     53200 |            0.99 |
|   CARRY4       |     1.136  |      132 |     13300 |            0.99 |
|   Register     |     0.547  |      565 |    106400 |            0.53 |
|   Others       |     0.000  |      126 |       --- |             --- |
| Signals        |     9.386  |     1937 |       --- |             --- |
| DSPs           |    25.181  |       31 |       220 |           14.09 |
| Static Power   |   103.301  |          |           |                 |
| Total          |   153.946  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.051 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | ap_clk |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+------------+
| Name                                                          | Power (mW) |
+---------------------------------------------------------------+------------+
| normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 |    50.645  |
|   myproject_mul_16s_10ns_26_2_0_U385                          |     1.323  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.323  |
|   myproject_mul_16s_10ns_26_2_0_U386                          |     1.232  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.232  |
|   myproject_mul_16s_10ns_26_2_0_U389                          |     1.340  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.340  |
|   myproject_mul_16s_10ns_26_2_0_U390                          |     1.405  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.405  |
|   myproject_mul_16s_10ns_26_2_0_U392                          |     1.265  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.265  |
|   myproject_mul_16s_10ns_26_2_0_U395                          |     1.205  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.205  |
|   myproject_mul_16s_10ns_26_2_0_U397                          |     1.255  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.255  |
|   myproject_mul_16s_10ns_26_2_0_U400                          |     1.317  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.317  |
|   myproject_mul_16s_10ns_26_2_0_U401                          |     1.165  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.165  |
|   myproject_mul_16s_10ns_26_2_0_U402                          |     1.184  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.184  |
|   myproject_mul_16s_10ns_26_2_0_U403                          |     1.162  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.162  |
|   myproject_mul_16s_10ns_26_2_0_U407                          |     1.398  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.398  |
|   myproject_mul_16s_10ns_26_2_0_U408                          |     1.055  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.055  |
|   myproject_mul_16s_10ns_26_2_0_U410                          |     1.292  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.292  |
|   myproject_mul_16s_10ns_26_2_0_U411                          |     1.339  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.339  |
|   myproject_mul_16s_10ns_26_2_0_U412                          |     1.034  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.034  |
|   myproject_mul_16s_10ns_26_2_0_U413                          |     1.294  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.294  |
|   myproject_mul_16s_10ns_26_2_0_U414                          |     1.395  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.395  |
|   myproject_mul_16s_10ns_26_2_0_U415                          |     1.350  |
|     myproject_mul_16s_10ns_26_2_0_MulnS_4_U                   |     1.350  |
|   myproject_mul_16s_11ns_26_2_0_U404                          |     1.249  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.249  |
|   myproject_mul_16s_11ns_26_2_0_U406                          |     1.210  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.210  |
|   myproject_mul_16s_11ns_26_2_0_U409                          |     1.234  |
|     myproject_mul_16s_11ns_26_2_0_MulnS_1_U                   |     1.234  |
|   myproject_mul_16s_8ns_24_2_0_U396                           |     1.322  |
|     myproject_mul_16s_8ns_24_2_0_MulnS_5_U                    |     1.322  |
|   myproject_mul_16s_9ns_25_2_0_U387                           |     1.264  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.264  |
|   myproject_mul_16s_9ns_25_2_0_U388                           |     1.260  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.260  |
|   myproject_mul_16s_9ns_25_2_0_U391                           |     1.076  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.076  |
|   myproject_mul_16s_9ns_25_2_0_U393                           |     1.226  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.226  |
|   myproject_mul_16s_9ns_25_2_0_U394                           |     1.214  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.214  |
|   myproject_mul_16s_9ns_25_2_0_U398                           |     1.247  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.247  |
|   myproject_mul_16s_9ns_25_2_0_U399                           |     1.172  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.172  |
|   myproject_mul_16s_9ns_25_2_0_U405                           |     1.251  |
|     myproject_mul_16s_9ns_25_2_0_MulnS_3_U                    |     1.251  |
+---------------------------------------------------------------+------------+


