<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › geode › lxfb_ops.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>lxfb_ops.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Geode LX framebuffer driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007, Advanced Micro Devices,Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/fb.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/cs5535.h&gt;</span>

<span class="cp">#include &quot;lxfb.h&quot;</span>

<span class="cm">/* TODO</span>
<span class="cm"> * Support panel scaling</span>
<span class="cm"> * Add acceleration</span>
<span class="cm"> * Add support for interlacing (TV out)</span>
<span class="cm"> * Support compression</span>
<span class="cm"> */</span>

<span class="cm">/* This is the complete list of PLL frequencies that we can set -</span>
<span class="cm"> * we will choose the closest match to the incoming clock.</span>
<span class="cm"> * freq is the frequency of the dotclock * 1000 (for example,</span>
<span class="cm"> * 24823 = 24.983 Mhz).</span>
<span class="cm"> * pllval is the corresponding PLL value</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pllval</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">;</span>
<span class="p">}</span> <span class="n">pll_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
  <span class="p">{</span> <span class="mh">0x000131AC</span><span class="p">,</span>   <span class="mi">6231</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0001215D</span><span class="p">,</span>   <span class="mi">6294</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00011087</span><span class="p">,</span>   <span class="mi">6750</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0001216C</span><span class="p">,</span>   <span class="mi">7081</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0001218D</span><span class="p">,</span>   <span class="mi">7140</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000110C9</span><span class="p">,</span>   <span class="mi">7800</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00013147</span><span class="p">,</span>   <span class="mi">7875</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000110A7</span><span class="p">,</span>   <span class="mi">8258</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00012159</span><span class="p">,</span>   <span class="mi">8778</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00014249</span><span class="p">,</span>   <span class="mi">8875</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00010057</span><span class="p">,</span>   <span class="mi">9000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0001219A</span><span class="p">,</span>   <span class="mi">9472</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00012158</span><span class="p">,</span>   <span class="mi">9792</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00010045</span><span class="p">,</span>  <span class="mi">10000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00010089</span><span class="p">,</span>  <span class="mi">10791</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000110E7</span><span class="p">,</span>  <span class="mi">11225</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00012136</span><span class="p">,</span>  <span class="mi">11430</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00013207</span><span class="p">,</span>  <span class="mi">12375</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00012187</span><span class="p">,</span>  <span class="mi">12500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00014286</span><span class="p">,</span>  <span class="mi">14063</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000110E5</span><span class="p">,</span>  <span class="mi">15016</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00014214</span><span class="p">,</span>  <span class="mi">16250</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00011105</span><span class="p">,</span>  <span class="mi">17045</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000131E4</span><span class="p">,</span>  <span class="mi">18563</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00013183</span><span class="p">,</span>  <span class="mi">18750</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00014284</span><span class="p">,</span>  <span class="mi">19688</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00011104</span><span class="p">,</span>  <span class="mi">20400</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00016363</span><span class="p">,</span>  <span class="mi">23625</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000031AC</span><span class="p">,</span>  <span class="mi">24923</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0000215D</span><span class="p">,</span>  <span class="mi">25175</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00001087</span><span class="p">,</span>  <span class="mi">27000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0000216C</span><span class="p">,</span>  <span class="mi">28322</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0000218D</span><span class="p">,</span>  <span class="mi">28560</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000010C9</span><span class="p">,</span>  <span class="mi">31200</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00003147</span><span class="p">,</span>  <span class="mi">31500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000010A7</span><span class="p">,</span>  <span class="mi">33032</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002159</span><span class="p">,</span>  <span class="mi">35112</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004249</span><span class="p">,</span>  <span class="mi">35500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000057</span><span class="p">,</span>  <span class="mi">36000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x0000219A</span><span class="p">,</span>  <span class="mi">37889</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002158</span><span class="p">,</span>  <span class="mi">39168</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000045</span><span class="p">,</span>  <span class="mi">40000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000089</span><span class="p">,</span>  <span class="mi">43163</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000010E7</span><span class="p">,</span>  <span class="mi">44900</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002136</span><span class="p">,</span>  <span class="mi">45720</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00003207</span><span class="p">,</span>  <span class="mi">49500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002187</span><span class="p">,</span>  <span class="mi">50000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004286</span><span class="p">,</span>  <span class="mi">56250</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000010E5</span><span class="p">,</span>  <span class="mi">60065</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004214</span><span class="p">,</span>  <span class="mi">65000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00001105</span><span class="p">,</span>  <span class="mi">68179</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000031E4</span><span class="p">,</span>  <span class="mi">74250</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00003183</span><span class="p">,</span>  <span class="mi">75000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004284</span><span class="p">,</span>  <span class="mi">78750</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00001104</span><span class="p">,</span>  <span class="mi">81600</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00006363</span><span class="p">,</span>  <span class="mi">94500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00005303</span><span class="p">,</span>  <span class="mi">97520</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002183</span><span class="p">,</span> <span class="mi">100187</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002122</span><span class="p">,</span> <span class="mi">101420</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00001081</span><span class="p">,</span> <span class="mi">108000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00006201</span><span class="p">,</span> <span class="mi">113310</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000041</span><span class="p">,</span> <span class="mi">119650</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000041A1</span><span class="p">,</span> <span class="mi">129600</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002182</span><span class="p">,</span> <span class="mi">133500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000041B1</span><span class="p">,</span> <span class="mi">135000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000051</span><span class="p">,</span> <span class="mi">144000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000041E1</span><span class="p">,</span> <span class="mi">148500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000062D1</span><span class="p">,</span> <span class="mi">157500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000031A1</span><span class="p">,</span> <span class="mi">162000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000061</span><span class="p">,</span> <span class="mi">169203</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004231</span><span class="p">,</span> <span class="mi">172800</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002151</span><span class="p">,</span> <span class="mi">175500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000052E1</span><span class="p">,</span> <span class="mi">189000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000071</span><span class="p">,</span> <span class="mi">192000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00003201</span><span class="p">,</span> <span class="mi">198000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004291</span><span class="p">,</span> <span class="mi">202500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00001101</span><span class="p">,</span> <span class="mi">204750</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00007481</span><span class="p">,</span> <span class="mi">218250</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00004170</span><span class="p">,</span> <span class="mi">229500</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00006210</span><span class="p">,</span> <span class="mi">234000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00003140</span><span class="p">,</span> <span class="mi">251182</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00006250</span><span class="p">,</span> <span class="mi">261000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000041C0</span><span class="p">,</span> <span class="mi">278400</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00005220</span><span class="p">,</span> <span class="mi">280640</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00000050</span><span class="p">,</span> <span class="mi">288000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x000041E0</span><span class="p">,</span> <span class="mi">297000</span> <span class="p">},</span>
  <span class="p">{</span> <span class="mh">0x00002130</span><span class="p">,</span> <span class="mi">320207</span> <span class="p">}</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_set_dotpll</span><span class="p">(</span><span class="n">u32</span> <span class="n">pllval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dotpll_lo</span><span class="p">,</span> <span class="n">dotpll_hi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL</span><span class="p">,</span> <span class="n">dotpll_lo</span><span class="p">,</span> <span class="n">dotpll_hi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dotpll_lo</span> <span class="o">&amp;</span> <span class="n">MSR_GLCP_DOTPLL_LOCK</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">dotpll_hi</span> <span class="o">==</span> <span class="n">pllval</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">dotpll_hi</span> <span class="o">=</span> <span class="n">pllval</span><span class="p">;</span>
	<span class="n">dotpll_lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL_BYPASS</span> <span class="o">|</span> <span class="n">MSR_GLCP_DOTPLL_HALFPIX</span><span class="p">);</span>
	<span class="n">dotpll_lo</span> <span class="o">|=</span> <span class="n">MSR_GLCP_DOTPLL_DOTRESET</span><span class="p">;</span>

	<span class="n">wrmsr</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL</span><span class="p">,</span> <span class="n">dotpll_lo</span><span class="p">,</span> <span class="n">dotpll_hi</span><span class="p">);</span>

	<span class="cm">/* Wait 100us for the PLL to lock */</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="cm">/* Now, loop for the lock bit */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">1000</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL</span><span class="p">,</span> <span class="n">dotpll_lo</span><span class="p">,</span> <span class="n">dotpll_hi</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dotpll_lo</span> <span class="o">&amp;</span> <span class="n">MSR_GLCP_DOTPLL_LOCK</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Clear the reset bit */</span>

	<span class="n">dotpll_lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_GLCP_DOTPLL_DOTRESET</span><span class="p">;</span>
	<span class="n">wrmsr</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL</span><span class="p">,</span> <span class="n">dotpll_lo</span><span class="p">,</span> <span class="n">dotpll_hi</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Set the clock based on the frequency specified by the current mode */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_set_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">diff</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">best</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">freq</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="mi">1000000000</span> <span class="o">/</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">pixclock</span><span class="p">);</span>

	<span class="n">min</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">pll_table</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">freq</span> <span class="o">-</span> <span class="n">freq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_table</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">diff</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">pll_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">freq</span> <span class="o">-</span> <span class="n">freq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">diff</span> <span class="o">&lt;</span> <span class="n">min</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">min</span> <span class="o">=</span> <span class="n">diff</span><span class="p">;</span>
			<span class="n">best</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">lx_set_dotpll</span><span class="p">(</span><span class="n">pll_table</span><span class="p">[</span><span class="n">best</span><span class="p">].</span><span class="n">pllval</span> <span class="o">&amp;</span> <span class="mh">0x00017FFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_graphics_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">;</span>

	<span class="cm">/* Note:  This assumes that the video is in a quitet state */</span>

	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_A1T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_A2T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_A3T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Turn off the VGA and video enable */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DC_GENERAL_CFG_VGAE</span> <span class="o">|</span>
			<span class="n">DC_GENERAL_CFG_VIDE</span><span class="p">);</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_VCFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">VP_VCFG_VID_EN</span><span class="p">;</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_VCFG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ</span><span class="p">,</span> <span class="n">DC_IRQ_MASK</span> <span class="o">|</span> <span class="n">DC_IRQ_VIP_VSYNC_LOSS_IRQ_MASK</span> <span class="o">|</span>
			<span class="n">DC_IRQ_STATUS</span> <span class="o">|</span> <span class="n">DC_IRQ_VIP_VSYNC_IRQ_STATUS</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENLK_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_GENLK_CTL_GENLK_EN</span><span class="p">;</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENLK_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_CLR_KEY</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_CLR_KEY</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_CLR_KEY_CLR_KEY_EN</span><span class="p">);</span>

	<span class="cm">/* turn off the panel */</span>
	<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">,</span> <span class="n">read_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">FP_PM_P</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">)</span> <span class="o">|</span> <span class="n">VP_MISC_DACPWRDN</span><span class="p">;</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Turn off the display */</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">);</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">VP_DCFG_CRT_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_HSYNC_EN</span> <span class="o">|</span>
			<span class="n">VP_DCFG_VSYNC_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_DAC_BL_EN</span><span class="p">));</span>

	<span class="n">gcfg</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">);</span>
	<span class="n">gcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DC_GENERAL_CFG_CMPE</span> <span class="o">|</span> <span class="n">DC_GENERAL_CFG_DECE</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">);</span>

	<span class="cm">/* Turn off the TGEN */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_DISPLAY_CFG_TGEN</span><span class="p">;</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Wait 1000 usecs to ensure that the TGEN is clear */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>

	<span class="cm">/* Turn off the FIFO loader */</span>

	<span class="n">gcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_GENERAL_CFG_DFLE</span><span class="p">;</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">);</span>

	<span class="cm">/* Lastly, wait for the GP to go idle */</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">read_gp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">GP_BLT_STATUS</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">GP_BLT_STATUS_PB</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">GP_BLT_STATUS_CE</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_graphics_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>

	<span class="cm">/* Set the video request register */</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_VRR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set up the polarities */</span>

	<span class="n">config</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">);</span>

	<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">VP_DCFG_CRT_SYNC_SKW</span> <span class="o">|</span> <span class="n">VP_DCFG_PWR_SEQ_DELAY</span> <span class="o">|</span>
			<span class="n">VP_DCFG_CRT_HSYNC_POL</span> <span class="o">|</span> <span class="n">VP_DCFG_CRT_VSYNC_POL</span><span class="p">);</span>

	<span class="n">config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">VP_DCFG_CRT_SYNC_SKW_DEFAULT</span> <span class="o">|</span> <span class="n">VP_DCFG_PWR_SEQ_DELAY_DEFAULT</span>
			<span class="o">|</span> <span class="n">VP_DCFG_GV_GAM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="n">FB_SYNC_HOR_HIGH_ACT</span><span class="p">)</span>
		<span class="n">config</span> <span class="o">|=</span> <span class="n">VP_DCFG_CRT_HSYNC_POL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="n">FB_SYNC_VERT_HIGH_ACT</span><span class="p">)</span>
		<span class="n">config</span> <span class="o">|=</span> <span class="n">VP_DCFG_CRT_VSYNC_POL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_PANEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">msrlo</span><span class="p">,</span> <span class="n">msrhi</span><span class="p">;</span>

		<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PT1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">FP_PT2_SCRC</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="n">FB_SYNC_HOR_HIGH_ACT</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">FP_PT2_HSP</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="n">FB_SYNC_VERT_HIGH_ACT</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">FP_PT2_VSP</span><span class="p">;</span>

		<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PT2</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
		<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_DFC</span><span class="p">,</span> <span class="n">FP_DFC_BC</span><span class="p">);</span>

		<span class="n">msrlo</span> <span class="o">=</span> <span class="n">MSR_LX_MSR_PADSEL_TFT_SEL_LOW</span><span class="p">;</span>
		<span class="n">msrhi</span> <span class="o">=</span> <span class="n">MSR_LX_MSR_PADSEL_TFT_SEL_HIGH</span><span class="p">;</span>

		<span class="n">wrmsr</span><span class="p">(</span><span class="n">MSR_LX_MSR_PADSEL</span><span class="p">,</span> <span class="n">msrlo</span><span class="p">,</span> <span class="n">msrhi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_CRT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">config</span> <span class="o">|=</span> <span class="n">VP_DCFG_CRT_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_HSYNC_EN</span> <span class="o">|</span>
				<span class="n">VP_DCFG_VSYNC_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_DAC_BL_EN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>

	<span class="cm">/* Turn the CRT dacs back on */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_CRT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">VP_MISC_DACPWRDN</span> <span class="o">|</span> <span class="n">VP_MISC_APWRDN</span><span class="p">);</span>
		<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Turn the panel on (if it isn&#39;t already) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_PANEL</span><span class="p">)</span>
		<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">,</span> <span class="n">read_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">)</span> <span class="o">|</span> <span class="n">FP_PM_P</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lx_framebuffer_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs5535_has_vsa2</span><span class="p">())</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

		<span class="cm">/* The number of pages is (PMAX - PMIN)+1 */</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_GLIU_P2D_RO0</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>

		<span class="cm">/* PMAX */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">hi</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
		<span class="cm">/* PMIN */</span>
		<span class="n">val</span> <span class="o">-=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x000fffff</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* The page size is 4k */</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* The frame buffer size is reported by a VSM in VSA II */</span>
	<span class="cm">/* Virtual Register Class    = 0x02                     */</span>
	<span class="cm">/* VG_MEM_SIZE (1MB units)   = 0x00                     */</span>

	<span class="n">outw</span><span class="p">(</span><span class="n">VSA_VR_UNLOCK</span><span class="p">,</span> <span class="n">VSA_VRC_INDEX</span><span class="p">);</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">VSA_VR_MEM_SIZE</span><span class="p">,</span> <span class="n">VSA_VRC_INDEX</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)(</span><span class="n">inw</span><span class="p">(</span><span class="n">VSA_VRC_DATA</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xFE</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">lx_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">msrval</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max</span><span class="p">,</span> <span class="n">dv</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gcfg</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hactive</span><span class="p">,</span> <span class="n">hblankstart</span><span class="p">,</span> <span class="n">hsyncstart</span><span class="p">,</span> <span class="n">hsyncend</span><span class="p">,</span> <span class="n">hblankend</span><span class="p">,</span> <span class="n">htotal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vactive</span><span class="p">,</span> <span class="n">vblankstart</span><span class="p">,</span> <span class="n">vsyncstart</span><span class="p">,</span> <span class="n">vsyncend</span><span class="p">,</span> <span class="n">vblankend</span><span class="p">,</span> <span class="n">vtotal</span><span class="p">;</span>

	<span class="cm">/* Unlock the DC registers */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_UNLOCK</span><span class="p">);</span>

	<span class="n">lx_graphics_disable</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="n">lx_set_clock</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="cm">/* Set output mode */</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_LX_GLD_MSR_CONFIG</span><span class="p">,</span> <span class="n">msrval</span><span class="p">);</span>
	<span class="n">msrval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_LX_GLD_MSR_CONFIG_FMT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_PANEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msrval</span> <span class="o">|=</span> <span class="n">MSR_LX_GLD_MSR_CONFIG_FMT_FP</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_CRT</span><span class="p">)</span>
			<span class="n">msrval</span> <span class="o">|=</span> <span class="n">MSR_LX_GLD_MSR_CONFIG_FPC</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">msrval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_LX_GLD_MSR_CONFIG_FPC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">msrval</span> <span class="o">|=</span> <span class="n">MSR_LX_GLD_MSR_CONFIG_FMT_CRT</span><span class="p">;</span>

	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_LX_GLD_MSR_CONFIG</span><span class="p">,</span> <span class="n">msrval</span><span class="p">);</span>

	<span class="cm">/* Clear the various buffers */</span>
	<span class="cm">/* FIXME:  Adjust for panning here */</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FB_ST_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_CB_ST_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_CURS_ST_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* FIXME: Add support for interlacing */</span>
	<span class="cm">/* FIXME: Add support for scaling */</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENLK_CTL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DC_GENLK_CTL_ALPHA_FLICK_EN</span> <span class="o">|</span> <span class="n">DC_GENLK_CTL_FLICK_EN</span> <span class="o">|</span>
			<span class="n">DC_GENLK_CTL_FLICK_SEL_MASK</span><span class="p">);</span>

	<span class="cm">/* Default scaling params */</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GFX_SCALE</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x4000</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENLK_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* FIXME:  Support compression */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">&gt;</span> <span class="mi">4096</span><span class="p">)</span>
		<span class="n">dv</span> <span class="o">=</span> <span class="n">DC_DV_CTL_DV_LINE_SIZE_8K</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">&gt;</span> <span class="mi">2048</span><span class="p">)</span>
		<span class="n">dv</span> <span class="o">=</span> <span class="n">DC_DV_CTL_DV_LINE_SIZE_4K</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">&gt;</span> <span class="mi">1024</span><span class="p">)</span>
		<span class="n">dv</span> <span class="o">=</span> <span class="n">DC_DV_CTL_DV_LINE_SIZE_2K</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dv</span> <span class="o">=</span> <span class="n">DC_DV_CTL_DV_LINE_SIZE_1K</span><span class="p">;</span>

	<span class="n">max</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">*</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">yres</span><span class="p">;</span>
	<span class="n">max</span> <span class="o">=</span> <span class="p">(</span><span class="n">max</span> <span class="o">+</span> <span class="mh">0x3FF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFC00</span><span class="p">;</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DV_TOP</span><span class="p">,</span> <span class="n">max</span> <span class="o">|</span> <span class="n">DC_DV_TOP_DV_TOP_EN</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DV_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_DV_CTL_DV_LINE_SIZE</span><span class="p">;</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DV_CTL</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="n">dv</span><span class="p">);</span>

	<span class="n">size</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">xres</span> <span class="o">*</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">bits_per_pixel</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GFX_PITCH</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_LINE_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>

	<span class="cm">/* Set default watermark values */</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_LX_SPARE_MSR</span><span class="p">,</span> <span class="n">msrval</span><span class="p">);</span>

	<span class="n">msrval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSR_LX_SPARE_MSR_DIS_CFIFO_HGO</span>
			<span class="o">|</span> <span class="n">MSR_LX_SPARE_MSR_VFIFO_ARB_SEL</span>
			<span class="o">|</span> <span class="n">MSR_LX_SPARE_MSR_LOAD_WM_LPEN_M</span>
			<span class="o">|</span> <span class="n">MSR_LX_SPARE_MSR_WM_LPEN_OVRD</span><span class="p">);</span>
	<span class="n">msrval</span> <span class="o">|=</span> <span class="n">MSR_LX_SPARE_MSR_DIS_VIFO_WM</span> <span class="o">|</span>
			<span class="n">MSR_LX_SPARE_MSR_DIS_INIT_V_PRI</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_LX_SPARE_MSR</span><span class="p">,</span> <span class="n">msrval</span><span class="p">);</span>

	<span class="n">gcfg</span> <span class="o">=</span> <span class="n">DC_GENERAL_CFG_DFLE</span><span class="p">;</span>   <span class="cm">/* Display fifo enable */</span>
	<span class="n">gcfg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x6</span> <span class="o">&lt;&lt;</span> <span class="n">DC_GENERAL_CFG_DFHPSL_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* default priority */</span>
			<span class="p">(</span><span class="mh">0xb</span> <span class="o">&lt;&lt;</span> <span class="n">DC_GENERAL_CFG_DFHPEL_SHIFT</span><span class="p">);</span>
	<span class="n">gcfg</span> <span class="o">|=</span> <span class="n">DC_GENERAL_CFG_FDTY</span><span class="p">;</span>  <span class="cm">/* Set the frame dirty mode */</span>

	<span class="n">dcfg</span>  <span class="o">=</span> <span class="n">DC_DISPLAY_CFG_VDEN</span><span class="p">;</span>  <span class="cm">/* Enable video data */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_GDEN</span><span class="p">;</span>  <span class="cm">/* Enable graphics */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_TGEN</span><span class="p">;</span>  <span class="cm">/* Turn on the timing generator */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_TRUP</span><span class="p">;</span>  <span class="cm">/* Update timings immediately */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_PALB</span><span class="p">;</span>  <span class="cm">/* Palette bypass in &gt; 8 bpp modes */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_VISL</span><span class="p">;</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DCEN</span><span class="p">;</span>  <span class="cm">/* Always center the display */</span>

	<span class="cm">/* Set the current BPP mode */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_8BPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_16BPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">32</span>:
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_24BPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Now - set up the timings */</span>

	<span class="n">hactive</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">xres</span><span class="p">;</span>
	<span class="n">hblankstart</span> <span class="o">=</span> <span class="n">hactive</span><span class="p">;</span>
	<span class="n">hsyncstart</span> <span class="o">=</span> <span class="n">hblankstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">right_margin</span><span class="p">;</span>
	<span class="n">hsyncend</span> <span class="o">=</span>  <span class="n">hsyncstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">hsync_len</span><span class="p">;</span>
	<span class="n">hblankend</span> <span class="o">=</span> <span class="n">hsyncend</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">left_margin</span><span class="p">;</span>
	<span class="n">htotal</span> <span class="o">=</span> <span class="n">hblankend</span><span class="p">;</span>

	<span class="n">vactive</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">yres</span><span class="p">;</span>
	<span class="n">vblankstart</span> <span class="o">=</span> <span class="n">vactive</span><span class="p">;</span>
	<span class="n">vsyncstart</span> <span class="o">=</span> <span class="n">vblankstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">lower_margin</span><span class="p">;</span>
	<span class="n">vsyncend</span> <span class="o">=</span>  <span class="n">vsyncstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">vsync_len</span><span class="p">;</span>
	<span class="n">vblankend</span> <span class="o">=</span> <span class="n">vsyncend</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">upper_margin</span><span class="p">;</span>
	<span class="n">vtotal</span> <span class="o">=</span> <span class="n">vblankend</span><span class="p">;</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_ACTIVE_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">hactive</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">htotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_BLANK_TIMING</span><span class="p">,</span>
			<span class="p">(</span><span class="n">hblankstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">hblankend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_SYNC_TIMING</span><span class="p">,</span>
			<span class="p">(</span><span class="n">hsyncstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">hsyncend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_ACTIVE_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">vactive</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_BLANK_TIMING</span><span class="p">,</span>
			<span class="p">(</span><span class="n">vblankstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">vblankend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_SYNC_TIMING</span><span class="p">,</span>
			<span class="p">(</span><span class="n">vsyncstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">vsyncend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FB_ACTIVE</span><span class="p">,</span>
			<span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">xres</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">yres</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/* And re-enable the graphics output */</span>
	<span class="n">lx_graphics_enable</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="cm">/* Write the two main configuration registers */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_ARB_CFG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">);</span>

	<span class="cm">/* Lock the DC registers */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_LOCK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">lx_set_palette_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">regno</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">red</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">green</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">blue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Hardware palette is in RGB 8-8-8 format. */</span>

	<span class="n">val</span>  <span class="o">=</span> <span class="p">(</span><span class="n">red</span>   <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff0000</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">green</span><span class="p">)</span>      <span class="o">&amp;</span> <span class="mh">0x00ff00</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">blue</span>  <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000ff</span><span class="p">;</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_ADDRESS</span><span class="p">,</span> <span class="n">regno</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">lx_blank_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">blank_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcfg</span><span class="p">,</span> <span class="n">misc</span><span class="p">,</span> <span class="n">fp_pm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">blank</span><span class="p">,</span> <span class="n">hsync</span><span class="p">,</span> <span class="n">vsync</span><span class="p">;</span>

	<span class="cm">/* CRT power saving modes. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">blank_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">FB_BLANK_UNBLANK</span>:
		<span class="n">blank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">hsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">vsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FB_BLANK_NORMAL</span>:
		<span class="n">blank</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">hsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">vsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FB_BLANK_VSYNC_SUSPEND</span>:
		<span class="n">blank</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">hsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">vsync</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FB_BLANK_HSYNC_SUSPEND</span>:
		<span class="n">blank</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">hsync</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">vsync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FB_BLANK_POWERDOWN</span>:
		<span class="n">blank</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">hsync</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">vsync</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dcfg</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">);</span>
	<span class="n">dcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">VP_DCFG_DAC_BL_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_HSYNC_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_VSYNC_EN</span> <span class="o">|</span>
			<span class="n">VP_DCFG_CRT_EN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">blank</span><span class="p">)</span>
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">VP_DCFG_DAC_BL_EN</span> <span class="o">|</span> <span class="n">VP_DCFG_CRT_EN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hsync</span><span class="p">)</span>
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">VP_DCFG_HSYNC_EN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vsync</span><span class="p">)</span>
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">VP_DCFG_VSYNC_EN</span><span class="p">;</span>

	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">);</span>

	<span class="n">misc</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vsync</span> <span class="o">&amp;&amp;</span> <span class="n">hsync</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VP_MISC_DACPWRDN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">VP_MISC_DACPWRDN</span><span class="p">;</span>

	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_MISC</span><span class="p">,</span> <span class="n">misc</span><span class="p">);</span>

	<span class="cm">/* Power on/off flat panel */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;</span> <span class="n">OUTPUT_PANEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fp_pm</span> <span class="o">=</span> <span class="n">read_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">blank_mode</span> <span class="o">==</span> <span class="n">FB_BLANK_POWERDOWN</span><span class="p">)</span>
			<span class="n">fp_pm</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FP_PM_P</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">fp_pm</span> <span class="o">|=</span> <span class="n">FP_PM_P</span><span class="p">;</span>
		<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">,</span> <span class="n">fp_pm</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_save_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">filt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* wait for the BLT engine to stop being busy */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">read_gp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">GP_BLT_STATUS</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="n">GP_BLT_STATUS_PB</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">i</span> <span class="o">&amp;</span> <span class="n">GP_BLT_STATUS_CE</span><span class="p">));</span>

	<span class="cm">/* save MSRs */</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_LX_MSR_PADSEL</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">padsel</span><span class="p">);</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_GLCP_DOTPLL</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dotpll</span><span class="p">);</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_LX_GLD_MSR_CONFIG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dfglcfg</span><span class="p">);</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_LX_SPARE_MSR</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dcspare</span><span class="p">);</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_UNLOCK</span><span class="p">);</span>

	<span class="cm">/* save registers */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">gp</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">gp_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">gp</span><span class="p">));</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">));</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">));</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">VP_FP_START</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">));</span>

	<span class="cm">/* save the display controller palette */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_ADDRESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_pal</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_pal</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_DATA</span><span class="p">);</span>

	<span class="cm">/* save the video processor palette */</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_PAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_pal</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_pal</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_PDR</span><span class="p">);</span>

	<span class="cm">/* save the horizontal filter coefficients */</span>
	<span class="n">filt</span> <span class="o">=</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">DC_IRQ_FILT_CTL</span><span class="p">]</span> <span class="o">|</span> <span class="n">DC_IRQ_FILT_CTL_H_FILT_SEL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">);</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">filt</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">)</span> <span class="o">|</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF1</span><span class="p">);</span>
		<span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF2</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* save the vertical filter coefficients */</span>
	<span class="n">filt</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_IRQ_FILT_CTL_H_FILT_SEL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vcoeff</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">filt</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">)</span> <span class="o">|</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">par</span><span class="o">-&gt;</span><span class="n">vcoeff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* save video coeff ram */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_coeff</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">VP_VCR</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_coeff</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_restore_gfx_proc</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* a bunch of registers require GP_RASTER_MODE to be set first */</span>
	<span class="n">write_gp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">GP_RASTER_MODE</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">gp</span><span class="p">[</span><span class="n">GP_RASTER_MODE</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">gp</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">GP_RASTER_MODE</span>:
		<span class="k">case</span> <span class="n">GP_VECTOR_MODE</span>:
		<span class="k">case</span> <span class="n">GP_BLT_MODE</span>:
		<span class="k">case</span> <span class="n">GP_BLT_STATUS</span>:
		<span class="k">case</span> <span class="n">GP_HST_SRC</span>:
			<span class="cm">/* FIXME: restore LUT data */</span>
		<span class="k">case</span> <span class="n">GP_LUT_INDEX</span>:
		<span class="k">case</span> <span class="n">GP_LUT_DATA</span>:
			<span class="cm">/* don&#39;t restore these registers */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">write_gp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">gp</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_restore_display_ctlr</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">filt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_LX_SPARE_MSR</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dcspare</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">DC_UNLOCK</span>:
			<span class="cm">/* unlock the DC; runs first */</span>
			<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_UNLOCK</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">DC_GENERAL_CFG</span>:
		<span class="k">case</span> <span class="n">DC_DISPLAY_CFG</span>:
			<span class="cm">/* disable all while restoring */</span>
			<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">DC_DV_CTL</span>:
			<span class="cm">/* set all ram to dirty */</span>
			<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="n">DC_DV_CTL_CLEAR_DV_RAM</span><span class="p">);</span>

		<span class="k">case</span> <span class="n">DC_RSVD_1</span>:
		<span class="k">case</span> <span class="n">DC_RSVD_2</span>:
		<span class="k">case</span> <span class="n">DC_RSVD_3</span>:
		<span class="k">case</span> <span class="n">DC_LINE_CNT</span>:
		<span class="k">case</span> <span class="n">DC_PAL_ADDRESS</span>:
		<span class="k">case</span> <span class="n">DC_PAL_DATA</span>:
		<span class="k">case</span> <span class="n">DC_DFIFO_DIAG</span>:
		<span class="k">case</span> <span class="n">DC_CFIFO_DIAG</span>:
		<span class="k">case</span> <span class="n">DC_FILT_COEFF1</span>:
		<span class="k">case</span> <span class="n">DC_FILT_COEFF2</span>:
		<span class="k">case</span> <span class="n">DC_RSVD_4</span>:
		<span class="k">case</span> <span class="n">DC_RSVD_5</span>:
			<span class="cm">/* don&#39;t restore these registers */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* restore the palette */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_ADDRESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_pal</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_DATA</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_pal</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="cm">/* restore the horizontal filter coefficients */</span>
	<span class="n">filt</span> <span class="o">=</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">DC_IRQ_FILT_CTL</span><span class="p">]</span> <span class="o">|</span> <span class="n">DC_IRQ_FILT_CTL_H_FILT_SEL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">);</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">filt</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">)</span> <span class="o">|</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF1</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF2</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">hcoeff</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* restore the vertical filter coefficients */</span>
	<span class="n">filt</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_IRQ_FILT_CTL_H_FILT_SEL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vcoeff</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">filt</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">)</span> <span class="o">|</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FILT_COEFF1</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vcoeff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_restore_video_proc</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_LX_GLD_MSR_CONFIG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dfglcfg</span><span class="p">);</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_LX_MSR_PADSEL</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">padsel</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">VP_VCFG</span>:
		<span class="k">case</span> <span class="n">VP_DCFG</span>:
		<span class="k">case</span> <span class="n">VP_PAR</span>:
		<span class="k">case</span> <span class="n">VP_PDR</span>:
		<span class="k">case</span> <span class="n">VP_CCS</span>:
		<span class="k">case</span> <span class="n">VP_RSVD_0</span>:
		<span class="cm">/* case VP_VDC: */</span> <span class="cm">/* why should this not be restored? */</span>
		<span class="k">case</span> <span class="n">VP_RSVD_1</span>:
		<span class="k">case</span> <span class="n">VP_CRC32</span>:
			<span class="cm">/* don&#39;t restore these registers */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* restore video processor palette */</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_PAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_pal</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_PDR</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_pal</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="cm">/* restore video coeff ram */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">VP_VCR</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_coeff</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_coeff</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lx_restore_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">lx_set_dotpll</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">.</span><span class="n">dotpll</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">));</span>
	<span class="n">lx_restore_gfx_proc</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">lx_restore_display_ctlr</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">lx_restore_video_proc</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>

	<span class="cm">/* Flat Panel */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FP_PM</span>:
		<span class="k">case</span> <span class="n">FP_RSVD_0</span>:
		<span class="k">case</span> <span class="n">FP_RSVD_1</span>:
		<span class="k">case</span> <span class="n">FP_RSVD_2</span>:
		<span class="k">case</span> <span class="n">FP_RSVD_3</span>:
		<span class="k">case</span> <span class="n">FP_RSVD_4</span>:
			<span class="cm">/* don&#39;t restore these registers */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* control the panel */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">[</span><span class="n">FP_PM</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">FP_PM_P</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* power on the panel if not already power{ed,ing} on */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">read_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="p">(</span><span class="n">FP_PM_PANEL_ON</span><span class="o">|</span><span class="n">FP_PM_PANEL_PWR_UP</span><span class="p">)))</span>
			<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">[</span><span class="n">FP_PM</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* power down the panel if not already power{ed,ing} down */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">read_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="p">(</span><span class="n">FP_PM_PANEL_OFF</span><span class="o">|</span><span class="n">FP_PM_PANEL_PWR_DOWN</span><span class="p">)))</span>
			<span class="n">write_fp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">FP_PM</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">fp</span><span class="p">[</span><span class="n">FP_PM</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* turn everything on */</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_VCFG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">[</span><span class="n">VP_VCFG</span><span class="p">]);</span>
	<span class="n">write_vp</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">VP_DCFG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp</span><span class="p">[</span><span class="n">VP_DCFG</span><span class="p">]);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">DC_DISPLAY_CFG</span><span class="p">]);</span>
	<span class="cm">/* do this last; it will enable the FIFO load */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">[</span><span class="n">DC_GENERAL_CFG</span><span class="p">]);</span>

	<span class="cm">/* lock the door behind us */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_LOCK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">lx_powerdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">powered_down</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">lx_save_regs</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>
	<span class="n">lx_graphics_disable</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="n">par</span><span class="o">-&gt;</span><span class="n">powered_down</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">lx_powerup</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">powered_down</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">lx_restore_regs</span><span class="p">(</span><span class="n">par</span><span class="p">);</span>

	<span class="n">par</span><span class="o">-&gt;</span><span class="n">powered_down</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
