Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Sep 19 21:16:55 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.469      -34.771                     32                22634        0.084        0.000                      0                22634        3.750        0.000                       0                  3072  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.469      -34.771                     32                22634        0.084        0.000                      0                22634        3.750        0.000                       0                  3072  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -1.469ns,  Total Violation      -34.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 4.941ns (44.225%)  route 6.231ns (55.775%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.568    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.881 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.400    16.281    picorv32_core/mem_rdata_reg[31][60]
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.306    16.587 r  picorv32_core/mem_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000    16.587    picorv32_core_n_0
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.515    14.938    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[31]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029    15.118    mem_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.084ns  (logic 4.959ns (44.741%)  route 6.125ns (55.259%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.568    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.902 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.293    16.196    picorv32_core/mem_rdata_reg[31][58]
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.303    16.499 r  picorv32_core/mem_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    16.499    picorv32_core_n_2
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.515    14.938    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[29]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031    15.120    mem_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.074ns  (logic 4.749ns (42.882%)  route 6.325ns (57.118%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.693 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.494    16.187    picorv32_core/mem_rdata_reg[31][55]
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.302    16.489 r  picorv32_core/mem_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    16.489    picorv32_core_n_5
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.515    14.938    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[26]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.032    15.121    mem_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -16.489    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 4.845ns (43.572%)  route 6.275ns (56.428%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.788 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.443    16.231    picorv32_core/mem_rdata_reg[31][54]
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.303    16.534 r  picorv32_core/mem_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    16.534    picorv32_core_n_6
    SLICE_X42Y61         FDRE                                         r  mem_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.512    14.935    clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  mem_rdata_reg[25]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.081    15.167    mem_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -16.534    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.843ns (44.104%)  route 6.138ns (55.896%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.568    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.790 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.306    16.096    picorv32_core/mem_rdata_reg[31][57]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.299    16.395 r  picorv32_core/mem_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    16.395    picorv32_core_n_3
    SLICE_X44Y61         FDRE                                         r  mem_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.512    14.935    clk_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  mem_rdata_reg[28]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.031    15.117    mem_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.863ns (44.286%)  route 6.118ns (55.714%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.568    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.807 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.287    16.094    picorv32_core/mem_rdata_reg[31][59]
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.302    16.396 r  picorv32_core/mem_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    16.396    picorv32_core_n_1
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.515    14.938    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  mem_rdata_reg[30]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031    15.120    mem_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.972ns  (logic 4.827ns (43.994%)  route 6.145ns (56.006%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.454    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.767 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.314    16.081    picorv32_core/mem_rdata_reg[31][56]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.306    16.387 r  picorv32_core/mem_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    16.387    picorv32_core_n_4
    SLICE_X44Y60         FDRE                                         r  mem_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.513    14.936    clk_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  mem_rdata_reg[27]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031    15.118    mem_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 4.731ns (42.940%)  route 6.287ns (57.060%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.340    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.674 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.455    16.129    picorv32_core/mem_rdata_reg[31][50]
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.303    16.432 r  picorv32_core/mem_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    16.432    picorv32_core_n_10
    SLICE_X42Y60         FDRE                                         r  mem_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.513    14.936    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  mem_rdata_reg[21]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.079    15.166    mem_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 4.617ns (42.362%)  route 6.282ns (57.638%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.560 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.451    16.011    picorv32_core/mem_rdata_reg[31][46]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.303    16.314 r  picorv32_core/mem_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    16.314    picorv32_core_n_14
    SLICE_X39Y60         FDRE                                         r  mem_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.516    14.939    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  mem_rdata_reg[17]/C
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.031    15.121    mem_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 num0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 4.521ns (41.314%)  route 6.422ns (58.686%))
  Logic Levels:           17  (CARRY4=12 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.812     5.415    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  num0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  num0g_reg[1]/Q
                         net (fo=55, routed)          1.017     6.888    arr_multiplier_32b_inst/num0g[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.012 r  arr_multiplier_32b_inst/mem_rdata[19]_i_124/O
                         net (fo=2, routed)           0.974     7.986    arr_multiplier_32b_inst/mem_rdata[19]_i_124_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.628 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100/O[3]
                         net (fo=3, routed)           0.740     9.368    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_100_n_4
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.307     9.675 r  arr_multiplier_32b_inst/mem_rdata[19]_i_63/O
                         net (fo=1, routed)           1.218    10.893    arr_multiplier_32b_inst/mem_rdata[19]_i_63_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.278 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.278    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_28_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26/O[1]
                         net (fo=3, routed)           0.651    12.263    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_26_n_6
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.303    12.566 r  arr_multiplier_32b_inst/mem_rdata[19]_i_24/O
                         net (fo=2, routed)           0.688    13.253    arr_multiplier_32b_inst/mem_rdata[19]_i_24_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.377 r  arr_multiplier_32b_inst/mem_rdata[19]_i_7/O
                         net (fo=1, routed)           0.544    13.921    arr_multiplier_32b_inst/mem_rdata[19]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.428 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.428    arr_multiplier_32b_inst/mem_rdata_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.542    arr_multiplier_32b_inst/mem_rdata_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    arr_multiplier_32b_inst/mem_rdata_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    arr_multiplier_32b_inst/mem_rdata_reg[31]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.884    arr_multiplier_32b_inst/mem_rdata_reg[3]_i_4_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.998    arr_multiplier_32b_inst/mem_rdata_reg[7]_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.112    arr_multiplier_32b_inst/mem_rdata_reg[11]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.226    arr_multiplier_32b_inst/mem_rdata_reg[15]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.465 r  arr_multiplier_32b_inst/mem_rdata_reg[19]_i_3/O[2]
                         net (fo=1, routed)           0.591    16.056    picorv32_core/mem_rdata_reg[31][47]
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.302    16.358 r  picorv32_core/mem_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    16.358    picorv32_core_n_13
    SLICE_X42Y60         FDRE                                         r  mem_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        1.513    14.936    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  mem_rdata_reg[18]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.081    15.168    mem_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                 -1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_core/mem_rdata_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_imm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.774%)  route 0.249ns (57.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.560     1.479    picorv32_core/clk_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  picorv32_core/mem_rdata_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  picorv32_core/mem_rdata_q_reg[21]/Q
                         net (fo=5, routed)           0.249     1.869    picorv32_core/mem_rdata_q_reg_n_0_[21]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.914 r  picorv32_core/decoded_imm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    picorv32_core/decoded_imm[1]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  picorv32_core/decoded_imm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.825     1.990    picorv32_core/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  picorv32_core/decoded_imm_reg[1]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.091     1.830    picorv32_core/decoded_imm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/mem_rdata_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/pcpi_insn_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.118%)  route 0.272ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.560     1.479    picorv32_core/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  picorv32_core/mem_rdata_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  picorv32_core/mem_rdata_q_reg[29]/Q
                         net (fo=9, routed)           0.272     1.893    picorv32_core/mem_rdata_q_reg_n_0_[29]
    SLICE_X55Y68         FDRE                                         r  picorv32_core/pcpi_insn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.825     1.990    picorv32_core/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  picorv32_core/pcpi_insn_reg[29]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.066     1.805    picorv32_core/pcpi_insn_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 picorv32_core/instr_lui_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_op1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.738%)  route 0.260ns (58.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.558     1.477    picorv32_core/clk_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  picorv32_core/instr_lui_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  picorv32_core/instr_lui_reg/Q
                         net (fo=84, routed)          0.260     1.878    picorv32_core/instr_lui
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.923 r  picorv32_core/reg_op1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    picorv32_core/reg_op1[5]
    SLICE_X45Y67         FDRE                                         r  picorv32_core/reg_op1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.830     1.995    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y67         FDRE                                         r  picorv32_core/reg_op1_reg[5]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.091     1.835    picorv32_core/reg_op1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 picorv32_core/instr_lh_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/latched_is_lh_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.597%)  route 0.272ns (59.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.551     1.470    picorv32_core/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  picorv32_core/instr_lh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  picorv32_core/instr_lh_reg/Q
                         net (fo=4, routed)           0.272     1.883    picorv32_core/instr_lh
    SLICE_X48Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.928 r  picorv32_core/latched_is_lh_i_1/O
                         net (fo=1, routed)           0.000     1.928    picorv32_core/latched_is_lh_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  picorv32_core/latched_is_lh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.827     1.992    picorv32_core/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  picorv32_core/latched_is_lh_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.092     1.833    picorv32_core/latched_is_lh_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 picorv32_core/mem_rdata_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/pcpi_insn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.596%)  route 0.272ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.558     1.477    picorv32_core/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  picorv32_core/mem_rdata_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  picorv32_core/mem_rdata_q_reg[28]/Q
                         net (fo=9, routed)           0.272     1.914    picorv32_core/mem_rdata_q_reg_n_0_[28]
    SLICE_X53Y69         FDRE                                         r  picorv32_core/pcpi_insn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.824     1.989    picorv32_core/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  picorv32_core/pcpi_insn_reg[28]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.071     1.809    picorv32_core/pcpi_insn_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 picorv32_core/decoded_imm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_op2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.571%)  route 0.284ns (60.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.557     1.476    picorv32_core/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  picorv32_core/decoded_imm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  picorv32_core/decoded_imm_reg[2]/Q
                         net (fo=3, routed)           0.284     1.901    picorv32_core/decoded_imm[2]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  picorv32_core/reg_op2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.946    picorv32_core/reg_op2[2]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  picorv32_core/reg_op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.829     1.994    picorv32_core/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  picorv32_core/reg_op2_reg[2]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.092     1.835    picorv32_core/reg_op2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 picorv32_core/pcpi_mul/rs2_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/pcpi_mul/rd_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.562     1.481    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  picorv32_core/pcpi_mul/rs2_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  picorv32_core/pcpi_mul/rs2_reg[58]/Q
                         net (fo=4, routed)           0.067     1.689    picorv32_core/pcpi_mul/rs2[58]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  picorv32_core/pcpi_mul/rd[59]_i_1/O
                         net (fo=1, routed)           0.000     1.734    picorv32_core/pcpi_mul/rd2[3]
    SLICE_X34Y80         FDRE                                         r  picorv32_core/pcpi_mul/rd_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.831     1.996    picorv32_core/pcpi_mul/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  picorv32_core/pcpi_mul/rd_reg[59]/C
                         clock pessimism             -0.501     1.494    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.120     1.614    picorv32_core/pcpi_mul/rd_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.559     1.478    picorv32_core/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  picorv32_core/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  picorv32_core/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.284     1.903    picorv32_core/cpuregs_reg_r2_0_31_6_11/ADDRD2
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.830     1.995    picorv32_core/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.479     1.515    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.769    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.559     1.478    picorv32_core/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  picorv32_core/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  picorv32_core/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.284     1.903    picorv32_core/cpuregs_reg_r2_0_31_6_11/ADDRD2
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.830     1.995    picorv32_core/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.479     1.515    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.769    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.559     1.478    picorv32_core/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  picorv32_core/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  picorv32_core/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.284     1.903    picorv32_core/cpuregs_reg_r2_0_31_6_11/ADDRD2
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3071, routed)        0.830     1.995    picorv32_core/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y67         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.479     1.515    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.769    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y47    num1g_reg[9]_replica_1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y44    num1g_reg[9]_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y77    picorv32_core/count_cycle_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y78    picorv32_core/count_cycle_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y78    picorv32_core/count_cycle_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y78    picorv32_core/count_cycle_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y78    picorv32_core/count_cycle_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y65    picorv32_core/count_cycle_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y79    picorv32_core/count_cycle_reg[60]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y56    memory_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y56    memory_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y56    memory_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28     memory_reg_256_511_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28     memory_reg_256_511_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y56    memory_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    memory_reg_2048_2303_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    memory_reg_2048_2303_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    memory_reg_2048_2303_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    memory_reg_2048_2303_30_30/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     memory_reg_1280_1535_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     memory_reg_1280_1535_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     memory_reg_1280_1535_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     memory_reg_1280_1535_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     memory_reg_1792_2047_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     memory_reg_1792_2047_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     memory_reg_1792_2047_12_12/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y41    memory_reg_3328_3583_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y41    memory_reg_3328_3583_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y41    memory_reg_3328_3583_9_9/RAMS64E_C/CLK



