

================================================================
== Vivado HLS Report for 'set_color'
================================================================
* Date:           Mon Dec  7 22:24:40 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    6|  16793601|    6|  16793601|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    5|  16793600| 5 ~ 4100 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_9)
3 --> 
	2  / (!tmp_11)
	4  / (tmp_11)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: pixel_out_val [1/1] 0.00ns
entry:0  %pixel_out_val = alloca i8                      ; <i8*> [#uses=2]

ST_1: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str146, i32 0, i32 0, i32 0, [8 x i8]* @str146) ; <i32> [#uses=0]

ST_1: empty_124 [1/1] 0.00ns
entry:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str143, i32 0, i32 0, i32 0, [8 x i8]* @str143) ; <i32> [#uses=0]

ST_1: empty_125 [1/1] 0.00ns
entry:3  %empty_125 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, [8 x i8]* @str140) ; <i32> [#uses=0]

ST_1: empty_126 [1/1] 0.00ns
entry:4  %empty_126 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, i32 0, [8 x i8]* @str137) ; <i32> [#uses=0]

ST_1: empty_127 [1/1] 0.00ns
entry:5  %empty_127 = call i32 (...)* @_ssdm_op_SpecFifo(i2* %gesture_V_V, [8 x i8]* @str92, i32 0, i32 0, i32 0, [8 x i8]* @str92) ; <i32> [#uses=0]

ST_1: src_cols_V_read_3 [1/1] 0.00ns
entry:6  %src_cols_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_3 [1/1] 0.00ns
entry:7  %src_rows_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i4_cast [1/1] 0.00ns
entry:8  %retval_i4_cast = zext i12 %src_rows_V_read_3 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:9  %op2_assign = add i13 %retval_i4_cast, 1        ; <i13> [#uses=1]

ST_1: retval_i_cast [1/1] 0.00ns
entry:10  %retval_i_cast = zext i12 %src_cols_V_read_3 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_4 [1/1] 1.84ns
entry:11  %op2_assign_4 = add i13 %retval_i_cast, 1       ; <i13> [#uses=1]

ST_1: stg_19 [1/1] 1.39ns
entry:12  br label %bb33


 <State 2>: 2.18ns
ST_2: t_V_6 [1/1] 0.00ns
bb33:0  %t_V_6 = phi i12 [ 0, %entry ], [ %i_V, %bb30 ] ; <i12> [#uses=4]

ST_2: tmp_cast [1/1] 0.00ns
bb33:1  %tmp_cast = zext i12 %t_V_6 to i13              ; <i13> [#uses=1]

ST_2: tmp_9 [1/1] 2.18ns
bb33:2  %tmp_9 = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_23 [1/1] 0.00ns
bb33:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb33:4  %i_V = add i12 %t_V_6, 1                        ; <i12> [#uses=1]

ST_2: stg_25 [1/1] 0.00ns
bb33:5  br i1 %tmp_9, label %bb30.preheader, label %return

ST_2: not [1/1] 2.14ns
bb30.preheader:0  %not = icmp ult i12 %t_V_6, %src_rows_V_read_3  ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb30.preheader:1  %notrhs = icmp ne i12 %t_V_6, 0                 ; <i1> [#uses=1]

ST_2: stg_28 [1/1] 1.39ns
bb30.preheader:2  br label %bb30

ST_2: stg_29 [1/1] 0.00ns
return:0  ret void


 <State 3>: 3.51ns
ST_3: t_V [1/1] 0.00ns
bb30:0  %t_V = phi i12 [ %j_V, %bb28 ], [ 0, %bb30.preheader ] ; <i12> [#uses=4]

ST_3: tmp_10_cast [1/1] 0.00ns
bb30:1  %tmp_10_cast = zext i12 %t_V to i13             ; <i13> [#uses=1]

ST_3: tmp_11 [1/1] 2.18ns
bb30:2  %tmp_11 = icmp ult i13 %tmp_10_cast, %op2_assign_4 ; <i1> [#uses=1]

ST_3: stg_33 [1/1] 0.00ns
bb30:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb30:4  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_35 [1/1] 0.00ns
bb30:5  br i1 %tmp_11, label %bb1, label %bb33

ST_3: not4 [1/1] 2.14ns
bb1:2  %not4 = icmp ult i12 %t_V, %src_cols_V_read_3   ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb1:3  %or_cond = and i1 %not, %not4                   ; <i1> [#uses=1]

ST_3: stg_38 [1/1] 0.00ns
bb1:4  br i1 %or_cond, label %bb9, label %bb10_ifconv

ST_3: notlhs [1/1] 2.14ns
bb10_ifconv:21  %notlhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb10_ifconv:22  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_41 [1/1] 0.00ns
bb10_ifconv:23  br i1 %not_or_cond, label %bb27, label %bb28


 <State 4>: 1.70ns
ST_4: tmp_28 [1/1] 1.70ns
bb9:0  %tmp_28 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb9:1  store i8 %tmp_28, i8* %pixel_out_val

ST_4: tmp_V [1/1] 1.70ns
bb10_ifconv:2  %tmp_V = call i2 @_ssdm_op_FifoRead.volatile.i2P(i2* %gesture_V_V) ; <i2> [#uses=2]


 <State 5>: 5.47ns
ST_5: pixel_out_val_1_2 [1/1] 0.00ns
bb10_ifconv:0  %pixel_out_val_1_2 = load i8* %pixel_out_val    ; <i8> [#uses=3]

ST_5: tmp [1/1] 0.00ns
bb10_ifconv:1  %tmp = trunc i8 %pixel_out_val_1_2 to i1        ; <i1> [#uses=2]

ST_5: tmp_12 [1/1] 2.00ns
bb10_ifconv:3  %tmp_12 = icmp eq i8 %pixel_out_val_1_2, -1     ; <i1> [#uses=5]

ST_5: tmp_14 [1/1] 1.36ns
bb10_ifconv:4  %tmp_14 = icmp eq i2 %tmp_V, 0                  ; <i1> [#uses=2]

ST_5: tmp_15 [1/1] 1.36ns
bb10_ifconv:5  %tmp_15 = icmp eq i2 %tmp_V, 1                  ; <i1> [#uses=1]

ST_5: sel_tmp [1/1] 1.37ns
bb10_ifconv:6  %sel_tmp = and i1 %tmp_12, %tmp_14              ; <i1> [#uses=2]

ST_5: sel_tmp2 [1/1] 1.37ns
bb10_ifconv:7  %sel_tmp2 = xor i1 %tmp_14, true                ; <i1> [#uses=1]

ST_5: tmp2 [1/1] 1.37ns
bb10_ifconv:8  %tmp2 = and i1 %tmp_15, %sel_tmp2               ; <i1> [#uses=1]

ST_5: sel_tmp4 [1/1] 1.37ns
bb10_ifconv:9  %sel_tmp4 = and i1 %tmp2, %tmp_12               ; <i1> [#uses=3]


 <State 6>: 5.81ns
ST_6: tmp_s [1/1] 0.00ns
bb1:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str45) ; <i32> [#uses=1]

ST_6: stg_55 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_6: stg_56 [1/1] 0.00ns
bb9:2  br label %bb10_ifconv

ST_6: tmp_13 [1/1] 1.37ns
bb10_ifconv:10  %tmp_13 = or i1 %sel_tmp4, %sel_tmp             ; <i1> [#uses=1]

ST_6: sel_tmp5 [1/1] 1.37ns
bb10_ifconv:11  %sel_tmp5 = select i1 %tmp_13, i8 0, i8 %pixel_out_val_1_2 ; <i8> [#uses=1]

ST_6: pixel_out_val_2 [1/1] 1.37ns
bb10_ifconv:12  %pixel_out_val_2 = select i1 %tmp_12, i8 %sel_tmp5, i8 0 ; <i8> [#uses=1]

ST_6: sel_tmp6 [1/1] 1.37ns
bb10_ifconv:13  %sel_tmp6 = and i1 %sel_tmp4, %tmp              ; <i1> [#uses=1]

ST_6: pixel_out_val_1 [1/1] 1.37ns
bb10_ifconv:14  %pixel_out_val_1 = and i1 %tmp_12, %sel_tmp6    ; <i1> [#uses=1]

ST_6: pixel_out_val_1_1_cast [1/1] 0.00ns
bb10_ifconv:15  %pixel_out_val_1_1_cast = sext i1 %pixel_out_val_1 to i8 ; <i8> [#uses=1]

ST_6: sel_tmp7 [1/1] 1.37ns
bb10_ifconv:16  %sel_tmp7 = and i1 %sel_tmp, %tmp               ; <i1> [#uses=1]

ST_6: not_sel_tmp4 [1/1] 1.37ns
bb10_ifconv:17  %not_sel_tmp4 = xor i1 %sel_tmp4, true          ; <i1> [#uses=1]

ST_6: sel_tmp8 [1/1] 1.37ns
bb10_ifconv:18  %sel_tmp8 = and i1 %sel_tmp7, %not_sel_tmp4     ; <i1> [#uses=1]

ST_6: pixel_out_val_0 [1/1] 1.37ns
bb10_ifconv:19  %pixel_out_val_0 = and i1 %tmp_12, %sel_tmp8    ; <i1> [#uses=1]

ST_6: pixel_out_val_0_cast [1/1] 0.00ns
bb10_ifconv:20  %pixel_out_val_0_cast = sext i1 %pixel_out_val_0 to i8 ; <i8> [#uses=1]

ST_6: stg_68 [1/1] 1.70ns
bb27:0  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_out_val_0_cast)

ST_6: stg_69 [1/1] 1.70ns
bb27:1  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %pixel_out_val_1_1_cast)

ST_6: stg_70 [1/1] 1.70ns
bb27:2  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %pixel_out_val_2)

ST_6: stg_71 [1/1] 0.00ns
bb27:3  br label %bb28

ST_6: empty_128 [1/1] 0.00ns
bb28:0  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str45, i32 %tmp_s) ; <i32> [#uses=0]

ST_6: stg_73 [1/1] 0.00ns
bb28:1  br label %bb30



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13c57100; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14ae98d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x15cee8b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x15ce5540; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x15cea2c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x14aee380; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gesture_V_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x15cf19b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixel_out_val          (alloca           ) [ 0011111]
empty                  (specfifo         ) [ 0000000]
empty_124              (specfifo         ) [ 0000000]
empty_125              (specfifo         ) [ 0000000]
empty_126              (specfifo         ) [ 0000000]
empty_127              (specfifo         ) [ 0000000]
src_cols_V_read_3      (wireread         ) [ 0011111]
src_rows_V_read_3      (wireread         ) [ 0011111]
retval_i4_cast         (zext             ) [ 0000000]
op2_assign             (add              ) [ 0011111]
retval_i_cast          (zext             ) [ 0000000]
op2_assign_4           (add              ) [ 0011111]
stg_19                 (br               ) [ 0111111]
t_V_6                  (phi              ) [ 0010000]
tmp_cast               (zext             ) [ 0000000]
tmp_9                  (icmp             ) [ 0011111]
stg_23                 (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
stg_25                 (br               ) [ 0000000]
not                    (icmp             ) [ 0001111]
notrhs                 (icmp             ) [ 0001111]
stg_28                 (br               ) [ 0011111]
stg_29                 (ret              ) [ 0000000]
t_V                    (phi              ) [ 0001000]
tmp_10_cast            (zext             ) [ 0000000]
tmp_11                 (icmp             ) [ 0011111]
stg_33                 (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
stg_35                 (br               ) [ 0111111]
not4                   (icmp             ) [ 0000000]
or_cond                (and              ) [ 0001111]
stg_38                 (br               ) [ 0000000]
notlhs                 (icmp             ) [ 0000000]
not_or_cond            (and              ) [ 0001111]
stg_41                 (br               ) [ 0000000]
tmp_28                 (fiforead         ) [ 0000000]
stg_43                 (store            ) [ 0000000]
tmp_V                  (fiforead         ) [ 0001010]
pixel_out_val_1_2      (load             ) [ 0001001]
tmp                    (trunc            ) [ 0001001]
tmp_12                 (icmp             ) [ 0001001]
tmp_14                 (icmp             ) [ 0000000]
tmp_15                 (icmp             ) [ 0000000]
sel_tmp                (and              ) [ 0001001]
sel_tmp2               (xor              ) [ 0000000]
tmp2                   (and              ) [ 0000000]
sel_tmp4               (and              ) [ 0001001]
tmp_s                  (specregionbegin  ) [ 0000000]
stg_55                 (specpipeline     ) [ 0000000]
stg_56                 (br               ) [ 0000000]
tmp_13                 (or               ) [ 0000000]
sel_tmp5               (select           ) [ 0000000]
pixel_out_val_2        (select           ) [ 0000000]
sel_tmp6               (and              ) [ 0000000]
pixel_out_val_1        (and              ) [ 0000000]
pixel_out_val_1_1_cast (sext             ) [ 0000000]
sel_tmp7               (and              ) [ 0000000]
not_sel_tmp4           (xor              ) [ 0000000]
sel_tmp8               (and              ) [ 0000000]
pixel_out_val_0        (and              ) [ 0000000]
pixel_out_val_0_cast   (sext             ) [ 0000000]
stg_68                 (fifowrite        ) [ 0000000]
stg_69                 (fifowrite        ) [ 0000000]
stg_70                 (fifowrite        ) [ 0000000]
stg_71                 (br               ) [ 0000000]
empty_128              (specregionend    ) [ 0000000]
stg_73                 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gesture_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesture_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str92"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="pixel_out_val_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_out_val/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="src_cols_V_read_3_wireread_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="src_rows_V_read_3_wireread_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_28_fiforead_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_fiforead_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_68_fifowrite_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_68/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="stg_69_fifowrite_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_69/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_70_fifowrite_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_70/6 "/>
</bind>
</comp>

<comp id="121" class="1005" name="t_V_6_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="1"/>
<pin id="123" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="t_V_6_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_6/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="t_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="1"/>
<pin id="134" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="t_V_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="retval_i4_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i4_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="op2_assign_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="retval_i_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="op2_assign_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="not_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="12" slack="1"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="notrhs_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_10_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="2"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="not4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="2"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not4/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_cond_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="notlhs_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="not_or_cond_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="stg_43_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="3"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="pixel_out_val_1_2_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="4"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_out_val_1_2/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_14_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_15_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sel_tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sel_tmp4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="1" slack="1"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sel_tmp5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="1"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="pixel_out_val_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="pixel_out_val_2/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sel_tmp6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="pixel_out_val_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_out_val_1/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="pixel_out_val_1_1_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_1_1_cast/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sel_tmp7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="1" slack="1"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="not_sel_tmp4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sel_tmp4/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sel_tmp8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="pixel_out_val_0_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_out_val_0/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pixel_out_val_0_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_0_cast/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="pixel_out_val_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="3"/>
<pin id="338" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixel_out_val "/>
</bind>
</comp>

<comp id="342" class="1005" name="src_cols_V_read_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="2"/>
<pin id="344" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="src_rows_V_read_3_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="op2_assign_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="1"/>
<pin id="354" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="357" class="1005" name="op2_assign_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="2"/>
<pin id="359" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="not_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not "/>
</bind>
</comp>

<comp id="375" class="1005" name="notrhs_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_11_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="j_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="or_cond_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="393" class="1005" name="not_or_cond_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="3"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="403" class="1005" name="pixel_out_val_1_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_out_val_1_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_12_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="421" class="1005" name="sel_tmp_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="427" class="1005" name="sel_tmp4_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="82" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="76" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="125" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="125" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="125" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="136" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="136" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="136" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="136" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="88" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="238" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="244" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="244" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="249" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="238" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="339"><net_src comp="72" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="345"><net_src comp="76" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="350"><net_src comp="82" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="355"><net_src comp="148" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="360"><net_src comp="158" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="368"><net_src comp="173" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="373"><net_src comp="179" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="378"><net_src comp="184" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="383"><net_src comp="194" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="199" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="392"><net_src comp="210" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="221" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="94" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="406"><net_src comp="231" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="411"><net_src comp="234" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="417"><net_src comp="238" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="424"><net_src comp="254" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="430"><net_src comp="272" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="315" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {6 }
	Port: dst_data_stream_1_V | {6 }
	Port: dst_data_stream_2_V | {6 }
  - Chain level:
	State 1
		op2_assign : 1
		op2_assign_4 : 1
	State 2
		tmp_cast : 1
		tmp_9 : 2
		i_V : 1
		stg_25 : 3
		not : 1
		notrhs : 1
	State 3
		tmp_10_cast : 1
		tmp_11 : 2
		j_V : 1
		stg_35 : 3
		not4 : 1
		or_cond : 2
		stg_38 : 2
		notlhs : 1
		not_or_cond : 2
		stg_41 : 2
	State 4
	State 5
		tmp : 1
		tmp_12 : 1
		sel_tmp : 2
		sel_tmp2 : 1
		tmp2 : 1
		sel_tmp4 : 1
	State 6
		pixel_out_val_2 : 1
		stg_68 : 1
		stg_69 : 1
		stg_70 : 2
		empty_128 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           tmp_9_fu_168           |    0    |    16   |
|          |            not_fu_179            |    0    |    14   |
|          |           notrhs_fu_184          |    0    |    14   |
|          |           tmp_11_fu_194          |    0    |    16   |
|   icmp   |            not4_fu_205           |    0    |    14   |
|          |           notlhs_fu_215          |    0    |    14   |
|          |           tmp_12_fu_238          |    0    |    8    |
|          |           tmp_14_fu_244          |    0    |    2    |
|          |           tmp_15_fu_249          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |         op2_assign_fu_148        |    0    |    12   |
|    add   |        op2_assign_4_fu_158       |    0    |    12   |
|          |            i_V_fu_173            |    0    |    12   |
|          |            j_V_fu_199            |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |          or_cond_fu_210          |    0    |    2    |
|          |        not_or_cond_fu_221        |    0    |    2    |
|          |          sel_tmp_fu_254          |    0    |    2    |
|          |            tmp2_fu_266           |    0    |    2    |
|    and   |          sel_tmp4_fu_272         |    0    |    2    |
|          |          sel_tmp6_fu_297         |    0    |    2    |
|          |      pixel_out_val_1_fu_301      |    0    |    2    |
|          |          sel_tmp7_fu_311         |    0    |    2    |
|          |          sel_tmp8_fu_320         |    0    |    2    |
|          |      pixel_out_val_0_fu_326      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|  select  |          sel_tmp5_fu_282         |    0    |    8    |
|          |      pixel_out_val_2_fu_289      |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    xor   |          sel_tmp2_fu_260         |    0    |    2    |
|          |        not_sel_tmp4_fu_315       |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    or    |           tmp_13_fu_278          |    0    |    2    |
|----------|----------------------------------|---------|---------|
| wireread | src_cols_V_read_3_wireread_fu_76 |    0    |    0    |
|          | src_rows_V_read_3_wireread_fu_82 |    0    |    0    |
|----------|----------------------------------|---------|---------|
| fiforead |       tmp_28_fiforead_fu_88      |    0    |    0    |
|          |       tmp_V_fiforead_fu_94       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      stg_68_fifowrite_fu_100     |    0    |    0    |
| fifowrite|      stg_69_fifowrite_fu_107     |    0    |    0    |
|          |      stg_70_fifowrite_fu_114     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       retval_i4_cast_fu_144      |    0    |    0    |
|   zext   |       retval_i_cast_fu_154       |    0    |    0    |
|          |          tmp_cast_fu_164         |    0    |    0    |
|          |        tmp_10_cast_fu_190        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |            tmp_fu_234            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |   pixel_out_val_1_1_cast_fu_306  |    0    |    0    |
|          |    pixel_out_val_0_cast_fu_331   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   190   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_V_reg_365       |   12   |
|       j_V_reg_384       |   12   |
|   not_or_cond_reg_393   |    1   |
|       not_reg_370       |    1   |
|      notrhs_reg_375     |    1   |
|   op2_assign_4_reg_357  |   13   |
|    op2_assign_reg_352   |   13   |
|     or_cond_reg_389     |    1   |
|pixel_out_val_1_2_reg_403|    8   |
|  pixel_out_val_reg_336  |    8   |
|     sel_tmp4_reg_427    |    1   |
|     sel_tmp_reg_421     |    1   |
|src_cols_V_read_3_reg_342|   12   |
|src_rows_V_read_3_reg_347|   12   |
|      t_V_6_reg_121      |   12   |
|       t_V_reg_132       |   12   |
|      tmp_11_reg_380     |    1   |
|      tmp_12_reg_414     |    1   |
|      tmp_V_reg_397      |    2   |
|       tmp_reg_408       |    1   |
+-------------------------+--------+
|          Total          |   125  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   190  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   125  |    -   |
+-----------+--------+--------+
|   Total   |   125  |   190  |
+-----------+--------+--------+
