Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan 15 11:06:08 2019
| Host         : ECEB-4022-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file intro_timing_summary_routed.rpt -rpx intro_timing_summary_routed.rpx
| Design       : intro
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.966        0.000                      0                   48        0.256        0.000                      0                   48        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.966        0.000                      0                   48        0.256        0.000                      0                   48        2.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.890ns (25.821%)  route 2.557ns (74.179%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.659     8.779    slow_clk
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.763    10.032    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.272    10.304    
                         clock uncertainty           -0.035    10.269    
    SLICE_X2Y162         FDRE (Setup_fdre_C_R)       -0.524     9.745    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.890ns (25.821%)  route 2.557ns (74.179%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.659     8.779    slow_clk
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.763    10.032    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.272    10.304    
                         clock uncertainty           -0.035    10.269    
    SLICE_X2Y162         FDRE (Setup_fdre_C_R)       -0.524     9.745    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.890ns (25.821%)  route 2.557ns (74.179%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.659     8.779    slow_clk
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.763    10.032    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.272    10.304    
                         clock uncertainty           -0.035    10.269    
    SLICE_X2Y162         FDRE (Setup_fdre_C_R)       -0.524     9.745    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.890ns (25.821%)  route 2.557ns (74.179%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.659     8.779    slow_clk
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.763    10.032    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.272    10.304    
                         clock uncertainty           -0.035    10.269    
    SLICE_X2Y162         FDRE (Setup_fdre_C_R)       -0.524     9.745    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.890ns (25.860%)  route 2.552ns (74.140%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 10.031 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.653     8.774    slow_clk
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.762    10.031    clk_BUFG
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.272    10.303    
                         clock uncertainty           -0.035    10.268    
    SLICE_X2Y163         FDRE (Setup_fdre_C_R)       -0.524     9.744    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.890ns (25.860%)  route 2.552ns (74.140%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 10.031 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.653     8.774    slow_clk
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.762    10.031    clk_BUFG
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.272    10.303    
                         clock uncertainty           -0.035    10.268    
    SLICE_X2Y163         FDRE (Setup_fdre_C_R)       -0.524     9.744    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.890ns (25.860%)  route 2.552ns (74.140%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 10.031 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.653     8.774    slow_clk
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.762    10.031    clk_BUFG
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.272    10.303    
                         clock uncertainty           -0.035    10.268    
    SLICE_X2Y163         FDRE (Setup_fdre_C_R)       -0.524     9.744    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.890ns (25.950%)  route 2.540ns (74.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 10.034 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.642     8.762    slow_clk
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.765    10.034    clk_BUFG
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.272    10.306    
                         clock uncertainty           -0.035    10.271    
    SLICE_X2Y159         FDRE (Setup_fdre_C_R)       -0.524     9.747    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.890ns (25.950%)  route 2.540ns (74.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 10.034 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.642     8.762    slow_clk
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.765    10.034    clk_BUFG
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.272    10.306    
                         clock uncertainty           -0.035    10.271    
    SLICE_X2Y159         FDRE (Setup_fdre_C_R)       -0.524     9.747    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.890ns (25.950%)  route 2.540ns (74.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 10.034 - 5.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.894     5.332    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.791     6.641    clkdiv_reg_n_0_[1]
    SLICE_X3Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.765 f  clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.665     7.430    clkdiv[0]_i_4_n_0
    SLICE_X3Y161         LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.443     7.996    clkdiv[0]_i_2_n_0
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.642     8.762    slow_clk
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.765    10.034    clk_BUFG
    SLICE_X2Y159         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism              0.272    10.306    
                         clock uncertainty           -0.035    10.271    
    SLICE_X2Y159         FDRE (Setup_fdre_C_R)       -0.524     9.747    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.681     1.945    clk_BUFG
    SLICE_X3Y159         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  clkdiv_reg[0]/Q
                         net (fo=4, routed)           0.180     2.267    clkdiv_reg_n_0_[0]
    SLICE_X3Y159         LUT3 (Prop_lut3_I0_O)        0.042     2.309 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     2.309    slow_clk_i_1_n_0
    SLICE_X3Y159         FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.958     2.323    clk_BUFG
    SLICE_X3Y159         FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.378     1.945    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.107     2.052    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.680     1.944    clk_BUFG
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.164     2.108 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.125     2.234    clkdiv_reg_n_0_[15]
    SLICE_X2Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.344 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.344    data0[15]
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.957     2.322    clk_BUFG
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.378     1.944    
    SLICE_X2Y161         FDRE (Hold_fdre_C_D)         0.134     2.078    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.681     1.945    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164     2.109 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.125     2.235    clkdiv_reg_n_0_[3]
    SLICE_X2Y158         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.345 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.345    data0[3]
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.958     2.323    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.378     1.945    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.134     2.079    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.680     1.944    clk_BUFG
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.164     2.108 r  clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.127     2.235    clkdiv_reg_n_0_[11]
    SLICE_X2Y160         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.345 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.345    data0[11]
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.957     2.322    clk_BUFG
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.378     1.944    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.134     2.078    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.679     1.943    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_fdre_C_Q)         0.164     2.107 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.127     2.234    clkdiv_reg_n_0_[19]
    SLICE_X2Y162         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.344 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.344    data0[19]
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.955     2.320    clk_BUFG
    SLICE_X2Y162         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.377     1.943    
    SLICE_X2Y162         FDRE (Hold_fdre_C_D)         0.134     2.077    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.678     1.942    clk_BUFG
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.164     2.106 r  clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.127     2.233    clkdiv_reg_n_0_[23]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.343 r  clkdiv_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.343    data0[23]
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.954     2.319    clk_BUFG
    SLICE_X2Y163         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.377     1.942    
    SLICE_X2Y163         FDRE (Hold_fdre_C_D)         0.134     2.076    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.681     1.945    clk_BUFG
    SLICE_X3Y159         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.141     2.086 f  clkdiv_reg[0]/Q
                         net (fo=4, routed)           0.180     2.267    clkdiv_reg_n_0_[0]
    SLICE_X3Y159         LUT2 (Prop_lut2_I1_O)        0.045     2.312 r  clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     2.312    clkdiv[0]
    SLICE_X3Y159         FDRE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.958     2.323    clk_BUFG
    SLICE_X3Y159         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.378     1.945    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.091     2.036    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.680     1.944    clk_BUFG
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.164     2.108 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.125     2.234    clkdiv_reg_n_0_[15]
    SLICE_X2Y161         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.380 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.380    data0[16]
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.957     2.322    clk_BUFG
    SLICE_X2Y161         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.378     1.944    
    SLICE_X2Y161         FDRE (Hold_fdre_C_D)         0.134     2.078    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.681     1.945    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164     2.109 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.125     2.235    clkdiv_reg_n_0_[3]
    SLICE_X2Y158         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.381 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.381    data0[4]
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.958     2.323    clk_BUFG
    SLICE_X2Y158         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.378     1.945    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.134     2.079    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.680     1.944    clk_BUFG
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.164     2.108 r  clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.127     2.235    clkdiv_reg_n_0_[11]
    SLICE_X2Y160         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.381 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.381    data0[12]
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.957     2.322    clk_BUFG
    SLICE_X2Y160         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.378     1.944    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.134     2.078    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y159   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y160   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y160   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y160   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y161   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y161   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y161   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y161   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y162   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y163   clkdiv_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y163   clkdiv_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y163   clkdiv_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y159   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y159   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y160   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y161   clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y162   clkdiv_reg[17]/C



