INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_5/project_5.sim/sim_1/impl/func/xsim/test_vedic_8_compare_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module approx_vedic_4_x_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_5/project_5.srcs/sources_1/new/vedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oloca8
INFO: [VRFC 10-311] analyzing module oloca4
INFO: [VRFC 10-311] analyzing module oloca6
INFO: [VRFC 10-311] analyzing module oloca12
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_2_x_2
INFO: [VRFC 10-311] analyzing module vedic_4_x_4
INFO: [VRFC 10-311] analyzing module vedic_8X8
INFO: [VRFC 10-311] analyzing module approx_vedic_2_x_2
INFO: [VRFC 10-311] analyzing module approx_vedic_4_x_4
WARNING: [VRFC 10-1195] overwriting previous definition of module approx_vedic_4_x_4 [C:/Users/srish/project_5/project_5.srcs/sources_1/new/vedic.v:242]
INFO: [VRFC 10-311] analyzing module approx_vedic_8X8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_5/project_5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_8_compare
