of_clk_add_provider	,	F_66
ti_adpll_dco_data	,	V_58
"clock %s con_id lookup may fail\n"	,	L_4
TI_ADPLL_DCO	,	V_84
spin_lock_init	,	F_63
shift	,	V_27
TI_ADPLL_DIV2	,	V_107
of_match_device	,	F_61
writel_relaxed	,	F_24
"m3"	,	L_20
output_index	,	V_3
platform_driver_unregister	,	F_73
ti_adpll_get_parent	,	F_39
dev	,	V_10
ti_adpll_probe	,	F_60
ti_adpll_init_fixed_factor	,	F_18
ac	,	V_130
__clk_mux_determine_rate	,	V_99
"div2"	,	L_16
"could not register dco: %i\n"	,	L_28
ti_adpll_clkout_disable	,	F_45
__clk_get_name	,	F_9
do_div	,	F_38
retries	,	V_53
ti_adpll_init_clkout	,	F_48
node	,	V_141
ADPLL_STATUS_OFFSET	,	V_50
CLK_DIVIDER_ONE_BASED	,	V_106
to_dco	,	F_32
of_clk_get_parent_count	,	F_57
of_node	,	V_142
GFP_KERNEL	,	V_11
"clock-output-names"	,	L_1
devm_clk_register	,	F_41
device	,	V_143
ADPLL_CLKCTRL_IDLE	,	V_49
pdata	,	V_147
ADPLL_PWRCTRL_OFFSET	,	V_136
usleep_range	,	F_30
nr_inputs	,	V_137
device_node	,	V_140
is_enabled	,	V_92
"hif"	,	L_19
ti_adpll_free_resources	,	F_51
ti_adpll_clock_is_bypass	,	F_27
TI_ADPLL_HIF	,	V_114
of_clk_parent_fill	,	F_58
ADPLL_FRACDIV_FRACTIONALM_MASK	,	V_65
clk_hw	,	V_56
devm_ioremap_resource	,	F_65
u8	,	T_2
c	,	V_68
CLK_GET_RATE_NOCACHE	,	V_79
d	,	V_2
ADPLL_M3DIV_OFFSET	,	V_118
ADPLL_MAX_CON_ID	,	V_18
ti_adpll_set_idle_bypass	,	F_20
cl	,	V_16
i	,	V_128
regs	,	V_47
co	,	V_86
clkdev_drop	,	F_53
ti_adpll_clkout_get_parent	,	F_47
IS_ERR_OR_NULL	,	F_52
ADPLL_PLLSS_MMR_LOCK_OFFSET	,	V_135
buf	,	V_9
v	,	V_46
"failed to register mux %s: %li\n"	,	L_8
of_clk_src_onecell_get	,	V_155
platform_device	,	V_138
TI_ADPLL_S_CLKOUTHIF	,	V_117
"could not get clkinphif clock\n"	,	L_26
base_name	,	V_8
TI_ADPLL_CLKOUT2	,	V_111
ADPLL_CLKCTRL_CLKOUTLDOEN_ADPLL_LJ	,	V_127
__iomem	,	T_1
clk_unregister	,	V_44
ti_adpll_wait_lock	,	F_29
clkdev_create	,	F_7
ti_adpll_clkout_enable	,	F_42
ti_adpll_recalc_rate	,	F_36
reg	,	V_26
res	,	V_149
ti_adpll_setup_clock	,	F_4
ADPLL_PLLSS_MMR_UNLOCK_MAGIC	,	V_132
ADPLL_M2NDIV_M2	,	V_104
spin_unlock_irqrestore	,	F_25
ETIMEDOUT	,	V_55
readl_relaxed	,	F_22
ops	,	V_77
TI_ADPLL_NR_CLOCKS	,	V_154
readw_relaxed	,	F_37
ADPLL_M2NDIV_M2_ADPLL_S_WIDTH	,	V_105
clk_register_mux	,	F_15
name	,	V_5
"adpll"	,	L_2
platform_get_resource	,	F_64
dev_set_drvdata	,	F_62
ti_adpll_remove	,	F_68
TI_ADPLL_S_CLKOUTX2	,	V_112
ti_adpll_init_registers	,	F_55
clk_register_divider	,	F_10
TI_ADPLL_M2_GATE	,	V_125
ti_adpll_is_locked	,	F_28
dev_err	,	F_12
ADPLL_FRACDIV_OFFSET	,	V_64
parent_clock	,	V_25
TI_ADPLL_BYPASS	,	V_100
clk_register_gate	,	F_17
ti_adpll_clear_idle_bypass	,	F_26
divider	,	V_62
rate	,	V_63
of_device_id	,	V_144
frac_m	,	V_61
ADPLL_M2NDIV_OFFSET	,	V_67
devm_clk_get	,	F_59
start	,	V_153
"clkdcoldo"	,	L_21
BIT	,	F_23
ADPLL_M3DIV_M3_WIDTH	,	V_120
parent_names	,	V_74
gate	,	V_88
TI_ADPLL_LJ_CLKOUTLDO	,	V_126
"failed to register divider %s: %li\n"	,	L_7
"clkout"	,	L_17
ENOMEM	,	V_20
mult	,	V_43
dev_get_drvdata	,	F_69
"could not get IO base: %li\n"	,	L_27
"bypass"	,	L_14
TI_ADPLL_S_CLKOUT	,	V_109
"clkout2"	,	L_18
child_name	,	V_30
ti_adpll_unprepare	,	F_34
hw	,	V_57
register_offset	,	V_133
MAX_ADPLL_OUTPUTS	,	V_73
enable	,	V_90
to_clkout	,	F_43
lock	,	V_33
gate_bit	,	V_94
is_type_s	,	V_69
get_parent	,	V_97
ti_adpll_init_children_adpll_s	,	F_49
init	,	V_72
clk	,	V_13
ti_adpll_clock	,	V_129
index	,	V_14
ti_adpll_init	,	F_70
TI_ADPLL_CLKINP	,	V_82
ADPLL_CLKINPHIFSEL_ADPLL_S	,	V_115
clocks	,	V_19
ti_adpll_clkout_data	,	V_85
ti_adpll_clkout_is_enabled	,	F_46
"failed to register output %s: %li\n"	,	L_13
parent_clocks	,	V_81
"%08lx.%s.%s"	,	L_3
ti_adpll_init_mux	,	F_14
ti_adpll_init_dco	,	F_40
ti_adpll_exit	,	F_72
clk_gate_flags	,	V_41
ADPLL_CLKCTRL_CLKDCOLDOEN	,	V_123
ADPLL_CLKCTRL_ULOWCLKEN	,	V_102
ENODEV	,	V_38
flags	,	V_45
TI_ADPLL_M3	,	V_116
TI_ADPLL_M2	,	V_103
"clkoutldo"	,	L_22
ADPLL_STATUS_PREPARED_MASK	,	V_52
ADPLL_PLLSS_MMR_LOCK_ENABLED	,	V_131
ADPLL_MN2DIV_OFFSET	,	V_66
CLK_IS_BASIC	,	V_96
clk_divider_flags	,	V_29
bit_idx	,	V_40
clk_unregister_mux	,	V_39
to_adpll	,	F_33
clk_lookup	,	V_15
clk_register_fixed_factor	,	F_19
"pll failed to lock\n"	,	L_10
ADPLL_MAX_RETRIES	,	V_54
ti_adpll_clk_get_name	,	F_1
ADPLL_CLKCTRL_OFFSET	,	V_48
clk0	,	V_35
clk1	,	V_36
err	,	V_6
TI_ADPLL_N2	,	V_80
adpll	,	V_93
ti_adpll_clocks	,	V_24
"failed to register gate %s: %li\n"	,	L_9
num_parents	,	V_75
EINVAL	,	V_32
ti_adpll_driver	,	V_156
clk_ops	,	V_95
clk_gate_ops	,	V_89
ti_adpll_is_prepared	,	F_35
disable	,	V_91
ADPLL_CLKCTRL_CLKOUTEN	,	V_110
width	,	V_28
__init	,	T_5
__exit	,	T_6
"dco"	,	L_11
TI_ADPLL_CLKINPULOW	,	V_101
TI_ADPLL_LJ_CLKDCOLDO	,	V_122
ADPLL_STATUS_BYPASS	,	V_51
outputs	,	V_21
parent_name	,	V_31
iobase	,	V_134
TI_ADPLL_DCO_GATE	,	V_121
ti_adpll_ops	,	V_78
data	,	V_151
ti_adpll_prepare	,	F_31
clk_num	,	V_23
clk_init_data	,	V_71
"could not get clkinpulow clock\n"	,	L_25
pdev	,	V_139
u32	,	T_3
ti_adpll_init_inputs	,	F_56
clk_unregister_gate	,	V_42
nr_max_inputs	,	V_76
TI_ADPLL_CLKINPHIF	,	V_113
resource	,	V_148
platform_driver_register	,	F_71
PTR_ERR	,	F_13
"n2"	,	L_12
"need at least %i inputs"	,	L_23
ti_adpll_init_gate	,	F_16
of_property_read_string_index	,	F_2
spin_lock_irqsave	,	F_21
"could not get clkinp\n"	,	L_24
gate_hw	,	V_87
ti_adpll_unlock_all	,	F_54
ti_adpll_init_divider	,	F_8
determine_rate	,	V_98
clks	,	V_22
parents	,	V_37
devm_kzalloc	,	F_3
np	,	V_7
TI_ADPLL_CLKOUT	,	V_108
ADPLL_M3DIV_M3	,	V_119
ti_adpll_data	,	V_1
con_id	,	V_17
clk_unregister_divider	,	V_34
dco	,	V_59
parent_rate	,	V_60
postfix	,	V_4
IORESOURCE_MEM	,	V_152
ti_adpll_init_children_adpll_lj	,	F_50
ADPLL_MN2DIV_N2	,	V_83
unregister	,	F_5
match	,	V_145
dev_warn	,	F_6
"pll%03lx%s"	,	L_5
ti_adpll_platform_data	,	V_146
WARN_ON	,	F_67
"m2"	,	L_15
__clk_hw_set_clk	,	F_44
ADPLL_M2NDIV_M2_ADPLL_LJ_WIDTH	,	V_124
pa	,	V_12
"no con_id for clock %s\n"	,	L_6
ADPLL_CLKCTRL_REGM4XEN_ADPLL_S	,	V_70
u64	,	T_4
ti_adpll_match	,	V_150
IS_ERR	,	F_11
