{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437466645571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437466645573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 10:17:25 2015 " "Processing started: Tue Jul 21 10:17:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437466645573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437466645573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7-segment1 -c 7-segment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7-segment1 -c 7-segment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437466645574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437466646717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src1/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660563 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src1/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src1/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660581 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src1/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src1/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660585 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src1/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src1/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660602 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src1/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src1/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660614 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src1/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src1/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660627 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src1/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_year-behavior " "Found design unit 1: create_year-behavior" {  } { { "../src1/create_year.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660642 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_year " "Found entity 1: create_year" {  } { { "../src1/create_year.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_second-behavior " "Found design unit 1: create_second-behavior" {  } { { "../src1/create_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660646 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_second " "Found entity 1: create_second" {  } { { "../src1/create_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_month-behavior " "Found design unit 1: create_month-behavior" {  } { { "../src1/create_month.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660656 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_month " "Found entity 1: create_month" {  } { { "../src1/create_month.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_minute-behavior " "Found design unit 1: create_minute-behavior" {  } { { "../src1/create_minute.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660670 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_minute " "Found entity 1: create_minute" {  } { { "../src1/create_minute.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_hour-behavior " "Found design unit 1: create_hour-behavior" {  } { { "../src1/create_hour.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660675 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_hour " "Found entity 1: create_hour" {  } { { "../src1/create_hour.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_day-behavior " "Found design unit 1: create_day-behavior" {  } { { "../src1/create_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660678 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_day " "Found entity 1: create_day" {  } { { "../src1/create_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src1/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660682 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src1/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src1/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660686 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src1/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437466660686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437466660686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437466660990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src1/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src1/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src1/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src1/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_year year_month_day:U2\|create_year:U0 " "Elaborating entity \"create_year\" for hierarchy \"year_month_day:U2\|create_year:U0\"" {  } { { "../src1/year_month_day.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_month year_month_day:U2\|create_month:U1 " "Elaborating entity \"create_month\" for hierarchy \"year_month_day:U2\|create_month:U1\"" {  } { { "../src1/year_month_day.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_day year_month_day:U2\|create_day:U2 " "Elaborating entity \"create_day\" for hierarchy \"year_month_day:U2\|create_day:U2\"" {  } { { "../src1/year_month_day.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src1/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_hour hour_minute_second:U3\|create_hour:U0 " "Elaborating entity \"create_hour\" for hierarchy \"hour_minute_second:U3\|create_hour:U0\"" {  } { { "../src1/hour_minute_second.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_minute hour_minute_second:U3\|create_minute:U1 " "Elaborating entity \"create_minute\" for hierarchy \"hour_minute_second:U3\|create_minute:U1\"" {  } { { "../src1/hour_minute_second.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_second hour_minute_second:U3\|create_second:U2 " "Elaborating entity \"create_second\" for hierarchy \"hour_minute_second:U3\|create_second:U2\"" {  } { { "../src1/hour_minute_second.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src1/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src1/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437466661144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1437466662488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437466663799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437466663799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437466665996 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437466665996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437466665996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437466665996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437466666023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 10:17:46 2015 " "Processing ended: Tue Jul 21 10:17:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437466666023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437466666023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437466666023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437466666023 ""}
