{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751053755575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751053755576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 21:49:15 2025 " "Processing started: Fri Jun 27 21:49:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751053755576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751053755576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751053755576 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751053755852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/basic_logic_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_logic/basic_logic_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_Logic_Top-Structural " "Found design unit 1: Basic_Logic_Top-Structural" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Basic_Logic_Top " "Found entity 1: Basic_Logic_Top" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_logic/xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XOR_gate_arch " "Found design unit 1: XOR_gate-XOR_gate_arch" {  } { { "Basic_Logic/XOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756319 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "Basic_Logic/XOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/xnor_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_L-xnor_l " "Found design unit 1: XNOR_L-xnor_l" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756322 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XNOR_L-conccurent " "Found design unit 2: XNOR_L-conccurent" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756322 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_L " "Found entity 1: XNOR_L" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/or_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OR_gate " "Found design unit 1: OR_gate-OR_gate" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_gate-concurent " "Found design unit 2: OR_gate-concurent" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756326 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/nor_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_gate-NOR_gate " "Found design unit 1: NOR_gate-NOR_gate" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOR_gate-concurent " "Found design unit 2: NOR_gate-concurent" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756329 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOR_gate " "Found entity 1: NOR_gate" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/nand_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_gate-NAND_gate " "Found design unit 1: NAND_gate-NAND_gate" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-concurent " "Found design unit 2: NAND_gate-concurent" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756332 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_gate " "Found entity 1: NAND_gate" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/inverter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter-inverter " "Found design unit 1: Inverter-inverter" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Inverter-cocurrent " "Found design unit 2: Inverter-cocurrent" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Driver-driver " "Found design unit 1: Driver-driver" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Driver-concurrent " "Found design unit 2: Driver-concurrent" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/and_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AND_gate " "Found design unit 1: AND_gate-AND_gate" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_gate-concurent " "Found design unit 2: AND_gate-concurent" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756342 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053756342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053756342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Logic_Top " "Elaborating entity \"Basic_Logic_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1751053756377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:AND_inst " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:AND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "AND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:OR_inst " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:OR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "OR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate NAND_gate:NAND_inst " "Elaborating entity \"NAND_gate\" for hierarchy \"NAND_gate:NAND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NAND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_gate NOR_gate:NOR_inst " "Elaborating entity \"NOR_gate\" for hierarchy \"NOR_gate:NOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate XOR_gate:XOR_inst " "Elaborating entity \"XOR_gate\" for hierarchy \"XOR_gate:XOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "XOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_L XNOR_L:XNOR_inst " "Elaborating entity \"XNOR_L\" for hierarchy \"XNOR_L:XNOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "XNOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Inverter:INV_inst " "Elaborating entity \"Inverter\" for hierarchy \"Inverter:INV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "INV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:DRV_inst " "Elaborating entity \"Driver\" for hierarchy \"Driver:DRV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "DRV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756409 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A DRV_inst " "Port \"A\" does not exist in macrofunction \"DRV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "DRV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 133 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Y DRV_inst " "Port \"Y\" does not exist in macrofunction \"DRV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "DRV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 133 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A INV_inst " "Port \"A\" does not exist in macrofunction \"INV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "INV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 127 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Y INV_inst " "Port \"Y\" does not exist in macrofunction \"INV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "INV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 127 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A NOR_inst " "Port \"A\" does not exist in macrofunction \"NOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 106 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B NOR_inst " "Port \"B\" does not exist in macrofunction \"NOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 106 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "NOR_gate:NOR_inst Y Output Input " "Port direction mismatch for entity \"NOR_gate:NOR_inst\" at port \"Y\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NOR_gate:NOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 106 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A NAND_inst " "Port \"A\" does not exist in macrofunction \"NAND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NAND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 99 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B NAND_inst " "Port \"B\" does not exist in macrofunction \"NAND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NAND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 99 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "NAND_gate:NAND_inst Y Output Input " "Port direction mismatch for entity \"NAND_gate:NAND_inst\" at port \"Y\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NAND_gate:NAND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 99 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1751053756418 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A OR_inst " "Port \"A\" does not exist in macrofunction \"OR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "OR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B OR_inst " "Port \"B\" does not exist in macrofunction \"OR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "OR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "OR_gate:OR_inst Y Output Input " "Port direction mismatch for entity \"OR_gate:OR_inst\" at port \"Y\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "OR_gate:OR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 92 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A AND_inst " "Port \"A\" does not exist in macrofunction \"AND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "AND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B AND_inst " "Port \"B\" does not exist in macrofunction \"AND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "AND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "AND_gate:AND_inst Y Output Input " "Port direction mismatch for entity \"AND_gate:AND_inst\" at port \"Y\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "AND_gate:AND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 85 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1751053756419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1751053756424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751053756535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 27 21:49:16 2025 " "Processing ended: Fri Jun 27 21:49:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751053756535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751053756535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751053756535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751053756535 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 2 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751053757146 ""}
