=====
SETUP
-3.472
12.747
9.275
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
7.780
8.297
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.549
9.002
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s28
9.455
10.010
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n464_s0
10.407
10.977
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n465_s0
10.977
11.012
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0
11.012
11.047
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0
11.047
11.082
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0
11.082
11.117
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
11.117
11.153
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
11.153
11.188
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
11.188
11.223
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
11.223
11.258
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
11.258
11.293
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
11.293
11.329
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
11.329
11.364
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
11.364
11.399
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
12.747
=====
SETUP
-2.625
7.920
5.295
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
7.920
=====
SETUP
-2.514
8.422
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_address_27_s2
6.356
6.911
u_test_controller/ff_count_4_s4
7.509
8.058
u_test_controller/ff_count_0_s0
8.422
=====
SETUP
-2.514
8.422
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_address_27_s2
6.356
6.911
u_test_controller/ff_count_4_s4
7.509
8.058
u_test_controller/ff_count_1_s0
8.422
=====
SETUP
-2.514
8.422
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_address_27_s2
6.356
6.911
u_test_controller/ff_count_4_s4
7.509
8.058
u_test_controller/ff_count_2_s0
8.422
=====
SETUP
-2.514
8.422
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_address_27_s2
6.356
6.911
u_test_controller/ff_count_4_s4
7.509
8.058
u_test_controller/ff_count_3_s0
8.422
=====
SETUP
-2.514
8.422
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_address_27_s2
6.356
6.911
u_test_controller/ff_count_4_s4
7.509
8.058
u_test_controller/ff_count_4_s0
8.422
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_127_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_126_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_125_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_124_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_123_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_122_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_121_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_120_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_119_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_118_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_117_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_116_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_115_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_114_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_113_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_112_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_111_s0
8.371
=====
SETUP
-2.463
8.371
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data_127_s2
6.356
6.926
u_test_controller/ff_dram_data_110_s0
8.371
=====
HOLD
-2.973
2.401
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.169
2.401
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.401
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-1.768
2.348
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.348
=====
HOLD
-1.653
2.463
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.463
=====
HOLD
-1.649
2.468
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.468
=====
HOLD
-1.638
2.479
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.479
=====
HOLD
-1.633
2.483
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.483
=====
HOLD
-1.621
2.495
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.495
=====
HOLD
-1.509
2.608
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.608
=====
HOLD
-1.509
2.608
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.608
=====
HOLD
-1.506
2.610
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.610
=====
HOLD
-1.505
2.611
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.611
=====
HOLD
-1.505
2.611
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.611
=====
HOLD
-1.505
2.611
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.611
=====
HOLD
-1.504
2.612
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.612
=====
HOLD
-1.499
2.617
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.617
=====
HOLD
-1.356
2.760
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.760
=====
HOLD
-1.351
2.765
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.765
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_32_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_8_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_35_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_8_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_14_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_14_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_14_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_14_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_15_s
2.174
