Test Bench for majority function

module t_majority;
  wire Y;
  reg A,B,C;
  majority M(Y,A,B,C);
  initial begin 
  $dumpfile("dump.vcd");
  $dumpvars(1); 

  A=1'b0;B=1'b0;C=1'b0;
  #50 A=1'b1;B=1'b1;C=1'b0;
  #50 A=1'b0;B=1'b1;C=1'b0;
  #50 A=1'b1;B=1'b1;C=1'b1;
  #50 A=1'b1;B=1'b0;C=1'b1;
  end
  
  initial #400 $finish;
endmodule 
