// Seed: 3483113265
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_5 = 32'd4
) (
    output uwire id_0,
    input tri1 _id_1,
    output supply1 id_2,
    input tri0 id_3
);
  assign id_0 = ~id_1;
  logic [1 : {  id_1  {  1  }  }  ==  -1] _id_5 = -1;
  wire id_6;
  logic id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = id_5;
  wire [-1 'h0 : id_5] id_8;
endmodule
