;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP 210, 0
	MOV -6, <-20
	MOV -41, -20
	MOV -1, <-20
	MOV -1, <-20
	ADD 3, 20
	SUB 1, @-300
	JMP <3, 2
	SUB #72, @200
	ADD 3, 20
	JMN 0, #2
	SUB 12, 113
	SUB #72, @240
	DJN @-896, #640
	DJN @-896, #640
	SUB 1, <-1
	ADD 30, 20
	SUB -207, <-120
	SUB 0, @0
	MOV -1, <-30
	ADD #11, @-700
	SUB <72, @209
	JMN 12, #10
	SUB <121, 106
	ADD 1, <-1
	ADD 3, 20
	ADD 210, 0
	SLT 121, 0
	SUB 12, @10
	SUB @-127, 100
	CMP 1, -11
	JMN <-127, 100
	SUB #72, @240
	SUB #72, @240
	SUB 12, 113
	SUB 12, @50
	ADD #270, <1
	SPL -0, 991
	CMP -207, <-120
	SUB 1, <-1
	CMP -207, <-120
	SUB 1, <-1
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
