# Simple design for memory access (ddr,bram)

It is a simple project using zynq on zu1 board to exchange data between DDR and BRAM. 
* the point of this project just to learn how to access different memories in SoC and debug the different memory addresses

 
