<?xml version="1.0" encoding="UTF-8"?>
<module id="CCDC" HW_revision="" XML_version="1" description="CCD Controller (spec version: 1.00.w.29)">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision and Class Information">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="TID" width="8" begin="23" end="16" resetval="1" description="Peripheral Identification    CCD/CMOS controller" range="-" rwaccess="R"></bitfield>
<bitfield id="CID" width="8" begin="15" end="8" resetval="254" description="Class Identification   VPFE module" range="-" rwaccess="R"></bitfield>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision Number   Initial Revision" range="-" rwaccess="R"></bitfield>
</register>
     <register id="PCR" acronym="PCR" offset="4" width="32" description="Peripheral Control Register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="3" end="3" resetval="0" description="Reserved - must be set to 0" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_3" width="1" begin="2" end="2" resetval="0" description="Reserved - must be set to 0" range="" rwaccess="N"></bitfield>
<bitfield id="BUSY" width="1" begin="1" end="1" resetval="0" description="CCDC Busy bit" range="-" rwaccess="R">
<bitenum id="NOTBUSY" value="0" token="NOTBUSY" description="not busy" />
<bitenum id="BUSY" value="1" token="BUSY" description="busy" />
</bitfield>
<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="CCDC Enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
</register>
     <register id="SYN_MODE" acronym="SYN_MODE" offset="8" width="32" description="SYNC and Mode set register">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SDR2RSZ" width="1" begin="19" end="19" resetval="0" description="SDRAM port output into resizer input Controls whether or not SDRAM output data is forwarded to the resizer input port" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="VP2SDR" width="1" begin="18" end="18" resetval="0" description="Video port output into the SDRAM port Controls whether or not video port data is forwarded to the output formatter, which in turn writes to SDRAM.  Note that if field is set, then SDRAM line (VERT_START.SLVx) and pixel start (HORZ_INFO.SPH) are with respect to the video port output (and not the original input)  *This bit is latched by VD" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="WEN" width="1" begin="17" end="17" resetval="0" description="Data Write Enable Controls whether or not CCD raw data is written to SDRAM.   *This bit is latched by VD" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="VDHDEN" width="1" begin="16" end="16" resetval="0" description="VD/HD Enable If VD/HD are defined as output, activates internal timing generator.  If VD/HD are defined as inputs, activates internal timing generator to synchronize with VD/HD" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="FLDSTAT" width="1" begin="15" end="15" resetval="0" description="Field Status Indicates the status of the current field when in interlaced mode" range="-" rwaccess="R">
<bitenum id="ODDFIELD" value="0" token="ODDFIELD" description="odd field" />
<bitenum id="EVENFIELD" value="1" token="EVENFIELD" description="even field" />
</bitfield>
<bitfield id="LPF" width="1" begin="14" end="14" resetval="0" description="3-tap Low-Pass (anti-aliasing) Filter  *This bit is latched by VD" range="-" rwaccess="R/W">
<bitenum id="OFF" value="0" token="OFF" description="off" />
<bitenum id="ON" value="1" token="ON" description="on" />
</bitfield>
<bitfield id="INPMOD" width="2" begin="13" end="12" resetval="0" description="Setting of data input mode" range="-" rwaccess="R/W">
<bitenum id="CCDRAW" value="0" token="CCDRAW" description="CCD RAW data" />
<bitenum id="YCBCR16" value="1" token="YCBCR16" description="YCbCr 16-bit" />
<bitenum id="YCBCR8" value="2" token="YCBCR8" description="YCbCr 8-bit" />
<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved" />
</bitfield>
<bitfield id="PACK8" width="1" begin="11" end="11" resetval="0" description="Pack to 8-bits/pixel (into SDRAM)" range="-" rwaccess="R/W">
<bitenum id="_16BITS_PIXEL" value="0" token="_16BITS_PIXEL" description="normal (16 bits/pixel)" />
<bitenum id="_8BITS_PIXEL" value="1" token="_8BITS_PIXEL" description="pack to 8-bits/pixel" />
</bitfield>
<bitfield id="DATSIZ" width="3" begin="10" end="8" resetval="0" description="CCD Data Width valid only when INPMOD is set to '0'" range="-" rwaccess="R/W">
<bitenum id="_16_BITS" value="0" token="_16_BITS" description="16-bits" />
<bitenum id="_15_BITS" value="1" token="_15_BITS" description="15-bits" />
<bitenum id="_14_BITS" value="2" token="_14_BITS" description="14-bits" />
<bitenum id="_13_BITS" value="3" token="_13_BITS" description="13-bits" />
<bitenum id="_12_BITS" value="4" token="_12_BITS" description="12-bits" />
<bitenum id="_11_BITS" value="5" token="_11_BITS" description="11-bits" />
<bitenum id="_10_BITS" value="6" token="_10_BITS" description="10-bits" />
<bitenum id="_8_BITS" value="7" token="_8_BITS" description="8-bits" />
</bitfield>
<bitfield id="FLDMODE" width="1" begin="7" end="7" resetval="0" description="Sensor Field Mode" range="-" rwaccess="R/W">
<bitenum id="NON_INTERLACED" value="0" token="NON_INTERLACED" description="non-interlaced (progressive)" />
<bitenum id="INTERLACED" value="1" token="INTERLACED" description="interlaced" />
</bitfield>
<bitfield id="DATAPOL" width="1" begin="6" end="6" resetval="0" description="CCD Data Polarity" range="-" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal (no change)" />
<bitenum id="ONES_COMPLEMENT" value="1" token="ONES_COMPLEMENT" description="one's complement" />
</bitfield>
<bitfield id="EXWEN" width="1" begin="5" end="5" resetval="0" description="External WEN Selection When set to 1 and when VDHDEN is set to 1, the WEN signal is used as the external memory write enable (to SDRAM/DDRAM). The data is stored to memory only when the external sync (HD and VD) signals are active." range="-" rwaccess="R/W">
<bitenum id="NO_EXTERNAL_WEN" value="0" token="NO_EXTERNAL_WEN" description="do not use external WEN (Write Enable)" />
<bitenum id="EXTERNAL_WEN" value="1" token="EXTERNAL_WEN" description="use external WEN (Write Enable)" />
</bitfield>
<bitfield id="FLDPOL" width="1" begin="4" end="4" resetval="0" description="Field Indicator Polarity" range="-" rwaccess="R/W">
<bitenum id="POSITIVE" value="0" token="POSITIVE" description="positive" />
<bitenum id="NEGATIVE" value="1" token="NEGATIVE" description="negative" />
</bitfield>
<bitfield id="HDPOL" width="1" begin="3" end="3" resetval="0" description="HD Sync Polarity" range="-" rwaccess="R/W">
<bitenum id="POSITIVE" value="0" token="POSITIVE" description="positive" />
<bitenum id="NEGATIVE" value="1" token="NEGATIVE" description="negative" />
</bitfield>
<bitfield id="VDPOL" width="1" begin="2" end="2" resetval="0" description="VD Sync Polarity" range="-" rwaccess="R/W">
<bitenum id="POSITIVE" value="0" token="POSITIVE" description="positive" />
<bitenum id="NEGATIVE" value="1" token="NEGATIVE" description="negative" />
</bitfield>
<bitfield id="FLDOUT" width="1" begin="1" end="1" resetval="0" description="Field ID Direction" range="-" rwaccess="R/W">
<bitenum id="INPUT" value="0" token="INPUT" description="input" />
<bitenum id="OUTPUT" value="1" token="OUTPUT" description="output" />
</bitfield>
<bitfield id="VDHDOUT" width="1" begin="0" end="0" resetval="0" description="VD/HD Sync Direction" range="-" rwaccess="R/W">
<bitenum id="INPUT" value="0" token="INPUT" description="input" />
<bitenum id="OUTPUT" value="1" token="OUTPUT" description="output" />
</bitfield>
</register>
     <register id="HD_VD_WID" acronym="HD_VD_WID" offset="12" width="32" description="HD and VD signal width">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HDW" width="12" begin="27" end="16" resetval="0" description="Width of HD sync pulse if output  HDW+1 pixel clocks HDWIDTH is not used when HD is input, i.e when VDHDOUT in SYN_MODE register is cleared to '0'    *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VDW" width="12" begin="11" end="0" resetval="0" description="Width of VD sync pulse if output  VDW+1 lines VDWIDTH is not used when VD is input, i.e when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="PIX_LINES" acronym="PIX_LINES" offset="16" width="32" description="Number of pixels in a horizontal line and number of lines in a frame">
<bitfield id="PPLN" width="16" begin="31" end="16" resetval="0" description="Pixels per line - number of pixel clock periods in one line  HD period = PPLN+1 pixel clocks PPLN is not used when HD and VD are inputs, i.e when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="HLPFR" width="16" begin="15" end="0" resetval="0" description="Half lines per field or frame - sets number of half lines per frame or field   VD period = (HLPFR+1)/2 lines LPFR is not used when HD and VD are inputs, i.e when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD This tells the internal timing generator to generate the sufficient number of HD pulses in between two VD pulses. If the sensor is an interlaced sensor, say for example, with a total of 525 (or 526) lines, then this field should be set to 525 (or 526). This means that 525 (or 526) half lines are written for each field. If the sensor is progressive, then this register should be set to be twice the number of lines to be written. For example, if sensor outputs 1024 lines, this field should be set to 2048.  Therefore, for interlaced sensors, this field should be set to the total number of lines. For progressive sensors, this field should be set to twice the total number of lines. " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HORZ_INFO" acronym="HORZ_INFO" offset="20" width="32" description="Horizontal pixel information">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SPH" width="15" begin="30" end="16" resetval="0" description="Start pixel, horizontal Sets pixel clock position at which data output to SDRAM begins, measured from the start of HD *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="15" end="15" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="NPH" width="15" begin="14" end="0" resetval="0" description="Number of pixels, horizontal Sets number of horizontal pixels that will be output to SDRAM = (NPH + 1)  *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VERT_START" acronym="VERT_START" offset="24" width="32" description="Vertical line - settings for the starting pixel">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SLV0" width="15" begin="30" end="16" resetval="0" description="Start Line, Vertical (Field 0) Sets line at which data output to SDRAM will begin, measured from the start of VD *This bit field is latched by VD " range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="15" end="15" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SLV1" width="15" begin="14" end="0" resetval="0" description="Start Line, Vertical (Field 1) Sets line at which data output to SDRAM will begin, measured from the start of VD *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VERT_LINES" acronym="VERT_LINES" offset="28" width="32" description="Number of vertical lines">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="NLV" width="15" begin="14" end="0" resetval="0" description="Number of lines, vertical Sets number of vertical lines that will be output to SDRAM for each field.  The number of lines output to SDRAM for each field = (NLV + 1).   *This bit field is latched by VD " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CULLING" acronym="CULLING" offset="32" width="32" description="Culling information in horizontal and vertical directions">
<bitfield id="CULHEVN" width="8" begin="31" end="24" resetval="597" description="Horizontal Culling Pattern for Even Line, 8-bit mask: 0: cull, 1:retain LSB is first pixel, MSB is 8th pixel, then pattern repeats *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CULHODD" width="8" begin="23" end="16" resetval="597" description="Horizontal Culling Pattern for Odd Line, 8-bit mask: 0: cull, 1:retain LSB is first pixel, MSB is 8th pixel, then pattern repeats *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="8" begin="15" end="8" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CULV" width="8" begin="7" end="0" resetval="597" description="Vertical Culling Pattern, 8-bit mask: 0: cull, 1:retain LSB is first line, MSB is 8th line, then pattern repeats.   *This bit field is latched by VD" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HSIZE_OFF" acronym="HSIZE_OFF" offset="36" width="32" description="Horizontal size">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LNOFST" width="16" begin="15" end="0" resetval="0" description="Address offset for each line. Sets offset for each output line in SDRAM Either 16 or 32 pixels depending on setting of PACK8 *This bit field is latched by VD The 5 LSB are ignored; the offset will be on a 32-byte boundary  For optimal performance in the system, the address offset should be on a 256-byte boundary." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDOFST" acronym="SDOFST" offset="40" width="32" description="SDRAM/DDRAM line offset">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FIINV" width="1" begin="14" end="14" resetval="0" description="Field identification signal inverse * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="NONINVERSE" value="0" token="NONINVERSE" description="Non inverse" />
<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse" />
</bitfield>
<bitfield id="FOFST" width="2" begin="13" end="12" resetval="0" description="Line offset value of field ID = 1 * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="PLUS_1LINE" value="0" token="PLUS_1LINE" description="+1 line" />
<bitenum id="PLUS_2LINE" value="1" token="PLUS_2LINE" description="+2 line" />
<bitenum id="PLUS_3LINE" value="2" token="PLUS_3LINE" description="+3 line" />
<bitenum id="PLUS_4LINE" value="3" token="PLUS_4LINE" description="+4 line" />
</bitfield>
<bitfield id="LOFTS0" width="3" begin="11" end="9" resetval="0" description="Line offset values of even line and even field ID = 0 * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="PLUS_1LINE" value="0" token="PLUS_1LINE" description="+1 line" />
<bitenum id="PLUS_2LINES" value="1" token="PLUS_2LINES" description="+2 lines" />
<bitenum id="PLUS_3LINES" value="2" token="PLUS_3LINES" description="+3 lines" />
<bitenum id="PLUS_4LINES" value="3" token="PLUS_4LINES" description="+4 lines" />
<bitenum id="MINUS_1LINE" value="4" token="MINUS_1LINE" description="-1 line" />
<bitenum id="MINUS_2LINES" value="5" token="MINUS_2LINES" description="-2 lines" />
<bitenum id="MINUS_3LINES" value="6" token="MINUS_3LINES" description="-3 lines" />
<bitenum id="MINUS_4LINES" value="7" token="MINUS_4LINES" description="-4 lines" />
</bitfield>
<bitfield id="LOFTS1" width="3" begin="8" end="6" resetval="0" description="Line offset values of odd line and even field ID = 0 * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="PLUS_1LINE" value="0" token="PLUS_1LINE" description="+1 line" />
<bitenum id="PLUS_2LINES" value="1" token="PLUS_2LINES" description="+2 lines" />
<bitenum id="PLUS_3LINES" value="2" token="PLUS_3LINES" description="+3 lines" />
<bitenum id="PLUS_4LINES" value="3" token="PLUS_4LINES" description="+4 lines" />
<bitenum id="MINUS_1LINE" value="4" token="MINUS_1LINE" description="-1 line" />
<bitenum id="MINUS_2LINES" value="5" token="MINUS_2LINES" description="-2 lines" />
<bitenum id="MINUS_3LINES" value="6" token="MINUS_3LINES" description="-3 lines" />
<bitenum id="MINUS_4LINES" value="7" token="MINUS_4LINES" description="-4 lines" />
</bitfield>
<bitfield id="LOFTS2" width="3" begin="5" end="3" resetval="0" description="Line offset values of even line and odd field ID = 1 * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="PLUS_1LINE" value="0" token="PLUS_1LINE" description="+1 line" />
<bitenum id="PLUS_2LINES" value="1" token="PLUS_2LINES" description="+2 lines" />
<bitenum id="PLUS_3LINES" value="2" token="PLUS_3LINES" description="+3 lines" />
<bitenum id="PLUS_4LINES" value="3" token="PLUS_4LINES" description="+4 lines" />
<bitenum id="MINUS_1LINE" value="4" token="MINUS_1LINE" description="-1 line" />
<bitenum id="MINUS_2LINES" value="5" token="MINUS_2LINES" description="-2 lines" />
<bitenum id="MINUS_3LINES" value="6" token="MINUS_3LINES" description="-3 lines" />
<bitenum id="MINUS_4LINES" value="7" token="MINUS_4LINES" description="-4 lines" />
</bitfield>
<bitfield id="LOFTS3" width="3" begin="2" end="0" resetval="0" description="Line offset values of odd line and odd field ID = 1 * This field is latched by VD" range="-" rwaccess="R/W">
<bitenum id="PLUS_1LINE" value="0" token="PLUS_1LINE" description="+1 line" />
<bitenum id="PLUS_2LINES" value="1" token="PLUS_2LINES" description="+2 lines" />
<bitenum id="PLUS_3LINES" value="2" token="PLUS_3LINES" description="+3 lines" />
<bitenum id="PLUS_4LINES" value="3" token="PLUS_4LINES" description="+4 lines" />
<bitenum id="MINUS_1LINE" value="4" token="MINUS_1LINE" description="-1 line" />
<bitenum id="MINUS_2LINES" value="5" token="MINUS_2LINES" description="-2 lines" />
<bitenum id="MINUS_3LINES" value="6" token="MINUS_3LINES" description="-3 lines" />
<bitenum id="MINUS_4LINES" value="7" token="MINUS_4LINES" description="-4 lines" />
</bitfield>
</register>
     <register id="SDR_ADDR" acronym="SDR_ADDR" offset="44" width="32" description="SDRAM Address">
<bitfield id="SDR_ADDR" width="32" begin="31" end="0" resetval="0" description="32-bit SDRAM starting address for CCDC output *This bit field is latched by VD Note that the address should be aligned on a 32-byte boundary. Therefore, the 5 LSB's are ignored. Furthermore, reading this register will always show the 5 LSB's as 0.  For optimal performance in the system, the address should be on a 256-byte boundary." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CLAMP" acronym="CLAMP" offset="48" width="32" description="Optical black clamping settings">
<bitfield id="CLAMPEN" width="1" begin="31" end="31" resetval="0" description="Clamp Enable: Enables clamping of CCD data based on the calculated average of Optical Black Samples.   *This bit is latched by VD" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="OBSLEN" width="3" begin="30" end="28" resetval="0" description="Optical Black Sample Length 5-7:  Reserved Number of Optical Black Sample pixels per line to include in the average calculation " range="-" rwaccess="R/W">
<bitenum id="_1PIXELS" value="0" token="_1PIXELS" description="1 pixels" />
<bitenum id="_2PIXELS" value="1" token="_2PIXELS" description="2 pixels" />
<bitenum id="_4PIXELS" value="2" token="_4PIXELS" description="4 pixels" />
<bitenum id="_8PIXELS" value="3" token="_8PIXELS" description="8 pixels" />
<bitenum id="_16PIXELS" value="4" token="_16PIXELS" description="16 pixels" />
</bitfield>
<bitfield id="OBSLN" width="3" begin="27" end="25" resetval="0" description="Optical Black Sample Lines 5-7:  Reserved Number of Optical Black Sample lines to include in the average calculation" range="-" rwaccess="R/W">
<bitenum id="_1LINES" value="0" token="_1LINES" description="1 lines" />
<bitenum id="_2LINES" value="1" token="_2LINES" description="2 lines" />
<bitenum id="_4LINES" value="2" token="_4LINES" description="4 lines" />
<bitenum id="_8LINES" value="3" token="_8LINES" description="8 lines" />
<bitenum id="_16LINES" value="4" token="_16LINES" description="16 lines" />
</bitfield>
<bitfield id="OBST" width="15" begin="24" end="10" resetval="0" description="Start Pixel of Optical Black Samples Start pixel position of Optical Black Samples, specified from the start of HD in pixel clocks" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_5" width="5" begin="9" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OBGAIN" width="5" begin="4" end="0" resetval="22" description="Gain to apply to the optical black average Multiply the optical black average with the specified gain (range from 0 to ~2 - U5Q4)  " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="DCSUB" acronym="DCSUB" offset="52" width="32" description="DC clamp">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="DCSUB" width="14" begin="13" end="0" resetval="0" description="DC level to subtract from CCD data The DC value set here is subtracted from the CCD data when OBS clamping is disabled - CLAMP:CLAMPEN" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="COLPTN" acronym="COLPTN" offset="56" width="32" description="CCD color pattern">
<bitfield id="CP3LPC3" width="2" begin="31" end="30" resetval="0" description="Color Pattern for 3rd Line, Pixel counter = 3" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP3LPC2" width="2" begin="29" end="28" resetval="0" description="Color Pattern for 3rd Line, Pixel counter = 2" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP3LPC1" width="2" begin="27" end="26" resetval="0" description="Color Pattern for 3rd Line, Pixel counter = 1" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP3LPC0" width="2" begin="25" end="24" resetval="0" description="Color Pattern for 3rd Line, Pixel counter = 0" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP2LPC3" width="2" begin="23" end="22" resetval="0" description="Color Pattern for 2nd Line, Pixel counter = 3" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP2LPC2" width="2" begin="21" end="20" resetval="0" description="Color Pattern for 2nd Line, Pixel counter = 2" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP2LPC1" width="2" begin="19" end="18" resetval="0" description="Color Pattern for 2nd Line, Pixel counter = 1" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP2LPC0" width="2" begin="17" end="16" resetval="0" description="Color Pattern for 2nd Line, Pixel counter = 0" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP1LPC3" width="2" begin="15" end="14" resetval="0" description="Color Pattern for 1st Line, Pixel counter = 3" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP1LPC2" width="2" begin="13" end="12" resetval="0" description="Color Pattern for 1st Line, Pixel counter = 2" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP1LPC1" width="2" begin="11" end="10" resetval="0" description="Color Pattern for 1st Line, Pixel counter = 1" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP1LPC0" width="2" begin="9" end="8" resetval="0" description="Color Pattern for 1st Line, Pixel counter = 0" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP0LPC3" width="2" begin="7" end="6" resetval="0" description="Color Pattern for 0th Line, Pixel counter = 3" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP0LPC2" width="2" begin="5" end="4" resetval="0" description="Color Pattern for 0th Line, Pixel counter = 2" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP0LPC1" width="2" begin="3" end="2" resetval="0" description="Color Pattern for 0th Line, Pixel counter = 1" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
<bitfield id="CP0LPC0" width="2" begin="1" end="0" resetval="0" description="Color Pattern for 0th Line, Pixel counter = 0" range="-" rwaccess="R/W">
<bitenum id="R" value="0" token="R" description="R" />
<bitenum id="GR" value="1" token="GR" description="Gr" />
<bitenum id="GB" value="2" token="GB" description="Gb" />
<bitenum id="B" value="3" token="B" description="B" />
</bitfield>
</register>
     <register id="BLKCMP" acronym="BLKCMP" offset="60" width="32" description="Black compensation">
<bitfield id="R_YE" width="8" begin="31" end="24" resetval="0" description="Black level compensation for R pixels (-128:+127) 2's complement, MSB is sign bit" range="-" rwaccess="R/W"></bitfield>
<bitfield id="GR_CY" width="8" begin="23" end="16" resetval="0" description="Black level compensation for Gr pixels (-128:+127) 2's complement, MSB is sign bit" range="-" rwaccess="R/W"></bitfield>
<bitfield id="GB_G" width="8" begin="15" end="8" resetval="0" description="Black level compensation for Gb pixels (-128:+127) 2's complement, MSB is sign bit" range="-" rwaccess="R/W"></bitfield>
<bitfield id="B_MG" width="8" begin="7" end="0" resetval="0" description="Black level compensation for B pixels (-128:+127) 2's complement, MSB is sign bit" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FPC" acronym="FPC" offset="64" width="32" description="Fault pixel correction">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FPERR" width="1" begin="16" end="16" resetval="0" description="Fault pixel correction error Write 1 to clear the error   This bit is set when the CCDC is unable to fetch the required fault pixel table entry in time for it to correct it. For example, the current pixel being processed has coordinates of 256/512 (256th line and 512th pixel in that line) and it needs to be corrected. If the entry in the fault pixel table that needs to be used has coordinates 256/256, then the current pixel cannot be corrected since the correct entry is not loaded in time.  Note that there is no error recovery mechanism in the CCDC; if this bit is set at anytime in a frame, there will no more fault pixels corrected in that frame. Firmware is responsible for making sure that there is enough bandwidth in the system to allow for loading of the fault pixel table. Alternately, decreasing the frequency of the fault pixels to be corrected will enhance chances of this bit not being set." range="-" rwaccess="R/W">
<bitenum id="NOERROR" value="0" token="NOERROR" description="no error" />
<bitenum id="ERROR" value="1" token="ERROR" description="error" />
</bitfield>
<bitfield id="FPCEN" width="1" begin="15" end="15" resetval="0" description="Fault pixel correction enable Upon setting this bit and as long as it remains enabled the fault pixel logic will continue to request data and just start over once the last data has been received. As soon as the register is set the data will be fetched  This bit should only be written after the FPC_ADDR register below has been set. Also, the other fields in this register have to be set prior to enabling this bit. The required process is:  Write(FPC_ADDR) Write(FPC) with this bit (FPC.FPCEN) turned off Write(FPC) with this bit (FPC.FPCEN) turned on while other fields are same as previous write" range="-" rwaccess="R/W">
<bitenum id="DISABLED" value="0" token="DISABLED" description="disabled" />
<bitenum id="ENABLED" value="1" token="ENABLED" description="enabled" />
</bitfield>
<bitfield id="FPNUM" width="15" begin="14" end="0" resetval="0" description="Number of fault pixels to be corrected in the frame *This field is latched by VD" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FPC_ADDR" acronym="FPC_ADDR" offset="68" width="32" description="Fault pixel correction SDRAM address">
<bitfield id="FPC_ADDR" width="32" begin="31" end="0" resetval="0" description="Starting SDRAM/DDRAM address of the fault pixel correction entries Note that the address should be aligned to a 64-byte boundary, therefore, the 6 LSB's are ignored  Each of the 32-bit fault memory entry contains a 13-bit vertical position, a 14-bit horizontal position, and a 5-bit operation field  The following operations are decoded by the 5-bit operation field (4:0) Note that &quot;x&quot; denotes the horizontal coordinate  0: replace pixel at x with the average of x-1 and x+1 1: replace pixel at x with the x-1  2: replace pixel at x with the x+1 3: replace pixel at x with the average of x-2 and x+2 4: replace pixel at x with the x-2  5: replace pixel at x with the x+2 6: replace pixel at x with the average of x-3 and x+3 7: replace pixel at x with the x-3  8: replace pixel at x with the x+3 9: replace pixel at x with the average of x-4 and x+4 10: replace pixel at x with the x-4  11: replace pixel at x with the x+4 12: replace pixel at x with the average of x-5 and x+5 13: replace pixel at x with the x-5  14: replace pixel at x with the x+5 15: replace pixel at x with the average of x-6 and x+6 16: replace pixel at x with the x-6  17: replace pixel at x with the x+6 18-31:  RESERVED" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VDINT" acronym="VDINT" offset="72" width="32" description="VD Interrupt Timing">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VDINT0" width="15" begin="30" end="16" resetval="0" description="VD0 Interrupt Timing Specify VDINT0 in units of horiziontal lines from the start of VD pulse . Resulting value is VDINT0 + 1. Note that if the rising edge (or falling edge if programmed) of the HD lines up with the rising edge (or falling edge if programmed) of VD, the 1st HD is not counted." range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="15" end="15" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VDINT1" width="15" begin="14" end="0" resetval="0" description="VD1 Interrupt Timing Specify VDINT1 in units of horizontal lines from the start of VD pulse. Resulting value is VDINT1 + 1. Note that if the rising edge (or falling edge if programmed) of the HD lines up with the rising edge (or falling edge if programmed) of VD, the 1st HD is not counted." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="ALAW" acronym="ALAW" offset="76" width="32" description="A-Law Setting">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CCDTBL" width="1" begin="3" end="3" resetval="0" description="Apply Gamma (A-LAW) to CCDC data saved to SDRAM" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="GWDI" width="3" begin="2" end="0" resetval="4" description="Gamma Width Input (A-LAW table)" range="-" rwaccess="R/W">
<bitenum id="BITS_15_6" value="0" token="BITS_15_6" description="bits 15-6" />
<bitenum id="BITS_14_5" value="1" token="BITS_14_5" description="bits 14-5" />
<bitenum id="BITS_13_4" value="2" token="BITS_13_4" description="bits 13-4" />
<bitenum id="BITS_12_3" value="3" token="BITS_12_3" description="bits 12-3" />
<bitenum id="BITS_11_2" value="4" token="BITS_11_2" description="bits 11-2" />
<bitenum id="BITS_10_1" value="5" token="BITS_10_1" description="bits 10-1" />
<bitenum id="BITS_09_0" value="6" token="BITS_09_0" description="bits 9-0" />
</bitfield>
</register>
     <register id="REC656IF" acronym="REC656IF" offset="80" width="32" description="REC656 interface">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ECCFVH" width="1" begin="1" end="1" resetval="0" description="FVH Error Correction Enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="R656ON" width="1" begin="0" end="0" resetval="0" description="REC656 Interface Enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
</register>
     <register id="CCDCFG" acronym="CCDCFG" offset="84" width="32" description="CCD Configuration">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VDLC" width="1" begin="15" end="15" resetval="0" description="Enable latching function registers on internal VSYNC" range="-" rwaccess="R/W">
<bitenum id="LATCHEDONVSYNC" value="0" token="LATCHEDONVSYNC" description="Latched on VSYNC" />
<bitenum id="NOTLATCHEDONVSYNC" value="1" token="NOTLATCHEDONVSYNC" description="Not latched on VSYNC" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="14" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MSBINVI" width="1" begin="13" end="13" resetval="0" description="MSB of Chroma input signal stored to SDRAM inverted" range="-" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal" />
<bitenum id="MSBINVERTED" value="1" token="MSBINVERTED" description="MSB inverted" />
</bitfield>
<bitfield id="BSWD" width="1" begin="12" end="12" resetval="0" description="Byte Swap Data stored to SDRAM Number of pixels must be even if byte packing is enabled (and this field is set to 1)." range="-" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal" />
<bitenum id="SWAPBYTES" value="1" token="SWAPBYTES" description="Swap Bytes" />
</bitfield>
<bitfield id="Y8POS" width="1" begin="11" end="11" resetval="0" description="Location of Y signal when YCbCr 8bit data is input" range="-" rwaccess="R/W">
<bitenum id="EVENPIXEL" value="0" token="EVENPIXEL" description="even pixel" />
<bitenum id="ODDPIXEL" value="1" token="ODDPIXEL" description="odd pixel" />
</bitfield>
<bitfield id="_RESV_7" width="1" begin="10" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="_RESV_8" width="1" begin="9" end="9" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="WENLOG" width="1" begin="8" end="8" resetval="0" description="Specifies CCD valid area" range="-" rwaccess="R/W">
<bitenum id="AND" value="0" token="AND" description="Internal valid signal AND WEN signal is ANDed logically" />
<bitenum id="OR" value="1" token="OR" description="Internal valid signal AND WEN signal is Ored logically" />
</bitfield>
<bitfield id="FIDMD" width="2" begin="7" end="6" resetval="0" description="Setting of FID detection function" range="-" rwaccess="R/W">
<bitenum id="LATCH_AT_VSYNC" value="0" token="LATCH_AT_VSYNC" description="FID signal is latched at the VSYNC timing" />
<bitenum id="NO_LATCH" value="1" token="NO_LATCH" description="FID signal is not latched" />
<bitenum id="LATCH_AT_VD_EDGE" value="2" token="LATCH_AT_VD_EDGE" description="FID signal is latched at edge of VD" />
<bitenum id="LATCH_ON_VD_HD_PHASE" value="3" token="LATCH_ON_VD_HD_PHASE" description="FID signal is latched based on phase of VD and HD" />
</bitfield>
<bitfield id="BW656" width="1" begin="5" end="5" resetval="0" description="Data width in CCIR656 input mode Takes precedence over the SYN_MODE fields INPMOD and DATSIZ if 656 mode is enabled" range="-" rwaccess="R/W">
<bitenum id="_8_BITS" value="0" token="_8_BITS" description="8-bits" />
<bitenum id="_10_BITS" value="1" token="_10_BITS" description="10-bits" />
</bitfield>
<bitfield id="YCINSWP" width="1" begin="4" end="4" resetval="0" description="Y input (YIN[7:0]) and C input (CIN[7:0]) are swapped This field is latched on the VSYNC/VD signal" range="-" rwaccess="R/W">
<bitenum id="NO_YCIN_SWAP" value="0" token="NO_YCIN_SWAP" description="YIN[7:0] = Y signal / CIN[7:0] = C signal" />
<bitenum id="YCIN_SWAP" value="1" token="YCIN_SWAP" description="YIN[7:0] = C signal / CIN[7:0] = Y signal" />
</bitfield>
<bitfield id="_RESV_13" width="1" begin="3" end="3" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="_RESV_14" width="1" begin="2" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="_RESV_15" width="1" begin="1" end="1" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="_RESV_16" width="1" begin="0" end="0" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
</register>
     <register id="FMTCFG" acronym="FMTCFG" offset="88" width="32" description="Data reformatter/video port configuration ">
<bitfield id="_RESV_1" width="13" begin="31" end="19" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VPIF_FRQ" width="3" begin="18" end="16" resetval="0" description="Video Port Data Ready Frequency  This field allows the firmware to control the rate at which the video port delivers new data to the other modules (preview, h3A, and histogram). In effect, this register controls the raw output bandwidth of the preview, h3A, and histogram. Depending on the input sensor clock, the user can set this field appropriately and balance the bandwidth requirements to SDRAM.  If the CCDC operating clock is 150 MHz (depends on the specific chip, please refer to chip level clocking scheme), then the following settings apply  1/2 -&gt; Sensor cannot have pixel clock greater than 150/2 = 75 MHz  1/3.5 -&gt; Sensor cannot have pixel clock greater than 150/3.5 = 42.8 MHz  1/4 -&gt; Sensor cannot have pixel clock greater than 150/4.5 = 33.3 MHz  1/4 -&gt; Sensor cannot have pixel clock greater than 150/5.5 = 27.2 MHz  1/6 -&gt; Sensor cannot have pixel clock greater than 150/6.5 = 23 MHz  Depending on the sensor speed, it is advised to apply the highest possible divisor value in this field " range="" rwaccess="R/W">
<bitenum id="ONE_HALF" value="0" token="ONE_HALF" description="1/2" />
<bitenum id="ONE_THIRDHALF" value="1" token="ONE_THIRDHALF" description="1/3.5" />
<bitenum id="ONE_FOURTHHALF" value="2" token="ONE_FOURTHHALF" description="1/4.5" />
<bitenum id="ONE_FIFTHHALF" value="3" token="ONE_FIFTHHALF" description="1/5.5" />
<bitenum id="ONE_SIXTHHALF" value="4" token="ONE_SIXTHHALF" description="1/6.5" />
</bitfield>
<bitfield id="VPEN" width="1" begin="15" end="15" resetval="0" description="Video Port Enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="VPIN" width="3" begin="14" end="12" resetval="4" description="Video Port Input Select (10-bit input)" range="" rwaccess="R/W">
<bitenum id="BITS_15_06" value="0" token="BITS_15_06" description="bits 15-6" />
<bitenum id="BITS_14_05" value="1" token="BITS_14_05" description="bits 14-5" />
<bitenum id="BITS_13_04" value="2" token="BITS_13_04" description="bits 13-4" />
<bitenum id="BITS_12_03" value="3" token="BITS_12_03" description="bits 12-3" />
<bitenum id="BITS_11_02" value="4" token="BITS_11_02" description="bits 11-2" />
<bitenum id="BITS_10_01" value="5" token="BITS_10_01" description="bits 10-1" />
<bitenum id="BITS_09_00" value="6" token="BITS_09_00" description="bits  9-0" />
</bitfield>
<bitfield id="PLEN_EVEN" width="4" begin="11" end="8" resetval="0" description="Number of program entries in even line minus 1 If the desired number of program entries is 8, then this register field should be set to 7" range="-" rwaccess="R/W"></bitfield>
<bitfield id="PLEN_ODD" width="4" begin="7" end="4" resetval="0" description="Number of program entries in odd line minus 1 If the desired number of program entries is 8, then this register field should be set to 7" range="-" rwaccess="R/W"></bitfield>
<bitfield id="LNUM" width="2" begin="3" end="2" resetval="0" description="Number of output lines from 1 input line " range="-" rwaccess="R/W">
<bitenum id="_1LINE" value="0" token="_1LINE" description="1 line" />
<bitenum id="_2LINES" value="1" token="_2LINES" description="2 lines" />
<bitenum id="_3LINES" value="2" token="_3LINES" description="3 lines" />
<bitenum id="_4LINES" value="3" token="_4LINES" description="4 lines" />
</bitfield>
<bitfield id="LNALT" width="1" begin="1" end="1" resetval="0" description="Line Alternating mode In Line Alternating Mode, even and odd lines are swapped.. 0th line output as 1st line and 1st line output as 0th line, and so on" range="-" rwaccess="R/W">
<bitenum id="NORMALMODE" value="0" token="NORMALMODE" description="Normal mode" />
<bitenum id="LINEALTERNATINGMODE" value="1" token="LINEALTERNATINGMODE" description="Line Alternating mode" />
</bitfield>
<bitfield id="FMTEN" width="1" begin="0" end="0" resetval="0" description="CCD Formatter enable *This bit is latched by VD" range="-" rwaccess="R/W">
<bitenum id="OFF" value="0" token="OFF" description="Off" />
<bitenum id="ON" value="1" token="ON" description="On" />
</bitfield>
</register>
     <register id="FMT_HORZ" acronym="FMT_HORZ" offset="92" width="32" description="Data reformatter/video input interface horizontal information">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FMTSPH" width="13" begin="28" end="16" resetval="0" description="Start pixel horizontal from start of HD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FMTLNH" width="13" begin="12" end="0" resetval="0" description="Number of pixels in horizontal direction" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_VERT" acronym="FMT_VERT" offset="96" width="32" description="Data reformatter/video input interface vertical information">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FMTSLV" width="13" begin="28" end="16" resetval="0" description="Start line from start of VD" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="FMTLNV" width="13" begin="12" end="0" resetval="0" description="Number of lines in vertical direction" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR0" acronym="FMT_ADDR0" offset="100" width="32" description="Address pointer 0 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to " range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR1" acronym="FMT_ADDR1" offset="104" width="32" description="Address pointer 1 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR2" acronym="FMT_ADDR2" offset="108" width="32" description="Address pointer 2 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR3" acronym="FMT_ADDR3" offset="112" width="32" description="Address pointer 3 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR4" acronym="FMT_ADDR4" offset="116" width="32" description="Address pointer 4 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR5" acronym="FMT_ADDR5" offset="120" width="32" description="Address pointer 5 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR6" acronym="FMT_ADDR6" offset="124" width="32" description="Address pointer 6 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="FMT_ADDR7" acronym="FMT_ADDR7" offset="128" width="32" description="Address pointer 7 setup">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="LINE" width="2" begin="25" end="24" resetval="0" description="The output line the address belongs to" range="-" rwaccess="R/W">
<bitenum id="_1STLINE" value="0" token="_1STLINE" description="1st line" />
<bitenum id="_2NDLINE" value="1" token="_2NDLINE" description="2nd line" />
<bitenum id="_3RDLINE" value="2" token="_3RDLINE" description="3rd line" />
<bitenum id="_4THLINE" value="3" token="_4THLINE" description="4th line" />
</bitfield>
<bitfield id="_RESV_3" width="11" begin="23" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="INIT" width="13" begin="12" end="0" resetval="0" description="Initial address value If FMTCFG.LNUM = 0 (1-line), the maximum value of the address cannot exceed 4x1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 1 (2-line), the maximum value of the address cannot exceed 2x1376 -1 including the updates on it during the processing If FMTCFG.LNUM = 2 (3-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing If FMTCFG.LNUM = 3 (4-line), the maximum value of the address cannot exceed 1376 - 1 including the updates on it during the processing  The address should always be a positive number during the updates" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="PRGEVEN_0" acronym="PRGEVEN_0" offset="132" width="32" description="Program entries 0-7 for even line">
<bitfield id="EVEN7_ADDR" width="3" begin="31" end="29" resetval="0" description="EVEN7 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN7_UPDT" width="1" begin="28" end="28" resetval="0" description="EVEN7 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN6_ADDR" width="3" begin="27" end="25" resetval="0" description="EVEN6 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN6_UPDT" width="1" begin="24" end="24" resetval="0" description="EVEN6 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN5_ADDR" width="3" begin="23" end="21" resetval="0" description="EVEN5 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN5_UPDT" width="1" begin="20" end="20" resetval="0" description="EVEN5 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN4_ADDR" width="3" begin="19" end="17" resetval="0" description="EVEN4 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN4_UPDT" width="1" begin="16" end="16" resetval="0" description="EVEN4 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN3_ADDR" width="3" begin="15" end="13" resetval="0" description="EVEN3 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN3_UPDT" width="1" begin="12" end="12" resetval="0" description="EVEN3 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN2_ADDR" width="3" begin="11" end="9" resetval="0" description="EVEN2 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN2_UPDT" width="1" begin="8" end="8" resetval="0" description="EVEN2 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN1_ADDR" width="3" begin="7" end="5" resetval="0" description="EVEN1 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN1_UPDT" width="1" begin="4" end="4" resetval="0" description="EVEN1 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN0_ADDR" width="3" begin="3" end="1" resetval="0" description="EVEN0 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN0_UPDT" width="1" begin="0" end="0" resetval="0" description="EVEN0 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
</register>
     <register id="PRGEVEN_1" acronym="PRGEVEN_1" offset="136" width="32" description="Program entries 8-15 for even line">
<bitfield id="EVEN15_ADDR" width="3" begin="31" end="29" resetval="0" description="EVEN15 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN15_UPDT" width="1" begin="28" end="28" resetval="0" description="EVEN15 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN14_ADDR" width="3" begin="27" end="25" resetval="0" description="EVEN14 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN14_UPDT" width="1" begin="24" end="24" resetval="0" description="EVEN14 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN13_ADDR" width="3" begin="23" end="21" resetval="0" description="EVEN13 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN13_UPDT" width="1" begin="20" end="20" resetval="0" description="EVEN13 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN12_ADDR" width="3" begin="19" end="17" resetval="0" description="EVEN12 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN12_UPDT" width="1" begin="16" end="16" resetval="0" description="EVEN12 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN11_ADDR" width="3" begin="15" end="13" resetval="0" description="EVEN11 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN11_UPDT" width="1" begin="12" end="12" resetval="0" description="EVEN11 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN10_ADDR" width="3" begin="11" end="9" resetval="0" description="EVEN10 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN10_UPDT" width="1" begin="8" end="8" resetval="0" description="EVEN10 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN9_ADDR" width="3" begin="7" end="5" resetval="0" description="EVEN9 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN9_UPDT" width="1" begin="4" end="4" resetval="0" description="EVEN9 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="EVEN8_ADDR" width="3" begin="3" end="1" resetval="0" description="EVEN8 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="EVEN8_UPDT" width="1" begin="0" end="0" resetval="0" description="EVEN8 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
</register>
     <register id="PRGODD_0" acronym="PRGODD_0" offset="140" width="32" description="Program entries 0-7 for odd line">
<bitfield id="ODD7_ADDR" width="3" begin="31" end="29" resetval="0" description="ODD7 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD7_UPDT" width="1" begin="28" end="28" resetval="0" description="ODD7 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD6_ADDR" width="3" begin="27" end="25" resetval="0" description="ODD6 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD6_UPDT" width="1" begin="24" end="24" resetval="0" description="ODD6 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD5_ADDR" width="3" begin="23" end="21" resetval="0" description="ODD5 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD5_UPDT" width="1" begin="20" end="20" resetval="0" description="ODD5 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD4_ADDR" width="3" begin="19" end="17" resetval="0" description="ODD4 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD4_UPDT" width="1" begin="16" end="16" resetval="0" description="ODD4 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD3_ADDR" width="3" begin="15" end="13" resetval="0" description="ODD3 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD3_UPDT" width="1" begin="12" end="12" resetval="0" description="ODD3 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD2_ADDR" width="3" begin="11" end="9" resetval="0" description="ODD2 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD2_UPDT" width="1" begin="8" end="8" resetval="0" description="ODD2 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD1_ADDR" width="3" begin="7" end="5" resetval="0" description="ODD1 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD1_UPDT" width="1" begin="4" end="4" resetval="0" description="ODD1 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD0_ADDR" width="3" begin="3" end="1" resetval="0" description="ODD0 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD0_UPDT" width="1" begin="0" end="0" resetval="0" description="ODD0 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
</register>
     <register id="PRGODD_1" acronym="PRGODD_1" offset="144" width="32" description="Program entries 8-15 for odd line">
<bitfield id="ODD15_ADDR" width="3" begin="31" end="29" resetval="0" description="ODD15 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD15_UPDT" width="1" begin="28" end="28" resetval="0" description="ODD15 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD14_ADDR" width="3" begin="27" end="25" resetval="0" description="ODD14 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD14_UPDT" width="1" begin="24" end="24" resetval="0" description="ODD14 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD13_ADDR" width="3" begin="23" end="21" resetval="0" description="ODD13 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD13_UPDT" width="1" begin="20" end="20" resetval="0" description="ODD13 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD12_ADDR" width="3" begin="19" end="17" resetval="0" description="ODD12 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD12_UPDT" width="1" begin="16" end="16" resetval="0" description="ODD12 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD11_ADDR" width="3" begin="15" end="13" resetval="0" description="ODD11 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD11_UPDT" width="1" begin="12" end="12" resetval="0" description="ODD11 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD10_ADDR" width="3" begin="11" end="9" resetval="0" description="ODD10 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD10_UPDT" width="1" begin="8" end="8" resetval="0" description="ODD10 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD9_ADDR" width="3" begin="7" end="5" resetval="0" description="ODD9 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD9_UPDT" width="1" begin="4" end="4" resetval="0" description="ODD9 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
<bitfield id="ODD8_ADDR" width="3" begin="3" end="1" resetval="0" description="ODD8 Address update: Address specifier" range="-" rwaccess="R/W">
<bitenum id="ADDR0" value="0" token="ADDR0" description="ADDR0" />
<bitenum id="ADDR1" value="1" token="ADDR1" description="ADDR1" />
<bitenum id="ADDR2" value="2" token="ADDR2" description="ADDR2" />
<bitenum id="ADDR3" value="3" token="ADDR3" description="ADDR3" />
<bitenum id="ADDR4" value="4" token="ADDR4" description="ADDR4" />
<bitenum id="ADDR5" value="5" token="ADDR5" description="ADDR5" />
<bitenum id="ADDR6" value="6" token="ADDR6" description="ADDR6" />
<bitenum id="ADDR7" value="7" token="ADDR7" description="ADDR7" />
</bitfield>
<bitfield id="ODD8_UPDT" width="1" begin="0" end="0" resetval="0" description="ODD8 Address update: Increment specifier" range="-" rwaccess="R/W">
<bitenum id="INCR" value="0" token="INCR" description="ADDR* ++ (Auto increment)" />
<bitenum id="DECR" value="1" token="DECR" description="ADDR* -- (Auto decrement)" />
</bitfield>
</register>
     <register id="VP_OUT" acronym="VP_OUT" offset="148" width="32" description="Video port output settings">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VERT_NUM" width="14" begin="30" end="17" resetval="0" description="Number of vertical lines to clock out the video port The video port output is the input to the preview engine, h3A, and histogram modules (if selected for each module).  If the data reformatter is turned off, then the number of lines that can be clocked out of the video port should be at least 1 line less than the number of lines input from the sensor.  If the data reformatter is turned on, then the number of lines that can be clocked out of the video port should be less than (FMT_VERT.FMTLNV  1) * (FMTCFG.LNUM + 1)  The video port output VSYNC is generated right from the 1st video port input VSYNC itself" range="-" rwaccess="R/W"></bitfield>
<bitfield id="HORZ_NUM" width="13" begin="16" end="4" resetval="0" description="Number of horizontal pixels to clock out the video port Maximum offset allowed is 1376 if original input is broken down to 4 lines Maximum offset allowed is 1376 if original input is broken down to 3 lines Maximum offset allowed is 2*1376 if original input is broken down to 2 lines Maximum offset allowed is 4*1376 if original input is broken down to 1 line" range="-" rwaccess="R/W"></bitfield>
<bitfield id="HORZ_ST" width="4" begin="3" end="0" resetval="0" description="Horizontal start pixel in each output line Maximum offset allowed is 15, the video port output HSYNC is generated from this position on for each line. In order to be able to select an offset higher than 15, the input settings to the data reformatter should be configured appropriately. The purpose of this parameter is to allow for sensors that can read out a parallelogram image rather than a rectangular image" range="-" rwaccess="R/W"></bitfield>
</register>
</module>
