<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_bram</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_bram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>778427c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_bram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>778427c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c77cd0f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>47455be2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>URAM_LEN</spirit:name>
        <spirit:displayName>Uram Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.URAM_LEN">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_HOLDER_COUNTER</spirit:name>
        <spirit:displayName>Max Holder Counter</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_HOLDER_COUNTER">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HOLDER_COUNTER_BIT</spirit:name>
        <spirit:displayName>Holder Counter Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HOLDER_COUNTER_BIT">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_bram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_bram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_392bcc01</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_bram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_bram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/data/axi_bram.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/data/axi_bram.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/src/axi_bram.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/src/axi_bram.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_bram_v1_0/src/axi_bram_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_bram_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_47455be2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_bram_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>URAM_LEN</spirit:name>
      <spirit:displayName>Uram Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.URAM_LEN">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_HOLDER_COUNTER</spirit:name>
      <spirit:displayName>Max Holder Counter</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_HOLDER_COUNTER">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HOLDER_COUNTER_BIT</spirit:name>
      <spirit:displayName>Holder Counter Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HOLDER_COUNTER_BIT">2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_bram_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-03-23T16:05:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d7ccdb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280772ec_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115572fc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5010a6ef_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23082b5a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1135b44_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700724e5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687941d9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5274ce81_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf9c0e3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c57b433_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acb824e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3a884d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b14dd0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0610d1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ede6d2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7d9606_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e84b02_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea94526_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14996cc4_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49001042_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce790d0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc846_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ea02f9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1f2814_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0dbf60_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef39264_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c10480_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1136f065_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0cd868_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471421d9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d25f791_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e41a064_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fba1795_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f805cc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b92b51_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a87dbe8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acde1b7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fab0428_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b342d9c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5b52f9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa7b9b0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2758ac68_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56276039_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6aeca_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b78a708_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a26195_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c918a9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500e34c4_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333f3b52_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b63522_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10009510_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92203b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6855d7b8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3430c538_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee77980_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6f4704_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29246bc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e542580_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b25d6b6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168be55b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bf11c2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87a3d5d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4644c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307fd21d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bd0660_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533d5444_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b484f75_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7195b1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665d21ad_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101e1d56_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bbfd11_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad063a3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634ae319_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd84807_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@875e881_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456852a6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c7a63f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339d598a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440a5819_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d15d93_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce9abf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c277ea_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2848094a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6a57a7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dccc8be_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b734a8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5e12e9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6678f901_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e91cee1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6bee68_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a22150_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad44bdd_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2e6b72_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b10431a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb36d58_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131e31e5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30436b2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151e21fc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c0638e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1f8fd3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddf3014_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a546b86_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ffa33e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b31ac27_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a603d8b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100ee3ad_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e3d66a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6f914a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdb88e6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e822ff_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175b42be_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ceae55_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4dc107_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da7ca4d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e2748c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1c7e5a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e1ec8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fd795_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2a4c34_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10225e81_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2516fc08_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a712c2c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e76c5cf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4244c9bc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bf16b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6515d48c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b745284_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e5ac65_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502fa6d0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46913fac_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637b31de_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4bdb83_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc92310_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0ca32d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0e75ee_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447387ed_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fa3a17_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f32c798_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb51c6d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79540bda_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc0b285_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e61f7bf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef0174_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7629f610_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d6cff2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60db73d7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce5a36d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a27a8d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbc3187_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1f99cc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1250eb5b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4b9de5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a93b648_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8452a1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8990ca_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd29f15_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38578c0a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f45a77_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@887013_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d34b8a5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508149c6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13be3f3a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4373d67b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3309c4a6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12be74be_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eeceeb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b4bde6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cee2dc7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64934944_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4581a8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f179bfc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae53e8c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759e907d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29eb314d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580b4615_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e18b8ba_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3309507f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3baedcfa_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56807a35_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5621398c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1506eacb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfe6e21_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd22ec3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2cdf60_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215310e5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593cc7a3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29efc79e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593e54fa_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5646e322_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb0f977_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d45aae1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78624923_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4034b8f9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f5214f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f88153_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681b5b27_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439d833f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139aad0c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bcee85_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f4e23_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4b10bc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2207243a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efdf207_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b40b02c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e3786c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2a618_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce31a1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1920bd63_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c9a502_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e02254_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e39aba7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4421de73_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4450563c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129cd471_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530e41d3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316c6d58_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23627c96_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ae6a15_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540a96f7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4619f8a7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395df3c3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdb4ce9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bc098_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fa6ddc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9b03b6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292b568_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b18c73c_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27543569_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61648a17_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d72287f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11baedb3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c3635_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b369723_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e68a23f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1726dfbc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c6f6a8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/axi_bram_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7a37a091"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="03b04e4c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8ce0300f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2900f9c7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
