vendor_name = ModelSim
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ComputadorReBasico.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/testalu.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/WaveformAluSem2.vwf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/muxbus61.vhd
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/demux81.vhd
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Waveform.vwf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Sem3.vwf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramaSemana4.mif
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.qip
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/TestMemoriaSemana4.bdf
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/WaveformTestMemorySem4.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/db/altsyncram_ev24.tdf
design_name = TestMemoriaSemana4
instance = comp, \q[15]~output , q[15]~output, TestMemoriaSemana4, 1
instance = comp, \q[14]~output , q[14]~output, TestMemoriaSemana4, 1
instance = comp, \q[13]~output , q[13]~output, TestMemoriaSemana4, 1
instance = comp, \q[12]~output , q[12]~output, TestMemoriaSemana4, 1
instance = comp, \q[11]~output , q[11]~output, TestMemoriaSemana4, 1
instance = comp, \q[10]~output , q[10]~output, TestMemoriaSemana4, 1
instance = comp, \q[9]~output , q[9]~output, TestMemoriaSemana4, 1
instance = comp, \q[8]~output , q[8]~output, TestMemoriaSemana4, 1
instance = comp, \q[7]~output , q[7]~output, TestMemoriaSemana4, 1
instance = comp, \q[6]~output , q[6]~output, TestMemoriaSemana4, 1
instance = comp, \q[5]~output , q[5]~output, TestMemoriaSemana4, 1
instance = comp, \q[4]~output , q[4]~output, TestMemoriaSemana4, 1
instance = comp, \q[3]~output , q[3]~output, TestMemoriaSemana4, 1
instance = comp, \q[2]~output , q[2]~output, TestMemoriaSemana4, 1
instance = comp, \q[1]~output , q[1]~output, TestMemoriaSemana4, 1
instance = comp, \q[0]~output , q[0]~output, TestMemoriaSemana4, 1
instance = comp, \clock~input , clock~input, TestMemoriaSemana4, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, TestMemoriaSemana4, 1
instance = comp, \address[0]~input , address[0]~input, TestMemoriaSemana4, 1
instance = comp, \address[1]~input , address[1]~input, TestMemoriaSemana4, 1
instance = comp, \address[2]~input , address[2]~input, TestMemoriaSemana4, 1
instance = comp, \address[3]~input , address[3]~input, TestMemoriaSemana4, 1
instance = comp, \address[4]~input , address[4]~input, TestMemoriaSemana4, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, TestMemoriaSemana4, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TestMemoriaSemana4, 1
