<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>VLSI Logic Design with Cadence</title>
  <script src="https://cdn.tailwindcss.com"></script>
</head>
<body class="bg-gradient-to-br from-black via-gray-900 to-black text-gray-100 font-sans">
  <main class="max-w-5xl mx-auto py-16 px-6">
    <h1 class="text-5xl font-extrabold mb-10 text-center text-white">VLSI Logic Design with Cadence</h1>

    <!-- Overview Section -->
    <section class="mb-16">
      <h2 class="text-3xl font-semibold mb-4">üîç Project Overview</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        This VLSI project used <strong>Cadence Virtuoso</strong> to create custom digital logic circuits from schematic to layout. The designs included fundamental gates and combinational logic like adders. Each design was verified through <strong>DRC</strong> and <strong>LVS</strong> to ensure fabrication readiness.
      </p>
    </section>

    <!-- Block 1: Schematic Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">üß† Schematic Design</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/cadence-logic-gates.jpg" alt="Cadence Logic Gates Schematic" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Designed basic gates: AND, OR, XOR, NAND using CMOS transistor-level design.</li>
          <li>Built hierarchical blocks: half-adder and full-adder using gate-level components.</li>
          <li>Ensured schematic accuracy and clean netlists for layout translation.</li>
        </ul>
      </div>
    </section>

    <!-- Block 2: Layout Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">üß± Layout Implementation</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/cadence-adder-layout.jpg" alt="Adder Layout with DRC Passed" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Converted schematics into full-custom layouts with Cadence Virtuoso Layout Editor.</li>
          <li>Maintained efficient layout floorplans to reduce area and parasitic capacitance.</li>
          <li>Used metal layers, diffusion, poly, and contacts while respecting design rules.</li>
        </ul>
      </div>
    </section>

    <!-- Block 3: Verification -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">‚úÖ Verification & Simulation</h2>
      <ul class="text-gray-300 space-y-3 text-base list-disc list-inside">
        <li>Ran <strong>Design Rule Check (DRC)</strong> to fix any manufacturing violations.</li>
        <li>Completed <strong>Layout Versus Schematic (LVS)</strong> to ensure layout matched logical function.</li>
        <li>Simulated using <strong>Spectre</strong> to verify logic correctness, delay, and power characteristics.</li>
        <li>Documented all errors and resolved verification mismatches through iterative design improvements.</li>
      </ul>
    </section>

    <!-- Final Thoughts -->
    <section class="mb-20">
      <h2 class="text-2xl font-semibold mb-4">üìå Key Takeaways</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        This project bridged theoretical digital design with real-world fabrication constraints. It strengthened my understanding of CMOS circuits, hierarchical design, and the practical verification steps required in custom IC workflows.
      </p>
    </section>

    <div class="text-center">
      <a href="index.html" class="inline-block px-6 py-2 text-blue-400 hover:text-blue-300 transition duration-200">‚Üê Back to Portfolio</a>
    </div>
  </main>
</body>
</html>

