#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20f9d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20f9ef0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2105a80 .functor NOT 1, L_0x2130930, C4<0>, C4<0>, C4<0>;
L_0x2130690 .functor XOR 1, L_0x2130530, L_0x21305f0, C4<0>, C4<0>;
L_0x2130820 .functor XOR 1, L_0x2130690, L_0x2130750, C4<0>, C4<0>;
v0x212c690_0 .net *"_ivl_10", 0 0, L_0x2130750;  1 drivers
v0x212c790_0 .net *"_ivl_12", 0 0, L_0x2130820;  1 drivers
v0x212c870_0 .net *"_ivl_2", 0 0, L_0x212e690;  1 drivers
v0x212c930_0 .net *"_ivl_4", 0 0, L_0x2130530;  1 drivers
v0x212ca10_0 .net *"_ivl_6", 0 0, L_0x21305f0;  1 drivers
v0x212cb40_0 .net *"_ivl_8", 0 0, L_0x2130690;  1 drivers
v0x212cc20_0 .net "a", 0 0, v0x2129390_0;  1 drivers
v0x212ccc0_0 .net "b", 0 0, v0x2129430_0;  1 drivers
v0x212cd60_0 .net "c", 0 0, v0x21294d0_0;  1 drivers
v0x212ce00_0 .var "clk", 0 0;
v0x212cea0_0 .net "d", 0 0, v0x2129610_0;  1 drivers
v0x212cf40_0 .net "q_dut", 0 0, L_0x21303d0;  1 drivers
v0x212cfe0_0 .net "q_ref", 0 0, L_0x212d680;  1 drivers
v0x212d080_0 .var/2u "stats1", 159 0;
v0x212d120_0 .var/2u "strobe", 0 0;
v0x212d1c0_0 .net "tb_match", 0 0, L_0x2130930;  1 drivers
v0x212d280_0 .net "tb_mismatch", 0 0, L_0x2105a80;  1 drivers
v0x212d340_0 .net "wavedrom_enable", 0 0, v0x2129700_0;  1 drivers
v0x212d3e0_0 .net "wavedrom_title", 511 0, v0x21297a0_0;  1 drivers
L_0x212e690 .concat [ 1 0 0 0], L_0x212d680;
L_0x2130530 .concat [ 1 0 0 0], L_0x212d680;
L_0x21305f0 .concat [ 1 0 0 0], L_0x21303d0;
L_0x2130750 .concat [ 1 0 0 0], L_0x212d680;
L_0x2130930 .cmp/eeq 1, L_0x212e690, L_0x2130820;
S_0x20fa080 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x20f9ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20e5ea0 .functor NOT 1, v0x2129390_0, C4<0>, C4<0>, C4<0>;
L_0x20fa7e0 .functor XOR 1, L_0x20e5ea0, v0x2129430_0, C4<0>, C4<0>;
L_0x2105af0 .functor XOR 1, L_0x20fa7e0, v0x21294d0_0, C4<0>, C4<0>;
L_0x212d680 .functor XOR 1, L_0x2105af0, v0x2129610_0, C4<0>, C4<0>;
v0x2105cf0_0 .net *"_ivl_0", 0 0, L_0x20e5ea0;  1 drivers
v0x2105d90_0 .net *"_ivl_2", 0 0, L_0x20fa7e0;  1 drivers
v0x20e5ff0_0 .net *"_ivl_4", 0 0, L_0x2105af0;  1 drivers
v0x20e6090_0 .net "a", 0 0, v0x2129390_0;  alias, 1 drivers
v0x2128750_0 .net "b", 0 0, v0x2129430_0;  alias, 1 drivers
v0x2128860_0 .net "c", 0 0, v0x21294d0_0;  alias, 1 drivers
v0x2128920_0 .net "d", 0 0, v0x2129610_0;  alias, 1 drivers
v0x21289e0_0 .net "q", 0 0, L_0x212d680;  alias, 1 drivers
S_0x2128b40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x20f9ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2129390_0 .var "a", 0 0;
v0x2129430_0 .var "b", 0 0;
v0x21294d0_0 .var "c", 0 0;
v0x2129570_0 .net "clk", 0 0, v0x212ce00_0;  1 drivers
v0x2129610_0 .var "d", 0 0;
v0x2129700_0 .var "wavedrom_enable", 0 0;
v0x21297a0_0 .var "wavedrom_title", 511 0;
E_0x20f4cc0/0 .event negedge, v0x2129570_0;
E_0x20f4cc0/1 .event posedge, v0x2129570_0;
E_0x20f4cc0 .event/or E_0x20f4cc0/0, E_0x20f4cc0/1;
E_0x20f4f10 .event posedge, v0x2129570_0;
E_0x20de9f0 .event negedge, v0x2129570_0;
S_0x2128e90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2128b40;
 .timescale -12 -12;
v0x2129090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2129190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2128b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2129900 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x20f9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x212d7b0 .functor NOT 1, v0x2129430_0, C4<0>, C4<0>, C4<0>;
L_0x212d820 .functor AND 1, v0x2129390_0, L_0x212d7b0, C4<1>, C4<1>;
L_0x212d8b0 .functor NOT 1, v0x21294d0_0, C4<0>, C4<0>, C4<0>;
L_0x212d920 .functor AND 1, L_0x212d820, L_0x212d8b0, C4<1>, C4<1>;
L_0x212da60 .functor NOT 1, v0x2129610_0, C4<0>, C4<0>, C4<0>;
L_0x212dad0 .functor AND 1, L_0x212d920, L_0x212da60, C4<1>, C4<1>;
L_0x212dc20 .functor NOT 1, v0x2129390_0, C4<0>, C4<0>, C4<0>;
L_0x212dc90 .functor AND 1, L_0x212dc20, v0x2129430_0, C4<1>, C4<1>;
L_0x212dda0 .functor NOT 1, v0x21294d0_0, C4<0>, C4<0>, C4<0>;
L_0x212de10 .functor AND 1, L_0x212dc90, L_0x212dda0, C4<1>, C4<1>;
L_0x212df80 .functor AND 1, L_0x212de10, v0x2129610_0, C4<1>, C4<1>;
L_0x212dff0 .functor OR 1, L_0x212dad0, L_0x212df80, C4<0>, C4<0>;
L_0x212e170 .functor NOT 1, v0x2129390_0, C4<0>, C4<0>, C4<0>;
L_0x212e1e0 .functor AND 1, L_0x212e170, v0x2129430_0, C4<1>, C4<1>;
L_0x212e100 .functor AND 1, L_0x212e1e0, v0x21294d0_0, C4<1>, C4<1>;
L_0x212e370 .functor NOT 1, v0x2129610_0, C4<0>, C4<0>, C4<0>;
L_0x212e470 .functor AND 1, L_0x212e100, L_0x212e370, C4<1>, C4<1>;
L_0x212e580 .functor OR 1, L_0x212dff0, L_0x212e470, C4<0>, C4<0>;
L_0x212e730 .functor NOT 1, v0x2129430_0, C4<0>, C4<0>, C4<0>;
L_0x212e8b0 .functor AND 1, v0x2129390_0, L_0x212e730, C4<1>, C4<1>;
L_0x212eb30 .functor AND 1, L_0x212e8b0, v0x21294d0_0, C4<1>, C4<1>;
L_0x212ed00 .functor AND 1, L_0x212eb30, v0x2129610_0, C4<1>, C4<1>;
L_0x212ef90 .functor OR 1, L_0x212e580, L_0x212ed00, C4<0>, C4<0>;
L_0x212f0a0 .functor AND 1, v0x2129390_0, v0x2129430_0, C4<1>, C4<1>;
L_0x212f1e0 .functor NOT 1, v0x21294d0_0, C4<0>, C4<0>, C4<0>;
L_0x212f250 .functor AND 1, L_0x212f0a0, L_0x212f1e0, C4<1>, C4<1>;
L_0x212f440 .functor AND 1, L_0x212f250, v0x2129610_0, C4<1>, C4<1>;
L_0x212f500 .functor OR 1, L_0x212ef90, L_0x212f440, C4<0>, C4<0>;
L_0x212f700 .functor AND 1, v0x2129390_0, v0x2129430_0, C4<1>, C4<1>;
L_0x212f770 .functor AND 1, L_0x212f700, v0x21294d0_0, C4<1>, C4<1>;
L_0x212f930 .functor NOT 1, v0x2129610_0, C4<0>, C4<0>, C4<0>;
L_0x212f9a0 .functor AND 1, L_0x212f770, L_0x212f930, C4<1>, C4<1>;
L_0x212fbc0 .functor OR 1, L_0x212f500, L_0x212f9a0, C4<0>, C4<0>;
L_0x212fcd0 .functor NOT 1, v0x2129390_0, C4<0>, C4<0>, C4<0>;
L_0x212fe60 .functor NOT 1, v0x2129430_0, C4<0>, C4<0>, C4<0>;
L_0x212fed0 .functor AND 1, L_0x212fcd0, L_0x212fe60, C4<1>, C4<1>;
L_0x2130110 .functor AND 1, L_0x212fed0, v0x21294d0_0, C4<1>, C4<1>;
L_0x21301d0 .functor AND 1, L_0x2130110, v0x2129610_0, C4<1>, C4<1>;
L_0x21303d0 .functor OR 1, L_0x212fbc0, L_0x21301d0, C4<0>, C4<0>;
v0x2129bf0_0 .net *"_ivl_0", 0 0, L_0x212d7b0;  1 drivers
v0x2129cd0_0 .net *"_ivl_10", 0 0, L_0x212dad0;  1 drivers
v0x2129db0_0 .net *"_ivl_12", 0 0, L_0x212dc20;  1 drivers
v0x2129ea0_0 .net *"_ivl_14", 0 0, L_0x212dc90;  1 drivers
v0x2129f80_0 .net *"_ivl_16", 0 0, L_0x212dda0;  1 drivers
v0x212a0b0_0 .net *"_ivl_18", 0 0, L_0x212de10;  1 drivers
v0x212a190_0 .net *"_ivl_2", 0 0, L_0x212d820;  1 drivers
v0x212a270_0 .net *"_ivl_20", 0 0, L_0x212df80;  1 drivers
v0x212a350_0 .net *"_ivl_22", 0 0, L_0x212dff0;  1 drivers
v0x212a430_0 .net *"_ivl_24", 0 0, L_0x212e170;  1 drivers
v0x212a510_0 .net *"_ivl_26", 0 0, L_0x212e1e0;  1 drivers
v0x212a5f0_0 .net *"_ivl_28", 0 0, L_0x212e100;  1 drivers
v0x212a6d0_0 .net *"_ivl_30", 0 0, L_0x212e370;  1 drivers
v0x212a7b0_0 .net *"_ivl_32", 0 0, L_0x212e470;  1 drivers
v0x212a890_0 .net *"_ivl_34", 0 0, L_0x212e580;  1 drivers
v0x212a970_0 .net *"_ivl_36", 0 0, L_0x212e730;  1 drivers
v0x212aa50_0 .net *"_ivl_38", 0 0, L_0x212e8b0;  1 drivers
v0x212ab30_0 .net *"_ivl_4", 0 0, L_0x212d8b0;  1 drivers
v0x212ac10_0 .net *"_ivl_40", 0 0, L_0x212eb30;  1 drivers
v0x212acf0_0 .net *"_ivl_42", 0 0, L_0x212ed00;  1 drivers
v0x212add0_0 .net *"_ivl_44", 0 0, L_0x212ef90;  1 drivers
v0x212aeb0_0 .net *"_ivl_46", 0 0, L_0x212f0a0;  1 drivers
v0x212af90_0 .net *"_ivl_48", 0 0, L_0x212f1e0;  1 drivers
v0x212b070_0 .net *"_ivl_50", 0 0, L_0x212f250;  1 drivers
v0x212b150_0 .net *"_ivl_52", 0 0, L_0x212f440;  1 drivers
v0x212b230_0 .net *"_ivl_54", 0 0, L_0x212f500;  1 drivers
v0x212b310_0 .net *"_ivl_56", 0 0, L_0x212f700;  1 drivers
v0x212b3f0_0 .net *"_ivl_58", 0 0, L_0x212f770;  1 drivers
v0x212b4d0_0 .net *"_ivl_6", 0 0, L_0x212d920;  1 drivers
v0x212b5b0_0 .net *"_ivl_60", 0 0, L_0x212f930;  1 drivers
v0x212b690_0 .net *"_ivl_62", 0 0, L_0x212f9a0;  1 drivers
v0x212b770_0 .net *"_ivl_64", 0 0, L_0x212fbc0;  1 drivers
v0x212b850_0 .net *"_ivl_66", 0 0, L_0x212fcd0;  1 drivers
v0x212bb40_0 .net *"_ivl_68", 0 0, L_0x212fe60;  1 drivers
v0x212bc20_0 .net *"_ivl_70", 0 0, L_0x212fed0;  1 drivers
v0x212bd00_0 .net *"_ivl_72", 0 0, L_0x2130110;  1 drivers
v0x212bde0_0 .net *"_ivl_74", 0 0, L_0x21301d0;  1 drivers
v0x212bec0_0 .net *"_ivl_8", 0 0, L_0x212da60;  1 drivers
v0x212bfa0_0 .net "a", 0 0, v0x2129390_0;  alias, 1 drivers
v0x212c040_0 .net "b", 0 0, v0x2129430_0;  alias, 1 drivers
v0x212c130_0 .net "c", 0 0, v0x21294d0_0;  alias, 1 drivers
v0x212c220_0 .net "d", 0 0, v0x2129610_0;  alias, 1 drivers
v0x212c310_0 .net "q", 0 0, L_0x21303d0;  alias, 1 drivers
S_0x212c470 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x20f9ef0;
 .timescale -12 -12;
E_0x20f4a60 .event anyedge, v0x212d120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x212d120_0;
    %nor/r;
    %assign/vec4 v0x212d120_0, 0;
    %wait E_0x20f4a60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2128b40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2129610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21294d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2129430_0, 0;
    %assign/vec4 v0x2129390_0, 0;
    %wait E_0x20de9f0;
    %wait E_0x20f4f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2129610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21294d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2129430_0, 0;
    %assign/vec4 v0x2129390_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20f4cc0;
    %load/vec4 v0x2129390_0;
    %load/vec4 v0x2129430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21294d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2129610_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2129610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21294d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2129430_0, 0;
    %assign/vec4 v0x2129390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2129190;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20f4cc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2129610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21294d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2129430_0, 0;
    %assign/vec4 v0x2129390_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20f9ef0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x212ce00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x212d120_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20f9ef0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x212ce00_0;
    %inv;
    %store/vec4 v0x212ce00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20f9ef0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2129570_0, v0x212d280_0, v0x212cc20_0, v0x212ccc0_0, v0x212cd60_0, v0x212cea0_0, v0x212cfe0_0, v0x212cf40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20f9ef0;
T_7 ;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x212d080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20f9ef0;
T_8 ;
    %wait E_0x20f4cc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x212d080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212d080_0, 4, 32;
    %load/vec4 v0x212d1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212d080_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x212d080_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212d080_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x212cfe0_0;
    %load/vec4 v0x212cfe0_0;
    %load/vec4 v0x212cf40_0;
    %xor;
    %load/vec4 v0x212cfe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212d080_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x212d080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212d080_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit2/iter0/response11/top_module.sv";
