# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000512 4096 4.57118e-41 1200 44224 8.6528 191.955 262.189 462.845 462.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000512 4096 4.57748e-41 1200 44208 8.65008 221.704 262.149 492.553 492.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000512 4096 4.58757e-41 1200 44160 8.63901 230.964 261.752 501.405 501.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000512 4096 4.58855e-41 1200 44160 8.64397 214.119 261.996 484.808 484.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000512 4096 4.56347e-41 1200 44200 8.66304 217.414 262.039 488.166 488.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000512 4096 4.5566e-41 1200 44128 8.63027 223.865 261.901 494.446 494.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000512 4096 4.56739e-41 1200 44160 8.66067 223.764 264.493 496.969 497.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000512 4096 4.57272e-41 1200 44160 8.65248 218.36 261.971 489.043 489.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000512 4096 4.58337e-41 1200 43968 8.61955 218.894 261.477 489.041 489.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000512 4096 4.56543e-41 1200 44000 8.63027 234.55 261.726 504.956 505.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000512 4096 4.59009e-41 1200 44032 8.6528 275.655 261.974 546.332 546.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 0.000512 4096 4.58169e-41 1200 44256 8.65894 188.506 262.191 459.406 459.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 0.000512 4096 4.58729e-41 1200 44240 8.6551 190.644 262.157 461.506 461.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000512 4096 4.56067e-41 1200 44208 8.64854 190.253 261.806 460.758 460.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000512 4096 4.56963e-41 1200 44240 8.65674 193.862 262.017 464.588 464.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000512 4096 4.56291e-41 1200 44224 8.65894 198.897 262.016 469.625 469.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000512 4096 4.55716e-41 1200 44208 8.64976 226.318 261.91 496.931 496.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000512 4096 4.57412e-41 1200 44160 8.63114 220.879 261.718 491.28 491.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000512 4096 4.56361e-41 1200 44160 8.64051 236.123 261.8 506.615 506.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000512 4096 4.5751e-41 1200 44200 8.64858 234.081 262.282 505.065 505.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000512 4096 4.58743e-41 1200 44128 8.62848 235.059 261.726 505.462 505.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000512 4096 4.5744e-41 1200 44160 8.6521 231.163 261.899 501.77 501.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000512 4096 4.58112e-41 1200 44160 8.65056 222.884 262.228 493.814 493.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000512 4096 4.58995e-41 1200 43968 8.62166 258.408 261.246 528.327 528.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000512 4096 4.58995e-41 1200 44000 8.62822 260.449 261.504 530.632 530.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000512 4096 4.57804e-41 1200 44032 8.65485 238.386 262.226 509.318 509.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 0.000512 4096 4.57706e-41 1200 44256 8.6569 179.102 262.018 449.829 449.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 0.000512 4096 4.5587e-41 1200 44240 8.6496 201.937 261.972 472.611 472.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000512 4096 4.56543e-41 1200 44208 8.6424 187.572 262.049 458.315 458.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000512 4096 4.57552e-41 1200 44240 8.65894 191.341 262.059 462.112 462.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000512 4096 4.56669e-41 1200 44224 8.6544 191.492 262.011 462.211 462.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000512 4096 4.58379e-41 1200 44208 8.64906 237.727 261.941 508.37 508.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000512 4096 4.57874e-41 1200 44064 8.62461 165.566 261.744 435.984 436.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000512 4096 4.57342e-41 1200 44160 8.62538 228.438 261.759 498.872 498.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000512 4096 4.57076e-41 1200 44000 8.61818 160.627 261.331 430.626 430.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000512 4096 4.56333e-41 1200 44160 8.63437 214.308 261.801 484.795 484.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000512 4096 4.56921e-41 1200 43968 8.61568 154.724 261.282 424.674 424.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000512 4096 4.57076e-41 1200 44200 8.65683 224.458 262.29 495.455 495.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000512 4096 4.55856e-41 1200 44000 8.63187 157.94 261.54 428.164 428.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000512 4096 4.57622e-41 1200 44128 8.63197 285.501 261.75 555.933 555.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000512 4096 4.5723e-41 1200 43904 8.59955 188.667 261.335 458.651 458.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000512 4096 4.58197e-41 1200 44160 8.69302 276.418 262.167 547.328 547.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000512 4096 4.58211e-41 1200 43920 8.61082 185.733 261.477 455.874 455.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000512 4096 4.56865e-41 1200 44160 8.65811 267.111 262.166 537.984 538.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000512 4096 4.58435e-41 1200 44032 8.6527 180.429 262.212 451.346 451.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000512 4096 4.58729e-41 1200 43968 8.62346 232.364 261.266 502.301 502.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000512 4096 4.56683e-41 1200 43776 8.60992 162.783 261.329 432.773 432.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000512 4096 4.56165e-41 1200 44000 8.62819 241.425 261.509 511.612 511.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000512 4096 4.5587e-41 1200 43600 8.57907 170.697 260.444 439.775 439.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 0.000512 4096 4.57244e-41 1200 44256 8.65062 176.182 261.976 446.858 446.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000512 4096 4.56991e-41 1200 44240 8.65354 187.49 262.124 458.318 458.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000512 4096 4.57888e-41 1200 44208 8.64691 185.93 262.054 456.683 456.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 0.000512 4096 4.56375e-41 1200 44160 8.63962 119.94 261.842 390.474 390.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000512 4096 4.56781e-41 1200 44240 8.65485 214.52 262.017 485.242 485.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000512 4096 4.56711e-41 1200 44128 8.63437 136.064 261.71 406.458 406.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000512 4096 4.56977e-41 1200 44224 8.64131 206.152 261.96 476.805 476.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000512 4096 4.58309e-41 1200 44160 8.65331 136.71 262.222 407.639 407.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000512 4096 4.56669e-41 1200 44208 8.64758 228.303 262.154 499.156 499.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000512 4096 4.58141e-41 1200 44064 8.63498 160.555 261.716 430.956 431.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000512 4096 4.58239e-41 1200 44160 8.63462 215.057 261.88 485.624 485.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000512 4096 4.58771e-41 1200 44000 8.61798 155.3 261.292 425.259 425.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000512 4096 4.56207e-41 1200 44160 8.64051 276.531 262.017 547.238 547.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000512 4096 4.55786e-41 1200 43968 8.62112 177.684 261.217 447.574 447.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000512 4096 4.57538e-41 1200 44200 8.65581 273.05 262.072 543.829 543.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000512 4096 4.57314e-41 1200 44000 8.62618 185.265 261.749 455.689 455.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000512 4096 4.57048e-41 1200 44128 8.62582 266.719 261.657 537.055 537.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000512 4096 4.56823e-41 1200 43904 8.5976 176.087 261.336 446.072 446.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000512 4096 4.55758e-41 1200 44160 8.64899 259.174 261.938 529.811 529.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000512 4096 4.56361e-41 1200 43920 8.61587 167.614 261.291 437.571 437.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000512 4096 4.58659e-41 1200 44160 8.65229 248.175 261.92 518.796 518.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000512 4096 4.57132e-41 1200 44032 8.66099 166.787 262.195 437.692 437.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 0.000512 4096 4.57174e-41 1200 44256 8.65802 200.655 261.978 471.339 471.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000512 4096 4.55674e-41 1200 44240 8.65075 180.19 261.975 450.867 450.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 0.000512 4096 4.58743e-41 1200 44160 8.63155 116.323 261.652 386.655 386.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000512 4096 4.55912e-41 1200 44208 8.6463 191.784 261.801 462.283 462.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 0.000512 4096 4.56739e-41 1200 44160 8.63926 124.275 262 394.963 395.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000512 4096 4.58477e-41 1200 44240 8.6569 206.246 262.023 476.974 477.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000512 4096 4.56697e-41 1200 44128 8.62253 131.705 261.872 402.25 402.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000512 4096 4.57748e-41 1200 44224 8.6576 213.421 262.194 484.324 484.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000512 4096 4.58098e-41 1200 44160 8.65494 141.122 262.19 412.017 412.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000512 4096 4.57804e-41 1200 44208 8.65418 227.39 261.966 498.062 498.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000512 4096 4.5779e-41 1200 44064 8.63437 164.368 261.484 434.536 434.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000512 4096 4.55604e-41 1200 44160 8.63776 220.686 261.962 491.335 491.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000512 4096 4.58701e-41 1200 44000 8.61533 156.264 261.29 426.22 426.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000512 4096 4.58533e-41 1200 44160 8.6473 270.445 262.05 541.194 541.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000512 4096 4.55562e-41 1200 43968 8.62003 181.208 261.286 451.166 451.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000512 4096 4.57216e-41 1200 44200 8.6487 271.127 262.044 541.869 541.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000512 4096 4.58715e-41 1200 44000 8.62397 182.526 261.723 452.923 452.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000512 4096 4.58883e-41 1200 44128 8.63232 260.914 261.737 531.333 531.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000512 4096 4.5737e-41 1200 43904 8.59552 171.337 261.113 441.094 441.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000512 4096 4.58841e-41 1200 44160 8.65117 253.493 262.367 524.563 524.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000512 4096 4.57776e-41 1200 43920 8.61798 167.018 261.479 437.163 437.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000512 4096 4.5709e-41 1200 44160 8.65178 242.633 262.222 513.555 513.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000512 4096 4.56571e-41 1200 44032 8.65594 171.895 261.974 442.576 442.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 0.000512 4096 4.56053e-41 1216 44192 8.6569 177.009 262.206 447.921 447.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 0.000512 4096 4.56655e-41 1216 44160 8.65482 113.871 261.947 384.522 384.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000512 4096 4.58281e-41 1216 44200 8.65731 181.512 262.04 452.258 452.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 0.000512 4096 4.58155e-41 1216 44160 8.65421 116.974 262.081 387.758 387.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000512 4096 4.58225e-41 1216 44160 8.64419 198.625 261.805 469.126 469.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000512 4096 4.58014e-41 1216 44064 8.63309 127.182 261.86 397.728 397.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000512 4096 4.55548e-41 1216 44184 8.66122 194.193 262.279 465.186 465.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000512 4096 4.57888e-41 1216 44128 8.64666 125.157 262.257 396.112 396.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000512 4096 4.59079e-41 1216 44016 8.64211 102.945 261.937 373.575 373.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000512 4096 4.56333e-41 1216 44160 8.65546 194.892 262.197 465.794 465.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000512 4096 4.58533e-41 1216 44032 8.63034 132.344 261.741 402.767 402.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000512 4096 4.56473e-41 1216 43968 8.63258 109.518 261.857 380.058 380.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000512 4096 4.56263e-41 1216 44136 8.6439 281.123 262.117 551.935 551.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000512 4096 4.59051e-41 1216 44064 8.64259 180.689 261.87 451.252 451.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000512 4096 4.56753e-41 1216 43848 8.60192 147.685 261.338 417.675 417.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000512 4096 4.58603e-41 1216 44160 8.65053 264.186 262.035 534.921 534.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000512 4096 4.56949e-41 1216 44000 8.63027 178.272 261.83 448.782 448.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000512 4096 4.56571e-41 1216 43920 8.63629 149.217 261.807 419.713 419.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000512 4096 4.5566e-41 1216 44064 8.63619 248.406 261.852 518.946 519.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000512 4096 4.56641e-41 1216 43968 8.63085 161.497 261.61 431.788 431.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000512 4096 4.56095e-41 1216 43776 8.6016 139.997 261.279 409.929 409.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000512 4096 4.56991e-41 1216 44100 8.63846 245.176 262.048 515.913 515.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000512 4096 4.57202e-41 1216 44000 8.64051 170.789 261.863 441.343 441.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000512 4096 4.56795e-41 1216 43800 8.62502 141.668 261.326 411.671 411.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000512 4096 4.56081e-41 1216 44128 8.66099 237.601 262.284 508.595 508.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000512 4096 4.56361e-41 1216 43904 8.61987 167.606 261.476 437.752 437.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000512 4096 4.56305e-41 1216 43680 8.59123 136.331 260.884 405.856 405.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000512 4096 4.58813e-41 1216 44040 8.63402 235.604 261.618 505.905 505.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000512 4096 4.57748e-41 1216 43920 8.62886 167.717 261.85 438.248 438.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000512 4096 4.56571e-41 1216 43560 8.57907 138.149 260.315 407.092 407.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000512 4096 4.58743e-41 1216 44032 8.63235 234.138 261.604 504.428 504.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000512 4096 4.57454e-41 1216 43776 8.6016 158.754 261.135 428.543 428.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000512 4096 4.57342e-41 1216 43776 8.63238 146.838 261.857 417.379 417.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 0.000512 4096 4.57734e-41 1200 44256 8.6528 178.821 262.195 449.719 449.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 0.000512 4096 4.57888e-41 1200 44224 8.6575 115.846 262.167 386.723 386.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000512 4096 4.55898e-41 1200 44240 8.65699 203.137 261.934 473.778 473.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 0.000512 4096 4.56991e-41 1200 44160 8.63466 131.18 261.714 401.58 401.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 0.000512 4096 4.56739e-41 1200 44160 8.65066 106.562 261.967 377.229 377.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000512 4096 4.59093e-41 1200 44208 8.64134 187.677 261.741 458.111 458.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000512 4096 4.55842e-41 1200 44160 8.64438 123.475 262.048 394.22 394.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000512 4096 4.57734e-41 1200 44064 8.62758 102.081 261.792 372.55 372.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000512 4096 4.55758e-41 1200 44240 8.65261 266.658 262.019 537.379 537.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000512 4096 4.59107e-41 1200 44128 8.63194 169.14 261.965 439.787 439.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000512 4096 4.56683e-41 1200 44016 8.63322 138.463 261.664 408.813 408.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000512 4096 4.57019e-41 1200 44224 8.6487 249.948 262.019 520.664 520.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000512 4096 4.57636e-41 1200 44160 8.65485 159.041 261.953 429.7 429.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000512 4096 4.5716e-41 1200 43968 8.61914 129.288 261.279 399.236 399.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000512 4096 4.58183e-41 1200 44208 8.6528 256.819 262.12 527.641 527.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000512 4096 4.55884e-41 1200 44064 8.62781 168.143 261.766 438.59 438.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000512 4096 4.58393e-41 1200 44064 8.64717 147.755 262.147 418.603 418.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000512 4096 4.58869e-41 1200 43776 8.58656 131.326 263.267 403.229 403.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000512 4096 4.56921e-41 1200 44160 8.63222 241.445 261.935 512.062 512.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000512 4096 4.56431e-41 1200 44000 8.624 163.709 261.333 433.717 433.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000512 4096 4.56613e-41 1200 43920 8.62003 138.425 261.54 408.637 408.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000512 4096 4.55618e-41 1200 43840 8.61411 139.255 261.297 409.218 409.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000512 4096 4.56557e-41 1200 44160 8.6423 226.941 261.744 497.378 497.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000512 4096 4.57776e-41 1200 43968 8.6217 162.332 261.29 432.297 432.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000512 4096 4.57244e-41 1200 43776 8.59341 133.991 260.813 403.446 403.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000512 4096 4.58155e-41 1200 43776 8.61802 126.064 261.328 396.06 396.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000512 4096 4.56837e-41 1200 44200 8.6528 235.339 262.292 506.334 506.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000512 4096 4.58183e-41 1200 44000 8.62506 161.359 261.514 431.55 431.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000512 4096 4.57286e-41 1200 43800 8.59382 142.889 260.899 412.433 412.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000512 4096 4.56151e-41 1200 43600 8.57088 128.516 260.428 397.566 397.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 0.000512 4096 4.56249e-41 1200 44256 8.6601 193.362 262.171 464.244 464.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 0.000512 4096 4.57104e-41 1200 44224 8.65894 125.012 262.009 395.731 395.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 0.000512 4096 4.58056e-41 1200 44160 8.63562 104.329 262.049 375.064 375.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000512 4096 4.55618e-41 1200 44240 8.65242 186.298 261.934 456.937 456.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 0.000512 4096 4.56501e-41 1200 44160 8.63232 123.281 261.963 393.926 393.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 0.000512 4096 4.57832e-41 1200 44160 8.65085 101.363 261.933 371.998 372.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000512 4096 4.56431e-41 1200 44208 8.64819 258.486 262.027 529.212 529.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000512 4096 4.57524e-41 1200 44160 8.63978 165.261 262.025 435.976 436.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000512 4096 4.57454e-41 1200 44064 8.62886 133.652 261.737 404.068 404.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 0.000512 4096 4.56781e-41 1200 43968 8.61757 113.029 261.535 383.232 383.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000512 4096 4.58771e-41 1200 44240 8.65958 241.11 262.063 511.883 511.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000512 4096 4.57874e-41 1200 44128 8.63219 152.879 261.88 423.443 423.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000512 4096 4.58701e-41 1200 44016 8.62864 125.951 261.456 396.087 396.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000512 4096 4.58169e-41 1200 43904 8.60458 113.351 261.364 383.368 383.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000512 4096 4.58127e-41 1200 44224 8.6543 231.148 262.197 502.048 502.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000512 4096 4.58141e-41 1200 44160 8.65645 151.764 262.013 422.481 422.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000512 4096 4.57776e-41 1200 43968 8.61702 126.52 261.499 396.685 396.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000512 4096 4.58239e-41 1200 44032 8.65165 111.895 262.194 382.794 382.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000512 4096 4.56585e-41 1200 44208 8.65645 231.528 262.125 502.36 502.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000512 4096 4.55674e-41 1200 44064 8.63178 161.28 261.548 431.508 431.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000512 4096 4.58141e-41 1200 44064 8.6569 136.959 262.127 407.794 407.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000512 4096 4.57958e-41 1200 43776 8.58509 136.396 260.728 405.76 405.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000512 4096 4.57678e-41 1200 44160 8.64003 228.555 261.894 499.142 499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000512 4096 4.5559e-41 1200 44000 8.61389 163.288 261.483 433.434 433.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000512 4096 4.57972e-41 1200 43920 8.61594 136.033 261.256 405.956 406.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.000512 4096 4.58141e-41 1200 43840 8.62413 126.125 261.531 396.331 396.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 0.000512 4096 4.55898e-41 1200 44256 8.65053 201.503 261.935 472.139 472.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 0.000512 4096 4.58561e-41 1200 44224 8.65366 130.068 261.955 400.728 400.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 0.000512 4096 4.55997e-41 1200 44160 8.6449 106.477 262.019 377.193 377.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000512 4096 4.56627e-41 1200 44240 8.6503 188.255 261.938 458.894 458.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000512 4096 4.55632e-41 1200 44160 8.63232 121.273 261.76 391.718 391.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 0.000512 4096 4.5765e-41 1200 44160 8.64966 102.353 262.176 373.23 373.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 0.000512 4096 4.5751e-41 1200 44000 8.62125 88.3814 261.509 358.561 358.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000512 4096 4.58281e-41 1200 44208 8.64461 255.396 261.788 525.881 525.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000512 4096 4.58995e-41 1200 44160 8.63885 160.566 262.025 431.28 431.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000512 4096 4.57706e-41 1200 44064 8.62822 131.238 261.761 401.68 401.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 0.000512 4096 4.57174e-41 1200 43968 8.62003 111.915 261.473 382.062 382.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000512 4096 4.56585e-41 1200 44240 8.66058 232.78 261.962 503.455 503.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000512 4096 4.56347e-41 1200 44128 8.63021 150.231 261.903 420.817 420.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000512 4096 4.56823e-41 1200 44016 8.62342 124.495 261.605 394.773 394.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000512 4096 4.57328e-41 1200 43904 8.59968 111.863 261.363 381.878 381.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000512 4096 4.57033e-41 1200 44224 8.64931 232.081 262.224 503.006 503.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000512 4096 4.56683e-41 1200 44160 8.65357 151.849 261.95 422.502 422.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000512 4096 4.5751e-41 1200 43968 8.62195 128.33 261.533 398.532 398.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000512 4096 4.56305e-41 1200 44032 8.6561 114.031 262.224 384.961 385.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000512 4096 4.57944e-41 1200 44208 8.64906 239.336 261.94 509.975 510.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000512 4096 4.58351e-41 1200 44064 8.6287 171.983 261.585 442.248 442.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000512 4096 4.5758e-41 1200 44064 8.6528 141.753 261.877 412.333 412.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000512 4096 4.5709e-41 1200 43776 8.59382 133.486 261.024 403.154 403.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000512 4096 4.5793e-41 1200 43920 8.65373 124.05 262.178 394.933 394.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000512 4096 4.57412e-41 1200 44160 8.63437 231.479 261.96 502.122 502.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000512 4096 4.55898e-41 1200 44000 8.61853 161.053 261.55 431.272 431.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000512 4096 4.55856e-41 1200 43920 8.61766 137.54 261.276 407.486 407.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000512 4096 4.5765e-41 1200 43840 8.61389 125.043 261.281 394.99 395.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000512 4096 4.56879e-41 1200 43600 8.57696 121.078 260.649 390.357 390.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 0.000512 4096 4.56809e-41 1200 44256 8.65594 185.815 262.223 456.743 456.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 0.000512 4096 4.58169e-41 1200 44224 8.65485 123.471 261.954 394.131 394.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 0.000512 4096 4.5779e-41 1200 44160 8.63997 100.699 262 371.396 371.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 0.000512 4096 4.57818e-41 1200 44160 8.64867 86.6328 262.168 357.5 357.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000512 4096 4.56669e-41 1200 44240 8.6497 256.226 262.124 527.049 527.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000512 4096 4.55758e-41 1200 44160 8.63437 160.592 261.939 431.215 431.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 0.000512 4096 4.56095e-41 1200 44160 8.64666 131.691 261.919 402.306 402.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 0.000512 4096 4.58393e-41 1200 44000 8.61389 110.291 261.328 380.282 380.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000512 4096 4.57202e-41 1200 44208 8.63846 233.438 261.85 503.978 504.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000512 4096 4.57622e-41 1200 44160 8.63232 148.609 262.023 419.314 419.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000512 4096 4.57033e-41 1200 44064 8.62797 122.768 261.759 393.207 393.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000512 4096 4.56361e-41 1200 43968 8.61539 110.61 261.509 380.786 380.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 0.000512 4096 4.58841e-41 1200 43920 8.61389 95.105 261.54 365.312 365.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000512 4096 4.56823e-41 1200 44240 8.65533 224.371 262.268 495.345 495.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000512 4096 4.56515e-41 1200 44128 8.63216 144.337 261.705 414.722 414.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000512 4096 4.56403e-41 1200 44016 8.6288 121.026 261.426 391.133 391.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000512 4096 4.55744e-41 1200 43904 8.60685 105.603 261.115 375.376 375.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000512 4096 4.57622e-41 1200 43960 8.63402 93.9432 261.962 364.591 364.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000512 4096 4.58939e-41 1200 44224 8.65379 212.179 261.972 482.856 482.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000512 4096 4.5709e-41 1200 44160 8.64694 145.967 262.013 416.678 416.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000512 4096 4.58281e-41 1200 43968 8.6152 120.826 261.292 390.782 390.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000512 4096 4.56739e-41 1200 44032 8.65792 112.179 262.22 383.109 383.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000512 4096 4.55842e-41 1200 43840 8.60986 103.438 261.331 373.431 373.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 0.000512 4096 4.56529e-41 1216 44192 8.66304 186.022 261.954 456.689 456.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 0.000512 4096 4.56655e-41 1216 44160 8.65808 119.814 261.954 390.476 390.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 0.000512 4096 4.55604e-41 1216 44064 8.63706 99.6782 261.647 370.012 370.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 0.000512 4096 4.58014e-41 1216 44032 8.6304 86.8839 261.591 357.155 357.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000512 4096 4.57986e-41 1216 44200 8.65952 249.862 262.001 520.572 520.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000512 4096 4.55716e-41 1216 44160 8.65734 153.661 262.036 424.406 424.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 0.000512 4096 4.56795e-41 1216 44040 8.63168 126.714 261.56 396.955 397.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 0.000512 4096 4.58925e-41 1216 44000 8.63232 108.935 261.613 379.227 379.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 0.000512 4096 4.5751e-41 1216 44000 8.64051 100.16 262.064 370.916 370.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000512 4096 4.56655e-41 1216 44160 8.63978 228.927 261.861 499.48 499.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000512 4096 4.56949e-41 1216 44064 8.63632 144.507 261.612 414.804 414.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000512 4096 4.58141e-41 1216 44064 8.64256 120.138 261.819 390.647 390.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000512 4096 4.58911e-41 1216 43968 8.63117 105.54 261.544 375.765 375.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 0.000512 4096 4.58687e-41 1216 43920 8.62765 94.5872 261.851 365.115 365.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000512 4096 4.56753e-41 1216 44184 8.65363 217.454 262.214 488.371 488.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000512 4096 4.5737e-41 1216 44128 8.65709 138.392 262.037 409.138 409.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000512 4096 4.57048e-41 1216 44016 8.63229 118.223 261.927 388.833 388.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000512 4096 4.56193e-41 1216 43904 8.63296 102.367 261.471 372.522 372.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000512 4096 4.57384e-41 1216 43960 8.65485 91.083 262.039 361.829 361.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000512 4096 4.5779e-41 1216 44160 8.66282 213.122 262.176 484.012 484.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000512 4096 4.57916e-41 1216 44032 8.63395 143.925 261.859 414.466 414.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000512 4096 4.56907e-41 1216 43968 8.63437 119.854 261.806 390.345 390.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000512 4096 4.5737e-41 1216 43776 8.60355 109.706 261.175 379.533 379.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000512 4096 4.5793e-41 1216 43840 8.63837 101.621 261.649 371.959 372.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000512 4096 4.57566e-41 1216 43776 8.63878 94.2041 261.858 364.75 364.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1340 0.000512 4096 4.58477e-41 1280 43968 8.65491 194.66 262.184 465.546 465.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 0.000512 4096 4.5772e-41 1280 43936 8.64051 216.337 262.124 487.151 487.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 0.000512 4096 4.56837e-41 1280 43904 8.6487 140.831 262.095 411.624 411.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 0.000512 4096 4.5758e-41 1280 43872 8.64029 115.507 262.127 386.325 386.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 0.000512 4096 4.5573e-41 1280 43776 8.62506 103.564 261.726 373.965 374.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 0.000512 4096 4.58267e-41 1280 43680 8.60582 96.985 261.181 366.822 366.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 0.000512 4096 4.58e-41 1280 43776 8.63846 88.1478 261.9 358.737 358.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 0.000512 4096 4.57524e-41 1280 43680 8.6232 82.41 261.69 352.774 352.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 0.000512 4096 4.57272e-41 1280 43520 8.59136 79.3242 261.022 348.989 349.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1340 0.000512 4096 4.57986e-41 1200 43904 8.59622 72.1879 261.339 342.176 342.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1340 0.000512 4096 4.57019e-41 1216 43904 8.62653 72.8985 261.409 342.983 343.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1340 0.000512 4096 4.56823e-41 1200 43960 8.62803 73.8911 261.968 344.539 344.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1340 0.000512 4096 4.56851e-41 1200 43960 8.62822 72.3488 261.901 342.93 342.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1340 0.000512 4096 4.55969e-41 1216 44032 8.63494 84.299 261.607 354.593 354.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1340 0.000512 4096 4.58463e-41 1216 43680 8.63421 125.405 261.794 395.886 395.945
