[13:23:36.549] <TB0>     INFO: *** Welcome to pxar ***
[13:23:36.549] <TB0>     INFO: *** Today: 2016/06/22
[13:23:36.555] <TB0>     INFO: *** Version: b2a7-dirty
[13:23:36.555] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:36.556] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:36.556] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//defaultMaskFile.dat
[13:23:36.556] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C15.dat
[13:23:36.632] <TB0>     INFO:         clk: 4
[13:23:36.632] <TB0>     INFO:         ctr: 4
[13:23:36.632] <TB0>     INFO:         sda: 19
[13:23:36.632] <TB0>     INFO:         tin: 9
[13:23:36.632] <TB0>     INFO:         level: 15
[13:23:36.632] <TB0>     INFO:         triggerdelay: 0
[13:23:36.632] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:23:36.632] <TB0>     INFO: Log level: DEBUG
[13:23:36.642] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:23:36.656] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:23:36.659] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:23:36.662] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:23:38.217] <TB0>     INFO: DUT info: 
[13:23:38.217] <TB0>     INFO: The DUT currently contains the following objects:
[13:23:38.217] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:23:38.217] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:23:38.217] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:23:38.217] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:23:38.217] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:38.217] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:23:38.218] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:38.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31911936
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1271f90
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x11e6770
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9655d94010
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f965bfff510
[13:23:38.222] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31977472 fPxarMemory = 0x7f9655d94010
[13:23:38.223] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:23:38.224] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:23:38.224] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:23:38.224] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:23:38.624] <TB0>     INFO: enter 'restricted' command line mode
[13:23:38.624] <TB0>     INFO: enter test to run
[13:23:38.625] <TB0>     INFO:   test: FPIXTest no parameter change
[13:23:38.625] <TB0>     INFO:   running: fpixtest
[13:23:38.625] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:23:38.627] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:23:38.627] <TB0>     INFO: ######################################################################
[13:23:38.627] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:23:38.627] <TB0>     INFO: ######################################################################
[13:23:38.631] <TB0>     INFO: ######################################################################
[13:23:38.631] <TB0>     INFO: PixTestPretest::doTest()
[13:23:38.631] <TB0>     INFO: ######################################################################
[13:23:38.634] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:38.634] <TB0>     INFO:    PixTestPretest::programROC() 
[13:23:38.634] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:56.651] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:23:56.651] <TB0>     INFO: IA differences per ROC:  17.7 20.1 20.1 16.9 20.1 16.9 18.5 20.1 18.5 16.9 19.3 16.9 19.3 18.5 17.7 18.5
[13:23:56.718] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:56.718] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:23:56.718] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:57.971] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[13:23:58.472] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:23:58.974] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:23:59.476] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 3.2 mA
[13:23:59.978] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:24:00.479] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:24:00.981] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:24:01.483] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:24:01.985] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:24:02.487] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:24:02.988] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:24:03.490] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:24:03.992] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:24:04.494] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:24:04.995] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:24:05.497] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:24:05.751] <TB0>     INFO: Idig [mA/ROC]: 0.8 1.6 1.6 3.2 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 1.6 
[13:24:05.751] <TB0>     INFO: Test took 9036 ms.
[13:24:05.751] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:24:05.784] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:05.784] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:05.784] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:05.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:24:05.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[13:24:06.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 25.5188 mA
[13:24:06.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  75 Ia 22.3188 mA
[13:24:06.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 24.7188 mA
[13:24:06.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 24.7188 mA
[13:24:06.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.9188 mA
[13:24:06.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.7188 mA
[13:24:06.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  75 Ia 24.7188 mA
[13:24:06.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  72 Ia 23.9188 mA
[13:24:06.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 25.5188 mA
[13:24:06.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  70 Ia 23.9188 mA
[13:24:07.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[13:24:07.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[13:24:07.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[13:24:07.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.1188 mA
[13:24:07.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  87 Ia 24.7188 mA
[13:24:07.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 23.9188 mA
[13:24:07.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 26.3188 mA
[13:24:07.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  65 Ia 22.3188 mA
[13:24:07.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  75 Ia 25.5188 mA
[13:24:08.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  67 Ia 23.1188 mA
[13:24:08.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  72 Ia 23.9188 mA
[13:24:08.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[13:24:08.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[13:24:08.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:24:08.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.5188 mA
[13:24:08.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  70 Ia 24.7188 mA
[13:24:08.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  67 Ia 23.1188 mA
[13:24:08.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  72 Ia 23.9188 mA
[13:24:08.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:24:09.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:24:09.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[13:24:09.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[13:24:09.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[13:24:09.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:24:09.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:24:09.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:24:09.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[13:24:09.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.9188 mA
[13:24:09.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[13:24:10.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[13:24:10.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[13:24:10.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[13:24:10.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9188 mA
[13:24:10.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[13:24:10.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  72
[13:24:10.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  70
[13:24:10.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[13:24:10.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  72
[13:24:10.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[13:24:10.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:24:10.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  72
[13:24:10.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:24:10.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[13:24:10.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[13:24:10.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:24:10.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  75
[13:24:10.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:24:10.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:24:10.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:24:12.192] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[13:24:12.192] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  19.3  19.3  19.3  18.5  18.5  19.3  19.3  19.3  18.5  19.3  18.5  18.5  19.3
[13:24:12.228] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:12.228] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:12.228] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:12.364] <TB0>     INFO: Expecting 231680 events.
[13:24:20.543] <TB0>     INFO: 231680 events read in total (7462ms).
[13:24:20.695] <TB0>     INFO: Test took 8464ms.
[13:24:20.896] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:24:20.900] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:24:20.903] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:24:20.907] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:24:20.911] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 69
[13:24:20.915] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:24:20.919] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:24:20.922] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:24:20.929] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 63
[13:24:20.933] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:24:20.936] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 67
[13:24:20.939] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 68
[13:24:20.946] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:24:20.949] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 67
[13:24:20.953] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:24:20.960] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:24:21.010] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:24:21.045] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:21.045] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:24:21.045] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:21.181] <TB0>     INFO: Expecting 231680 events.
[13:24:29.363] <TB0>     INFO: 231680 events read in total (7467ms).
[13:24:29.368] <TB0>     INFO: Test took 8319ms.
[13:24:29.398] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 29.5
[13:24:29.706] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31
[13:24:29.710] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[13:24:29.713] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:24:29.717] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 178 +/- 33.5
[13:24:29.720] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:24:29.724] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[13:24:29.727] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[13:24:29.731] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:24:29.734] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:24:29.742] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 33
[13:24:29.745] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[13:24:29.749] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:24:29.752] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 33
[13:24:29.759] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[13:24:29.763] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:24:29.800] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:24:29.800] <TB0>     INFO: CalDel:      138   148   157   139   178   127   158   161   141   144   156   161   142   157   149   142
[13:24:29.800] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:24:29.804] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat
[13:24:29.804] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C1.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C2.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C3.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C4.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C5.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C6.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C7.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C8.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C9.dat
[13:24:29.805] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C10.dat
[13:24:29.806] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C11.dat
[13:24:29.806] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C12.dat
[13:24:29.806] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C13.dat
[13:24:29.806] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C14.dat
[13:24:29.806] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:29.806] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:29.806] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:29.806] <TB0>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:24:29.806] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:24:29.891] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:24:29.891] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:24:29.891] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:24:29.891] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:24:29.894] <TB0>     INFO: ######################################################################
[13:24:29.894] <TB0>     INFO: PixTestTiming::doTest()
[13:24:29.894] <TB0>     INFO: ######################################################################
[13:24:29.894] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:29.894] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:24:29.894] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:29.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:31.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:34.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:36.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:38.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:24:41.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:24:43.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:24:46.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:24:48.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:24:51.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:24:53.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:24:55.729] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:24:57.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:00.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:02.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:14.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:17.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:18.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:20.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:21.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:23.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:24.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:26.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:52.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:53.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:55.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:56.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:58.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:59.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:01.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:02.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:14.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:15.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:17.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:18.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:20.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:21.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:23.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:24.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:26.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:26:27.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:26:30.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:26:31.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:26:33.317] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:35.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:48.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:49.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:51.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:52.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:54.843] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:57.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:59.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:01.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:03.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:06.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:07.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:10.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:12.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:14.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:16.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:19.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:21.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:23.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:25.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:27.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:29.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:31.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:34.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:47.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:49.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:52.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:28:13.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:28:16.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:28:17.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:28:19.907] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:28:22.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:28:24.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:28:26.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:28:28.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:28:32.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:28:34.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:28:36.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:37.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:39.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:40.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:57.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:58.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:29:00.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:29:02.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:29:05.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:29:16.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:29:29.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:29:40.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:29:53.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:05.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:10.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:22.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:23.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:25.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:27.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:28.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:30.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:31.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:33.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:34.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:36.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:38.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:39.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:30:41.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:30:42.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:30:44.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:30:46.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:30:47.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:30:49.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:30:52.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:30:54.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:30:56.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:30:58.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:01.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:02.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:04.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:07.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:31:09.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:31:11.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:31:14.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:31:16.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:31:19.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:31:31.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:31:34.455] <TB0>     INFO: TBM Phase Settings: 224
[13:31:34.455] <TB0>     INFO: 400MHz Phase: 0
[13:31:34.455] <TB0>     INFO: 160MHz Phase: 7
[13:31:34.455] <TB0>     INFO: Functional Phase Area: 3
[13:31:34.460] <TB0>     INFO: Test took 424566 ms.
[13:31:34.460] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:31:34.461] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:34.461] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:31:34.461] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:34.461] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:31:36.165] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:31:38.066] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:31:40.149] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:31:42.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:31:43.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:31:45.839] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:31:47.734] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:31:51.134] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:31:52.653] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:31:54.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:31:55.694] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:31:57.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:31:58.735] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:32:00.257] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:32:01.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:32:03.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:32:04.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:32:06.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:32:07.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:32:10.130] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:32:12.403] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:32:14.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:32:16.951] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:32:18.471] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:32:19.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:32:21.511] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:32:23.031] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:32:25.304] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:32:27.578] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:32:29.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:32:32.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:32:33.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:32:35.165] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:32:36.686] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:32:38.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:32:40.481] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:32:42.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:32:45.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:32:47.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:32:48.825] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:32:50.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:32:51.871] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:32:53.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:32:55.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:32:57.941] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:33:00.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:33:02.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:33:04.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:33:05.531] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:33:07.051] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:33:08.574] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:33:10.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:33:13.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:33:15.397] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:33:17.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:33:19.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:33:20.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:33:22.234] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:33:23.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:33:25.273] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:33:26.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:33:28.314] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:33:29.835] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:33:31.738] <TB0>     INFO: ROC Delay Settings: 228
[13:33:31.738] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:33:31.738] <TB0>     INFO: ROC Port 0 Delay: 4
[13:33:31.738] <TB0>     INFO: ROC Port 1 Delay: 4
[13:33:31.738] <TB0>     INFO: Functional ROC Area: 4
[13:33:31.740] <TB0>     INFO: Test took 117280 ms.
[13:33:31.741] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:33:31.741] <TB0>     INFO:    ----------------------------------------------------------------------
[13:33:31.741] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:33:31.741] <TB0>     INFO:    ----------------------------------------------------------------------
[13:33:32.879] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4389 4389 4389 4389 4389 4389 4389 4389 e062 c000 a101 8040 4388 4388 4388 4388 4388 4388 4389 4389 e062 c000 
[13:33:32.880] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 438b 438b 438b 438b 438b 438b 438b 438b e022 c000 a102 80b1 4388 4388 4388 4388 4388 4388 4389 4388 e022 c000 
[13:33:32.880] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 80c0 4388 4388 4388 4388 4388 4389 4388 4388 e022 c000 
[13:33:32.880] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:33:47.327] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:47.327] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:34:01.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:01.182] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:34:15.322] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:15.322] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:34:29.490] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:29.490] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:34:43.674] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:43.674] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:34:57.815] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:57.815] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:35:11.852] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:11.852] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:35:25.988] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:25.989] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:35:40.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:40.028] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:35:54.048] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:54.431] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:54.444] <TB0>     INFO: Decoding statistics:
[13:35:54.444] <TB0>     INFO:   General information:
[13:35:54.444] <TB0>     INFO: 	 16bit words read:         240000000
[13:35:54.444] <TB0>     INFO: 	 valid events total:       20000000
[13:35:54.444] <TB0>     INFO: 	 empty events:             20000000
[13:35:54.444] <TB0>     INFO: 	 valid events with pixels: 0
[13:35:54.444] <TB0>     INFO: 	 valid pixel hits:         0
[13:35:54.444] <TB0>     INFO:   Event errors: 	           0
[13:35:54.444] <TB0>     INFO: 	 start marker:             0
[13:35:54.444] <TB0>     INFO: 	 stop marker:              0
[13:35:54.444] <TB0>     INFO: 	 overflow:                 0
[13:35:54.444] <TB0>     INFO: 	 invalid 5bit words:       0
[13:35:54.444] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:35:54.444] <TB0>     INFO:   TBM errors: 		           0
[13:35:54.444] <TB0>     INFO: 	 flawed TBM headers:       0
[13:35:54.444] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:35:54.444] <TB0>     INFO: 	 event ID mismatches:      0
[13:35:54.444] <TB0>     INFO:   ROC errors: 		           0
[13:35:54.444] <TB0>     INFO: 	 missing ROC header(s):    0
[13:35:54.444] <TB0>     INFO: 	 misplaced readback start: 0
[13:35:54.444] <TB0>     INFO:   Pixel decoding errors:	   0
[13:35:54.444] <TB0>     INFO: 	 pixel data incomplete:    0
[13:35:54.444] <TB0>     INFO: 	 pixel address:            0
[13:35:54.444] <TB0>     INFO: 	 pulse height fill bit:    0
[13:35:54.444] <TB0>     INFO: 	 buffer corruption:        0
[13:35:54.444] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.444] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:35:54.444] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.445] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.445] <TB0>     INFO:    Read back bit status: 1
[13:35:54.445] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.445] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.445] <TB0>     INFO:    Timings are good!
[13:35:54.445] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.445] <TB0>     INFO: Test took 142704 ms.
[13:35:54.445] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:35:54.445] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:54.445] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:54.445] <TB0>     INFO: PixTestTiming::doTest took 684553 ms.
[13:35:54.445] <TB0>     INFO: PixTestTiming::doTest() done
[13:35:54.445] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:35:54.445] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:35:54.445] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:35:54.445] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:35:54.446] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:35:54.446] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:35:54.446] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:35:54.798] <TB0>     INFO: ######################################################################
[13:35:54.798] <TB0>     INFO: PixTestAlive::doTest()
[13:35:54.798] <TB0>     INFO: ######################################################################
[13:35:54.801] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.802] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:54.802] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:54.803] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:55.154] <TB0>     INFO: Expecting 41600 events.
[13:35:59.244] <TB0>     INFO: 41600 events read in total (3375ms).
[13:35:59.245] <TB0>     INFO: Test took 4442ms.
[13:35:59.253] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:59.253] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:35:59.253] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:35:59.632] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:35:59.632] <TB0>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:35:59.632] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:35:59.636] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:59.637] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:59.637] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:59.638] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:59.985] <TB0>     INFO: Expecting 41600 events.
[13:36:02.946] <TB0>     INFO: 41600 events read in total (2246ms).
[13:36:02.947] <TB0>     INFO: Test took 3309ms.
[13:36:02.947] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:02.947] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:36:02.947] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:36:02.947] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:36:03.350] <TB0>     INFO: PixTestAlive::maskTest() done
[13:36:03.350] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:03.355] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:03.355] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:03.355] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:03.356] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:03.701] <TB0>     INFO: Expecting 41600 events.
[13:36:07.776] <TB0>     INFO: 41600 events read in total (3361ms).
[13:36:07.777] <TB0>     INFO: Test took 4421ms.
[13:36:07.785] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:07.785] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:36:07.785] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:36:08.158] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:36:08.158] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:08.159] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:36:08.159] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:36:08.168] <TB0>     INFO: ######################################################################
[13:36:08.169] <TB0>     INFO: PixTestTrim::doTest()
[13:36:08.169] <TB0>     INFO: ######################################################################
[13:36:08.171] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:08.171] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:36:08.171] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:08.250] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:36:08.251] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:08.264] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:08.264] <TB0>     INFO:     run 1 of 1
[13:36:08.264] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:08.615] <TB0>     INFO: Expecting 5025280 events.
[13:36:54.144] <TB0>     INFO: 1399304 events read in total (44814ms).
[13:37:37.190] <TB0>     INFO: 2779672 events read in total (87860ms).
[13:38:20.902] <TB0>     INFO: 4170512 events read in total (131572ms).
[13:38:48.019] <TB0>     INFO: 5025280 events read in total (158689ms).
[13:38:48.062] <TB0>     INFO: Test took 159798ms.
[13:38:48.123] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:48.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:49.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:50.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:52.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:53.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:54.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:56.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:57.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:58.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:00.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:01.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:02.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:04.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:05.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:06.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:08.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:09.613] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223784960
[13:39:09.616] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9783 minThrLimit = 80.9239 minThrNLimit = 101.649 -> result = 80.9783 -> 80
[13:39:09.616] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3686 minThrLimit = 85.3273 minThrNLimit = 109.475 -> result = 85.3686 -> 85
[13:39:09.617] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9996 minThrLimit = 89.9846 minThrNLimit = 115.796 -> result = 89.9996 -> 89
[13:39:09.617] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2143 minThrLimit = 89.2138 minThrNLimit = 115.502 -> result = 89.2143 -> 89
[13:39:09.618] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5389 minThrLimit = 88.4254 minThrNLimit = 110.848 -> result = 88.5389 -> 88
[13:39:09.618] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3035 minThrLimit = 88.2653 minThrNLimit = 115.553 -> result = 88.3035 -> 88
[13:39:09.619] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7368 minThrLimit = 87.736 minThrNLimit = 109.047 -> result = 87.7368 -> 87
[13:39:09.619] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2829 minThrLimit = 93.282 minThrNLimit = 113.266 -> result = 93.2829 -> 93
[13:39:09.620] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7925 minThrLimit = 88.7635 minThrNLimit = 111.721 -> result = 88.7925 -> 88
[13:39:09.620] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3293 minThrLimit = 87.3141 minThrNLimit = 108.509 -> result = 87.3293 -> 87
[13:39:09.621] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0744 minThrLimit = 95.0619 minThrNLimit = 122.317 -> result = 95.0744 -> 95
[13:39:09.621] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5909 minThrLimit = 94.5765 minThrNLimit = 116.036 -> result = 94.5909 -> 94
[13:39:09.622] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8006 minThrLimit = 90.7979 minThrNLimit = 114.583 -> result = 90.8006 -> 90
[13:39:09.622] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2803 minThrLimit = 87.23 minThrNLimit = 108.202 -> result = 87.2803 -> 87
[13:39:09.622] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3823 minThrLimit = 87.3804 minThrNLimit = 109.089 -> result = 87.3823 -> 87
[13:39:09.623] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3414 minThrLimit = 96.3137 minThrNLimit = 124.54 -> result = 96.3414 -> 96
[13:39:09.623] <TB0>     INFO: ROC 0 VthrComp = 80
[13:39:09.623] <TB0>     INFO: ROC 1 VthrComp = 85
[13:39:09.623] <TB0>     INFO: ROC 2 VthrComp = 89
[13:39:09.623] <TB0>     INFO: ROC 3 VthrComp = 89
[13:39:09.623] <TB0>     INFO: ROC 4 VthrComp = 88
[13:39:09.624] <TB0>     INFO: ROC 5 VthrComp = 88
[13:39:09.624] <TB0>     INFO: ROC 6 VthrComp = 87
[13:39:09.624] <TB0>     INFO: ROC 7 VthrComp = 93
[13:39:09.624] <TB0>     INFO: ROC 8 VthrComp = 88
[13:39:09.624] <TB0>     INFO: ROC 9 VthrComp = 87
[13:39:09.624] <TB0>     INFO: ROC 10 VthrComp = 95
[13:39:09.624] <TB0>     INFO: ROC 11 VthrComp = 94
[13:39:09.625] <TB0>     INFO: ROC 12 VthrComp = 90
[13:39:09.625] <TB0>     INFO: ROC 13 VthrComp = 87
[13:39:09.625] <TB0>     INFO: ROC 14 VthrComp = 87
[13:39:09.625] <TB0>     INFO: ROC 15 VthrComp = 96
[13:39:09.625] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:39:09.625] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:09.636] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:09.636] <TB0>     INFO:     run 1 of 1
[13:39:09.636] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:09.983] <TB0>     INFO: Expecting 5025280 events.
[13:39:46.027] <TB0>     INFO: 885528 events read in total (35329ms).
[13:40:21.619] <TB0>     INFO: 1770088 events read in total (70921ms).
[13:40:56.172] <TB0>     INFO: 2653864 events read in total (105474ms).
[13:41:30.116] <TB0>     INFO: 3528744 events read in total (139418ms).
[13:42:04.024] <TB0>     INFO: 4397272 events read in total (173326ms).
[13:42:29.564] <TB0>     INFO: 5025280 events read in total (198866ms).
[13:42:29.637] <TB0>     INFO: Test took 200001ms.
[13:42:29.808] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:30.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:31.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:33.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:34.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:36.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:37.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:39.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:41.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:42.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:44.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:45.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:47.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:48.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:50.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:52.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:53.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:55.261] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249081856
[13:42:55.264] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.3685 for pixel 0/72 mean/min/max = 44.9906/33.4241/56.557
[13:42:55.265] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.81 for pixel 0/71 mean/min/max = 44.5645/32.1778/56.9513
[13:42:55.265] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.532 for pixel 11/68 mean/min/max = 45.5092/34.4577/56.5607
[13:42:55.265] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1446 for pixel 0/67 mean/min/max = 45.0002/33.5391/56.4613
[13:42:55.266] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4718 for pixel 5/16 mean/min/max = 45.154/34.6609/55.6471
[13:42:55.266] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.7067 for pixel 11/78 mean/min/max = 45.3676/33.9782/56.757
[13:42:55.266] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.8346 for pixel 6/25 mean/min/max = 43.725/32.4224/55.0277
[13:42:55.267] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.0874 for pixel 18/38 mean/min/max = 45.8393/33.0971/58.5816
[13:42:55.267] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.7277 for pixel 4/3 mean/min/max = 46.8539/33.7997/59.908
[13:42:55.267] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2427 for pixel 12/79 mean/min/max = 44.6672/31.954/57.3803
[13:42:55.268] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.3678 for pixel 35/79 mean/min/max = 43.4508/31.4853/55.4163
[13:42:55.268] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.7679 for pixel 0/24 mean/min/max = 45.9548/33.0435/58.8661
[13:42:55.268] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.5377 for pixel 4/2 mean/min/max = 45.737/33.9321/57.5419
[13:42:55.269] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.1339 for pixel 18/2 mean/min/max = 46.0422/30.9163/61.1681
[13:42:55.269] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.8866 for pixel 0/6 mean/min/max = 44.5369/32.1722/56.9017
[13:42:55.269] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.5873 for pixel 9/0 mean/min/max = 43.9802/32.0202/55.9403
[13:42:55.270] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:55.405] <TB0>     INFO: Expecting 411648 events.
[13:43:03.055] <TB0>     INFO: 411648 events read in total (6935ms).
[13:43:03.060] <TB0>     INFO: Expecting 411648 events.
[13:43:10.662] <TB0>     INFO: 411648 events read in total (6935ms).
[13:43:10.671] <TB0>     INFO: Expecting 411648 events.
[13:43:18.326] <TB0>     INFO: 411648 events read in total (6994ms).
[13:43:18.337] <TB0>     INFO: Expecting 411648 events.
[13:43:25.952] <TB0>     INFO: 411648 events read in total (6960ms).
[13:43:25.966] <TB0>     INFO: Expecting 411648 events.
[13:43:33.581] <TB0>     INFO: 411648 events read in total (6958ms).
[13:43:33.599] <TB0>     INFO: Expecting 411648 events.
[13:43:41.263] <TB0>     INFO: 411648 events read in total (7010ms).
[13:43:41.281] <TB0>     INFO: Expecting 411648 events.
[13:43:48.890] <TB0>     INFO: 411648 events read in total (6961ms).
[13:43:48.911] <TB0>     INFO: Expecting 411648 events.
[13:43:56.511] <TB0>     INFO: 411648 events read in total (6949ms).
[13:43:56.537] <TB0>     INFO: Expecting 411648 events.
[13:44:04.212] <TB0>     INFO: 411648 events read in total (7035ms).
[13:44:04.244] <TB0>     INFO: Expecting 411648 events.
[13:44:11.891] <TB0>     INFO: 411648 events read in total (7024ms).
[13:44:11.922] <TB0>     INFO: Expecting 411648 events.
[13:44:19.571] <TB0>     INFO: 411648 events read in total (7010ms).
[13:44:19.603] <TB0>     INFO: Expecting 411648 events.
[13:44:27.312] <TB0>     INFO: 411648 events read in total (7071ms).
[13:44:27.344] <TB0>     INFO: Expecting 411648 events.
[13:44:34.963] <TB0>     INFO: 411648 events read in total (6980ms).
[13:44:34.001] <TB0>     INFO: Expecting 411648 events.
[13:44:42.693] <TB0>     INFO: 411648 events read in total (7061ms).
[13:44:42.730] <TB0>     INFO: Expecting 411648 events.
[13:44:50.386] <TB0>     INFO: 411648 events read in total (7028ms).
[13:44:50.428] <TB0>     INFO: Expecting 411648 events.
[13:44:58.052] <TB0>     INFO: 411648 events read in total (6991ms).
[13:44:58.096] <TB0>     INFO: Test took 122826ms.
[13:44:58.577] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6356 < 35 for itrim+1 = 99; old thr = 34.7958 ... break
[13:44:58.619] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1706 < 35 for itrim+1 = 102; old thr = 34.8589 ... break
[13:44:58.664] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6227 < 35 for itrim = 106; old thr = 34.0654 ... break
[13:44:58.698] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0768 < 35 for itrim = 96; old thr = 34.4819 ... break
[13:44:58.736] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3888 < 35 for itrim = 98; old thr = 34.448 ... break
[13:44:58.777] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0018 < 35 for itrim = 102; old thr = 34.2819 ... break
[13:44:58.818] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5096 < 35 for itrim+1 = 103; old thr = 34.6163 ... break
[13:44:58.853] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.053 < 35 for itrim = 107; old thr = 34.1648 ... break
[13:44:58.894] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.282 < 35 for itrim+1 = 115; old thr = 34.8833 ... break
[13:44:58.930] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7187 < 35 for itrim+1 = 107; old thr = 34.5826 ... break
[13:44:58.975] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0455 < 35 for itrim+1 = 99; old thr = 34.988 ... break
[13:44:59.005] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0649 < 35 for itrim = 107; old thr = 34.2874 ... break
[13:44:59.046] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4904 < 35 for itrim+1 = 106; old thr = 34.561 ... break
[13:44:59.082] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8085 < 35 for itrim+1 = 104; old thr = 34.9753 ... break
[13:44:59.114] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6749 < 35 for itrim+1 = 86; old thr = 34.572 ... break
[13:44:59.166] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0986 < 35 for itrim = 108; old thr = 33.3458 ... break
[13:44:59.242] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:44:59.252] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:59.252] <TB0>     INFO:     run 1 of 1
[13:44:59.252] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:59.599] <TB0>     INFO: Expecting 5025280 events.
[13:45:35.562] <TB0>     INFO: 871288 events read in total (35248ms).
[13:46:10.891] <TB0>     INFO: 1741792 events read in total (70577ms).
[13:46:45.540] <TB0>     INFO: 2611520 events read in total (105226ms).
[13:47:19.627] <TB0>     INFO: 3470360 events read in total (139313ms).
[13:47:53.739] <TB0>     INFO: 4323320 events read in total (173425ms).
[13:48:21.335] <TB0>     INFO: 5025280 events read in total (201021ms).
[13:48:21.413] <TB0>     INFO: Test took 202161ms.
[13:48:21.594] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:21.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:23.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:25.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:26.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:28.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:29.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:31.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:32.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:34.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:35.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:37.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:38.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:40.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:41.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:43.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:44.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:46.475] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285376512
[13:48:46.476] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.122115 .. 61.770513
[13:48:46.550] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 71 (-1/-1) hits flags = 528 (plus default)
[13:48:46.560] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:46.560] <TB0>     INFO:     run 1 of 1
[13:48:46.560] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:46.906] <TB0>     INFO: Expecting 2362880 events.
[13:49:28.251] <TB0>     INFO: 1069368 events read in total (40630ms).
[13:50:07.091] <TB0>     INFO: 2126504 events read in total (79470ms).
[13:50:15.980] <TB0>     INFO: 2362880 events read in total (88359ms).
[13:50:15.002] <TB0>     INFO: Test took 89442ms.
[13:50:16.060] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:16.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:17.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:18.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:19.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:20.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:21.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:22.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:23.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:25.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:26.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:27.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:28.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:30.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:31.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:32.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:33.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:35.037] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249294848
[13:50:35.121] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.388936 .. 44.635947
[13:50:35.207] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:50:35.217] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:35.217] <TB0>     INFO:     run 1 of 1
[13:50:35.217] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:35.574] <TB0>     INFO: Expecting 1530880 events.
[13:51:16.823] <TB0>     INFO: 1145544 events read in total (40534ms).
[13:51:30.372] <TB0>     INFO: 1530880 events read in total (54083ms).
[13:51:30.393] <TB0>     INFO: Test took 55176ms.
[13:51:30.432] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:30.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:31.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:32.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:33.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:34.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:35.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:36.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:37.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:39.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:40.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:41.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:42.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:43.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:44.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:45.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:46.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:47.084] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300724224
[13:51:47.170] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.967227 .. 43.403276
[13:51:47.245] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:51:47.255] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:47.255] <TB0>     INFO:     run 1 of 1
[13:51:47.255] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:47.599] <TB0>     INFO: Expecting 1364480 events.
[13:52:28.905] <TB0>     INFO: 1120040 events read in total (40591ms).
[13:52:38.610] <TB0>     INFO: 1364480 events read in total (50296ms).
[13:52:38.624] <TB0>     INFO: Test took 51369ms.
[13:52:38.659] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:38.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:39.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:40.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:41.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:43.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:44.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:45.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:46.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:47.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:48.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:49.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:50.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:51.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:52.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:53.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:54.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:55.295] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278179840
[13:52:55.376] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.646620 .. 43.403276
[13:52:55.451] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:52:55.461] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:55.461] <TB0>     INFO:     run 1 of 1
[13:52:55.461] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:55.804] <TB0>     INFO: Expecting 1264640 events.
[13:53:36.884] <TB0>     INFO: 1090408 events read in total (40366ms).
[13:53:43.242] <TB0>     INFO: 1264640 events read in total (46724ms).
[13:53:43.256] <TB0>     INFO: Test took 47795ms.
[13:53:43.290] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:43.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:44.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:45.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:46.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:47.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:48.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:49.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:49.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:50.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:51.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:52.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:53.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:54.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:55.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:56.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:57.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:58.518] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240906240
[13:53:58.600] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:53:58.600] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:53:58.611] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:58.611] <TB0>     INFO:     run 1 of 1
[13:53:58.611] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:58.959] <TB0>     INFO: Expecting 1364480 events.
[13:54:39.409] <TB0>     INFO: 1075496 events read in total (39735ms).
[13:54:50.241] <TB0>     INFO: 1364480 events read in total (50567ms).
[13:54:50.257] <TB0>     INFO: Test took 51646ms.
[13:54:50.290] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:50.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:51.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:52.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:53.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:54.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:55.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:56.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:57.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:58.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:59.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:00.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:01.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:02.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:02.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:03.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:04.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:05.911] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260423680
[13:55:05.949] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:05.949] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:05.949] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:05.950] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:05.951] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:05.951] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:05.951] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:05.951] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:05.951] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:05.959] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:05.965] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C2.dat
[13:55:05.972] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C3.dat
[13:55:05.979] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C4.dat
[13:55:05.985] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C5.dat
[13:55:05.992] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C6.dat
[13:55:05.999] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C7.dat
[13:55:06.006] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C8.dat
[13:55:06.012] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C9.dat
[13:55:06.019] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C10.dat
[13:55:06.026] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C11.dat
[13:55:06.033] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C12.dat
[13:55:06.039] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C13.dat
[13:55:06.046] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C14.dat
[13:55:06.053] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C15.dat
[13:55:06.059] <TB0>     INFO: PixTestTrim::trimTest() done
[13:55:06.059] <TB0>     INFO: vtrim:      99 102 106  96  98 102 103 107 115 107  99 107 106 104  86 108 
[13:55:06.060] <TB0>     INFO: vthrcomp:   80  85  89  89  88  88  87  93  88  87  95  94  90  87  87  96 
[13:55:06.060] <TB0>     INFO: vcal mean:  35.02  34.97  34.98  34.97  34.99  34.98  34.99  34.99  35.00  34.95  34.94  34.98  35.01  34.91  34.91  34.99 
[13:55:06.060] <TB0>     INFO: vcal RMS:    0.78   0.79   0.95   0.77   0.78   0.79   0.80   0.84   0.81   0.86   0.82   0.85   0.81   0.90   0.83   0.82 
[13:55:06.060] <TB0>     INFO: bits mean:   9.49   9.60   9.25   9.38   9.40   9.32  10.30   9.42   9.01   9.69  10.29   9.51   9.24   9.50   9.67   9.99 
[13:55:06.060] <TB0>     INFO: bits RMS:    2.61   2.75   2.55   2.60   2.44   2.58   2.39   2.57   2.62   2.72   2.51   2.55   2.62   2.81   2.74   2.63 
[13:55:06.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:06.072] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:55:06.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:06.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:55:06.076] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:55:06.085] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:06.085] <TB0>     INFO:     run 1 of 1
[13:55:06.085] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:06.428] <TB0>     INFO: Expecting 4160000 events.
[13:55:51.381] <TB0>     INFO: 1103825 events read in total (44238ms).
[13:56:35.241] <TB0>     INFO: 2198845 events read in total (88098ms).
[13:57:18.195] <TB0>     INFO: 3279185 events read in total (131053ms).
[13:57:54.633] <TB0>     INFO: 4160000 events read in total (167490ms).
[13:57:54.698] <TB0>     INFO: Test took 168614ms.
[13:57:54.843] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:55.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:57.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:59.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:01.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:03.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:05.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:07.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:09.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:11.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:13.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:15.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:16.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:18.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:20.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:22.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:24.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:26.899] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283779072
[13:58:26.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:58:26.974] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:58:26.974] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:58:26.985] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:26.985] <TB0>     INFO:     run 1 of 1
[13:58:26.985] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:27.332] <TB0>     INFO: Expecting 3203200 events.
[13:59:15.452] <TB0>     INFO: 1208015 events read in total (47405ms).
[14:00:01.536] <TB0>     INFO: 2391395 events read in total (93489ms).
[14:00:34.136] <TB0>     INFO: 3203200 events read in total (126090ms).
[14:00:34.172] <TB0>     INFO: Test took 127187ms.
[14:00:34.253] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:34.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:36.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:37.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:39.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:41.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:43.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:44.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:46.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:48.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:49.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:51.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:53.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:54.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:56.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:58.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:00.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:01.743] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361377792
[14:01:01.744] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:01:01.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:01:01.821] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 141 (-1/-1) hits flags = 528 (plus default)
[14:01:01.834] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:01.834] <TB0>     INFO:     run 1 of 1
[14:01:01.834] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:02.178] <TB0>     INFO: Expecting 2953600 events.
[14:01:52.648] <TB0>     INFO: 1270255 events read in total (49755ms).
[14:02:40.880] <TB0>     INFO: 2506740 events read in total (97987ms).
[14:02:58.686] <TB0>     INFO: 2953600 events read in total (115794ms).
[14:02:58.720] <TB0>     INFO: Test took 116887ms.
[14:02:58.788] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:58.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:00.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:02.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:03.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:05.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:06.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:08.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:09.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:11.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:12.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:14.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:15.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:17.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:19.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:20.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:22.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:23.634] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324624384
[14:03:23.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:03:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:03:23.709] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 142 (-1/-1) hits flags = 528 (plus default)
[14:03:23.719] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:23.719] <TB0>     INFO:     run 1 of 1
[14:03:23.719] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:24.062] <TB0>     INFO: Expecting 2974400 events.
[14:04:14.027] <TB0>     INFO: 1263995 events read in total (49250ms).
[14:05:03.334] <TB0>     INFO: 2494890 events read in total (98557ms).
[14:05:22.340] <TB0>     INFO: 2974400 events read in total (117563ms).
[14:05:22.367] <TB0>     INFO: Test took 118648ms.
[14:05:22.437] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:22.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:24.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:25.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:27.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:28.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:30.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:31.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:33.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:35.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:36.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:38.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:39.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:41.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:42.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:44.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:45.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:47.430] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243826688
[14:05:47.431] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:05:47.504] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:05:47.504] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 142 (-1/-1) hits flags = 528 (plus default)
[14:05:47.514] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:47.514] <TB0>     INFO:     run 1 of 1
[14:05:47.514] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:47.858] <TB0>     INFO: Expecting 2974400 events.
[14:06:37.688] <TB0>     INFO: 1263625 events read in total (49115ms).
[14:07:29.275] <TB0>     INFO: 2493985 events read in total (100702ms).
[14:07:48.500] <TB0>     INFO: 2974400 events read in total (119927ms).
[14:07:48.530] <TB0>     INFO: Test took 121016ms.
[14:07:48.600] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:48.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:50.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:51.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:53.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:55.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:56.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:58.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:59.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:01.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:02.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:04.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:05.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:07.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:08.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:10.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:12.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:13.622] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272113664
[14:08:13.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32276, thr difference RMS: 1.12511
[14:08:13.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.57564, thr difference RMS: 1.22549
[14:08:13.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.5361, thr difference RMS: 1.30367
[14:08:13.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.32627, thr difference RMS: 1.27338
[14:08:13.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.31616, thr difference RMS: 1.37917
[14:08:13.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.65643, thr difference RMS: 1.37354
[14:08:13.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.67372, thr difference RMS: 1.27877
[14:08:13.625] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.41603, thr difference RMS: 1.75451
[14:08:13.625] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.1778, thr difference RMS: 1.54312
[14:08:13.625] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.4364, thr difference RMS: 1.48862
[14:08:13.625] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.73642, thr difference RMS: 1.42285
[14:08:13.625] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78885, thr difference RMS: 1.63543
[14:08:13.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.54143, thr difference RMS: 1.55254
[14:08:13.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.08334, thr difference RMS: 1.51292
[14:08:13.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.68096, thr difference RMS: 1.4102
[14:08:13.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.24467, thr difference RMS: 1.58969
[14:08:13.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.29843, thr difference RMS: 1.1247
[14:08:13.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.58082, thr difference RMS: 1.22359
[14:08:13.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.53617, thr difference RMS: 1.2801
[14:08:13.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.31873, thr difference RMS: 1.24916
[14:08:13.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.25722, thr difference RMS: 1.35648
[14:08:13.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.69751, thr difference RMS: 1.35879
[14:08:13.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.62593, thr difference RMS: 1.26711
[14:08:13.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.44936, thr difference RMS: 1.76222
[14:08:13.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.10999, thr difference RMS: 1.55548
[14:08:13.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.36595, thr difference RMS: 1.49813
[14:08:13.629] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.77382, thr difference RMS: 1.39835
[14:08:13.629] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.94794, thr difference RMS: 1.60164
[14:08:13.629] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.49073, thr difference RMS: 1.5407
[14:08:13.629] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.11994, thr difference RMS: 1.5098
[14:08:13.629] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.92735, thr difference RMS: 1.40042
[14:08:13.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.26467, thr difference RMS: 1.5534
[14:08:13.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.35371, thr difference RMS: 1.1307
[14:08:13.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.66074, thr difference RMS: 1.20303
[14:08:13.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.595, thr difference RMS: 1.31448
[14:08:13.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.46859, thr difference RMS: 1.24007
[14:08:13.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.28882, thr difference RMS: 1.33672
[14:08:13.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.76949, thr difference RMS: 1.34682
[14:08:13.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.62659, thr difference RMS: 1.25638
[14:08:13.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.56112, thr difference RMS: 1.74577
[14:08:13.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.16097, thr difference RMS: 1.53856
[14:08:13.632] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.42388, thr difference RMS: 1.48048
[14:08:13.632] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.88409, thr difference RMS: 1.40708
[14:08:13.632] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.12052, thr difference RMS: 1.5851
[14:08:13.632] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.58965, thr difference RMS: 1.51091
[14:08:13.632] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.26246, thr difference RMS: 1.49058
[14:08:13.633] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0618, thr difference RMS: 1.39283
[14:08:13.633] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.30848, thr difference RMS: 1.57088
[14:08:13.633] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.37588, thr difference RMS: 1.11614
[14:08:13.633] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.6365, thr difference RMS: 1.19512
[14:08:13.633] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.71294, thr difference RMS: 1.30342
[14:08:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.60995, thr difference RMS: 1.25901
[14:08:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.28504, thr difference RMS: 1.34868
[14:08:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.83614, thr difference RMS: 1.34313
[14:08:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.5988, thr difference RMS: 1.26557
[14:08:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.62923, thr difference RMS: 1.74868
[14:08:13.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.2251, thr difference RMS: 1.55392
[14:08:13.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.46117, thr difference RMS: 1.48205
[14:08:13.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.98155, thr difference RMS: 1.39688
[14:08:13.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.29176, thr difference RMS: 1.57654
[14:08:13.635] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.66445, thr difference RMS: 1.53249
[14:08:13.636] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.28899, thr difference RMS: 1.51846
[14:08:13.636] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.1335, thr difference RMS: 1.40455
[14:08:13.636] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.43355, thr difference RMS: 1.56968
[14:08:13.757] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:08:13.761] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1925 seconds
[14:08:13.761] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:08:14.465] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:08:14.466] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:08:14.469] <TB0>     INFO: ######################################################################
[14:08:14.469] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:08:14.469] <TB0>     INFO: ######################################################################
[14:08:14.469] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:14.469] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:08:14.469] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:14.469] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:08:14.480] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:08:14.480] <TB0>     INFO:     run 1 of 1
[14:08:14.480] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:14.825] <TB0>     INFO: Expecting 59072000 events.
[14:08:44.383] <TB0>     INFO: 1072800 events read in total (28843ms).
[14:09:13.010] <TB0>     INFO: 2141200 events read in total (57470ms).
[14:09:41.536] <TB0>     INFO: 3209800 events read in total (85996ms).
[14:10:10.163] <TB0>     INFO: 4281400 events read in total (114623ms).
[14:10:38.908] <TB0>     INFO: 5350000 events read in total (143368ms).
[14:11:07.736] <TB0>     INFO: 6419000 events read in total (172196ms).
[14:11:36.399] <TB0>     INFO: 7490400 events read in total (200859ms).
[14:12:05.024] <TB0>     INFO: 8558600 events read in total (229484ms).
[14:12:33.694] <TB0>     INFO: 9627000 events read in total (258154ms).
[14:13:02.414] <TB0>     INFO: 10699200 events read in total (286874ms).
[14:13:31.136] <TB0>     INFO: 11768000 events read in total (315596ms).
[14:13:59.805] <TB0>     INFO: 12836400 events read in total (344265ms).
[14:14:28.499] <TB0>     INFO: 13908800 events read in total (372959ms).
[14:14:57.139] <TB0>     INFO: 14977400 events read in total (401599ms).
[14:15:25.717] <TB0>     INFO: 16045800 events read in total (430177ms).
[14:15:54.472] <TB0>     INFO: 17118800 events read in total (458932ms).
[14:16:23.184] <TB0>     INFO: 18187200 events read in total (487644ms).
[14:16:51.793] <TB0>     INFO: 19255200 events read in total (516253ms).
[14:17:20.508] <TB0>     INFO: 20327800 events read in total (544968ms).
[14:17:49.220] <TB0>     INFO: 21396000 events read in total (573680ms).
[14:18:17.909] <TB0>     INFO: 22464600 events read in total (602369ms).
[14:18:46.526] <TB0>     INFO: 23536200 events read in total (630986ms).
[14:19:15.135] <TB0>     INFO: 24604800 events read in total (659595ms).
[14:19:43.803] <TB0>     INFO: 25673000 events read in total (688263ms).
[14:20:12.482] <TB0>     INFO: 26745000 events read in total (716942ms).
[14:20:41.165] <TB0>     INFO: 27814000 events read in total (745625ms).
[14:21:09.726] <TB0>     INFO: 28882800 events read in total (774186ms).
[14:21:38.440] <TB0>     INFO: 29954600 events read in total (802900ms).
[14:22:07.047] <TB0>     INFO: 31023400 events read in total (831507ms).
[14:22:35.587] <TB0>     INFO: 32091600 events read in total (860047ms).
[14:23:04.253] <TB0>     INFO: 33163600 events read in total (888713ms).
[14:23:32.897] <TB0>     INFO: 34232000 events read in total (917357ms).
[14:24:01.497] <TB0>     INFO: 35300600 events read in total (945957ms).
[14:24:30.090] <TB0>     INFO: 36371800 events read in total (974550ms).
[14:24:58.637] <TB0>     INFO: 37441000 events read in total (1003097ms).
[14:25:27.285] <TB0>     INFO: 38509200 events read in total (1031745ms).
[14:25:55.905] <TB0>     INFO: 39580400 events read in total (1060365ms).
[14:26:24.461] <TB0>     INFO: 40650000 events read in total (1088921ms).
[14:26:53.021] <TB0>     INFO: 41717600 events read in total (1117481ms).
[14:27:21.604] <TB0>     INFO: 42787000 events read in total (1146064ms).
[14:27:50.226] <TB0>     INFO: 43857600 events read in total (1174686ms).
[14:28:18.833] <TB0>     INFO: 44925600 events read in total (1203293ms).
[14:28:47.429] <TB0>     INFO: 45993600 events read in total (1231889ms).
[14:29:15.923] <TB0>     INFO: 47064200 events read in total (1260383ms).
[14:29:46.071] <TB0>     INFO: 48132800 events read in total (1290531ms).
[14:30:16.259] <TB0>     INFO: 49200600 events read in total (1320719ms).
[14:30:44.887] <TB0>     INFO: 50268000 events read in total (1349347ms).
[14:31:14.027] <TB0>     INFO: 51338400 events read in total (1378487ms).
[14:31:44.382] <TB0>     INFO: 52407000 events read in total (1408842ms).
[14:32:12.908] <TB0>     INFO: 53475200 events read in total (1437368ms).
[14:32:41.660] <TB0>     INFO: 54543600 events read in total (1466120ms).
[14:33:09.619] <TB0>     INFO: 55614800 events read in total (1494079ms).
[14:33:38.214] <TB0>     INFO: 56682400 events read in total (1522674ms).
[14:34:07.935] <TB0>     INFO: 57749800 events read in total (1552395ms).
[14:34:36.879] <TB0>     INFO: 58821000 events read in total (1581339ms).
[14:34:43.951] <TB0>     INFO: 59072000 events read in total (1588411ms).
[14:34:43.972] <TB0>     INFO: Test took 1589492ms.
[14:34:44.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:44.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:44.157] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:45.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:45.368] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:46.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:46.604] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:47.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:47.768] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:48.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:48.957] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:50.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:50.152] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:51.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:51.329] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:52.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:52.530] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:53.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:53.745] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:54.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:54.947] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:56.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:56.156] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:57.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:57.376] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:58.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:58.600] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:59.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:59.826] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:35:01.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:01.080] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:35:02.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:02.288] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:35:03.542] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499716096
[14:35:03.573] <TB0>     INFO: PixTestScurves::scurves() done 
[14:35:03.573] <TB0>     INFO: Vcal mean:  35.06  35.05  35.08  35.05  35.08  35.04  35.05  35.07  35.10  35.09  35.02  35.09  35.14  35.03  35.05  35.07 
[14:35:03.573] <TB0>     INFO: Vcal RMS:    0.67   0.67   0.84   0.64   0.65   0.64   0.66   0.72   0.68   0.71   0.69   0.71   0.67   0.78   0.68   0.69 
[14:35:03.573] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:35:03.646] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:35:03.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:35:03.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:35:03.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:35:03.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:35:03.646] <TB0>     INFO: ######################################################################
[14:35:03.646] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:35:03.646] <TB0>     INFO: ######################################################################
[14:35:03.649] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:35:03.992] <TB0>     INFO: Expecting 41600 events.
[14:35:08.124] <TB0>     INFO: 41600 events read in total (3397ms).
[14:35:08.125] <TB0>     INFO: Test took 4476ms.
[14:35:08.133] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:08.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:35:08.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:35:08.137] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 68] has eff 0/10
[14:35:08.137] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 68]
[14:35:08.138] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 68] has eff 5/10
[14:35:08.138] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 68]
[14:35:08.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:35:08.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:35:08.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:35:08.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:35:08.479] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:35:08.826] <TB0>     INFO: Expecting 41600 events.
[14:35:13.048] <TB0>     INFO: 41600 events read in total (3507ms).
[14:35:13.049] <TB0>     INFO: Test took 4570ms.
[14:35:13.057] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:13.057] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:35:13.057] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:35:13.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.938
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.294
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.224
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.504
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.031
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.97
[14:35:13.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.075
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 190
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.587
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.15
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 182
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.117
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 194
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.847
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.831
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 190
[14:35:13.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.473
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.614
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.118
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 190
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.164
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:35:13.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:35:13.150] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:35:13.497] <TB0>     INFO: Expecting 41600 events.
[14:35:17.624] <TB0>     INFO: 41600 events read in total (3412ms).
[14:35:17.625] <TB0>     INFO: Test took 4475ms.
[14:35:17.633] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:17.633] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:35:17.633] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:35:17.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:35:17.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 13
[14:35:17.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.8659
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 99
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9272
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [24 ,12] phvalue 71
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0206
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 89
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1106
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 76
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9571
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 85
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8458
[14:35:17.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.3986
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 86
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8986
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,26] phvalue 65
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1495
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 76
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.446
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 88
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5291
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 80
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4396
[14:35:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4811
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1577
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 53
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6681
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,14] phvalue 83
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8208
[14:35:17.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 85
[14:35:17.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:35:18.043] <TB0>     INFO: Expecting 2560 events.
[14:35:18.003] <TB0>     INFO: 2560 events read in total (245ms).
[14:35:18.003] <TB0>     INFO: Test took 1362ms.
[14:35:18.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:18.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 24, 12, 1 1
[14:35:19.511] <TB0>     INFO: Expecting 2560 events.
[14:35:20.469] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:20.469] <TB0>     INFO: Test took 1466ms.
[14:35:20.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:20.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[14:35:20.977] <TB0>     INFO: Expecting 2560 events.
[14:35:21.936] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:21.936] <TB0>     INFO: Test took 1466ms.
[14:35:21.936] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:21.937] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 3 3
[14:35:22.444] <TB0>     INFO: Expecting 2560 events.
[14:35:23.402] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:23.402] <TB0>     INFO: Test took 1465ms.
[14:35:23.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:23.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 4 4
[14:35:23.909] <TB0>     INFO: Expecting 2560 events.
[14:35:24.867] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:24.867] <TB0>     INFO: Test took 1464ms.
[14:35:24.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:24.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[14:35:25.375] <TB0>     INFO: Expecting 2560 events.
[14:35:26.334] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:26.334] <TB0>     INFO: Test took 1467ms.
[14:35:26.334] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:26.334] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 6 6
[14:35:26.842] <TB0>     INFO: Expecting 2560 events.
[14:35:27.798] <TB0>     INFO: 2560 events read in total (241ms).
[14:35:27.799] <TB0>     INFO: Test took 1465ms.
[14:35:27.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:27.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 26, 7 7
[14:35:28.307] <TB0>     INFO: Expecting 2560 events.
[14:35:29.270] <TB0>     INFO: 2560 events read in total (247ms).
[14:35:29.270] <TB0>     INFO: Test took 1471ms.
[14:35:29.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:29.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 8 8
[14:35:29.780] <TB0>     INFO: Expecting 2560 events.
[14:35:30.739] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:30.739] <TB0>     INFO: Test took 1468ms.
[14:35:30.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:30.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 9 9
[14:35:31.249] <TB0>     INFO: Expecting 2560 events.
[14:35:32.208] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:32.208] <TB0>     INFO: Test took 1468ms.
[14:35:32.208] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:32.208] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 10 10
[14:35:32.718] <TB0>     INFO: Expecting 2560 events.
[14:35:33.677] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:33.677] <TB0>     INFO: Test took 1468ms.
[14:35:33.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:33.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[14:35:34.185] <TB0>     INFO: Expecting 2560 events.
[14:35:35.143] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:35.143] <TB0>     INFO: Test took 1465ms.
[14:35:35.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:35.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:35:35.651] <TB0>     INFO: Expecting 2560 events.
[14:35:36.610] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:36.610] <TB0>     INFO: Test took 1466ms.
[14:35:36.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:36.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:35:37.118] <TB0>     INFO: Expecting 2560 events.
[14:35:38.076] <TB0>     INFO: 2560 events read in total (243ms).
[14:35:38.076] <TB0>     INFO: Test took 1466ms.
[14:35:38.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:38.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 14, 14 14
[14:35:38.584] <TB0>     INFO: Expecting 2560 events.
[14:35:39.542] <TB0>     INFO: 2560 events read in total (244ms).
[14:35:39.542] <TB0>     INFO: Test took 1466ms.
[14:35:39.542] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:39.542] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[14:35:40.050] <TB0>     INFO: Expecting 2560 events.
[14:35:41.009] <TB0>     INFO: 2560 events read in total (245ms).
[14:35:41.009] <TB0>     INFO: Test took 1467ms.
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:35:41.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:35:41.015] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:41.519] <TB0>     INFO: Expecting 655360 events.
[14:35:53.267] <TB0>     INFO: 655360 events read in total (11033ms).
[14:35:53.277] <TB0>     INFO: Expecting 655360 events.
[14:36:04.824] <TB0>     INFO: 655360 events read in total (10986ms).
[14:36:04.839] <TB0>     INFO: Expecting 655360 events.
[14:36:16.748] <TB0>     INFO: 655360 events read in total (11347ms).
[14:36:16.767] <TB0>     INFO: Expecting 655360 events.
[14:36:28.360] <TB0>     INFO: 655360 events read in total (11044ms).
[14:36:28.385] <TB0>     INFO: Expecting 655360 events.
[14:36:39.002] <TB0>     INFO: 655360 events read in total (11071ms).
[14:36:40.030] <TB0>     INFO: Expecting 655360 events.
[14:36:51.613] <TB0>     INFO: 655360 events read in total (11040ms).
[14:36:51.645] <TB0>     INFO: Expecting 655360 events.
[14:37:03.256] <TB0>     INFO: 655360 events read in total (11074ms).
[14:37:03.291] <TB0>     INFO: Expecting 655360 events.
[14:37:14.877] <TB0>     INFO: 655360 events read in total (11046ms).
[14:37:14.918] <TB0>     INFO: Expecting 655360 events.
[14:37:26.592] <TB0>     INFO: 655360 events read in total (11144ms).
[14:37:26.639] <TB0>     INFO: Expecting 655360 events.
[14:37:38.517] <TB0>     INFO: 655360 events read in total (11351ms).
[14:37:38.568] <TB0>     INFO: Expecting 655360 events.
[14:37:50.266] <TB0>     INFO: 655360 events read in total (11172ms).
[14:37:50.321] <TB0>     INFO: Expecting 655360 events.
[14:38:01.979] <TB0>     INFO: 655360 events read in total (11132ms).
[14:38:02.037] <TB0>     INFO: Expecting 655360 events.
[14:38:13.769] <TB0>     INFO: 655360 events read in total (11206ms).
[14:38:13.831] <TB0>     INFO: Expecting 655360 events.
[14:38:25.717] <TB0>     INFO: 655360 events read in total (11360ms).
[14:38:25.782] <TB0>     INFO: Expecting 655360 events.
[14:38:37.444] <TB0>     INFO: 655360 events read in total (11136ms).
[14:38:37.514] <TB0>     INFO: Expecting 655360 events.
[14:38:49.184] <TB0>     INFO: 655360 events read in total (11143ms).
[14:38:49.263] <TB0>     INFO: Test took 188249ms.
[14:38:49.363] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:49.664] <TB0>     INFO: Expecting 655360 events.
[14:39:01.436] <TB0>     INFO: 655360 events read in total (11057ms).
[14:39:01.448] <TB0>     INFO: Expecting 655360 events.
[14:39:13.056] <TB0>     INFO: 655360 events read in total (11048ms).
[14:39:13.071] <TB0>     INFO: Expecting 655360 events.
[14:39:24.803] <TB0>     INFO: 655360 events read in total (11176ms).
[14:39:24.824] <TB0>     INFO: Expecting 655360 events.
[14:39:36.448] <TB0>     INFO: 655360 events read in total (11074ms).
[14:39:36.472] <TB0>     INFO: Expecting 655360 events.
[14:39:48.084] <TB0>     INFO: 655360 events read in total (11083ms).
[14:39:48.112] <TB0>     INFO: Expecting 655360 events.
[14:39:59.724] <TB0>     INFO: 655360 events read in total (11065ms).
[14:39:59.758] <TB0>     INFO: Expecting 655360 events.
[14:40:11.378] <TB0>     INFO: 655360 events read in total (11082ms).
[14:40:11.414] <TB0>     INFO: Expecting 655360 events.
[14:40:23.049] <TB0>     INFO: 655360 events read in total (11101ms).
[14:40:23.091] <TB0>     INFO: Expecting 655360 events.
[14:40:34.709] <TB0>     INFO: 655360 events read in total (11091ms).
[14:40:34.756] <TB0>     INFO: Expecting 655360 events.
[14:40:46.384] <TB0>     INFO: 655360 events read in total (11102ms).
[14:40:46.432] <TB0>     INFO: Expecting 655360 events.
[14:40:58.096] <TB0>     INFO: 655360 events read in total (11137ms).
[14:40:58.150] <TB0>     INFO: Expecting 655360 events.
[14:41:09.901] <TB0>     INFO: 655360 events read in total (11225ms).
[14:41:09.961] <TB0>     INFO: Expecting 655360 events.
[14:41:21.806] <TB0>     INFO: 655360 events read in total (11319ms).
[14:41:21.871] <TB0>     INFO: Expecting 655360 events.
[14:41:33.656] <TB0>     INFO: 655360 events read in total (11258ms).
[14:41:33.721] <TB0>     INFO: Expecting 655360 events.
[14:41:45.546] <TB0>     INFO: 655360 events read in total (11298ms).
[14:41:45.616] <TB0>     INFO: Expecting 655360 events.
[14:41:57.457] <TB0>     INFO: 655360 events read in total (11314ms).
[14:41:57.531] <TB0>     INFO: Test took 188168ms.
[14:41:57.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:41:57.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:41:57.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:41:57.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:41:57.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:41:57.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:41:57.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:41:57.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:41:57.713] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:41:57.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:57.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:41:57.714] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.721] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.728] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.735] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.742] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.749] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.757] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.764] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.771] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.778] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.784] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.792] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.799] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.806] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:57.813] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:57.821] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.828] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.835] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:57.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[14:41:57.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[14:41:57.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[14:41:57.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[14:41:58.229] <TB0>     INFO: Expecting 41600 events.
[14:42:02.080] <TB0>     INFO: 41600 events read in total (3136ms).
[14:42:02.081] <TB0>     INFO: Test took 4201ms.
[14:42:02.722] <TB0>     INFO: Expecting 41600 events.
[14:42:06.578] <TB0>     INFO: 41600 events read in total (3141ms).
[14:42:06.579] <TB0>     INFO: Test took 4202ms.
[14:42:07.228] <TB0>     INFO: Expecting 41600 events.
[14:42:11.080] <TB0>     INFO: 41600 events read in total (3138ms).
[14:42:11.081] <TB0>     INFO: Test took 4199ms.
[14:42:11.386] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:11.517] <TB0>     INFO: Expecting 2560 events.
[14:42:12.478] <TB0>     INFO: 2560 events read in total (246ms).
[14:42:12.478] <TB0>     INFO: Test took 1092ms.
[14:42:12.480] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:12.990] <TB0>     INFO: Expecting 2560 events.
[14:42:13.950] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:13.951] <TB0>     INFO: Test took 1471ms.
[14:42:13.953] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:14.459] <TB0>     INFO: Expecting 2560 events.
[14:42:15.419] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:15.419] <TB0>     INFO: Test took 1466ms.
[14:42:15.421] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:15.930] <TB0>     INFO: Expecting 2560 events.
[14:42:16.888] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:16.889] <TB0>     INFO: Test took 1468ms.
[14:42:16.890] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:17.398] <TB0>     INFO: Expecting 2560 events.
[14:42:18.358] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:18.358] <TB0>     INFO: Test took 1468ms.
[14:42:18.360] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:18.867] <TB0>     INFO: Expecting 2560 events.
[14:42:19.824] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:19.825] <TB0>     INFO: Test took 1465ms.
[14:42:19.827] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:20.333] <TB0>     INFO: Expecting 2560 events.
[14:42:21.292] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:21.292] <TB0>     INFO: Test took 1465ms.
[14:42:21.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:21.806] <TB0>     INFO: Expecting 2560 events.
[14:42:22.766] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:22.766] <TB0>     INFO: Test took 1472ms.
[14:42:22.769] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:23.275] <TB0>     INFO: Expecting 2560 events.
[14:42:24.233] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:24.234] <TB0>     INFO: Test took 1466ms.
[14:42:24.236] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:24.742] <TB0>     INFO: Expecting 2560 events.
[14:42:25.701] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:25.701] <TB0>     INFO: Test took 1465ms.
[14:42:25.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:26.210] <TB0>     INFO: Expecting 2560 events.
[14:42:27.169] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:27.169] <TB0>     INFO: Test took 1466ms.
[14:42:27.172] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:27.678] <TB0>     INFO: Expecting 2560 events.
[14:42:28.635] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:28.635] <TB0>     INFO: Test took 1463ms.
[14:42:28.639] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:29.144] <TB0>     INFO: Expecting 2560 events.
[14:42:30.107] <TB0>     INFO: 2560 events read in total (248ms).
[14:42:30.107] <TB0>     INFO: Test took 1468ms.
[14:42:30.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:30.616] <TB0>     INFO: Expecting 2560 events.
[14:42:31.573] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:31.574] <TB0>     INFO: Test took 1462ms.
[14:42:31.577] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:32.082] <TB0>     INFO: Expecting 2560 events.
[14:42:33.055] <TB0>     INFO: 2560 events read in total (258ms).
[14:42:33.055] <TB0>     INFO: Test took 1478ms.
[14:42:33.057] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:33.564] <TB0>     INFO: Expecting 2560 events.
[14:42:34.523] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:34.524] <TB0>     INFO: Test took 1467ms.
[14:42:34.526] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:35.032] <TB0>     INFO: Expecting 2560 events.
[14:42:35.992] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:35.992] <TB0>     INFO: Test took 1466ms.
[14:42:35.994] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:36.501] <TB0>     INFO: Expecting 2560 events.
[14:42:37.461] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:37.461] <TB0>     INFO: Test took 1467ms.
[14:42:37.463] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:37.971] <TB0>     INFO: Expecting 2560 events.
[14:42:38.932] <TB0>     INFO: 2560 events read in total (246ms).
[14:42:38.932] <TB0>     INFO: Test took 1469ms.
[14:42:38.934] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:39.443] <TB0>     INFO: Expecting 2560 events.
[14:42:40.403] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:40.403] <TB0>     INFO: Test took 1469ms.
[14:42:40.406] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:40.913] <TB0>     INFO: Expecting 2560 events.
[14:42:41.872] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:41.873] <TB0>     INFO: Test took 1467ms.
[14:42:41.876] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:42.386] <TB0>     INFO: Expecting 2560 events.
[14:42:43.346] <TB0>     INFO: 2560 events read in total (246ms).
[14:42:43.346] <TB0>     INFO: Test took 1470ms.
[14:42:43.349] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:43.855] <TB0>     INFO: Expecting 2560 events.
[14:42:44.812] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:44.813] <TB0>     INFO: Test took 1464ms.
[14:42:44.815] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:45.321] <TB0>     INFO: Expecting 2560 events.
[14:42:46.280] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:46.280] <TB0>     INFO: Test took 1465ms.
[14:42:46.284] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:46.789] <TB0>     INFO: Expecting 2560 events.
[14:42:47.751] <TB0>     INFO: 2560 events read in total (247ms).
[14:42:47.751] <TB0>     INFO: Test took 1467ms.
[14:42:47.754] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:48.259] <TB0>     INFO: Expecting 2560 events.
[14:42:49.218] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:49.219] <TB0>     INFO: Test took 1466ms.
[14:42:49.221] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:49.726] <TB0>     INFO: Expecting 2560 events.
[14:42:50.683] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:50.684] <TB0>     INFO: Test took 1463ms.
[14:42:50.688] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:51.192] <TB0>     INFO: Expecting 2560 events.
[14:42:52.149] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:52.149] <TB0>     INFO: Test took 1462ms.
[14:42:52.152] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:52.658] <TB0>     INFO: Expecting 2560 events.
[14:42:53.620] <TB0>     INFO: 2560 events read in total (247ms).
[14:42:53.621] <TB0>     INFO: Test took 1469ms.
[14:42:53.623] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:54.129] <TB0>     INFO: Expecting 2560 events.
[14:42:55.086] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:55.086] <TB0>     INFO: Test took 1463ms.
[14:42:55.090] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:55.596] <TB0>     INFO: Expecting 2560 events.
[14:42:56.556] <TB0>     INFO: 2560 events read in total (245ms).
[14:42:56.558] <TB0>     INFO: Test took 1469ms.
[14:42:56.561] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:57.067] <TB0>     INFO: Expecting 2560 events.
[14:42:58.028] <TB0>     INFO: 2560 events read in total (246ms).
[14:42:58.028] <TB0>     INFO: Test took 1468ms.
[14:42:59.055] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:42:59.055] <TB0>     INFO: PH scale (per ROC):    74  80  81  76  79  91  80  77  77  80  80  79  80  80  81  81
[14:42:59.055] <TB0>     INFO: PH offset (per ROC):  157 174 159 175 165 171 163 182 174 161 170 172 165 190 164 164
[14:42:59.229] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:42:59.232] <TB0>     INFO: ######################################################################
[14:42:59.232] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:42:59.232] <TB0>     INFO: ######################################################################
[14:42:59.232] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:42:59.243] <TB0>     INFO: scanning low vcal = 10
[14:42:59.585] <TB0>     INFO: Expecting 41600 events.
[14:43:03.324] <TB0>     INFO: 41600 events read in total (3024ms).
[14:43:03.325] <TB0>     INFO: Test took 4082ms.
[14:43:03.326] <TB0>     INFO: scanning low vcal = 20
[14:43:03.833] <TB0>     INFO: Expecting 41600 events.
[14:43:07.556] <TB0>     INFO: 41600 events read in total (3008ms).
[14:43:07.556] <TB0>     INFO: Test took 4230ms.
[14:43:07.558] <TB0>     INFO: scanning low vcal = 30
[14:43:08.064] <TB0>     INFO: Expecting 41600 events.
[14:43:11.795] <TB0>     INFO: 41600 events read in total (3016ms).
[14:43:11.796] <TB0>     INFO: Test took 4238ms.
[14:43:11.798] <TB0>     INFO: scanning low vcal = 40
[14:43:12.300] <TB0>     INFO: Expecting 41600 events.
[14:43:16.573] <TB0>     INFO: 41600 events read in total (3559ms).
[14:43:16.574] <TB0>     INFO: Test took 4776ms.
[14:43:16.577] <TB0>     INFO: scanning low vcal = 50
[14:43:16.001] <TB0>     INFO: Expecting 41600 events.
[14:43:21.233] <TB0>     INFO: 41600 events read in total (3517ms).
[14:43:21.234] <TB0>     INFO: Test took 4657ms.
[14:43:21.237] <TB0>     INFO: scanning low vcal = 60
[14:43:21.657] <TB0>     INFO: Expecting 41600 events.
[14:43:25.883] <TB0>     INFO: 41600 events read in total (3511ms).
[14:43:25.883] <TB0>     INFO: Test took 4646ms.
[14:43:25.886] <TB0>     INFO: scanning low vcal = 70
[14:43:26.306] <TB0>     INFO: Expecting 41600 events.
[14:43:30.531] <TB0>     INFO: 41600 events read in total (3510ms).
[14:43:30.532] <TB0>     INFO: Test took 4646ms.
[14:43:30.535] <TB0>     INFO: scanning low vcal = 80
[14:43:30.951] <TB0>     INFO: Expecting 41600 events.
[14:43:35.188] <TB0>     INFO: 41600 events read in total (3522ms).
[14:43:35.189] <TB0>     INFO: Test took 4654ms.
[14:43:35.192] <TB0>     INFO: scanning low vcal = 90
[14:43:35.613] <TB0>     INFO: Expecting 41600 events.
[14:43:39.840] <TB0>     INFO: 41600 events read in total (3512ms).
[14:43:39.841] <TB0>     INFO: Test took 4649ms.
[14:43:39.844] <TB0>     INFO: scanning low vcal = 100
[14:43:40.262] <TB0>     INFO: Expecting 41600 events.
[14:43:44.614] <TB0>     INFO: 41600 events read in total (3637ms).
[14:43:44.614] <TB0>     INFO: Test took 4769ms.
[14:43:44.618] <TB0>     INFO: scanning low vcal = 110
[14:43:45.036] <TB0>     INFO: Expecting 41600 events.
[14:43:49.259] <TB0>     INFO: 41600 events read in total (3508ms).
[14:43:49.259] <TB0>     INFO: Test took 4640ms.
[14:43:49.262] <TB0>     INFO: scanning low vcal = 120
[14:43:49.683] <TB0>     INFO: Expecting 41600 events.
[14:43:53.906] <TB0>     INFO: 41600 events read in total (3508ms).
[14:43:53.907] <TB0>     INFO: Test took 4644ms.
[14:43:53.911] <TB0>     INFO: scanning low vcal = 130
[14:43:54.330] <TB0>     INFO: Expecting 41600 events.
[14:43:58.566] <TB0>     INFO: 41600 events read in total (3522ms).
[14:43:58.566] <TB0>     INFO: Test took 4655ms.
[14:43:58.570] <TB0>     INFO: scanning low vcal = 140
[14:43:58.988] <TB0>     INFO: Expecting 41600 events.
[14:44:03.266] <TB0>     INFO: 41600 events read in total (3564ms).
[14:44:03.267] <TB0>     INFO: Test took 4697ms.
[14:44:03.270] <TB0>     INFO: scanning low vcal = 150
[14:44:03.689] <TB0>     INFO: Expecting 41600 events.
[14:44:07.977] <TB0>     INFO: 41600 events read in total (3573ms).
[14:44:07.982] <TB0>     INFO: Test took 4712ms.
[14:44:07.985] <TB0>     INFO: scanning low vcal = 160
[14:44:08.396] <TB0>     INFO: Expecting 41600 events.
[14:44:12.666] <TB0>     INFO: 41600 events read in total (3555ms).
[14:44:12.667] <TB0>     INFO: Test took 4682ms.
[14:44:12.670] <TB0>     INFO: scanning low vcal = 170
[14:44:13.084] <TB0>     INFO: Expecting 41600 events.
[14:44:17.362] <TB0>     INFO: 41600 events read in total (3563ms).
[14:44:17.363] <TB0>     INFO: Test took 4693ms.
[14:44:17.367] <TB0>     INFO: scanning low vcal = 180
[14:44:17.782] <TB0>     INFO: Expecting 41600 events.
[14:44:22.067] <TB0>     INFO: 41600 events read in total (3570ms).
[14:44:22.067] <TB0>     INFO: Test took 4700ms.
[14:44:22.070] <TB0>     INFO: scanning low vcal = 190
[14:44:22.488] <TB0>     INFO: Expecting 41600 events.
[14:44:26.777] <TB0>     INFO: 41600 events read in total (3574ms).
[14:44:26.778] <TB0>     INFO: Test took 4708ms.
[14:44:26.781] <TB0>     INFO: scanning low vcal = 200
[14:44:27.197] <TB0>     INFO: Expecting 41600 events.
[14:44:31.553] <TB0>     INFO: 41600 events read in total (3641ms).
[14:44:31.554] <TB0>     INFO: Test took 4773ms.
[14:44:31.569] <TB0>     INFO: scanning low vcal = 210
[14:44:32.086] <TB0>     INFO: Expecting 41600 events.
[14:44:36.381] <TB0>     INFO: 41600 events read in total (3580ms).
[14:44:36.382] <TB0>     INFO: Test took 4812ms.
[14:44:36.398] <TB0>     INFO: scanning low vcal = 220
[14:44:36.777] <TB0>     INFO: Expecting 41600 events.
[14:44:41.072] <TB0>     INFO: 41600 events read in total (3580ms).
[14:44:41.074] <TB0>     INFO: Test took 4676ms.
[14:44:41.081] <TB0>     INFO: scanning low vcal = 230
[14:44:41.472] <TB0>     INFO: Expecting 41600 events.
[14:44:45.799] <TB0>     INFO: 41600 events read in total (3611ms).
[14:44:45.799] <TB0>     INFO: Test took 4718ms.
[14:44:45.805] <TB0>     INFO: scanning low vcal = 240
[14:44:46.180] <TB0>     INFO: Expecting 41600 events.
[14:44:50.470] <TB0>     INFO: 41600 events read in total (3575ms).
[14:44:50.471] <TB0>     INFO: Test took 4666ms.
[14:44:50.476] <TB0>     INFO: scanning low vcal = 250
[14:44:50.892] <TB0>     INFO: Expecting 41600 events.
[14:44:55.172] <TB0>     INFO: 41600 events read in total (3565ms).
[14:44:55.173] <TB0>     INFO: Test took 4697ms.
[14:44:55.178] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:44:55.585] <TB0>     INFO: Expecting 41600 events.
[14:44:59.892] <TB0>     INFO: 41600 events read in total (3592ms).
[14:44:59.894] <TB0>     INFO: Test took 4716ms.
[14:44:59.902] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:45:00.306] <TB0>     INFO: Expecting 41600 events.
[14:45:04.577] <TB0>     INFO: 41600 events read in total (3556ms).
[14:45:04.578] <TB0>     INFO: Test took 4677ms.
[14:45:04.584] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:45:05.004] <TB0>     INFO: Expecting 41600 events.
[14:45:09.277] <TB0>     INFO: 41600 events read in total (3557ms).
[14:45:09.277] <TB0>     INFO: Test took 4692ms.
[14:45:09.281] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:45:09.693] <TB0>     INFO: Expecting 41600 events.
[14:45:13.975] <TB0>     INFO: 41600 events read in total (3567ms).
[14:45:13.976] <TB0>     INFO: Test took 4695ms.
[14:45:13.981] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:45:14.394] <TB0>     INFO: Expecting 41600 events.
[14:45:18.656] <TB0>     INFO: 41600 events read in total (3547ms).
[14:45:18.657] <TB0>     INFO: Test took 4675ms.
[14:45:19.189] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:45:19.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:45:19.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:45:19.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:45:19.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:45:19.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:45:19.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:45:19.194] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:45:19.195] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:45:19.195] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:45:19.195] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:45:19.195] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:45:58.163] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:45:58.163] <TB0>     INFO: non-linearity mean:  0.960 0.961 0.960 0.956 0.964 0.957 0.959 0.962 0.961 0.954 0.951 0.955 0.956 0.956 0.960 0.952
[14:45:58.163] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.005 0.006 0.006 0.006 0.007 0.007 0.007 0.006 0.005 0.006 0.006 0.006
[14:45:58.163] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:45:58.186] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:45:58.211] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:45:58.234] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:45:58.257] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:45:58.279] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:45:58.301] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:45:58.323] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:45:58.346] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:45:58.368] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:45:58.390] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:45:58.413] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:45:58.436] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:45:58.458] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:45:58.480] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:45:58.502] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-13_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:45:58.524] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:45:58.524] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:45:58.531] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:45:58.532] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:45:58.534] <TB0>     INFO: ######################################################################
[14:45:58.535] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:45:58.535] <TB0>     INFO: ######################################################################
[14:45:58.538] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:45:58.548] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:58.548] <TB0>     INFO:     run 1 of 1
[14:45:58.548] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:58.891] <TB0>     INFO: Expecting 3120000 events.
[14:46:49.115] <TB0>     INFO: 1278890 events read in total (49509ms).
[14:47:38.565] <TB0>     INFO: 2545935 events read in total (98959ms).
[14:48:00.134] <TB0>     INFO: 3120000 events read in total (120529ms).
[14:48:00.174] <TB0>     INFO: Test took 121626ms.
[14:48:00.255] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:00.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:01.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:03.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:04.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:05.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:07.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:08.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:10.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:11.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:12.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:14.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:15.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:17.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:18.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:19.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:21.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:22.814] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382345216
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.485, RMS = 2.02645
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.6224, RMS = 1.88166
[14:48:22.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[14:48:22.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:48:22.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.459, RMS = 2.27832
[14:48:22.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:48:22.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:48:22.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.743, RMS = 1.85186
[14:48:22.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.6133, RMS = 2.66095
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1357, RMS = 2.55348
[14:48:22.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5006, RMS = 1.68459
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9759, RMS = 1.43975
[14:48:22.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9637, RMS = 2.30875
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0659, RMS = 2.03809
[14:48:22.851] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.7624, RMS = 2.31519
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2289, RMS = 2.16876
[14:48:22.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7185, RMS = 1.70916
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1386, RMS = 1.55581
[14:48:22.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1601, RMS = 3.13814
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0299, RMS = 3.67517
[14:48:22.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5018, RMS = 1.96864
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4298, RMS = 2.24638
[14:48:22.856] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0771, RMS = 1.83171
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6755, RMS = 2.35805
[14:48:22.858] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3112, RMS = 1.64032
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7997, RMS = 1.34261
[14:48:22.859] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9082, RMS = 1.39724
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4531, RMS = 1.8687
[14:48:22.860] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4503, RMS = 1.52556
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4523, RMS = 2.07699
[14:48:22.861] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0608, RMS = 2.46039
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9082, RMS = 2.88497
[14:48:22.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6879, RMS = 1.88733
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3655, RMS = 2.2146
[14:48:22.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:48:22.864] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:48:22.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6295, RMS = 1.5687
[14:48:22.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:48:22.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:48:22.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0356, RMS = 1.06807
[14:48:22.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:48:22.868] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:48:22.868] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    2    0    8    0    0    1  140   12    0    0    0
[14:48:22.868] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:48:22.962] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:48:22.962] <TB0>     INFO: enter test to run
[14:48:22.962] <TB0>     INFO:   test:  no parameter change
[14:48:22.963] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[14:48:22.964] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[14:48:22.964] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:48:22.964] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:48:23.462] <TB0>    QUIET: Connection to board 133 closed.
[14:48:23.463] <TB0>     INFO: pXar: this is the end, my friend
[14:48:23.463] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
