{
    "name": "evb",
    "version": "A1",
    "data_region": {
        "ecc_region": true,
        "key": [
            {
                // "aes_oem"
                // "aes_vault"
                // "rsa_pub_oem"
                // "rsa_pub_aes"
                // "rsa_priv_aes"
                "types": "aes_vault",
                "key_bin": "test_aes_vault_key.bin",
                "key_bin2": "test_aes_vault_key_1.bin",
                "offset": "0x40"
            },
            {
                "types": "rsa_pub_oem",
                "key_pem": "test_oem_dss_public_key_2048_0.pem",
                "offset": "0x480",
                "number_id": 0
            },
            {
                "types": "rsa_pub_oem",
                "key_pem": "test_oem_dss_public_key_2048_1.pem",
                "offset": "0x680",
                "number_id": 1
            },
            {
                "types": "rsa_pub_oem",
                "key_pem": "test_oem_dss_public_key_2048_2.pem",
                "offset": "0x880",
                "number_id": 2
            },
            {
                "types": "rsa_pub_oem",
                "key_pem": "test_oem_dss_public_key_2048_3.pem",
                "offset": "0xa80",
                "number_id": 3
            },
            {
                "types": "rsa_pub_oem",
                "key_pem": "test_oem_dss_public_key_2048_4.pem",
                "offset": "0xc80",
                "number_id": 4
            }
        ]
    },
    "config_region": {
        // OTPCFG0[1]
        // false: Disable
        // true : Enable
        "Enable Secure Boot": false,
        // OTPCFG0[3]
        // false: User region ECC disable
        // true : User region ECC enable
        "User region ECC enable": false,
        // OTPCFG0[4]
        // false: Secure region ECC disable
        // true : Secure region ECC enable
        "Secure Region ECC enable": false,
        // OTPCFG0[5]
        // false: Enable
        // true : Disable
        "Disable low security key": false,
        // OTPCFG0[6]
        // false: Do not ignore Secure Boot hardware strap
        // true : Ignore Secure Boot hardware strap 
        "Ignore Secure Boot hardware strap": false,
        // OTPCFG0[7]
        // 0: "Mode_GCM"
        // 1: "Mode_2"
        "Secure Boot Mode": "Mode_2",
        // OTPCFG0[11-10]
        // 00: "RSA1024"
        // 01: "RSA2048"
        // 10: "RSA3072"
        // 11: "RSA4096"
        "Secure crypto RSA length": "RSA1024",
        // OTPCFG0[13-12]
        // 00: "SHA224"
        // 01: "SHA256"
        // 10: "SHA384"
        // 11: "SHA512"
        "Hash mode": "SHA256",
        // OTPCFG0[14]
        "Disable patch code": false,
        // OTPCFG0[15]
        "Disable Boot from Uart": false,
        // OTPCFG0[21-16]
        // Secure Region Size in hex(in unit of 32DW)
        "Secure Region size": "0x0",
        // OTPCFG0[22]
        "Write Protect: Secure Region": false,
        // OTPCFG0[23]
        "Write Protect: User region": false,
        // OTPCFG0[24]
        // OTPCFG4-D[31:16] ("Keys Retire ID") are excluded
        // OTPCFG16~OTPCFG31 ("otp_strap") are excluded
        "Write Protect: Configure region": false,
        // OTPCFG0[25]
        "Write Protect: OTP strap region": false,
        // OTPCFG0[26]
        // default is ture
        "Copy Boot Image to Internal SRAM": true,
        // OTPCFG0[27]
        "Enable image encryption": true,
        // OTPCFG0[29]
        "Enable write Protect of OTP key retire bits": false,
        // OTPCFG0[31]
        // This will lock whole OTP memory and is un-recoverable
        "OTP memory lock enable": false,
        // OTPCFG2[31-16]
        "Vender ID": "0x0",
        // OTPCFG2[15-0]
        "Key Revision": "0x0",
        // OTPCFG3[15-0]
        "Secure boot header offset": "0x20",
        // OTPCFG4[7-0]
        "Keys Retire ID": 0,
        // OTPCFG5[31-0]
        "User define data: random number low": "0x0",
        // OTPCFG6[31-0]
        "User define data: random number high": "0x0",
        // OTPCFG10[31-0]
        // OTPCFG11[31-0]
        // 0x0 ~ 0x3F
        "Manifest ID": "0x0"
        // OTPCFG14[10-0]
        // 1B80/4
        // "Patch code location": "0x6E0",
        // OTPCFG14[16-11]
        // 31 dw
        // "Patch code size": "0x1f"
    },
    "otp_strap": {
        // OTPSTRAP[0]
        "Enable secure boot": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[1]
        "Enable boot from eMMC": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[2]
        "Boot from debug SPI": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[3]
        "Disable ARM CM3": {
            // false: Normal CM3
            // true : Disable CM3
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[4]
        "Enable dedicated VGA BIOS ROM": {
            // false: No VGA BIOS ROM, VGA BIOS is merged in the system BIOS
            // true : Enable dedicated VGA BIOS ROM
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[5]
        "MAC 1 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RGMII",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[6]
        "MAC 2 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RGMII",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[9:7]
        "CPU frequency": {
            // "1GHz"
            // "800MHz"
            // "1.2GHz"
            // "1.4GHz"
            "value": "1GHz",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[11:10]
        "HCLK ratio": {
            // "default": default that make HCLK = 200MHz
            // "2:1": Select AXI:AHB = 2:1
            // "3:1": Select AXI:AHB = 3:1
            // "4:1": Select AXI:AHB = 4:1
            "value": "2:1",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[13:12]
        "VGA memory size": {
            // "8MB"
            // "16MB"
            // "32MB"
            // "64MB"
            "value": "16MB",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[15]
        "CPU/AXI clock ratio": {
            // "2:1"
            // "1:1"
            "value": "2:1",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[16]
        "Disable ARM JTAG debug": {
            // false: Enable
            // true: Disable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[17]
        "VGA class code": {
            // "video_device": Select the Class Code for video device
            // "vga_device"  : Select the Class Code for VGA device
            "value": "video_device",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[18]
        "Disable debug 0": {
            // false: Enable debug interfaces 0
            // true : Disable debug interfaces 0
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[19]
        "Boot from eMMC speed mode": {
            // "normal": Normal eMMC speed
            // "high"  : High eMMC speed
            "value": "normal",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[20]
        "Enable PCIe EHCI": {
            // false: Disable EHCI device
            // true : Enable EHCI device
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[21]
        "Disable ARM JTAG trust world debug": {
            // false: Enable ARM JTAG trust world debug
            // true : Disable ARM JTAG trust world debug
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[22]
        "Disable dedicated BMC function": {
            // false: Normal BMC mode
            // true : Disable dedicated BMC functions for non-BMC application
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[23]
        "Enable dedicate PCIe RC reset": {
            // false: SSPRST# pin is for secondary processor dedicated reset pin
            // true : SSPRST# pin is for PCIE root complex dedicated reset pin
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[24]
        "Disable watchdog to reset full chip": {
            // false: Enable watchdog to reset full chip
            // true : Disable watchdog to reset full chip
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[26:25]
        "Internal bridge speed selection": {
            // "1x"
            // "1/2x"
            // "1/4x"
            // "1/8x"
            "value": "1x",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[29]
        "Disable RVAS function": {
            // false: Enable RVAS
            // true : Disable RVAS
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[32]
        "MAC 3 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RGMII",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[33]
        "MAC 4 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RGMII",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[34]
        "SuperIO configuration address selection": {
            // "0x2e": Decode 0x2e
            // "0x4e": Decode 0x4e
            "value": "0x2e",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[35]
        "Disable LPC to decode SuperIO": {
            // false: Enable address decoding
            // true : Disable address decoding
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[36]
        "Disable debug 1": {
            // false: Enable debug interfaces 1
            // true : Disable debug interfaces 1
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[37]
        "Enable ACPI": {
            // false: Disable ACPI
            // true : Enable ACPI
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[38]
        "Select LPC/eSPI": {
            // "eSPI"
            // "LPC"
            "value": "eSPI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[39]
        "Enable SAFS": {
            // false: Disable SAFS
            // true : Enable SAFS
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[40]
        "Enable boot from uart5": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[41]
        "Enable boot SPI 3B address mode auto-clear": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[42]
        "Enable SPI 3B/4B address mode auto detection": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[43]
        "Enable boot SPI or eMMC ABR": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[44]
        "Boot SPI ABR Mode": {
            // "dual": dual SPI flash
            // "single": single SPI flash
            "value": "dual",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[47:45]
        "Boot SPI flash size": {
            // 0: no define size
            // 2: 2MB
            // 4: 4MB
            // 8: 8MB
            // 16: 16MB
            // 32: 32MB
            // 64: 64MB
            // 128: 128MB
            "value": 0,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[48]
        "Enable host SPI ABR": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[49]
        "Enable host SPI ABR mode select pin": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[50]
        "Host SPI ABR Mode": {
            // "dual": dual SPI flash
            // "single": single SPI flash
            "value": "dual",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[53:51]
        "Host SPI flash size": {
            // 0: no define size
            // 2: 2MB
            // 4: 4MB
            // 8: 8MB
            // 16: 16MB
            // 32: 32MB
            // 64: 64MB
            // 128: 128MB
            "value": 0,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[54]
        "Enable boot SPI auxiliary control pins": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[56:55]
        "Boot SPI CRTM size": {
            // 0: Disable CRTM
            // 256: 256KB
            // 512: 512KB
            // 1024: 1MB
            "value": 0,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[57:58]
        "Host SPI CRTM size": {
            // 0: Disable CRTM
            // 1024: 1MB
            // 2048: 2MB
            // 4096: 4MB
            "value": 0,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[59]
        "Enable host SPI auxiliary control pins": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[60]
        "Enable GPIO Pass Through": {
            // false: Disable pass through
            // true : Enable pass-through at power on.
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[62]
        "Enable Dedicate GPIO Strap Pins": {
            // false: Disable
            // true : Enable
            "value": false,
            "otp_protect": false,
            "ignore": true
        }
    }
}