piton/tools/perlmod/sjm_tstgen.pl,1.37:384:  $size_lo = $size & 0xffffffff;
piton/tools/perlmod/sjm_tstgen.pl,1.37:395:  $offset_lo = ($offset_lo & 0xffffff3f) | ($bank<<6 & 0x000000c0);
piton/tools/perlmod/sjm_tstgen.pl,1.37:400:  #$addr_lo = $addr & 0xffffffff;
piton/tools/perlmod/sjm_tstgen.pl,1.37:401:  $addr_lo = alignAddr($addr & 0xffffffff,$align);
piton/tools/perlmod/sjm_tstgen.pl,1.37:405:      $base>>32,($base & 0x000ffffffff),$size_hi,$size_lo,$offset_hi,$offset_lo,$addr_hi,$addr_lo;
piton/tools/perlmod/sjm_tstgen.pl,1.37:481:    $tmpmask |= $mask & 0x1;
piton/tools/perlmod/sjm_tstgen.pl,1.37:591:  if ((($addr_hi == 0x400) && (($addr_lo >> 23) == ($aid & 0x1f))) ||
piton/tools/perlmod/sjm_tstgen.pl,1.37:592:      (($addr_hi >> 4) == (0x60 | ($aid & 0x1f)))) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:606:    if (not (($opt_sjm4 && checkSjmAddr($opt_config_id[4],$nc_addr_hi[$i],$nc_addr_lo[$i])) ||
piton/tools/perlmod/sjm_tstgen.pl,1.37:607:	     ($opt_sjm5 && checkSjmAddr($opt_config_id[5],$nc_addr_hi[$i],$nc_addr_lo[$i])))) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:631:    $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:661:    #$start = int(rand(2)) ? ($addr_lo & 0x3f) : 0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:662:    $start = (rand()%2 == 0) ? ($addr_lo & 0x3f) : 0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:791:    $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:833:    $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:971:  $start = $addr_lo & 0x3f;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1039:  $start = $addr_lo & 0x3f;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1088:  while (($addr_lo & 0x3f) != 0) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1089:    if ((($addr_lo & 0xf) == 0) && ($size > 16)) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1093:      $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1130:    if ((($addr_lo & 0xf) == 0) && ($size > 16)) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1134:      $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1178:  while (($addr_lo & 0x3f) != 0) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1179:    if ((($addr_lo & 0xf) == 0) && ($size > 16)) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1183:      $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1215:    if ((($addr_lo & 0xf) == 0) && ($size > 16)) {
piton/tools/perlmod/sjm_tstgen.pl,1.37:1219:      $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1257:    $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1261:    $start = $addr_lo & 0xf;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1275:  $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1276:  $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1277:  $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1278:  $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1301:    $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1302:    $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1303:    $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1304:    $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1328:    $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1329:    $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1330:    $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1331:    $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1355:    $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1356:    $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1357:    $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1358:    $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1382:    $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1383:    $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1384:    $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1385:    $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1397:  local $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1398:  local $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0x1f);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1399:  local $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1400:  local $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1412:  local $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1413:  local $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0x1f);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1414:  local $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1415:  local $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1422:    $ttype = ($opt_data_rand) ? int(rand(0x100)) : ($opt_data_pattern & 0xff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1423:    $addr_hi = ($opt_data_rand) ? int(rand(0x1000)) : ($opt_data_pattern & 0xfff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1424:    $addr_lo = ($opt_data_rand) ? int(rand(0xffffffff)) : ($opt_data_pattern & 0xffffffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1425:    $mask = ($opt_data_rand) ? int(rand(0x10000)) : ($opt_data_pattern & 0xffff);
piton/tools/perlmod/sjm_tstgen.pl,1.37:1456:  local $addr_lo = ($offset & 0x3) << 30 | int(rand(0x3fffffff));
piton/tools/perlmod/sjm_tstgen.pl,1.37:1504:  #  $addr_lo = ($addr_lo & 0x7fffff) | $aid << 23;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1517:  local $addr_lo = ($offset & 0x3) << 30 | int(rand(0x3fffffff));
piton/tools/perlmod/sjm_tstgen.pl,1.37:1564:    $addr_lo = ($addr_lo & 0x7fffff) | $aid << 23;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1723:	$size -= (64-($addl & 0x3f));
piton/tools/perlmod/sjm_tstgen.pl,1.37:2023:$max_mem = sprintf("0x%02x_%08x",$opt_max_mem >> 2,($opt_max_mem & 0x3)<<30);
piton/tools/perlmod/Linux-i686/Bit/Vector.pod:2318:  $result *= $power[0] if ($vec2 & 1);
piton/tools/perlmod/Linux-i686/Bit/Vector.pod:2319:  $result *= $power[1] if ($vec2 & 2);
piton/tools/perlmod/Linux-i686/Bit/Vector.pod:2320:  $result *= $power[2] if ($vec2 & 4);
piton/tools/perlmod/Linux-i686/Bit/Vector.pod:2321:  $result *= $power[3] if ($vec2 & 8);
piton/tools/perlmod/Linux-i686/Bit/Vector/Overload.pm:257:            if ($build && (defined $flag))
piton/tools/perlmod/Linux-i686/Bit/Vector/Overload.pm:414:                if ($flag) { $result = $argument . &_scalarize_($object); }
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:207:  if(!$sas_only && (-r 'sim.log' || -r 'sim.log.gz')) {
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:242:  }elsif($sas_only && (-r 'sims.log' || -r 'sims.log.gz')) {
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:492:     $spinner = $idle_char[$iter&3] x 3;
piton/tools/perlmod/OutputDirector/1.01/man/man3/OutputDirector.3:188:\&                                 print_error  => \e&my_print_error,
piton/tools/perlmod/OutputDirector/1.01/man/man3/OutputDirector.3:189:\&                                 printf_error => \e&my_printf_error,
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/PostProcessing.pm:194:    next unless defined $va && defined $ra;
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/PostProcessing.pm:291:    my $sig  = $status & 127;
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/PostProcessing.pm:292:    my $core = $status & 128;
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/State.pm:232:    "exists!\n", M_CODE if defined $type && defined $this->{mmu};
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/Command.pm:152:    my $sig  = $status & 127;
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/Command.pm:153:    my $core = $status & 128;
piton/tools/perlmod/Tie/DxHash.pm:248:Writing Apache Modules with Perl and C, by Lincoln  Stein & Doug MacEachern, and
piton/tools/perlmod/BigIntSupport.pm:88:    my $low = $bignum & 0xffffffff;
piton/tools/Darwin/x86_64/include/m4/system.h:134:#if __GNUC__ > 2 || (__GNUC__ == 2 && __GNUC_MINOR__ > 6)
piton/tools/local/pal/1.13/bin/pal:131:# initialize & process cmd-line arguments
piton/tools/local/pal/1.13/bin/pal:260:	if( $currLineType ne &lineType($_) ) {
piton/tools/local/pal/1.13/bin/pal:266:     if($COMBINE_CONTINUATION==1 && s/\\\s*$// ) {
piton/tools/local/pal/1.13/bin/pal:458:	$match =~ s/^.//;		#un-escape \& to &.
piton/tools/src/sims/sims,2.0:1256:    #!system("cd $ENV{ARIANE_ROOT}/openpiton/bootrom/baremetal && make clean && make all && cd - > /dev/null") or
piton/tools/src/sims/sims,2.0:1258:    #!system("cd $ENV{ARIANE_ROOT}/openpiton/bootrom/linux && make clean && make all MAX_HARTS=$ENV{PTON_NUM_TILES} && cd - > /dev/null") or
piton/tools/src/sims/sims,2.0:1266:    #!system("cd $ENV{ARIANE_ROOT}/src/rv_plic/rtl && ./gen_plic_addrmap.py -t $num_targets -s $num_sources > plic_regmap.sv") or
piton/tools/src/sims/sims,1.262:5606:    return (($btime&4294967295)."+".($btime>>32));
piton/tools/src/proto/syscfg.sh:76:apt-get clean && apt-get update && apt-get upgrade
piton/tools/src/proto/ise/gen_project.tcl:72:project set "Place And Route Mode" "Route Only" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:85:project set "Report Fastest Path(s) in Each Constraint" "true" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:86:project set "Generate Datasheet Section" "true" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:87:project set "Generate Timegroups Section" "false" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:135:project set "Ignore User Timing Constraints" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:136:project set "Other Place & Route Command Line Options" "" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:185:project set "Perform Advanced Analysis" "false" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:186:project set "Report Paths by Endpoint" "3" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:187:project set "Report Type" "Verbose Report" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:188:project set "Number of Paths in Error/Verbose Report" "3" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:189:project set "Stamp Timing Model Filename" "" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:190:project set "Report Unconstrained Paths" "" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:236:project set "Generate Asynchronous Delay Report" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:237:project set "Generate Clock Region Report" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:238:project set "Generate Post-Place & Route Power Report" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:239:project set "Generate Post-Place & Route Simulation Model" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:240:project set "Power Reduction" "false" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:241:project set "Place & Route Effort Level (Overall)" "High" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:253:project set "Timing Mode" "Performance Evaluation" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:267:project set "Generate Constraints Interaction Report" "false" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/proto/ise/gen_project.tcl:272:project set "Power Activity File" "" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:273:project set "Extra Effort (Highest PAR level only)" "None" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:276:project set "Enable Multi-Threading" "Off" -process "Place & Route"
piton/tools/src/proto/ise/gen_project.tcl:282:project set "Change Device Speed To" "${DEVICE_SPEED}" -process "Generate Post-Place & Route Static Timing"
piton/tools/src/pal/include.c:215:	if(inc_fd==0 && mode==M_PAL) {
piton/tools/src/pal/include.c:224:	if(missingFile && mode==M_PAL) {
piton/tools/src/pal/include.c:233:	if(mode==M_PAL && return_from_include)
piton/tools/src/goldfinger/tsb_link.c:553: * Add tag & data to linked list.  The tsb_entry is the entry in the
piton/tools/src/goldfinger/gf_error.c:189:  return ( num & (alignment-1) ) == 0;
piton/tools/src/goldfinger/block.c:546:  compress = block->compress && Compress;
piton/tools/src/goldfinger/block.c:594:    if(compress && ((i+7) < words) && zero_line) {
piton/tools/src/goldfinger/block_tsb.c:455:  aligned_start    = block->va & page_mask;
piton/tools/src/goldfinger/block_tsb.c:456:  aligned_start_ra = block->ra & page_mask;
piton/tools/src/goldfinger/block_tsb.c:484:      tagaddr = (page_va & tte_tag_mask) >> tte_tag_shift;
piton/tools/src/goldfinger/block_tsb.c:488:      tag   = (tagaddr & tag_mask)  | (tag_base  & ~tag_mask);
piton/tools/src/goldfinger/block_tsb.c:489:      data  = (page_ra & data_mask) | (data_base & ~data_mask);
piton/tools/src/goldfinger/block_tsb.c:544:  aligned_start    = block->va & page_mask;
piton/tools/src/goldfinger/block_tsb.c:545:  aligned_start_ra = block->ra & page_mask;
piton/tools/src/goldfinger/block_tsb.c:573:      tagaddr = (page_va & tte_tag_mask) >> tte_tag_shift;
piton/tools/src/goldfinger/block_tsb.c:577:      tag   = (tagaddr & tag_mask)  | (tag_base  & ~tag_mask);
piton/tools/src/goldfinger/block_tsb.c:578:      data  = (page_ra & data_mask) | (data_base & ~data_mask);
piton/tools/src/goldfinger/block_tsb.c:607:  va = (tag & tag_mask) << block_tsb->tte_tag_addr_bits.lo;
piton/tools/src/goldfinger/block_tsb.c:617:  va = (tag & tag_mask) << block_tsb->tte_tag_addr_bits.lo;
piton/tools/src/goldfinger/tsb_link.h:128:   the collision.  The tag & data are the elements to add */
piton/tools/src/goldfinger/tsb.h:46:/* Tsb entry is tag & data.  The pointer to an block object is just
piton/tools/src/goldfinger/tsb.h:146:/* Adds tag & data to the tsb at the specified index.  The block pointer is stored for better error reporting */
piton/tools/src/configsrch/cCollection.H:83:    T& operator[](int elemNum) { 
piton/tools/src/configsrch/cCollection.H:88:    const T& operator[](int elemNum) const {
piton/tools/src/configsrch/cCollection.H:113:    T* AddElem(const T& elem);
piton/tools/src/configsrch/cCollection.H:130:  friend ostream& operator<<(ostream& os, const cCollection<T>& set);
piton/tools/src/configsrch/cCollection.H:204:T* cCollection<T>::AddElem(const T& elem) {
piton/tools/src/configsrch/cCollection.H:215:    return &(theCollection[logicalLen - 1]);
piton/tools/src/configsrch/cCollection.H:219:ostream& operator<<(ostream& os, const cCollection<T>& set) {
piton/tools/src/configsrch/TverLine.H:54:    TverLine(const TverLine& source) { Copy(source); }
piton/tools/src/configsrch/TverLine.H:56:    TverLine& operator=(const TverLine& source) {
piton/tools/src/configsrch/TverLine.H:92:    void  Copy(const TverLine& source);
piton/tools/src/configsrch/TverLine.H:98:  friend istream& operator>>(istream& is, TverLine& tLine);
piton/tools/src/configsrch/TreSearch.H:59:    TreSearch(const TreSearch& TS) { }
piton/tools/src/configsrch/TreSearch.H:62:    TreSearch& operator=(const TreSearch& TS) { return *this; }
piton/tools/src/configsrch/TverLine.C:37:istream& operator>>(istream& is, TverLine& tLine) {
piton/tools/src/configsrch/TverLine.C:117:void TverLine::Copy(const TverLine& source) {
piton/tools/src/configsrch/configsrch.C:194:   if ( (argc-optind) != 1 && (argc-optind) != 2) pr_usage(1);
piton/tools/bin/mksramwrapper.py:167:            cache[A] <= (DIN & BW) | (cache[A] & ~BW);
piton/tools/bin/mksramwrapper.py:185:         cache[AW] <= (DIN & BW) | (cache[AW] & ~BW);
piton/tools/bin/mksramwrapper.py:208:            cache[AA] <= (DINA & BWA) | (cache[AA] & ~BWA);
piton/tools/bin/mksramwrapper.py:227:            cache[AB] <= (DINB & BWB) | (cache[AB] & ~BWB);
piton/tools/bin/riscvlib.py:113:        tmpStr += "0x%08x " % (addrBase & 0xFFFFFFFF)
piton/tools/bin/riscvlib.py:119:        tmpStr += "0x%08x " % (addrLen & 0xFFFFFFFF)
piton/tools/bin/riscvlib.py:222:                tmpStr += "&CPU%d_intc 3 &CPU%d_intc 7 " % (k,k)
piton/tools/bin/riscvlib.py:240:                tmpStr += "&CPU%d_intc 11 &CPU%d_intc 9 " % (k,k)
piton/tools/bin/midas:64:    die "TRE_SEARCH & TRE_ENTRY are not set."
piton/tools/bin/pyhplib_sram.py:239:            cache[A] <= (DIN & BW) | (cache[A] & ~BW);
piton/tools/bin/pyhplib_sram.py:296:            cache[A] <= (DIN & BW) | (cache[A] & ~BW);
piton/tools/bin/pyhplib_sram.py:353:            cache[AA] <= (DINA & BWA) | (cache[AA] & ~BWA);
piton/tools/bin/pyhplib_sram.py:370:            cache[AB] <= (DINB & BWB) | (cache[AB] & ~BWB);
piton/tools/bin/pyhplib_sram.py:429:            cache[AA] <= (DINA & BWA) | (cache[AA] & ~BWA);
piton/tools/bin/pyhplib_sram.py:442:            cache[AB] <= (DINB & BWB) | (cache[AB] & ~BWB);
piton/tools/bin/pyhplib_sram.py:499:            cache[AA] <= (DINA & BWA) | (cache[AA] & ~BWA);
piton/tools/bin/pyhplib_sram.py:512:            cache[AB] <= (DINB & BWB) | (cache[AB] & ~BWB);
piton/tools/calibre/script/lvs/setup_lvs:275:        fp.write("LVS ISOLATE SHORTS YES CELL PRIMARY && NAME \"?\"\n\n")
piton/tools/pli/mem/mem.c:57:      bits[ind] = ch & 1;
piton/tools/pli/mem/mem.c:197:	  avalPtr[groups] = ch & 0xff;
piton/tools/pli/iop/cpx.cc:73:  cpx_pkt[0] |= (INT_RET << 12);//request & error
piton/tools/pli/iop/iob_main.cc:138:  int mask  = key & 0x38;
piton/tools/pli/iop/iob_main.cc:151:  unsigned second = val & 0xffff0000;
piton/tools/pli/iop/iob_main.cc:153:  int mask  = key & 0x38;
piton/tools/pli/iop/iob_main.cc:156:    data[mask+i] = val & 0xff;
piton/tools/pli/iop/iob_main.cc:161:  // second = val & 0xffff0000;
piton/tools/pli/iop/iob_main.cc:185:  mask_addr = (((unsigned long long)key & 0x000000ffffffffffULL) >> 6);
piton/tools/pli/iop/iob_main.cc:191:      low = data & 0xffffffff;
piton/tools/pli/iop/iob_main.cc:209:      low = data & 0xffffffff;
piton/tools/pli/iop/iob_main.cc:256:  mask_addr = (((unsigned long long)key & 0x000000ffffffffffULL) >> 6);
piton/tools/pli/iop/iob_main.cc:268:    // io_printf("iob_main.cc : writing %x_%x\n", val >> 32, val & 0x0000ffff);
piton/tools/pli/iop/iob_main.cc:276:    // io_printf("iob_main.cc : writing %x_%x\n", val >> 32, val & 0x0000ffff);
piton/tools/pli/iop/iob_main.cc:345:          tf_putlongp(3, addr & 0xffffffff, (addr >> 32) & 0xffffffff);
piton/tools/pli/iop/iob.cc:60:    if(mask & 1)break;
piton/tools/pli/iop/iob.cc:71:  (*p_pkt).thrid       = i & 0x3;
piton/tools/pli/iop/iob.cc:77:  (*p_pkt).pkt[3] |= ((i & 0x7f) << 18);
piton/tools/pli/iop/iob.cc:78:  (*p_pkt).pkt[3] |= ((i & 0x3) << 10);
piton/tools/pli/iop/iob.cc:177:        p_pkt->pkt[3] |= (one_event->true_id & 0x3fff) << 18;
piton/tools/pli/iop/iob.cc:179:        p_pkt->pkt[3] |= (one_event->cpu_id & 7) << 10;
piton/tools/pli/iop/iob.cc:180:        p_pkt->pkt[3] |= (one_event->thrid & 3) << 8;
piton/tools/pli/iop/iob.cc:213:      pc    = ((((KeyType) (high & 0xffff)) << 32) | low);
piton/tools/pli/iop/iob.cc:330:    io_printf((char *)"Info(%0d): cpx request %x\n", tf_gettime(), req & 0xff);
piton/tools/pli/iop/iob.cc:332:    io_printf((char *)"Info: cpx request %x\n", req & 0xff);
piton/tools/pli/iop/iob.cc:370:      if(grant & 1)if(Qsel[idx])Qsel[idx]--;
piton/tools/pli/iop/bw_lib.c:175:            cidx = addr & 0x3f;
piton/design/common/uart/rtl/Counter.v:87:	assign	RegEnable =								Load | (Enable & (NoLimit | (Down ? |Count : ~&Count)));
piton/design/common/uart/rtl/UAReceiver.v:165:	assign	RxBit =									RxRunning & RxShiftEnable;
piton/design/common/uart/rtl/UAReceiver.v:166:	assign	RxStart =								~IntSIn & ~RxRunning;
piton/design/common/uart/rtl/UAReceiver.v:172:	assign	DataOutValid =							(~RxStartBit) & (&RxStopBits) & ~RxTransfered & (Parity ? ~(RxParity ^ RxActualParity) : 1'b1);
piton/design/common/uart/rtl/UAReceiver.v:237:								.Set(				Reset | (DataOutReady & DataOutValid)),
piton/design/common/uart/rtl/IORegister.v:59:	//	Inputs & Outputs
piton/design/common/uart/rtl/UATransmitter.v:160:	assign	TxBit =									TxRunning & TxShiftEnable;
piton/design/common/uart/rtl/UATransmitter.v:161:	assign	TxStart =								DataInValid & DataInReady;
piton/design/common/uart/rtl/UATransmitter.v:163:	assign	DataInReady =							~TxRunning & ~Reset;
piton/design/common/uart/rtl/Register.v:59:	//	Inputs & Outputs
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:108:            pkttrace_side2_noc1_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:114:            pkttrace_side2_noc2_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:120:            pkttrace_side2_noc3_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:126:            pkttrace_side1_noc1_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:132:            pkttrace_side1_noc2_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/demux_process_pkt.v:138:            pkttrace_side1_noc3_val = process_pkt_val & ~process_pkt_sent_noc;
piton/design/common/uart_pkttrace_dump/rtl/uart_pkttrace_dump.v:271:    .pkt_val                    (process_pkt_val & ~process_pkt_sent_uart   ),
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:218:    if (side1_pkttrace_noc1_val_f && process_pkt_complete)
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:227:    else if (side1_pkttrace_noc2_val_f && process_pkt_complete)
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:236:    else if (side1_pkttrace_noc3_val_f && process_pkt_complete)
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:245:    else if (side2_pkttrace_noc1_val_f && process_pkt_complete)
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:254:    else if (side2_pkttrace_noc2_val_f && process_pkt_complete)
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:263:    else if (side2_pkttrace_noc3_val_f && process_pkt_complete)
piton/design/common/rtl/bram_1rw_wrapper.v:70:assign write_en   = CE & (RDWEN == 1'b0);
piton/design/common/rtl/bram_1rw_wrapper.v:71:assign read_en    = CE & (RDWEN == 1'b1);
piton/design/common/rtl/bram_1rw_wrapper.v:95:assign bram_data_in = (up_to_date_data & ~BW_r) | (DIN_r & BW_r);
piton/design/common/rtl/bram_1rw_wrapper.v:98:assign rw_conflict      = wen_r & CE & (A_r == A);                         // read or write to the same address
piton/design/common/rtl/bram_sdp_wrapper.v.pyv:64:assign write_en   = CE & (RDWEN == 1'b0);
piton/design/common/rtl/bram_sdp_wrapper.v.pyv:65:assign read_en    = CE & (RDWEN == 1'b1);
piton/design/common/rtl/bram_sdp_wrapper.v.pyv:89:assign bram_data_in = (up_to_date_data & ~BW_r) | (DIN_r & BW_r);
piton/design/common/rtl/bram_sdp_wrapper.v.pyv:92:assign rw_conflict      = wen_r & CE & (A_r == A);                         // read or write to the same address
piton/design/common/rtl/bram_1r1w_wrapper.v:83:assign read_enable_in    = CEA & (RDWENA == 1'b1);
piton/design/common/rtl/bram_1r1w_wrapper.v:84:assign write_enable_in   = CEB & (RDWENB == 1'b0);
piton/design/common/rtl/bram_1r1w_wrapper.v:103:assign rw_conflict      = write_enable_in_reg & read_enable_in & (WRITE_ADDRESS_REG == READ_ADDRESS);
piton/design/common/rtl/bram_1r1w_wrapper.v:104:assign ww_conflict      = write_enable_in_reg & write_enable_in & (WRITE_ADDRESS_REG == WRITE_ADDRESS);
piton/design/common/rtl/bram_1r1w_wrapper.v:109:  bram_data_in = (DIN_r & WRITE_BIT_MASK_REG);
piton/design/common/rtl/bram_1r1w_wrapper.v:111:    bram_data_in = bram_data_in | (bram_data_in_r & ~WRITE_BIT_MASK_REG);
piton/design/common/rtl/bram_1r1w_wrapper.v:113:    bram_data_in = bram_data_in | (bram_data_write_read_out_reg & ~WRITE_BIT_MASK_REG);
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:106:assign rdy_1 = (select == 2'b01 && select_counter == 0) ? 1 : 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:107:assign rdy_2 = (select == 2'b10 && select_counter == 0) ? 1 : 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:108:assign rdy_3 = (select == 2'b11 && select_counter == 0) ? 1 : 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:110:assign rdy_1_next = (select == 2'b01 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:111:assign rdy_2_next = (select == 2'b10 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:112:assign rdy_3_next = (select == 2'b11 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:178:        if(credit_from_chip[0] & ~(rdy_1 & val_1)) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:181:        if(credit_from_chip[1] & ~(rdy_2 & val_2)) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:184:        if(credit_from_chip[2] & ~(rdy_3 & val_3)) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:195:        if(rdy_1 & val_1) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:205:        if(rdy_2 & val_2) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:215:        if(rdy_3 & val_3) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:182:        if( channel_to_serial_buffer != 0 && serial_buffer_data_counter == 2'b11) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:192:        else if( data_channel != 0 && serial_buffer_data_counter != 2'b11) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:278:        if( channel_to_serial_buffer != 0 && serial_buffer_data_counter == 1) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:286:        else if( serial_buffer_channel != 0 && serial_buffer_data_counter != 1'b1) begin
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:306:        .wr_en(~credit_wr_rst_ff & credit_fifo_wren_f),
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:323:        .wval(~credit_wr_rst_ff & credit_fifo_wren_f),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:132:assign sort_data_1 = (buffered_channel == 2'b01 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:133:assign sort_data_2 = (buffered_channel == 2'b10 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:134:assign sort_data_3 = (buffered_channel == 2'b11 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:137:assign sort_val_1  = (buffered_channel == 2'b01 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:138:assign sort_val_2  = (buffered_channel == 2'b10 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:139:assign sort_val_3  = (buffered_channel == 2'b11 && buffered_channel == data_channel_fff && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:160:        if(!channel_buffer_count && data_channel_fff != 0) begin //do not store data if no channel is assigned
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:165:        else if (channel_buffer_count && buffered_channel == data_channel_fff) begin
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:197:        .rd_en(bout_rdy_1 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:214:        .ren(bout_rdy_1 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:224:assign bout_val_1 = ~fifo1_empty & ~credit_fifo_full;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:234:        .rd_en(bout_rdy_2 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:251:        .ren(bout_rdy_2 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:261:assign bout_val_2 = ~fifo2_empty & ~credit_fifo_full;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:270:        .rd_en(bout_rdy_3 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:287:        .ren(bout_rdy_3 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:296:assign bout_val_3 = ~fifo3_empty & ~credit_fifo_full;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:355:assign credit_gather[0] = bout_val_1 & bout_rdy_1;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:356:assign credit_gather[1] = bout_val_2 & bout_rdy_2;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:357:assign credit_gather[2] = bout_val_3 & bout_rdy_3;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:123:assign sort_data_1 = (buffered_channel == 2'b01 && channel_buffer_count == 2'b11) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:124:assign sort_data_2 = (buffered_channel == 2'b10 && channel_buffer_count == 2'b11) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:125:assign sort_data_3 = (buffered_channel == 2'b11 && channel_buffer_count == 2'b11) ? buffered_data : 64'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:128:assign sort_val_1  = (buffered_channel == 2'b01 && channel_buffer_count == 2'b11) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:129:assign sort_val_2  = (buffered_channel == 2'b10 && channel_buffer_count == 2'b11) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:130:assign sort_val_3  = (buffered_channel == 2'b11 && channel_buffer_count == 2'b11) ? 1'b1 : 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:177:    .rd_en(bout_rdy_1 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:191:    else if (bout_val_pre1 && ~(bout_rdy_1 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:195:    else if (~bout_val_pre1 && (bout_rdy_1 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:214:    .rd_en(bout_rdy_2 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:227:    else if (bout_val_pre2 && ~(bout_rdy_2 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:231:    else if (~bout_val_pre2 && (bout_rdy_2 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:250:    .rd_en(bout_rdy_3 & ~credit_fifo_full),
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:263:    else if (bout_val_pre3 && ~(bout_rdy_3 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:267:    else if (~bout_val_pre3 && (bout_rdy_3 & ~credit_fifo_full))
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:308:assign credit_gather[0] = bout_val_1 & bout_rdy_1;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:309:assign credit_gather[1] = bout_val_2 & bout_rdy_2;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:310:assign credit_gather[2] = bout_val_3 & bout_rdy_3;
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:74:assign spc_avail = (is_two_or_more_f | yummy_f | (is_one_f & ~valid_f));
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:75:assign up = yummy_f & ~valid_f;
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:76:assign down = ~yummy_f & valid_f;
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:132:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:362:  s = s + indent + ".in%d(ec_%d_input_valid_reg & ~ec_thanks_to_%d),\n" % (DYNAMIC_NODE_PORT + 2, a, a)
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:377:                        .in7(ec_north_input_valid_reg & ~ec_thanks_to_n),
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:388:                       .in7(ec_east_input_valid_reg & ~ec_thanks_to_e),
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:399:                        .in7(ec_south_input_valid_reg & ~ec_thanks_to_s),
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:410:                        .in7(ec_west_input_valid_reg & ~ec_thanks_to_w),
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:421:                        .in7(ec_proc_input_valid_reg & ~ec_thanks_to_p),
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:437:   assign store_meter_ack_partner     = is_partner_address_v_r & store_ack_received_r;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:438:   assign store_meter_ack_non_partner = ~is_partner_address_v_r & store_ack_received_r;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:83:print("assign route_req_%d = (header_in & (!off_chip) & (abs_x == 8'd%d)) | (header_in & (off_chip)) ;\n" % (0, 0))
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:156:assign done = done_x & done_y;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:158:assign north_calc = done_x & less_y;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:159:assign south_calc = done_x & more_y;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:167:assign route_req_0 = header_in & north;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:168:assign route_req_1 = header_in & east;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:169:assign route_req_2 = header_in & south;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:170:assign route_req_3 = header_in & west;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:171:assign route_req_4 = header_in & proc;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:230:assign done = done_dim1 & done_dim2 & done_dim3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:232:assign dir_4 = less_dim1 & done_dim2 & done_dim3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:233:assign dir_3 = more_dim2 & done_dim3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:235:assign dir_1 = more_dim1 & done_dim2 & done_dim3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:236:assign dir_0 = less_dim2 & done_dim3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:240:assign route_req_0 = header_in & dir_0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:241:assign route_req_1 = header_in & dir_1;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:242:assign route_req_2 = header_in & dir_2;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:243:assign route_req_3 = header_in & dir_3;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:244:assign route_req_4 = header_in & dir_4;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:245:assign route_req_5 = header_in & dir_5;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.v.pyv:246:assign route_req_6 = header_in & dir_6;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.v.pyv:129:assign valid_out_internal = valid_out_pre & ~(KILL_HEADERS & current_route_req);
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.v.pyv:133://assign popped_zero_len_mesg_out = data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.v.pyv:134:assign popped_interrupt_mesg_out = data_out_interrupt_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.v.pyv:135:assign popped_memory_ack_mesg_out = data_out_memory_ack_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:135:assign header = valid_in & header_temp;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:144:assign tail = (header & length_zero) | ((~thanks_all_f) & tail_last_f) | (thanks_all_f & count_one_f);
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:133:assign valid_out_internal = valid_out_temp & planned_or_default & space_avail;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:138:     ec_wants_to_send_but_cannot <= valid_out_temp & planned_or_default & ~space_avail;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:146:route_req_all_or_with_planned_cal = "(route_req_%d_in & route_req_%d_mask)" % (0, 0)
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:148:  route_req_all_or_with_planned_cal = route_req_all_or_with_planned_cal + " | (route_req_%d_in & route_req_%d_mask)" % (a, a)
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:130:    assign araddr_input_go = s_axi_arready && s_axi_arvalid;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:131:    assign awaddr_input_go = s_axi_awready && s_axi_awvalid;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:132:    assign wdata_input_go = s_axi_awready && s_axi_wvalid;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:134:    assign write_commit_go = (!bresp_buffer_val) && awaddr_buffer_val && wdata_buffer_val;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:136:    assign rdata_output_go = s_axi_rready && rdata_buffer_val;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:137:    assign bresp_output_go = s_axi_bready && bresp_buffer_val;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:116:            if (fifo_r_en == 1'b1 && fifo_r_en_delayed == 1'b0) begin
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:123:            if (we_i & ctrl_status_sel & stb_i & (adr_i == `SPI_MASTER_CONTROL_REG) & dat_i[0]) begin
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:130:            if (we_i & ctrl_status_sel & stb_i & (adr_i == `TRANS_CTRL_REG) & dat_i[0]) begin
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:137:            if (we_i & ctrl_status_sel & stb_i) begin
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:227:            if (spi_trans_ctrl_reg3 == 1'b0 && spi_trans_ctrl_reg2 == 1'b1)
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:262:            else if (spi_trans_status_reg_3 == `TRANS_BUSY && spi_trans_status_reg_2 == `TRANS_NOT_BUSY)
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:295:            if (loc_resp_byte == 8'h00 && time_out_cnt != `TWO_FIFTY_MS) begin
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:367:            if (loc_resp_byte != 8'hfe && time_out_cnt != `ONE_HUNDRED_MS) begin
piton/design/chipset/axi_sd_bridge/rtl/spi_master.v:123:    assign spi_cs_n = spi_cs_n_init & spi_cs_n_rw_sd & spi_cs_n_ctrl;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:71:        if (write_en == 1'b1 && fifo_select == 1'b1 &&
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:72:            address == `FIFO_CONTROL_REG && strobe_i == 1'b1 && bus_data_in[0] == 1'b1)
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:89:            if (force_empty == 1'b1 && force_empty_reg == 1'b0)
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:93:    assign force_empty_sync_to_bus_clk = (force_empty == 1'b1 && force_empty_reg == 1'b0) ? 1'b1 : 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:114:        if (address == `FIFO_DATA_REG &&   write_en == 1'b0 &&
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:115:        strobe_i == 1'b1 &&   fifo_select == 1'b1)
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:70:        if (write_en == 1'b1 && fifo_select == 1'b1 &&
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:71:        address == `FIFO_CONTROL_REG && strobe_i == 1'b1 && bus_data_in[0] == 1'b1)
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:88:            if (force_empty == 1'b1 && force_empty_reg == 1'b0)
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:92:    assign force_empty_sync_to_bus_clk = (force_empty == 1'b1 && force_empty_reg == 1'b0) ? 1'b1 : 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:106:        if (address == `FIFO_DATA_REG &&   write_en == 1'b1 &&
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:107:        strobe_i == 1'b1 &&   fifo_select == 1'b1)
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:264:                    if (wcntr == `BLK_WORDS-1 && bcntr == 3'b111)
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:315:                if (ack_i && (type == `SD_WB_BLK_WR))
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:320:                else if (ack_i && (type == `SD_WB_BLK_RD))
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:556:                if (ack_i && (type == `SD_WB_BLK_WR) && (dat_i[`WRITE_ERR_SLOT] != `WRITE_NO_ERROR))
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:560:                else if (ack_i && (type == `SD_WB_BLK_RD) && (dat_i[`READ_ERR_SLOT] != `READ_NO_ERROR))
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:235:                    if (state == SEND_RESP && (rd_resp_go || wr_resp_go))
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:284:                    if (entry_sel == f && state == READ_WAIT && sd_resp_val)
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:298:                    if (entry_sel == f && state == COMPLETE_REQ_WR && ttype_buf == TTYPE_WRITE)
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:311:    assign wr_req_go = (!rd_req_go && s_axi_wvalid && s_axi_awvalid);
piton/design/chipset/axi_sd_bridge/rtl/spi_master_wishbone_decoder.v:118:            ack_o = ack_delayed & ack_immediate;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:32://  Author        : Xiaohua Liang & Matthew Matl
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:34://  Email         : xiaohua@princeton.edu & mmatl@princeton.edu
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:235:    assign splitter_io_go = splitter_bridge_val && bridge_splitter_rdy;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:238:    assign splitter_io_load_go  = splitter_io_msg_is_load_next  && splitter_io_go && (r_req_buf_status_f == BUF_STATUS_INCOMP);
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:239:    assign splitter_io_store_go = splitter_io_msg_is_store_next && splitter_io_go && (w_req_buf_status   == BUF_STATUS_INCOMP);
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:421:    assign m_axi_ar_go = m_axi_arvalid && m_axi_arready;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:422:    assign m_axi_w_go  = m_axi_wvalid & m_axi_wready;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:423:    assign m_axi_aw_go = m_axi_awvalid & m_axi_awready;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:461:    assign m_axi_b_go = m_axi_bready && m_axi_bvalid;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:462:    assign m_axi_r_go = m_axi_rready && m_axi_rvalid;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:655:        else if (w_resp_buf_val && r_resp_buf_val) begin
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:676:            if (w_resp_buf_val && r_resp_buf_val && io_splitter_ack_load_go) begin
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:679:            else if (w_resp_buf_val && r_resp_buf_val && io_splitter_ack_store_go) begin
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:698:         (splitter_io_msg_is_load_next && (r_req_buf_status_f == BUF_STATUS_INCOMP)) ||
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:699:         (splitter_io_msg_is_store_next && (w_req_buf_status == BUF_STATUS_INCOMP)));
piton/design/chipset/common/rtl/noc_bidir_afifo.v:140:                        ~outreg_empty & flit_out_rdy_1 & ~fifo_recv_rd_en   ? 1'b1 : outreg_empty;
piton/design/chipset/common/rtl/noc_bidir_afifo.v:143:assign fifo_recv_rd_en = ~fifo_recv_empty & (outreg_empty | (~outreg_empty & flit_out_rdy_1));
piton/design/chipset/io_ctrl/xilinx/nexysVideo/ip_cores/atg_uart_init/atg_uart_init.xci:54:        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ATG_SYSTEM_MAX_CHANNELS">&quot;00000000000000000000000000000001&quot;</spirit:configurableElementValue>
piton/design/chipset/io_ctrl/xilinx/genesys2/ip_cores/atg_uart_init/atg_uart_init.xci:54:        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ATG_SYSTEM_MAX_CHANNELS">&quot;00000000000000000000000000000001&quot;</spirit:configurableElementValue>
piton/design/chipset/io_ctrl/xilinx/vc707/ip_cores/atg_uart_init/atg_uart_init.xci:54:        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ATG_SYSTEM_MAX_CHANNELS">&quot;00000000000000000000000000000001&quot;</spirit:configurableElementValue>
piton/design/chipset/io_ctrl/xilinx/xupp3r/ip_cores/atg_uart_init/atg_uart_init.xci:314:        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ATG_SYSTEM_MAX_CHANNELS">&quot;00000000000000000000000000000001&quot;</spirit:configurableElementValue>
piton/design/chipset/io_ctrl/xilinx/vcu118/ip_cores/atg_uart_init/atg_uart_init.xci:314:        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ATG_SYSTEM_MAX_CHANNELS">&quot;00000000000000000000000000000001&quot;</spirit:configurableElementValue>
piton/design/chipset/io_ctrl/rtl/uart_mux.v:290:        asm_test_cycle_cnt <=   reader_start & reader_stop      ?   64'b0                   :
piton/design/chipset/io_ctrl/rtl/uart_mux.v:291:                                test_start & ~asm_test_timeout  ?   asm_test_cycle_cnt + 1  :
piton/design/chipset/io_ctrl/rtl/uart_mux.v:296:    assign asm_test_timeout = uart_boot_en_ff & uart_timeout_en_ff ? asm_test_cycle_cnt == `ASM_TIMEOUT_CYCLES : 1'b0;
piton/design/chipset/io_ctrl/rtl/uart_top.v:245:      assign init_done = atg_init_done & init_calib_complete;
piton/design/chipset/io_ctrl/rtl/uart_top.v:437:                          uart_byte_bvalid &  s_axi_bready  ? 1'b0  : uart_byte_bvalid;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:46:wire axi_rgo = axi_rvalid & axi_rready;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:47:wire axi_argo = axi_arvalid & axi_arready;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:69:        if (waiting & axi_rgo) begin
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:140:        if (axi_argo & (axi_araddr == `UART_RBR) & !waiting) 
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:142:        else if (axi_rgo & waiting)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:83:    if (noc_valid_in && noc_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:87:    else if (mem_valid_in && mem_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:112:    if (mem_valid_in && mem_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:116:    else if (noc_valid_in && noc_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:142:    if (noc_valid_in && noc_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:290:assign mem_process_next_val = mem_valid_in & mem_ready_in;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:295:assign bram_r_val       = mem_valid_in & ((msg_type == `MSG_TYPE_LOAD_MEM) | (msg_type == `MSG_TYPE_NC_LOAD_REQ));
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:309:assign bram_w_val       = mem_valid_in & ((msg_type == `MSG_TYPE_STORE_MEM) | (msg_type == `MSG_TYPE_NC_STORE_REQ));
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:351:assign bram_r_val_hit = bram_r_val & hit_bram_r;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:352:assign bram_w_val_hit = bram_w_val & hit_bram_r;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:420:    if (noc_valid_out && noc_ready_out)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:424:    else if (mem_valid_in && mem_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:449:    if (mem_valid_in && mem_ready_in)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:453:    else if (noc_valid_out && noc_ready_out)
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:490:        if (noc_valid_in & noc_ready_in) begin
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:493:        if (noc_valid_out & noc_ready_out) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:149:        flit_cnt <= noc2_out_val & noc2_out_rdy ? flit_cnt + 1 : flit_cnt;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:154:        if (pending_net_interrupt & ~uart_interrupt_in_prog) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:159:        else if (!buf_prev_net_int & net_interrupt) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:162:        else if (net_interrupt_in_prog & (net_flit_cnt < FLIT_TO_SEND)) begin             
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:163:            net_flit_cnt <= noc2_out_val & noc2_out_rdy ? net_flit_cnt + 1 : net_flit_cnt;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:164:        end else if (net_interrupt_in_prog & (net_flit_cnt == FLIT_TO_SEND)) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:169:        if (pending_uart_interrupt & ~net_interrupt_in_prog) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:174:        else if (!buf_prev_uart_int & uart_interrupt) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:177:        else if (uart_interrupt_in_prog & (uart_flit_cnt < FLIT_TO_SEND)) begin             
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:178:            uart_flit_cnt <= noc2_out_val & noc2_out_rdy ? uart_flit_cnt + 1 : uart_flit_cnt;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:179:        end else if (uart_interrupt_in_prog & (uart_flit_cnt == FLIT_TO_SEND)) begin
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:204:assign noc2_out_val = iob_buffer_val & (((flit_cnt < FLIT_TO_SEND) && !ok_iob_sent)
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:206:                    || (ok_iob_sent & net_interrupt_in_prog & (net_flit_cnt < FLIT_TO_SEND))
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:209:                    || (ok_iob_sent & uart_interrupt_in_prog & (uart_flit_cnt < FLIT_TO_SEND))
piton/design/chipset/io_ctrl/rtl/uart_writer.v:145:assign ar_sent         = m_axi_arvalid & m_axi_arready;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:146:assign tx_sent        = m_axi_wvalid  & m_axi_wready;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:154:assign launch_writer = start & ~start_r;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:168:    finish <= writer_active & (char_cnt == curr_line_len);
piton/design/chipset/io_ctrl/rtl/uart_writer.v:172:assign rresp_tx_emp     = m_axi_rvalid & m_axi_rdata[`LSR_TEMT];
piton/design/chipset/io_ctrl/rtl/uart_writer.v:173:assign rresp_tx_no_emp  = m_axi_rvalid & ~m_axi_rdata[`LSR_TEMT];
piton/design/chipset/io_ctrl/rtl/uart_writer.v:176:assign m_axi_arvalid    = writer_active & state_wait_tx;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:179:assign m_axi_wvalid     = writer_active & state_send_d;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:181:assign m_axi_awvalid    = writer_active & state_send_d;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:217:                writer_active & tx_sent   ?  char_cnt + 1           : char_cnt;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:143:assign launch = start & ~start_r;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:145:assign rresp_rx_rdy     = m_axi_rvalid & m_axi_rdata[`LSR_DR];
piton/design/chipset/io_ctrl/rtl/uart_reader.v:146:assign rresp_rx_not_rdy = m_axi_rvalid & ~m_axi_rdata[`LSR_DR];
piton/design/chipset/io_ctrl/rtl/uart_reader.v:148:assign r_sent        = m_axi_arvalid & m_axi_arready;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:155:assign rdata_val        = m_axi_rvalid & state_wait_data;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:167:                          rdata_val & (rdata == 8'b0);
piton/design/chipset/io_ctrl/rtl/uart_reader.v:186:              active & end_detected ? 1'b1  : finish;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:196:            active & state_rd_stop   ? 1'b1  : stop;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:250:assign m_axi_arvalid  = (active & state_test_rxrd) |
piton/design/chipset/io_ctrl/rtl/uart_reader.v:251:                        (active & state_read_data) ;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:253:assign m_axi_araddr   = (active & state_test_rxrd) ? `UART_LSR : `UART_RBR;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:296:    flit_cnt <= (gr_state_addr & (flit_cnt == `PC_FLITS_IN_ADDR))       |
piton/design/chipset/io_ctrl/rtl/uart_reader.v:297:                (gr_state_blk_num & (flit_cnt == `PC_FLITS_IN_BLK_NUM)) |
piton/design/chipset/io_ctrl/rtl/uart_reader.v:298:                (gr_state_blk & (flit_cnt == `PC_FLITS_IN_BLK))         ? 8'b0         :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:299:                active & rdata_val & ~gr_state_idle                     ? flit_cnt + 1 : flit_cnt;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:304:    gr_addr <= rdata_val & gr_state_addr  ? {gr_addr[`PC_ADDR_WIDTH-9:0], rdata} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:312:    gr_blk_num <= rdata_val & gr_state_blk_num ? rdata : gr_blk_num;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:316:    gr_blk <= rdata_val & gr_state_blk  ? {gr_blk[`PC_BLK_WIDTH-9:0], rdata} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:324:    gr_blk_cnt <= gr_state_blk & (flit_cnt == `PC_FLITS_IN_BLK) ? gr_blk_cnt + 1            :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:334:    pcblk_in_strgblk_cnt <= gr_state_blk & (flit_cnt == `PC_FLITS_IN_BLK) ? pcblk_in_strgblk_cnt + 1        :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:349:    strgblk_in_gr_cnt <= gr_state_blk & (pcblk_in_strgblk_cnt == `PC_BLK_IN_STRG_BLK)   ? strgblk_in_gr_cnt + 1         :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:373:  gr_blk_r <= gr_state_blk & (flit_cnt == `PC_FLITS_IN_BLK)   ? gr_blk : gr_blk_r;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:414:                noc_valid & noc_ready                 ? noc_cnt + 1 : noc_cnt;  
piton/design/chipset/mc/rtl/noc_mig_bridge.v:202:assign flit_in_rdy  = (acc_state != `STALLED && !rst && phy_init_done);
piton/design/chipset/mc/rtl/noc_mig_bridge.v:337:                              app_en & app_rdy_trans                        ? ((pkt_cmd_buf[ii] == `MSG_TYPE_NC_STORE_REQ) |
piton/design/chipset/mc/rtl/noc_mig_bridge.v:439:assign cmd_send_end       = app_en_reg & (cmd_part == (RATIO - 1)) & app_rdy;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:441:assign app_rdy_trans      = (~cmd_pending | cmd_send_end) & ~(app_en_reg & ~cmd_send_end);
piton/design/chipset/mc/rtl/noc_mig_bridge.v:450:    cmd_pending <=  app_en_reg & ~cmd_send_end ? 1'b1  :
piton/design/chipset/mc/rtl/noc_mig_bridge.v:458:    cmd_part <= app_en_reg & app_rdy ? cmd_part_next : cmd_part;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:462:assign wdf_send_end     = app_wdf_wren_reg & (wdf_part == (RATIO - 1)) & app_wdf_rdy;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:464:assign app_wdf_rdy_trans    = (~wdf_pending | wdf_send_end) & ~(app_wdf_wren_reg & ~wdf_send_end);
piton/design/chipset/mc/rtl/noc_mig_bridge.v:470:    wdf_pending <=  app_wdf_wren_reg & ~wdf_send_end  ? 1'b1 :
piton/design/chipset/mc/rtl/noc_mig_bridge.v:478:    wdf_part  <= app_wdf_wren_reg & app_wdf_rdy ? wdf_part_next : wdf_part; 
piton/design/chipset/mc/rtl/noc_mig_bridge.v:580:    if(app_wdf_wren_r_r && app_wdf_rdy_trans) begin
piton/design/chipset/mc/rtl/noc_mig_bridge.v:600:    if (app_en && app_rdy_trans) begin
piton/design/chipset/mc/rtl/noc_mig_bridge.v:716:        if(flit_out_rdy && flit_out_val) begin
piton/design/chipset/mc/rtl/mc_top.v:370:assign noc_mig_bridge_rst       = ui_clk_sync_rst & ~init_calib_complete_zero;
piton/design/chipset/mc/rtl/mc_top.v:372:assign init_calib_complete_out  = init_calib_complete_zero & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:383:assign init_calib_complete_out  = init_calib_complete & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:394:assign init_calib_complete_out  = init_calib_complete & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:434:assign noc_mig_bridge_rst       = ui_clk_sync_rst & ~init_calib_complete_zero;
piton/design/chipset/mc/rtl/mc_top.v:436:assign init_calib_complete_out  = init_calib_complete_zero & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:447:assign init_calib_complete_out  = init_calib_complete & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:698:assign noc_axi4_bridge_rst       = ui_clk_sync_rst & ~init_calib_complete_zero;
piton/design/chipset/mc/rtl/mc_top.v:700:assign init_calib_complete_out  = init_calib_complete_zero & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/mc_top.v:755:assign init_calib_complete_out  = init_calib_complete & ~ui_clk_syn_rst_delayed;
piton/design/chipset/mc/rtl/f1_mc_top.v:318:assign noc_axi4_bridge_rst       = ~mc_rst_n & ~init_calib_complete_zero;
piton/design/chipset/mc/rtl/memory_zeroer.v:83:assign address_next = (init_calib_complete_in & app_rdy_in & app_wdf_rdy_in & (address_f <= MAX_MEM_ADDR)) ? address_f + WORDS_PER_WR : address_f;
piton/design/chipset/mc/rtl/memory_zeroer.v:101:assign extra_time_done = zeroing_done & (extra_time_f == 8'b0);
piton/design/chipset/mc/rtl/memory_zeroer.v:103:assign init_calib_complete_out = init_calib_complete_in & extra_time_done;
piton/design/chipset/mc/rtl/memory_zeroer.v:105:assign app_wdf_wren = 1'b1 & app_rdy_in & app_wdf_rdy_in;
piton/design/chipset/mc/rtl/memory_zeroer.v:120:assign app_en = 1'b1 & app_rdy_in & app_wdf_rdy_in;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:54:wire in_go = in_val & in_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:55:wire flit_out_go = flit_out_val & flit_out_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:62:wire flit_in_go = flit_in_val & flit_in_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:170:        in_data_buf[i] <= (i == remaining_flits) & flit_in_val & (state == ACCEPT_DATA) ? flit_in 
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:106:wire m_axi_awgo = m_axi_awvalid & m_axi_awready;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:107:wire m_axi_wgo = m_axi_wvalid & m_axi_wready;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:108:wire req_go = req_val & req_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:141:                req_state <= (m_axi_awgo & m_axi_wgo) ? IDLE : m_axi_awgo ? SENT_AW : m_axi_wgo ? SENT_W : req_state;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:142:                req_header_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_header_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:143:                req_id_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:144:                req_data_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_data_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:247:wire m_axi_bgo = m_axi_bvalid & m_axi_bready;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:248:wire resp_go = resp_val & resp_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:97:wire deser_go = (deser_rdy & deser_val);
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:98:wire read_req_go = (read_req_val & read_req_rdy);
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:99:wire read_resp_go = (read_resp_val & read_resp_rdy);
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:100:wire write_req_go = (write_req_val & write_req_rdy);
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:101:wire write_resp_go = (write_resp_val & write_resp_rdy);
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:104:wire ser_go = ser_val & ser_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:215:                bram_rdy[i] <= (req_go & (i == fifo_out))               ? 0 
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:216:                             : (write_resp_go & (i == write_resp_id)) ? 1
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:217:                             : (read_resp_go & (i == read_resp_id))   ? 1
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:224:assign read_resp_rdy = ~preser_arb & preser_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:225:assign write_resp_rdy = preser_arb & preser_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:313:        reqresp_count <= ser_go & deser_go ? reqresp_count     : 
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:97:wire m_axi_argo = m_axi_arvalid & m_axi_arready;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:98:wire req_go = req_val & req_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:231:wire m_axi_rgo = m_axi_rvalid & m_axi_rready;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:232:assign resp_go = resp_val & resp_rdy;
piton/design/chipset/noc_axi4_bridge/rtl/axi4_zeroer.v:165:assign resp_go = zeroer_resp_rdy & m_axi_bvalid;
piton/design/chipset/noc_axi4_bridge/rtl/axi4_zeroer.v:177:        outstanding <= req_go & resp_go ? outstanding 
piton/design/chipset/rtl/chipset_impl_noc_power_test.v:135:    rst_n = chipset_rst_n & (~piton_ready_n);
piton/design/chipset/rtl/chipset.v:220:`else // ifndef PITON_NO_CHIP_BRIDGE && ifndef PITONSYS_INC_PASSTHRU
piton/design/chipset/rtl/chipset.v:509:    output  [`NUM_TILES*2-1:0]                  irq_o          // level sensitive IR lines, mip & sip (async)
piton/design/chipset/rtl/chipset.v:730:    chipset_rst_n = rst_n_rect & clk_locked & (~chip_rst_seq_complete_n);
piton/design/chipset/rtl/chipset.v:733:    chipset_rst_n = rst_n_rect & clk_locked & (~piton_prsnt_n) & uart_rst_out_n;
piton/design/chipset/rtl/chipset.v:735:    chipset_rst_n = rst_n_rect & clk_locked & (~piton_prsnt_n);
piton/design/chipset/rtl/chipset.v:752:        rst_n_combined = rst_n_rect & clk_locked & test_start;
piton/design/chipset/rtl/chipset_impl.v.pyv:296:    output [`NUM_TILES*2-1:0]                   irq_o          // level sensitive IR lines, mip & sip (async)
piton/design/chipset/rtl/chipset_impl.v.pyv:452:        io_ctrl_rst_n = ~mc_ui_clk_sync_rst & init_calib_complete_ff;
piton/design/chipset/rtl/chipset_impl.v.pyv:492:assign intf_chipset_rdy_noc2    = filter_chip_noc2_ready & cpu_mem_traffic;
piton/design/chipset/rtl/chipset_impl.v.pyv:495:assign chipset_intf_val_noc3    = cpu_mem_traffic & filter_chip_noc3_valid;
piton/design/chipset/rtl/chipset_impl.v.pyv:897:assign ciop_iob_rst_n = io_ctrl_rst_n & test_start & ~piton_ready_n;
piton/design/chipset/rtl/test_end_checker.v:78:            if (src_checker_noc2_val & src_checker_noc2_rdy) begin
piton/design/chipset/rtl/test_end_checker.v:100:            if (src_checker_noc2_val & src_checker_noc2_rdy) begin
piton/design/chipset/rtl/test_end_checker.v:130:            if (src_checker_noc2_val & src_checker_noc2_rdy) begin
piton/design/chipset/rtl/packet_filter.v.pyv:100:            if (noc2_filter_val & (noc2_filter_data[`MSG_LENGTH] == `MSG_LENGTH_WIDTH'b0)) begin
piton/design/chipset/rtl/packet_filter.v.pyv:122:                if (noc2_filter_val & (noc2_filter_data[`MSG_LENGTH] == `MSG_LENGTH_WIDTH'b0)) begin
piton/design/chipset/rtl/packet_filter.v.pyv:155:		        invalid_access_d = invalid_access_q | (noc2_filter_val & invalid_access);
piton/design/chipset/rtl/packet_filter.v.pyv:182:            else if (xbar_filter_rdy & noc2_filter_val) begin
piton/design/chipset/rtl/packet_filter.v.pyv:206:            if (xbar_filter_rdy & noc2_filter_val & (flits_sent_reg < (num_flits_reg + 1'b1))) begin
piton/design/chipset/rtl/packet_filter.v.pyv:307:                %sif ((noc2_filter_data[`MSG_ADDR_] >= `PHY_ADDR_WIDTH'h%x && noc2_filter_data[`MSG_ADDR_] < `PHY_ADDR_WIDTH'h%x + `PHY_ADDR_WIDTH'h%x)""" \
piton/design/chipset/rtl/packet_filter.v.pyv:321:        mem_addr_range += ("(noc2_filter_data[`MSG_ADDR_] >= `PHY_ADDR_WIDTH'h%x && noc2_filter_data[`MSG_ADDR_] < `PHY_ADDR_WIDTH'h%x + `PHY_ADDR_WIDTH'h%x) || " % 
piton/design/chipset/oled/rtl/oled_transform.v:57:assign oled_done = processing & (spi_cnt == (SPI_IN_OLED - 1)) & ext_spi_cmpl;
piton/design/chipset/oled/rtl/ssd1306_spi.v:55:assign complete = processing & (bit_cnt == 3'h7) & sclk_front & ~sclk_falling;
piton/design/chipset/oled/rtl/ssd1306_spi.v:91:                        sclk_falling & sclk_front &
piton/design/chipset/oled/rtl/oled_delay.v:42:assign finish = processing & (cnt == 32'b0);
piton/design/chipset/oled/rtl/oled_delay.v:63:                ms_tick & ~finish   ? cnt -1    : cnt;
piton/design/chipset/oled/rtl/ssd1306_init.v:117:                cmd_cnt     <= spi_cmpl & ~last_cfg_cmd ? cmd_cnt + 1 : cmd_cnt;
piton/design/chipset/oled/rtl/ssd1306_init.v:118:                vbat_n      <= spi_cmpl & last_cfg_cmd ? 1'b0 : vbat_n;
piton/design/chipset/oled/rtl/ssd1306_init.v:119:                delay_start <= spi_cmpl & last_cfg_cmd;
piton/design/chipset/oled/rtl/oled_wrapper.v:102:            char_cnt    <= oled_done & ~last_char ? char_cnt + 1 : char_cnt;
piton/design/chipset/oled/rtl/oled_wrapper.v:148:assign btnl_pulse = btnl & ~btnl_r;
piton/design/chipset/oled/rtl/oled_wrapper.v:149:assign btnr_pulse = btnr & ~btnr_r;
piton/design/chipset/oled/rtl/oled_wrapper.v:150:assign btnd_pulse = btnd & ~btnd_r;
piton/design/chipset/oled/rtl/oled_wrapper.v:151:assign btnu_pulse = btnu & ~btnu_r;
piton/design/chipset/oled/rtl/oled_wrapper.v:165:                disp_buf[i] <= btnl_pulse & (i > 15) ? (i == 31 | i == 47 | i == 63 ? disp_buf[i-15] : disp_buf[i+1]     ) :
piton/design/chipset/oled/rtl/oled_wrapper.v:166:                               btnr_pulse & (i > 15) ? (i == 16 | i == 32 | i == 48 ? disp_buf[i+15] : disp_buf[i-1]     ) :
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:144:            if (transf_cnt >= data_cycles+21 && start_bit)
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:156:            if (!busy_int && next_block && crc_ok)
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:170:            if (transf_cnt == data_cycles+17 && next_block && crc_ok)
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:254:                if (transf_cnt == 0 && byte_alignment_reg == 2'b11 && bus_4bit_reg) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:313:                else if (transf_cnt > data_cycles+1 & crc_c!=0) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:68:            if (cmd_with_data_start_i & r_w_i)
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:216:            if (state   ==  ST_CMD3_RD_RESP0 && m_wb_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:220:            if (state   ==  ST_CMD8_RD_CMD_ISR && m_wb_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:225:            else if (state   ==  ST_CMD8_RD_RESP0 && m_wb_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:234:            if (state == ST_ACMD41_RD_RESP0 && m_wb_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:235:                if (~is_card_spec_v1 && m_wb_dat_i[30]) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:99:        end else if ((wbm_we_o && wbm_cyc_o && wbm_ack_i) || (~wbm_we_o && wb2sd_wr_en)) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:144:                if (wbm_cyc_o & wbm_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:197:        if (wbm_cyc_o & wbm_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:208:                if (wbm_cyc_o & wbm_ack_i) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:117:    wire    lock    =   lock_acquire    &   ~lock_status;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:118:    wire    unlock  =   lock_release    &   lock_status;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:120:    wire    tm_cache_go = cache_tm_rdy && tm_cache_val;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:121:    wire    cache_tm_go = tm_cache_rdy && cache_tm_val;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:403:            .we                     (cache_we && update_entry[`CACHE_INDEX_BITS] == i),
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_transaction_manager.v:148:            if (req_rdy && req_val) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_transaction_manager.v:192:                if (~sd_int_cmd && ~sd_int_data) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_transaction_manager.v:242:                if (~sd_int_cmd && ~sd_int_data) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:101:            if (!tx_fifo_empty_i && xfr_complete_i == 0)
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:168:                if ((!tx_cycle && rx_fifo_wr_en_i && rx_fifo_full_i) ||
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:169:                    (tx_cycle && tx_fifo_rd_en_i && tx_fifo_empty_i)) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:179:                if (timeout_reg && watchdog >= timeout_reg) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:128:        else if (s_wb_cyc_i && s_wb_stb_i && ~wb_rd_f) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:150:            else if (s_wb_cyc_i && s_wb_stb_i && ~wb_rd_f) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:132:            else if (finish_i && busy_check)
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:208:                if (timeout_reg && watchdog >= timeout_reg) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:119:    wire    splitter_bridge_go  =   bridge_splitter_rdy && splitter_bridge_val;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:120:    wire    bridge_splitter_go  =   splitter_bridge_rdy && bridge_splitter_val;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:219:            if (state   ==  NOC_IDLE && splitter_bridge_go) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:225:            if (state   ==  NOC_IN_HEADER_1 && splitter_bridge_go && (rd || wr)) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:230:            if (state   ==  NOC_IN_HEADER_2 && splitter_bridge_go) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:236:            if (state   ==  NOC_IN_DATA && splitter_bridge_go) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:286:                        if (cache_lock_status && cache_core_rdy) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:296:                if (splitter_bridge_go && counter == payload - 3) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:301:                if (cache_lock_status && cache_core_rdy) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:302:                    if ((wr  &&   offset  ==  payload - 3)  ||  rd) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:308:                if (splitter_bridge_go && counter == payload - 1) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:323:                if (bridge_splitter_go && counter == resp_payload - 1) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:377:    // ------ Cache & Buffer ------ //
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:394:            cache_re_f  <=  core_buffer_ce &&  ~core_buffer_wr;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:414:                if (offset  ==  payload - 3 && core_buffer_ce) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:419:                if (offset  ==  actual_resp_payload_mask && core_buffer_ce) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:424:                if (cache_lock_release    &&  ~cache_lock_status) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:447:                if (cache_lock_status   &&  cache_core_rdy) begin
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:456:                if (cache_lock_status   &&  cache_core_rdy) begin
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:319:    .en_rx_i   (cmd_start_wb_clk & (command_reg_wb_clk[`CMD_WITH_DATA] == 2'b01)),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:320:    .en_tx_i   (cmd_start_wb_clk & (command_reg_wb_clk[`CMD_WITH_DATA] == 2'b10)),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:336:        .ena            (cmd_start_wb_clk & (command_reg_wb_clk[`CMD_WITH_DATA] == 2'b01)),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:593:assign int_cmd =  |(cmd_int_status_reg_wb_clk & cmd_int_enable_reg_wb_clk);
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:594:assign int_data =  |(data_int_status_reg_wb_clk & data_int_enable_reg_wb_clk);
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:596:assign m_wb_sel_o = m_wb_cyc_o & m_wb_we_o ? wr_wbm_sel : 4'b1111;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:161:            if (counter >= BITS_TO_SEND && with_response) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:263:                if (counter < BITS_TO_SEND-8) begin  // 1->40 CMD, (41 >= CNT && CNT <=47) CRC, 48 stop_bit
piton/design/chipset/noc_sd_bridge/rtl/sd_wb_sel_ctrl.v:95:assign wbm_sel_o = first_mask & second_mask;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:136:assign we = wb_we_i && wb_stb_i && wb_cyc_i && wb_ack_o;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:137:assign wb2sd_fifo_wr_en = we && (wb_adr_i == `argument ||
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:149:byte_en_reg #(32) argument_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `argument, wb_sel_i, wb_dat_i, argument_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:150:byte_en_reg #(`CMD_REG_SIZE) command_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `command, wb_sel_i[(`CMD_REG_SIZE-1)/8:0], wb_dat_i[`CMD_REG_SIZE-1:0], command_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:151:byte_en_reg #(1) reset_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `reset, wb_sel_i[0], wb_dat_i[0], software_reset_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:152:byte_en_reg #(`CMD_TIMEOUT_W) cmd_timeout_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `cmd_timeout, wb_sel_i[(`CMD_TIMEOUT_W-1)/8:0], wb_dat_i[`CMD_TIMEOUT_W-1:0], cmd_timeout_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:153:byte_en_reg #(`DATA_TIMEOUT_W) data_timeout_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `data_timeout, wb_sel_i[(`DATA_TIMEOUT_W-1)/8:0], wb_dat_i[`DATA_TIMEOUT_W-1:0], data_timeout_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:154:byte_en_reg #(`BLKSIZE_W, `RESET_BLOCK_SIZE) block_size_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `blksize, wb_sel_i[(`BLKSIZE_W-1)/8:0], wb_dat_i[`BLKSIZE_W-1:0], block_size_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:155:byte_en_reg #(1) controll_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `controller, wb_sel_i[0], wb_dat_i[0], controll_setting_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:156:byte_en_reg #(`INT_CMD_SIZE) cmd_int_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `cmd_iser, wb_sel_i[(`INT_CMD_SIZE-1)/8:0], wb_dat_i[`INT_CMD_SIZE-1:0], cmd_int_enable_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:157:byte_en_reg #(8) clock_d_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `clock_d, wb_sel_i[0], wb_dat_i[7:0], clock_divider_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:158:byte_en_reg #(`INT_DATA_SIZE) data_int_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `data_iser, wb_sel_i[(`INT_DATA_SIZE-1)/8:0], wb_dat_i[`INT_DATA_SIZE-1:0], data_int_enable_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:159:byte_en_reg #(`BLKCNT_W) block_count_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `blkcnt, wb_sel_i[(`BLKCNT_W-1)/8:0], wb_dat_i[`BLKCNT_W-1:0], block_count_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:160:byte_en_reg #(32) dma_addr_r(wb_clk_i, wb_rst_i, we && wb_adr_i == `dst_src_addr, wb_sel_i[3:0], wb_dat_i, dma_addr_reg);
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:172:        if (wb_stb_i & wb_cyc_i && wb_ack_o & wb_we_i) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:201:        if (wb_stb_i & wb_cyc_i & ~wb_ack_o & ~wb2sd_fifo_full) begin
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:213:        if (wb_stb_i & wb_cyc_i) begin //CS
piton/design/chipset/noc_sd_bridge/rtl/byte_en_reg.v:77:            if (we && en[i/8])
piton/design/chipset/include/chipset_define.vh:110:`define OLED_STRING "OpenPiton+ArianePrinceton & ETHZA Collaboration "
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:135:    assign noc1_splitter_go = splitter_noc1_rdy && noc1_splitter_val;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:220:    assign  noc2_splitter_go = noc2_splitter_val && splitter_noc2_rdy;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:254:    assign  stall_noc2_splitter_buf0 = stall_noc2_splitter_buf1 && (noc2_splitter_buf0_state_f != msg_state_inval);
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:317:        splitter_io_val = noc2_splitter_buf1_val && (memio_splitter_rdy_mux_sel == msg_dest_io);
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:320:        splitter_mem_val = noc2_splitter_buf1_val && (memio_splitter_rdy_mux_sel == msg_dest_mem);
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:379:    assign      memio_splitter_go = memio_splitter_val && splitter_memio_rdy;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:532:    assign test_good_end = test_good & end_sent;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:533:    assign test_bad_end = test_bad & end_sent;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:105:    assign noc1_splitter_go = splitter_noc1_rdy && noc1_splitter_val;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:207:    assign  noc2_splitter_go = noc2_splitter_val && splitter_noc2_rdy;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:225:    assign  stall_noc2_splitter_buf0 = stall_noc2_splitter_buf1 && (noc2_splitter_buf0_state_f != msg_state_inval);
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:296:        splitter_net_val = noc2_splitter_buf1_val && (memnet_splitter_rdy_mux_sel == MSG_DEST_NET);
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:299:        splitter_uart_val = noc2_splitter_buf1_val && (memnet_splitter_rdy_mux_sel == MSG_DEST_UART);
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:358:    assign      memio_splitter_go = memnet_splitter_val && splitter_memio_rdy;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:123:    assign noc1_splitter_go = splitter_noc1_rdy && noc1_splitter_val;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:225:    assign  noc2_splitter_go = noc2_splitter_val && splitter_noc2_rdy;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:246:    assign  stall_noc2_splitter_buf0 = stall_noc2_splitter_buf1 && (noc2_splitter_buf0_state_f != msg_state_inval);
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:317:        splitter_io_val = noc2_splitter_buf1_val && (memio_splitter_rdy_mux_sel == msg_dest_io);
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:320:        splitter_mem_val = noc2_splitter_buf1_val && (memio_splitter_rdy_mux_sel == msg_dest_mem);
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:379:    assign      memio_splitter_go = memio_splitter_val && splitter_memio_rdy;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:105:    assign noc1_splitter_go = splitter_noc1_rdy && noc1_splitter_val;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:207:    assign  noc2_splitter_go = noc2_splitter_val && splitter_noc2_rdy;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:229:    assign  stall_noc2_splitter_buf0 = stall_noc2_splitter_buf1 && (noc2_splitter_buf0_state_f != msg_state_inval);
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:300:        splitter_iodev_val = noc2_splitter_buf1_val && (memaxi_splitter_rdy_mux_sel == MSG_DEST_AXI);
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:303:        splitter_iob_val = noc2_splitter_buf1_val && (memaxi_splitter_rdy_mux_sel == MSG_DEST_BOOT);
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:362:    assign      memio_splitter_go = memaxi_splitter_val && splitter_memio_rdy;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:105:    assign noc1_splitter_go = splitter_noc1_rdy && noc1_splitter_val;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:207:    assign  noc2_splitter_go = noc2_splitter_val && splitter_noc2_rdy;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:232:    assign  stall_noc2_splitter_buf0 = stall_noc2_splitter_buf1 && (noc2_splitter_buf0_state_f != msg_state_inval);
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:303:        splitter_axi_val = noc2_splitter_buf1_val && (memaxi_splitter_rdy_mux_sel == MSG_DEST_AXI);
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:306:        splitter_boot_val = noc2_splitter_buf1_val && (memaxi_splitter_rdy_mux_sel == MSG_DEST_BOOT);
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:365:    assign      memio_splitter_go = memaxi_splitter_val && splitter_memio_rdy;
piton/design/chip/jtag/rtl/jtag_interface.v:181:       | (ctap_jtag_interrupt_bit   & instr_ctap_interrupt_bit_sel)
piton/design/chip/jtag/rtl/jtag_interface.v:182:       // | (pads_ctu_bsi              & bscan_enable)
piton/design/chip/jtag/rtl/jtag_interface.v:186:       // | (creg_rdrtrn_out           & instr_creg_rdata)
piton/design/chip/jtag/rtl/jtag_interface.v:187:       //| (pads_ctu_si               & instr_scan)
piton/design/chip/jtag/rtl/jtag_interface.v:188:       //| (pads_ctu_si_bypmux_out    & instr_scan) // bug # 5581
piton/design/chip/jtag/rtl/jtag_interface.v:189:       // | (pads_ctu_si_bypmux_out_ff & instr_scan)  // bug # 5581 & bug #5696
piton/design/chip/jtag/rtl/jtag_interface.v:190:       // | (efc_ctu_data_out          & instr_efc_shift)
piton/design/chip/jtag/rtl/jtag_interface.v:191:       // | (shadow_scan_out           & shadow_scan_instr)
piton/design/chip/jtag/rtl/jtag_interface.v:208:    if (instr_idcode & tap_capture_dr_state)
piton/design/chip/jtag/rtl/jtag_interface.v:211:        if (instr_idcode & tap_shift_dr_state)
piton/design/chip/jtag/rtl/jtag_interface.v:240:    scratch_reg_shift = tap_scratch_sel & tap_shift_dr_state;
piton/design/chip/jtag/rtl/jtag_interface.v:241:    scratch_reg_load = tap_scratch_sel & tap_capture_dr_state;
piton/design/chip/jtag/rtl/jtag_interface.v:253:    jtag_ctap_reg_wr_en = tap_update_dr_state && tap_scratch_sel;
piton/design/chip/jtag/rtl/jtag_interface.v:275:    next_ctap_data0_sel = tap_update_ir_state & next_instr_ctap_data0_reg_sel;
piton/design/chip/jtag/rtl/jtag_interface_tap.v:282:assign instructions_rst_l = ~reset_muxed & trst_n;
piton/design/chip/jtag/rtl/jtag_interface_tap.v:289:assign tdi_ff_rst_l = ~(bypass_sel & tap_state[TAP_CAP_DR_BIT]);
piton/design/chip/jtag/rtl/jtag_interface_tap.v:311:assign clock_dr              = tck & capture_shift_dr;
piton/design/chip/jtag/rtl/jtag_ctap.v:219:        if (jtag_ctap_reg_wr_en_d1 == 1'b1 && jtag_ctap_reg_wr_en == 1'b0 && jtag_ctap_reg_sel == `CTAP_REG_SEL_INSTRUCTION)
piton/design/chip/rtl/chip.v.pyv:162:    input   [`NUM_TILES*2-1:0]                  irq_i          // level sensitive IR lines, mip & sip (async)
piton/design/chip/rtl/chip.v.pyv:717:   .rst_n                       (rst_n & (~chipset_prsnt_n)),
piton/design/chip/rtl/chip.v.pyv:941:      .clk_en(ctap_oram_clk_en && clk_en_inter),
piton/design/chip/rtl/chip.v.pyv:976:   // on-chip jtag interface & test access port
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:74:assign spc_avail = (is_two_or_more_f | yummy_f | (is_one_f & ~valid_f));
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:75:assign up = yummy_f & ~valid_f;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:76:assign down = ~yummy_f & valid_f;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:132:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:366:                        .in7(ec_north_input_valid_reg & ~ec_thanks_to_n),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:377:                       .in7(ec_east_input_valid_reg & ~ec_thanks_to_e),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:388:                        .in7(ec_south_input_valid_reg & ~ec_thanks_to_s),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:399:                        .in7(ec_west_input_valid_reg & ~ec_thanks_to_w),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:410:                        .in7(ec_proc_input_valid_reg & ~ec_thanks_to_p),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:426:   assign store_meter_ack_partner     = is_partner_address_v_r & store_ack_received_r;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:427:   assign store_meter_ack_non_partner = ~is_partner_address_v_r & store_ack_received_r;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:362:  s = s + indent + ".in%d(ec_%d_input_valid_reg & ~ec_thanks_to_%d),\n" % (DYNAMIC_NODE_PORT + 2, a, a)
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:377:                        .in7(ec_north_input_valid_reg & ~ec_thanks_to_n),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:388:                       .in7(ec_east_input_valid_reg & ~ec_thanks_to_e),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:399:                        .in7(ec_south_input_valid_reg & ~ec_thanks_to_s),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:410:                        .in7(ec_west_input_valid_reg & ~ec_thanks_to_w),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:421:                        .in7(ec_proc_input_valid_reg & ~ec_thanks_to_p),
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:437:   assign store_meter_ack_partner     = is_partner_address_v_r & store_ack_received_r;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:438:   assign store_meter_ack_non_partner = ~is_partner_address_v_r & store_ack_received_r;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v:118:assign valid_out_internal = valid_out_pre & ~(KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v:122://assign popped_zero_len_mesg_out = data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v:123:assign popped_interrupt_mesg_out = data_out_interrupt_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v:124:assign popped_memory_ack_mesg_out = data_out_memory_ack_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:82:print("assign route_req_%d = header_in & (off_chip);\n" % (DYNAMIC_NODE_PORT - 1))
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:155:assign done = done_x & done_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:157:assign north_calc = done_x & less_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:158:assign south_calc = done_x & more_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:166:assign route_req_0 = header_in & north;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:167:assign route_req_1 = header_in & east;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:168:assign route_req_2 = header_in & south;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:169:assign route_req_3 = header_in & west;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:170:assign route_req_4 = header_in & proc;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:229:assign done = done_dim1 & done_dim2 & done_dim3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:231:assign dir_4 = less_dim1 & done_dim2 & done_dim3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:232:assign dir_3 = more_dim2 & done_dim3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:234:assign dir_1 = more_dim1 & done_dim2 & done_dim3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:235:assign dir_0 = less_dim2 & done_dim3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:239:assign route_req_0 = header_in & dir_0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:240:assign route_req_1 = header_in & dir_1;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:241:assign route_req_2 = header_in & dir_2;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:242:assign route_req_3 = header_in & dir_3;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:243:assign route_req_4 = header_in & dir_4;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:244:assign route_req_5 = header_in & dir_5;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.v.pyv:245:assign route_req_6 = header_in & dir_6;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.v.pyv:129:assign valid_out_internal = valid_out_pre & ~(KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.v.pyv:133://assign popped_zero_len_mesg_out = data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.v.pyv:134:assign popped_interrupt_mesg_out = data_out_interrupt_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.v.pyv:135:assign popped_memory_ack_mesg_out = data_out_memory_ack_user_bits_set & data_out_len_zero & valid_out_pre & (KILL_HEADERS & current_route_req);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:133:assign valid_out_internal = valid_out_temp & planned_or_default & space_avail;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:138:     ec_wants_to_send_but_cannot <= valid_out_temp & planned_or_default & ~space_avail;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:146:route_req_all_or_with_planned_cal = "(route_req_%d_in & route_req_%d_mask)" % (0, 0)
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:148:  route_req_all_or_with_planned_cal = route_req_all_or_with_planned_cal + " | (route_req_%d_in & route_req_%d_mask)" % (a, a)
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:116:assign header = valid_in & header_temp;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:125:assign tail = (header & length_zero) | ((~thanks_all_f) & tail_last_f) | (thanks_all_f & count_one_f);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:123:assign valid_out_internal = valid_out_temp & planned_or_default & space_avail;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:128:     ec_wants_to_send_but_cannot <= valid_out_temp & planned_or_default & ~space_avail;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:135:assign route_req_all_or_with_planned = (route_req_a_in & route_req_a_mask) | (route_req_b_in & route_req_b_mask) | (route_req_c_in & route_req_c_mask) | (route_req_d_in & route_req_d_mask) | (route_req_x_in & route_req_x_mask);
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:118:assign done = done_x & done_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:120:assign north_calc = done_x & less_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:121:assign south_calc = done_x & more_y;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:129:assign route_req_n = header_in & north;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:130:assign route_req_e = header_in & east;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:131:assign route_req_s = header_in & south;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:132:assign route_req_w = header_in & west;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v:133:assign route_req_p = header_in & proc;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:134:assign header = valid_in & header_temp;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:143:assign tail = (header & length_zero) | ((~thanks_all_f) & tail_last_f) | (thanks_all_f & count_one_f);
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:58:    //l1.5 miss && l2 response
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:128:wire [`COUNTER_WIDTH-1:0] next_add_counter = (l2responseIn && add_counter_reset) ? add_interval2 : (l2responseIn && !l2missIn) ? 
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:181:    if (stall_en && total_stall_cycles > 0) begin
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:201:        if (curInterval >= `REPLENISH9 << binScale && curCredit_9 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:207:        else if (curInterval >= `REPLENISH8 << binScale && curCredit_8 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:213:        else if (curInterval >= `REPLENISH7 << binScale && curCredit_7 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:219:        else if (curInterval >= `REPLENISH6 << binScale && curCredit_6 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:225:        else if (curInterval >= `REPLENISH5 << binScale && curCredit_5 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:231:        else if (curInterval >= `REPLENISH4 << binScale && curCredit_4 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:237:        else if (curInterval >= `REPLENISH3 << binScale && curCredit_3 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:243:        else if (curInterval >= `REPLENISH2 << binScale && curCredit_2 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:249:        else if (curInterval >= `REPLENISH1 << binScale && curCredit_1 > 0)
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:900:    else if (proc_ld && func_en) begin
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:116:        else if (data_in[`MSG_LENGTH] == `MSG_LENGTH_WIDTH'd4 && (data_in[`MSG_TYPE] != `MSG_TYPE_WB_REQ))
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:144:    else if (valid_in && ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:305:    else if ((msg_header_valid_in && msg_header_ready_in) && (msg_header_valid_out && msg_header_ready_out))
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:309:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:313:    else if (msg_header_valid_out && msg_header_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:336:    else if (msg_header_valid_out && msg_header_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:358:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:416:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:450:assign extra_data_buf = (msg_data_valid_in && msg_data_ready_in && msg_data_state_f == msg_data_state_1F) ? 1'b1 : 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:455:    if ((msg_data_valid_in && msg_data_ready_in) && (msg_data_valid_out && msg_data_ready_out))
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:463:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:471:    else if (msg_data_valid_out && msg_data_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:496:    else if (msg_data_valid_out && msg_data_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:518:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:568:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v:87:        if (counter_op_val1 && (counter_op1 == `OP_ADD))
piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v:91:        else if (counter_op_val2 && (counter_op2 == `OP_CLR))
piton/design/chip/tile/l2/rtl/l2_config_regs.v:90:    ctrl_reg_wr_en = reg_wr_en && (reg_wr_addr_type == `L2_ADDR_TYPE_CTRL_REG); 
piton/design/chip/tile/l2/rtl/l2_config_regs.v:91:    coreid_reg_wr_en = reg_wr_en && (reg_wr_addr_type == `L2_ADDR_TYPE_COREID_REG); 
piton/design/chip/tile/l2/rtl/l2_config_regs.v:92:    l2_access_counter_reg_wr_en = reg_wr_en && (reg_wr_addr_type == `L2_ADDR_TYPE_ACCESS_COUNTER); 
piton/design/chip/tile/l2/rtl/l2_config_regs.v:93:    l2_miss_counter_reg_wr_en = reg_wr_en && (reg_wr_addr_type == `L2_ADDR_TYPE_MISS_COUNTER); 
piton/design/chip/tile/l2/rtl/l2_config_regs.v:94:    error_status_reg_wr_en = reg_wr_en && (reg_wr_addr_type == `L2_ADDR_TYPE_ERROR_STATUS_REG); 
piton/design/chip/tile/l2/rtl/l2_config_regs.v:133:    // else if (l2_access_counter_inc_en && l2_access_valid)
piton/design/chip/tile/l2/rtl/l2_config_regs.v:138:    l2_access_counter_inc_en_f <= l2_access_counter_inc_en && l2_access_valid;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:156:    // else if (l2_miss_counter_inc_en && l2_miss_valid)
piton/design/chip/tile/l2/rtl/l2_config_regs.v:161:    l2_miss_counter_inc_en_f <= l2_miss_counter_inc_en && l2_miss_valid;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:177:    else if (error_status_en && data_ecc_corr_error)
piton/design/chip/tile/l2/rtl/l2_config_regs.v:188:    else if (error_status_en && data_ecc_uncorr_error)
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:800:    else if (!l2_tag_hit_S2 && (state_way_S2[l2_way_sel_S2][`L2_STATE_VD] == `L2_VD_CLEAN || 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:818:    else if (((!l2_tag_hit_S2 && (msg_type_S2 != `MSG_TYPE_NC_STORE_REQ))
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:820:           || (l2_tag_hit_S2 && msg_type_S2 == `MSG_TYPE_NC_STORE_REQ))
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:945:        if (csm_en && (dir_op_S2 == `OP_LD))
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1029:                       | (atomic_read_data_S2_f & ~msg_data_mask_in_S2); 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1164:        state_subline_S2 = l2_way_state_subline_S2 & (~addr_subline_S2);
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1188:            state_lru_S2 = l2_lru_bits_S2 & (~({{(`L2_LRU_BITS-1){1'b0}},1'b1} << l2_way_sel_S2));
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1371:    data_clk_en_S3_f <= (data_clk_en_S2 && valid_S2 && !stall_real_S2); // note: should not be qualified by stall_S3
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1480:wire data_stalled_skid_buffer_en_S3 = data_clk_en_S3_f && valid_S3 && stall_S3;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1568:    if (csm_en && (msg_type_S4 == `MSG_TYPE_WBGUARD_REQ) && l2_tag_hit_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1730:    state_data_in_S4 = (state_data_in_S4_f & state_data_mask_in_S4_f) | 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1731:                       (state_data_in_real_S4 & state_data_mask_in_real_S4);
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:2079:    else if (msg_type_S4 == `MSG_TYPE_NC_LOAD_REQ && msg_send_type_S4 == `MSG_TYPE_DATA_ACK && msg_send_length_S4 == 1)
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:2094:    if (special_addr_type_S4 && (addr_S4[`L2_ADDR_TYPE] == `L2_ADDR_TYPE_SMC_ACCESS))
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:218:    stall_hazard_S1 = (valid_S2 && (addr_S1[`L2_TAG_INDEX] == addr_S2[`L2_TAG_INDEX])) ||
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:219:                      (valid_S3 && (addr_S1[`L2_TAG_INDEX] == addr_S3[`L2_TAG_INDEX]));
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:237:    mshr_rd_en_S1 = valid_S1 && (msg_type_S1 != `MSG_TYPE_WB_REQ) && (msg_type_S1 != `MSG_TYPE_STORE_MEM_ACK);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:243:    mshr_cam_en_S1 = valid_S1 && (msg_type_S1 == `MSG_TYPE_WB_REQ);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:346:    stall_S1 = valid_S1 && (stall_pre_S1 || stall_hazard_S1);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:357:    tag_clk_en_S1 = valid_S1 && !stall_S1 && cs_S1[`CS_TAG_CLK_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:362:    tag_rdw_en_S1 = valid_S1 && !stall_S1 && cs_S1[`CS_TAG_RDW_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:367:    state_rd_en_S1 =  valid_S1 && !stall_S1 && cs_S1[`CS_STATE_RD_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:394://             || (valid_S1 && msg_type_S1 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:395://             || (valid_S2 && msg_type_S2_f == `MSG_TYPE_WB_REQ);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:796:    broadcast_counter_op_val_S2 = !stall_S2 && valid_S2 && is_last_subline_S2 
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:815:    dir_clk_en_S2 = !stall_S2 && cs_S2[`CS_DIR_CLK_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:831:    data_clk_en_S2 = !stall_real_S2 && cs_S2[`CS_DATA_CLK_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:888:    state_owner_en_S2 = !stall_S2 && cs_S2[`CS_STATE_OWNER_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:899:    state_subline_en_S2 = !stall_S2 && cs_S2[`CS_STATE_SL_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:914:    state_vd_en_S2 = !stall_S2 && cs_S2[`CS_STATE_VD_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:924:    state_mesi_en_S2 = !stall_S2 && cs_S2[`CS_STATE_MESI_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:934:    state_lru_en_S2 = !stall_S2 && cs_S2[`CS_STATE_LRU_EN_P2S2];
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:944:    state_wr_en_S2 = !stall_S2 && (state_owner_en_S2 || state_subline_en_S2 || state_vd_en_S2
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:952:    msg_data_ready_S2 = !stall_real_S2 && (data_clk_en_S2 || smc_wr_en_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:957:    msg_data_ready_S2 = !stall_real_S2 && (data_clk_en_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:969:    smc_wr_en_S2 = valid_S2 && smc_miss_S2_f && (msg_type_S2_f == `MSG_TYPE_NC_LOAD_MEM_ACK);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:984:    else if (msg_type_S2_f == `MSG_TYPE_NC_LOAD_MEM_ACK && msg_length_S2_f == 4)
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1007:    else if (valid_S2 && !stall_real_S2 && l2_load_32B_S2 && (l2_load_data_subline_S2_f == `L2_DATA_SUBLINE_1))
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1011:    else if (valid_S2 && !stall_real_S2 && (l2_load_64B_S2 || l2_load_32B_S2))
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1016:    else if (valid_S2 && !stall_real_S2 && l2_load_64B_S2)
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1060:    stall_real_S2 = valid_S2 && ((cs_S2[`CS_DATA_CLK_EN_P2S2] || smc_wr_en_S2) && !msg_data_valid_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1065:    stall_real_S2 = valid_S2 && ((cs_S2[`CS_DATA_CLK_EN_P2S2]) && !msg_data_valid_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1070:    stall_S2 = valid_S2 && (stall_real_S2 || stall_load_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1140:    state_wr_en_S3 = !stall_S3 && valid_S3 && state_wr_en_S3_f;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1141:    mshr_wr_state_en_S3 = !stall_S3 && valid_S3 && mshr_wr_state_en_S3_f;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1151:    mshr_inc_counter_en_S3 = valid_S3 && (msg_type_S3_f == `MSG_TYPE_INV_FWDACK);
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:289:    // if (cam_en1 && hit)
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:360:        if (pending && pending_ready1 && (pending_index != wr_index_in))
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:373:    else if (pending && pending_ready1)
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:384:    else if (cam_en1 && hit && (data_mem_f[hit_index][`L2_MSHR_MSG_TYPE] == `MSG_TYPE_WBGUARD_REQ))
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:405:    if(wr_state_en && wr_data_en && (state_in == `L2_MSHR_STATE_WAIT) 
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:410:    else if ((~wr_state_en) && (~(pending && pending_ready1)) 
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:411:          && (cam_en1 && hit && (data_mem_f[hit_index][`L2_MSHR_MSG_TYPE] == `MSG_TYPE_WBGUARD_REQ)))
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:442:    else if (pending && pending_ready1)
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:445:        if (inc_counter_en2 && (pending_index != wr_index_in))
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:469:                                 | (data_in & data_mask_in);
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:180:    else if (cam_en && hit)
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:251:        if (pending && pending_ready && (pending_index != wr_index_in))
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:264:    else if (pending && pending_ready)
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:275:    else if (cam_en && hit && (data_mem_f[hit_index][`L2_MSHR_MSG_TYPE] == `MSG_TYPE_WBGUARD_REQ))
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:296:    if(wr_state_en && wr_data_en && (state_in == `L2_MSHR_STATE_WAIT) 
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:301:    else if ((~wr_state_en) && (~(pending && pending_ready)) 
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:302:          && (cam_en && hit && (data_mem_f[hit_index][`L2_MSHR_MSG_TYPE] == `MSG_TYPE_WBGUARD_REQ)))
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:333:    else if (pending && pending_ready)
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:336:        if (inc_counter_en && (pending_index != wr_index_in))
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:360:                                 | (data_in & data_mask_in);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:371:    valid_S1 = mshr_pending_S1 || (msg_header_valid_S1 && msg_input_en_S1_f);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:799:                && l2_tag_hit_S2 && (l2_way_state_mesi_S2 == `L2_MESI_I))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:801:                && ((!l2_tag_hit_S2 && !msg_from_mshr_S2_f) || (l2_tag_hit_S2 && (l2_way_state_mesi_S2 == `L2_MESI_I) && (l2_way_state_vd_S2 == `L2_VD_CLEAN))))))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:821:    msg_data_rd_S1 = valid_S1 && (msg_type_trans_S1 == `MSG_TYPE_NC_STORE_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:833:    reg_wr_en_S1 = valid_S1 && ~stall_S1 && (msg_type_trans_S1 == `MSG_TYPE_NC_STORE_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:854:    else if (msg_type_S4_f == `MSG_TYPE_CAS_P1_REQ && cas_cmp_en_S4)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:880:    stall_hazard_S1 = (valid_S2 && (addr_S1[`L2_TAG_INDEX] == addr_S2[`L2_TAG_INDEX]))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:881:                   || (valid_S3 && (addr_S1[`L2_TAG_INDEX] == addr_S3[`L2_TAG_INDEX]))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:882:                   || (valid_S4 && (addr_S1[`L2_TAG_INDEX] == addr_S4[`L2_TAG_INDEX]))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:883:                   || (pipe2_valid_S1 && (addr_S1[`L2_TAG_PLUS_INDEX] == pipe2_addr_S1[`L2_TAG_PLUS_INDEX]))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:884:                   || (pipe2_valid_S2 && (addr_S1[`L2_TAG_PLUS_INDEX] == pipe2_addr_S2[`L2_TAG_PLUS_INDEX]))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:885:                   || (pipe2_valid_S3 && (addr_S1[`L2_TAG_PLUS_INDEX] == pipe2_addr_S3[`L2_TAG_PLUS_INDEX]));
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:894:    stall_mshr_S1 = (mshr_cam_en_S1 && mshr_hit_S1)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:897:                 &&((mshr_empty_slots_S1 <= 3 && (valid_S2 || valid_S3 || valid_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:905:    stall_msg_S1 = msg_data_rd_S1 && ~msg_data_valid_S1;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:910:    stall_S1 = valid_S1 && (stall_pre_S1 || stall_hazard_S1 || stall_mshr_S1 || stall_msg_S1);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:939:    tag_clk_en_S1 = valid_S1 && cs_S1[`CS_TAG_CLK_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:940:    //tag_clk_en_S1 = valid_S1 && !stall_S1 && cs_S1[`CS_TAG_CLK_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:946:    tag_rdw_en_S1 = valid_S1 && cs_S1[`CS_TAG_RDW_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:947:    //tag_rdw_en_S1 = valid_S1 && !stall_S1 && cs_S1[`CS_TAG_RDW_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:953:    state_rd_en_S1 = valid_S1 && cs_S1[`CS_STATE_RD_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:954:    //state_rd_en_S1 = valid_S1 && !stall_S1 && cs_S1[`CS_STATE_RD_EN_S1];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1028:        mshr_smc_miss_S2_f <= (mshr_pending_S1 == 1'b1) ? pending_mshr_smc_miss_S1 : (mshr_hit_S1 && cam_mshr_smc_miss_S1);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1305:                    if (csm_en && (l2_way_state_mesi_S2 == `L2_MESI_E) && l2_way_state_subline_S2[addr_S2[`L2_DATA_SUBLINE]])
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1566:                        if (req_from_owner_S2 && (cache_type_S2_f == l2_way_state_cache_type_S2))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1615:                        if (req_from_owner_S2 && (cache_type_S2_f == l2_way_state_cache_type_S2))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1670:                        if (req_from_owner_S2 && (cache_type_S2_f == l2_way_state_cache_type_S2))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1907:    dir_clk_en_S2 = !stall_S2 && cs_S2[`CS_DIR_CLK_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1912:    dir_rdw_en_S2 = !stall_S2 && cs_S2[`CS_DIR_RDW_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1923:    data_clk_en_S2 = !stall_real_S2 && cs_S2[`CS_DATA_CLK_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1928:    data_rdw_en_S2 = !stall_real_S2 && cs_S2[`CS_DATA_RDW_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1933:    mshr_wr_data_en_S2 = !stall_S2 && cs_S2[`CS_MSHR_WR_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1934:    mshr_wr_state_en_S2 = !stall_S2 && cs_S2[`CS_MSHR_WR_EN_P1S2];
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1946:    if ( l2_tag_hit_S2 && (msg_type_S2_f == `MSG_TYPE_NC_LOAD_REQ || msg_type_S2_f == `MSG_TYPE_NC_STORE_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1975:    if (special_addr_type_S2_f && (addr_type_S2 == `L2_ADDR_TYPE_SMC_ACCESS) && (msg_type_S2_f == `MSG_TYPE_NC_STORE_REQ))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1989:    if (special_addr_type_S2_f && (addr_type_S2 == `L2_ADDR_TYPE_SMC_FLUSH))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2030:assign state_load_sdid_S2 = csm_en && state_owner_en_S2 && (state_owner_op_S2 ==`OP_LD)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2031:                                && state_subline_en_S2 && (state_subline_op_S2 == `OP_LD);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2082:    state_rb_en_S2 =  l2_evict_S2  && (l2_way_state_mesi_S2 == `L2_MESI_I)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2104:    &&  ((pipe2_valid_S1 && (pipe2_msg_type_S1 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2106:    ||   (pipe2_valid_S2 && (pipe2_msg_type_S1 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2108:    ||   (pipe2_valid_S3 && (pipe2_msg_type_S3 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2151:    msg_data_ready_S2 = valid_S2 && !stall_S2 && (cs_S2[`CS_STATE_DATA_RDY_P1S2] || msg_data_rd_S2_f);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2161:    else if (valid_S2 && l2_tag_hit_S2 && data_clk_en_S2 && (data_rdw_en_S2 == rd) && ~l2_wb_S2
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2168:        if (msg_type_S2_f == `MSG_TYPE_NC_LOAD_REQ && data_size_S2_f != `MSG_DATA_SIZE_32B)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2190:    else if (valid_S2 && !(stall_real_S2) && l2_ifill_32B_S2 && (l2_load_data_subline_S2_f == `L2_DATA_SUBLINE_1))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2244:    stall_real_S2 = valid_S2 && (stall_pre_S2 || stall_msg_S2);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2249:    stall_S2 = valid_S2 && (stall_real_S2 || stall_load_S2);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2353:    req_recycle_cur_S3 = valid_S3 && (req_recycle_S3_f
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2355:        && ((pipe2_valid_S1 && (pipe2_msg_type_S1 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2357:        ||  (pipe2_valid_S2 && (pipe2_msg_type_S2 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2359:        ||  (pipe2_valid_S3 && (pipe2_msg_type_S3 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2567:    if (~special_addr_type_S4_f && req_recycle_S4)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2583:    req_recycle_cur_S4 = valid_S4 && (req_recycle_S4_f
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2585:        && ((pipe2_valid_S1 && (pipe2_msg_type_S1 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2587:        ||  (pipe2_valid_S2 && (pipe2_msg_type_S2 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2589:        ||  (pipe2_valid_S3 && (pipe2_msg_type_S3 == `MSG_TYPE_WB_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2699:        if (~special_addr_type_S4_f && req_recycle_S4)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2707:            mshr_wr_data_en_S4 = msg_send_valid_S4 && (msg_send_type_S4 == msg0_send_type_S4) && msg_send_ready_S4;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2708:            mshr_wr_state_en_S4 = msg_send_valid_S4 && (msg_send_type_S4 == msg0_send_type_S4) && msg_send_ready_S4;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2713:            mshr_wr_data_en_S4 = ((msg_send_valid_S4 && msg_send_ready_S4 && (dir_sharer_counter_S4 == 1)) || (~stall_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2715:            mshr_wr_state_en_S4 = ((msg_send_valid_S4 && msg_send_ready_S4 && (dir_sharer_counter_S4 == 1)) || (~stall_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2728:        else if (csm_en && mshr_smc_miss_S4_f && (~mshr_wr_state_en_S4_f))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2737:            mshr_wr_data_en_S4 = ~stall_S4 && mshr_wr_data_en_S4_f;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2738:            mshr_wr_state_en_S4 = ~stall_S4 && mshr_wr_state_en_S4_f;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2753:     && (msg_send_valid_S4 && msg_send_ready_S4 && (dir_sharer_counter_S4 == 1) && stall_S4)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3062:                        if (req_from_owner_S4 && (cache_type_S4_f == l2_way_state_cache_type_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3094:                        if (req_from_owner_S4 && (cache_type_S4_f == l2_way_state_cache_type_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3127:                        if (req_from_owner_S4 && (cache_type_S4_f == l2_way_state_cache_type_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3258:    else if (msg0_send_valid_S4 && msg1_send_valid_S4 && valid_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3289:    else if (msg0_send_valid_S4 && msg1_send_valid_S4 && valid_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3386:    else if (smc_rd_en_S4 && (~stall_smc_buf_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3410:    smc_stall_S4 = smc_rd_en_S4 && (smc_state_S4_f == smc_state_0);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3416:    msg_send_valid_S4 = msg_send_valid_pre_S4 && (~smc_stall_S4);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3495:                if (cache_type_S4_f == `MSG_CACHE_TYPE_INS && data_size_S4_f == `MSG_DATA_SIZE_32B)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3687:    l2_access_valid_S4 = valid_S4 && !stall_S4 && msg_send_valid_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3694:    l2_miss_valid_S4 = l2_access_valid_S4 && msg_send_l2_miss_S4;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3700:    msg_stall_S4 = msg0_send_valid_S4 && msg1_send_valid_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3832:    return ''.join(str(1 & int(n) >> i) for i in range(w)[::-1])
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3861:    else if (msg_send_valid_S4 && msg_send_ready_S4 && (msg_send_type_pre_S4 == `MSG_TYPE_INV_FWD))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3892:    dir_data_trans_S4 = dir_data_sel_S4 & (dir_sharer_mask_S4);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3908:    else if (valid_S4 && (~stall_S4))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3912:    else if (valid_S4 && (l2_way_state_mesi_S4 == `L2_MESI_B) && (msg_send_type_S4 == `MSG_TYPE_INV_FWD)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3941:                      && (~(msg_from_mshr_S4_f && mshr_smc_miss_S4_f));
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3948:    broadcast_counter_op_val_S4 = valid_S4 && (~stall_smc_buf_S4) && (~smc_stall_S4) && (l2_way_state_mesi_S4 == `L2_MESI_B)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3990:    state_wr_en_real_S4 = valid_S4 && !dir_data_stall_S4 &&  msg_send_valid_S4 && (msg_send_type_pre_S4 == `MSG_TYPE_INV_FWD);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:3998:        state_wr_en_S4 = msg_send_valid_S4 && (msg_send_type_S4 == msg0_send_type_S4) && msg_send_ready_S4 && ~(req_recycle_S4 && ~special_addr_type_S4_f);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4002:        state_wr_en_S4 = !stall_S4 && (state_wr_en_real_S4 || state_wr_en_S4_f) && ~(req_recycle_S4 && ~special_addr_type_S4_f);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4033:    smc_miss_S4 = smc_rd_en_S4  && ~smc_rd_diag_en_S4 && (~smc_hit_S4);
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4039:    if (msg_type_S4_f == `MSG_TYPE_CAS_P1_REQ && (msg_send_valid_S4 && msg_send_type_S4 == `MSG_TYPE_DATA_ACK)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4062:    && (msg_send_valid_S4 && msg_send_type_S4 == `MSG_TYPE_DATA_ACK)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4081:    reg_rd_en_S4 = valid_S4  && (msg_type_S4 == `MSG_TYPE_NC_LOAD_REQ)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4128:    stall_inv_counter_S4 = valid_S4 && ((global_stall_S1 && (pipe2_msg_type_S1 == `MSG_TYPE_INV_FWDACK))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4129:                                     || (global_stall_S2 && (pipe2_msg_type_S2 == `MSG_TYPE_INV_FWDACK)))
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4138:    stall_smc_buf_S4 = valid_S4 && (global_stall_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4147:    stall_S4 = valid_S4 && (global_stall_S4 || msg_stall_S4 || dir_data_stall_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:4157:    stall_S4 = valid_S4 && (global_stall_S4 || msg_stall_S4 || dir_data_stall_S4
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:130:    else if ((valid_in && ready_in) && (valid_out && ready_out))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:134:    else if (valid_in && ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:138:    else if (valid_out && ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:162:    else if (valid_out && ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:185:    else if (valid_in && ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:233:    else if (valid_in && ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:125:    else if (valid_in && real_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:165:    else if (valid_in && real_ready_in && (data_in[`MSG_TYPE] == `MSG_TYPE_INTERRUPT_FWD) 
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:170:    else if (valid_in && real_ready_in && (msg_int_state_f == msg_state_header1))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:174:    else if (valid_in && real_ready_in && (msg_int_state_f == msg_state_header2))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:192:    if ((valid_in && (data_in[`MSG_TYPE] == `MSG_TYPE_INTERRUPT_FWD) && (msg_state_f == msg_state_header0))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:301:    if ((msg_header_valid_in && msg_header_ready_in) && (msg_header_valid_out && msg_header_ready_out))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:305:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:309:    else if (msg_header_valid_out && msg_header_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:338:    else if (msg_header_valid_out && msg_header_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:359:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:407:    else if (msg_header_valid_in && msg_header_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:442:    else if ((msg_data_valid_in && msg_data_ready_in) && (msg_data_valid_out && msg_data_ready_out))
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:446:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:450:    else if (msg_data_valid_out && msg_data_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:471:    else if (msg_data_valid_out && msg_data_ready_out)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:493:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:532:    else if (msg_data_valid_in && msg_data_ready_in)
piton/design/chip/tile/l2/rtl/l2_amo_alu.v:123:        `L2_AMO_ALU_AND: amo_64b_tmp = amo_operand_a & amo_operand_b;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:509:    if (!l2_tag_hit_S2 && (state_way_S2[l2_way_sel_S2][`L2_STATE_VD] == `L2_VD_DIRTY))
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:665:        state_subline_S2 = l2_way_state_subline_S2 & (~addr_subline_S2);
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:689:            state_lru_S2 = l2_lru_bits_S2 & (~({{(`L2_LRU_BITS-1){1'b0}},1'b1} << l2_way_sel_S2));
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:220:    if (rd_en && rd_diag_en)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:310:    if(wr_en || (flush_en && (addr_op == 2'd1)))
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:327:print "    if(wr_en || (flush_en && (addr_op == 2'd1)))"
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:375:    else if (wr_en && ~wr_diag_en)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:385:        if (rd_en && ~rd_diag_en && hit && (wr_index != hit_index) && entry_locked_f[hit_index])
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:390:    else if (rd_en && ~rd_diag_en && hit && entry_locked_f[hit_index])
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:398:    entry_locked_next = (entry_locked_f & entry_locked_and_mask) | entry_locked_or_mask;
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:416:    else if (wr_en && ~wr_diag_en)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:426:        if (rd_en && ~rd_diag_en && hit && (wr_index != hit_index))
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:431:    else if (rd_en && ~rd_diag_en && hit)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:439:    entry_used_next = (entry_used_f & entry_used_and_mask) | entry_used_or_mask;
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:519:    if (wr_en && wr_diag_en)
piton/design/chip/tile/l2/rtl/l2_state.v.pyv:92:    if (rd_en && wr_en && (rd_addr == wr_addr))
piton/design/chip/tile/common/rtl/m1.beh.v:239:  output [7:0] adder_out;  // result of add & decrement
piton/design/chip/tile/common/rtl/m1.beh.v:382:   assign     ce = vld & parity;
piton/design/chip/tile/common/rtl/m1.beh.v:384:   assign ue = vld & ~parity & (q[6] | q[5] | q[4] | q[3] | q[2] | q[1] | q[0]);
piton/design/chip/tile/common/rtl/m1.beh.v:575:assign  error_bit[0]  = !p16 & !p8 & !p4 &  p2 &  p1 ; // 3
piton/design/chip/tile/common/rtl/m1.beh.v:576:assign  error_bit[1]  = !p16 & !p8 &  p4 & !p2 &  p1 ; // 5
piton/design/chip/tile/common/rtl/m1.beh.v:577:assign  error_bit[2]  = !p16 & !p8 &  p4 &  p2 & !p1 ; // 6
piton/design/chip/tile/common/rtl/m1.beh.v:578:assign  error_bit[3]  = !p16 & !p8 &  p4 &  p2 &  p1 ; // 7
piton/design/chip/tile/common/rtl/m1.beh.v:579:assign  error_bit[4]  = !p16 &  p8 & !p4 & !p2 &  p1 ; // 9
piton/design/chip/tile/common/rtl/m1.beh.v:580:assign  error_bit[5]  = !p16 &  p8 & !p4 &  p2 & !p1 ; // 10
piton/design/chip/tile/common/rtl/m1.beh.v:581:assign  error_bit[6]  = !p16 &  p8 & !p4 &  p2 &  p1 ; // 11
piton/design/chip/tile/common/rtl/m1.beh.v:582:assign  error_bit[7]  = !p16 &  p8 &  p4 & !p2 & !p1 ; // 12
piton/design/chip/tile/common/rtl/m1.beh.v:583:assign  error_bit[8]  = !p16 &  p8 &  p4 & !p2 &  p1 ; // 13
piton/design/chip/tile/common/rtl/m1.beh.v:584:assign  error_bit[9]  = !p16 &  p8 &  p4 &  p2 & !p1 ; // 14
piton/design/chip/tile/common/rtl/m1.beh.v:585:assign  error_bit[10] = !p16 &  p8 &  p4 &  p2 &  p1 ; // 15
piton/design/chip/tile/common/rtl/m1.beh.v:586:assign  error_bit[11] =  p16 & !p8 & !p4 & !p2 &  p1 ; // 17
piton/design/chip/tile/common/rtl/m1.beh.v:587:assign  error_bit[12] =  p16 & !p8 & !p4 &  p2 & !p1 ; // 18
piton/design/chip/tile/common/rtl/m1.beh.v:588:assign  error_bit[13] =  p16 & !p8 & !p4 &  p2 &  p1 ; // 19
piton/design/chip/tile/common/rtl/m1.beh.v:589:assign  error_bit[14] =  p16 & !p8 &  p4 & !p2 & !p1 ; // 20
piton/design/chip/tile/common/rtl/m1.beh.v:590:assign  error_bit[15] =  p16 & !p8 &  p4 & !p2 &  p1 ; // 21
piton/design/chip/tile/common/rtl/m1.beh.v:591:assign  error_bit[16] =  p16 & !p8 &  p4 &  p2 & !p1 ; // 22
piton/design/chip/tile/common/rtl/m1.beh.v:592:assign  error_bit[17] =  p16 & !p8 &  p4 &  p2 &  p1 ; // 23
piton/design/chip/tile/common/rtl/m1.beh.v:593:assign  error_bit[18] =  p16 &  p8 & !p4 & !p2 & !p1 ; // 24
piton/design/chip/tile/common/rtl/m1.beh.v:594:assign  error_bit[19] =  p16 &  p8 & !p4 & !p2 &  p1 ; // 25
piton/design/chip/tile/common/rtl/m1.beh.v:595:assign  error_bit[20] =  p16 &  p8 & !p4 &  p2 & !p1 ; // 26
piton/design/chip/tile/common/rtl/m1.beh.v:596:assign  error_bit[21] =  p16 &  p8 & !p4 &  p2 &  p1 ; // 27
piton/design/chip/tile/common/rtl/m1.beh.v:597:assign  error_bit[22] =  p16 &  p8 &  p4 & !p2 & !p1 ; // 28
piton/design/chip/tile/common/rtl/m1.beh.v:598:assign  error_bit[23] =  p16 &  p8 &  p4 & !p2 &  p1 ; // 29
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:298:   assign 	 rd_req_vld = rd_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:299:   assign 	 wr_req_vld = wr_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:300:   assign 	 ifill_req_vld = ifill_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:391:   assign        ack_buf_rd = ~outdata_buf_busy & ack_buf_vld &
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:394:   assign        int_buf_rd = ~outdata_buf_busy & int_buf_vld &
piton/design/chip/tile/common/rtl/u1.beh.v:330:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:347:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:364:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:381:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:398:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:415:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:432:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:449:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:466:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:483:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:500:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:519:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:540:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:561:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:581:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:601:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:621:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:641:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:661:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:681:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:701:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.beh.v:723:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:744:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:765:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:786:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:807:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:828:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.beh.v:1215:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1233:    assign z = ~(( b1 & b2 ) | ( a  ));
piton/design/chip/tile/common/rtl/u1.beh.v:1250:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1267:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1284:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1301:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1320:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1340:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1361:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1381:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1401:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1421:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1442:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1466:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1490:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1514:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1851:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1871:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1890:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1910:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1931:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1955:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1980:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2004:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2032:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2060:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2089:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2117:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2141:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.beh.v:2166:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.beh.v:2193:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.beh.v:2217:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.beh.v:2243:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:2268:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:2294:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:2318:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2343:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2369:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2394:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.beh.v:3287:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:3317:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:3346:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.beh.v:3798:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:3811:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:3867:       if (~ck) so_l <= ~(sd & se) ;
piton/design/chip/tile/common/rtl/u1.beh.v:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/u1.beh.v:3928:        assign cout  = a & c | a & d | c & d;
piton/design/chip/tile/common/rtl/u1.beh.v:3938:        assign cout = a & b | a & c | b & c ;
piton/design/chip/tile/common/rtl/u1.beh.v:3955:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.beh.v:4063:      q_r <= se ? sd : (d & r_l) ;
piton/design/chip/tile/common/rtl/u1.beh.v:4103:		else if (se) q <= r_l & s_l & sd;
piton/design/chip/tile/common/rtl/u1.beh.v:4104:		else q <= r_l & s_l & (~se) & d;
piton/design/chip/tile/common/rtl/u1.beh.v:4121:  assign clk = clken & rclk;
piton/design/chip/tile/common/rtl/u1.beh.v:4130:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4139:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4148:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4157:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4166:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4175:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4184:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4193:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4202:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4211:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4220:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4229:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4238:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4247:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4256:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.beh.v:4265:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/test_stub_bist.v:149:assign clr_mbist_ctl_l = cluster_grst_l & ~serial_setup_start;
piton/design/chip/tile/common/rtl/test_stub_bist.v:210:assign serial_setup_start = mbist_enable_d1 & ~mbist_enable_d2 & ~serial_setup_mode;
piton/design/chip/tile/common/rtl/test_stub_bist.v:211:assign serial_setup_stop = cluster_grst_l & ~serial_setup_valid;
piton/design/chip/tile/common/rtl/clk_gating_latch.v:58:  assign clk_out = clk & clk_en_sync_latch;
piton/design/chip/tile/common/rtl/ucb_bus_out.v:100:   assign 	 load_outdata = outdata_buf_wr & ~outdata_buf_busy;
piton/design/chip/tile/common/rtl/ucb_bus_in.v:135:   assign 	 skid_buf0_en = stall_a1 & ~stall;
piton/design/chip/tile/common/rtl/ucb_bus_in.v:174:   assign 	 skid_buf0_sel = ~stall_a1 & stall;
piton/design/chip/tile/common/rtl/test_stub_scan.v:136:   assign  sehold             = ctu_tst_macrotest & ~se;
piton/design/chip/tile/common/rtl/test_stub_scan.v:139:   assign  mem_bypass         = ~ctu_tst_macrotest & ~testmode_l;
piton/design/chip/tile/common/rtl/test_stub_scan.v:141:   assign  short_chain_en     = ~(pin_based_scan & se);
piton/design/chip/tile/common/rtl/test_stub_scan.v:142:   assign  short_chain_select = ctu_tst_short_chain & ~testmode_l & short_chain_en;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:229:		           (write_pending & ~illegal_write_size)) &
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:262:			   write_pending & ~illegal_write_size,
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:294:   assign 	 rd_req_vld = rd_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:295:   assign 	 wr_req_vld = wr_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:384:   assign        ack_buf_rd = ~outdata_buf_busy & ack_buf_vld &
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:387:   assign        int_buf_rd = ~outdata_buf_busy & int_buf_vld &
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:285:   assign 	 rd_req_vld = rd_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:286:   assign 	 wr_req_vld = wr_req_vld_nq & ~buf_empty;
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:376:   assign        ack_buf_rd = ~outdata_buf_busy & ack_buf_vld &
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:379:   assign        int_buf_rd = ~outdata_buf_busy & int_buf_vld &
piton/design/chip/tile/common/rtl/u1.behV:330:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:347:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:364:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:381:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:398:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:415:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:432:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:449:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:466:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:483:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:500:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:519:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:540:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:561:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:581:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:601:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:621:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:641:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:661:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:681:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:701:    assign z = ~( a & b & c );
piton/design/chip/tile/common/rtl/u1.behV:723:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:744:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:765:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:786:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:807:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:828:    assign z = ~( a & b & c & d );
piton/design/chip/tile/common/rtl/u1.behV:1215:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1233:    assign z = ~(( b1 & b2 ) | ( a  ));
piton/design/chip/tile/common/rtl/u1.behV:1250:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1267:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1284:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1301:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1320:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1340:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1361:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1381:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1401:    assign z = ~(( a1 & a2 ) | ( b1 & b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1421:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:1442:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:1466:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:1490:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:1514:    assign z = ~(( c1 & c2 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:1851:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1871:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1890:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1910:    assign z = ~(( b1 & b2&b3 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1931:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.behV:1955:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.behV:1980:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2004:    assign z = ~(( b1 & b2&b3 ) | ( a1 & a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2032:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2060:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2089:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2117:    assign z = ~(( b1 & b2&b3 ) | ( a1&a2&a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2141:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.behV:2166:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.behV:2193:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.behV:2217:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a));
piton/design/chip/tile/common/rtl/u1.behV:2243:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:2268:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:2294:    assign z = ~(( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:2318:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:2343:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:2369:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:2394:    assign z = ~(( c1 & c2& c3 ) | (a)| (b));
piton/design/chip/tile/common/rtl/u1.behV:3287:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:3317:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:3346:    assign z = ((d1&d2) | ( c1 & c2 ) | (b1&b2)| (a1& a2));
piton/design/chip/tile/common/rtl/u1.behV:3798:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:3811:    assign z = ~(( b1 & b2 ) | ( a ));
piton/design/chip/tile/common/rtl/u1.behV:3867:       if (~ck) so_l <= ~(sd & se) ;
piton/design/chip/tile/common/rtl/u1.behV:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/u1.behV:3928:        assign cout  = a & c | a & d | c & d;
piton/design/chip/tile/common/rtl/u1.behV:3938:        assign cout = a & b | a & c | b & c ;
piton/design/chip/tile/common/rtl/u1.behV:3955:    assign z = ~( a & b );
piton/design/chip/tile/common/rtl/u1.behV:4063:      q_r <= se ? sd : (d & r_l) ;
piton/design/chip/tile/common/rtl/u1.behV:4103:		else if (se) q <= r_l & s_l & sd;
piton/design/chip/tile/common/rtl/u1.behV:4104:		else q <= r_l & s_l & (~se) & d;
piton/design/chip/tile/common/rtl/u1.behV:4121:  assign clk = clken & rclk;
piton/design/chip/tile/common/rtl/u1.behV:4130:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4139:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4148:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4157:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4166:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4175:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4184:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4193:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4202:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4211:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4220:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4229:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4238:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4247:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4256:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/u1.behV:4265:    assign clk = rclk & en ;
piton/design/chip/tile/common/rtl/ucb_noflow.v:188:   assign 	 ucb_iob_stall_a1 = read_pending & read_outstanding;
piton/design/chip/tile/common/rtl/ucb_noflow.v:204:   assign 	 rd_req_vld = read_pending & ~read_outstanding;
piton/design/chip/tile/common/rtl/ucb_noflow.v:205:   assign 	 wr_req_vld = write_pending & ~illegal_write_size;
piton/design/chip/tile/common/rtl/ucb_noflow.v:297:   assign 	 ack_buf_rd = ~outdata_buf_busy & ack_buf_vld &
piton/design/chip/tile/common/rtl/ucb_noflow.v:300:   assign 	 int_buf_rd = ~outdata_buf_busy & int_buf_vld &
piton/design/chip/tile/common/rtl/credit_to_valrdy.v:73:      .thanks_in(valid_out & ready_out),
piton/design/chip/tile/common/rtl/dbl_buf.v:86:                            (buf1_vld | (~buf0_vld & ~buf1_older));
piton/design/chip/tile/common/rtl/dbl_buf.v:88:                            (buf0_vld | (~buf1_vld & buf1_older));
piton/design/chip/tile/common/rtl/dbl_buf.v:91:   assign         rd_buf0 = rd & ~buf1_older;
piton/design/chip/tile/common/rtl/dbl_buf.v:92:   assign         rd_buf1 = rd & buf1_older;
piton/design/chip/tile/common/rtl/dbl_buf.v:95:   assign 	  rd_buf = rd & (buf0_vld | buf1_vld);
piton/design/chip/tile/common/rtl/dbl_buf.v:133:   assign 	  full = buf0_vld & buf1_vld;
piton/design/chip/tile/common/rtl/mul64.v:167:  clken_buf	ckbuf_1(.clk(clk_enb1), .rclk(clk), .enb_l(~(valid & mul_step)), .tmb_l(tm_l));
piton/design/chip/tile/common/rtl/mul64.v:198:  // 	Two Array1 inst ary1_a0 & ary1_a1 with the ouput flops 
piton/design/chip/tile/common/rtl/mul64.v:272:  //// Pseudo sum & cout logic and flops ////
piton/design/chip/tile/common/rtl/mul64.v:288:  assign 	add_cin = add_co31 & cyc3 ;
piton/design/chip/tile/common/rtl/mul64.v:1693:assign y0 = a & b ;
piton/design/chip/tile/common/rtl/mul64.v:1694:assign y1 = a & c ;
piton/design/chip/tile/common/rtl/mul64.v:1695:assign y2 = b & c ;
piton/design/chip/tile/common/rtl/mul64.v:1714:assign carry = (b & ~z) | (cin & z);
piton/design/chip/tile/common/rtl/mul64.v:1716:assign cout = (d & ~y) | (a & y);
piton/design/chip/tile/common/rtl/mul64.v:1725:assign cout = a & b ;
piton/design/chip/tile/common/rtl/mul64.v:1751:assign b0n = b0n_1 | (b0n_0 & p0_0) ;
piton/design/chip/tile/common/rtl/mul64.v:1792:assign sum[5] = bot & net075 ;
piton/design/chip/tile/common/rtl/mul64.v:1793:assign net0117 = head & net088 ; 
piton/design/chip/tile/common/rtl/mul64.v:2262:  clken_buf     ckbuf_1(.clk(clk_enb1), .rclk(clk), .enb_l(~(head & mul_step)), .tmb_l(tm_l));
piton/design/chip/tile/common/rtl/swrvr_clib.v:778:  assign clk = clken & rclk;
piton/design/chip/tile/common/rtl/m1.behV:239:  output [7:0] adder_out;  // result of add & decrement
piton/design/chip/tile/common/rtl/m1.behV:382:   assign     ce = vld & parity;
piton/design/chip/tile/common/rtl/m1.behV:384:   assign ue = vld & ~parity & (q[6] | q[5] | q[4] | q[3] | q[2] | q[1] | q[0]);
piton/design/chip/tile/common/rtl/m1.behV:575:assign  error_bit[0]  = !p16 & !p8 & !p4 &  p2 &  p1 ; // 3
piton/design/chip/tile/common/rtl/m1.behV:576:assign  error_bit[1]  = !p16 & !p8 &  p4 & !p2 &  p1 ; // 5
piton/design/chip/tile/common/rtl/m1.behV:577:assign  error_bit[2]  = !p16 & !p8 &  p4 &  p2 & !p1 ; // 6
piton/design/chip/tile/common/rtl/m1.behV:578:assign  error_bit[3]  = !p16 & !p8 &  p4 &  p2 &  p1 ; // 7
piton/design/chip/tile/common/rtl/m1.behV:579:assign  error_bit[4]  = !p16 &  p8 & !p4 & !p2 &  p1 ; // 9
piton/design/chip/tile/common/rtl/m1.behV:580:assign  error_bit[5]  = !p16 &  p8 & !p4 &  p2 & !p1 ; // 10
piton/design/chip/tile/common/rtl/m1.behV:581:assign  error_bit[6]  = !p16 &  p8 & !p4 &  p2 &  p1 ; // 11
piton/design/chip/tile/common/rtl/m1.behV:582:assign  error_bit[7]  = !p16 &  p8 &  p4 & !p2 & !p1 ; // 12
piton/design/chip/tile/common/rtl/m1.behV:583:assign  error_bit[8]  = !p16 &  p8 &  p4 & !p2 &  p1 ; // 13
piton/design/chip/tile/common/rtl/m1.behV:584:assign  error_bit[9]  = !p16 &  p8 &  p4 &  p2 & !p1 ; // 14
piton/design/chip/tile/common/rtl/m1.behV:585:assign  error_bit[10] = !p16 &  p8 &  p4 &  p2 &  p1 ; // 15
piton/design/chip/tile/common/rtl/m1.behV:586:assign  error_bit[11] =  p16 & !p8 & !p4 & !p2 &  p1 ; // 17
piton/design/chip/tile/common/rtl/m1.behV:587:assign  error_bit[12] =  p16 & !p8 & !p4 &  p2 & !p1 ; // 18
piton/design/chip/tile/common/rtl/m1.behV:588:assign  error_bit[13] =  p16 & !p8 & !p4 &  p2 &  p1 ; // 19
piton/design/chip/tile/common/rtl/m1.behV:589:assign  error_bit[14] =  p16 & !p8 &  p4 & !p2 & !p1 ; // 20
piton/design/chip/tile/common/rtl/m1.behV:590:assign  error_bit[15] =  p16 & !p8 &  p4 & !p2 &  p1 ; // 21
piton/design/chip/tile/common/rtl/m1.behV:591:assign  error_bit[16] =  p16 & !p8 &  p4 &  p2 & !p1 ; // 22
piton/design/chip/tile/common/rtl/m1.behV:592:assign  error_bit[17] =  p16 & !p8 &  p4 &  p2 &  p1 ; // 23
piton/design/chip/tile/common/rtl/m1.behV:593:assign  error_bit[18] =  p16 &  p8 & !p4 & !p2 & !p1 ; // 24
piton/design/chip/tile/common/rtl/m1.behV:594:assign  error_bit[19] =  p16 &  p8 & !p4 & !p2 &  p1 ; // 25
piton/design/chip/tile/common/rtl/m1.behV:595:assign  error_bit[20] =  p16 &  p8 & !p4 &  p2 & !p1 ; // 26
piton/design/chip/tile/common/rtl/m1.behV:596:assign  error_bit[21] =  p16 &  p8 & !p4 &  p2 &  p1 ; // 27
piton/design/chip/tile/common/rtl/m1.behV:597:assign  error_bit[22] =  p16 &  p8 &  p4 & !p2 & !p1 ; // 28
piton/design/chip/tile/common/rtl/m1.behV:598:assign  error_bit[23] =  p16 &  p8 &  p4 & !p2 &  p1 ; // 29
piton/design/chip/tile/common/rtl/cluster_header.v:94:   assign rclk = gclk & sync_enable;
piton/design/chip/tile/common/rtl/cluster_header.v:95:   // assign #10 rclk = gclk & sync_enable;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:91:assign valid_temp = valid_in & ready_in;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:97:assign up = yummy_out_f & ~valid_temp_f;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:98:assign down = ~yummy_out_f & valid_temp_f;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:154:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chip/tile/common/rtl/cluster_header_dup.v:78:   // assign #10 rclk = gclk & sync_enable;
piton/design/chip/tile/common/rtl/cluster_header_dup.v:79:   assign rclk = gclk & sync_enable;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:109:				{4{wr_en & ~rst_tri_en}});
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:392:    if(reset_l & wen & ~reset_r) begin
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:395:    if(reset_l & wen & word_wen[1])
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:397:    if(reset_l & wen & word_wen[2] & reset_r) //type 3 cwe-1231
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:399:    if(reset_l & wen & word_wen[3])
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:412:    end else if(ren == 1'b1 && (read_data_temp_lk == 1'b1 | wen)) begin
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:511:            inq_ary[wr_adr] <= (din & bit_en) | (inq_ary[wr_adr] & ~bit_en);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:127:   assign      ecl_ecc_rs1_use_rf_e = rs1_sel_rf_e & rs1_vld_e & ifu_exu_inst_vld_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:128:   assign      ecl_ecc_rs2_use_rf_e = rs2_sel_rf_e & rs2_vld_e & ifu_exu_inst_vld_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:129:   assign      ecl_ecc_rs3_use_rf_e = rs3_sel_rf_e & rs3_vld_e & ifu_exu_inst_vld_e; 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:138:   assign      vld_rs3_ce_e = ecc_ecl_rs3_ce & ~cancel_rs3_ecc_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:139:   assign      vld_rs3_ue_e = ecc_ecl_rs3_ue & ~cancel_rs3_ecc_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:144:                                    detect_ce_e & ifu_exu_disable_ce_e); // convert ce to ue
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:145:   assign    flag_ecc_ce_e = detect_ce_e & ~ifu_exu_disable_ce_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:153:   assign    ue_trap_m = exu_ifu_ecc_ue_m & nceen_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:155:   assign      exu_ifu_ecc_ce_m = ecl_byp_sel_ecc_m & ~exu_ifu_ecc_ue_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:162:   assign      sel_rs2_e = ~ecc_ecl_rs1_ce & ecc_ecl_rs2_ce;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:173:   assign      safe_sel_rs2_m = sel_rs2_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:174:   assign      safe_sel_rs3_m = sel_rs3_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:189:   assign      ecl_ecc_log_rs1_m = rs1_ue_m | (rs1_ce_m & ~rs2_ue_m & ~rs3_ue_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:190:   assign      ecl_ecc_log_rs2_m = (rs2_ue_m & ~rs1_ue_m) | (rs2_ce_m & ~rs1_ue_m & ~rs1_ce_m & ~rs3_ue_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:221:   assign      inj_irferr_m = wb_eccctl_spec_wen_next & ifu_exu_inj_irferr;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:107:   assign       bypass = rs_is_nonzero & ~use_other & ~sehold;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:112:   assign       use_e = match_e & wb_e & ~ifu_exu_kill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:113:   assign       use_m = match_m & bypass_m & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:114:   assign       use_w = match_w & bypass_w & ~use_m & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:115:   assign       use_ld = match_ld & lsu_exu_dfill_vld_g & ~ecl_byp_ldxa_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:116:   assign       use_ldxa = match_ld & ecl_byp_ldxa_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:117:   assign       use_w2 = (match_w2 & wb_byplog_wen_w2 | match_g2 & wb_byplog_wen_g2) & ~use_e & ~use_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:118:   assign       use_rf = ~use_w2 & ~use_w & ~use_m & ~use_e & ~use_ld & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:122:   assign       rs_sel_mux2_e = (use_e & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:124:   assign       rs_sel_mux2_ld = (use_ld & ~use_e  & ~use_w & ~use_m & ~use_w2 & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:125:   assign       rs_sel_mux2_usemux1 = (use_other & ~sehold) | (~rs_sel_mux1_other & ~use_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:128:   assign rs_sel_mux1_w = (use_w & ~use_w2 & ~use_ldxa & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:129:   assign rs_sel_mux1_m = (use_m & ~use_w2 & ~use_ldxa & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:132:   assign rs_sel_longmux_g2 = match_g2 & wb_byplog_wen_g2 & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:133:   assign rs_sel_longmux_w2 = ~use_ldxa & ~(match_g2 & wb_byplog_wen_g2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:137:   assign ecl_byp_rcc_mux2_sel_e = use_e & rcc_bypass;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:139:   assign ecl_byp_rcc_mux2_sel_ld = use_ld & ~use_e  & ~use_w & ~use_m & ~use_w2 & rcc_bypass;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:140:   assign ecl_byp_rcc_mux2_sel_usemux1 = (use_m | use_w | use_w2 | use_ldxa) & rcc_bypass & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:143:   assign ecl_byp_rcc_mux1_sel_w = use_w & ~use_w2 & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:144:   assign ecl_byp_rcc_mux1_sel_m = use_m & ~use_w2 & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:147:   assign match_e = thr_match_de & (rs[4:0] == rd_e[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:150:   assign match_m = thr_match_dm & (rs[4:0] == rd_m[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:157:   assign match_ld = ld_thr_match_dg & (rs[4:0] == ld_rd_g[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:158:   assign match_g2 = ld_thr_match_dg2 & (rs[4:0] == wb_byplog_rd_g2[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v:72:   assign        shift16_e[0] = ~shiftby_msb & ~byp_alu_rs2_data_e[4];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v:73:   assign        shift16_e[1] = ~shiftby_msb & byp_alu_rs2_data_e[4];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v:74:   assign        shift16_e[2] = shiftby_msb & ~byp_alu_rs2_data_e[4];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v:75:   assign        shift16_e[3] = shiftby_msb & byp_alu_rs2_data_e[4];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:411:   assign     kill_swap_slot_w = rml_kill_w & full_swap_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:413:   assign     swap_slot0_state_valid[1:0] = {(swap_slot0_state[1] & ~(kill_swap_slot_w & ecl_rml_thr_w[0])),
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:415:   assign     swap_slot1_state_valid[1:0] = {(swap_slot1_state[1] & ~(kill_swap_slot_w & ecl_rml_thr_w[1])),
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:417:   assign     swap_slot2_state_valid[1:0] = {(swap_slot2_state[1] & ~(kill_swap_slot_w & ecl_rml_thr_w[2])),
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:419:   assign     swap_slot3_state_valid[1:0] = {(swap_slot3_state[1] & ~(kill_swap_slot_w & ecl_rml_thr_w[3])),
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:479:   assign      swap_locals_ins = can_swap & swap_state[0];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:480:   assign      swap_outs = can_swap & swap_state[1];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:499:   assign swap_done_next_cycle[3] = (swap_outs & ~swap_data[6] & ~swap_data[7] &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:501:   assign swap_done_next_cycle[2] = (swap_outs & ~swap_data[6] & ~swap_data[7] &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:503:   assign swap_done_next_cycle[1] = (swap_outs & ~swap_data[6] & ~swap_data[7] &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:505:   assign swap_done_next_cycle[0] = (swap_outs & ~swap_data[6] & ~swap_data[7] &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:514:   assign cwp_cmplt_next = swap_outs & swap_data[7];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:520:   assign cwp_fastcmplt_m = tlu_exu_cwpccr_update_m & tlu_cwp_no_change;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:531:   assign valid_tlu_swap_w = cwpccr_update_w & ~rml_kill_w & ~cwp_fastcmplt_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:185:   assign        ecl_div_almostlast_cycle = go_last_calc & ~ecl_div_ld_inputs;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:197:   assign        stay_run = div_state[`RUN] & ~cntris63 & ~ecl_div_muls;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:200:                                      ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:203:   assign        next_state[`LAST_CALC] = go_last_calc & ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:208:   assign        next_state[`CHK_OVFL] = go_chk_ovfl & ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:211:   assign        next_state[`FIX_OVFL] = go_fix_ovfl & ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:215:   assign        next_state[`DONE] = (go_done | stay_done) & ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:233:   assign        ecl_div_dividend_sign = ecl_div_signed_div & div_ecl_dividend_msb;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:234:   assign        ecl_div_xinmask = div_ecl_divisorin_31 & ecl_div_signed_div;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:236:   assign        divisor_sign = div_ecl_x_msb & ecl_div_signed_div;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:246:   assign        adderin2_64 = (ecl_div_signed_div & div_ecl_x_msb) ^ subtract;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:248:   assign        partial_qpredict = bit64_halfadd ^ ~(div_ecl_x_msb & ecl_div_signed_div);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:275:   assign firstlast_sub = ~ecl_div_almostlast_cycle & ~ecl_div_muls &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:304:   assign        detect_zero = div_ecl_detect_zero_low & div_ecl_detect_zero_high;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:310:    assign        zero_rem_d = ~ecl_div_ld_inputs & (div_ecl_detect_zero | zero_rem_q) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:313:   assign new_zero_rem_with_zero = ~ecl_div_ld_inputs & (~div_ecl_d_62 | ecl_div_almostlast_cycle);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:314:   assign new_zero_rem_no_zero = zero_rem_q & new_zero_rem_with_zero;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:321:   assign last_cin_next = ecl_div_signed_div & (divisor_sign & ~div_ecl_d_62 | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:322:                                                ~divisor_sign &div_ecl_d_62&~zero_rem_d |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:323:                                                divisor_sign &div_ecl_d_62&zero_rem_d);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:325:   assign last_cin_with_zero = ecl_div_signed_div & (divisor_sign & ~div_ecl_d_62 | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:326:                                                ~divisor_sign &div_ecl_d_62&~new_zero_rem_with_zero |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:327:                                                divisor_sign &div_ecl_d_62&new_zero_rem_with_zero);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:328:   assign last_cin_no_zero = ecl_div_signed_div & (divisor_sign & ~div_ecl_d_62 | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:329:                                                ~divisor_sign &div_ecl_d_62&~new_zero_rem_no_zero |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:330:                                                divisor_sign &div_ecl_d_62&new_zero_rem_no_zero);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:345:   assign inputs_neg_d = div_ecl_dividend_msb & div_ecl_divisorin_31;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:346:   assign large_neg_ovfl = inputs_neg_q & ~gencc_in_msb_l_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:356:   assign        ecl_div_sel_u32 = ~ecl_div_sel_64b & ~ecl_div_signed_div;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:357:   assign 			 ecl_div_sel_pos32 = (~ecl_div_sel_64b & ecl_div_signed_div & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:359:   assign        ecl_div_sel_neg32 = (~ecl_div_sel_64b & ecl_div_signed_div & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:360:                                      ~gencc_in_msb_l_d1 & ~large_neg_ovfl);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:364:   assign        ecl_div_upper32_zero = upper32_equal_d1 & gencc_in_msb_l_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:365:   assign        ecl_div_upper33_zero = (upper32_equal_d1 & gencc_in_msb_l_d1 & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:367:   assign        ecl_div_upper33_one = (upper32_equal_d1 & ~gencc_in_msb_l_d1 & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:371:   assign        unsign_ovfl = ecl_div_sel_u32 & ~ecl_div_upper32_zero & sel_div_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:372:   assign        pos_ovfl = ecl_div_sel_pos32 & ~ecl_div_upper33_zero & sel_div_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:373:   assign        neg_ovfl = ecl_div_sel_neg32 & ~ecl_div_upper33_one & sel_div_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:383:   assign ovfl_32 = ((muls_rs1_data_31_w & rs2_data_31_w & ~div_adder_out_31_w) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:384:                     (~muls_rs1_data_31_w & ~rs2_data_31_w & div_adder_out_31_w));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:392:   assign xcc[3] = ~gencc_in_msb_l_d1 & ~unsign_ovfl & ~pos_ovfl;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:393:   assign icc[3] = (gencc_in_31_d1 & ~pos_ovfl) | neg_ovfl | unsign_ovfl;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:395:   assign xcc[2] = upper32_equal_d1 & gencc_in_msb_l_d1 & ~low32_nonzero_d1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:396:   assign icc[2] = ~low32_nonzero_d1 & ~div_v; // nonzero checks before ovfl
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:399:   assign icc[1] = (ecl_div_muls & sel_div_d1) ? muls_v: div_v;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:402:   assign icc[0] = ecl_div_muls & sel_div_d1 & muls_c;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:159:   assign div_used = divcntl_wb_req_g & wb_divcntl_ack_g & ecl_div_sel_div;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:180:   assign div_zero_e = isdiv_e & div_ecl_detect_zero_high & div_ecl_detect_zero_low & ~div_data[`MULS];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:181:   assign invalid_div_w = isdiv_w & (~ifu_exu_inst_vld_w | ifu_tlu_flush_w | early_flush_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:183:   assign div_kill = (flush_w1 & kill_thr_div) | invalid_div_w | new_div_vld;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:184:   assign curr_div_vld = div_data[11] & ~div_zero_m & ~div_kill & ~div_used;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:187:   assign div_zero_m = div_zero_unqual_m & isdiv_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:197:   assign        isdiv_e_valid = isdiv_e & ~div_kill;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:198:   assign        isdiv_m_valid = isdiv_m & ~div_kill;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:213:   assign mdqctl_wb_yreg_shift_g = div_used & div_data[`MULS];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:229:   assign ismul_e_valid = ismul_e & ~mul_kill;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:230:   assign        ismul_m_valid = ismul_m & ~mul_kill & ~ismul_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:233:  //   assign mul_used = divcntl_wb_req_g & wb_divcntl_ack_g & ~ecl_div_sel_div;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:248:   assign mul_kill = (flush_w1 & kill_thr_mul) | reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:249:   assign invalid_mul_w = ismul_w & ~ifu_exu_inst_vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:253:   assign      ecl_div_mul_get_new_data = ismul_e & mul_data[`IS64];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:254:   assign      ecl_div_mul_get_32bit_data = ismul_e & ~mul_data[`IS64];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:255:   assign      ecl_div_mul_sext_rs1_e = byp_alu_rs1_data_31_e & mul_data[`SIGNED];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:256:   assign      ecl_div_mul_sext_rs2_e = byp_alu_rs2_data_31_e & mul_data[`SIGNED];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:265:   assign      mul_ready_next = ismul_e_valid | (mul_ready & ~mul_exu_ack & ~mul_kill & ~ismul_e & ~invalid_mul_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:271:   assign      mul_done_ack = mul_ready & ~mul_kill & ~ismul_e & mul_exu_ack & ~invalid_mul_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:275:   assign        mul_done_valid_c0 = mul_done_c0 & ~mul_kill & ~invalid_mul_w & ~ismul_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:279:   assign        mul_done_valid_c1 = mul_done_c1 & ~mul_kill & ~ismul_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:288:   assign        go_mul_done = ~mul_done & ecl_div_mul_wen;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:289:   assign        stay_mul_done = mul_done & (~wb_divcntl_ack_g | ecl_div_sel_div);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:290:   assign        next_mul_done = ~reset & (go_mul_done | stay_mul_done);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v:84:   assign       nand2_1 = ~(nor1_1 & nor1_2 & nor1_3 & nor1_4);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v:85:   assign       nand2_2 = ~(nor1_5 & nor1_6 & nor1_7 & nor1_8);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v:86:   assign       nand2_3 = ~(nor1_9 & nor1_10 & nor1_11 & nor1_12);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v:87:   assign       nand2_4 = ~(nor1_13 & nor1_14 & nor1_15 & nor1_16);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v:94:   assign       out = ~(inv3_1 & inv3_2 & inv3_3 & inv3_4);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:300:   assign       vld_w = ecl_rml_inst_vld_w & (~ecl_rml_early_flush_w | win_trap_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:320:                                  (ifu_exu_flushw_e & ~spill_trap_flush));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:326:   assign rml_ecl_fill_e = restore_e & canrestore_is0_e; 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:329:   assign spill_trap_save = save_e & cansave_is0_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:332:   assign spill_trap_flush = (ifu_exu_flushw_e & ~(rml_ecl_cansave_e[2] &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:344:                                cleanwin_xor_canrestore[0]) & save_e & ~exu_tlu_spill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:389:   assign kill_restore_m = (~spill_m & save_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:392:   assign rml_irf_kill_restore_w = kill_restore_w | (did_restore_w & rml_kill_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:432:   assign cwp_wen_w = cwp_wen_nokill_w & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:444:   assign     oddwin_m[3] = (cwp_wen_m & ecl_rml_thr_m[3])? next_cwp_m[0]: oddwin_w[3];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:445:   assign     oddwin_m[2] = (cwp_wen_m & ecl_rml_thr_m[2])? next_cwp_m[0]: oddwin_w[2];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:446:   assign     oddwin_m[1] = (cwp_wen_m & ecl_rml_thr_m[1])? next_cwp_m[0]: oddwin_w[1];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:447:   assign     oddwin_m[0] = (cwp_wen_m & ecl_rml_thr_m[0])? next_cwp_m[0]: oddwin_w[0];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:502:   assign cansave_wen_e = ((save_e & ~cansave_is0_e & ~rml_ecl_clean_window_e) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:504:                           (restore_e & ~canrestore_is0_e) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:505:                           (ifu_exu_restored_e & otherwin_is0_e));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:529:   assign canrestore_wen_e = ((save_e & ~cansave_is0_e & ~rml_ecl_clean_window_e) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:531:                              (restore_e & ~canrestore_is0_e) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:532:                              (ifu_exu_saved_e & otherwin_is0_e));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:612:   assign wstate_wen_w = ecl_rml_wstate_wen_w & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v:56:wire [63:0] result_and;              // rs1_data & rs2_data
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v:85:assign result_and = rs1_data_bf1 & rs2_xor_invert;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:230:   assign     kill_ld_g2 = flush_w1 & (dfill_tid_g2[1:0] == tid_w1[1:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:231:   assign     dfill_vld_g2 = ld_g2 & ~kill_ld_g2 & ~lsu_exu_ldst_miss_g2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:251:   assign      ecl_byp_sel_load_g = (ld_g2 & (wb_m | wrsr_m | ecl_byp_sel_ecc_m));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:252:   assign      ecl_byp_sel_restore_g = restore_request & ((wb_m | wrsr_m | ecl_byp_sel_ecc_m) ^ ld_g2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:254:   assign      ecl_sel_mul_g = ~ecl_div_sel_div & ecl_byp_sel_muldiv_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:255:   assign      ecl_sel_div_g = ecl_div_sel_div & ecl_byp_sel_muldiv_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:259:   assign muldiv_done_g[3] = ((wb_divcntl_ack_g & divcntl_wb_req_g) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:261:   assign muldiv_done_g[2] = ((wb_divcntl_ack_g & divcntl_wb_req_g) &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:263:   assign muldiv_done_g[1] = ((wb_divcntl_ack_g & divcntl_wb_req_g) &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:265:   assign muldiv_done_g[0] = ((wb_divcntl_ack_g & divcntl_wb_req_g) &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:269:                                   (ecl_byp_sel_load_g & dfill_vld_g2 |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:270:                                    (ecl_byp_sel_restore_g & restore_wen) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:271:                                    (ecl_byp_sel_muldiv_g & divcntl_wb_req_g));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:301:   assign wb_ccr_setcc_g = wb_divcntl_ack_g & divcntl_wb_req_g & setcc_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:314:                                             ((dfill_vld_g2 & ecl_byp_sel_load_m) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:315:                                              (ecl_byp_sel_restore_m & restore_wen));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:319:   assign      inst_vld_noflush_wen_m = ecl_byp_sel_ecc_m & ~sehold;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:336:   assign ecl_irf_wen_w = ifu_exu_inst_vld_w & wen_w_inst_vld | wen_no_inst_vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:345:   assign  valid_e = wb_e & ~ifu_exu_kill_e & ~restore_e & ~wrsr_e;// restore doesn't finish on time
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:347:   assign  valid_m = bypass_m & ~rml_ecl_kill_m & ~sehold;// sehold turns off writes from this path
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:348:   assign  valid_w = (wb_w & ~early_flush_w & ~ifu_tlu_flush_w);// check inst_vld later
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:371:   assign  ecl_rml_cwp_wen_e = sraddr_cwp_e & wrsr_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:391:   assign  yreg_wen_w = sraddr_y_w & wrsr_w & ifu_exu_inst_vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:392:   assign  yreg_wen_w1_vld = yreg_wen_w1 & ~flush_w1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:395:   assign  wb_ccr_wrccr_w = sraddr_ccr_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:396:   assign  ecl_rml_cansave_wen_w = sraddr_cansave_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:397:   assign  ecl_rml_canrestore_wen_w = sraddr_canrestore_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:398:   assign  ecl_rml_cleanwin_wen_w = sraddr_cleanwin_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:399:   assign  ecl_rml_otherwin_wen_w = sraddr_otherwin_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:400:   assign  ecl_rml_wstate_wen_w = sraddr_wstate_w & wrsr_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:512:   assign vld_restore_e = restore_e & wb_e & ~return_e & ~rml_ecl_fill_e & ifu_exu_inst_vld_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:513:   assign vld_restore_w = (restore_w & ~ifu_tlu_flush_w & ~early_flush_w 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:514:                           & ifu_exu_inst_vld_w & ~reset);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:519:   assign restore_done[3:0] = restore_thr[3:0] & {4{restore_picked & restore_request}};
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:541:   assign short_longop_done_e = (rml_ecl_rmlop_done_e | (restore_e & ~wb_e & ~return_e)) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:542:                                  ifu_exu_inst_vld_e & ~ifu_exu_kill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:51:   assign next_cntr[0] = ~reset & ~cntr[0];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:52:   assign next_cntr[1] = ~reset & ((~cntr[1] & tog1) | (cntr[1] & ~tog1)); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:53:   assign next_cntr[2] = ~reset & ((~cntr[2] & tog2) | (cntr[2] & ~tog2)); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:54:   assign next_cntr[3] = ~reset & ((~cntr[3] & tog3) | (cntr[3] & ~tog3)); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:55:   assign next_cntr[4] = ~reset & ((~cntr[4] & tog4) | (cntr[4] & ~tog4)); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v:56:   assign next_cntr[5] = ~reset & ((~cntr[5] & tog5) | (cntr[5] & ~tog5)); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:127:   assign       valid_setcc_e = setcc_e & ~ifu_exu_kill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:148:   assign bypass_cc_w = ifu_exu_inst_vld_w & setcc_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:149:   assign valid_setcc_w = ~ifu_tlu_flush_w & ~early_flush_w & ifu_exu_inst_vld_w & (setcc_w | wb_ccr_wrccr_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:173:   assign        wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:174:   assign        wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:176:   assign        wen_thr1_w = (thr_w[1] & valid_setcc_w & ~wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:177:   assign        wen_thr1_w2 = (thr1_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:206:   assign          wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:207:   assign 	   wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:222:   assign      wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:223:   assign      wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:241:   assign        wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:242:   assign        wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:244:   assign        wen_thr1_w = (thr_w[1] & valid_setcc_w & ~wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:245:   assign        wen_thr1_w2 = (thr1_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:276:   assign        wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:277:   assign        wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:279:   assign        wen_thr1_w = (thr_w[1] & valid_setcc_w & ~wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:280:   assign        wen_thr1_w2 = (thr1_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:282:   assign        wen_thr2_w = (thr_w[2] & valid_setcc_w & ~wen_thr2_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:283:   assign        wen_thr2_w2 = (thr2_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:324:   assign        wen_thr0_w = (thr_w[0] & valid_setcc_w & ~wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:325:   assign        wen_thr0_w2 = thr0_w2 & setcc_w2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:327:   assign        wen_thr1_w = (thr_w[1] & valid_setcc_w & ~wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:328:   assign        wen_thr1_w2 = (thr1_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:330:   assign        wen_thr2_w = (thr_w[2] & valid_setcc_w & ~wen_thr2_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:331:   assign        wen_thr2_w2 = (thr2_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:333:   assign        wen_thr3_w = (thr_w[3] & valid_setcc_w & ~wen_thr3_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:334:   assign        wen_thr3_w2 = (thr3_w2 & setcc_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:386:   assign        use_cc_e = valid_setcc_e & thr_match_de;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:387:   assign        use_cc_m = setcc_m & thr_match_dm;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:388:   assign        use_cc_w = bypass_cc_w & thrmatch_w & ~use_cc_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v:49:   assign nandout = ~(nor1out & nor2out & nor3out);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:91:   assign       bypass = rs_is_nonzero & ~use_other & ~sehold;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:96:   assign       use_e = match_e & wb_e & ~ifu_exu_kill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:97:   assign       use_m = match_m & bypass_m & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:98:   assign       use_w = match_w & bypass_w & ~use_m & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:99:   assign       use_ld = match_ld & lsu_exu_dfill_vld_g & ~ecl_byp_ldxa_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:100:   assign       use_ldxa = match_ld & ecl_byp_ldxa_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:101:   assign       use_w2 = (match_w2 & wb_byplog_wen_w2 | match_g2 & wb_byplog_wen_g2) & ~use_e & ~use_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:102:   assign       use_rf = ~use_w2 & ~use_w & ~use_m & ~use_e & ~use_ld & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:106:   assign       rs_sel_mux2_e = (use_e & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:107:   assign       rs_sel_mux2_rf = ((use_rf | ~bypass) & ~(use_other & ~sehold));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:108:   assign       rs_sel_mux2_ld = (use_ld & ~use_e & ~use_w & ~use_m & ~use_w2 & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:109:   assign       rs_sel_mux2_usemux1 = (use_other & ~sehold) | (~rs_sel_mux1_other & ~use_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:112:   assign rs_sel_mux1_w = (use_w & ~use_w2 & ~use_ldxa & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:113:   assign rs_sel_mux1_m = (use_m & ~use_w2 & ~use_ldxa & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:116:   assign rs_sel_longmux_g2 = match_g2 & wb_byplog_wen_g2 & ~use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:117:   assign rs_sel_longmux_w2 = ~use_ldxa & ~(match_g2 & wb_byplog_wen_g2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:120:   assign match_e = thr_match_de & (rs[4:0] == rd_e[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:123:   assign match_m = thr_match_dm & (rs[4:0] == rd_m[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:130:   assign match_ld = ld_thr_match_dg & (rs[4:0] == ld_rd_g[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:131:   assign match_g2 = ld_thr_match_dg2 & (rs[4:0] == wb_byplog_rd_g2[4:0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:702:   assign ecl_alu_out_sel_shift_e_l = ~(~is_logic_e & ~sel_sum_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:703:   assign ecl_alu_out_sel_logic_e_l = ~(is_logic_e & ~dont_move_e & ~sel_sum_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:704:   assign ecl_alu_out_sel_rs3_e_l = ~(is_logic_e & dont_move_e & ~sel_sum_e);// dontmove includes is_logic
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:707:   assign ecl_byp_sel_ifusr_e = ~ifu_exu_use_rsr_e_l & ifu_exu_rd_ifusr_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:708:   assign ecl_byp_sel_yreg_e = ~ifu_exu_use_rsr_e_l & ~ifu_exu_rd_ifusr_e & read_yreg_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:709:   assign ecl_byp_sel_eclpr_e = ~ifu_exu_use_rsr_e_l & ~ifu_exu_rd_ifusr_e & ~read_yreg_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:711:   assign read_ffusr_e = ~ifu_exu_use_rsr_e_l & ifu_exu_rd_ffusr_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:712:   assign read_tlusr_e = ~ifu_exu_use_rsr_e_l & ~ifu_exu_rd_ffusr_e & ~ifu_exu_rd_ifusr_e & ~ifu_exu_rd_exusr_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:714:   assign ecl_byp_sel_tlusr_m = read_tlusr_m & ~read_ffusr_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:715:   assign ecl_byp_sel_ifex_m = ~read_tlusr_m & ~read_ffusr_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:721:   assign cancel_rs3_ecc_e = ~dont_move_e & is_logic_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:739:   assign zero_rs2_d = ifu_exu_muls_d & ~div_ecl_yreg_0_d;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:773:   assign adder_xcc[1] = ((byp_ecl_rs1_63_e & alu_ecl_adderin2_63_e & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:775:                           (~byp_ecl_rs1_63_e & ~alu_ecl_adderin2_63_e &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:777:   assign adder_icc[1] = ((byp_ecl_rs1_31_e & alu_ecl_adderin2_31_e & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:779:                           (~byp_ecl_rs1_31_e & ~alu_ecl_adderin2_31_e &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:782:   assign adder_xcc[1] = (alu_ecl_adder_out_63_e) ? (~byp_ecl_rs1_63_e & ~alu_ecl_adderin2_63_e & sel_sum_e):
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:783:                                                      (byp_ecl_rs1_63_e & alu_ecl_adderin2_63_e & sel_sum_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:784:   assign adder_icc[1] = (alu_ecl_adder_out_31_e) ? ((~byp_ecl_rs1_31_e & ~alu_ecl_adderin2_31_e | tag_overflow) 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:786:                                                      ((byp_ecl_rs1_31_e & alu_ecl_adderin2_31_e | tag_overflow)
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:794:   assign alu_xcc_e[2] = alu_ecl_zlow_e & alu_ecl_zhigh_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:802:   assign   tag_overflow_trap_e = ifu_exu_tv_e & adder_icc[1];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:808:   assign   valid_range_check_jlret_e = ifu_exu_range_check_jlret_e & ~addr_mask_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:852:   assign ecl_shft_extend32bit_e_l = ~(ecl_shft_op32_e & byp_ecl_rs1_31_e
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:854:   assign extend64bit = shft_sext_e & byp_ecl_rs1_63_e &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:950:   assign        perr_kill_m = |perr_kill[3:0] | lsu_exu_st_dtlb_perr_g & thr_match_mw;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:951:   assign        perr_clear_w[3] = tid_w[1] & tid_w[0] & perr_store[3] & ifu_exu_inst_vld_w & ~ifu_tlu_flush_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:952:   assign        perr_clear_w[2] = tid_w[1] & ~tid_w[0] & perr_store[2] & ifu_exu_inst_vld_w & ~ifu_tlu_flush_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:953:   assign        perr_clear_w[1] = ~tid_w[1] & tid_w[0] & perr_store[1] & ifu_exu_inst_vld_w & ~ifu_tlu_flush_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:954:   assign        perr_clear_w[0] = ~tid_w[1] & ~tid_w[0] & perr_store[0] & ifu_exu_inst_vld_w & ~ifu_tlu_flush_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:961:   assign pic_trap_m = ((tlu_exu_pic_onebelow_m & (thr_match_mw & ifu_exu_inst_vld_w | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:962:                                                   thr_match_mw1 & inst_vld_w1)) | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:963:                        (tlu_exu_pic_twobelow_m & thr_match_mw & ifu_exu_inst_vld_w &
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:964:                         thr_match_mw1 & inst_vld_w1));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:973:   assign        ecl_rml_inst_vld_w = ifu_exu_inst_vld_w & ~ifu_tlu_flush_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:983:                               (exu_tlu_misalign_addr_jmpl_rtn_m & ~exu_tlu_ttype_m[7]));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:991:   assign        ecl_exu_kill_m = thr_match_mw1 & flush_w1;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:999:   assign ecl_byp_ldxa_g = ldxa_g & ifu_exu_inst_vld_w;   
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1002:   assign std_d = ifu_exu_rs3e_vld_d & ifu_exu_rs3o_vld_d;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1031:   assign early1_ttype_e[5] = (rml_ecl_fill_e & rml_ecl_other_e) | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1032:                                (~rml_ecl_fill_e & (rml_ecl_clean_window_e | tag_overflow_trap_e | div_e));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1033:   assign early1_ttype_e[4] = fill_trap_e & rml_ecl_wtype_e[2];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1034:   assign early1_ttype_e[3] = (rml_ecl_fill_e & rml_ecl_wtype_e[1]) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1035:                           (~rml_ecl_fill_e & ~rml_ecl_clean_window_e & ~tag_overflow_trap_e & div_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1036:   assign early1_ttype_e[2] = (fill_trap_e & rml_ecl_wtype_e[0]) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1037:                                 (~rml_ecl_fill_e & rml_ecl_clean_window_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1038:   assign early1_ttype_e[1] = ~rml_ecl_fill_e & ~rml_ecl_clean_window_e & tag_overflow_trap_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1039:   assign early1_ttype_e[0] = (~rml_ecl_fill_e & ~rml_ecl_clean_window_e & tag_overflow_trap_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1043:   assign pick_normal_ttype = ~pick_not_aligned & ~ifu_exu_tcc_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1045:   assign pick_not_aligned = ~(rml_ecl_fill_e | rml_ecl_clean_window_e) & misalign_addr_e & ~ifu_exu_tcc_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:145:  wire wr_en = wren | (restore & (wr_addr != rd_addr));
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:235://Register implementation for 2 threads / 2 write & 1 restore port
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:347://Register implementation for 4 threads / 2 write & 1 restore port
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:200:	assign swap_local_m_vld = (swap_local_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:201:	assign swap_odd_m_vld = (swap_odd_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:202:	assign swap_even_m_vld = (swap_even_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:203:	assign swap_global_d1_vld = (swap_global_d1 & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:204:	assign wr_en = (active_win_thr_rd_w_neg_wr_en & ((~rst_tri_en) | (~
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:206:	assign wr_en2 = (active_win_thr_rd_w2_neg_wr_en & ((~rst_tri_en) | (~
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:220:	    if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IRF)
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:354:	  if ((ecl_irf_wen_w & ecl_irf_wen_w2) & (thr_rd_w[6:0] ==
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:363:	      if (ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:371:	      if (ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:395:	  swap_local_m <= (sehold ? (swap_local_m & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:398:	  swap_odd_m <= (sehold ? (swap_odd_m & rst_tri_en) : rml_irf_swap_odd_e
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:401:	  swap_even_m <= (sehold ? (swap_even_m & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:407:	  swap_global_d1 <= (sehold ? (swap_global_d1 & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:651:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:663:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:675:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:687:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:699:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:711:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:723:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:735:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:748:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:760:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:772:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:784:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:796:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:808:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:820:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:832:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:845:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:857:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:869:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:881:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:893:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:905:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:917:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:929:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1307://   assign        clk = rclk & reset_l;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1384:  assign active_win_thr_rd_w_neg_wr_en = ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1385:  assign active_win_thr_rd_w2_neg_wr_en = ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1391:      if (ecl_irf_wen_w & ecl_irf_wen_w2 & (thr_rd_w[6:0] == thr_rd_w2[6:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1399:         if (ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1408:         if (ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1438:   assign swap_local_m_vld = swap_local_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1439:   assign swap_odd_m_vld = swap_odd_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1440:   assign swap_even_m_vld = swap_even_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1441:   assign swap_global_d1_vld = swap_global_d1 & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1452:      swap_local_m <= (sehold)? swap_local_m & rst_tri_en: rml_irf_swap_local_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1454:      swap_odd_m <= (sehold)? swap_odd_m & rst_tri_en: rml_irf_swap_odd_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1456:      swap_even_m <= (sehold)? swap_even_m & rst_tri_en: rml_irf_swap_even_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1462:      swap_global_d1 <= (sehold)? swap_global_d1 & rst_tri_en: rml_irf_swap_global;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1471:  wire wr_en  = active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1472:  wire wr_en2 = active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1817:		.wren(wren & (wr_addr == 5'b00000)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1829:		.wren(wren & (wr_addr == 5'b00001)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1841:		.wren(wren & (wr_addr == 5'b00010)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1853:		.wren(wren & (wr_addr == 5'b00011)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1865:		.wren(wren & (wr_addr == 5'b00100)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1877:		.wren(wren & (wr_addr == 5'b00101)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1889:		.wren(wren & (wr_addr == 5'b00110)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1901:		.wren(wren & (wr_addr == 5'b00111)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1914:		.wren(wren & (wr_addr == 5'b01000)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1917:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1926:		.wren(wren & (wr_addr == 5'b01001)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1929:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1938:		.wren(wren & (wr_addr == 5'b01010)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1941:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1950:		.wren(wren & (wr_addr == 5'b01011)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1953:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1962:		.wren(wren & (wr_addr == 5'b01100)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1965:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1974:		.wren(wren & (wr_addr == 5'b01101)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1977:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1986:		.wren(wren & (wr_addr == 5'b01110)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1989:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1998:		.wren(wren & (wr_addr == 5'b01111)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2001:		.restore(swap_odd_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2011:		.wren(wren & (wr_addr == 5'b10000)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2014:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2023:		.wren(wren & (wr_addr == 5'b10001)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2026:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2035:		.wren(wren & (wr_addr == 5'b10010)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2038:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2047:		.wren(wren & (wr_addr == 5'b10011)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2050:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2059:		.wren(wren & (wr_addr == 5'b10100)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2062:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2071:		.wren(wren & (wr_addr == 5'b10101)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2074:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2083:		.wren(wren & (wr_addr == 5'b10110)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2086:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2095:		.wren(wren & (wr_addr == 5'b10111)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2098:		.restore(swap_local_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2108:		.wren(wren & (wr_addr == 5'b11000)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2111:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2120:		.wren(wren & (wr_addr == 5'b11001)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2123:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2132:		.wren(wren & (wr_addr == 5'b11010)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2135:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2144:		.wren(wren & (wr_addr == 5'b11011)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2147:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2156:		.wren(wren & (wr_addr == 5'b11100)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2159:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2168:		.wren(wren & (wr_addr == 5'b11101)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2171:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2180:		.wren(wren & (wr_addr == 5'b11110)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2183:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2192:		.wren(wren & (wr_addr == 5'b11111)),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2195:		.restore(swap_even_w & ~kill_restore_w),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2352:	assign swap_local_m_vld = (swap_local_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2353:	assign swap_odd_m_vld = (swap_odd_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2354:	assign swap_even_m_vld = (swap_even_m & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2355:	assign swap_global_d1_vld = (swap_global_d1 & (~rst_tri_en));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2356:	assign wr_en = (active_win_thr_rd_w_neg_wr_en & ((~rst_tri_en) | (~
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2358:	assign wr_en2 = (active_win_thr_rd_w2_neg_wr_en & ((~rst_tri_en) | (~
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2479:	  if ((ecl_irf_wen_w & ecl_irf_wen_w2) & (thr_rd_w[6:0] ==
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2488:	      if (ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2496:	      if (ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2520:	  swap_local_m <= (sehold ? (swap_local_m & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2523:	  swap_odd_m <= (sehold ? (swap_odd_m & rst_tri_en) : rml_irf_swap_odd_e
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2526:	  swap_even_m <= (sehold ? (swap_even_m & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2532:	  swap_global_d1 <= (sehold ? (swap_global_d1 & rst_tri_en) :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2779:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2792:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2805:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2818:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2831:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2844:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2857:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2870:		.restore			((swap_odd_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2884:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2897:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2910:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2923:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2936:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2949:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2962:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2975:		.restore			((swap_local_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2989:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3002:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3015:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3028:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3041:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3054:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3067:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3080:		.restore			((swap_even_w & (~kill_restore_w))),
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3458:   assign        clk = rclk & reset_l;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3529:               if ((ecl_irf_wen_w && (thr_rs1 == thr_rd_w)) || // check r/w conflict
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3530:                   (ecl_irf_wen_w2 && (thr_rs1 == thr_rd_w2))) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3551:            else if ((ecl_irf_wen_w && (thr_rs2 == thr_rd_w)) ||
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3552:                     (ecl_irf_wen_w2 && (thr_rs2 == thr_rd_w2)))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3569:            else if ((ecl_irf_wen_w && (thr_rs3 == thr_rd_w)) ||
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3570:                     (ecl_irf_wen_w2 && (thr_rs3 == thr_rd_w2)))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3591:            else if ((ecl_irf_wen_w && (thr_rs3h == thr_rd_w)) ||
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3592:                     (ecl_irf_wen_w2 && (thr_rs3h == thr_rd_w2)))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3615:      if (ecl_irf_wen_w & ecl_irf_wen_w2 & (thr_rd_w[6:0] == thr_rd_w2[6:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3623:         if (ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3632:         if (ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3660:   assign swap_local_m_vld = swap_local_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3661:   assign swap_odd_m_vld = swap_odd_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3662:   assign swap_even_m_vld = swap_even_m & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3663:   assign swap_global_d1_vld = swap_global_d1 & ~rst_tri_en;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3674:      swap_local_m <= (sehold)? swap_local_m & rst_tri_en: rml_irf_swap_local_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3676:      swap_odd_m <= (sehold)? swap_odd_m & rst_tri_en: rml_irf_swap_odd_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3678:      swap_even_m <= (sehold)? swap_even_m & rst_tri_en: rml_irf_swap_even_e;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3684:      swap_global_d1 <= (sehold)? swap_global_d1 & rst_tri_en: rml_irf_swap_global;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3705:      if (active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3708:      if (active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3717:            if (swap_global_d2 & (global_tid_d1[1:0] == global_tid_d2[1:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3729:            if (swap_global_d1_vld & (global_tid_d1[1:0] == global_tid_d2[1:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3757:             if (swap_local_w & ~kill_restore_w & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0]))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3768:             if (swap_even_w & ~kill_restore_w & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0]))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3779:             if (swap_odd_w & ~kill_restore_w & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0]))
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3791:               if (swap_local_m_vld & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3804:               if (swap_even_m_vld & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0])) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3817:               if (swap_odd_m_vld & (cwpswap_tid_m[1:0] == cwpswap_tid_w[1:0])) begin
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:767:   assign mil_nc_vec_nxt = ({4{uncached_s & fcl_ifq_rdreq_s1}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:768:                              thr_s1 & ~errthr_d1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:769:                              mil_nc_vec & (mil_valid_s |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:805:   assign wr_complete_f = dfthr_f & {4{(wrreq_f & ifc_inv_ifqadv_i2 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:835:   assign next_wrreq_i2 = imissrtn_i2 & mil_vld_i2 & ~uncached_fill_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:836:	                  ~milchld_vld_i2 & ~ifd_ifc_4bpkt_i2; // was: iobpkt_i2
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:878://   assign next_thr_sel_milchld_i2 = ifc_inv_ifqadv_i2 & milchld_vld_i2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:880://   assign next_thr_sel_milchld_i2 = milchld_vld_i2 & ~errpkt_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1001:   assign ifq_fcl_wrreq_bf = wrreq_f & ~ifc_inv_ifqadv_i2 | next_wrreq_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1020:   assign rst_starv_ctr_l = ~ifq_reset & wrreq_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1038:   assign ifqadv_i1 = (ifc_inv_ifqadv_i2 & ~next_milchld[2] & ~fwd_stall) | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1049:   assign ce_rep_i2 = ifd_ifc_cpxce_i2 & ~ifd_ifc_cpxue_i2 & errpkt_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1051:   assign ue_rep_i2 = ifd_ifc_cpxue_i2 & errpkt_i2 & ifc_inv_ifqadv_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1067:   assign l2_ce_i2 = ifd_ifc_cpxce_i2 & ~ifd_ifc_cpxue_i2 & imissrtn_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1068:	                   ifc_inv_ifqadv_i2 & mil_uncan_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1069:   assign l2_ue_i2 = ifd_ifc_cpxue_i2 & imissrtn_i2 & ~ifd_ifc_iobpkt_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1070:	                   ifc_inv_ifqadv_i2 & mil_uncan_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1071:   assign io_ue_i2 = ifd_ifc_cpxue_i2 & imissrtn_i2 & ifd_ifc_iobpkt_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1072:	                   ifc_inv_ifqadv_i2 & mil_uncan_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1084:   assign l2_miss_i2 = ifd_ifc_cpxms_i2 & imissrtn_i2 & ifc_inv_ifqadv_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1102:   assign icmiss_thr_s = {4{fcl_ifq_icmiss_s1 & ~block_fetch_s1}} & thr_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1115:   assign icmiss_qual_d1 = icmiss_d1 & ~(thr_match_d1e1 & ifeterr_e1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1123:   assign icmiss_thr_d = {4{icmiss_d1 | erb_ifq_ifeterr_d1 & iosp_d1_l}} & thr_d1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1144://   assign ifeterr_qual_d1 = ~(thr_match_d1e1 & ifeterr_e1) & ~canthr_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1146:   assign ifeterr_qual_d1 = ~(thr_match_d1e1 & ifeterr_e1) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1147:                               erb_ifq_ifeterr_d1 & iosp_d1_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1149:   assign errthr_d1 = (thr_d1 & {4{ifeterr_qual_d1 & ~block_fetch_d1}});
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1153:				                           ~errthr_d1 & ~mil_valid_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1159:   assign qualhit_or_io_s = ifd_ifc_milhit_s & comp_valid_s & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1169://   assign milhit_qual_s = ifd_ifc_milhit_s & comp_valid_s & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1174://   assign any_milhit_qual_s = any_qualhit_or_io_s & ~ifd_ifc_newdestid_s[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1180:   assign milhit_vec_s = ifd_ifc_milhit_s & (mil_valid_s | errthr_d1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1217:   assign block_fetch_s1 = any_milhit_s & ~ifd_ifc_newdestid_s[2] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1230://   assign retry_rdy_s1 = block_fetch_s1 & fcl_ifq_icmiss_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1235:   assign retry_rdy_final_d1 = block_fetch_d1 & (icmiss_qual_d1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1248://   assign retry_fetch_s1 = block_fetch_s1 & fcl_ifq_icmiss_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1255:                                   (icmiss_qual_d1 & ~canthr_s1_del1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1257:                                   ~canthr_d1 & ~itlberr_d1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1261:   assign icmiss_for_milchk = thr_s1 & ~icmiss_thr_d & ~errthr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1263:                          ~dtu_ifq_kill_latest_d & ~erb_ifq_itlberr_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1281://   assign newpcxreq_s = icmiss_for_milchk & ~fcl_ifq_canthr;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1282://   assign newreq_valid = fcl_ifq_icmiss_s1 & ~dtu_ifq_kill_latest_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1294:   assign pcxreq_qual_s = pcxreq_s & ~(dpcxthr_d & {4{req_valid_d}});
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1297://   assign oldpcxreq_s = pcxreq_qual_s & rr_gnt & ~fcl_ifq_canthr;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1299://   assign oldpcxreq_s = pcxreq_qual_s & rr_gnt;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1382://   assign req_pending_d = req_valid_d & ~can_pcx_d & ~lsu_ifu_pcxpkt_ack_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1383:   assign req_pending_d = req_valid_d & ~(lsu_ifu_pcxpkt_ack_d & ~errinv_d1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1384:   assign req_accept_d = req_valid_d & lsu_ifu_pcxpkt_ack_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1385://   assign rr_advance_d = req_accept_d & ~errinv_d1
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1390://   assign pcxreq_vbit_d = req_valid_d & ~can_pcx_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1394:   assign err_vec_d1 = dpcxthr_d & (errthr_d1 | err_req);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1437://                              asireq_i2 & asi_ic_tag_i2 & ~asi_load_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1440://   assign wrt_en_wd0_i2 = inv_ifc_word0_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1441://                          ldinv_i2 & ~ifd_ifc_ldaddr5_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1443://                           asireq_i2 & asi_ic_tag_i2 & ~asi_load_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1447://   assign wrt_en_wd1_i2 = inv_ifc_word1_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1448://			                      ldinv_i2 & ifd_ifc_ldaddr5_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1450://			                       asireq_i2 & asi_ic_tag_i2 & ~asi_load_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1455:   assign icv_wbit_i2 = imissrtn_i2 & ifc_ifd_filladdr4_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1456:	                   asireq_i2 & asi_ic_tag_i2 & ~asi_load_i2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1484:   assign ldinv_i1 = ldpkt_i1 & inq_wayvld_i1;  //done
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1502:                        (ifd_ifc_fwd2ic_i2 & ifd_ifc_4bpkt_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1506:   assign fwd_stall = fwdreq_i2 & ~fwdreq_i3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1517:   assign fwdrd_i3 = fwdreq_i3 & cpxnc_i3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1518:   assign fwdwr_i3 = fwdreq_i3 & ~cpxnc_i3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1536://   assign inq_vld_nxt = ~inq_vld & ifd_ifc_cpxvalid_i1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1538://	                      inq_vld & ((~ifqadv_i1 | asireq_i1) & ic_pkt_i1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1543:                         inq_vld & ic_pkt_i1) & (~ifqadv_i1 | ifu_asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1552:   assign ifc_ifd_ifqbyp_sel_fwd_l = ~(fwd_stall & ~ifq_reset);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1553:   assign ifc_ifd_ifqbyp_sel_asi_l = ~(~fwd_stall & ~ifq_reset & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1555:   assign ifc_ifd_ifqbyp_sel_inq_l = ~(~fwd_stall & ~ifq_reset & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1556:                                       ~ifu_asireq_i1 & inq_vld);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1557:   assign ifc_ifd_ifqbyp_sel_lsu_l = ~(~fwd_stall & ~ifu_asireq_i1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1560:   assign byp_sel_asi_l = ~(ifqadv_i1 & ifu_asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1562://   assign ifu_lsu_ibuf_busy = inq_vld & (~ifqadv_i1 | asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1563://   assign ifc_ifd_ld_inq_i1 = ~inq_vld | ifqadv_i1 & ~asireq_i1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1577:   assign asi_vld_next = lsu_ifu_asi_vld & byp_sel_asi_l & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1578:	                       ~asireq_i2 & ~illva_i2;  // not when ack is sent
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1583:   assign asi_vld_qual_i0 = asi_vld_i0 & ~asireq_i2 & ~illva_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1584:                            byp_sel_asi_l & ~illva_i1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1757:	                  ldinv_i1 & ~ifqadv_i1 |        //ECO 7010
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1758:                  	  ldinv_i2 & ~ifc_inv_ifqadv_i2; //ECO 7010
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1792:   assign ifq_icd_worden_bf = (word_sel_i2 | {4{~asireq_i2 & ~fwdwr_i3  |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1811:   assign ifq_icd_data_sel_bist_i2 = mbist_icache_write & ~sehold;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1812:   assign ifq_icd_data_sel_fill_i2 = ~mbist_icache_write & ifc_inv_ifqadv_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1814:   assign ifq_icd_data_sel_old_i2 = ~mbist_icache_write & ~ifc_inv_ifqadv_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1818:   assign ifq_fcl_rdreq_bf = asireq_i2 & asi_load_i2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1823:   assign ifq_fcl_icd_wrreq_bf = asi_ic_data_i2 & asireq_i2 & ~asi_load_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1827:   assign ifq_fcl_ictv_wrreq_bf = asi_ic_tag_i2 & asireq_i2 & ~asi_load_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1829:   assign rd_tag_bf = asi_ic_tag_i2 & asi_load_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1834:   assign rdinst_bf = asi_ic_data_i2 & asi_load_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1839:   assign asird_i1 = asi_load_i1 & (~byp_sel_asi_l | illva_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1844:   assign ifq_erb_asiwr_i2 = ~asi_load_i2 & asireq_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:629:   assign erb_ifq_itlberr_s1 = itlb_feterr_s1 & nceen_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:639://   assign tlb_fet_ce_d1 = tlb_feterr_d1 & ~tte_lock_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:640://   assign tlb_fet_ue_d1 = tlb_feterr_d1 & tte_lock_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:665:   assign insterr_qual_d1 = insterr_d1 & ~tlb_feterr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:671:   assign alltag_err_s1 = erd_erc_tagpe_s1 & valid_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:678:   assign  ictagerr_qual_d1 = ictagerr_d1 & ~insterr_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:687:   //assign  erb_dtu_ifeterr_d1 = erb_ifq_ifeterr_d1 & fcl_erb_inst_vld_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:694:   assign  erb_fcl_ifet_uevec_d1 = ({4{tlb_fet_ue_d1 & fcl_erb_inst_vld_d1}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:734:   assign  irf_ce_w = irf_ce_unq & ifu_tlu_inst_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:735:   assign  irf_ue_w = irf_ue_unq & ifu_tlu_inst_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:768:   assign  dmdu_nxt =  {4{lsu_dtlb_data_ue & ~erb_reset}} & thr_lsu_err &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:770:	                      dmdu & ~({4{dmdu_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:772:   assign  dmsu_nxt =  {4{lsu_dtlb_data_su & ~erb_reset}} & thr_lsu_err &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:774:	                     dmsu & ~({4{dmsu_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:775:   assign  dmt_nxt =  {4{lsu_dtlb_tag_ue & ~erb_reset}} & thr_lsu_err &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:777:	                    dmt & ~({4{dmt_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:778:   assign  ddc_nxt =  {4{lsu_dcache_data_perror & ~erb_reset}} & thr_lsu_err &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:780:	                    ddc & ~({4{ddc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:781:   assign  dtc_nxt =  {4{lsu_dcache_tag_perror & ~erb_reset}} & thr_lsu_err &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:783:	                    dtc & ~({4{dtc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:785:   assign  ldau_nxt = (mov_ely_reg_w & early_ldau | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:789:	                     ldau & ~({4{ldau_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:791:   assign  ncu_nxt = (mov_ely_reg_w & early_ncu |  
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:794: 	                   ncu & ~({4{ncu_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:816:                    mau &  ~({4{mau_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:818:   assign any_spu_ce = {4{spu_ifu_corr_err_w2 & ~spu_unc_err_w2}} & thr_spu_err;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:823:   assign imt_nxt =  {4{asi_tagerr_d1 & ~erb_reset}} & asi_thr_w2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:825:	                   imt & ~({4{imt_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:845:   assign frc_nxt =  {4{ffu_ce_w3 & ~erb_reset}} &    
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:846:	              ffu_thr_w3 & ~any_err_vld & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:847:	              frc & ~({4{frc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:849:   assign fru_nxt =  {4{ffu_ue_w3 & ~erb_reset}} & ffu_thr_w3 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:850:		            ~any_ue_vld & ~any_lsu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:851:	              fru & ~({4{fru_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:854:   assign irc_nxt =  {4{irf_ce_w & ~erb_reset}} & thr_w &   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:855:		                ~any_err_vld & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:856:	                  irc & ~({4{irc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:858:   assign iru_nxt =  {4{irf_ue_w & ~erb_reset}} & thr_w &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:859:		               ~any_ue_vld & ~any_lsu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:860:	                 iru & ~({4{iru_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:874:   assign idc_nxt =  mov_ely_reg_w & ~any_err_vld & early_idc |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:875:	              idc & ~({4{idc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:877:   assign itc_nxt =  mov_ely_reg_w & ~any_err_vld & early_itc | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:878:	             itc & ~({4{itc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:881:   assign imdu_nxt =  (mov_ely_reg_w & early_imdu |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:882:		                   {4{asi_daterr_d1 & ~erb_reset}} & asi_thr_w2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:884:	                    imdu & ~({4{imdu_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:886://   assign imdc_nxt =  mov_ely_reg_w & ~any_err_vld & early_imdc |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:887://	                    imdc & ~({4{imdc_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:912:	                     {4{tlb_fet_ue_d1 & ~erb_reset}} & thr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:914:   assign any_ifu_ce = {4{ifq_erb_ifet_ce & ~erb_reset}} & thr_l2ie |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:930:	                  ~any_iferr_vld & ~any_rf_err & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:931:	                  early_idc & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:935:		                ~any_iferr_vld & ~any_rf_err & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:936:	                  early_itc & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:940:		                 ~ifet_ue_vld & ~any_rf_ue & ~any_lsu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:941:	                   early_imdu & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:945://		                 ~any_iferr_vld & ~any_rf_err & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:946://	                   early_imdc & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:949:   assign early_ldau_nxt = {4{ifq_erb_l2_ue & ~erb_reset}} & thr_l2ie & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:950:	                   ~ifet_ue_vld & ~any_rf_ue & ~any_lsu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:951:	                   early_ldau & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:954:   assign early_ncu_nxt = {4{ifq_erb_io_ue & ~erb_reset}} & thr_l2ie & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:955:	                   ~ifet_ue_vld & ~any_rf_ue & ~any_lsu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:956:	                   early_ncu & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:960:		                 ~any_iferr_vld & ~any_rf_err & ~any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:961:	                   early_l2ce & ~clear_iferr_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:981:   assign meu_nxt = any_ue_vld & (any_lsu_ue | any_rf_ue | any_tlbasi_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:983:		                              mov_ely_reg_w & ifet_ue_vld) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:985://                                    mov_ely_reg_w & early_meu |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:986:                    meu & ~({4{meu_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:988:   assign mec_nxt = any_err_vld & (any_lsu_ce | any_rf_ce |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:989:		                               mov_ely_reg_w & ifet_ce_vld) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:991://                     mov_ely_reg_w & early_mec |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:992:	                  mec & ~({4{mec_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:995:   assign priv_nxt = 	  ~any_err_vld & (any_lsu_ue_priv_state & any_lsu_ue | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:996:					  any_priv_state & (any_lsu_ce | any_rf_err | any_tlbasi_err) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:997:					  mov_ely_reg_w & early_priv) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:998:			  priv & ~({4{priv_wrt_data}} & asi_wrt_err_stat);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1011:   assign early_meu_nxt = any_ifu_ue & ifet_ue_vld | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1012:	                  early_meu & ~clear_iferr_d1 & ~mov_ely_reg_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1014:   assign early_mec_nxt = any_ifu_ce & any_iferr_vld |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1015:	                  early_mec & ~clear_iferr_d1 & ~mov_ely_reg_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1017:   // bug 6155 & 6821
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1018:   assign early_priv_nxt = any_priv_state & ~any_iferr_vld & ~any_rf_err & ~any_lsu_err & any_ifu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1019:	                   early_priv & ~clear_iferr_d1 & ~mov_ely_reg_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1055:                          {4{ifu_tlu_inst_vld_w & ~erb_reset}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1117:   assign  erc_erd_eadr0_sel_irf_l =  ~(~sel_lsu_err & any_irf_err);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1119:   assign  erc_erd_eadr0_sel_itlb_l = ~(~sel_lsu_err & ~any_irf_err & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1122:   assign  erc_erd_eadr0_sel_frf_l = ~(~sel_lsu_err & ~any_irf_err & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1133:   assign  erc_erd_eadr1_sel_pcd1_l = ~(~l2if_unc_err & ~l2if_corr_err & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1137:   assign  erc_erd_eadr1_sel_l1pa_l = ~(~l2if_unc_err & ~l2if_corr_err & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1141://   assign  erc_erd_eadr1_sel_other_l = ~(~l2if_unc_err & ~l2if_corr_err & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1146:   assign sel_lsu_err = ~any_err_vld & any_lsu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1147:	                      ~any_ue_vld & any_lsu_ue;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1149:   assign sel_ifuspu_err = (~any_err_vld & ~any_iferr_vld & any_ifu_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1150:                            ~any_ue_vld & any_spu_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1151:			                      ~any_ue_vld & ~ifet_ue_vld & any_ifu_ue);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1153:   assign sel_rftlb_err = ~any_ue_vld & (any_rf_ue |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1155:			                    ~any_err_vld & any_rf_ce;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1178:	                    ~asi_wrt_err_en & nceen;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1181:	                   ~asi_wrt_err_en & ceen;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1200:   assign ifu_ce_trap = mov_ely_reg_w & ifet_ce_vld;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1214:   assign erb_fcl_spu_uetrap = any_spu_ue & nceen;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1234:   assign wrt_errinj_i2 = (ifq_erb_asi_errinj_i2 & ifq_erb_asiwr_i2);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1407:   assign erc_erd_asisrc_sel_icd_s_l = ~(asifwd_rd_s & rdinst_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1408:   assign erc_erd_asisrc_sel_err_s_l = ~(asifwd_rd_s & ~rdinst_s & err_asi_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1409:   assign erc_erd_asisrc_sel_misc_s_l = ~(asifwd_rd_s & ~rdinst_s & ~err_asi_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1413:   assign asi_ttevld_s1 = fcl_erb_itlbrd_vld_s & ~fcl_erb_itlbrd_data_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1414:   assign asi_tdevld_s1 = fcl_erb_itlbrd_vld_s & fcl_erb_itlbrd_data_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1438:   assign erc_erd_ld_imask = ifq_erb_asiwr_i2 & ifq_erb_asi_imask_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v:130:        if (esl_stsm_trigger && (esl_state_f == DIVERGED))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v:255:        else if (esl_stsm_trigger && (esl_state_f == DIVERGED_DIFFERENT_CODE_RCFG0))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v:263:        else if (esl_stsm_trigger && (esl_state_f == RCFG1))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v:271:        else if (esl_stsm_trigger && (esl_state_f == RCFG2))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v:279:        else if (esl_stsm_trigger && (esl_state_f == RCFG3))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v:81:        if (rst_n && lfsr_ld)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v:83:        else if (rst_n && lfsr_step)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:967:  if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_PC)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1189:   if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_BREAKPOINT_PC)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1592:   assign pc_d_adj = pc_d & am_mask;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1593:   assign npc_d_adj = npc_d & am_mask;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1636://   assign pcinc_f[48] = inc_ofl & ~fcl_fdp_mask32b_f | fcl_fdp_pcoor_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:145:			                   (wm_imiss & ~imiss_thrrdy);    // reset
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:150:   assign  wmo_nxt = (({4{sw_cond_s}} & thr_s2 & ~clr_wmo_thr_e) | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:153:		                  wm_other & dtu_fcl_thr_active &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:162:   assign ldst_thrrdy = lsu_ifu_ldst_cmplt & ~spec_ld_g;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:186://   assign completion = imiss_thrrdy & (~(wm_other | wm_stbwait) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:188://		                   other_thrrdy & (~(wm_imiss | wmi_nxt));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:190://   assign completion = (imiss_thrrdy & ~(wm_other | wm_stbwait) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:191://		                    other_thrrdy & ~(wm_stbwait | wm_imiss) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:192://                        stb_retry & ~(wm_other | wm_imiss) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:193://                        imiss_thrrdy & other_thrrdy & ~wm_stbwait |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:194://                        imiss_thrrdy & stb_retry & ~wm_other |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:195://                        stb_retry & other_thrrdy & ~wm_imiss);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:207:   assign  sel_u2 = ~reqhit3 & reqhit2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:208:   assign  sel_u1 = ~reqhit23 & reqhit1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:209:   assign  sel_u0 = ~reqhit23 & ~reqhit1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:247:   assign  sel_su2 = ~spechit3 & spechit2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:248:   assign  sel_su1 = ~spechit23 & spechit1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:249:   assign  sel_su0 = ~spechit23 & ~spechit1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:841:   assign ll_done_e = thr_e & {4{llinst_done_e & fcl_dtu_inst_vld_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:845:   assign wsr_fixed_qual_w  = wsr_fixed_inst_w & ifu_tlu_inst_vld_w & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:851:   assign wsr_inst_w2  = wsr_fixed_w2 & ~flush_pipe_w2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:863:   assign branch_done_d = thr_d & {4{dec_swl_br_done_d & fcl_dtu_inst_vld_d}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:865:   assign sta_done_e = dec_swl_sta_inst_e & fcl_dtu_inst_vld_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:867:   assign ld_inst_qual_d = dec_swl_ld_inst_d & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:879://   assign ld_inst_internal_e = ~dtu_inst_anull_e & ld_inst_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:892:   assign ld_inst_w = ifu_tlu_inst_vld_w & ld_inst_unq_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:904:   assign swc_next_d = (swc_d & ~dec_swl_br_done_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:923://   assign killed_inst_done_e = (fcl_dtu_inst_vld_e  & swc_e | //sw inst
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:927:   assign killed_inst_done_e = fcl_dtu_inst_vld_e  & swc_e & //sw inst
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:939:   assign killed_uniop_done_e = thr_e & {4{dtu_inst_anull_e & uniop_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:943://   assign sched_nt = fcl_dtu_switch_s & ~fcl_dtu_stall_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:944:   assign sched_nt = dtu_fcl_ntr_s & ~(fcl_dtu_stall_bf | ifq_swl_stallreq);   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:949:   assign spec_ld_d = thr_d & {4{ld_inst_qual_d & en_spec_d}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:950:   assign issue_spec_ld = thr_d & {4{ld_inst_qual_d & en_spec_d}} &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:951:                          ~wm_imiss & ~wm_stbwait;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:953://   assign issue_spec_ld = thr_d & {4{dec_swl_ld_inst_d & en_spec_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:956:   assign spec_ld_g = (thr_w & {4{ld_inst_w & en_spec_g}});
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:959://   assign rollback_g = en_spec_g & ld_inst_w & lsu_ifu_ldst_miss_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:961:   assign rb_en_g = en_spec_g & ld_inst_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:962:   assign rollback_g_l = ~(lsu_ifu_ldst_miss_g & rb_en_g);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:973:// assign rb_thr_w = thr_w & {4{en_spec_g & ld_inst_w & lsu_ifu_ldst_miss_g}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:976:   assign ldhit_thr = (thr_w & {4{ld_inst_w & ~lsu_ifu_ldst_miss_g}} | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:977:                       thr_e & {4{ld_inst_e & dtu_inst_anull_e}});
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:978:   assign ldmiss_crit = thr_w & {4{ld_inst_w & lsu_ifu_ldst_miss_g}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1008:   assign rbfor_fst_ce_w = ifu_tlu_inst_vld_w & ~tlu_ifu_flush_pipe_w & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1009:                           ffu_ifu_fst_ce_w & ~fcl_swl_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1016://   assign flush_pipe_w_nxt = tlu_ifu_flush_pipe_w & ~fcl_swl_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1030://                  remove  thr_d & {4{fcl_dtu_sync_intr_d & ~iferr_d}} & ~rt_st_thr_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1035:                        thr_e & {4{fcl_dtu_intr_vld_e & ~dtu_inst_anull_e}} |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1052://   assign flush_done_w = fcl_swl_flush_w & ~fcl_swl_flush_wait_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1071://   assign stbfull_on_curr_thr = stb_stall & thr_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1077://   assign stbfull_nextthr = ((stb_stall & dtu_fcl_nextthr_bf)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1102://   assign cpu_fcl_stallreq = ~dtu_fcl_ntr_s & (stbfull_thisthr) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1103://                             dtu_fcl_ntr_s & (stbfull_nextthr) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1107:   assign sw_cond_s = fdp_fcl_swc_s2 & fcl_swl_swcvld_s & ~iferr_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1112://   assign async_rst_i3 = rst_thread & ~dtu_fcl_thr_active;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1124:   assign int_activate = fcl_swl_int_activate_i3 & ~wm_imiss;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1128://                         resum_thread & (~wm_imiss | ifq_dtu_thrrdy);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1130:   assign start_thread = resum_thread & (~wm_imiss | ifq_dtu_thrrdy) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1132:   assign thaw_thread = resum_thread & (wm_imiss & ~ifq_dtu_thrrdy |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1133:                                        wm_stbwait & ~stb_retry);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1150:   if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_THRFSM)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1592:   assign wrt_spec_w = dec_swl_wrt_tcr_w & ifu_tlu_inst_vld_w & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1595:   assign spec_next = (wrt_spec_w2 & fcl_dtu_hprivmode_w2) ? 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1599:   assign halt_w = wrt_spec_w & ~thr_config_in_w[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1634:   assign mul_busy_d = ({4{dec_swl_mul_inst_d & ~swl_dec_mulbusy_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1635:                           fcl_dtu_inst_vld_d & ~iferr_d}} & thr_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1636://			                  ~rb_thr_w & ~rt_st_thr_e |          // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1638:			                  mul_busy_e & ~killed_uniop_done_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1639:			                   ~exu_ifu_longop_done_g & (~trp_no_retr);  // reset wins
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1641:   assign div_busy_d = ({4{dec_swl_div_inst_d & ~swl_dec_divbusy_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1642:                           fcl_dtu_inst_vld_d & ~iferr_d}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1643:			                  thr_d  & ~rt_st_thr_e |        // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1644:			                  div_busy_e & ~killed_uniop_done_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1645:			                   ~exu_ifu_longop_done_g & (~trp_no_retr); // reset wins
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1649:                          ~fpbusy_local_e & ~iferr_d}} & thr_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1650:		                   ~rt_st_thr_d & ~rt_st_thr_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1652:		                   fp_busy_e & ~killed_uniop_done_e) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1661:   assign mbusy_d0 = true_mulbusy_e & mul_wait_any;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1673:   assign dbusy_d0 = true_divbusy_e & div_wait_any;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1685:   assign fbusy_d0 = true_fpbusy_e & fp_wait_any;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1712:   assign iferr_d = erb_dtu_ifeterr_d1 & same_thr_de;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1713:   assign iferr_s = erb_dtu_ifeterr_d1 & same_thr_fe;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1714:   assign retract_iferr_d =  erb_dtu_ifeterr_d1 & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1721:   assign dtu_fcl_retract_d = ((dec_swl_mul_inst_d & swl_dec_mulbusy_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1722:			                          dec_swl_div_inst_d & swl_dec_divbusy_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1723:			                          dec_swl_allfp_d & fpbusy_local_e) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1732://   assign retract_stall_d = (dec_swl_mul_inst_d & swl_dec_mulbusy_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1733://			                       dec_swl_div_inst_d & swl_dec_divbusy_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1734://			                       dec_swl_allfp_d & swl_dec_fp_enable_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1737:   assign mul_wait_nxt = ({4{dec_swl_mul_inst_d & swl_dec_mulbusy_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1738:                             fcl_dtu_inst_vld_d & ~iferr_d}} &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1739:			                 thr_d  & ~rt_st_thr_e | mul_done |   // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1740:			                 mul_wait & ~retr_thr_wakeup  & ~killed_uniop_done_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1750:   assign div_wait_nxt =  ({4{dec_swl_div_inst_d & swl_dec_divbusy_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1751:                              fcl_dtu_inst_vld_d & ~iferr_d}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1752:                        thr_d  & ~rt_st_thr_e | div_done | // set 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1753:			                  div_wait & ~retr_thr_wakeup & ~killed_uniop_done_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1764:                             fcl_dtu_inst_vld_d & fpbusy_local_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1766:			                    thr_d  & ~rt_st_thr_d & ~rt_st_thr_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1768:			                    fp_wait & ~retr_thr_wakeup & ~killed_uniop_done_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1788://			     wm_stbwait & stb_retry);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1791://	                  |  (wm_stbwait & stb_retry & ~wm_other);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1799:   assign mul_done = exu_ifu_longop_done_g & mul_busy_e & {4{mul_wait_any}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1800:   assign div_done = exu_ifu_longop_done_g & div_busy_e & {4{div_wait_any}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1820:   assign st_inst_qual_d = dec_swl_st_inst_d & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1825:   assign st_inst_qual_e = st_inst_e & ~dtu_inst_anull_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1836://   assign st_inst_qual_g = st_inst_g & ifu_tlu_inst_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1869:   assign pipe_st_e = same_thr_fe & st_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1870:   assign pipe_st_m = same_thr_fm & st_inst_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1871:   assign pipe_st_g = same_thr_fg & st_inst_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1872:   assign pipe_st_d = same_thr_fd & st_inst_qual_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1882:   assign pipe_st_cnt_ge2 = (pipe_st_e & pipe_st_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1883:			                       pipe_st_e & pipe_st_g |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1884:                             pipe_st_m & pipe_st_g);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1886://   assign pipe_st_cnt_ge2 = (pipe_st_e & pipe_st_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1887://			                       pipe_st_e & pipe_st_g |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1888://			                       pipe_st_e & pipe_st_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1889://			                       pipe_st_m & pipe_st_g |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1890://			                       pipe_st_m & pipe_st_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1891://	                           pipe_st_g & pipe_st_w2);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1893:   assign pipe_st_cnt_ge3 = (pipe_st_e & pipe_st_m & pipe_st_g);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1894://			                       pipe_st_e & pipe_st_m & pipe_st_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1895://			                       pipe_st_e & pipe_st_g & pipe_st_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1896://			                       pipe_st_m & pipe_st_g & pipe_st_w2);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1898://   assign pipe_st_cnt_eq4 = pipe_st_e & pipe_st_m & pipe_st_g & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1926:   assign all_dst_ge2 = dst_cnt_ge1 & st_thisthr_e | dst_cnt_ge2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1927:   assign all_dst_ge3 = dst_cnt_ge2 & st_thisthr_e | dst_cnt_ge3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1928:   assign all_dst_eq4 = dst_cnt_ge3 & st_thisthr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1932:	            dec_swl_st_inst_d & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1948:   assign retract_store_d = dec_swl_st_inst_d & fcl_dtu_inst_vld_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1958:                              ~(same_thr_dg & rollback_g) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1966:   assign clear_wmo_e = retract_store_e & (swc_d & same_thr_de | swc_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1971://   assign stb_wait_nxt = ({4{switch_store_d}} & thr_d & ~rb_thr_w |   // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1972://			                    wm_stbwait & ~stb_retry 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1978://   assign stb_wait_nxt = ({4{switch_store_d}} & thr_d & ~rb_thr_w |   // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1979://			                    wm_stbwait & ~stb_retry) & ~trp_no_retr;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1982:			                    wm_stbwait & ~stb_retry);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2007://   assign stb_retry = {4{sw_st_w2}} & st_thr_w2 & ~stb_blocked;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2016:   assign stb_retry = ~stb_blocked_d1 & ~st_in_pipe & wm_stbwait;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2026://   assign stq_inst_e = std_inst_e & lsu_ifu_quad_asi_e & fcl_dtu_inst_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2027:   assign std_done_e = std_inst_e & ~lsu_ifu_quad_asi_e & fcl_dtu_inst_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2048://                 			    stq_wait & stq_busy;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2055://   assign stq_done_thr = stq_wait & ~stq_busy | thr_m & {4{std_done_m}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2119:   assign fpen_vec_s = (tlu_ifu_pstate_pef & fprs_en_s & thr_f);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2144:   assign wrt_fprs_w = ifu_tlu_inst_vld_w & dec_swl_wrtfprs_w &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2152:   assign fprs_sel_set = thr_d & {4{dec_swl_fpop_d & swl_dec_fp_enable_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2154:   assign fprs_sel_wrt = ~fprs_sel_set & sel_wrt;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2155:   assign fprs_sel_old = ~sel_wrt & ~fprs_sel_set;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v:125:        if (esl_rtsm_trigger && (esl_state_f == DIVERGED))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v:200:        else if (esl_rtsm_trigger && (esl_state_f == DIVERGED_DIFFERENT_CODE_RCFG0))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v:208:        else if (esl_rtsm_trigger && (esl_state_f == RCFG1))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v:216:        else if (esl_rtsm_trigger && (esl_state_f == RCFG2))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v:224:        else if (esl_rtsm_trigger && (esl_state_f == RCFG3))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:147:	             else if (completion & ~halt_thread)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:157:	             else if (schedule & ~ldhit) // exclusive
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:159:	             else if (schedule & ldhit)  // exclusive
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v:1033:      if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_ICACHE_EN)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:463:   assign sel_movcc = ~mvbr_sel_br_d & cc_mvbr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:464:   assign sel_movr = ~mvbr_sel_br_d & ~cc_mvbr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:543:   assign ccfp_sel[0] = ~fpcond_mvbr_e & ~br_cond_e[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:544:   assign ccfp_sel[1] = ~fpcond_mvbr_e &  br_cond_e[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:545://   assign ccfp_sel[2] =  fpcond_mvbr_e & ~br_cond_e[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:546://   assign ccfp_sel[3] =  fpcond_mvbr_e &  br_cond_e[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:550:		                  fpcond_mvbr_e & fp_eval_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:554:   assign ccbr_taken_e = ccfp_eval ? (cc_mvbr_e & ~br_cond_e[3]) :
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:555:                                       (cc_mvbr_e & br_cond_e[3]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:570://   assign r_eval0 = ((exu_ifu_regn_e & br_cond_e[1]) ^
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:612:   assign dcl_fcl_bcregz0_e = (temp0 & dbr_inst_e | ibr_inst_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:614:   assign dcl_fcl_bcregz1_e = (temp1 & dbr_inst_e | ibr_inst_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:617://   assign ifu_exu_dontmove_e = mov_inst_e & ~cond_brtaken_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:618:   assign ifu_exu_dontmv_regz0_e = ~temp0 & mov_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:619:   assign ifu_exu_dontmv_regz1_e = ~temp1 & mov_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:630://			                         dbr_inst_e & cond_brtaken_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:640:   assign ifu_exu_tcc_e = ~dtu_inst_anull_e & tcc_inst_e & ccbr_taken_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:643:   assign tcc_done_e = ~dtu_inst_anull_e & tcc_inst_e & ~ccbr_taken_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:652:   assign anull_cbr  =  abit_e & dbr_inst_e & ~br_always_e & ~call_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:653:   assign anull_ubr  =  abit_e & dbr_inst_e & br_always_e & ~call_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:655:   assign anull_all =  anull_ubr  | anull_cbr & ~cond_brtaken_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:668: 	                        (anull_e & ~(thr_e & {4{fcl_dtu_inst_vld_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:683:   assign thr_anull_d = swl_dcl_thr_d & anull_next_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:700://   assign dtu_inst_anull_e = this_inst_anull_e & fcl_dtu_inst_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:160:        if (esl_htsm_trigger && (esl_state_f == DIVERGED))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:351:        else if (esl_htsm_trigger && (esl_state_f == DIVERGED_DIFFERENT_CODE_RCFG0))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:566:        else if (esl_htsm_trigger && (esl_state_f == RCFG1))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:574:        else if (esl_htsm_trigger && (esl_state_f == RCFG2))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:582:        else if (esl_htsm_trigger && (esl_state_f == RCFG3))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:472:   assign dbr_inst_d = brsethi_inst & (op2[1] | op2[0]) |   // regular branch
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:474:   assign jmpl_inst_d = arith_inst & op3_hi[3] & op3_lo[8];  // jmpl
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:475:   assign retn_inst_d = arith_inst & op3_hi[3] & op3_lo[9];  // retn
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:477:   assign sethi_inst_d = brsethi_inst & sethi_or_nop;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:507:   assign ifu_exu_aluop_d[2] = brsethi_inst & sethi_or_nop |   // sethi
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:508:                       	    arith_inst & op3_hi[2] & op3[3];   // mov, rd
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:532:   assign ifu_exu_usecin_d   = arith_inst & ~op3[5] & op3[3];   // addc, subc
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:535:   assign ifu_exu_tagop_d = arith_inst & op3_hi[2] & ~op3[3] & ~op3[2] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:537:   assign ifu_exu_tv_d = ifu_exu_tagop_d & op3[1];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:538:   assign ifu_exu_muls_d  = arith_inst & op3_hi[2] & op3_lo[4] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:539:	                          ~swl_dec_divbusy_e & fcl_dtu_ely_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:542:   assign ifu_exu_range_check_other_d = mem_inst & ~prefetch; // ld, st, atom
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:543:   assign ifu_exu_range_check_jlret_d = arith_inst & op3_hi[3] &    
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:553:   assign ifu_exu_enshift_d = arith_inst & op3_hi[2] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:571:   assign ifu_exu_wen_d = ((~rd_00) & brsethi_inst & sethi_or_nop | // sethi
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:605:   assign ifu_exu_muldivop_d[4] = dec_swl_mul_inst_d & ~swl_dec_mulbusy_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:622:   assign ifu_exu_muldivop_d[3] = dec_swl_div_inst_d & ~swl_dec_divbusy_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:641:   assign ifu_exu_ialign_d = arith_inst & op3_hi[3] & op3_lo[6] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:642:                             int_align_d & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:645:   assign fpop1_d = arith_inst & op3_hi[3] & op3_lo[4];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:646:   assign fpop2_d = arith_inst & op3_hi[3] & op3_lo[5];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:647:   assign visop_d = arith_inst & op3_hi[3] & op3_lo[6];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:648:   assign fpld_d = mem_inst & op3[5] & ~op3[3] & ~op3[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:653:	                   mem_inst & op3[5] & ~op3[3] & op3[2]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:660:   assign ifu_ffu_fpop1_d = fpop1_d & ~swl_dec_fpbusy_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:662:   assign ifu_ffu_fpop2_d = fpop2_d & ~swl_dec_fpbusy_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:664:   assign ifu_ffu_visop_d = visop_d & ~swl_dec_fpbusy_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:667:   assign ifu_ffu_fld_d =  mem_inst & op3[5] & ~op3[3] & ~op3[2] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:668:			                     fcl_dtu_ely_inst_vld_d & ~swl_dec_fpbusy_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:670:   assign ifu_ffu_fst_d =  mem_inst & op3[5] & ~op3[3] & op3[2] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:671:		                       fcl_dtu_ely_inst_vld_d & ~swl_dec_fpbusy_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:675:	                        fpop1_d & opf[3] & opf[2] & // exc div
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:677:	                         swl_dec_fp_enable_d & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:684://   assign dec_swl_qtrap_d = mem_inst & op3[5] & op3_lo[6] & fcl_dtu_inst_vld_d;  // stq
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:695:                         arith_inst & op3_hi[2] & op3_lo[8] & rs1_13 | // rd gsr
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:696:                         arith_inst & op3_hi[3] & op3_lo[0] & rd_13;   // wr gsr
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:698:   assign fpdis_trap_d = any_fpinst_d & ~swl_dec_fp_enable_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:707:   assign dec_swl_frf_upper_d = rd[0] & (mem_inst & op3_lo[3] |  // fld
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:708:					                    fpop1_d & (opf[7] | opf[6] & opf[5]) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:710:					                    fpop1_d & ~opf[7] & opf[1] & ~opf[0] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:711:					                    fpop2_d & opf[1] | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:712:                              visop_d & ~opf[0]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:714:   assign dec_swl_frf_lower_d = ~rd[0] & (mem_inst & op3_lo[3] |  // fld
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:715:					                    fpop1_d & (opf[7] | opf[6] & opf[5]) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:717:					                    fpop1_d & ~opf[7] & opf[1] & ~opf[0] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:718:					                    fpop2_d & opf[1] | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:719:                              visop_d & ~opf[0]) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:720:				                      (fpop2_d & ~opf[1] |  // all sgl ops wrt lower
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:721:	                             fpop1_d & opf[7] & ~opf[3] & opf[2] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:723:	                             (fpop1_d & (opf[7:6]==2'b11) & (opf[3:2]==2'b00)) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:725:				                       fpop1_d & ~opf[7] & ~opf[1] & opf[0] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:726:                               visop_d & opf[0] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:727:				                       mem_inst & op3_lo[0] & op3[5]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:776:   assign ifu_lsu_wsr_inst_d = arith_inst & fcl_dtu_ely_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:780:   assign ifu_tlu_rsr_inst_d = arith_inst & fcl_dtu_ely_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:785:   assign rdsr_done_d = arith_inst & op3_hi[2] & op3_lo[8] & ~mb_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:786:   assign rdpr_done_d = arith_inst & op3_hi[2] & (op3_lo[10] | op3_lo[9]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:790:   assign wsr_fixed_inst_d = arith_inst & op3_hi[3] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:821:   assign flush_inst_d = fcl_dtu_inst_vld_d & arith_inst & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:841://   assign sta_inst_d = mem_inst & op3[4] & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:845:   assign sta_inst_d = mem_inst & op3[4] & op3[2] & fcl_dtu_inst_vld_d & ~prefetch;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:847:   assign sta_nostf_d = mem_inst & op3[4] & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:864:   assign dtu_fcl_flush_sonly_e = (sta_inst_e & lsu_ifu_ldsta_internal_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:877:   assign dtu_ifq_kill_latest_d = (((arith_inst & op3_hi[3] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:879:                                     mem_inst & op3[4] & op3[2]) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:883://   assign kill_for_sta_d = mem_inst & op3[4] & op3[2] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:885://                           fcl_dtu_ely_inst_vld_d & dslot_d; // in DS
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:892:   assign rd_ifusr_d = arith_inst & op3_hi[2] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:900:   assign rd_exusr_d = arith_inst & op3_hi[2] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:904:   assign rd_ffusr_d = arith_inst & op3_hi[2] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:937:   assign wrt_tcr_d = arith_inst & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:945:   assign wrt_tcr_qual_e = wrt_tcr_e & (~dtu_inst_anull_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:959:   assign wrt_fprs_d = arith_inst & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:965:   assign wrt_fprs_qual_e = wrt_fprs_e & (~dtu_inst_anull_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:988:   assign rs1_vld_d = (brsethi_inst & op2[1] & op2[0] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:989:		                   arith_inst & (~op3[5] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1001:		                   mem_inst & (~op3[5] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1007:   assign rs2_vld_d = (arith_inst & (~op3[5] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1016:		                   mem_inst & (~op3[5] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1018:		                   mem_inst & op3_hi[3] & (op3_lo[12] |   // cas
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1023:   assign rs3_vld_d = mem_inst & (~op3[5] & ~op3[3] & op3[2] | // all st
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1027:                      arith_inst & (op3_hi[2] & (op3_lo[12] | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1031:   assign rs4_vld_d = mem_inst & ~op3[5] & op3_lo[7];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1033:   // rs3even = rs4 + rs3 & ~rd[0]
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1034:   // rs3odd = rs4 + rs3 & rd[0]
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1036:   assign ifu_exu_rs3e_vld_d = rs4_vld_d | rs3_vld_d & ~rd[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1037:   assign ifu_exu_rs3o_vld_d = rs4_vld_d | rs3_vld_d & rd[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1040:   assign ifu_exu_save_d = arith_inst & op3_hi[3] & op3_lo[12] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1042:   assign ifu_exu_restore_d = arith_inst & op3_hi[3] & fcl_dtu_inst_vld_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1045:   assign ifu_exu_return_d = arith_inst & op3_hi[3] & op3_lo[9] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1048:   assign save_retn_done_d = arith_inst & op3_hi[3] & (op3_lo[12] | op3_lo[9]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1049:   assign saved_d = arith_inst & op3_hi[3] & op3_lo[1] & ~dtu_inst_d[25] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1051:   assign restored_d = arith_inst & op3_hi[3] & op3_lo[1] & dtu_inst_d[25] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1053:   assign flushw_d = arith_inst & op3_hi[2] & op3_lo[11] & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1072:   assign ifu_tlu_done_inst_d = arith_inst & op3_hi[3] & op3_lo[14] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1075:   assign ifu_tlu_retry_inst_d = arith_inst & op3_hi[3] & op3_lo[14] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1076:	                        fcl_dtu_ely_inst_vld_d & dtu_inst_d[25];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1079:   assign sir_inst_d = arith_inst & op3_hi[3] & op3_lo[0] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1080:	               rs1_00 & rd_0f & dtu_inst_d[13];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1082://   assign kill_sir_d = sir_inst_d & ~(fcl_dtu_privmode_d | fcl_dtu_hprivmode_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1084://   assign flag_sir_d = sir_inst_d & (fcl_dtu_privmode_d | fcl_dtu_hprivmode_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1086:   assign flag_sir_d = sir_inst_d & fcl_dtu_hprivmode_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1094://   assign flag_sir_e = sir_inst_e & fcl_dtu_inst_vld_e & ~dtu_inst_anull_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1096:   assign flag_sir_e = sir_inst_e & fcl_dtu_inst_vld_e & ~dtu_inst_anull_e & ~ill_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1124:				                           op3_lo[8] &           // rdasr & ~mem#
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1127:		                  ) & arith_inst & ~(fcl_dtu_privmode_d | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1140:   assign hprivop_d = arith_inst & ~fcl_dtu_hprivmode_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1151:                          rd_04 & fcl_dtu_privmode_d);             // wrpr
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1160:   assign dtu_fcl_privop_e = privop_e & ~hprivop_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1161://   assign dtu_fcl_hprivop_e = hprivop_e & ~dtu_inst_anull_e;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1165:   assign inv_reg_access_d = arith_inst & (op3_hi[2] & op3_lo[8] &    // rd asr
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1188:   assign rsvchk_fail_d = (arith_inst & ((~op3[5] |  // arith
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1232:		                       mem_inst & (~op3[4] & ~dtu_inst_d[13] &  // ld/st
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1244:   assign ill_inst_d = (brsethi_inst & (~op2[2] & ~op2[1] & ~op2[0] |  // ill inst
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1251:			                  arith_inst & (op3_hi[1] & (op3_lo[9] | op3_lo[13]) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1264:                                      (~valid_hp_rs_d | rs1_01 & fcl_dtu_tlzero_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1270:                                      (rs1_0f & (~rd_00 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1287:                                      (~valid_hp_rd_d | rd_01 & fcl_dtu_tlzero_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1292:				                              (rd_0f & ~(rs1_00 & dtu_inst_d[13]))  // sir
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1294:			                  mem_inst & (~op3[5] & op3_lo[12] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1331:   assign prefetch_d = mem_inst & prefetch & impl_prefetch & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1333:   assign pref_done_d = mem_inst & prefetch & noop_prefetch;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1339:   assign lstype_d[2] = mem_inst & op3[4] & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1341:   assign lstype_d[1] = mem_inst & op3[2] & ~prefetch & fcl_dtu_inst_vld_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1344:   assign lstype_d[0] = mem_inst & ~prefetch & fcl_dtu_inst_vld_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1350:   assign dec_swl_std_inst_d = mem_inst & op3_hi[1] & op3_lo[7] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1354:   assign ldstub_d = mem_inst & ~op3[5] & op3_lo[13] & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1355:   assign casa_d = mem_inst & op3[5] & (op3_lo[12] | op3_lo[14]) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1357:   assign swap_d = mem_inst & op3_lo[15] & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1362:   assign dec_swl_ld_inst_d = mem_inst & ~op3[2] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1367:   assign dec_swl_st_inst_d = mem_inst & op3[2] |   // st, pref, cas, ldstb
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1368:                              arith_inst & op3_hi[3] & op3_lo[11];  // flsh
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1397:   assign mb_inst_d = arith_inst & op3_hi[2] & op3_lo[8] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1398:	                    rs1_0f & rd_00 & fcl_dtu_inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1449://			                          ~ifu_ffu_quad_op_e & fcl_dtu_inst_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1451://			                          ~ifu_ffu_quad_op_e & fcl_dtu_inst_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1461:   assign ifu_lsu_alt_space_d = mem_inst & op3[4] & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1464:   assign ifu_lsu_memref_d = mem_inst & fcl_dtu_ely_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1466:   assign ifu_tlu_mb_inst_e = mb_inst_e & ~dtu_inst_anull_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1469:   assign ifu_lsu_pref_inst_e = fcl_dtu_inst_vld_e & prefetch_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1496:   assign dtu_fcl_imask_hit_e = imask_hit_e & swl_dec_ibe_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1503://   assign scpy_inst_d = arith_inst & op3_hi[3] & op3_lo[7] & // use impdep 2
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1505://   assign scmp_inst_d = arith_inst & op3_hi[3] & op3_lo[7] & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1513://   assign ifu_spu_scpy_inst_e = scpy_inst_e & ~dtu_inst_anull_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1520://   assign ifu_spu_scmp_inst_e = scmp_inst_e & ~dtu_inst_anull_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1099:   assign   xlate_en = (~tlu_hpstate_enb & lsu_ifu_addr_real_l |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1100:                        tlu_hpstate_enb & ~tlu_hpstate_priv) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1111://   assign sw_itlb_on = ((nextthr_bf_buf & xlate_en_d1) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1113://   assign this_itlb_on = ((thr_f & xlate_en_d1) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1126:   assign sw_itlb_real = ((nextthr_bf_buf & itlb_addr_real) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1128:   assign this_itlb_real = ((thr_f & itlb_addr_real) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1166://   assign pid_sel_dmp = tlu_itlb_dmp_actxt_g & ctxt_sel_dmp;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1168:   assign pid_sel_curr = ~pid_sel_dmp & ~switch_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1169:   assign pid_sel_sw = ~pid_sel_dmp & switch_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1183:   assign sw_itlb_am = ((nextthr_bf_buf & pstate_am_d1) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1197:   assign fcl_fdp_tctxt_sel_prim = tlzero_vec_d1 & itlb_addr_real_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1198://   assign fcl_fdp_tctxt_sel_prim[1] = lsu_ifu_t1_tlz & itlb_addr_real_l[1];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1199://   assign fcl_fdp_tctxt_sel_prim[2] = lsu_ifu_t2_tlz & itlb_addr_real_l[2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1200://   assign fcl_fdp_tctxt_sel_prim[3] = lsu_ifu_t3_tlz & itlb_addr_real_l[3];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1205:   assign cam_vld_bf = itlb_on & inst_access_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1223://   assign itlb_access_en = ~cam_vld_bf & ~ifq_fcl_asird_bf & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1226://   assign itlb_write_en = ~cam_vld_bf & ~ifq_fcl_asird_bf & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1235:   assign itlb_write_en = no_instacc_bf & ~ifq_fcl_asird_bf & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1238:   assign itlb_access_en = no_instacc_bf & ~ifq_fcl_asird_bf &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1245://   assign tlb_invall_bf = tlb_invall_req_bf & ~itlb_access_done;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1247:                           (tlu_itlb_invalidate_all_g & itlb_access_en);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1252:   assign fcl_itlb_wr_vld_bf = tlu_itlb_wr_vld_g & itlb_write_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1253:   assign fcl_itlb_dmp_vld_bf = tlu_itlb_dmp_vld_g & itlb_access_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1254:   assign fcl_itlb_dmp_all_bf = tlu_itlb_dmp_all_g & tlu_itlb_dmp_vld_g & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1257://   assign fcl_itlb_invall_bf = tlb_invall_bf & itlb_access_en | fcl_reset;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1260:   assign fcl_itlb_data_rd_vld_bf = tlu_itlb_data_rd_g & itlb_access_en & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1264:   assign fcl_itlb_tag_rd_vld_bf = tlu_itlb_tag_rd_g & itlb_access_en &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1269:   assign fcl_itlb_csm_rd_vld_bf = tlu_itlb_csm_rd_g & itlb_access_en & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1281:                            tlu_itlb_wr_vld_g & ~itlb_write_done) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1301://                             tlb_invall_bf & itlb_access_en |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1311://                             tlb_invall_bf & itlb_access_en |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1331:   assign itlb_rd_access_done = itlb_rd_req_f & itlb_access_done;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1339:   assign ifu_tlu_itlb_done = ~itlb_rd_req_f & itlb_access_done |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1373:   assign ctxt_sel_dmp = no_instacc_bf & ~itlb_access_done;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1384://   assign fetch_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1390:   wire esl_stallreq = config_dtu_esl_en & esl_fcl_stall_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1399://    if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_LSU_CONTROL_BITS)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1421:   // assign fetch_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & ~esl_stallreq & ~rtap_core_stallreq_f) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1427:   // assign fetch_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & ~esl_stallreq) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1447:         if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_BREAKPOINT_PC)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1453:   assign jtag_breakpoint_stall = fdp_fcl_jtag_breakpoint_hit & jtag_breakpoint_stall_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1455:   assign fetch_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & ~esl_stallreq & ~jtag_breakpoint_stall) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1464://   assign inst_access_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1465://                            (switch_bf & ~usen_iso_bf |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1466://                             ~switch_bf & ~ely_stall_thisthr_f &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1472:   assign ia0_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1479:   assign ia1_bf = (~all_stallreq & ~fcl_reset & ~rst_stallreq & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1480:                    (~switch_bf & ~ely_stall_thisthr_f &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1498://                                     switch_bf & usen_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1503:                          ~dtu_fcl_ntr_s & (ely_stall_thisthr_f | usep_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1534:   assign uncached_page_s1 = ~itlb_fcl_cp_s1 & cam_vld_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1541:   assign rdreq_bf = icache_on_bf & inst_access_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1577:   assign ic_wrreq_bf = allow_ifq_access_icd_bf & ifq_fcl_wrreq_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1587:	    if (fcl_icd_rdreq_bf & fcl_icd_wrreq_bf)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1643:   assign inst_vld_s1 = ~stall_s1 & ~ic_miss_s1 & ~kill_curr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1647:   assign val_thr_f = thr_f & {4{~stall_f & ~rb_stg_s & dtu_fcl_running_s}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1651:   wire [3:0] val_thr_s2_ed = thr_f & {4{config_dtu_esl_en & esl_fdp_issue_prev_inst_s}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1655:                           (rb_w2 & ~rb_for_iferr_e) | // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1658:			                     val_thr_s1 & ~(val_thr_f | val_thr_s2_ed) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1660:			                     tinst_vld_s & ~(val_thr_f | val_thr_s2_ed)) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1662:                              {4{erb_dtu_ifeterr_d1 & inst_vld_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1675:   assign inst_vld_s2 = ((thr_f_crit & (tinst_vld_s | val_thr_s2_ed)) == 4'b0000) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1678:   assign inst_vld_s = ~switch_s2 & inst_vld_s1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1679:	                      switch_s2 & inst_vld_s2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1682:   assign inst_vld_s_crit = ~switch_s2 & ~stall_s1 & ~kill_curr_d | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1683:	                      switch_s2 & inst_vld_s2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1685:   assign valid_s = inst_vld_s & ~stall_f &  // f and s2 have same thread
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1693:   assign running_s2 = (inst_vld_s & ~stall_thisthr_f) || 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1694:                       (config_dtu_esl_en && (inst_vld_s2_ed || immu_fault_f) && ~stall_ed_s2);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1705:   assign fcl_erb_inst_issue_d = inst_vld_d & ~intr_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1706:   assign running_d = inst_vld_d & ~kill_thread_d & ~rb_stg_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1716:   assign running_e = inst_vld_e & ~dtu_inst_anull_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1717:	                    ~kill_curr_e & ~rb_stg_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1718:                      ~(thr_match_em & ifu_tlu_flush_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1720:   assign inst_vld_qual_e = inst_vld_e & ~rb_stg_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1750://   assign sas_m = inst_vld_m & ~kill_thread_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1751://	                ~(exu_ifu_ecc_ce_m & inst_vld_m & ~trap_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1760:   assign fcl_dtu_inst_vld_e = inst_vld_e & ~rb_stg_e & ~kill_curr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1761:   assign fcl_dtu_intr_vld_e = intr_vld_e & ~rb_stg_e & ~kill_curr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1762:   assign fcl_dtu_inst_vld_d = inst_vld_d & ~kill_curr_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1763:	                             ~rb_stg_d_crit & ~immu_miss_crit_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1770:   assign flush_sonly_qual_e = dtu_fcl_flush_sonly_e & inst_vld_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1772:                               ~rb_stg_e & ~dtu_inst_anull_e & ~kill_curr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1785:   assign ims_flush_coll_m = ims_flush_sonly_m & ~canthr_sm & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1791:   assign ims_flush_coll_w = ims_flush_sonly_w & ~canthr_sw;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1792:   assign flush_sonly_qual_m = (ims_flush_sonly_m & ~canthr_sm & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1794:                                flush_sonly_m & inst_vld_m & ~kill_local_m &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1796:   assign flush_sonly_all_m = (ims_flush_sonly_m & ~canthr_sm | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1797:                               flush_sonly_m & inst_vld_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1799://   assign flush_sonly_qual_m = flush_sonly_m & ~canthr_sm;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1800://   assign qtrap_flush_e = dtu_fcl_qtrap_e & inst_vld_e & ~dtu_inst_anull_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1808:   assign kill_thread_s2 = thr_match_fw & rb_stg_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1809://	                         thr_match_ft & trappc_vld_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1810:	                         thr_match_fm & (flush_sonly_all_m) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1813:   assign ely_kill_thread_s2 = thr_match_fw & utrap_flush_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1814://	                             thr_match_ft & trappc_vld_w2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1815:	                             thr_match_fm & (flush_sonly_all_m) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1818:   assign kill_thread_d = thr_match_dw & rb_stg_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1819:	                        thr_match_dm & (flush_sonly_all_m) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1823://   assign kill_thread_e = thr_match_ew & utrap_flush_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1824://                          thr_match_ew & tlu_ifu_flush_pipe_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1826:   assign ely_kill_thread_m = thr_match_mw & utrap_flush_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1830:                          thr_match_mw & tlu_ifu_flush_pipe_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1832:   assign kill_local_m = thr_match_mw & (utrap_flush_w | intr_vld_w);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1836://   assign kill_nextthr_w = thr_match_nw & flush_pipe_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1849:                     (rb_w2 & ~rb_for_iferr_e) | rb_froms;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1858:   // first term could be just flush_sonly_m & inst_vld_m & thr_m
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1895:                        thr_match_dw & utrap_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1915:                          thr_match_ew & utrap_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1921:   assign kill_curr_m = same_thr_mw2 & flush_pipe_w2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1929:   assign forcemiss_f = inst_vld_f & ~icache_on_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1939://   assign ic_miss_sw_s1 = (~itlb_fcl_imiss_s_l & rdreq_s1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1946:   assign ic_miss_s1 =  (~itlb_fcl_imiss_s_l & rdreq_s1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1948:                        ~stall_s1 & ~tlbmiss_s1_crit & ~pc_oor_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1949:                        ~rb_stg_d_crit & ~canthr_sd;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1951:   assign icmiss_for_perf =  (~itlb_fcl_imiss_s_l & rdreq_s1) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1952:                        ~stall_s1 & ~tlbmiss_s1_crit & ~pc_oor_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1953:                        ~rb_stg_d & ~canthr_sd;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1955://   assign fcl_ifq_icmiss_s1 = ic_miss_s1 & ~ely_kill_thread_d;  // use buffer
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1965://   assign imsto_thisthr_s1 = thr_match_fd & ic_miss_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1966://   assign imsto_nextthr_s1 = thr_match_nd & (ic_miss_s1 | tlbmiss_s1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1968:   assign imsto_thisthr_s1 = thr_match_fd & ic_miss_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1969://   assign imsto_nextthr_s1 = thr_match_nd & (ic_miss_sw_s1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1970://   assign intrto_thisthr_d = thr_match_fd & fcl_dtu_sync_intr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1972:   assign iferrto_thisthr_d1 = thr_match_fe & erb_dtu_ifeterr_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1981:   assign tlb_cam_miss_f = ~itlb_fcl_tlbmiss_f_l & cam_vld_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1993:   assign tlbmiss_s2_bf_exec_draft = (({4{tlbmiss_s1 & ~pc_oor_s1 & ~rb_stg_d}} & thr_s1) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1994:			                  ({4{erb_fcl_itlb_ce_d1 & inst_vld_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1998:			                  ({4{immu_miss_d}} & rb_fromd & ~rb_frome) |  // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1999:			                  tlbmiss_d & (~thr_d | {4{~inst_vld_d}}) & ~rb_w2) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2012://   assign tlbmiss_s2 = (({4{tlbmiss_s1 & ~pc_oor_s1 & ~rb_stg_d}} & thr_s1) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2013://			({4{erb_fcl_itlb_ce_d1 & inst_vld_qual_d1}} & thr_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2014://			 tlbmiss_d & (~thr_e | {4{~inst_vld_qual_e}}) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2038:   assign immu_miss_d = immu_miss_crit_d & inst_vld_d | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2039:			                  thr_match_de & erb_fcl_itlb_ce_d1 & inst_vld_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2042:   assign immu_miss_qual_d = immu_miss_d & ~kill_thread_d &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2043:	                            ~(immu_miss_e & thr_match_de & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2044:                                inst_vld_e & ~dtu_inst_anull_e & ~rb_stg_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2054://   assign ifu_tlu_immu_miss_e = immu_miss_e & ~addr_real_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2055://                                inst_vld_e & ~dtu_inst_anull_e & ~rb_stg_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2059:// //                             ~(immu_miss_m & thr_match_em) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2060://                             inst_vld_e & ~dtu_inst_anull_e & ~rb_stg_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2067:   assign ifu_tlu_immu_miss_m = immu_miss_m & inst_vld_m & ~kill_curr_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2075:   assign nir_tlbmiss_next = ({4{tlb_cam_miss_s1 & ~stall_s1}} & thr_s1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2076:			                        nir_tlbmiss_vec & (~thr_s1 | {4{stall_s1}}));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2092:   assign tlbmiss_s1 = tlbmiss_s1_crit & ~stall_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2114:   assign set_oor_m = exu_ifu_va_oor_m & brtaken_m & ~addr_mask_32b_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2122:   assign pc_oor_f = fcl_fdp_pcoor_f  & ~part_stall_thisthr_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2170:   assign inst_acc_exc_s1 = (priv_inst_s1 & ~(priv_mode_s1 | hpriv_mode_s1) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2171:			                       ~tlbmiss_s1_crit & cam_vld_s1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2172:			                       pc_oor_s1) & ~stall_s1 & ~rb_stg_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2181:			                       ({4{inst_acc_exc_d}} & rb_fromd & ~rb_frome) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2182:	                           inst_acc_vec_d & (~thr_d | {4{~inst_vld_d}}) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2201:   assign priv_violtn_e = inst_acc_exc_e & ~fdp_fcl_pc_oor_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2206:   assign ifu_tlu_priv_violtn_m = priv_violtn_m & inst_vld_m & ~kill_curr_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2209:   assign next_nir_privvec = {4{itlb_fcl_priv_s1 & ~stall_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2211:	                           nir_privvec & (~thr_s1 | {4{stall_s1}});
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2223:   assign priv_inst_s1 = ~usenir_s1 ? (itlb_fcl_priv_s1 & cam_vld_s1) : 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2231:   assign running_s1 = ~stall_s1 & ~kill_thread_d & ~rb_stg_d & ~pc_oor_s1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2232:	                     ~tlb_cam_miss_s1 & ~retract_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2233://   assign ely_running_s1 = ~stall_s1 & ~rb_stg_d & ~pc_oor_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2234://                           ~tlb_cam_miss_s1 & ~retract_inst_d & ~kill_curr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2235:   assign ely_running_s1 = ~stall_s1 & ~rb_stg_d_crit & ~pc_oor_s1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2236:                           ~tlb_cam_miss_s1 & ~kill_curr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2237:   assign fcl_erb_ievld_s1 = ely_running_s1 & rdreq_s1 & itlb_fcl_imiss_s_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2238:   assign fcl_erb_tevld_s1 = ely_running_s1 & rdreq_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2240:   assign fcl_erb_immuevld_s1 = ely_running_s1 & cam_vld_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2242://   assign fcl_erb_ttevld_s1 = asird_s & rdtag_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2243://   assign fcl_erb_tdevld_s1 = asird_s & ~rdtag_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2248://   assign inst_vld_qual_d1 = inst_vld_d1 & ~kill_thread_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2249://	                           ~flush_sonly_qual_e & ~rb_stg_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2255:	                          ifet_ue_vec_e & ~val_thr_e) &   // reset
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2299:   assign ifu_tlu_ttype_vld_m = (trap_m & inst_vld_m | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2300:                                 disr_trap_m) & ~kill_curr_m & ~kill_local_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2302:   assign ifu_exu_ttype_vld_m = trap_m & inst_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2331:   assign ttype_sel_pcoor_e = fdp_fcl_pc_oor_e & inst_acc_exc_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2333:   assign ttype_sel_immu_miss_e = ~fdp_fcl_pc_oor_e & immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2335:   assign ttype_sel_real_trans_e = ~fdp_fcl_pc_oor_e & immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2337:   assign ttype_sel_priv_viol_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2339:   assign ttype_sel_ibe_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2340:	                        ~inst_acc_exc_e & dtu_fcl_imask_hit_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2341:   assign ttype_sel_privop_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2342:	                       ~inst_acc_exc_e & dtu_fcl_privop_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2343:   assign ttype_sel_illinst_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2344:	                        ~inst_acc_exc_e & dtu_fcl_illinst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2345:   assign ttype_sel_sir_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2346:	                    ~inst_acc_exc_e & ~dtu_fcl_illinst_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2349:   assign ttype_sel_fpdis_e = ~fdp_fcl_pc_oor_e & ~immu_miss_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2350:	                      ~inst_acc_exc_e & ~dtu_fcl_illinst_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2388:                           ~dtu_fcl_thr_active & ~intr_in_pipe;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2434:   assign sw_for_real_rst_bf = rst_sw_bf & rst_stallreq_d0;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2440://   assign arst_vld_f = rst_stallreq_d2 & any_rstnuke_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2450:   assign async_intr_vld_s = arst_vld_s & ~kill_intr_f; // & any_rstnuke_f 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2461:	                      rstint_i3 & (~(thr_w & {4{fcl_dtu_rst_thr_w}}));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2463:	                        resumint_i3 & (~(thr_w & {4{fcl_dtu_resum_thr_w}})) 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2476:	                        ceint_i3 & (~(thr_w & {4{ceint_qual_w}}));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2479:	                        ueint_i3 & (~(thr_w & {4{ueint_qual_w}}));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2492:   assign next_spuint1_i2 = {4{spu_ifu_ttype_vld_w2 & spu_ifu_ttype_w2}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2493:	                          spu_thr & ~erb_fcl_spu_uetrap |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2494:	                          spuint1_i3 & ~({4{spuint1_w}} & thr_w);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2496:   assign next_spuint0_i2 = {4{spu_ifu_ttype_vld_w2 & ~spu_ifu_ttype_w2}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2497:	                          spu_thr & ~erb_fcl_spu_uetrap |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2498:	                          spuint0_i3 & ~({4{spuint0_w}} & thr_w);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2557:                         tlu_ifu_pstate_ie & dtu_fcl_thr_active;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2558:   assign hypv_int_en = ~tlu_hpstate_priv & tlu_hpstate_enb | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2559:                        tlu_ifu_pstate_ie & dtu_fcl_thr_active;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2584:                               ({4{intr_vld_d}} & rb_fromd & ~rb_frome) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2592:   assign any_intr_vec_f = (supv_masked_intr_s & supv_int_en_d1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2593:                            hypv_masked_intr_s & hypv_int_en_d1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2612:   assign intr_vld_s = force_intr_s & (valid_s & ~pc_oor_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2615:   assign intr_vld_qual_s = intr_vld_s & ~iferrto_thisthr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2621:   assign intr_vld_qual_d = intr_vld_d & ~kill_intr_d & ~kill_thread_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2628:   assign intr_vld_qual_e = intr_vld_e & ~kill_curr_e & ~rb_stg_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2629:	                    ~kill_intr_e & ~dtu_inst_anull_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2630:                      ~(thr_match_em & ifu_tlu_flush_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2636:   assign intr_vld_qual_m = intr_vld_m & ~kill_thread_m & ~mark4rb_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2649:   assign ifu_tlu_rstint_m = rstint_m & intr_vld_m & ~kill_local_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2651://   assign rstint_qual_m = rstint_m & ~ely_kill_thread_m & intr_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2655:   assign fcl_dtu_rst_thr_w = rst_thr_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2662:   assign resumint_qual_m = resumint_m & ~rstint_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2667:   assign fcl_dtu_resum_thr_w = resum_thr_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2675:   assign nuke_thr_qual_m = nuke_thr_m & ~rstint_m & ~resumint_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2681:   assign fcl_dtu_nuke_thr_w = nuke_thr_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2688:   assign ueint_qual_e = ueint_e & intr_vld_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2699:   assign ueint_trap_m = ueint_m & intr_vld_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2702://   assign ueint_qual_m = ueint_trap_m & ~ely_kill_thread_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2706:   assign ueint_qual_w = ueint_trap_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2713:   assign hintp_qual_e = hintp_e & intr_vld_e & ~ueint_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2719://   assign ifu_tlu_hintp_m = hintp_m & ~kill_local_m & intr_vld_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2731:   assign ifu_tlu_hwint_m = hwint_m & intr_vld_m & ~kill_local_m &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2741:   assign spuint1_qual_e = spuint1_e & intr_vld_e & ~ueint_e & ~hintp_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2752:   assign spuint1_trap_m = spuint1_m & intr_vld_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2755://   assign spuint1_qual_m = spuint1_trap_m & ~ely_kill_thread_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2760:   assign spuint1_w = spuint1_trap_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2767:   assign spuint0_qual_e = spuint0_e & intr_vld_e & ~ueint_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2768:			                     ~spuint1_e & ~hintp_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2778:   assign spuint0_trap_m = spuint0_m & intr_vld_m &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2782://   assign spuint0_qual_m = spuint0_trap_m & ~kill_thread_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2787:   assign spuint0_w = spuint0_trap_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2799:   assign sftint_qual_e = sftint_e & ~spuint0_e & intr_vld_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2800:                          ~ueint_e & ~spuint1_e & ~hintp_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2811://                               ~kill_local_m & intr_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2816:                               ~kill_local_m & ~kill_curr_m & intr_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2824:   assign ceint_qual_e = ceint_e & intr_vld_e & ~ueint_e & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2825:                          ~spuint1_e & ~spuint0_e & ~hintp_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2835:   assign ceint_trap_m = ceint_m & intr_vld_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2839://   assign ceint_qual_m = ceint_trap_m & ~ely_kill_thread_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2843:   assign ceint_qual_w = ceint_trap_w & intr_vld_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2850:   assign rerr_qual_e = rerr_e & intr_vld_e & ~ueint_e & ~ceint_e &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2851:                        ~spuint1_e & ~spuint0_e & ~hintp_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2862://   assign ifu_tlu_rerr_m = rerr_m & ~kill_local_m & intr_vld_m & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2866:                         ceint_m | rerr_m) & ~rstint_m & ~nuke_thr_m &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2867:                          ~resumint_m & intr_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2875:   assign rb_intr_m = ~any_intr_m & intr_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2885://   assign kill_intr_m = ((thr_m & thr_w) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2887:   assign kill_intr_e = ((thr_e & thr_w) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2889:   assign kill_intr_d = ((thr_d & thr_w) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2891:   assign kill_intr_f = ((thr_f & thr_w) == 4'b0) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2898:   assign delay_slot_vec_nxt = ({4{dtu_fcl_br_inst_d & inst_vld_d & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2929:   assign usep_bf = rdreq_f & ~va2_f & ~ntpc_thisthr & ~stall_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2930:   assign set_usen_bf = usep_bf & ~ely_stall_thisthr_f & dtu_fcl_running_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2934:			                    thr_usen_bf  & ~val_thr_f) &    // keep old value
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2937:                             (thr_e & {4{erb_dtu_ifeterr_d1 & inst_vld_d1}}) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2994://   assign switch_bf = dtu_fcl_ntr_s & ~imsto_nextthr_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2995://   assign switch_bf = dtu_fcl_ntr_s & ~(imsto_nextthr_s1 | kill_nextthr_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2998://   assign fcl_dtu_switch_s = switch_bf & ~all_stallreq & ~rst_stallreq;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2999://   assign fcl_dtu_switch_s = switch_bf & ~kill_nextthr_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3022://   assign fcl_dtu_swc_s = fdp_fcl_swc_s2 & inst_vld_s_crit & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3023://                          ~immu_fault_f & ~part_stall_thisthr_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3024://   assign fcl_dtu_swc_s = fdp_fcl_swc_s2 & inst_vld_s_crit & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3025://                          ~immu_fault_f & ~imsto_thisthr_s1 & ~rb_stg_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3026:   assign fcl_swl_swcvld_s = inst_vld_s_crit & ~immu_fault_f & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3027:                             ~imsto_thisthr_s1 & ~rb_stg_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3040:   assign rstt = (~fcl_reset & (rst_stallreq_d1 & ~arst_vld_f)) | rst_tri_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3041:   assign swt =  (~rst_stallreq_d1 & ~arst_vld_f & switch_bf | fcl_reset) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3043:   assign samet = (~rst_stallreq_d1 & ~switch_bf | arst_vld_f) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3044:                    ~fcl_reset & ~rst_tri_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3263:   assign rb2_inst_d = thr_match_dw & inst_vld_d & dtu_fcl_rollback_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3264:   assign rb1_inst_s = thr_match_fw & inst_vld_s & dtu_fcl_rollback_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3265:   assign rb0_inst_bf = thr_match_nw & switch_bf & dtu_fcl_rollback_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3267://   assign rt1_inst_s = thr_match_fd & inst_vld_s & retract_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3268://   assign rt0_inst_bf = thr_match_nd & dtu_fcl_ntr_s & retract_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3270://   assign retract_iferr_d = thr_match_de & erb_dtu_ifeterr_d1 & inst_vld_d1 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3271://                            ~kill_curr_e & fcl_dtu_inst_vld_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3272:   assign retract_iferr_d1 = erb_dtu_ifeterr_d1 & inst_vld_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3274:   assign retract_inst_d = retract_iferr_d1 & thr_match_de & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3279:   assign rt1_inst_s = thr_match_fd & inst_vld_s & dtu_fcl_retract_d | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3281://                     | thr_match_fe & inst_vld_s & retract_iferr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3286:   assign rt0_inst_bf = thr_match_nd & switch_bf & dtu_fcl_retract_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3287://                      | thr_match_ne & dtu_fcl_ntr_s & retract_iferr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3289:   assign retract_iferr_qual_d1 = retract_iferr_d1 & thr_match_de &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3291:                                  ~(dtu_fcl_rollback_g & thr_match_ew);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3348:   assign rb_froms = {4{rb_stg_s & inst_vld_s_crit}} & thr_f;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3374:   assign brtaken_buf_e = brtaken_unq_e & inst_vld_qual_e & ~kill_curr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3377://   assign thr_match_ne_norst = thr_match_ne & ~rst_sw_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3378://   assign brto_nxtthr_bf  = thr_match_ne & brtaken_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3424://					                                ~brto_nxtthr_bf & usen_bf &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3429://   assign sw_or_async_stall = (switch_bf & ~rst_stallreq | rst_sw_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3438://   assign icadr_selbr = sw_or_async_stall & brto_nxtthr_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3439:   assign sw_match_ne_norst = sw_or_async_stall & thr_match_ne;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3444://   assign icadr_selsw = sw_or_async_stall & ~brto_nxtthr_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3576:   assign irf_ce_m = exu_ifu_ecc_ce_m & ~trap_m & inst_vld_m & ~kill_curr_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3584:   assign mark4rb_d = lsu_ifu_dc_parity_error_w2 & thr_match_dw2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3586:   assign mark4rb_s = lsu_ifu_dc_parity_error_w2 & thr_match_fw2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3589:   assign mark4rb_e = lsu_ifu_dc_parity_error_w2 & thr_match_ew2 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3591:                        ~dtu_inst_anull_e & ~kill_curr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3601:   assign rb_stg_w = irf_ce_w & inst_vld_w & no_iftrap_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3602:	                   ffu_ifu_fst_ce_w & inst_vld_w & no_iftrap_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3603:                     rb_intr_w & intr_vld_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3612:   assign ifu_tlu_flush_m = (exu_ifu_ecc_ce_m & inst_vld_m & ~trap_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3614:                             intr_vld_m & ~rstint_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3617:   assign utrap_flush_m =  ifu_tlu_flush_m & ~kill_local_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3622:   assign fcl_swl_flush_w =  (irf_ce_w & inst_vld_w & no_iftrap_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3623:                              rb_intr_w & intr_vld_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3629:   assign fcl_swl_flush_wake_w = fcl_swl_flush_w & ~mark4rb_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3635:   assign ce_cnt1_nxt = (({4{any_ce_w & inst_vld_w}} & thr_w & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3637:   assign ce_cnt0_nxt = (({4{any_ce_w & inst_vld_w}} & thr_w) ^ 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3640:   assign ce_cnt_rst = thr_w & {4{inst_vld_w & ~any_ce_w}} | {4{fcl_reset}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3659:   assign disable_ce_d = ce_val1_d & ce_val0_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3677:	                ~(rb_frome & rb_fromd);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3682:	                 (rb_frome & rb_fromd);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3750:   assign fcl_fdp_noswpc_sel_inc_l_bf = ntpc_thisthr | ~inst_vld_f & ~arst_vld_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3763://	      else if ((ntpc_vld & thr_f) != 4'b0000)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3769://	        end // if ((ntpc_vld & thr_f) != 4'b0000)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3893:   assign fcl_fdp_rdsr_sel_thr_e_l = ~(~rdsr_sel_pc_e & rdsr_sel_thr_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3894:   assign fcl_fdp_rdsr_sel_ver_e_l = ~(~rdsr_sel_pc_e & ~rdsr_sel_thr_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3910:   assign ifu_exu_ren3_s =  (inst_vld_f | (config_dtu_esl_en & inst_vld_s2_ed))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3916:   assign ifu_exu_ren2_s = (inst_vld_f | (config_dtu_esl_en & inst_vld_s2_ed)) 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3921:   assign ifu_exu_ren1_s = (inst_vld_f | (config_dtu_esl_en & inst_vld_s2_ed)) 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:297:                                           (dcache_sel & ~bisi)     ?   {1'd1, control_out[10:2]}: control_out[11:2];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:310:  assign control_in[20:0] = {21{~run & ~reset_engine}} & qual_control_out | {21{run & ~reset_engine}} & add_data;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:321:  assign   array_read                =    ~array_write        &&  run  &&  ~initialize;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:323:  assign   mbist_done_int            =    (stop_on_fail  &&  fail)      ||  (stop_on_next_fail  &&  fail)         ||
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:324:                                          (bisi  &&  march_element[0])  ||  msb;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:326:  assign   mbist_done 		     =    (stop_on_fail  &&  fail)      ||  (stop_on_next_fail  &&  fail)         ||
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:327:                                          (bisi  &&  march_element[0])  ||  msb_d4;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:337:  assign   second_time_through       =    ~loop_on_address    &&   address_mix;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:359:  assign   mbist_dcache_read           =     dcache_sel  &&  array_read;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:365:  assign   mbist_icache_read_bf        =     icache_sel  &&  array_read;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:371:  assign msb_rst = msb & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:376:  assign msb_d1_rst = msb_d1 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:381:  assign msb_d2_rst = msb_d2 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:386:  assign msb_d3_rst = msb_d3 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:408:  assign dc_read_pipe_out1_bf = dc_read_pipe_out1 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:415:  assign dc_read_pipe_out2_bf = dc_read_pipe_out2 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:422:  assign dc_read_pipe_out3_bf = dc_read_pipe_out3 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:430:  assign dcache_piped_read       =  dc_read_pipe_out4 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:440:  assign ic_read_pipe_out1_bf = ic_read_pipe_out1 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:448:  assign ic_read_pipe_out2_bf = ic_read_pipe_out2 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:455:  assign ic_read_pipe_out3_bf = ic_read_pipe_out3 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:463:  assign icache_piped_read       =  ic_read_pipe_out4 & ~reset_engine;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:548:  assign    qual_dcache_fail      =  (!stop_on_next_fail  || (stop_on_next_fail &&  beyond_last_fail))  &&  dcache_fail;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:549:  assign    qual_icache_fail      =  (!stop_on_next_fail  || (stop_on_next_fail &&  beyond_last_fail))  &&  icache_fail;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:551:  assign    dcache_fail           =    dcache_piped_read  &&  mismatch;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:552:  assign    icache_fail           =    icache_piped_read  &&  mismatch;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:417:                        if (swl_esl_icmiss_out && esl_unresolved_br)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:814:        .lfsr_step (config_esl_en & esl_lfsr_step),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:827:        .step (config_esl_en & esl_timeout_counter_step),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:828:        .clear (config_esl_en & esl_timeout_counter_clear),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:829:        .set (config_esl_en & esl_timeout_counter_set),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:842:        .step (config_esl_en & esl_timeout_shiftreg_step),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:843:        .set (config_esl_en & esl_timeout_shiftreg_set),
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:180:   assign ldinv_i2 = ldpkt_i2 & ifd_inv_ifqop_i2[`CPX_WYVLD];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:195:   assign invall_i2 = stpkt_i2 & ifd_inv_ifqop_i2[`CPX_IINV] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:203:   assign invall_evict_i2 = evpkt_i2 & ifd_inv_ifqop_i2[`CPX_IINV] &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:285:   assign wrt_en_wd_i2[0] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:287:                          ldinv_i2 & ~ldinv_addr_i2[5] & ~ldinv_addr_i2[6] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:288:		                      icv_wrreq_i2 & ~missaddr5_i2 & ~missaddr6_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:290:   assign wrt_en_wd_i2[1] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:292:			                      ldinv_i2 & ldinv_addr_i2[5] & ~ldinv_addr_i2[6] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:293:		                        icv_wrreq_i2 & missaddr5_i2 & ~missaddr6_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:295:   assign wrt_en_wd_i2[2] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:297:                          ldinv_i2 & ~ldinv_addr_i2[5] & ldinv_addr_i2[6] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:298:		                      icv_wrreq_i2 & ~missaddr5_i2 & missaddr6_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:300:   assign wrt_en_wd_i2[3] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:302:			                      ldinv_i2 & ldinv_addr_i2[5] & ldinv_addr_i2[6] |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:303:		                        icv_wrreq_i2 & missaddr5_i2 & missaddr6_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:314:                           {4{(invall_i2 | invall_evict_i2) & ~invpa5_i2 & ~inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:317:                           {4{(invall_i2 | invall_evict_i2) & invpa5_i2 & ~inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:320:                            {4{(invall_i2 | invall_evict_i2) & ~invpa5_i2 & inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:323:                             {4{(invall_i2 | invall_evict_i2) & invpa5_i2 & inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:457:   assign icvidx_sel_ld_i2 = ldinv_i2 & ifc_inv_ifqadv_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:458:   assign icvidx_sel_inv_i2 = ~imissrtn_i2 & ~ldinv_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:459:                              ~ifc_inv_asireq_i2 & ifc_inv_ifqadv_i2 &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v:105:    if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_IFU_SSCAN)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:157:		                if (ifc_fsm_milhit_s & ~ifc_fsm_err_thisthr) 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:185://                        ~milchld_valid & ~ifc_fsm_hiton_thismil_s)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:202:                    if (ifd_ifc_4bpkt_i2 & ifqadv_i2) // 4B ifill from IOB
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:304://	                      err_pending & next_state[`MIL_V]) &	
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:305:                        err_pending & milstate[`MIL_V]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:337:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op2_eql & esl_tirs_br_rcond_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:344:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op2_eql & esl_tirs_br_cond_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:347:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op2_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:361:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_fcn_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:377:                        esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_opf_low_eql &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:384:                        esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_opf_low_eql &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:388:                        esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_opf_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:393:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_mv_cond_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:398:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_mv_rcond_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:403:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_fcn_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:409:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_x_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:412:                else if (esl_t0inst_next_op3 == 6'b110000 && esl_t0inst_next_rd == 5'b01111)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:414:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_rd_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:419:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_br_cond_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:424:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:433:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_rd_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:436:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql & esl_tirs_fcn_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:439:                    esl_ops_eql_s = esl_tirs_op1_eql & esl_tirs_op3_eql;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:450:        esl_ctrl_flow_diverged_late_s = ((fcl_esl_brtaken_e & ~fcl_esl_brtaken_m) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:451:                                         (~fcl_esl_brtaken_e & fcl_esl_brtaken_m)) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:454:                                        fcl_esl_inst_vld_e & fcl_esl_inst_vld_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:486:        esl_unresolved_br = (dcl_esl_br_inst_d & fcl_esl_inst_vld_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:487:                            (dcl_esl_br_inst_e & fcl_esl_inst_vld_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:625:assign	por_rstint0_g = tlu_por_rstint_g & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:626:assign	por_rstint1_g = tlu_por_rstint_g & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:627:assign	por_rstint2_g = tlu_por_rstint_g & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:628:assign	por_rstint3_g = tlu_por_rstint_g & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:656:           tlu_asi_data_nf_vld_w2 & ~local_flush_all_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:916:assign wsr_inst_g = tlu_wsr_inst_nq_g & ~ifu_tlu_flush_fd_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:996:           tlu_thrd0_traps & (~(gl_lvl0_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:997:           (~gl_lvl0_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1001:assign gl0_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[0]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1006:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[0]) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1019:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[0]) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1038:           (gl_lvl0_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1041:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[0]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1046:           (gl_lvl0_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1079:assign gl_lvl0_or_rst_or_new[1:0] = (gl0_en&~local_rst) ? gl_lvl0_new[1:0] : gl_lvl0_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1103:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1104:           (~gl_lvl1_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1108:assign gl1_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1113:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1])?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1127:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) ?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1147:           (gl_lvl1_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1150:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1155:           (gl_lvl1_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1188:assign gl_lvl1_or_rst_or_new[1:0] = (gl1_en&~local_rst) ? gl_lvl1_new[1:0] : gl_lvl1_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1219:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1220:           (~gl_lvl1_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1224:assign gl1_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1229:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1])?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1243:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) ?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1263:           (gl_lvl1_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1266:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1271:           (gl_lvl1_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1304:assign gl_lvl1_or_rst_or_new[1:0] = (gl1_en&~local_rst) ? gl_lvl1_new[1:0] : gl_lvl1_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1328:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1329:           (~gl_lvl1_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1333:assign gl1_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1338:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1])?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1352:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) ?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1372:           (gl_lvl1_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1375:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1380:           (gl_lvl1_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1413:assign gl_lvl1_or_rst_or_new[1:0] = (gl1_en&~local_rst) ? gl_lvl1_new[1:0] : gl_lvl1_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1435:           tlu_thrd2_traps & (~(gl_lvl2_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1436:           (~gl_lvl2_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1440:assign gl2_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1445:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[2])?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1457:            (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) ?
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1477:           (gl_lvl2_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1480:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1485:           (gl_lvl2_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1518:assign gl_lvl2_or_rst_or_new[1:0] = (gl2_en&~local_rst) ? gl_lvl2_new[1:0] : gl_lvl2_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1542:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1543:           (~gl_lvl1_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1547:assign gl1_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1552:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[1])? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1566:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1585:           (gl_lvl1_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1588:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[1]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1593:           (gl_lvl1_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1626:assign gl_lvl1_or_rst_or_new[1:0] = (gl1_en&~local_rst) ? gl_lvl1_new[1:0] : gl_lvl1_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1648:           tlu_thrd2_traps & (~(gl_lvl2_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1649:           (~gl_lvl2_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1653:assign gl2_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1658:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[2])? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1670:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1689:           (gl_lvl2_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1692:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[2]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1697:           (gl_lvl2_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1730:assign gl_lvl2_or_rst_or_new[1:0] = (gl2_en&~local_rst) ? gl_lvl2_new[1:0] : gl_lvl2_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1751:           tlu_thrd3_traps & (~(gl_lvl3_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1752:           (~gl_lvl3_at_maxstl & tlu_select_tba_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1756:assign gl3_en = (gl_rw_g & wsr_inst_g & thread_sel_id_g[3]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1761:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[3])? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1773:	        (gl_rw_g & wsr_inst_g & thread_sel_id_g[3]) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1792:           (gl_lvl3_at_maxstl & tlu_select_tba_w2));
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1795:           (gl_rw_g & wsr_inst_g & thread_sel_id_g[3]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1800:           (gl_lvl3_at_maxgl & tlu_select_tba_w2) & tlu_thrd_traps_w2[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1833:assign gl_lvl3_or_rst_or_new[1:0] = (gl3_en&~local_rst) ? gl_lvl3_new[1:0] : gl_lvl3_or_rst[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2086:assign tlu_hpstate_din_sel0[1] = (hpstate_rw_w2 & wsr_inst_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2095:assign tlu_hpstate_din_sel0[1] = (hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2099:		                  ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2105:           tlu_dnrtry0_inst_g | ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2113:assign tlu_hpstate_din_sel1[1] = (hpstate_rw_w2 & wsr_inst_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2122:assign tlu_hpstate_din_sel1[1] = (hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2126:		                  ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2132:           tlu_dnrtry1_inst_g | ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2140:assign tlu_hpstate_din_sel2[1] = (hpstate_rw_w2 & wsr_inst_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2149:assign tlu_hpstate_din_sel2[1] = (hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2153:		                  ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2159:           tlu_dnrtry2_inst_g | ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2167:assign tlu_hpstate_din_sel3[1] = (hpstate_rw_w2 & wsr_inst_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2176:assign tlu_hpstate_din_sel3[1] = (hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2180:		                  ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2186:           tlu_dnrtry3_inst_g | ((hpstate_rw_g & wsr_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2197:           (htickcmp_rw_g & wsr_inst_g & thread_sel_id_g[0]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2213:           (htickcmp_rw_g & wsr_inst_g & thread_sel_id_g[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2229:           (htickcmp_rw_g & wsr_inst_g & thread_sel_id_g[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2245:           (htickcmp_rw_g & wsr_inst_g & thread_sel_id_g[3]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2272://            (~htick_intdis0 & tlu_tickcmp_sel[0])? tlu_htick_match: 1'b0;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2273:assign tlu_set_hintp_sel_g[0] = ~htick_intdis0 & tlu_tickcmp_sel[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2276:           (hintp_rw_g & wsr_inst_g & thread_sel_id_g[0]) | local_rst; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2286://            (~htick_intdis1 & tlu_tickcmp_sel[1])? tlu_htick_match: 1'b0;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2287:assign tlu_set_hintp_sel_g[1] = ~htick_intdis1 & tlu_tickcmp_sel[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2289:           (hintp_rw_g & wsr_inst_g & thread_sel_id_g[1]) | local_rst; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2299://            (~htick_intdis2 & tlu_tickcmp_sel[2])? tlu_htick_match: 1'b0;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2300:assign tlu_set_hintp_sel_g[2] = ~htick_intdis2 & tlu_tickcmp_sel[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2302:           (hintp_rw_g & wsr_inst_g & thread_sel_id_g[2]) | local_rst; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2312://            (~htick_intdis3 & tlu_tickcmp_sel[3])? tlu_htick_match: 1'b0;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2313:assign tlu_set_hintp_sel_g[3] = ~htick_intdis3 & tlu_tickcmp_sel[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2315:           (hintp_rw_g & wsr_inst_g & thread_sel_id_g[3]) | local_rst; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2325:assign tlu_htba_en_l[0]	= ~(htba_rw_g & wsr_inst_g & thread_sel_id_g[0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2326:assign tlu_htba_en_l[1]	= ~(htba_rw_g & wsr_inst_g & thread_sel_id_g[1]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2327:assign tlu_htba_en_l[2]	= ~(htba_rw_g & wsr_inst_g & thread_sel_id_g[2]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2328:assign tlu_htba_en_l[3]	= ~(htba_rw_g & wsr_inst_g & thread_sel_id_g[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2335:assign asi_queue_write_e = ifu_lsu_alt_space_e & ifu_lsu_st_inst_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2336:assign asi_queue_read_e  = ifu_lsu_alt_space_e & ifu_lsu_ld_inst_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2339:assign asi_queue_write_m = tlu_inst_vld_m & asi_queue_write_pq_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2340:assign asi_queue_read_m  = tlu_inst_vld_m & asi_queue_read_pq_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2346:           ~local_flush_all_w & asi_queue_write_uf_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2481:           (asi_inrr_rw_g & asi_queue_write_uf_g   & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2482:           ~local_flush_all_w & thread_sel_id_g[0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2484:           (asi_inrr_rw_g & asi_queue_write_uf_g   & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2485:           ~local_flush_all_w & thread_sel_id_g[1]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2487:           (asi_inrr_rw_g & asi_queue_write_uf_g   & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2488:           ~local_flush_all_w & thread_sel_id_g[2]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2490:           (asi_inrr_rw_g & asi_queue_write_uf_g   & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2491:           ~local_flush_all_w & thread_sel_id_g[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2520:           asi_indr_rw_g & ~local_flush_all_w & asi_queue_write_uf_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2523:           asi_indr_rw_g & ~local_flush_all_w & asi_queue_write_uf_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2526:           asi_indr_rw_g & ~local_flush_all_w & asi_queue_write_uf_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2529:           asi_indr_rw_g & ~local_flush_all_w & asi_queue_write_uf_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2560:           (asi_invr_rw_g & asi_queue_read_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2561:           ~local_flush_all_w & thread_sel_id_g[0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2563:           (asi_invr_rw_g & asi_queue_read_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2564:           ~local_flush_all_w & thread_sel_id_g[1]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2566:           (asi_invr_rw_g & asi_queue_read_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2567:           ~local_flush_all_w & thread_sel_id_g[2]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2569:           (asi_invr_rw_g & asi_queue_read_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2570:           ~local_flush_all_w & thread_sel_id_g[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2783://            asi_queue_read_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2784://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2788:           asi_queue_read_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2789:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2791:           asi_queue_read_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2792:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2794:           asi_queue_read_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2795:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2799:           asi_queue_read_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2805:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2806:           asi_queue_rw_g & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2808:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2809:           asi_queue_rw_g & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2811:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2812:           asi_queue_rw_g & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2814:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2815:           asi_queue_rw_g & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2819://            asi_queue_read_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2820://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2824:           asi_queue_read_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2825:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2827:           asi_queue_read_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2828:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2830:           asi_queue_read_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2831:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2835:           asi_queue_read_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2841:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2842:           asi_queue_rw_g & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2844:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2845:           asi_queue_rw_g & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2847:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2848:           asi_queue_rw_g & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2850:           ~local_flush_all_w & asi_queue_write_uf_g & cpu_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2851:           asi_queue_rw_g & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2855://            asi_queue_read_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2856://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2860:           asi_queue_read_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2861:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2863:           asi_queue_read_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2864:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2866:           asi_queue_read_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2867:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2871:           asi_queue_read_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2877:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2878:           asi_queue_rw_g & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2880:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2881:           asi_queue_rw_g & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2883:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2884:           asi_queue_rw_g & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2886:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2887:           asi_queue_rw_g & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2891://            asi_queue_read_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2892://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2896:           asi_queue_read_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2897:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2899:           asi_queue_read_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2900:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2902:           asi_queue_read_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2903:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2907:           asi_queue_read_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2913:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2914:           asi_queue_rw_g & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2916:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2917:           asi_queue_rw_g & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2919:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2920:           asi_queue_rw_g & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2922:           ~local_flush_all_w & asi_queue_write_uf_g & dev_mondo_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2923:           asi_queue_rw_g & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2927://            asi_queue_read_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2928://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2932:           asi_queue_read_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2933:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2935:           asi_queue_read_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2936:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2938:           asi_queue_read_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2939:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2943:           asi_queue_read_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2949:           asi_queue_write_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2950:           asi_queue_rw_g    & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2952:           asi_queue_write_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2953:           asi_queue_rw_g    & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2955:           asi_queue_write_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2956:           asi_queue_rw_g    & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2958:           asi_queue_write_g & resum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2959:           asi_queue_rw_g    & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2963://            asi_queue_read_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2964://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2968:           asi_queue_read_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2969:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2971:           asi_queue_read_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2972:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2974:           asi_queue_read_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2975:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2979:           asi_queue_read_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2985:           asi_queue_write_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2986:           asi_queue_rw_g    & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2988:           asi_queue_write_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2989:           asi_queue_rw_g    & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2991:           asi_queue_write_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2992:           asi_queue_rw_g    & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2994:           asi_queue_write_g & resum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2995:           asi_queue_rw_g    & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2999://            asi_queue_read_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3000://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3004:           asi_queue_read_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3005:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3007:           asi_queue_read_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3008:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3010:           asi_queue_read_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3011:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3015:           asi_queue_read_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3021:           asi_queue_write_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3022:           asi_queue_rw_g    & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3024:           asi_queue_write_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3025:           asi_queue_rw_g    & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3027:           asi_queue_write_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3028:           asi_queue_rw_g    & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3030:           asi_queue_write_g & nresum_err_head_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3031:           asi_queue_rw_g    & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3035://            asi_queue_read_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3036://            asi_queue_rw_g   & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3040:           asi_queue_read_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3041:           asi_queue_rw_g   & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3043:           asi_queue_read_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3044:           asi_queue_rw_g   & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3046:           asi_queue_read_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3047:           asi_queue_rw_g   & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3051:           asi_queue_read_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3057:           asi_queue_write_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3058:           asi_queue_rw_g    & thread_sel_id_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3060:           asi_queue_write_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3061:           asi_queue_rw_g    & thread_sel_id_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3063:           asi_queue_write_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3064:           asi_queue_rw_g    & thread_sel_id_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3066:           asi_queue_write_g & nresum_err_tail_rw_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3067:           asi_queue_rw_g    & thread_sel_id_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3703:           asi_queue_write_g & asi_scpd_rw_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3708:           // asi_queue_read_m & asi_scpd_rw_vld_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3709:           asi_queue_read_pq_m & asi_scpd_rw_vld_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3714://            asi_queue_read_g & asi_scpd_rw_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3734:       hscpd_va_rw_m & asi_scpd_rw_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3769:             asi_queue_read_m & (asi_queue_rw_m | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3872:            asi_queue_write_pq_m & asi_queue_rw_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3873:            // asi_queue_write_m & asi_queue_rw_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:972:            inst_vld_g & thread0_rsel_g & ~pend_pich_cnt_hld[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:974:            inst_vld_g & thread1_rsel_g & ~pend_pich_cnt_hld[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:976:            inst_vld_g & thread2_rsel_g & ~pend_pich_cnt_hld[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:978:            inst_vld_g & thread3_rsel_g & ~pend_pich_cnt_hld[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:980:assign	thread_inst_vld_w2[0] = inst_vld_w2 & thread0_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:981:assign	thread_inst_vld_w2[1] = inst_vld_w2 & thread1_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:982:assign	thread_inst_vld_w2[2] = inst_vld_w2 & thread2_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:983:assign	thread_inst_vld_w2[3] = inst_vld_w2 & thread3_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:985:assign	thread_inst_vld_g[0] = inst_vld_g & thread0_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:986:assign	thread_inst_vld_g[1] = inst_vld_g & thread1_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:987:assign	thread_inst_vld_g[2] = inst_vld_g & thread2_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:988:assign	thread_inst_vld_g[3] = inst_vld_g & thread3_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1004:assign tlu_tba_en_l[0] = ~(tba_rw_g & wsr_inst_g & thread0_wsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1005:assign tlu_tba_en_l[1] = ~(tba_rw_g & wsr_inst_g & thread1_wsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1006:assign tlu_tba_en_l[2] = ~(tba_rw_g & wsr_inst_g & thread2_wsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1007:assign tlu_tba_en_l[3] = ~(tba_rw_g & wsr_inst_g & thread3_wsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1010:assign	tlu_tick_en_l	=	~(tick_rw_g & wsr_inst_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1013:assign	tick_en[0] = (tick_rw_g & wsr_inst_g & thread0_wsel_g) | local_rst | por_rstint0_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1014:assign	tick_en[1] = (tick_rw_g & wsr_inst_g & thread1_wsel_g) | local_rst | por_rstint1_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1015:assign	tick_en[2] = (tick_rw_g & wsr_inst_g & thread2_wsel_g) | local_rst | por_rstint2_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1016:assign	tick_en[3] = (tick_rw_g & wsr_inst_g & thread3_wsel_g) | local_rst | por_rstint3_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1019:assign	tlu_tickcmp_en_l[0] =	~((tickcmp_rw_g & wsr_inst_g & thread0_wsel_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1020:assign	tlu_tickcmp_en_l[1] =	~((tickcmp_rw_g & wsr_inst_g & thread1_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1021:assign	tlu_tickcmp_en_l[2] =	~((tickcmp_rw_g & wsr_inst_g & thread2_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1022:assign	tlu_tickcmp_en_l[3] =	~((tickcmp_rw_g & wsr_inst_g & thread3_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1025:assign	tlu_stickcmp_en_l[0] =	~((stickcmp_rw_g & wsr_inst_g & thread0_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1026:assign	tlu_stickcmp_en_l[1] =	~((stickcmp_rw_g & wsr_inst_g & thread1_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1027:assign	tlu_stickcmp_en_l[2] =	~((stickcmp_rw_g & wsr_inst_g & thread2_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1028:assign	tlu_stickcmp_en_l[3] =	~((stickcmp_rw_g & wsr_inst_g & thread3_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1031:assign	tlu_htickcmp_en_l[0] =	~((htickcmp_rw_g & wsr_inst_g & thread0_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1032:assign	tlu_htickcmp_en_l[1] =	~((htickcmp_rw_g & wsr_inst_g & thread1_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1033:assign	tlu_htickcmp_en_l[2] =	~((htickcmp_rw_g & wsr_inst_g & thread2_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1034:assign	tlu_htickcmp_en_l[3] =	~((htickcmp_rw_g & wsr_inst_g & thread3_wsel_g));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1054:      va_oor_jl_ret_g & inst_vld_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1061:       (dmmu_va_oor_g & inst_vld_g) & ~(exu_ttype_vld_g | ifu_ttype_vld_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1107:// assign	trap_to_redmode = trp_lvl_at_maxtlless1 & ~intrpt_taken; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1108:assign	trap_to_redmode = trp_lvl_at_maxtlless1 & ~(rstint_taken | sirint_taken); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1182:assign	tlu_pstate_din_sel0[1]	= (pstate_rw_w2 & wsr_inst_w2) & ~rst_tri_en & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1186:assign	tlu_pstate_din_sel1[1]	= (pstate_rw_w2 & wsr_inst_w2) & ~rst_tri_en & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1190:assign	tlu_pstate_din_sel2[1]	= (pstate_rw_w2 & wsr_inst_w2) & ~rst_tri_en & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1194:assign	tlu_pstate_din_sel3[1]	= (pstate_rw_w2 & wsr_inst_w2) & ~rst_tri_en & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1197:assign	restore_pc_sel_g = (dnrtry_inst_g & cwp_fastcmplt_g) | cwp_cmplt_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1215:		((pstate_rw_w2 & wsr_inst_w2) & thread0_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1218:		((pstate_rw_w2 & wsr_inst_w2) & thread1_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1221:		((pstate_rw_w2 & wsr_inst_w2) & thread2_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1224:		((pstate_rw_w2 & wsr_inst_w2) & thread3_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1228:assign	tlu_update_pc_l_w[0] = 	~(inst_vld_g & thread0_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1229:assign	tlu_update_pc_l_w[1] = 	~(inst_vld_g & thread1_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1230:assign	tlu_update_pc_l_w[2] = 	~(inst_vld_g & thread2_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1231:assign	tlu_update_pc_l_w[3] = 	~(inst_vld_g & thread3_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1248:assign	thrd_rsel_g[0] = 	(thread0_rsel_g & ~pending_thrd_event_taken) | pending_thrd0_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1249:assign	thrd_rsel_g[1] = 	(thread1_rsel_g & ~pending_thrd_event_taken) | pending_thrd1_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1250:assign	thrd_rsel_g[2] = 	(thread2_rsel_g & ~pending_thrd_event_taken) | pending_thrd2_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1267:           (wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | tnpc_rw_w2  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1301:// assign	tlu_rdpr_mx4_sel[1] = (ttype_rw_e & ttype_written) | pstate_rw_e | tl_rw_e | pil_rw_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1368:assign	ttype_written = (thread0_rsel_e & ~tt_unwritten[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1369:			(thread1_rsel_e & ~tt_unwritten[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1370:			(thread2_rsel_e & ~tt_unwritten[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1371:			(thread3_rsel_e & ~tt_unwritten[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1373:assign	ttype_unwritten_sel = ttype_rw_e & ~ttype_written;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1398:            done_inst_m_tmp  & ~(((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1401:            done_inst_m_tmp  & ~(((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1406:            retry_inst_m_tmp & ~(((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1409:            retry_inst_m_tmp & ~(((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1435:           tlu_exu_cwpccr_update_m & tlu_cwp_no_change_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1451:           done_inst_m_tmp; // & ~(ifu_tlu_ttype_vld_m & ifu_tlu_inst_vld_m); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1453:           retry_inst_m_tmp;// & ~(ifu_tlu_ttype_vld_m & ifu_tlu_inst_vld_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1465:            retry_inst_m_tmp & ~ifu_tlu_trap_m & ifu_tlu_inst_vld_m &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1468:            done_inst_m_tmp  & ~ifu_tlu_trap_m & ifu_tlu_inst_vld_m &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1503:assign	done_inst_g = done_inst_g_tmp & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1504:assign	retry_inst_g = retry_inst_g_tmp & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1667:           ifu_tlu_inst_vld_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1671:           ifu_tlu_inst_vld_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1678:           ifu_tlu_inst_vld_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1707:       inst_vld_nf_g & ~(inst_ifu_flush_w | lsu_tlu_defr_trp_taken_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1709:       // inst_vld_nf_g & ~(inst_ifu_flush_w | lsu_tlu_defr_trp_taken_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1722:// assign	cwp_fastcmplt_g = cwp_fastcmplt_w & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1723:assign	cwp_fastcmplt_g = cwp_fastcmplt_uq_g & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1736:assign	tlu_ifu_trappc_vld_w1 	=	((retry_inst_w2 | done_inst_w2) & inst_vld_w2 & cwp_fastcmplt_w2) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1740:assign	tlu_ifu_trapnpc_vld_w1 	= 	(retry_inst_w2 & inst_vld_w2 & cwp_fastcmplt_w2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1755:           (dnrtry_inst_g & cwp_fastcmplt_g) | rstint_g) ? thrid_g[1:0] : pend_trap_tid_g[1:0]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1759:           (dnrtry_inst_g & cwp_fastcmplt_g) | rstint_g) ? thrid_g[1:0] : pend_trap_tid_g[1:0]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1827:           ((thread0_stg_m_buf & ~tlu_hyper_lite[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1828:            (thread1_stg_m_buf & ~tlu_hyper_lite[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1829:            (thread2_stg_m_buf & ~tlu_hyper_lite[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1830:            (thread3_stg_m_buf & ~tlu_hyper_lite[3])); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1833:           ((thread0_stg_m_buf & tlu_hpstate_enb[0] &  ~tlu_hpstate_priv[0] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1835:            (thread1_stg_m_buf & tlu_hpstate_enb[1] &  ~tlu_hpstate_priv[1] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1837:            (thread2_stg_m_buf & tlu_hpstate_enb[2] &  ~tlu_hpstate_priv[2] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1839:            (thread3_stg_m_buf & tlu_hpstate_enb[3] &  ~tlu_hpstate_priv[3] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1862:        ifu_tlu_rstint_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1865:        ifu_tlu_hwint_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1868:        ifu_tlu_swint_m & ~((thrid_g[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1872:assign ifu_thrd_flush_w[0] = inst_ifu_flush2_w & thread0_rsel_dec_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1873:assign ifu_thrd_flush_w[1] = inst_ifu_flush2_w & thread1_rsel_dec_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1874:assign ifu_thrd_flush_w[2] = inst_ifu_flush2_w & thread2_rsel_dec_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1875:assign ifu_thrd_flush_w[3] = inst_ifu_flush2_w & thread3_rsel_dec_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1891:assign	por_rstint0_g = por_rstint_g & thread0_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1892:assign	por_rstint1_g = por_rstint_g & thread1_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1893:assign	por_rstint2_g = por_rstint_g & thread2_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1894:assign	por_rstint3_g = por_rstint_g & thread3_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1908:assign	por_rstint0_w2 = por_rstint_w2 & thread0_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1909:assign	por_rstint1_w2 = por_rstint_w2 & thread1_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1910:assign	por_rstint2_w2 = por_rstint_w2 & thread2_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1911:assign	por_rstint3_w2 = por_rstint_w2 & thread3_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1918:assign 	rstint_taken = rstint_g & inst_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1922:assign 	hwint_taken = hwint_g & inst_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1925:// assign 	sirint_taken = sir_inst_g & inst_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1927:            sir_inst_g & inst_vld_g  & ~(pib_wrap_trap_nq_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1930:assign 	swint_taken = swint_g & inst_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1933:assign	swint_thrd0_taken = swint_taken & thread0_rsel_g & tlu_int_pstate_ie[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1934:assign	swint_thrd1_taken = swint_taken & thread1_rsel_g & tlu_int_pstate_ie[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1935:assign	swint_thrd2_taken = swint_taken & thread2_rsel_g & tlu_int_pstate_ie[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1936:assign	swint_thrd3_taken = swint_taken & thread3_rsel_g & tlu_int_pstate_ie[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2059:           (thrd0_traps & trp_lvl0_at_maxtl) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2062:           (thrd1_traps & trp_lvl1_at_maxtl) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2065:           (thrd2_traps & trp_lvl2_at_maxtl) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2068:           (thrd3_traps & trp_lvl3_at_maxtl) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2076:		((thrd0_traps & trp_lvl0_at_maxtl) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2077:		(thrd1_traps & trp_lvl1_at_maxtl) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2078:		(thrd2_traps & trp_lvl2_at_maxtl) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2079:		(thrd3_traps & trp_lvl3_at_maxtl)) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2088:              // (rstint_g | internal_wdr | (sir_inst_g & ~lsu_defr_trap_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2121:                         ~(ifu_ttype_tmp_g & (ifu_ttype_tmp_g < 9'h012)) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2153:    (exu_tlu_ttype_vld_m &  exu_tlu_ttype_m[8] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2166:assign htrap_ill_inst_g = htrap_ill_inst_uf_g & ~inst_ifu_flush_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2169:assign spu_ill_inst_m = spu_tlu_rsrv_illgl_m & inst_vld_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2189://             spu_ill_inst_uf_g & ~(inst_ifu_flush_w); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2191:           spu_ill_inst_uf_g & ~(inst_ifu_flush_w | lsu_tlu_early_flush_w);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2194:           ffu_ill_inst_g & (ifu_ttype_vld_tmp_g & (ifu_ttype_tmp_g == 9'h020));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2198:                         ~(ifu_ttype_vld_tmp_g   & (ifu_ttype_tmp_g < 9'h012)) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2202:                           (pib_priv_act_trap_g & ~ifu_ttype_vld_tmp_g)) ? 9'h037 : 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2207:           ((pib_priv_act_trap_m[0] & inst_vld_m & thread0_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2209:           ((pib_priv_act_trap_m[1] & inst_vld_m & thread1_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2211:           ((pib_priv_act_trap_m[2] & inst_vld_m & thread2_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2213:           ((pib_priv_act_trap_m[3] & inst_vld_m & thread3_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2316:           (pich_wrap_flg[0] & inst_vld_m & thread0_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2317:           (pich_onebelow_flg[0] & (inst_vld_m & thread0_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2318:           ((inst_vld_g & thread0_rsel_g) | (inst_vld_w2 & thread0_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2319:           (pich_twobelow_flg[0] & (inst_vld_m & thread0_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2320:           (inst_vld_g & thread0_rsel_g) & (inst_vld_w2 & thread0_wsel_w2))) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2321:            pib_trap_en[0] & ~(tlu_flush_pipe_w & thread0_rsel_g) & ~pend_pich_cnt_hld_noqual[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2325:           (pich_wrap_flg[1] & inst_vld_m & thread1_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2326:           (pich_onebelow_flg[1] & (inst_vld_m & thread1_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2327:           ((inst_vld_g & thread1_rsel_g) | (inst_vld_w2 & thread1_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2328:           (pich_twobelow_flg[1] & (inst_vld_m & thread1_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2329:           (inst_vld_g & thread1_rsel_g) & (inst_vld_w2 & thread1_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2330:            pib_trap_en[1] & ~(tlu_flush_pipe_w & thread1_rsel_g) & ~pend_pich_cnt_hld_noqual[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2334:           (pich_wrap_flg[2] & inst_vld_m & thread2_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2335:           (pich_onebelow_flg[2] & (inst_vld_m & thread2_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2336:           ((inst_vld_g & thread2_rsel_g) | (inst_vld_w2 & thread2_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2337:           (pich_twobelow_flg[2] & (inst_vld_m & thread2_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2338:           (inst_vld_g & thread2_rsel_g) & (inst_vld_w2 & thread2_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2339:            pib_trap_en[2] & ~(tlu_flush_pipe_w & thread2_rsel_g) & ~pend_pich_cnt_hld_noqual[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2343:           (pich_wrap_flg[3] & inst_vld_m & thread3_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2344:           (pich_onebelow_flg[3] & (inst_vld_m & thread3_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2345:           ((inst_vld_g & thread3_rsel_g) | (inst_vld_w2 & thread3_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2346:           (pich_twobelow_flg[3] & (inst_vld_m & thread3_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2347:           (inst_vld_g & thread3_rsel_g) & (inst_vld_w2 & thread3_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2348:            pib_trap_en[3] & ~(tlu_flush_pipe_w & thread3_rsel_g) & ~pend_pich_cnt_hld_noqual[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2360:           (pich_wrap_flg[0] & inst_vld_m & thread0_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2361:           (pich_onebelow_flg[0] & (inst_vld_m & thread0_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2362:           ((inst_vld_g & thread0_rsel_g) | (inst_vld_w2 & thread0_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2363:           (pich_twobelow_flg[0] & (inst_vld_m & thread0_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2364:           (inst_vld_g & thread0_rsel_g) & (inst_vld_w2 & thread0_wsel_w2))) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2365:           ~(tlu_flush_pipe_w & thread0_rsel_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2369:           (pich_wrap_flg[1] & inst_vld_m & thread1_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2370:           (pich_onebelow_flg[1] & (inst_vld_m & thread1_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2371:           ((inst_vld_g & thread1_rsel_g) | (inst_vld_w2 & thread1_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2372:           (pich_twobelow_flg[1] & (inst_vld_m & thread1_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2373:           (inst_vld_g & thread1_rsel_g) & (inst_vld_w2 & thread1_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2374:           ~(tlu_flush_pipe_w & thread1_rsel_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2378:           (pich_wrap_flg[2] & inst_vld_m & thread2_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2379:           (pich_onebelow_flg[2] & (inst_vld_m & thread2_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2380:           ((inst_vld_g & thread2_rsel_g) | (inst_vld_w2 & thread2_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2381:           (pich_twobelow_flg[2] & (inst_vld_m & thread2_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2382:           (inst_vld_g & thread2_rsel_g) & (inst_vld_w2 & thread2_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2383:           ~(tlu_flush_pipe_w & thread2_rsel_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2387:           (pich_wrap_flg[3] & inst_vld_m & thread3_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2388:           (pich_onebelow_flg[3] & (inst_vld_m & thread3_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2389:           ((inst_vld_g & thread3_rsel_g) | (inst_vld_w2 & thread3_wsel_w2))) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2390:           (pich_twobelow_flg[3] & (inst_vld_m & thread3_rsel_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2391:           (inst_vld_g & thread3_rsel_g) & (inst_vld_w2 & thread3_wsel_w2))) &   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2392:           ~(tlu_flush_pipe_w & thread3_rsel_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2396:           (pich_wrap_flg[0] & inst_vld_m & thread0_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2397:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2398:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2399:           (pich_twobelow_flg[0] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2400:            thread0_rsel_g & thread0_rsel_m & thread0_wsel_w2)) & pib_trap_en[0] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2401:            ~(tlu_flush_pipe_w & thread0_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2404:           (pich_wrap_flg[1] & inst_vld_m & thread1_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2405:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2406:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2407:           (pich_twobelow_flg[1] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2408:            thread1_rsel_g & thread1_rsel_m & thread1_wsel_w2)) & pib_trap_en[1] &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2409:            ~(tlu_flush_pipe_w & thread1_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2412:           (pich_wrap_flg[2] & inst_vld_m & thread2_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2413:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2414:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2415:           (pich_twobelow_flg[2] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2416:            thread2_rsel_g & thread2_rsel_m & thread2_wsel_w2)) & pib_trap_en[2] &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2417:            ~(tlu_flush_pipe_w & thread2_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2420:           (pich_wrap_flg[3] & inst_vld_m & thread3_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2421:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2422:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2423:           (pich_twobelow_flg[3] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2424:            thread3_rsel_g & thread3_rsel_m & thread3_wsel_w2)) & pib_trap_en[3] &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2425:            ~(tlu_flush_pipe_w & thread3_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2430:           (pich_wrap_flg[0] & inst_vld_m & thread0_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2431:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2432:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2433:           (pich_twobelow_flg[0] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2434:            thread0_rsel_g & thread0_rsel_m & thread0_wsel_w2)) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2435:            ~(tlu_flush_pipe_w & thread0_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2438:           (pich_wrap_flg[1] & inst_vld_m & thread1_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2439:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2440:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2441:           (pich_twobelow_flg[1] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2442:            thread1_rsel_g & thread1_rsel_m & thread1_wsel_w2)) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2443:            ~(tlu_flush_pipe_w & thread1_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2446:           (pich_wrap_flg[2] & inst_vld_m & thread2_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2447:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2448:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2449:           (pich_twobelow_flg[2] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2450:            thread2_rsel_g & thread2_rsel_m & thread2_wsel_w2)) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2451:            ~(tlu_flush_pipe_w & thread2_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2454:           (pich_wrap_flg[3] & inst_vld_m & thread3_rsel_m) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2455:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2456:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2457:           (pich_twobelow_flg[3] & inst_vld_m & inst_vld_g  & inst_vld_w2 & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2458:            thread3_rsel_g & thread3_rsel_m & thread3_wsel_w2)) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2459:            ~(tlu_flush_pipe_w & thread3_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2513:           pich_wrap_flg_m & tlu_pic_cnt_en_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2576:            ((~pic_hpstate_priv_e & ~pic_pstate_priv_e & pcr_ut_e) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2577:             (~pic_hpstate_enb_e  & pic_hpstate_priv_e & pcr_st_e) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2578:             (pic_hpstate_enb_e   & pic_pstate_priv_e  & ~pic_hpstate_priv_e & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2601:assign tlu_pich_cnt_hld = (thread0_stg_m & pend_pich_cnt_hld_early[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2602:			  (thread1_stg_m & pend_pich_cnt_hld_early[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2603:			  (thread2_stg_m & pend_pich_cnt_hld_early[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2604:			  (thread3_stg_m & pend_pich_cnt_hld_early[3]) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2622:wire tlu_pic_cnt_en_m_prequal = pic_cnt_en_m & pic_trap_en_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2624:assign tlu_pic_cnt_en_m = tlu_pic_cnt_en_m_prequal & ~tlu_pich_cnt_hld;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2710:           pib_wrap_trap_nq_g & ~lsu_tlu_defr_trp_taken_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2729:assign ffu_ill_inst_g = ffu_ill_inst_uf_g & ~inst_ifu_flush_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2741:assign lsu_ill_inst_g = lsu_ill_inst_uf_g & ~inst_ifu_flush_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2757:assign lsu_defr_trp_taken_w2[0] = lsu_defr_trap_w2 & thread0_wsel_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2758:assign lsu_defr_trp_taken_w2[1] = lsu_defr_trap_w2 & thread1_wsel_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2759:assign lsu_defr_trp_taken_w2[2] = lsu_defr_trap_w2 & thread2_wsel_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2760:assign lsu_defr_trp_taken_w2[3] = lsu_defr_trap_w2 & thread3_wsel_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2765:assign lsu_defr_trap_g = lsu_tlu_defr_trp_taken_g & ~ifu_tlu_flush_fd_w; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2794:assign pib_priv_act_trap_g = pib_priv_act_trap_uf_g & ~inst_ifu_flush_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2807:            (local_sync_trap_g & ~inst_ifu_flush2_w) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2841:           exu_ue_trap_g & exu_ttype_vld_g & ~immu_miss_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2846:            ifu_ttype_vld_g & ~((|tlz_trap_g[`TLU_THRD_NUM-1:0]) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2853:            ~(ifu_ttype_vld_g & ~exu_higher_pri_g) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2854:             ((exu_ttype_vld_g & ~early_dside_trap_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2855:			 ((exu_ttype_vld_g &  early_dside_trap_g) & ~local_higher_ttype_flg));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2965:    .en  (exu_tlu_spill & spill_thrd0),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2976:    .en  (exu_tlu_spill & spill_thrd1),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2987:    .en  (exu_tlu_spill & spill_thrd2),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2998:    .en  (exu_tlu_spill & spill_thrd3),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3016://            local_lsu_async_ttype_vld_w & dmmu_async_thrd0 & ~lsu_tlu_defr_trp_taken_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3017:            local_lsu_async_ttype_vld_w & dmmu_async_thrd0 & ~lsu_defr_trp_taken_w2[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3019://            local_lsu_async_ttype_vld_w & dmmu_async_thrd1 & ~lsu_tlu_defr_trp_taken_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3020:           local_lsu_async_ttype_vld_w & dmmu_async_thrd1 & ~lsu_defr_trp_taken_w2[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3022://            local_lsu_async_ttype_vld_w & dmmu_async_thrd2 & ~lsu_tlu_defr_trp_taken_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3023:           local_lsu_async_ttype_vld_w & dmmu_async_thrd2 & ~lsu_defr_trp_taken_w2[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3025://           local_lsu_async_ttype_vld_w & dmmu_async_thrd3 & ~lsu_tlu_defr_trp_taken_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3026:           local_lsu_async_ttype_vld_w & dmmu_async_thrd3 & ~lsu_defr_trp_taken_w2[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3086:		(exu_tlu_spill & spill_thrd0) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3097:	       (exu_tlu_spill & spill_thrd0) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3104:	      ((exu_tlu_spill & spill_thrd0) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3128:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[0] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3144:	       (exu_tlu_spill & spill_thrd1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3151:	      ((exu_tlu_spill & spill_thrd1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3164:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[1] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3169:		(exu_tlu_spill & spill_thrd1) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3190:	       (exu_tlu_spill & spill_thrd2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3197:	      ((exu_tlu_spill & spill_thrd2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3210:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[2] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3215:		(exu_tlu_spill & spill_thrd2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3236:		   (exu_tlu_spill & spill_thrd3) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3243:	      ((exu_tlu_spill & spill_thrd3) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3255:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[3] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3259:		(exu_tlu_spill & spill_thrd3) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3366:	((sync_trap_taken_g) | (dnrtry_inst_g & cwp_fastcmplt_g))  ? thrid_g[1:0] :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3394:            rstint_g | (sir_inst_g & ~(lsu_defr_trap_g | pib_wrap_trap_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3396:            // rstint_g | (sir_inst_g & ~lsu_defr_trap_g) | rst_tri_en;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3424:           final_ttype_sel_w2[0] | (hyper_wdr_trap_w2 & ~lsu_defr_trap_w2);  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3437:                inst_vld_g & ~lsu_defr_trap_g); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3440:            (local_sync_trap_g & ~(lsu_tlu_priv_action_g | misalign_addr_ldst_atm_g))) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3442:             inst_vld_g) & ~lsu_defr_trap_g & ~pib_wrap_trap_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3444:           (((lsu_tlu_ttype_vld_m2 & inst_vld_g) | va_oor_data_acc_excp_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3445:           ~(|tba_ttype_sel_g[1:0])) | (lsu_defr_trap_g & ~(rstint_g | rst_tri_en)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3494:            (local_sync_trap_g & ~(lsu_tlu_priv_action_g | misalign_addr_ldst_atm_g))) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3496:             inst_vld_g) & ~lsu_defr_trap_g & ~pib_wrap_trap_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3498:           ((lsu_tlu_ttype_vld_m2 & inst_vld_g) | va_oor_data_acc_excp_g)  & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3499:           ~(|final_ttype_sel_g[1:0]) | (lsu_defr_trap_g & ~(rst_tri_en | rstint_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3518:    .sel1 (va_oor_data_acc_excp_g & ~lsu_defr_trap_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3548:    .sel1 (va_oor_data_acc_excp_w2 & ~lsu_defr_trap_w2),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3675:assign rst_hwdr_ttype_sel[1] = hyper_wdr_trap & ~reset_sel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3699:assign rst_hwdr_ttype_sel_w2 = hyper_wdr_trap_w2 & ~reset_sel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3741:            // local_early_flush_pipe_w & ~(reset_sel_g | hwint_g | swint_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3756:            (local_early_flush_pipe_w & ~ifu_tlu_flush_fd_w) & ~rst_tri_en & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3773:assign final_offset_en_g[0] = trap_to_redmode & ~(sir_inst_g | internal_wdr);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3774:assign final_offset_en_g[1] = internal_wdr & ~final_offset_en_g[0]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3816:           local_select_tba_w2 & ~(rst_tri_en | tlu_self_boot_rst_w2); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3891:           hyper_wdr_early_trap_w2 & (tlu_priv_traps_w2 & ~lsu_defr_trap_w2);  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3936:           ~tlu_trap_to_hyper_w2 & (tlu_priv_traps_w2 & ~lsu_defr_trap_w2); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3962:           (pib_wrap_trap_g & ~(|tlz_trap_g[`TLU_THRD_NUM-1:0]) & inst_vld_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3963:           (swint_g & ~(|tlz_trap_g[`TLU_THRD_NUM-1:0]) & inst_vld_g); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3966:           exu_ttype_vld_g & ((early_ttype_g[8:0] == 9'h029) | (early_ttype_g[8:0] == 9'h034));
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3972:          early_priv_traps_g & early_ttype_sel[2]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3974:           early_priv_traps_g & ~early_ttype_sel[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3977:          lsu_tlu_wtchpt_trp_g & ~(misalign_addr_jmpl_rtn_g | misalign_addr_ldst_atm_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3979://          lsu_tlu_wtchpt_trp_g & ~(lsu_tlu_priv_violtn_g | misalign_addr_jmpl_rtn_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4017:           wsr_inst_g_unflushed & inst_vld_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4023:           (((wsr_inst_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4039:           (((wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4062:           (tsa_wr_tid_sel_w2 & lsu_defr_trap_w2) ? true_trap_tid_w2[1:0]:
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4063:           ((tsa_wr_tid_sel_w2 & ~lsu_defr_trap_w2)? thrid_w2[1:0] :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4173:assign  tt_init_en =  reset_d1 & tlu_rst_l;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4282:                          stick_rw_d) & ~asr_priv & ifu_tlu_rsr_inst_d;	// =0; non-privileged.
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4878:// assign	wsr_inst_g = wsr_inst_g_unflushed & ~tlu_ifu_flush_pipe_w & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4879:assign	wsr_inst_g = wsr_inst_g_unflushed & ~local_early_flush_pipe_w & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4881:           wsr_inst_g_unflushed & ~local_early_flush_pipe_w & inst_vld_nf_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4961:	(thread0_rsel_e & tick_npt0) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4962:		(thread1_rsel_e & tick_npt1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4963:			(thread2_rsel_e & tick_npt2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4964:				(thread3_rsel_e & tick_npt3);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4967:	(tick_npriv_r_g & ~ifu_ttype_vld_tmp_g) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4968:	   ((tick_npt0 & thread0_rsel_g & tlu_none_priv[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4969:		(tick_npt1 & thread1_rsel_g & tlu_none_priv[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4970:		(tick_npt2 & thread2_rsel_g & tlu_none_priv[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4971:		(tick_npt3 & thread3_rsel_g & tlu_none_priv[3])); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4975:	 (tick_npriv_r_m & ~ifu_ttype_vld_m) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4976:	((tick_npt0 & thread0_rsel_m & tlu_none_priv[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4977:	 (tick_npt1 & thread1_rsel_m & tlu_none_priv[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4978:	 (tick_npt2 & thread2_rsel_m & tlu_none_priv[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4979:	 (tick_npt3 & thread3_rsel_m & tlu_none_priv[3])); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4983:	((tick_npt0 & thread0_stg_m_buf & tlu_none_priv[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4984:	 (tick_npt1 & thread1_stg_m_buf & tlu_none_priv[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4985:	 (tick_npt2 & thread2_stg_m_buf & tlu_none_priv[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4986:	 (tick_npt3 & thread3_stg_m_buf & tlu_none_priv[3])); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5010:assign swint_thrd_g[0]= swint_nq_g & thread0_rsel_g & tlu_int_pstate_ie[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5011:assign swint_thrd_g[1]= swint_nq_g & thread1_rsel_g & tlu_int_pstate_ie[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5012:assign swint_thrd_g[2]= swint_nq_g & thread2_rsel_g & tlu_int_pstate_ie[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5013:// assign swint_thrd_g[3]= swint_nq_g & thread3_rsel_g & tlu_int_pstate_ie[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5029:assign penc_sel_user_update = sftint_user_update_w2 & ~swint_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5034:       (swint_g & thread0_rsel_g) | (penc_sel_user_update & thread0_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5036:       (swint_g & thread1_rsel_g) | (penc_sel_user_update & thread1_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5038:       (swint_g & thread2_rsel_g) | (penc_sel_user_update & thread2_wsel_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5062:    .din (sftint_user_update_g & thread0_rsel_dec_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5071:    .din (sftint_user_update_g & thread1_rsel_dec_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5081:    .din (sftint_user_update_g & thread2_rsel_dec_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5091:    .din (sftint_user_update_g & thread3_rsel_dec_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5169:assign	tlu_set_sftint_l_g   =  ~(set_sftint_g & wsr_inst_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5170:assign	tlu_clr_sftint_l_g   =  ~(clr_sftint_g & wsr_inst_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5171:assign	tlu_wr_sftint_l_g    =  ~(sftint_rg_rw_g & wsr_inst_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5178:              wsr_inst_g & thread0_rsel_dec_g) & tlu_rst_l;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5181:              wsr_inst_g & thread1_rsel_dec_g) & tlu_rst_l;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5184:              wsr_inst_g & thread2_rsel_dec_g) & tlu_rst_l;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5187:              wsr_inst_g & thread3_rsel_dec_g) & tlu_rst_l;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5195:            thread1_rsel_dec_g & ~rst_tri_en; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5198:            thread2_rsel_dec_g & ~rst_tri_en; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5201:            thread3_rsel_dec_g & ~rst_tri_en; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5305:assign wsr_tick_intset_g = ~(tlu_set_sftint_l_g & tlu_wr_sftint_l_g) & tlu_wsr_data_w[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5309:assign wsr_stick_intset_g = ~(tlu_set_sftint_l_g & tlu_wr_sftint_l_g) & tlu_wsr_data_b16_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5318:assign	tickcmp_int[0] = tlu_tick_match & ~tick_intdis0 & tlu_tickcmp_sel[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5319:assign	tickcmp_int[1] = tlu_tick_match & ~tick_intdis1 & tlu_tickcmp_sel[1];   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5320:assign	tickcmp_int[2] = tlu_tick_match & ~tick_intdis2 & tlu_tickcmp_sel[2]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5321:assign	tickcmp_int[3] = tlu_tick_match & ~tick_intdis3 & tlu_tickcmp_sel[3]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5400:assign	stickcmp_int[0] = tlu_stick_match & ~stick_intdis0 & tlu_tickcmp_sel[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5401:assign	stickcmp_int[1] = tlu_stick_match & ~stick_intdis1 & tlu_tickcmp_sel[1];   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5402:assign	stickcmp_int[2] = tlu_stick_match & ~stick_intdis2 & tlu_tickcmp_sel[2]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5403:assign	stickcmp_int[3] = tlu_stick_match & ~stick_intdis3 & tlu_tickcmp_sel[3]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5491:assign	pil0_en	= pil_rw_g & wsr_inst_g & thread0_wsel_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5492:assign	pil1_en	= pil_rw_g & wsr_inst_g & thread1_wsel_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5493:assign	pil2_en	= pil_rw_g & wsr_inst_g & thread2_wsel_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5494:assign	pil3_en	= pil_rw_g & wsr_inst_g & thread3_wsel_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5578:            (sync_trap_taken_g & thread0_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5581:            (tlu_gl_rw_g & wsr_inst_g))); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5619:assign	trp_lvl0_incr_w2 = thrd0_traps_w2 & ~trp_lvl0_at_maxtl;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5622:	   (tl_rw_w2 & wsr_inst_w2 & thread0_wsel_w2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5629:           (tl_rw_w2 & wsr_inst_w2 & thread0_wsel_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5654:            (sync_trap_taken_g & thread1_rsel_g ) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5657:            (tlu_gl_rw_g & wsr_inst_g))); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5695:assign	trp_lvl1_incr_w2 = thrd1_traps_w2 & ~trp_lvl1_at_maxtl;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5698:	   (tl_rw_w2 & wsr_inst_w2 & thread1_wsel_w2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5705:           (tl_rw_w2 & wsr_inst_w2 & thread1_wsel_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5731:            (sync_trap_taken_g & thread2_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5734:             (tlu_gl_rw_g & wsr_inst_g))); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5772:assign	trp_lvl2_incr_w2 = thrd2_traps_w2 & ~trp_lvl2_at_maxtl;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5775:	   (tl_rw_w2 & wsr_inst_w2 & thread2_wsel_w2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5782:           (tl_rw_w2 & wsr_inst_w2 & thread2_wsel_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5807:            (sync_trap_taken_g & thread3_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5810:            (tlu_gl_rw_g & wsr_inst_g))); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5848:assign	trp_lvl3_incr_w2 = thrd3_traps_w2 & ~trp_lvl3_at_maxtl;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5851:	   (tl_rw_w2 & wsr_inst_w2 & thread3_wsel_w2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5859:           (tl_rw_w2 & wsr_inst_w2 & thread3_wsel_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5943:// modified for bug 4434 & 4758
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5946:          // ~(ifu_rstint_m | (ifu_hwint_m  & tlu_int_pstate_ie[0])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5947:            inst_vld_m & tlu_lsu_tl_zero[0] & thread0_rsel_m & tlz_thread[0] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5951:          // ~(ifu_rstint_m | (ifu_hwint_m & tlu_int_pstate_ie[1])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5952:            inst_vld_m & tlu_lsu_tl_zero[1] & thread1_rsel_m & tlz_thread[1] &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5956:          // ~(ifu_rstint_m | (ifu_hwint_m & tlu_int_pstate_ie[2])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5957:            inst_vld_m & tlu_lsu_tl_zero[2] & thread2_rsel_m & tlz_thread[2] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5961:          // ~(ifu_rstint_m | (ifu_hwint_m & tlu_int_pstate_ie[3])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5962:            inst_vld_m & tlu_lsu_tl_zero[3] & thread3_rsel_m & tlz_thread[3] &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5968:            tlu_lsu_tl_zero[0] & thread0_rsel_m & tlz_thread[0] & ~tlu_hpstate_priv[0] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5971:            tlu_lsu_tl_zero[1] & thread1_rsel_m & tlz_thread[1] & ~tlu_hpstate_priv[1] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5974:            tlu_lsu_tl_zero[2] & thread2_rsel_m & tlz_thread[2] & ~tlu_hpstate_priv[2] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5977:            tlu_lsu_tl_zero[3] & thread3_rsel_m & tlz_thread[3] & ~tlu_hpstate_priv[3] & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6007:            (dside_sync_trap_g & inst_vld_g) | local_early_flush_pipe_w;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6010:           (early_dside_trap_g & inst_vld_g) | lsu_tlu_defr_trp_taken_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6013:           // (lsu_defr_trap_g & (thrid_g[1:0] == thrid_w2[1:0]))  |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6019:           (lsu_tlu_early_flush_w & inst_vld_nf_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6035:           lsu_tlu_ttype_vld_m2 & inst_vld_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6123:assign	tlu_tag_access_ctxt_sel_m[0] = iside_trap &  thread_tl_zero_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6124:assign	tlu_tag_access_ctxt_sel_m[1] = iside_trap & ~thread_tl_zero_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6134:// 	= exu_tlu_va_oor_m & ~pstate_am & ~memref_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6166:	(thread0_rsel_m & tlu_isfsr_flt_vld[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6167:	(thread1_rsel_m & tlu_isfsr_flt_vld[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6168:	(thread2_rsel_m & tlu_isfsr_flt_vld[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6169:	(thread3_rsel_m & tlu_isfsr_flt_vld[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6174:	(thread0_rsel_m & tlu_pstate_am[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6175:	(thread1_rsel_m & tlu_pstate_am[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6176:	(thread2_rsel_m & tlu_pstate_am[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6177:	(thread3_rsel_m & tlu_pstate_am[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6191:	(thread0_rsel_m & tlu_pstate_priv[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6192:	(thread1_rsel_m & tlu_pstate_priv[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6193:	(thread2_rsel_m & tlu_pstate_priv[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6194:	(thread3_rsel_m & tlu_pstate_priv[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6199:	(thread0_rsel_g & tlu_lsu_tl_zero[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6200:	(thread1_rsel_g & tlu_lsu_tl_zero[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6201:	(thread2_rsel_g & tlu_lsu_tl_zero[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6202:	(thread3_rsel_g & tlu_lsu_tl_zero[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6237:            isfsr_trp_wr_g & inst_vld_nf_g & thread0_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6239:            isfsr_trp_wr_g & inst_vld_nf_g & thread1_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6241:            isfsr_trp_wr_g & inst_vld_nf_g & thread2_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6243:            isfsr_trp_wr_g & inst_vld_nf_g & thread3_rsel_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6293:assign	dmmu_va_oor_m = exu_tlu_va_oor_m & ~pstate_am & memref_m & ~lsu_tlu_squash_va_oor_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6314:           (dnrtry_inst_g) | (tlu_gl_rw_g & wsr_inst_g); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6394:assign	pending_dntry0_taken = cwp_cmplt0_pending & pending_thrd0_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6395:assign	pending_dntry1_taken = cwp_cmplt1_pending & pending_thrd1_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6396:assign	pending_dntry2_taken = cwp_cmplt2_pending & pending_thrd2_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6397:assign	pending_dntry3_taken = cwp_cmplt3_pending & pending_thrd3_event_taken; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6407:		(cwp_cmplt0_pending & pending_thrd0_event_taken & cwp_retry0) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6408:		(cwp_cmplt1_pending & pending_thrd1_event_taken & cwp_retry1) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6409:		(cwp_cmplt2_pending & pending_thrd2_event_taken & cwp_retry2) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6410:		(cwp_cmplt3_pending & pending_thrd3_event_taken & cwp_retry3); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6431:           tsa_ttype_en & tsa_wr_vld[1] & thread0_wtrp_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6433:           tsa_ttype_en & tsa_wr_vld[1] & thread1_wtrp_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6435:           tsa_ttype_en & tsa_wr_vld[1] & thread2_wtrp_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6437:           tsa_ttype_en & tsa_wr_vld[1] & thread3_wtrp_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6441:           tsa_rd_vld_m & thread0_rsel_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6443:           tsa_rd_vld_m & thread1_rsel_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6445:           tsa_rd_vld_m & thread2_rsel_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6447:           tsa_rd_vld_m & thread3_rsel_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6591:    .sel1 (va_oor_data_acc_excp_g & ~lsu_defr_trap_g),
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:363:           tsa_ttype_en & tsa1_wr_vld & tsa_wsel_thrd_w2[0]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:365:           tsa_ttype_en & tsa1_wr_vld & tsa_wsel_thrd_w2[1]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:367:           tsa_ttype_en & tsa1_wr_vld & tsa_wsel_thrd_w2[2]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:369:           tsa_ttype_en & tsa1_wr_vld & tsa_wsel_thrd_w2[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:373:           tsa_rd_vld_m & thrd_sel_m[0]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:375:           tsa_rd_vld_m & thrd_sel_m[1]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:377:           tsa_rd_vld_m & thrd_sel_m[2]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:379:           tsa_rd_vld_m & thrd_sel_m[3]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:601:           tlu_pic_onebelow_m & tlu_pic_cnt_en_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v:604:           tlu_pic_twobelow_m & tlu_pic_cnt_en_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:274:assign pib_priv_act_trap_m[0] = pic_npriv_rw_m & pcr0[`PIB_PCR_PRIV]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:275:assign pib_priv_act_trap_m[1] = pic_npriv_rw_m & pcr1[`PIB_PCR_PRIV]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:276:assign pib_priv_act_trap_m[2] = pic_npriv_rw_m & pcr2[`PIB_PCR_PRIV]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:277:assign pib_priv_act_trap_m[3] = pic_npriv_rw_m & pcr3[`PIB_PCR_PRIV]; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:461:           tlu_wsr_inst_nq_g & ~ifu_tlu_flush_fd_w & tlu_thread_wsel_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:463:           tlu_wsr_inst_nq_g & ~ifu_tlu_flush_fd_w & tlu_thread_wsel_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:465:           tlu_wsr_inst_nq_g & ~ifu_tlu_flush_fd_w & tlu_thread_wsel_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:467:           tlu_wsr_inst_nq_g & ~ifu_tlu_flush_fd_w & tlu_thread_wsel_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:732:assign imiss_thread_g[0] = imiss_g & tlu_thread_wsel_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:733:assign imiss_thread_g[1] = imiss_g & tlu_thread_wsel_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:734:assign imiss_thread_g[2] = imiss_g & tlu_thread_wsel_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:735:assign imiss_thread_g[3] = imiss_g & tlu_thread_wsel_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:738:assign immu_miss_thread_g[0] = immu_miss_g & tlu_thread_wsel_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:739:assign immu_miss_thread_g[1] = immu_miss_g & tlu_thread_wsel_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:740:assign immu_miss_thread_g[2] = immu_miss_g & tlu_thread_wsel_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:741:assign immu_miss_thread_g[3] = immu_miss_g & tlu_thread_wsel_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:744:assign dmmu_miss_thread_g[0] = lsu_tlu_dmmu_miss_g & tlu_thread_wsel_g[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:745:assign dmmu_miss_thread_g[1] = lsu_tlu_dmmu_miss_g & tlu_thread_wsel_g[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:746:assign dmmu_miss_thread_g[2] = lsu_tlu_dmmu_miss_g & tlu_thread_wsel_g[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:747:assign dmmu_miss_thread_g[3] = lsu_tlu_dmmu_miss_g & tlu_thread_wsel_g[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:751:           ffu_tlu_fpu_cmplt & (~ffu_tlu_fpu_tid[0] & ~ffu_tlu_fpu_tid[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:753:           ffu_tlu_fpu_cmplt & (ffu_tlu_fpu_tid[0]  & ~ffu_tlu_fpu_tid[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:755:           ffu_tlu_fpu_cmplt & (~ffu_tlu_fpu_tid[0] &  ffu_tlu_fpu_tid[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:757:           ffu_tlu_fpu_cmplt & (ffu_tlu_fpu_tid[0]  &  ffu_tlu_fpu_tid[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1714:// assign rsr_data_sel_e[1] = ~pcr_rw_e & (pic_npriv_rw_e | pic_priv_rw_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:24://	Description:	MMU Control - I & D.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:512:        ~(lsu_mmu_flush_pipe_w & (thrid_m[1:0] == thrid_g[1:0])) ; // really lsu_flush_pipe_w
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:527:assign	trp_vld_m = flush_w_inst_vld_m & ~priority_squash_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:570:assign	ld_inst_g = ld_inst_unflushed & inst_vld_g & ~local_flush_w ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:571://assign	ld_inst_g = ld_inst_unflushed & inst_vld_g & ~(dmmu_sync_illgl_va_g | immu_sync_illgl_va_g) & ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:573:assign	st_inst_g = st_inst_unflushed & inst_vld_g & ~local_flush_w & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:575://assign	st_inst_g = st_inst_unflushed & inst_vld_g & ~(dmmu_sync_illgl_va_g | immu_sync_illgl_va_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:616:immu_zctxt_ps0_tsb_e | immu_nzctxt_ps0_tsb_e) & ~sehold_d1 & ~rst_tri_en) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:620:immu_zctxt_ps1_tsb_e | immu_nzctxt_ps1_tsb_e) & ~sehold_d1 & ~rst_tri_en) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:647:assign	sehold_d1 = sehold_out & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:654:(dmmu_decode_asi58_m | immu_decode_asi50_m) & va_54_eq_3 & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:659:assign	dmmu_sync_fsr_m_sel	= (dmmu_decode_asi58_m & va_54_eq_1) | rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:660:assign	dmmu_sync_far_m_sel	= (dmmu_decode_asi58_m & va_54_eq_2) & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:661:assign	immu_sync_fsr_m_sel	= (immu_decode_asi50_m & va_54_eq_1) & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:693:assign immu_miss_vld_g = immu_miss_g & inst_vld_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:699:                        & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:701:                        & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:703:assign	dmra_lng_lat_rd = ((dmmu_data_in_en | dmmu_data_access_en) & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:704:assign	imra_lng_lat_rd = ((immu_data_in_en | immu_data_access_en) & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:715:	(dmra_ldst & st_inst_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:717:	& trp_vld_g & ~flush_mmuasi_wr ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:723:	(imra_ldst & st_inst_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:725:	(immu_miss_vld_g & ~flush_mmuasi_wr) | isfsr_trap ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:752:		& st_inst_unflushed & ~tag_access_nctxt_g)	 |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:755:		& inst_vld_g & ~tag_access_nctxt_g)	 |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:756:	(idside_nzctxt_accwr_early_g & st_wr_g) ; // Bug 4828
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:762:	(idmra_fault_rd_d & ~tacc_nctxt) |  // => fault-based rd
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:781:assign st_wr_g = st_inst_unflushed & ~local_flush_w ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:783:	(immu_tag_access_en & st_wr_g) | immu_miss_g | (isfsr_trap) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:785:	(dmmu_tag_access_en & st_wr_g) | lsu_tlu_dmmu_miss_g | lsu_tlu_daccess_excptn_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:807:assign        tag_access_wdata_sel[1] = tlu_itag_acc_sel_g & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:808:assign        tag_access_wdata_sel[2] = (dmra_ldst | imra_ldst) & st_wr_g & ~rst_tri_en ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:827:assign	itacc_ctxt_en[0] = thread0_sel_g & mra_itag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:828:assign	itacc_ctxt_en[1] = thread1_sel_g & mra_itag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:829:assign	itacc_ctxt_en[2] = thread2_sel_g & mra_itag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:830:assign	itacc_ctxt_en[3] = thread3_sel_g & mra_itag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:831:assign	dtacc_ctxt_en[0] = thread0_sel_g & mra_dtag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:832:assign	dtacc_ctxt_en[1] = thread1_sel_g & mra_dtag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:833:assign	dtacc_ctxt_en[2] = thread2_sel_g & mra_dtag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:834:assign	dtacc_ctxt_en[3] = thread3_sel_g & mra_dtag_acc_en & mra_wr_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:917:assign	tlu_int_asi_load =  ld_inst_g & alt_space_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:918:assign	tlu_int_asi_store =  st_inst_g & alt_space_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:982:	immu_sync_supported_asi & ~(immu_tag_target_en | immu_sync_fsr_en | immu_tsb_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1114:	 (asi_state_d[6:4] == 3'h3)) & ifu_tlu_alt_space_d & ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1117:// use lower hex. need to distinguish 1 & 2 between both accesses.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1121:	(asi_state_d[3:0] == 4'b0010)) & asi_state_d[5])  | // 2 ;1 & 2 need distinction between I&D	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1140:		ifu_tlu_alt_space_d & ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1152:		ifu_tlu_alt_space_d & ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1160:		 ({asi_state_e[7:0]} == {8'h58}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1162:		 ({asi_state_e[7:0]} == {8'h59}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1164:		 ({asi_state_e[7:0]} == {8'h5A}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1166:		 ({asi_state_e[7:0]} == {8'h5B}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1168:		 ({asi_state_e[7:0]} == {8'h31}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1170:		 ({asi_state_e[7:0]} == {8'h32}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1172:		 ({asi_state_e[7:0]} == {8'h39}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1174:		 ({asi_state_e[7:0]} == {8'h3A}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1176:		 ({asi_state_e[7:0]} == {8'h33}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1178:		 ({asi_state_e[7:0]} == {8'h3B}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1181:		 ({asi_state_e[7:0]} == {8'h50}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1183:		 ({asi_state_e[7:0]} == {8'h51}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1185:		 ({asi_state_e[7:0]} == {8'h52}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1187:		 ({asi_state_e[7:0]} == {8'h35}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1189:		 ({asi_state_e[7:0]} == {8'h36}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1191:		 ({asi_state_e[7:0]} == {8'h3D}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1193:		 ({asi_state_e[7:0]} == {8'h3E}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1195:		 ({asi_state_e[7:0]} == {8'h37}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1197:		 ({asi_state_e[7:0]} == {8'h3F}) & alt_space_e & memref_e ; 	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1225:assign	dmmu_tag_target_en_m = dmmu_decode_asi58_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1226:assign	dmmu_tag_access_en_m = dmmu_decode_asi58_m & (early_va_m[7:0] == 8'h30) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1227:assign	dmmu_sync_fsr_en_m = dmmu_decode_asi58_m & (early_va_m[7:0] == 8'h18) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1228:assign	dmmu_sync_far_en_m = dmmu_decode_asi58_m & (early_va_m[7:0] == 8'h20) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1229:assign	dmmu_zctxt_ps0_tsb_en_m = dmmu_zctxt_ps0_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1230:assign	dmmu_zctxt_ps1_tsb_en_m = dmmu_zctxt_ps1_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1231:assign	dmmu_nzctxt_ps0_tsb_en_m = dmmu_nzctxt_ps0_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1232:assign	dmmu_nzctxt_ps1_tsb_en_m = dmmu_nzctxt_ps1_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1233:assign	dmmu_zctxt_cfg_en_m = dmmu_zctxt_cfg_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1234:assign	dmmu_nzctxt_cfg_en_m = dmmu_nzctxt_cfg_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1235:assign	dmmu_8k_ptr_en_m = dmmu_8k_ptr_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1236:assign	dmmu_64k_ptr_en_m = dmmu_64k_ptr_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1237:assign	dmmu_direct_ptr_en_m = dmmu_direct_ptr_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1258:assign	dmmu_sync_illgl_va_m = dmmu_sync_supported_asi_m & ~(dmmu_tag_target_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1267:assign	immu_tag_target_en_m = immu_decode_asi50_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1268:assign	immu_tag_access_en_m = immu_decode_asi50_m & (early_va_m[7:0] == 8'h30) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1269:assign	immu_sync_fsr_en_m = immu_decode_asi50_m & (early_va_m[7:0] == 8'h18) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1270:assign	immu_zctxt_ps0_tsb_en_m = immu_zctxt_ps0_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1271:assign	immu_zctxt_ps1_tsb_en_m = immu_zctxt_ps1_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1272:assign	immu_nzctxt_ps0_tsb_en_m = immu_nzctxt_ps0_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1273:assign	immu_nzctxt_ps1_tsb_en_m = immu_nzctxt_ps1_tsb_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1274:assign	immu_zctxt_cfg_en_m = immu_zctxt_cfg_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1275:assign	immu_nzctxt_cfg_en_m = immu_nzctxt_cfg_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1276:assign	immu_8k_ptr_en_m = immu_8k_ptr_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1277:assign	immu_64k_ptr_en_m = immu_64k_ptr_m & (early_va_m[7:0] == 8'h00) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1303:assign	immu_sync_illgl_va_m = immu_sync_supported_asi_m & ~(immu_tag_target_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1363:		 dmmu_inv_all_asi & tlb_ldst_inst_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1457:assign	tlb_st_inst_g = tlb_st_inst_unflushed & ~(dmmu_async_illgl_va_g | immu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1458:assign	tlb_ld_inst_g = tlb_ld_inst_unflushed & ~(dmmu_async_illgl_va_g | immu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1460:assign	dsfsr_asi_wr_en[0] = dmmu_sync_fsr_en & st_inst_g & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1461:assign	dsfsr_asi_wr_en[1] = dmmu_sync_fsr_en & st_inst_g & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1462:assign	dsfsr_asi_wr_en[2] = dmmu_sync_fsr_en & st_inst_g & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1463:assign	dsfsr_asi_wr_en[3] = dmmu_sync_fsr_en & st_inst_g & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1465:assign	dmmu_any_sfsr_wr = dmmu_sync_fsr_en & st_inst_g ; //|(dsfsr_asi_wr_en[3:0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1471:~((dmmu_sync_far_en & st_inst_g & thread0_sel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1474:~((dmmu_sync_far_en & st_inst_g & thread1_sel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1477:~((dmmu_sync_far_en & st_inst_g & thread2_sel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1480:~((dmmu_sync_far_en & st_inst_g & thread3_sel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1485:assign	dmmu_csm_in_wr_en = dmmu_csm_in_en & tlb_st_inst_g ;	// Write-Only.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1486:assign	dmmu_csm_access_wr_en = dmmu_csm_access_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1488:assign	dmmu_csm_access_rd_en = dmmu_csm_access_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1490:assign	dmmu_data_in_wr_en = dmmu_data_in_en & tlb_st_inst_g ;	// Write-Only.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1491:assign	dmmu_data_access_wr_en = dmmu_data_access_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1493:assign	dmmu_data_access_rd_en = dmmu_data_access_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1496:assign	dmmu_tag_read_rd_en = dmmu_tag_read_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1573://assign	tlu_dtlb_rw_index_vld_g  = dtlb_rw_index_vld_g | (dtlb_rw_index_vld_pend & ~dtlb_done_d1) ; //Bug3974
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1574://assign	tlu_dtlb_rw_index_vld_g  = dtlb_rw_index_vld_g | (dtlb_rw_index_vld_pend & ~lsu_tlu_dtlb_done) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1591:assign	ddemap_by_page  = dmmu_demap_en & ~tlb_ldst_va_g[7] & ~tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1592:assign	ddemap_by_ctxt  = dmmu_demap_en & ~tlb_ldst_va_g[7] &  tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1593:assign	ddemap_all      = dmmu_demap_en &  tlb_ldst_va_g[7] & ~tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1609:assign	dmmu_inv_all_g = dmmu_invalidate_all_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1636:assign	tlu_dtlb_invalidate_all_g = dmmu_inv_all_g | (dmmu_inv_all_pend & ~dtlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1637://assign	tlu_dtlb_invalidate_all_g = dmmu_inv_all_g | (dmmu_inv_all_pend & ~lsu_tlu_dtlb_done) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1684:		 immu_inv_all_asi & tlb_ldst_inst_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1724:assign	isfsr_asi_wr_en[0] = immu_sync_fsr_en & st_inst_g & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1725:assign	isfsr_asi_wr_en[1] = immu_sync_fsr_en & st_inst_g & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1726:assign	isfsr_asi_wr_en[2] = immu_sync_fsr_en & st_inst_g & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1727:assign	isfsr_asi_wr_en[3] = immu_sync_fsr_en & st_inst_g & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1729:assign	immu_any_sfsr_wr = immu_sync_fsr_en & st_inst_g ; //|(isfsr_asi_wr_en[3:0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1733:assign	immu_tsb_rd_en[0] = immu_tsb_en & ld_inst_g & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1734:assign	immu_tsb_rd_en[1] = immu_tsb_en & ld_inst_g & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1735:assign	immu_tsb_rd_en[2] = immu_tsb_en & ld_inst_g & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1736:assign	immu_tsb_rd_en[3] = immu_tsb_en & ld_inst_g & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1738:assign	immu_data_in_wr_en = immu_data_in_en & tlb_st_inst_g ;	// Write-Only.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1739:assign	immu_data_access_wr_en = immu_data_access_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1740:assign	immu_data_access_rd_en = immu_data_access_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1744:assign	immu_csm_in_wr_en = immu_csm_in_en & tlb_st_inst_g ;	// Write-Only.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1745:assign	immu_csm_access_wr_en = immu_csm_access_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1746:assign	immu_csm_access_rd_en = immu_csm_access_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1749:assign	immu_tag_read_rd_en = immu_tag_read_en & tlb_ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1788:assign	tlu_itlb_rw_index_vld_g  = itlb_rw_index_vld_g | (itlb_rw_index_vld_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1796:assign	idemap_by_page  = immu_demap_en & ~tlb_ldst_va_g[7] & ~tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1797:assign	idemap_by_ctxt  = immu_demap_en & ~tlb_ldst_va_g[7] &  tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1798:assign	idemap_all      = immu_demap_en &  tlb_ldst_va_g[7] & ~tlb_ldst_va_g[6] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1809:assign	immu_inv_all_g = immu_invalidate_all_en & tlb_st_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1822:assign	tlu_itlb_invalidate_all_g = immu_inv_all_g | (immu_inv_all_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1859:	(immu_sync_rd_only_asi_g | dmmu_sync_rd_only_asi_g) & st_inst_unflushed & inst_vld_g  ;*/
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1929:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_csm_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1931:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1933://assign  itlb_rd_done  = ifu_tlu_itlb_done & (itlb_data_rd_pend | itlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1938:assign	itlb_wr_vld_unmsked = (itlb_wr_vld_g | (itlb_wr_pend & ~itlb_done_d1)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1940:assign pre_itlb_wr_vld_g = (itlb_wr_pend & ~itlb_done_d1) & tlb_write_mode ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1941://assign pre_itlb_wr_vld_g = itlb_wr_vld_unmsked & tlb_write_mode ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1953:assign	tlu_itlb_csm_rd_g = immu_csm_access_rd_en | (itlb_csm_rd_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1955:assign	tlu_itlb_data_rd_g = immu_data_access_rd_en | (itlb_data_rd_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1956:assign	tlu_itlb_tag_rd_g = (immu_tag_read_rd_en | immu_data_access_rd_en) | (itlb_tag_rd_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1958:assign	dtlb_wr_vld_unmsked = (dtlb_wr_vld_g | (dtlb_wr_pend & ~dtlb_done_d1)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1960:assign pre_dtlb_wr_vld_g = (dtlb_wr_pend & ~dtlb_done_d1) & tlb_write_mode ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1965:assign	tlu_dtlb_csm_rd_g = dmmu_csm_access_rd_en | (dtlb_csm_rd_pend & ~dtlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1967:assign	tlu_dtlb_data_rd_g = dmmu_data_access_rd_en | (dtlb_data_rd_pend & ~dtlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1968:assign	tlu_dtlb_tag_rd_g = (dmmu_tag_read_rd_en | dmmu_data_access_rd_en) | (dtlb_tag_rd_pend & ~dtlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1976:		(ddemap_pend & ~dtlb_done_d1) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1977:		(dtlb_wr_vld_unmsked & tlb_admp_mode) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1979:		(idemap_pend & ~itlb_done_d1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1980:		(itlb_wr_vld_unmsked & tlb_admp_mode) ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1990:assign	tlu_dtlb_dmp_vld_g = dtlb_dmp_vld_d1 & ~dtlb_done_d1 ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1991:assign	tlu_itlb_dmp_vld_g = itlb_dmp_vld_d1 & ~itlb_done_d1 ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2000:	(demap_resrv & tlb_st_inst_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2001:		((immu_demap_en & ~idemap_all)  | (dmmu_demap_en & ~ddemap_all))) | //5053
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2002:	(demap_sctxt & tlb_st_inst_g & (immu_demap_en & ~idemap_all)) | // Bug5053				  
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2005:	(tlb_st_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2021:assign	tlb_admp_en   = tlb_wr_vld_g & ~tlb_admp_mode & ~tlb_write_mode ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2026:			& tlb_write_mode & ~tlb_admp_mode_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2062:        (tlb_ld_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2078:	//(ld_inst_g & dmmu_sync_illgl_va_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2079:	//(tlb_ld_inst_unflushed & dmmu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2092:	//(ld_inst_g & immu_sync_illgl_va_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2093:	//(tlb_ld_inst_unflushed & immu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2098:	assign	lsu_exu_ldxa_m = tlu_ldxa_data_vld & ~(dmmu_sync_illgl_va_m | immu_sync_illgl_va_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2150:			(mtest_rdps0_sel & sehold_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2292:lsu_tlu_daccess_prot_g & ~lsu_tlu_daccess_excptn_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2293:inst_vld_g & ~(priority_squash_g | flush_mmuasi_wr) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2296:assign	dptr0_pg64k_en = daccess_prot_qual & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2297:assign	dptr1_pg64k_en = daccess_prot_qual & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2298:assign	dptr2_pg64k_en = daccess_prot_qual & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2299:assign	dptr3_pg64k_en = daccess_prot_qual & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2304:	dmmu_direct_ptr_e & ((thread0_e & ~dptr0_pg64k_vld) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2305:				(thread1_e & ~dptr1_pg64k_vld) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2306:				(thread2_e & ~dptr2_pg64k_vld) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2307:				(thread3_e & ~dptr3_pg64k_vld));
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2356:assign	dzctxt_cfg_wr_en[3] = dmmu_zctxt_cfg_en & st_inst_g & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2357:assign	dzctxt_cfg_wr_en[2] = dmmu_zctxt_cfg_en & st_inst_g & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2358:assign	dzctxt_cfg_wr_en[1] = dmmu_zctxt_cfg_en & st_inst_g & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2359:assign	dzctxt_cfg_wr_en[0] = dmmu_zctxt_cfg_en & st_inst_g & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2361:assign	dnzctxt_cfg_wr_en[3] = dmmu_nzctxt_cfg_en & st_inst_g & thread3_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2362:assign	dnzctxt_cfg_wr_en[2] = dmmu_nzctxt_cfg_en & st_inst_g & thread2_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2363:assign	dnzctxt_cfg_wr_en[1] = dmmu_nzctxt_cfg_en & st_inst_g & thread1_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2364:assign	dnzctxt_cfg_wr_en[0] = dmmu_nzctxt_cfg_en & st_inst_g & thread0_sel_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2487:        (thread0_e & tlu_lsu_pstate_am[0]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2488:        (thread1_e & tlu_lsu_pstate_am[1]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2489:        (thread2_e & tlu_lsu_pstate_am[2]) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2490:        (thread3_e & tlu_lsu_pstate_am[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2501:        = exu_tlu_va_oor_m & ~pstate_am_m & ~memref_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2508:assign  tlu_tag_access_ctxt_sel_m[0] = iside_trap &  thread_tl_zero_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2509:assign  tlu_tag_access_ctxt_sel_m[1] = iside_trap & ~thread_tl_zero_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2566:assign	err_inj_ack[0] = tlb_wr_vld & d_tag_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2567:assign	err_inj_ack[1] = tlb_wr_vld & d_data_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2568:assign	err_inj_ack[2] = tlb_wr_vld & i_tag_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2569:assign	err_inj_ack[3] = tlb_wr_vld & i_data_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:1109:           tlu_set_sftint_l_g & tlu_clr_sftint_l_g & tlu_wr_sftint_l_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2436:            tick_match & ~true_tickcmp0[`TICKCMP_INTDIS] & tlu_tickcmp_sel[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2438:            tick_match & ~true_tickcmp1[`TICKCMP_INTDIS] & tlu_tickcmp_sel[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2440:            tick_match & ~true_tickcmp2[`TICKCMP_INTDIS] & tlu_tickcmp_sel[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2442:            tick_match & ~true_tickcmp3[`TICKCMP_INTDIS] & tlu_tickcmp_sel[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2750:            stick_match & ~true_stickcmp0[`TICKCMP_INTDIS] & tlu_tickcmp_sel[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2752:            stick_match & ~true_stickcmp1[`TICKCMP_INTDIS] & tlu_tickcmp_sel[1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2754:            stick_match & ~true_stickcmp2[`TICKCMP_INTDIS] & tlu_tickcmp_sel[2];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2756:            stick_match & ~true_stickcmp3[`TICKCMP_INTDIS] & tlu_tickcmp_sel[3];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3657:   if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_TLU_RSTVADDR_BASE)
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:4142:           local_rst | (~local_rst & tlu_select_redmode); 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:367:   assign  asi_write = tlu_int_asi_vld & tlu_int_asi_store;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:368:   assign  asi_read = tlu_int_asi_vld & tlu_int_asi_load;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:406:   assign  inc_ind_asi_wr_inrr = asi_thr & {4{inc_ind_asi_inrr & asi_write}};
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:407:   assign  inc_ind_asi_wr_indr = asi_thr & {4{asi_indr & asi_write}};
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:408:   assign  inc_ind_asi_rd_invr = asi_thr & {4{asi_invr & asi_read}};
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:419:              asi_invr & ~(rst_tri_en | sehold); 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:421:              inc_ind_asi_inrr & ~(rst_tri_en | asi_invr | sehold);
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:425:              tlu_asi_queue_rd_vld_g & ~(rst_tri_en | asi_invr | sehold |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:444://            int_tlu_asi_data_vld_w2 & ~tlu_flush_all_w2;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:485:              (asi_indr & asi_write & asi_thr[3] & 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:490:              (asi_indr & asi_write & asi_thr[2] & 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:495:              (asi_indr & asi_write & asi_thr[1] & 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:500:              (asi_indr & asi_write & asi_thr[0] & 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:505:              (asi_indr & asi_write & asi_thr[3]) |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:509:              (asi_indr & asi_write & asi_thr[2]) |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:513:              (asi_indr & asi_write & asi_thr[1]) |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:517:              (asi_indr & asi_write & asi_thr[0]) |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:660:   assign  t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:661:   assign  t1_inrr_aw_i2 = t1_inrr_i2 & t1_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:692:   assign t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:705:   assign t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:727:   assign  t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:728:   assign  t1_inrr_aw_i2 = t1_inrr_i2 & t1_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:771:   assign  t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:772:   assign  t1_inrr_aw_i2 = t1_inrr_i2 & t1_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:773:   assign  t2_inrr_aw_i2 = t2_inrr_i2 & t2_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:828:   assign  t0_inrr_aw_i2 = t0_inrr_i2 & t0_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:829:   assign  t1_inrr_aw_i2 = t1_inrr_i2 & t1_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:830:   assign  t2_inrr_aw_i2 = t2_inrr_i2 & t2_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:831:   assign  t3_inrr_aw_i2 = t3_inrr_i2 & t3_asi_wr_data;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:921:   assign  t0_inrr_arw_i1 = t0_inrr_aw_i2 & ~t0_pe_ivec_i3;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:922:   assign  t1_inrr_arw_i1 = t1_inrr_aw_i2 & ~t1_pe_ivec_i3;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:923:   assign  t2_inrr_arw_i1 = t2_inrr_aw_i2 & ~t2_pe_ivec_i3;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:924:   assign  t3_inrr_arw_i1 = t3_inrr_aw_i2 & ~t3_pe_ivec_i3;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v:24://	Description:	MMU Datapath - I & D.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v:838://	PARITY GEN FOR TTE TAG & DATA
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:97:  assign op2_s1 = spick & byp_sel ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:98:  assign op2_s2 = spick & ~byp_sel ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:99:  assign mul_op2_d = (op2_s0 & op2_s1)|(op2_s0 & op2_s2)|(op2_s1 & op2_s2) ? 64'hxx :
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:124:  assign mux1_mou[63:32] = (acc_actc2 & acc_actc5) ? mout[31:0]
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:99:assign  x2 = spick & spu_mul_mulres_lshft;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:101:assign	exu_req_vld = ecl_mul_req_vld & ~c1_act ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:102:assign	spu_req_vld = spu_mul_req_vld & ~c1_act & ~(nobyps & spu_mul_byp); 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:104:assign	epick = exu_req_vld & ( favor_e | ~spu_req_vld) ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:105:assign  spick = spu_req_vld & (~favor_e | ~exu_req_vld) ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:108:assign    mul_spu_ack = rst_l & spick ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:109:assign    mul_ecl_ack = rst_l & epick ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:113:	mul_ecl_ack_d <= rst_l & epick ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:114:	mul_spu_ack_d <= rst_l & spick ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:115:	c1_act <= rst_l & c0_act ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:116:	c2_act <= rst_l & c1_act ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:117:	c3_act <= rst_l & c2_act ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:119:	favor_e <= rst_l & (mul_spu_ack_d & ~mul_ecl_ack_d);		
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:126:assign 	byp_sel = spick & spu_mul_byp ;	// SPU bypass operand is picked 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:142:	acc_reg_shf <= rst_l & acc_reg_shf_in ;		// latch ACCUM reg shift control
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:146:        acc_actc1 <= rst_l & (spick & spu_mul_acc) ;	// SPU MAC in cycle 1
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:147:        acc_actc2 <= rst_l & acc_actc1 ;			// SPU MAC in cycle 2 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:148:        acc_actc3 <= rst_l & acc_actc2 ;			// SPU MAC in cycle 3 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:149:        acc_actc4 <= rst_l & acc_actc3 ;			// SPU MAC in cycle 4 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:150:        acc_actc5 <= rst_l & acc_actc4 ;			// SPU MAC in cycle 5 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:157:assign 	acc_imm = (acc_actc2 & acc_actc4) | ((acc_actc2 | acc_actc3) & acc_actc5)  ; 
piton/design/chip/tile/sparc/rtl/sparc.v:1899:// (include the LSU & IFU at least)
piton/design/chip/tile/sparc/rtl/cfg_asi.v:125:    wire asi_ld_e = ifu_lsu_alt_space_e & ifu_lsu_ld_inst_e &
piton/design/chip/tile/sparc/rtl/cfg_asi.v:127:    wire asi_st_e = ifu_lsu_alt_space_e & ifu_lsu_st_inst_e & 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:706:                                                        fpop1_e & fpop_high_d |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:707:                                                        fpop2_e & (fpop_high_5 | fpop_high_c |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:709:                           (fpop_low_4 | fpop_low_8) & fpop1_e & (fpop_high_8 | fpop_high_c) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:711:                                                        fpop1_e & fpop_high_0 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:712:                                                        fpop2_e & (fpop_high_2 | fpop_high_5 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:715:                           fpop_low_6 & fpop1_e & fpop_high_c |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:716:                           fpop_low_9 & fpop1_e & (fpop_high_0 | fpop_high_4 | fpop_high_6 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:718:                           fpop_low_a & fpop1_e & (fpop_high_0 | fpop_high_4) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:719:                           (fpop_low_d | fpop_low_e) & fpop1_e & fpop_high_4) & (fpop1_e | fpop2_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:720:   assign illegal_field_e = fpop2_e & (fpop_high_5 & |rd_e[4:2] |// bits 29:27 must be zero on fcmp
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:724:   assign  convert_op_e = fpop1_e & opf[7];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:725:   assign  illegal_rs1_e = (frs1_e[4:0] != 5'b00000) & (move_e & ~rollback_c3 | convert_op_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:730:   assign source_single_e = (fpop_high_c & fpop_size_0) | //32b int
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:735:   assign dest_single_d = (is_fpop_d)? (fpop_size_1_d & ~convert_op) | // sgl and not conv
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:736:                                         (ifu_ffu_fpop1_d & ifu_ffu_fpopcode_d[7] & ~ifu_ffu_fpopcode_d[3] &
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:738:                                           (ifu_ffu_visop_d & ifu_ffu_fpopcode_d[0]) :// vis single
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:741:   assign dest_single_e = (fpop1_e & (~opf[1] & opf[0] & ~(opf[7] |fpop_high_6) | // sgl and not conv
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:744:                           fpop2_e & fpop_size_1 | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:745:                           visop_e & opf[0] | // vis single
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:758:   assign unimpl_qual_w = unimpl_op_w & ~kill_unimpl_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:759:   assign unimpl_qual_w2 = unimpl_op_w2 & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:791:   assign move_e = fpop_high_0 & (fpop1_e | (fpop1 & rollback_c3)) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:792:                                                (rollback_c3 & fpop2 & ~opf[4]);// rollback cond_move
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:794:   assign cond_move_e = fpop2_e & ~opf[4];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:796:   assign abs_w = move_w & fpop_high_0 & opf[3];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:797:   assign neg_w = move_w & fpop_high_0 & opf[2];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:800:   assign fpu_op_e = ((~fpop_high_0 & fpop1_next) | (fpop_high_5 & fpop2_next)) & (any_op_e | rollback_c3);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:804:   assign ren_rs2_e_vld = ren_rs2_e & ~vis_nofrf_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:805:   assign ren_rs2_m_vld = ren_rs2_m & (cond_move_m & ifu_ffu_mvcnd_m | ~cond_move_m);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:806:   assign ren_rs1_e = ((~vis_nofrf_e & visop_e) | // all vis except siam read rs1
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:807:                       (rollback_c3 & visop) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:808:                       ((fpop2_next & opf[4]) | //FCMP
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:809:                        (fpop1_next & ~opf[7] & opf[6])) &	// add,sub,mul,div
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:810:                       (any_op_e | rollback_c3 & ~reset));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:811:   assign ren_rs1_w_vld = ren_rs1_w & ~kill_eccchk_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:812:   assign ren_rs1_w2_vld = ren_rs1_w2 & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:822:	        (load_pending & ~lsu_ffu_ld_vld & ~kill_fp & ~blk_ld_m);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:823:   assign fld_done = lsu_ffu_ld_vld & ~kill_fp & load_pending;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:830:   assign blk_ld_m = fld_m & blk_asi_m;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:831:   assign blk_ld_done = lsu_ffu_ld_vld & ~kill_fp & (bld_cnt_d1[2:0] == 3'b111) & blk_load_pending;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:832:   assign blk_load_pending_next = (blk_ld_m & ~kill_m)  | // set
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:833:          (blk_load_pending & ~kill_fp & ~ffu_ifu_fpop_done_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:841:	                    (fp_pending & ~is_fpu_result & ~kill_fp);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1082:   assign any_op_m_valid = any_op_m & ~any_op_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1083:   assign  kill_m = (thr_match_mw2 & flush_w2) | any_op_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1085:                            (thr_match_ww2 & flush_w2)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1088:	                  | (thr_match_ww2 & flush_w2));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1090:	                  unimpl_op_w | ffu_lsu_kill_fst_w | (thr_match_ww2 & flush_w2)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1094:   assign  kill_fp = (thr_match_fpw2 & flush_w2 | any_op_e |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1095:		                  any_op_w & (~ifu_tlu_inst_vld_w | unimpl_op_w)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1102:   assign  move_wen_m = move_m | (cond_move_m & ifu_ffu_mvcnd_m);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1103:   assign  move_wen_w2_valid = move_wen_w2 & move_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1106:   assign  move_w_valid = move_w & ~kill_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1107:   assign  move_w2_vld = move_w2 & ~flush_w2 & ~rollback_rs2_w2 & ~(rs2_ue_w2 & nceen);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1124:   assign  shift_frf_right_next = (source_single & shift_frf_rs2_m & ~rs2[0]) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1125:                                      (source_single & shift_frf_rs1_w & ~rs1[0]) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1126:                                      (dest_single_e & fst_e & ~rd_e[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1128:   assign  shift_frf_left_next = ((source_single & rs2[0] & (shift_frf_rs2_m | fpu_op_m & ~fst_e) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1129:                                   source_single & rs1[0] & (shift_frf_rs1_w | fpu_op_w_vld)) 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1134:   assign  ctl_dp_shift_frf_right = shift_frf_right & ~rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1135:   assign  ctl_dp_shift_frf_left = shift_frf_left & ~rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1139:   assign  zero_lower_data_next = ((source_single & ~rs1[0] & fpu_op_w_vld) | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1140:                                   (source_single & ~rs2[0] & fpu_op_m));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1157:   assign  flip_fpu = (dest_single & rd[0]);// single with odd rd
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1163:   assign  flip_lsu = (dest_single & ~rd[0]);// single with even rd
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1165:   assign  ctl_dp_noflip_lsu = ld_ret & ~flip_lsu;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1166:   assign  ctl_dp_flip_lsu = ld_ret & flip_lsu;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1167:   assign  ctl_dp_noflip_fpu = ~ld_ret & ~flip_fpu & is_fpu_result & ~cpx_fcmp_d1;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1168:   assign  ctl_dp_flip_fpu = ~ld_ret & ~ctl_dp_noflip_fpu;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1179:   assign  fpu_op_w_vld = fpu_op_w & ~kill_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1180:   assign  fpu_op_w2_vld = fpu_op_w2 & ~flush_w2 & ~ecc_kill_rs2_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1181:   assign  fpu_op_w3_vld = fpu_op_w3 & ~ue_trap_w3 & ~rollback_rs1_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1186:				                         (fpop1_ready_w2 & ~lsu_ffu_ack));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1197:   assign fpop2_ready_w3_next = fpop1_ready_w2 & lsu_ffu_ack;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1209:   assign issue_fpop2 = fpop2_ready_w3 & ~opf[7];// not conversion op
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1230:   assign output_sel_rs1_next = fpop2_ready_w3_next & ~fst_e & ~bst_issue_c3_next;     // rs2 is sent first (fpop1)
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1231:   assign output_sel_frf_next = fst_e & ~stfsr_e | bst_issue_c3_next;   // store data
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1232:   assign output_sel_fsr_next = fst_e & stfsr_e & ~bst_issue_c3_next;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1234:   assign ctl_dp_output_sel_rs1 = output_sel_rs1 & ~rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1235:   assign ctl_dp_output_sel_frf = output_sel_frf & ~rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1236:   assign ctl_dp_output_sel_fsr = output_sel_fsr & ~rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1247:   assign stfsr_qual_w =  (stfsr_w & ~kill_w);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1248:   assign stfsr_w2_vld = stfsr_w2 & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1257:   assign        ffu_lsu_blk_st_e = bst_issue_c2 & ~stb_full_c2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1259:   assign        bst_done = bst_issue_c4 & (bst_cnt[2:0] == 3'b111) & ~bst_ce_c4 & ~(bst_ue_c4 & nceen);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1272:   assign        can_issue_bst_c2  = (~other_mem_op_e & ~stb_full_c2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1273:   assign bst_m = fst_m & blk_asi_m;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1278:   assign bst_issue_c1_next = ((bst_w & ~kill_w) | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1279:                               (bst_issue_c4 & ~(bst_cnt[2:0] == 3'b111) & ~bst_ce_c4 & 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1280:                                ~(bst_ue_c4 & nceen)) | bst_issue_c6);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1285:   //        assign bst_issue_c2_next = ((bst_issue_c1 & ~(any_op_w2 & flush_w2)) | (bst_issue_c2 & ~can_issue_bst_c2)) & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1290:   assign bst_issue_c2_next = ((bst_issue_c1 & ~(any_op_w2 & flush_w2) & st_dtlb_perr_w2_l) 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1291:                             | (bst_issue_c2 & ~can_issue_bst_c2)) & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1292:   assign bst_issue_c3_next = bst_issue_c2 & can_issue_bst_c2 & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1293:   assign bst_issue_c4_next = bst_issue_c3 & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1294:   assign bst_issue_c5_next = bst_issue_c4 & bst_ce_c4 & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1295:   assign bst_issue_c6_next = bst_issue_c5 & ~reset;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1301:                               (bst_issue_c4 & ~bst_ce_c4)?  (bst_cnt[2:0] + 3'b001):
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1311:   assign bst_stall_req_next = ((bst_stall_cnt[5:0] == 6'b111111) & bst_issue_c2 & ~can_issue_bst_c2 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1312:                                bst_stall_req & other_mem_op_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1319:   assign bst_ue_c4 = bst_issue_c4 & (previous_ue | (fixed_bst_ce & |previous_ce[1:0]));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1320:   assign bst_ce_c4 = bst_issue_c4 & |previous_ce[1:0] & ~fixed_bst_ce & ~previous_ue;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1321:   assign fixed_bst_ce_next = bst_ce_c4 | (fixed_bst_ce & ~bst_issue_c4);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1356:                           cpx_vld_d1 & fp_pending : 1'b0;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1357:   assign ld_ret = lsu_ffu_ld_vld & ~(thr_match_fpw2 & flush_w2) & (blk_load_pending | load_pending);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1361:   assign ctl_dp_rs2_sel_fpu_lsu = is_fpu_result & ~cpx_fcmp_d1 | ld_ret;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1362:   assign ctl_dp_rs2_sel_vis = vis_result & ~ctl_dp_rs2_sel_fpu_lsu;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1363:   assign ctl_dp_rs2_frf_read = (ren_rs2_w | ctl_dp_rd_ecc) & ~ctl_dp_rs2_sel_fpu_lsu & ~vis_result;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1377:   assign external_wen_next = ld_ret & ~(ldfsr | ldxfsr) | (is_fpu_result & ~cpx_fcmp_d1 & ~take_ieee_trap);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1383:   assign rf_wen_next = rf_ecc_gen & ~(any_op_w2 & flush_w2) | move_wen_w2_valid;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1389:   assign ctl_frf_wen[1] = ((rf_wen & ~rd[0]) | ecc_wen[1]) & ~ctl_frf_ren;   // double or even sgl
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1390:   assign ctl_frf_wen[0] = ((rf_wen & (~dest_single | rd[0])) | ecc_wen[0]) & ~ctl_frf_ren; // dbl or odd sgl
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1438:   assign ffu_op_done_next = ((is_fpu_result & ~take_ieee_trap) | fld_done |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1440:                              fst_w & ~bst_w & ~kill_w);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1446:   //     assign ffu_op_done_vld = ffu_op_done & ~(any_op_w2 & flush_w2) | move_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1448:                            & ~(any_op_w2 & flush_w2) | move_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1473:   assign ctl_dp_fsr_sel_ld[3:0] =  ({4{ld_ret & (ldfsr | ldxfsr)}} &  
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1489:   assign fcc_sel_fpu = cpx_fcmp_d1 & ~ieee_trap & is_fpu_result;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1490:   assign fcc_sel_ld = ~is_fpu_result & ldfsr_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1491:   assign fcc_sel_ldx = ~is_fpu_result & ~ldfsr_vld & ldxfsr_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1492:   assign fcc_sel_old = ~fcc_sel_fpu & ~fcc_sel_ld & ~fcc_sel_ldx;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1504:   assign ldfsr_vld = ldfsr & load_pending;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1505:   assign ldxfsr_vld = ldxfsr & load_pending;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1511:	                     fld_done & (ldfsr_vld | ldxfsr_vld);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1591:          ~(~fsr_tem_d1[2] & ( fsr_tem_d1[0] & cpx_fpexc_d1[`FSR_NXC])) & // disabled uf & enabled nx
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1606:   assign take_ieee_trap = ieee_trap & is_fpu_result;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1628:	                     is_fpu_result & cpx_fpexc_d1[`FSR_NVC] & ~fsr_tem_d1[`FSR_NVC];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1630:	                     is_fpu_result & cpx_fpexc_d1[`FSR_DZC] & ~fsr_tem_d1[`FSR_DZC];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1632:	                     is_fpu_result & fpexc_ufc & ~fsr_tem_d1[`FSR_UFC]; 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1634:	                     is_fpu_result & fpexc_ofc & ~fsr_tem_d1[`FSR_OFC];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1636:	                     is_fpu_result & fpexc_nxc & ~fsr_tem_d1[`FSR_NXC];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1666:   assign  inject_err_next = ifu_ffu_inj_frferr & rf_wen_next;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1688:   assign chk_ecc_m[1] = fst_m & ~rd[0] & ~output_sel_fsr;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1689:   assign chk_ecc_m[0] = fst_m & (~dest_single | rd[0]) & ~output_sel_fsr;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1690:   assign chk_ecc_w[1] = ren_rs2_w & ~kill_eccchk_w & ~rs2[0];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1691:   assign chk_ecc_w[0] = ren_rs2_w & ~kill_eccchk_w & (~source_single | rs2[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1692:   assign chk_ecc_w2[1] = chk_rs1_w2 & ~rs1[0];
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1693:   assign chk_ecc_w2[0] = chk_rs1_w2 & (~source_single | rs1[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1727:   assign ecc_wen_next = ecc_wen_gen[1:0] & {2{~(fst_ce_w2 & flush_w2)}};
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1735:   assign fst_ce_w = rollback_fst_w & ~kill_eccchk_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1736:   assign fst_ue_w = fst_w & (previous_ue | (disable_ce_w & |(previous_ce[1:0])))  & ~kill_eccchk_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1737:   assign rollback_rs2_w2 = (ren_rs2_w2 & ~flush_w2 & |previous_ce[1:0] 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1739:   assign rs2_ce_w2 = ren_rs2_w2 & |previous_ce[1:0] & ~rolled_back & ~previous_ue;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1740:   assign rs2_ue_w2 = ren_rs2_w2 & (previous_ue | (rolled_back & |previous_ce[1:0]));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1753:   assign rs1_ce_w3 = ren_rs1_w3 & |previous_ce[1:0] & ~previous_ue & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1754:   assign rollback_rs1_w3 = rs1_ce_w3 & ~ue_trap_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1756:   assign ue_w3 = (ren_rs1_w3 & (previous_ue | (rolled_back & |previous_ce[1:0]))) | rs2_fst_ue_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1763:                         (ren_rs1_w3 & previous_ue) | (rs1_ce_w3 & ~rs2_fst_ue_w3));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1784:   assign ecc_kill_rs2_w2 = rollback_rs2_w2 | (rs2_ue_w2 & nceen);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1788:   assign nceen_next = (any_op_e)? ifu_exu_nceen_e: (nceen & ~rollback_fst_w);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1798:   assign possible_kill_st_ce_m = ((fst_m & ~output_sel_fsr & ~(disable_ce_m & ~nceen)) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1799:                                   (bst_issue_c3 & ~(fixed_bst_ce & ~nceen)));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1800:   assign possible_kill_st_ue_m = (fst_m & ~output_sel_fsr & nceen | bst_issue_c3 & nceen);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1814:   assign rollback_c1_vld = rollback_c1 & ~ue_trap_w3 & ~rollback_rs1_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1816:   assign rolled_back_next = rollback_c1_vld | rolled_back & ~any_op_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:246:   assign     issue_visop_e = visop_e | visop & rollback_c3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:248:   assign      visop_w_vld = visop_w & ~kill_w;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:249:   assign      visop_w2_vld = visop_w2 & ~flush_w2 & ~rollback_rs2_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:250:   assign      visop_w3_vld = visop_w3 & ~ue_trap_w3 & ~rollback_rs1_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:253:   assign      vis_wen_next = vis_result & ~siam & ~alignaddr;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:264:   assign illegal_vis_e = (visop_e & ~(add | align | wlogic | siam | alignaddr) | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:266:   assign rs1_check_nonzero_e = visop_e & (siam | (wlogic & (opf_log_zero | opf_log_one | opf_log_src2 | opf_log_not2)));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:267:   assign rs2_check_nonzero_e = visop_e & wlogic & (opf_log_zero | opf_log_one | opf_log_src1 | opf_log_not1);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:270:   assign illegal_siam_e = ((frd_e[4:0] != 5'b00000) | frs2_e[4] | frs2_e[3]) & siam & visop_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:272:   assign vis_nofrf_e = visop_e & (siam | alignaddr | opf_log_zero | opf_log_one);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:320:   assign ctl_vis_log_pass_rs2 = log_pass_rs2 & ~log_pass_rs1;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:373:   assign     wgsr_e = exu_ffu_wsr_inst_e & gsr_addr_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:377:   assign     wgsr_vld_m = wgsr_m & ~(thr_match_mw2 & flush_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:378:   assign     wgsr_vld_w = wgsr_w & ifu_tlu_inst_vld_w & ~(thr_match_ww2 & flush_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:379:   assign     wgsr_vld_w2 = wgsr_w2 & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:397:   assign     t0_siam_w2 = thr_fp[0] & siam & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:399:   assign     t0_alignaddr_w2 = thr_fp[0] & alignaddr & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:402:   assign     t1_siam_w2 = thr_fp[1] & siam & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:404:   assign     t1_alignaddr_w2 = thr_fp[1] & alignaddr & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:407:   assign     t2_siam_w2 = thr_fp[2] & siam & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:409:   assign     t2_alignaddr_w2 = thr_fp[2] & alignaddr & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:412:   assign     t3_siam_w2 = thr_fp[3] & siam & visop_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:414:   assign     t3_alignaddr_w2 = thr_fp[3] & alignaddr & visop_w2_vld;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:251://wire local_stxa_abort = cur_mwrite_state & spu_mactl_stxa_force_abort;// this causes x to in perr_set
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:252:wire local_stxa_abort = nxt_mwrite_state & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:332:wire tr2mwrite_frm_jloopn = cur_jloopn_state & mul_spu_ack & spu_maaddr_halfpnt_set &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:337://assign mul_result_c0 = (cur_nprime_state & mul_spu_ack & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:338:assign mul_result_c0 = (cur_nprime_state & mul_spu_ack) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:352:wire tr2idle_frm_accumshft = cur_accumshft_state & spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:376:wire mulop_start = (spu_mactl_iss_pulse_dly & spu_mactl_mulop & ~spu_maaddr_aequb_q) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:385:                         (cur_idle_state & ~mulop_start));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:388:wire tr2jloopa_frm_accumshft = cur_accumshft_state & ~spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:389:				~spu_maaddr_iequtwolenplus1 & mul_spu_shf_ack;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:397:wire tr2jloopa_frm_jloopn = cur_jloopn_state & mul_spu_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:398: 		((~spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:399:		(~spu_maaddr_jequlen & spu_maaddr_halfpnt_set)) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:414:	(cur_jloopn_state & ((~spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:415:				(~spu_maaddr_jequlen & spu_maaddr_halfpnt_set))) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:421:			  (cur_jloopb_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:428:			  (cur_jloopb_state & mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:437:			  (cur_jloopn_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:443:assign tr2iloopa_frm_jloopn = cur_jloopn_state & mul_spu_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:444:                spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:446:wire tr2iloopa_frm_idle = cur_idle_state & mulop_start;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:465:	(cur_jloopn_state & (spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set)) | tr2iloopa_frm_idle_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:470:			  (cur_iloopb_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:477:                          (cur_iloopb_state & mul_spu_ack) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:478:			  (cur_nprime_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:482:// assign tr2mwrite_frm_accumshft = cur_accumshft_state & mul_spu_shf_ack & 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:484:assign tr2mwrite_frm_accumshft_pre = cur_accumshft_state & mul_spu_shf_ack & 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:500:wire spu_mamul_wr_mi_oprnd2_wenbyp = nxt_mwrite_state & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:501:wire spu_mamul_wr_miminuslenminus1_oprnd2_wenbyp = nxt_mwrite_state & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:505:			  (cur_mwrite_state & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:506:			  (cur_iloopn_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:512:assign tr2accumshft_frm_mwrite = cur_mwrite_state & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:513:assign tr2accumshft_frm_iloopn = cur_iloopn_state & mul_spu_ack;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:518:			  (cur_accumshft_state & ~mul_spu_shf_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:530:assign spu_mamul_wr_mi = spu_mamul_memwen & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:531:assign spu_mamul_wr_miminuslenminus1 = spu_mamul_memwen & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:542:assign cur_accumshft_pulse = ~cur_accumshft_q & cur_accumshft_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:545:			spu_maaddr_halfpnt_set & ~spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:571://assign spu_mamul_b_rd_oprnd_sel = ((spu_mamul_rd_biminusj & ~spu_mamul_rd_aj & ~spu_mamul_rd_mj) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:576:// assign spu_mamul_bx_rd_oprnd_sel = ((spu_mamul_rd_biminusj & ~spu_mamul_rd_aj & ~spu_mamul_rd_mj) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:577:// 					spu_mamul_rd_b0) & spu_maexp_b_to_x_sel & spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:579://assign spu_mamul_ba_rd_oprnd_sel = ((spu_mamul_rd_biminusj & ~spu_mamul_rd_aj & ~spu_mamul_rd_mj) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:586:wire mamul_m_rd_oprnd_sel = spu_mamul_rd_mj & ~spu_mactl_expop ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:589:wire mamul_me_rd_oprnd_sel = spu_mamul_rd_mj & spu_mactl_expop ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:593://wire mamul_n_rd_oprnd_sel = (spu_mamul_rd_niminusj & ~spu_mamul_rd_aj & ~spu_mamul_rd_mj) | spu_mamul_rd_n0;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:690:assign spu_mul_acc = (mamul_mul_req_vld & ~cur_nprime_state) | spu_maaeqb_mul_acc;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:711:assign spu_mamul_oprnd1_mxsel[0] = (select_mamul & (~cur_nprime_state & ~spu_mamul_memrd4op1_q)) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:712:				   (~select_mamul & spu_maaeqb_oprnd1_mxsel[0]) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:713:assign spu_mamul_oprnd1_mxsel[1] = (select_mamul & (~cur_nprime_state & spu_mamul_memrd4op1_q)) |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:714:				   (~select_mamul & spu_maaeqb_oprnd1_mxsel[1]);
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:715://assign spu_mamul_oprnd1_mxsel[2] = (select_mamul & cur_nprime_state) | (~select_mamul & spu_maaeqb_oprnd1_mxsel[2]);
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:195:wire local_stxa_abort = nxt_mwrite_state & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:277:wire tr2mwrite_frm_jloopn = cur_jloopn_state & mul_spu_ack & spu_maaddr_halfpnt_set &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:283://assign mul_result_c0 = (cur_nprime_state & mul_spu_ack & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:284:assign mul_result_c0 = (cur_nprime_state & mul_spu_ack) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:297:wire tr2idle_frm_accumshft = cur_accumshft_state & spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:318:wire mulop_start = (spu_mactl_iss_pulse_dly & spu_mactl_mulop & spu_maaddr_aequb_q) | 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:327:                         (cur_idle_state & ~mulop_start));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:333:wire tr2jloopa_frm_ijloopa = cur_ijloopa_state & mul_spu_ack & ~spu_maaddr_jequiminus1rshft;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:335:wire tr2jloopa_frm_accumshft = cur_accumshft_state & ~spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:336:                                ~spu_maaddr_iequtwolenplus1 & ~spu_maaddr_iequtwolen &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:351:assign spu_maaeqb_rd_aj = (cur_ijloopa_state & ~spu_maaddr_jequiminus1rshft) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:360:                          (cur_ijloopa_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:371:wire tr2iloopa1_frm_ijloopa = cur_ijloopa_state & mul_spu_ack & spu_maaddr_ieven &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:374:wire tr2iloopa1_frm_accumshft = spu_maaddr_ieven & cur_accumshft_state & mul_spu_shf_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:386:wire tr2iloopa1_frm_idle = cur_idle_state & mulop_start;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:410:                          (cur_iloopa_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:416:assign spu_maaeqb_rd_ai = (cur_ijloopa_state & spu_maaddr_ieven & spu_maaddr_jequiminus1rshft) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:418:	//(cur_accumshft_state & spu_maaddr_ieven & (spu_maaddr_iequtwolenplus1 | spu_maaddr_iequtwolen))	|
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:426:wire tr2jloopm_frm_ijloopa = cur_ijloopa_state & mul_spu_ack & ~spu_maaddr_ieven &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:438:wire tr2jloopm_frm_iloopa = cur_iloopa_state & mul_spu_ack & ~spu_maaddr_ieq0 ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:446:wire tr2jloopm_frm_jloopn = cur_jloopn_state & mul_spu_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:447:                ((~spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:448:                (~spu_maaddr_jequlen & spu_maaddr_halfpnt_set)) ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:459:                ((~spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:460:                (~spu_maaddr_jequlen & spu_maaddr_halfpnt_set))	;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:469:                          (cur_jloopn_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:484:wire tr2nprime_frm_jloopn = cur_jloopn_state & mul_spu_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:485:                spu_maaddr_jequiminus1 & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:487:wire tr2nprime_frm_iloopa = cur_iloopa_state & mul_spu_ack & spu_maaddr_ieq0;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:492:                          (cur_nprime_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:508:assign tr2mwrite_frm_accumshft_pre = cur_accumshft_state & mul_spu_shf_ack &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:527:wire spu_maaeqb_wr_mi_oprnd2_wenbyp = nxt_mwrite_state & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:528:wire spu_maaeqb_wr_miminuslenminus1_oprnd2_wenbyp = nxt_mwrite_state & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:535:                          (cur_mwrite_state & ~spu_maaddr_halfpnt_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:536:                          (cur_iloopn_state & ~mul_spu_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:545:assign tr2accumshft_frm_mwrite = cur_mwrite_state & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:546:assign tr2accumshft_frm_iloopn = cur_iloopn_state & mul_spu_ack;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:551:                          (cur_accumshft_state & ~mul_spu_shf_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:560:assign spu_maaeqb_wr_mi = spu_maaeqb_memwen & ~spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:561:assign spu_maaeqb_wr_miminuslenminus1 = spu_maaeqb_memwen & spu_maaddr_halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:572:assign cur_accumshft_pulse = ~cur_accumshft_q & cur_accumshft_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:580:                        spu_maaddr_halfpnt_set & ~spu_maaddr_iequtwolenplus2 &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:608:assign spu_maaeqb_m_rd_oprnd_sel = spu_maaeqb_rd_mj & ~spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:609:assign spu_maaeqb_me_rd_oprnd_sel = spu_maaeqb_rd_mj & spu_mactl_expop  ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:613:assign spu_maaeqb_n_rd_oprnd_sel = (spu_maaeqb_rd_niminusj & ~spu_maaeqb_rd_mj) | 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:697:assign spu_maaeqb_mul_acc = spu_maaeqb_mul_req_vld & ~cur_nprime_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:716:assign spu_maaeqb_oprnd1_mxsel[0] = ~cur_nprime_state & ~spu_maaeqb_memrd4op1_q;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:717:assign spu_maaeqb_oprnd1_mxsel[1] = ~cur_nprime_state & spu_maaeqb_memrd4op1_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:157:wire start_ldop = spu_mactl_iss_pulse_dly & mactl_ldop;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:162:assign spu_mald_done = cur_chk4mpa1maddr0_state & ~len_neqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:167:                         (cur_idle_state & ~start_ldop));
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:174:			(cur_chk4mpa1maddr0_state & ~spu_maaddr_mpa1maddr0 & len_neqz) |
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:175:                        (cur_idle_state & start_ldop) |
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:176:                        (cur_ldreq_state & ~ldreq_ack));
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:178:assign spu_mald_rstln = (cur_mamemwr_state & ld_inprog & len_neqz) | local_stxa_abort |
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:184://assign tr2wait4ln_frm_ldreq = cur_ldreq_state & ldreq_ack & ln_received;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:185:assign tr2wait4ln_frm_ldreq = cur_ldreq_state & ldreq_ack ;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:189:                        (cur_wait4ln_state & ~ln_received));
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:194:wire tr2mamemwr_frm_wait4ln = cur_wait4ln_state & ln_received;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:195:wire tr2mamemwr_frm_chk4mpa1maddr0 = cur_chk4mpa1maddr0_state & spu_maaddr_mpa1maddr0 & len_neqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:210:assign local_stxa_abort = mald_memwen_dly & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:227:wire spu_wen_maln_wen =   lsu_spu_vload_vld & ~lsu_spu_vload_bid & 
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:228:			   lsu_spu_vload_asop & load_rtntyp & 
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:232:// wire spu_wen_maln_wen_prequal =   lsu_spu_vload_vld & ~lsu_spu_vload_data_tid[0];
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:234:wire spu_wen_maln_wen =  lsu_spu_vload_vld & load_rtntyp ; 
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:247:wire spu_wen_mast_ack = lsu_spu_st_ackvld & spu_wen_mast_ack_prequal;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:251:				spu_lsu_load_req & ~spu_lsu_store_req;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:253:wire spu_wen_mald_ack = lsu_spu_ld_ackvld & spu_wen_mald_ack_prequal;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:310:wire ma_stack_incr_sel = spu_wen_ma_st_req_qq & lsu_spu_st_ackvld_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:397:wire wait4_trap_ack_stxa2ctl = wait4_trap_ack_set & stxa_2ctl_reg;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:436:assign spu_mactl_done = cur_state_01 & ~stxa_2ctl_reg & ma_op_complete_mask;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:440:                         (cur_state_00 & ~stxa_2ctl_reg ));
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:445:wire tr2state01_frm_state00 = cur_state_00 & stxa_2ctl_reg & ~wait_4stb_tobecome_empty &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:447:wire tr2state01_frm_state10 = cur_state_10 & ~(stxa_2ctl_reg | waiting_4stb_tobecome_empty |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:453:                         (cur_state_01 & ~stxa_2ctl_reg & ~ma_op_complete_mask));
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:458:wire tr2state10_frm_state11 = cur_state_11 & ~stxa_2ctl_reg & ma_op_complete_mask; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:459:wire tr2state10_frm_state10 = cur_state_10 & (stxa_2ctl_reg | waiting_4stb_tobecome_empty |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:461:wire tr2state10_frm_state00 = cur_state_00 & (wait_4stb_tobecome_empty | wait4_trap_ack_stxa2ctl); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:469:wire tr2state11_frm_state01 = cur_state_01 & stxa_2ctl_reg; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:470:wire tr2state11_frm_state11 = cur_state_11 & (stxa_2ctl_reg | ~ma_op_complete_mask); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:499:assign ma_op_complete_mask = ma_op_complete & ~(tr2state01_frm_state00_q |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:633:wire wait_4stb_empty_wen = stxa_2ctl_reg & ~stb_isempty;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:634:wire wait_4stb_empty_rst = (stxa_2ctl_reg & stb_isempty) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:636:				(allow_stxaack_waiting4trapack_pulse & ~wait_4stb_empty_wen) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:659:assign waiting_4stb_tobecome_empty  = (~stb_hasbecome_empty_while_instate10 & waiting_4stb_empty_set) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:663:	//(waiting_4stb_empty_set & wait_4stb_empty_wen & cur_state_10) | // when in state10 & waiting 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:664:	//(waiting_4stb_empty_set & wait_4stb_empty_wen ) | // when in state10 & waiting 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:665:	(waiting_4stb_empty_set & stxa_2ctl_reg ) | // when in state10 & waiting 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:666:									// 4stb_empty & there is stxa_2ctlreg.
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:667:	(waiting_4stb_empty_set & tr2state01_frm_state10 & stb_hasbecome_empty_while_instate10) | // when in state10 & 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:674:wire delayed_allow_stxa_ack_pre = (stxa_2ctl_reg & stb_isempty & waiting_4stb_empty_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:675:					(spu_lsu_stxa_ack_q_buf & stxa_2ctl_reg & stb_isempty);//this is to resolve
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:691:wire delayed_allow_stxa_ack_pre_qual = delayed_allow_stxa_ack_pre & (waiting_4stb_empty_set |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:705:wire  allow_stxaack_waiting4trapack = waiting_4stb_empty_set & stb_hasbecome_empty_while_instate10 & 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:706:						cur_state_10 & wait4_trap_ack_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:714:assign allow_stxaack_waiting4trapack_pulse = ~allow_stxaack_waiting4trapack_q & allow_stxaack_waiting4trapack;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:774:wire clr_busy_bit_when_maint = spu_mactl_int_set & ifu_spu_trap_ack;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:775://wire clr_busy_bit_when_maint = spu_mactl_int_set & 1'b0;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:793:wire spu_mactl_ttype_vld = (~done_set_pulse_q & ma_op_done & spu_mactl_int_set) &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:837:wire wait4_trap_ack_rst = spu_ifu_mamem_unc_w2 & spu_mactl_nceen_4int ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:907:wire spu_mactl_mactl_wen_m_prequal = spu_mactl_asi_is_40_m_buf & spu_alt_space_m & spu_st_inst_m ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:909:wire spu_mactl_mactl_wen_m = spu_mactl_mactl_va_vld_m & spu_mactl_asi_is_40_m &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:910:				spu_alt_space_m & spu_st_inst_m ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:914:wire spu_mactl_mactl_wen_m = spu_mactl_mactl_va_vld_m & spu_mactl_mactl_wen_m_prequal ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:923:///wire spu_mactl_mactl_wen_busy_m = spu_mactl_mactl_wen_m & ~ma_is_busy;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:924:// wire spu_mactl_mactl_wen_vld_m = spu_mactl_mactl_wen_busy_m & ifu_tlu_inst_vld_m;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:933:wire spu_mactl_mactl_wen_vld_g = spu_mactl_mactl_wen_busy_g & ifu_spu_inst_vld_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:938:wire spu_mactl_mactl_wen_vld_g = spu_mactl_mactl_wen_g & ifu_spu_inst_vld_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:974:wire spu_mactl_asi40_alt_st_m = spu_mactl_asi_is_40_m & spu_alt_space_m & spu_st_inst_m ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:975:wire spu_mactl_asi40_alt_ld_m = spu_mactl_asi_is_40_m & spu_alt_space_m & spu_ld_inst_m ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:977:// wire spu_mactl_asi40_alt_st_vld_m = spu_mactl_asi40_alt_st_m & ifu_tlu_inst_vld_m;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:978:// wire spu_mactl_asi40_alt_ld_vld_m = spu_mactl_asi40_alt_ld_m & ifu_tlu_inst_vld_m;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:988:wire spu_mactl_asi40_alt_st_vld_g = spu_mactl_asi40_alt_st_g & ifu_spu_inst_vld_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:989:wire spu_mactl_asi40_alt_ld_vld_g = spu_mactl_asi40_alt_ld_g & ifu_spu_inst_vld_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1009:wire spu_mactl_st_asi_vld = spu_mactl_asi40_alt_st_vld_g2 & ~spu_mactl_flush_g2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1010:wire spu_mactl_ld_asi_vld = spu_mactl_asi40_alt_ld_vld_g2 & ~spu_mactl_flush_g2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1016:wire spu_mactl_illgl_va_vld_g2 = spu_mactl_illgl_va_g2 & spu_mactl_ld_asi_vld_local;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1026:assign spu_mactl_mpa_wen = spu_mactl_mpa_va_vld_g2 & spu_mactl_st_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1029:assign spu_mactl_maaddr_wen = spu_mactl_maaddr_va_vld_g2 & spu_mactl_st_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1032:assign spu_mactl_manp_wen = spu_mactl_manp_va_vld_g2 & spu_mactl_st_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1035:assign spu_mactl_stxa_2ctl_reg = spu_mactl_mactl_wen_vld_g2 & ~spu_mactl_flush_g2 ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1045:wire spu_lsu_stxa_ack_g2_prequal = ( spu_mactl_stxa_2ctl_reg & ~spu_mactl_disable_stxa_ack_g2) |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1049:assign spu_lsu_stxa_ack_g2 = spu_lsu_stxa_ack_g2_prequal & ~disable_stxa_ack_4b2b_same_tid;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1072:assign disable_stxa_ack_4b2b_same_tid = spu_lsu_stxa_ack & g2_g3_tids_match;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1084:assign spu_mactl_masync_ldxa = spu_mactl_masync_va_vld_g2 & spu_mactl_ld_asi_vld_local;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1086://wire spu_mactl_masync_ldxa_qual = spu_mactl_masync_ldxa & ~masync_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1087:wire spu_mactl_masync_ldxa_qual = spu_mactl_masync_ldxa & ldxa_tid_match_ctlreg_tid_g2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1099://wire multi_masync_ldxa_sel = masync_set & spu_mactl_masync_ldxa;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1104:wire ldxa_2masync_tid_notmatch_ctlreg_tid = ~ldxa_tid_match_ctlreg_tid_g2 & spu_mactl_masync_ldxa;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1135:wire spu_mactl_masync_ldxa_set = ma_op_done & masync_set & ~spu_mactl_ldxa_mpa_maaddr_manp_mactl &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1152:assign spu_mactl_masync_ldxa_sel_pre = (~masync_pulse_q & spu_mactl_masync_ldxa_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1153:					(masync_set & stxa_2ctl_reg); //this unblocks ldxa to sync reg since
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1164:assign clr_busy_bit_when_masync = spu_mactl_masync_ldxa_sel_pre & ~(masync_set & stxa_2ctl_reg);
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1168:wire spu_mactl_mpa_ldxa_g2 = spu_mactl_mpa_va_vld_g2 & spu_mactl_ld_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1172:wire spu_mactl_maaddr_ldxa_g2 = spu_mactl_maaddr_va_vld_g2 & spu_mactl_ld_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1176:wire spu_mactl_manp_ldxa_g2 = spu_mactl_manp_va_vld_g2 & spu_mactl_ld_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1180:wire spu_mactl_mactl_ldxa_g2 = spu_mactl_mactl_va_vld_g2 & spu_mactl_ld_asi_vld_local ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1208:						(masync_set & stxa_2ctl_reg);
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1238:assign spu_lsu_ldxa_illgl_va_w2 = spu_mactl_illgl_va_vld_w & ~spu_lsu_unc_error_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1254:assign spu_mactl_ldxa_data_g2_sel[1] = ~spu_mactl_mpa_ldxa_g2 & spu_mactl_maaddr_ldxa_g2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1255:assign spu_mactl_ldxa_data_g2_sel[2] = ~spu_mactl_mpa_ldxa_g2 & ~spu_mactl_maaddr_ldxa_g2 &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1257:assign spu_mactl_ldxa_data_g2_sel[3] = ~spu_mactl_mpa_ldxa_g2 & ~spu_mactl_maaddr_ldxa_g2 &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1306:assign spu_mactl_rsrv_wrdetect_m = spu_mactl_rsrv_wrdetect_noqual_m & spu_mactl_mactl_wen_m;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1354:assign spu_mactl_rsrv_done_wen = ~spu_mactl_flush_g2 & ifu_spu_inst_vld_w2 & spu_mactl_rsrv_wrdetect_m3;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1364:wire maop_vld_wen = spu_mactl_mactl_wen & ~spu_mactl_rsrv_wrdetect_m3;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1384:assign spu_mactl_iss_pulse = ~maop_vld_set_q & maop_vld_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1464:assign spu_mactl_memeve_wen = ~spu_maaddr_maaddr_0 & spu_mactl_memwen;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1465:assign spu_mactl_memodd_wen = (spu_maaddr_maaddr_0 & spu_mactl_memwen) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1466:			(spu_mald_memwen & ~spu_maaddr_maaddr_0 & ~spu_maaddr_mpa_3 &
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1469:wire mem_swap = (~spu_maaddr_mpa_3 & spu_maaddr_maaddr_0) |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1470:	   	  (spu_maaddr_mpa_3 & ~spu_maaddr_maaddr_0);
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1474:assign spu_mactl_memmxsel[1] = spu_mactl_ldop_pre & mem_swap ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1475:assign spu_mactl_memmxsel[0] = spu_mactl_ldop_pre & ~mem_swap;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1504:wire spu_mactl_perr_wen = spu_madp_perr & spu_mactl_mamem_ren_dly2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1538:        .en(spu_mactl_ldop & lsu_spu_ldst_ack),
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1539:        .rst(spu_mactl_ctl_rst_local | (dummy_count_eq&lsu_spu_ldst_ack)  | spu_mactl_iss_pulse), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1543://assign spu_mactl_force_perr = spu_mactl_mactl_reg[13] | (dummy_count_eq & spu_mactl_ldop);
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1595:wire spu_lsu_unc_error_w = spu_mactl_ldxa_data_vld_qual_w &  spu_mactl_nceen_w & ~spu_mactl_int_set &
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:115:assign spu_mast_done_set = spu_mast_done_set_q & ok_to_signal_cmplt;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:139:assign ok_to_signal_cmplt = spu_wen_allma_stacks_ok & spu_mast_done_set_stack;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:172:wire start_stop = spu_mactl_iss_pulse_dly & mactl_stop;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:178:assign spu_mast_st_done = cur_wait4stdrain_state & streq_ack & 
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:184:			//((cur_wait4stdrain_state & ~len_neqz & start_set) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:185:			((cur_wait4stdrain_state & ~len_neqz & rd_cntr_q[0]) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:191:                         (cur_idle_state & ~start_stop));
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:194:wire tr2rdmem_frm_idle = cur_idle_state & start_stop;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:221:			 (cur_wait4stdrain_state & ~(streq_ack | (spu_mast_allow_rdmem & 
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:227:assign tr2laststreq_frm_wait4stdrain = cur_wait4stdrain_state & streq_ack & ~len_neqz &
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:233:			 (cur_laststreq_state & ~streq_ack) );
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:248:assign spu_mast_memren = cur_rdmem_state & ~local_kill_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:270://assign spu_mast_streq = cur_wait4stdrain_state & ~spu_mactl_dly_streq &
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:271:assign spu_mast_streq = ((cur_rdmem_state_dly3 & start_set & ~rd_cntr_q[1]) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:272:				(streq_ack_dly & len_neqz) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:274:				~cur_idle_state & ~spu_mactl_perr_set &
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:281:assign local_kill_abort = ((cur_rdmem_state_dly3 & start_set & ~rd_cntr_q[1]) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:282:                                (streq_ack_dly & len_neqz) |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:328:assign  spu_mast_allow_rdmem = (start_set & ~rd_cntr_q[1] & cur_rdmem_state_dly3) | 
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:329:				(~start_set & rd_cntr_q[0]) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:333:assign  spu_mast_allow_rdmem = (start_set & ~rd_cntr_q[1] & cur_rdmem_state_dly3) ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:174:// ********* ONLY FOR mul_op & red_op NOT exp_op.
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:204:assign local_stxa_abort = cur_rdm_state & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:260:wire spu_mared_m_eq_n = spu_madp_m_eq_n & ~(m_lt_n_q | m_gt_n_q);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:268:wire spu_mamul_mul_done_qual = spu_mamul_mul_done & ~spu_mactl_kill_op;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:285:assign m_gt_n_set = ((spu_mactl_mulop | spu_mactl_expop) & mul_data_out_0 & spu_mamul_mul_done_qual) |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:286:				(cur_saveptrs_state & ~m_lt_n_q);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:297:assign m_lt_n_set = cur_cmpsub_state & spu_mared_m_lt_n;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:322:wire mared_start_p1 = spu_mactl_redop & spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:337:assign tr2idle_frm_wr0tox = cur_wr0tox_state & spu_maaddr_jptr_eqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:338:assign tr2idle_frm_wrmtox = cur_wrmtox_state & spu_maaddr_jptr_eqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:339:assign tr2idle_frm_wrstox = cur_wrstox_state & spu_maaddr_len_eqmax;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:359:                         (cur_idle_state & ~start_op));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:367:assign tr2rdm_frm_wr0tox = cur_wr0tox_state & ~spu_maaddr_jptr_eqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:368:assign tr2rdm_frm_saveptrs = twodly_saveptrs_state & ~cur_idle_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:369:assign tr2rdm_frm_wrstox = cur_wrstox_state & ~spu_maaddr_len_eqmax;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:370:assign tr2rdm_frm_wrmtox = cur_wrmtox_state & m_lt_n_q & ~spu_maaddr_jptr_eqz;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:376:                         (cur_idle_state & start_op & ~(m_lt_n_q|m_gt_n_q)));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:377:                         //(cur_idle_state & start_op & ~m_lt_n_q));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:388:                         (cur_rdm_state & m_lt_n_q) );
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:395:                         (cur_rdm_state & ~m_lt_n_q));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:398:// used for subtract & compare.
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:405:			 (cur_rdn_state & ~(m_lt_n_q | m_gt_n_q)));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:411:			 (cur_cmpsub_state & spu_mared_m_eq_n));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:429:                         (cur_idle_state & start_op & m_gt_n_q) |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:430:			 (cur_cmpsub_state & ~spu_mared_m_eq_n));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:432:                         (cur_cmpsub_state & spu_mared_m_gt_n) |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:433:			 (cur_cmpsub_state & spu_mared_m_lt_n));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:445:assign spu_mared_maxlen_wen = cur_saveptrs_state & ~m_lt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:446:assign spu_mared_rst_jptr = dly_saveptrs_state & ~m_lt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:448:assign start_mtox_from_msw = cur_saveptrs_state & m_lt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:462:                         (cur_rdn_state & m_gt_n_q));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:539:assign spu_mared_m_rd_oprnd_sel = nxt_rdm_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:540:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:541:assign spu_mared_x_wr_oprnd_sel = spu_mared_memwen & mamulred_op_q; 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:544:assign spu_mared_m_rd_oprnd_sel = nxt_rdm_state & spu_mactl_mulop;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:545:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (spu_mactl_mulop | spu_mactl_expop);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:546:assign spu_mared_x_wr_oprnd_sel = spu_mared_memwen & spu_mactl_mulop; 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:548:assign spu_mared_me_rd_oprnd_sel = nxt_rdm_state & spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:549:assign spu_mared_xe_wr_oprnd_sel = spu_mared_memwen & spu_mactl_expop; 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:551:assign spu_mared_a_rd_oprnd_sel = nxt_rdm_state & spu_mactl_redop;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:552:assign spu_mared_nr_rd_oprnd_sel = nxt_rdn_state & spu_mactl_redop;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:553:assign spu_mared_r_wr_oprnd_sel = spu_mared_memwen & spu_mactl_redop; 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:563:assign spu_mared_data_sel[1] = (mamulred_op_q | spu_mactl_redop) & ~m_lt_n_q & ~m_gt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:564:assign spu_mared_data_sel[2] = (mamulred_op_q | spu_mactl_redop) & m_lt_n_q & ~m_gt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:576:wire sel_cout_frm_prev_stage = (~spu_maaddr_jptr_eqz & m_gt_n_q) & ~start_op;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:614:assign spu_mared_cin_oprnd_sub_mod = spu_mared_cin_oprnd_sub_mod_q & force_cin_to_zero_q;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:119:assign local_stxa_abort =  spu_mared_red_done & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:127:wire expop_start = spu_mactl_iss_pulse_dly & spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:170:assign tr2idle_frm_esmax = spu_maaddr_esmax & cur_esmax_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:177:                         (cur_idle_state & ~expop_start));
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:182:assign tr2rde_frm_idle = cur_idle_state & expop_start;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:195:assign tr2rde_frm_esmax = cur_esmax_state & ~spu_maaddr_esmax & spu_maaddr_esmod64;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:205:assign tr2gotomulred1_frm_esmax = cur_esmax_state & ~spu_maaddr_esmax & 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:211:			  (cur_gotomulred1_state & ~spu_mared_red_done) );
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:216:assign tr2echk_frm_gotomulred1 = cur_gotomulred1_state & spu_mared_red_done; 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:224:assign tr2gotomulred2_frm_echk = cur_echk_state & spu_madp_e_eq_one; 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:228:			  (cur_gotomulred2_state & ~spu_mared_red_done) );
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:234:assign tr2esmax_frm_gotomulred2 = cur_gotomulred2_state & spu_mared_red_done; 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:235:assign tr2esmax_frm_echk = cur_echk_state & ~spu_madp_e_eq_one; 
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:328:// for memload decr by 16bytes(2words) and for memstore & mulop decr by
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:373:assign spu_maaddr_nooddwr_on_leneq1 = ~(~allow_incr_2wd & len_ptr_sub_q[0]); 
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:438:assign incr_2wd = ~spu_madp_mpa_addr_3 & ~spu_maaddr_maaddr_q[0] & spu_mactl_ldop &
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:443:assign spu_maaddr_mpa1maddr0 = spu_madp_mpa_addr_3 & ~spu_maaddr_maaddr_q[0] & 
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:638:// ------------ FINAL ADDER & ADDVAL MUX FOR MEMINDEX -----------
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:758:assign spu_maaddr_mamem_eveodd_sel[2] = ~mem_bypass & spu_maaddr_memindx_outofrange_q;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:854:assign halfpnt_set_pulse = ~halfpnt_set_q & halfpnt_set;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:910:assign jptr_rst_sel[0] = (spu_mamul_rst_jptr & spu_maaddr_halfpnt_set) | halfpnt_set_pulse ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:911:assign jptr_rst_sel[1] = (spu_mamul_rst_jptr & ~spu_maaddr_halfpnt_set) | spu_mared_rst_jptr;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:917:assign jptr_rst_sel[0] = (spu_mamul_rst_jptr & spu_maaddr_halfpnt_set) | halfpnt_set_pulse ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:1096:// ^^^^^^^^^ ES_MAX_MINUS1 & COMPARE ^^^^^^^^^
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:1136:assign max_mod64_reached_pulse = ~max_mod64_reached_q & max_mod64_reached;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:230:// !MERGE_L1_DCACHE && SRAM_LSU_DCACHE
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:448:assign  dcache_wvld_m = wvld_m & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:755:// assign dcache_rparity_err_wb = rd_parity_err_w3 & dcache_rd_sel_way_wb[3] |
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:756://                                rd_parity_err_w2 & dcache_rd_sel_way_wb[2] |
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:757://                                rd_parity_err_w1 & dcache_rd_sel_way_wb[1] |
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:758://                                rd_parity_err_w0 & dcache_rd_sel_way_wb[0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:830:  if(dcache_wvld_m & dcache_wr_rway_m[0]) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:834:  if(dcache_wvld_m & dcache_wr_rway_m[1]) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:838:  if(dcache_wvld_m & dcache_wr_rway_m[2]) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:842:  if(dcache_wvld_m & dcache_wr_rway_m[3]) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:91:   // assign         real_se = se & ~sehold;
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:217:   assign         real_se = se & ~sehold;
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:261:      if (wen_d1[0] & ~ren_d1 & ~rst_tri_en_negedge) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:264:      if (wen_d1[1] & ~ren_d1 & ~rst_tri_en_negedge) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:268:      if (wen_d1[0] & ~ren_d1 & ~rst_tri_en_negedge) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:271:      if (wen_d1[1] & ~ren_d1 & ~rst_tri_en_negedge) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:137:    assign we = ({4 {((wrreq_y & reset_l) & (~rst_tri_en))}} & dec_wrway_y);
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:286:  assign we = ({`L1D_WAY_COUNT {((wrreq_x & reset_l) & (~rst_tri_en))}} & dec_wrway_x);
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:272:		if(rptr_vld & ~scan_ena) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:273:			if (rptr_vld & wptr_vld & ~rst_tri_en) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:285:			if (rw_wdline[k] & rptr_vld & ~scan_ena)
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:287:				if (rptr_vld & wptr_vld & ~rst_tri_en) // INNO - write-thru
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:336:		if(rptr_vld & ~scan_ena) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:337:			if (rptr_vld & wptr_vld & ~rst_tri_en) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:347:			if (rw_wdline[k] & rptr_vld & ~scan_ena)
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:349:				if (rptr_vld & wptr_vld & ~rst_tri_en) // INNO - write-thru
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:366:// - full_raw & vld will cause rd of DATA RAM.
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:367:// - partial_raw & vld will cause ld to follow corresponding
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:395:						(((cam_tag[0] == cam_data[8]) & ~stq) | stq)) & stcam_vld_tmp & ~scan_ena ;*/
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:401:						(((cam_tag[0] == cam_data[8]) & ~ldq) | ldq) & stb_cam_vld & ~scan_ena ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:402:				byte_match[l] = |(cam_bmask[7:0] & cam_data[7:0]) & stb_cam_vld & ~scan_ena ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:404:				byte_overlap[l] = |(~cam_bmask[7:0] & cam_data[7:0]) & stb_cam_vld & ~scan_ena ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:180:// assign wr_vld = sehold_wr_en & ~rst_tri_en & reset_l;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:181:assign wr_vld = sehold_wr_en & ~rst_tri_en;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:182:assign wr_vld_d1 = wr_en_d1 & ~rst_tri_en;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:272:	if (wr_vld & reset_l || rst_tri_en) begin // type 3 cwe-1231
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:379:            inq_ary[wr_adr] <= (din & write_mask) | (inq_ary[wr_adr] & ~write_mask);
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:374:	  if (wrreq_f & (~rst_tri_en)) begin
piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.v.pyv:77:            cache[A] <= (DIN & BW) | (cache[A] & ~BW);
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:39: //    -- read data is (array_data & write_data)
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:40: //       (i.e. old_data & new_data)
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:251:   // basically, final_read = sram_read & write
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:255:      read2 = read1 & ~write_to_0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:261:   // read2 = (~write_to_0 & read1 | write_to_0 & {16{write_bit_y}} & read1);
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:292:assign	sync_reset = (~rst_soft_l & ~rst_tri_en) ;	// software
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:393:assign	cam_vld = cam_vld_tmp & ~rst_tri_en_lat ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:394:assign	demap_other = demap_other_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:395:assign	wr_vld = wr_vld_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:422:                                if (demap_auto & demap_other) 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:423:					ademap_hit[n] = (~mismatch[n] & demap_other & tlb_entry_vld[n]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:445:                        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == i) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:456:	if (((rw_index_vld & rw_wdline[r]) | (~rw_index_vld & tlb_entry_replace_d2[r])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:457:		wr_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:612:    	    if(~tlb_replace_flag & ~used[u])
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:793:wire wren = rw_index_vld & wr_vld_tmp & ~rw_disable;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:794:wire tlben = tlb_index_vld & ~rw_index_vld & wr_vld_tmp & ~rw_disable;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:808:	  tlb_entry_used <= (tlb_entry_used | cam_hit) & (tlb_entry_locked | ~{`TLB_ENTRIES{~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en}}) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:815:	if(rd_tag & ~rw_disable) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:823:  if(rd_tag & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:879:			cam_hit[n] 	= ~mismatch[n] & cam_vld   & tlb_entry_vld[n] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:884:	assign demap_hit = demap_all ? ~mismatch & demap_all_but_locked_hit & tlb_entry_vld & {`TLB_ENTRIES{demap_other}}
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:885:				     : ~mismatch & tlb_entry_vld & {`TLB_ENTRIES{demap_other}};
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:915:        wire [5:0] wr_addr = (rw_index_vld & wr_vld_tmp) ? rw_index :tlb_index;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:916:        wire wr_en = ((rw_index_vld & wr_vld_tmp) & (~rw_disable)) |
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:917:                     (((tlb_index_vld & (~rw_index_vld)) & wr_vld_tmp) & (~rw_disable));
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:925:        wire rd_en = (rd_data & (~rw_disable)) | ((cam_vld & (~rw_disable)));
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:931:	  if((cam_vld & (~rw_disable)) & (!cam_hit_any)) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1329:assign	sync_reset = (~rst_soft_l & ~rst_tri_en) ;	// software
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1422:assign	cam_vld = cam_vld_tmp & ~rst_tri_en_lat ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1423:assign	demap_other = demap_other_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1424:assign	wr_vld = wr_vld_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1440:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data | rd_csm))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1458:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1488:    print '''        if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & wr_vld_tmp & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1549:		if (cam_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1609:                if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1615:                                                if (~tlb_entry_locked[%d] & ~cam_vld & ~wr_vld)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1683:    print '''           if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & wr_vld_tmp & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1729:		if (cam_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1785:                if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1791:                                                if (~tlb_entry_locked[%d] & ~cam_vld & ~wr_vld)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1823:                                if (demap_auto & demap_other) ademap_hit[n]   =
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1828:                                if (demap_auto & demap_other) ademap_hit[%d]    =
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1829:                                        (~mismatch[%d] & demap_other & tlb_entry_vld[%d]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1881:				~mismatch[%d] & cam_vld   & tlb_entry_vld[%d] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1895:                                        (~mismatch[%d] & demap_other & tlb_entry_vld[%d]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1949:        else if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1950:            wr_vld & ~ wr_csm_sel & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1953:            if (ademap_hit[%d] & wr_vld & ~wr_csm_sel)			// autodemap specifically
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1971:        else if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1972:            wr_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:320:assign	sync_reset = (~rst_soft_l & ~rst_tri_en) ;	// software
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:421:assign	cam_vld = cam_vld_tmp & ~rst_tri_en_lat ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:422:assign	demap_other = demap_other_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:423:assign	wr_vld = wr_vld_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:450:                                if (demap_auto & demap_other) 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:451:					ademap_hit[n] = (~mismatch[n] & demap_other & tlb_entry_vld[n]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:473:                        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == i) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:484:	if (((rw_index_vld & rw_wdline[r]) | (~rw_index_vld & tlb_entry_replace_d2[r])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:485:		wr_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:659:    	    if(~tlb_replace_flag & ~used[u])
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:840:wire wren = rw_index_vld & wr_vld_tmp & ~rw_disable;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:841:wire tlben = tlb_index_vld & ~rw_index_vld & wr_vld_tmp & ~rw_disable;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:855:	  tlb_entry_used <= (tlb_entry_used | cam_hit) & (tlb_entry_locked | ~{`TLB_ENTRIES{~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en}}) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:862:	if(rd_tag & ~rw_disable) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:870:  if(rd_tag & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:926:			cam_hit[n] 	= ~mismatch[n] & cam_vld   & tlb_entry_vld[n] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:931:	assign demap_hit = demap_all ? ~mismatch & demap_all_but_locked_hit & tlb_entry_vld & {`TLB_ENTRIES{demap_other}}
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:932:				     : ~mismatch & tlb_entry_vld & {`TLB_ENTRIES{demap_other}};
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:962:        wire [5:0] wr_addr = (rw_index_vld & wr_vld_tmp) ? rw_index :tlb_index;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:963:        wire wr_en = ((rw_index_vld & wr_vld_tmp) & (~rw_disable)) |
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:964:                     (((tlb_index_vld & (~rw_index_vld)) & wr_vld_tmp) & (~rw_disable));
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:972:        wire rd_en = (rd_data & (~rw_disable)) | ((cam_vld & (~rw_disable)));
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:978:	  if((cam_vld & (~rw_disable)) & (!cam_hit_any)) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1400:assign	sync_reset = (~rst_soft_l & ~rst_tri_en) ;	// software
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1493:assign	cam_vld = cam_vld_tmp & ~rst_tri_en_lat ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1494:assign	demap_other = demap_other_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1495:assign	wr_vld = wr_vld_tmp & ~rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1511:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data | rd_csm))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1529:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1559:    print '''        if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & wr_vld_tmp & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1620:		if (cam_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1680:                if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1686:                                                if (~tlb_entry_locked[%d] & ~cam_vld & ~wr_vld)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1754:    print '''           if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & wr_vld_tmp & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1800:		if (cam_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1856:                if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1862:                                                if (~tlb_entry_locked[%d] & ~cam_vld & ~wr_vld)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1894:                                if (demap_auto & demap_other) ademap_hit[n]   =
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1899:                                if (demap_auto & demap_other) ademap_hit[%d]    =
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1900:                                        (~mismatch[%d] & demap_other & tlb_entry_vld[%d]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1952:				~mismatch[%d] & cam_vld   & tlb_entry_vld[%d] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1966:                                        (~mismatch[%d] & demap_other & tlb_entry_vld[%d]) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2019:        else if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2020:            wr_vld & ~ wr_csm_sel & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2023:            if (ademap_hit[%d] & wr_vld & ~wr_csm_sel)			// autodemap specifically
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2041:        else if (((rw_index_vld & rw_wdline[%d]) | (~rw_index_vld & tlb_entry_replace_d2[%d])) & 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2042:            wr_vld & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v:64:  assign wr_vld = ((wr_en & (~rst_tri_en)) & reset_l);
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:132:    assign we = ({`IC_NUM_WAY {((wrreq_y & reset_l) & (~rst_tri_en))}} & dec_wrway_y);
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:249:  assign we = ({`IC_NUM_WAY {((wrreq_x & reset_l) & (~rst_tri_en))}} & dec_wrway_x);
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:39: //    -- read data is (array_data & write_data)
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:40: //       (i.e. old_data & new_data)
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:262:   // basically, final_read = sram_read & write
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:266:      read2 = read1 & ~write_to_0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:272:   // read2 = (~write_to_0 & read1 | write_to_0 & {16{write_bit_y}} & read1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:109:			(send_by_pcx & ~entry0_en) ; 		// pcx sends to dest.
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:110:assign entry0_en  = 	( entry1_full & send_by_pcx)  	| 	// shift entry1 to entry0
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:111:			(~(entry0_full & ~send_by_pcx) & send_to_pcx) ;		
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:122:			(send_by_pcx & ~entry1_en) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:123:assign entry1_en  = 	entry0_full & send_to_pcx 
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:124:			& ~(send_by_pcx & ~entry1_full) ; // new packet to entry1
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:135:		//(entry1_full & send_by_pcx) ;		// look at top of stack only.
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:137:	(~entry0_full & ~send_to_pcx) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v:139:	//(~entry1_full & entry0_full & send_by_pcx)) & ~send_to_pcx ;					
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:260:   assign     merge0_sel_byte0_mxsel0 = merge0_sel_byte0 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:261:   assign     merge0_sel_byte1_mxsel1 = merge0_sel_byte1 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:262:   assign     merge0_sel_byte2_mxsel2 = merge0_sel_byte2 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:285:   assign     merge0_sel_byte4_mxsel0 = merge0_sel_byte4 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:286:   assign     merge0_sel_byte5_mxsel1 = merge0_sel_byte5 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:287:   assign     merge0_sel_byte6_mxsel2 = merge0_sel_byte6 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:321:   assign     merge1_sel_byte0_mxsel0 = merge1_sel_byte0 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:322:   assign     merge1_sel_byte1_mxsel1 = merge1_sel_byte1 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:323:   assign     merge1_sel_byte2_mxsel2 = merge1_sel_byte2 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:346:   assign     merge1_sel_byte4_mxsel0 = merge1_sel_byte4 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:347:   assign     merge1_sel_byte5_mxsel1 = merge1_sel_byte5 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:348:   assign     merge1_sel_byte6_mxsel2 = merge1_sel_byte6 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:399:   assign     merge2_sel_byte1_mxsel0 = merge2_sel_byte1 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:400:   assign     merge2_sel_byte2_mxsel1 = merge2_sel_byte2 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:401:   assign     merge2_sel_byte5_mxsel2 = merge2_sel_byte5 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:445:   assign     merge3_sel_byte0_mxsel0 = merge3_sel_byte0 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:446:   assign     merge3_sel_byte3_mxsel1 = merge3_sel_byte3 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:447:   assign     merge3_sel_byte4_mxsel2 = merge3_sel_byte4 & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:761://         signed_ldst_byte_g & sign_bit_w0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:763://         signed_ldst_hw_g & sign_bit_w0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:767://         signed_ldst_w_g & sign_bit_w0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:777://         signed_ldst_byte_g & sign_bit_w1_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:779://         signed_ldst_hw_g & sign_bit_w1_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:783://         signed_ldst_w_g & sign_bit_w1_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:796:// //        unsigned_ldst_byte_g | (signed_ldst_byte_g & ~sign_bit_w2_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:799://         signed_ldst_byte_g & sign_bit_w2_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:802:// //        unsigned_ldst_hw_g | (signed_ldst_hw_g & ~sign_bit_w2_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:805://         signed_ldst_hw_g & sign_bit_w2_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:814:// //        unsigned_ldst_w_g | (signed_ldst_w_g & ~sign_bit_w2_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:817://         signed_ldst_w_g & sign_bit_w2_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:837:// //        unsigned_ldst_byte_g | (signed_ldst_byte_g & ~sign_bit_w3_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:840://         signed_ldst_byte_g & sign_bit_w3_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:843:// //        unsigned_ldst_hw_g | (signed_ldst_hw_g & ~sign_bit_w3_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:846://         signed_ldst_hw_g & sign_bit_w3_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:855:// //        unsigned_ldst_w_g | (signed_ldst_w_g & ~sign_bit_w3_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:858://         signed_ldst_w_g & sign_bit_w3_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:878:            signed_ldst_byte_g & sign_bit_w__WAY_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:880:            signed_ldst_hw_g & sign_bit_w__WAY_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:884:            signed_ldst_w_g & sign_bit_w__WAY_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:584:assign  imiss0_inv_en = ifu_pcx_pkt_b51 & ~ifu_pcx_pkt_b41t40[1] & ~ifu_pcx_pkt_b41t40[0] & lsu_imiss_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:585:assign  imiss1_inv_en = ifu_pcx_pkt_b51 & ~ifu_pcx_pkt_b41t40[1] &  ifu_pcx_pkt_b41t40[0] & lsu_imiss_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:586:assign  imiss2_inv_en = ifu_pcx_pkt_b51 &  ifu_pcx_pkt_b41t40[1] & ~ifu_pcx_pkt_b41t40[0] & lsu_imiss_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:587:assign  imiss3_inv_en = ifu_pcx_pkt_b51 &  ifu_pcx_pkt_b41t40[1] &  ifu_pcx_pkt_b41t40[0] & lsu_imiss_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:698:         cpx_spc_data_cx_b144to140[`CPX_VLD] & ~cpx_reverse_req & cpx_fwd_rq_type ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:703://assign  cpx_fwd_req_ic =  cpx_fwd_req & cpx_spc_data_cx_b103 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:706:                          cpx_reverse_req & cpx_spc_data_cx_b103 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:711:         cpx_spc_data_cx_b144to140[`CPX_VLD] & (cpx_fwd_rply_type | (cpx_fwd_rq_type & cpx_reverse_req)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:725:  // (reset | (lsu_fwdpkt_pcx_rq_sel & ~pcx_req_squash)) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:767:assign  lsu_iobrdge_fwd_pkt_vld = fwdpkt_vld_unmasked & ~fwdpkt_vld_unmasked_d1 & cpx_reverse_req_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:771:	(fwdpkt_vld_unmasked & ~((|lsu_iobrdge_tap_rq_type[7:6]) & cpx_reverse_req_d1)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:773:	(fwdpkt_vld_unmasked &  lsu_iobrdge_tap_rq_type[6] & cpx_reverse_req_d1 & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:775:	// icache rd - wait for rd & wr 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:776:	(fwdpkt_vld_unmasked &  lsu_iobrdge_tap_rq_type[7] & cpx_reverse_req_d1 &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:781:assign  lsu_fwdpkt_dest[0] = fwd_req_vld & ~fwdpkt_l2bnk_addr[1] & ~fwdpkt_l2bnk_addr[0] ; // l2bank=0
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:782:assign  lsu_fwdpkt_dest[1] = fwd_req_vld & ~fwdpkt_l2bnk_addr[1] &  fwdpkt_l2bnk_addr[0] ; // l2bank=1
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:783:assign  lsu_fwdpkt_dest[2] = fwd_req_vld &  fwdpkt_l2bnk_addr[1] & ~fwdpkt_l2bnk_addr[0] ; // l2bank=2
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:784:assign  lsu_fwdpkt_dest[3] = fwd_req_vld &  fwdpkt_l2bnk_addr[1] &  fwdpkt_l2bnk_addr[0] ; // l2bank=3
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:800:assign  lsu_tlu_cpx_vld_din_l = ~(dfq_int_type & ~lsu_dfq_rdata_flush_bit & dfq_rd_advance) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:834://  (dfq_byp_ld_vld & ((dfq_rptr_vld_d1 & dfq_rd_advance) | (cpx_spc_data_cx_b144to140[`CPX_VLD] & ~dfq_wr_en))) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:855:   assign dfq_byp_sel_tmp[0]  = dfq_thread0  & dcfill_active_e & ~lsu_cpx_pkt_prefetch;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:856:   assign dfq_byp_sel_tmp[1]  = dfq_thread1  & dcfill_active_e & ~lsu_cpx_pkt_prefetch;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:857:   assign dfq_byp_sel_tmp[2]  = dfq_thread2  & dcfill_active_e & ~lsu_cpx_pkt_prefetch;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:858:   assign dfq_byp_sel_tmp[3]  = dfq_thread3  & dcfill_active_e & ~lsu_cpx_pkt_prefetch;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:863://   assign lsu_dfq_byp_mxsel[0]  = dfq_thread0  & dcfill_active_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:864://   assign lsu_dfq_byp_mxsel[1]  = dfq_thread1  & dcfill_active_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:865://   assign lsu_dfq_byp_mxsel[2]  = dfq_thread2  & dcfill_active_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:870:        (dfq_thread0 & stdq_active_e)  ;// for store
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:872:        (dfq_thread1 & stdq_active_e)  ;// for store
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:874:        (dfq_thread2 & stdq_active_e)  ;// for store
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:876:        (dfq_thread3 & stdq_active_e)  ;// for store
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:903://assign  error_en[0] = lmq_enable[0] | (lsu_cpx_pkt_atm_st_cmplt & dcfill_active_e & dfq_byp_sel[0]);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:905:	//lsu_ld_inst_vld_g[0] | (lsu_cpx_pkt_atm_st_cmplt & dcfill_active_e & dfq_byp_sel[0]); // Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:920://assign  error_rst[0] = reset | (lsu_ld0_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:921://assign  error_rst[1] = reset | (lsu_ld1_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:922://assign  error_rst[2] = reset | (lsu_ld2_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:923://assign  error_rst[3] = reset | (lsu_ld3_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1031:        (reset | (dcfill_active_e & ldd_in_dfq_out)); 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1037:assign ldd_vld_en = lmq_ldd_vld & ~lsu_cpx_pkt_prefetch & dcfill_active_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1039:assign lsu_fldd_vld_en = lmq_ldd_vld & ~lsu_cpx_pkt_prefetch & lsu_l2fill_fpld_e & dcfill_active_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1052:assign lsu_ignore_fill = dfq_ld_vld & lmq_ldd_vld & ~ldd_in_dfq_out & dcfill_active_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1126:assign	ldd_in_dfq_out_vld = ldd_in_dfq_out_d1 & l2fill_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1132:assign	ldd_in_dfq_out_vld = ldd_in_dfq_out_d2 & l2fill_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1143:assign  lsu_dfill_data_sel_hi = ~lmq_ld_addr_b3 ^ (ldd_in_dfq_out & ~ldd_non_alt_space) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1149:assign  ldd_oddrd_e = ldd_in_dfq_out & ldd_non_alt_space ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1176:	(cpx_strm_st_ack_type & ~(dfq_wr_en | lsu_cpx_spc_inv_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1180:	(lsu_dfq_byp_type[1] & dfq_rd_advance & ~lsu_dfq_byp_cpx_inv & local_pkt) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1183:	(lsu_cpx_pkt_strm_ack & inv_active_e & dfq_inv_vld & dfq_local_pkt) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1187:	(cpx_strm_st_ack_type & ~(dfq_wr_en | lsu_cpx_spc_inv_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1190:	(lsu_dfq_byp_type[1] & dfq_rd_advance & ~lsu_dfq_byp_cpx_inv & local_pkt) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1192:	(lsu_cpx_pkt_strm_ack & inv_active_e & dfq_inv_vld & dfq_local_pkt) ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1202:	(~strmack_cmplt1_d1 & ~strmack_cmplt2_d1 &  strmack_cmplt3_d1) | //001
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1203:	(~strmack_cmplt1_d1 &  strmack_cmplt2_d1 & ~strmack_cmplt3_d1) | //010
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1204:	( strmack_cmplt1_d1 &  strmack_cmplt2_d1 &  strmack_cmplt3_d1) | //111
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1205:	( strmack_cmplt1_d1 & ~strmack_cmplt2_d1 & ~strmack_cmplt3_d1) ; //100
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1208:	(strmack_cmplt1_d1 & strmack_cmplt2_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1209:	(strmack_cmplt2_d1 & strmack_cmplt3_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1210:	(strmack_cmplt1_d1 & strmack_cmplt3_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1229:  dfq_st_vld & dfq_local_inv  & ~memref_e &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1230:  ~lsu_cpx_pkt_atm_st_cmplt & ~lsu_cpx_pkt_binit_st ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1232://  dfq_st_vld & local_inv & ~st_ack_rq_stb_d1 & ~memref_e & //st ack timing fix
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1237:  //((~dfq_local_inv & (~st_atm_err | (st_atm_err & ~memref_e))) | //Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1239:   (dfq_local_inv & ~memref_e)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1240://  ((~local_inv & (~st_atm_err | (st_atm_err & ~memref_e))) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1241://   (local_inv & (~st_ack_rq_stb_d1 & ~memref_e))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1244:assign	dfq_st_cmplt = stdq_active_e | (inv_active_e & dfq_st_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1247:assign  atm_st_cmplt = dfq_st_cmplt & lsu_cpx_pkt_atm_st_cmplt ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1250:assign  dcfill_active_e = dfq_ld_vld & ~memref_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1252://bug3753 - qualify ld*_fill_reset w/ dcfill_active & ~ignore_fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1254:assign  lsu_dcfill_active_e  =  dcfill_active_e & ~lsu_ignore_fill;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1259:  (dfq_st_vld & lsu_cpx_pkt_perror_dinv) |	// dtag parity error invalidation.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1260:  (dfq_local_inv & dfq_st_vld & // local st - atomic
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1262:  //lsu_cpx_pkt_atomic & ~lsu_cpx_pkt_stquad_pkt2) ; // store quad pkt not present - cmp1_regr fail
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1263:  //(local_inv & dfq_st_vld & // local st - stquad/atomic
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1287:	(lsu_dfq_byp_type[2] & local_pkt & lsu_dfq_byp_binit_st)) &     
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1309:(dfq_rd_vld_d1 | (~dfq_rd_vld_d1 & ~dfq_wr_en))  ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1321:assign  ld_sec_rst = dcfill_active_e & ld_ignore_sec_last ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1331:        reset | (dcfill_active_e & ~(dfq_vld_en | lsu_ignore_fill | (ld_ignore_sec & ~ld_ignore_sec_last))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1338:        reset | (dcfill_active_e & ~(dfq_vld_en | (lsu_ignore_fill & ~lsu_cpx_pkt_prefetch))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1347:		(cpx_spc_data_cx_b144to140[`CPX_VLD] & vld_dfq_pkt & ~dfq_wr_en)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1352:  ( dfq_byp_full & ((dcfill_active_e & ~(lsu_ignore_fill | ld_ignore_sec)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1358:  ( dfq_byp_full & ((dcfill_active_e & ~lsu_ignore_fill) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1369:  (dfq_byp_full & (dcfill_active_e | inv_active_e | stdq_active_e) & ~(lsu_ignore_fill | ld_ignore_sec))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1464:  //(cpx_local_st_ack_type & stb_cam_hit_w2 & cpx_inv) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1465:  //(cpx_local_st_ack_type & stb_cam_hit_w2 & lsu_dfq_byp_cpx_inv) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1469:  //(vld_dfq_pkt & (dfq_vld_entry_exists | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1470:  (vld_dfq_pkt & (dfq_vld_entry_exists_w | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1477:   ((cpx_ld_type & ~dfq_byp_ff_en)          | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1478:    (cpx_ld_type &  cpx_spc_data_cx_b133 & ifu_lsu_ibuf_busy)  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1479:    (cpx_ifill_type & ifu_lsu_ibuf_busy)          |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1480:    (cpx_ifill_type & cpx_spc_data_cx_b133 & ~dfq_byp_ff_en) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1523://  (dfq_rptr_vld_d1 & (~i_and_d_codepend | (i_and_d_codepend & dfq_rd_advance))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1526://  (dfq_rptr_vld_d1 & ~(dfq_st_ack_type & lsu_dfq_byp_stack_dcfill_vld) & (~i_and_d_codepend | (i_and_d_codepend & dfq_byp_ff_en))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1529://  (dfq_rptr_vld_d1 & ~(dfq_st_ack_type & lsu_dfq_byp_stack_dcfill_vld) & ~ifill_pkt_fwd_done_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1531://  (dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & lsu_dfq_rdata_stack_dcfill_vld) & ~ifill_pkt_fwd_done_d1) | // bug:2767
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1536://  (dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & dfq_rdata_local_pkt & lsu_dfq_rdata_stack_dcfill_vld) & ~ifill_pkt_fwd_done_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1549://  (dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & lsu_dfq_rdata_stack_dcfill_vld) & ~ifill_pkt_fwd_done_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1555:assign  ifill_dinv_head_of_dfq_pend  =  lsu_dfq_rdata_type[4] & lsu_dfq_rdata_invwy_vld & ~dfq_byp_ff_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1558:  (dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & lsu_dfq_rdata_stack_dcfill_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1561:  (~dfq_rptr_vld_d1 & cpx_spc_data_cx_b144to140[`CPX_VLD] & ~(dfq_wr_en | cpx_fwd_rply_type | cpx_fp_type)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1570:                               (((dfq_rptr_vld_d1 & ~ifu_lsu_ibuf_busy & ~ifill_dinv_head_of_dfq_pend) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1619://assign  st_rd_advance  =  dfq_byp_st_vld & (~lsu_dfq_byp_cpx_inv | (lsu_dfq_byp_cpx_inv & ~stb_cam_hit_w2)) & dfq_byp_ff_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1620://assign  st_rd_advance  =  dfq_byp_st_vld & dfq_byp_ff_en; // bug:2770
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1621://                          (dfq_byp_st_vld &  lsu_dfq_rdata_stack_iinv_vld & ~ifu_lsu_ibuf_busy) ; // bug:2775
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1629:        (dfq_st_ack_type & dfq_rdata_local_pkt & ~lsu_dfq_rdata_stack_iinv_vld & dfq_byp_ff_en) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1630:        (dfq_st_ack_type & dfq_rdata_local_pkt &  lsu_dfq_rdata_stack_iinv_vld & ~ifu_lsu_ibuf_busy & dfq_byp_ff_en) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1677:	dfq_int_type_d1 & dfq_rd_advance_d1 & ~inv_clear_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1698:  //((dfq_byp_st_vld & (~cpx_inv | (cpx_inv & ~stb_cam_hit_w2)) & dfq_byp_ff_en)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1701:  (dfq_ld_type & ~lsu_dfq_rdata_invwy_vld & dfq_byp_ff_en) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1702:  // advance beyond a dside & iside ld if it can be written to the byp ff/ibuf clr
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1703:  (dfq_ld_type &  lsu_dfq_rdata_invwy_vld & (dfq_byp_ff_en & ~ifu_lsu_ibuf_busy))   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1705:  (dfq_ifill_type & ~lsu_dfq_rdata_invwy_vld & ~ifu_lsu_ibuf_busy)      |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1706:  // advance beyond a dside & iside ifill if it can be written to the byp ff/ibuf clr
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1707:  (dfq_ifill_type &  lsu_dfq_rdata_invwy_vld & (dfq_byp_ff_en & ~ifu_lsu_ibuf_busy))  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1709:  ((dfq_evict_type | (dfq_st_ack_type & ~dfq_rdata_local_pkt) | dfq_strm_st_ack_type) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1710:        (dfq_byp_ff_en & ~ifu_lsu_ibuf_busy)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1713:  (dfq_int_type & (dfq_byp_ff_en & ~ifu_lsu_ibuf_busy & ((inv_clear_d1 & ~dfq_rd_advance_d1) | dfq_stall_d1))) | // Bug 3820.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1714:  //(dfq_int_type & (dfq_byp_ff_en & ~ifu_lsu_ibuf_busy & ((inv_clear_d1 & ~dfq_rd_advance_d1) | dfq_stall_d2))) | // Bug 3820.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1716:    & dfq_rptr_vld_d1 & ~reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1728:assign	local_flush = lsu_dfq_byp_type[0] & lsu_dfq_byp_flush & local_pkt & dfq_rd_advance ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1731:assign	dfq_flsh_cmplt[0] = local_flush & ~lsu_dfq_byp_tid[1] & ~lsu_dfq_byp_tid[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1732:assign	dfq_flsh_cmplt[1] = local_flush & ~lsu_dfq_byp_tid[1] &  lsu_dfq_byp_tid[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1733:assign	dfq_flsh_cmplt[2] = local_flush &  lsu_dfq_byp_tid[1] & ~lsu_dfq_byp_tid[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1734:assign	dfq_flsh_cmplt[3] = local_flush &  lsu_dfq_byp_tid[1] &  lsu_dfq_byp_tid[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1782:assign  dfq_rptr_vld_d1 = dfq_rptr_vld_w_d1 & dfq_vld_entry_exists_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1841:assign  cpxpkt_ifill_b4  =  lsu_cpx_pkt_atm_st_cmplt & lsu_cpx_pkt_ifill_type ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1888://assign  stack_type_dcfill_vld  =  dfq_st_ack_type & lsu_dfq_byp_stack_dcfill_vld; // bug 2767
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1904:assign  stack_type_dcfill_vld  =  lsu_dfq_byp_type[2] & local_pkt & lsu_dfq_byp_cpx_inv & ~(lsu_dfq_byp_atm | lsu_dfq_byp_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1977:assign   derror_inv_vld  =  dfq_st_vld & lsu_cpx_pkt_perror_dinv ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2026:   (dfq_byp_st_vld & st_rd_advance & ~byp_tag_perror)   // local st ack from dfq
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2029:  //((cpx_local_st_ack_type & ~dfq_wr_en & ~(|cpx_spc_data_cx[`CPX_PERR_DINV+1:`CPX_PERR_DINV])) | // local st ack from cpx
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2030:  //(dfq_byp_st_vld & dfq_rd_advance & ~byp_tag_perror))   // local st ack from dfq
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2031:  //(dfq_byp_st_vld & dfq_rd_advance_d1)) // local st ack from dfq
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2034:  ((cpx_local_st_ack_type & ~dfq_wr_en & ~cpx_spc_data_cx[107]) | // local st ack from cpx
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2035:  (dfq_byp_st_vld & dfq_rd_advance & ~lsu_dfq_byp_stquad_pkt2))   // local st ack from dfq
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2036:  //(dfq_byp_st_vld & dfq_rd_advance_d1)) // local st ack from dfq
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2050://  (dfq_byp_st_vld & dfq_rd_advance) ?  
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2076:	cpx_pkt_thrd_sel[0] & dfq_st_cmplt  & lsu_cpx_pkt_binit_st ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2078:	cpx_pkt_thrd_sel[1] & dfq_st_cmplt  & lsu_cpx_pkt_binit_st ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2080:	cpx_pkt_thrd_sel[2] & dfq_st_cmplt  & lsu_cpx_pkt_binit_st ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2082:	cpx_pkt_thrd_sel[3] & dfq_st_cmplt  & lsu_cpx_pkt_binit_st ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2158:  cpx_st_ack_type & (const_cpuid[2:0] == cpx_spc_data_cx_b120to118[`CPX_INV_CID_HI:`CPX_INV_CID_LO]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2165:assign  cpx_st_ack_tid0 = cpx_local_st_ack_type & ~squash_ack &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2171:assign  cpx_st_ack_tid1 = cpx_local_st_ack_type & ~squash_ack &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2177:assign  cpx_st_ack_tid2 = cpx_local_st_ack_type & ~squash_ack &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2183:assign  cpx_st_ack_tid3 = cpx_local_st_ack_type & ~squash_ack &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2190://assign lsu_tlu_l2_dmiss[0] =  dfill_dcd_thrd[0] & dcfill_active_e & lsu_cpx_pkt_l2miss ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2191:assign lsu_tlu_l2_dmiss[0] =  dfq_thread0 & dcfill_active_e & lsu_cpx_pkt_l2miss ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2192:assign lsu_tlu_l2_dmiss[1] =  dfq_thread1 & dcfill_active_e & lsu_cpx_pkt_l2miss ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2193:assign lsu_tlu_l2_dmiss[2] =  dfq_thread2 & dcfill_active_e & lsu_cpx_pkt_l2miss ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2194:assign lsu_tlu_l2_dmiss[3] =  dfq_thread3 & dcfill_active_e & lsu_cpx_pkt_l2miss ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2257:                  ( cpx_local_st_ack_type & cpx_spc_iinv_vld) |	       //if local st_ack=1, b[128]=iinv
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2258:                  (~cpx_local_st_ack_type & cpx_spc_data_cx_b128) ;    //if local st_ack=0, b[128]=cpx_data[128]
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2286:                       (cpx_local_st_ack_type & ~(cpx_spc_data_cx_b129 | cpx_spc_data_cx_b125))  &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2294:                                       (~cpx_st_ack_type & cpx_spc_data_cx_b130) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:776:   assign     thread_sel[0]= thread_pctxt   & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:777:   assign     thread_sel[1]= thread_sctxt   & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:778:   assign     thread_sel[2]= thread_actxt   & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1080:   if (rtap_core_val && rtap_core_id == `JTAG_CORE_ID_LSU_CONTROL_BITS)
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:105://  (~tlb_tte_data_mx_sel1 & tlb_tte_data_mx_sel0) | // 64K
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:106://  ( tlb_tte_data_mx_sel1 & tlb_tte_data_mx_sel0) ; // 4M/256M
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:111:  (~tlb_tte_data_mx_sel2 & tlb_tte_data_mx_sel1 &  tlb_tte_data_mx_sel0) ; // 4M
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:113:  ( tlb_tte_data_mx_sel2 & tlb_tte_data_mx_sel1 &  tlb_tte_data_mx_sel0) ; // 256M
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:144:assign  stb_cam_vld = ld_inst_vld_m & (tlb_cam_hit | dtlb_bypass_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:145:                      ~(asi_internal_m  & lsu_alt_space_m); //bug 4635, revisit
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:742:// - Parity (16b) - load & store.
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:289:assign	full_flush_st_g = (stb_flush_st_g | (lsu_stbctl_flush_pipe_w & ~ffu_bst_wr_g)) & stb_cam_wvld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:322:	dec_wptr_g[7:0] & {8{stb_cam_wvld_g & thrd_en_g}} ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:326://assign	inflight_vld_g[7:0] = dec_wptr_g[7:0] & {8{stb_wvld_g & thrd_en_g}} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:344:assign	st_vld_rq_d2 = pcx_rq_for_stb_d2 & ~pcx_req_squash_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:390:assign	st_pcx_rq_kill_g = pick_inflight_iss_g & full_flush_st_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:394:assign	st_vld_squash_g = any_inflight_iss_g & full_flush_st_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:410:		(pick_inflight_iss_w2 & st_dtlb_perr_w2); 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:414:		(any_inflight_iss_w2 & st_dtlb_perr_w2);
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:514://assign	stb_wvld_g = stb_cam_wvld_g & ~full_flush_st_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:632:// others as non l2 accsess = b39 & ~(~b38 & b37)   
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:737://						~pcx_req_squash & stb_state_rmo[i])) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:744://			if (dec_wptr_g[i] & stb_wvld_g & thrd_en_g )
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:761://			if (dec_ackptr[i] & pcx_rq_for_stb_d1 & ~pcx_req_squash & ~stb_state_rmo[i]) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:779:   // din = set | (~r & q)
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:877:          (dec_ackptr[7:0]      & {8{rmo_pend_d1 & ~rmo_pend}});   // if rmo_pend=1 when st_vld_rq_d2=1
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:890:   assign stb_state_vld_set[7:0] = dec_wptr_g[7:0] & {8{stb_cam_wvld_g & thrd_en_g}} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:891:   //assign stb_state_vld_set[7:0] = dec_wptr_g[7:0] & {8{stb_wvld_g & thrd_en_g}} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:933:   //assign stb_state_ced_set[7:0] = dec_ackptr[7:0] & {8{pcx_rq_for_stb_d1 & ~pcx_req_squash}};
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:375:        ~(lsu_flush_pipe_w & (thrid_m[1:0] == thrid_g[1:0])) ; // really lsu_flush_pipe_w
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:415:(((~asi_internal_m & recognized_asi_m) & lsu_alt_space_m) | ~lsu_alt_space_m) // Bug5226
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:417: ~(hpv_priv_m & hpstate_en_m)  // ECO 4178
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:424:assign lsu_va_match_m = ((lsu_va_match_b47_b32_m & lsu_va_match_b31_b3_m) & ~pstate_am_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:425:                          (lsu_va_match_b31_b3_m & pstate_am_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:444:        va_match_g &  va_wtchpt_msk_match_g & lsu_inst_vld_w & va_wtchpt_en_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:455:  ((rd_only_ltlb_asi_e &  st_inst_vld_e)  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:456:   (wr_only_ltlb_asi_e &  ld_inst_vld_e)) & ifu_lsu_alt_space_e   ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:505:   assign priv_pg_usr_mode = priv_pg_usr_mode_g & tlb_rd_tte_data_pbit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:511://  ~tlb_rd_tte_data_wbit & ~lsu_dtlb_bypass_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:514:   assign nonwr_pg_st_access = ~tlb_rd_tte_data_wbit & st_inst_vld_unflushed & tlb_tte_vld_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:518:    //((~lsu_dtlb_bypass_g & tlb_cam_hit_g) | (tlb_byp_asi_g & lsu_alt_space_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:524://  ((~nofault_asi_g & lsu_alt_space_g) | ~lsu_alt_space_g) // in alternate space or not
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:528:                             ((~nofault_asi_m & lsu_alt_space_m) | ~lsu_alt_space_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:536:assign    nfo_pg_nonnfo_asi = nfo_pg_nonnfo_asi_g & tlb_rd_tte_data_nfobit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:541://  (ld_inst_vld_unflushed | st_inst_vld_unflushed) & as_if_user_asi_g & lsu_alt_space_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:545:   assign as_if_usr_priv_pg_m = (ld_inst_vld_m | st_inst_vld_m) & as_if_user_asi_m & lsu_alt_space_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:553:   assign  as_if_usr_priv_pg =  as_if_usr_priv_pg_g & tlb_rd_tte_data_pbit ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:567:assign  atm_access_w_nc = atomic_g & tlb_pgnum_b39 ; // io space 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:571://assign  atm_access_unsup_asi = atomic_g & ~atomic_asi_g & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:574:assign  atm_access_unsup_asi_m = atomic_m & ~atomic_asi_m & lsu_alt_space_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:585://assign  tlb_tte_vld_g = ~lsu_dtlb_bypass_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:588:assign  tlb_tte_vld_m = ~dtlb_bypass_m & tlb_cam_hit & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:603://	(tlb_rd_tte_data_ebit & tlb_tte_vld_g)  | // tte
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:604://        (lsu_dtlb_bypass_g & ~(phy_use_ec_asi_g & lsu_alt_space_g)) | // regular bypass 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:605://        (tlb_byp_asi_g & ~phy_use_ec_asi_g & lsu_alt_space_g) ; // phy_byp
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:608:        (dtlb_bypass_m & ~(phy_use_ec_asi_m & lsu_alt_space_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:609:	(lsu_ldst_va_b39_m & ~pstate_am_m)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:611:        (dtlb_bypass_m & (phy_byp_ec_asi_m & lsu_alt_space_m)) ; // phy_byp
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:619:assign  pg_with_ebit = (tlb_rd_tte_data_ebit & tlb_tte_vld_g)  | // tte  
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:624://  ((ld_inst_vld_unflushed & nofault_asi_g & lsu_alt_space_g) |  // spec load
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:631:((ld_inst_vld_m & ~atomic_m) & nofault_asi_m & lsu_alt_space_m);   // spec load
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:646:	quad_asi_m & lsu_alt_space_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:647:		((~ldst_dbl_m & ld_inst_vld_m) | // only lddbl should use
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:648:		(fp_ldst_m & (ld_inst_vld_m | st_inst_vld_m))) ; // float should not use
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:653:	(quad_asi_m & ~binit_quad_asi_m) & lsu_alt_space_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:654:  ((~ldst_dbl_m & ld_inst_vld_m) | st_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:658:assign  blk_asi_non_ldstdfa_m = blk_asi_m & lsu_alt_space_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:659:     ~(ldst_dbl_m & fp_ldst_m) & (ld_inst_vld_m | st_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:665:((ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m & ~recognized_asi_m) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:666:((ld_inst_vld_m | st_inst_vld_m) & asi_internal_m & fp_ldst_m & lsu_alt_space_m) | // Bug 4382
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:678://   assign illegal_asi_trap_g = illegal_asi_trap_m_d1 & lsu_inst_vld_w;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:684://  strm_asi & ((ldst_va_g[7:0] == 8'hA0) | (ldst_va_g[7:0] == 8'h68)) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:685://  st_inst_vld_unflushed & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:688:  strm_asi_m & (lsu_ldst_va_m[7:0] == 8'hA0) & st_inst_vld_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:748:      ~pstate_priv & ~(hpv_priv & hpstate_en) & lsu_alt_space_g ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:755:      ~pstate_priv_m & ~(hpv_priv_m & hpstate_en_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:758:      ~pstate_priv_m & ~(hpv_priv_m & hpstate_en_m) & lsu_alt_space_m ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:785:                         pstate_priv_m & ~hpv_priv_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:811:  = (((hw_size & ~hw_align_addr) | // half-word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:812:    (wd_size & ~wd_align_addr)  | // word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:813:    (dw_size & ~dw_align_addr)  | // double word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:814:    //((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) | // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:815:    (blk_asi_m & lsu_alt_space_m & fp_ldst_m & ldst_dbl_m & ~blk_align_addr)) & // 64B blk ld/st check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:816:    //(blk_asi_m & lsu_alt_space_m & blk_asi_m & ~blk_align_addr)) & // 64B blk ld/st check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:819:    (((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) & ld_inst_vld_m) ; // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:824://    (blk_cmt_asi_m & lsu_alt_space_m & fp_ldst_m & ldst_dbl_m & st_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:829:    = st_inst_vld_m & fp_ldst_m & ldst_dbl_m & wd_align_addr & ~dw_align_addr 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:833:    = ld_inst_vld_m & fp_ldst_m & ldst_dbl_m & wd_align_addr & ~dw_align_addr 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:840:    = (st_inst_vld_m | ld_inst_vld_m) & lsu_alt_space_m & asi_internal_m  & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:841:      ~(dw_size & (~ldst_dbl_m | fp_ldst_m)) ; //bug4149;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:860:	 &  st_inst_vld_m & lsu_alt_space_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:863:assign  rd_of_wr_only_asi = wr_only_asi_m &  ld_inst_vld_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:864:assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:900:	(ifill_tlb_asi_m | dfill_tlb_asi_m) & st_inst_vld_m & lsu_alt_space_m & illgl_pgsz_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:928:atomic_m & dtlb_bypass_m & (lsu_ldst_va_b39_m & ~pstate_am_m) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:968:  (thread0_g & lsu_nceen_d1[0]) | (thread1_g & lsu_nceen_d1[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:969:  (thread2_g & lsu_nceen_d1[2]) | (thread3_g & lsu_nceen_d1[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:978:  ~tlb_cam_hit & ~dtlb_bypass_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:991:   assign dmmu_miss_g = dmmu_miss_m_d1 & lsu_inst_vld_w;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1022:   assign priv_action_sel = ~early_trap_vld_sel & priv_action;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1023:   assign va_wtchpt_match_sel = ~early_trap_vld_sel & ~priv_action_sel & va_wtchpt_match;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1024:   assign daccess_excptn_sel = ~early_trap_vld_sel & ~priv_action_sel & ~va_wtchpt_match_sel &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1026:   assign dmmu_miss_sel = ~early_trap_vld_sel & ~priv_action_sel & ~va_wtchpt_match_sel &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1027:                          ~daccess_excptn_sel & dmmu_miss_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1029:   assign daccess_prot_sel = ~early_trap_vld_sel & ~priv_action_sel & ~va_wtchpt_match_sel &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1030:                             ~daccess_excptn_sel & ~dmmu_miss_sel & daccess_prot;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1051:assign  lsu_tlu_dmmu_miss_g = dmmu_miss_g & ~squash_priority_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1065:assign  lsu_tlu_daccess_prot_g = daccess_prot & ~squash_priority_g ; // Bug 5336.
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1067://assign  lsu_tlu_tte_ebit_g = tlb_rd_tte_data_ebit & tlb_tte_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1070://assign  lsu_tlu_spec_access_epage_g = spec_access_epage & tlb_tte_vld_g ; // page with side effects
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1075:	(atm_access_w_nc & tlb_tte_vld_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1080:assign  lsu_tlu_flt_ld_nfo_pg_g = nfo_pg_nonnfo_asi & tlb_tte_vld_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1105:tlu_early_flush_pipe_w | (lsu_tlu_ttype_vld_m2 & lsu_inst_vld_w) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1127://strm_asi_m & ((lsu_ldst_va_m[7:0] == 8'ha0) | (lsu_ldst_va_m[7:0] == 8'h68)) & st_inst_vld_m ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1132:        (atomic_m & lsu_alt_space_m) |  // Bug 4650 - alt-space atomics should flush.
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1199:	//tte_data_perror_corr | (tte_data_perror_unc & nceen_pipe_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1200:	(tte_data_perror_unc & nceen_pipe_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1204:  tte_data_parity_error & ~tlb_rd_tte_data_locked & tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1209:  //tte_data_parity_error &  tlb_rd_tte_data_locked & tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1210:  tte_data_parity_error &  tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1218:  tte_data_parity_error & data_rd_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1222:  tte_tag_parity_error & tag_rd_vld_g & ~data_rd_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1225:assign	st_dtlb_perror =   tte_data_parity_error &  tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1226:   st_inst_vld_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1242:(lsu_tlu_ttype_vld_m2 & ~(daccess_excptn_sel | daccess_prot_sel)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1246:assign	tlb_data_su_g =   st_dtlb_perror & ~atomic_g &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1248:  //~(lsu_flush_pipe_w & ~cancel_err_flush) ; // Bug 6877
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1251:assign	ld_dtlb_perror =   tte_data_parity_error &  tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1252:  ld_inst_vld_unflushed  & lsu_inst_vld_w &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1262:assign	st_noatom_dtlb_perr = st_dtlb_perror & ~lsu_flush_pipe_w & ~atomic_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1264:assign	st_noatom_dtlb_perr_en = st_noatom_dtlb_perr & nceen_pipe_g ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1267:assign	st_noatom_dtlb_perr_en = st_dtlb_perr_en & ~atomic_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1281:assign	st_dtlb_perr_en = st_dtlb_perror & ~lsu_flush_pipe_w & nceen_pipe_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1289:assign	lsu_st_dtlb_perr_g[0] = st_dtlb_perr_en & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1290:assign	lsu_st_dtlb_perr_g[1] = st_dtlb_perr_en & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1291:assign	lsu_st_dtlb_perr_g[2] = st_dtlb_perr_en & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1292:assign	lsu_st_dtlb_perr_g[3] = st_dtlb_perr_en & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1316:assign  st_defr_trp_en0 = st_noatom_dtlb_perr_en & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1317:assign  st_defr_trp_en1 = st_noatom_dtlb_perr_en & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1318:assign  st_defr_trp_en2 = st_noatom_dtlb_perr_en & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1319:assign  st_defr_trp_en3 = st_noatom_dtlb_perr_en & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1325:((st_defr_trp0 | st_defr_trp_en0) & thread0_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1327:((st_defr_trp1 | st_defr_trp_en1) & thread1_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1329:((st_defr_trp2 | st_defr_trp_en2) & thread2_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1331:((st_defr_trp3 | st_defr_trp_en3) & thread3_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1342:assign	stpend_rst3 = stpend_rst3_w & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1343:assign	stpend_rst2 = stpend_rst2_w & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1344:assign	stpend_rst1 = stpend_rst1_w & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1345:assign	stpend_rst0 = stpend_rst0_w & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1392:        (st_defr_trp0 & thread0_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1393:        (st_defr_trp1 & thread1_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1394:        (st_defr_trp2 & thread2_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1395:        (st_defr_trp3 & thread3_m)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1400:        (st_defr_trp_en0 & thread0_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1401:        (st_defr_trp_en1 & thread1_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1402:        (st_defr_trp_en2 & thread2_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1403:        (st_defr_trp_en3 & thread3_m) );
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1436:        (thread0_m & pstate_cle[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1437:        (thread1_m & pstate_cle[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1438:        (thread2_m & pstate_cle[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1439:        (thread3_m & pstate_cle[3]);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1444:exu_tlu_misalign_addr_jmpl_rtn_m | (lsu_tlu_nonalt_ldst_m & ~lsu_nonalt_nucl_access_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1446:		 prim_asi_sel & ~pstate_cle_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1449:        	prim_asi_sel  &  pstate_cle_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1451:        	lsu_nonalt_nucl_access_m &  ~pstate_cle_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1453:        	lsu_nonalt_nucl_access_m &   pstate_cle_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1479:        (thread0_m & pstate_am[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1480:        (thread1_m & pstate_am[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1481:        (thread2_m & pstate_am[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1482:        (thread3_m & pstate_am[3]);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1484:assign  dmmu_va_oor_m = exu_tlu_va_oor_m & ~pstate_am_m & lsu_memref_m & ~lsu_squash_va_oor_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1496:        (thread0_m & dsfsr_flt_vld[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1497:        (thread1_m & dsfsr_flt_vld[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1498:        (thread2_m & dsfsr_flt_vld[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1499:        (thread3_m & dsfsr_flt_vld[3]);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1528:assign  dsfsr_ftype_g[2] = (lsu_tlu_uncache_atomic_g & ~atm_access_unsup_asi);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1533:assign  dsfsr_side_effect_g = lsu_tlu_tte_ebit_g & (ldst_xslate_g | flsh_inst_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1593:        lsu_inst_vld_w & ~(ifu_lsu_flush_w | defr_trp_taken) ; // Bug 4444,5196
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1600:assign  lsu_dmmu_sfsr_trp_wr[0] = dsfsr_trp_wr_g & thread0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1601:assign  lsu_dmmu_sfsr_trp_wr[1] = dsfsr_trp_wr_g & thread1_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1602:assign  lsu_dmmu_sfsr_trp_wr[2] = dsfsr_trp_wr_g & thread2_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1603:assign  lsu_dmmu_sfsr_trp_wr[3] = dsfsr_trp_wr_g & thread3_g; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:182://assign	swap_sel_default = bendian | (~bendian & st_sz_b_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:305:   assign st_sz_b_g_sel = st_sz_b_g & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:306:   assign st_sz_hw_g_sel = st_sz_hw_g & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:328:   assign st_sz_hww_g_sel = st_sz_hww_g & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:345:   assign st_sz_bhw_g_sel = st_sz_bhw_g & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:346:   assign st_sz_w_g_sel = st_sz_w_g & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1357:	~(dctl_flush_pipe_w & (thrid_m[1:0] == thrid_g[1:0])) ; // really lsu_flush_pipe_w
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1385:assign	ld_vld = ld_inst_vld_unflushed & lsu_inst_vld_w & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1387:assign	ld_vld_w_flush = ld_vld & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1388:assign	lsu_ld_inst_vld_g[0] = ld_vld_w_flush & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1389:assign	lsu_ld_inst_vld_g[1] = ld_vld_w_flush & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1390:assign	lsu_ld_inst_vld_g[2] = ld_vld_w_flush & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1391:assign	lsu_ld_inst_vld_g[3] = ld_vld_w_flush & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1408:    ~dtlb_bypass_e & ~(asi_internal_e & alt_space_e)  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1414://assign	dtlb_real_byp_e = hpstate_en_e & ~hpv_priv_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1418:  ( lsuctl_dtlb_byp_e & ~hpv_priv_e & hpstate_en_e) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1420:  ( tlb_byp_asi_e & hpstate_en_e & altspace_ldst_e) ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1421:  //( tlb_byp_asi_e & dtlb_real_byp_e & altspace_ldst_e) ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1430:assign thread0_ctxt =   ( demap_thread0 & tlb_demap_vld) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1431:      (~tlb_demap_vld & thread0_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1432:      //(thread0_e & memref_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1433:assign thread1_ctxt =   ( demap_thread1 & tlb_demap_vld) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1434:      (~tlb_demap_vld & thread1_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1435:      //(thread1_e & memref_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1436:assign thread2_ctxt =   ( demap_thread2 & tlb_demap_vld) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1437:      (~tlb_demap_vld & thread2_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1438:      //(thread2_e & memref_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1439:assign thread3_ctxt =   ( demap_thread3 & tlb_demap_vld) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1440:      (~tlb_demap_vld & thread3_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1441:      //(thread3_e & memref_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1443:assign  altspace_ldst_e   = memref_e &  alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1444:assign  non_altspace_ldst_e = memref_e & ~alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1489:assign	lsu_nonalt_nucl_access_m = non_altspace_ldst_m & ~thread_tl_zero_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1493:assign  thread_pctxt =  ( tlb_demap_pctxt     &  tlb_demap_vld)      |  // demap
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1494:      ( non_altspace_ldst_e &  thread_tl_zero) |  // ldst. non-alt- space
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1495:      ( altspace_ldst_e     &  primary_asi_e)      |  // ldst. alt_space
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1498:assign  thread_sctxt =  ( tlb_demap_sctxt     &  tlb_demap_vld)      |  // demap
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1499:      ( altspace_ldst_e     &  secondary_asi_e) ; // ldst. alt_space
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1500:assign  thread_nctxt =  ( tlb_demap_nctxt     &  tlb_demap_vld)      |  // demap
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1501:      ( non_altspace_ldst_e & ~thread_tl_zero) |  // ldst. non-alt- space
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1502:      ( altspace_ldst_e     &  nucleus_asi_e) ; // ldst. alt_space
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1503:assign  thread_actxt =  tlb_demap_actxt & tlb_demap_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1546:assign  admp_write = lsu_dtlb_dmp_vld_e & tlb_demap_actxt ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1562:assign  lsu_dtlb_wr_vld_e =  local_dtlb_wr_vld_g & ~(memref_e | dtlb_wr_init_d1 | dtlb_wr_init_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1563://assign  lsu_dtlb_wr_vld_e =  tlu_dtlb_wr_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1564:assign  lsu_dtlb_tag_rd_e =  tlu_dtlb_tag_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1565:assign  lsu_dtlb_data_rd_e =  tlu_dtlb_data_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1566:assign  lsu_dtlb_dmp_vld_e =  tlu_dtlb_dmp_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1568:assign  lsu_dtlb_csm_rd_e = tlu_dtlb_csm_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1573:assign  lsu_dtlb_dmp_all_e_tmp =  tlu_dtlb_dmp_all_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1576:assign  lsu_dtlb_rwindex_vld_e =  tlu_dtlb_rw_index_vld_g & ~(memref_e | dtlb_wr_init_d1 | dtlb_wr_init_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1577://assign  lsu_dtlb_rwindex_vld_e =  tlu_dtlb_rw_index_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1611:  ((~dtlb_wr_vld_d1 & local_dtlb_wr_vld_g)  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1612:  (~dtlb_tag_rd_d1  & tlu_dtlb_tag_rd_g)   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1613:  (~dtlb_data_rd_d1 & tlu_dtlb_data_rd_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1615:  (~dtlb_csm_rd_d1 & tlu_dtlb_csm_rd_g) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1617:  (~dtlb_inv_all_d1 & tlu_dtlb_invalidate_all_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1618:  (~dtlb_dmp_vld_d1 & tlu_dtlb_dmp_vld_g)) & ldst_in_pipe ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1622:dff_s #(1) tlbinit_stgd2 ( .din    (tlbop_init_d1 &  ldst_in_pipe), .q      (tlbop_init_d2),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1624:dff_s #(1) tlbinit_stgd3 ( .din    (tlbop_init_d2 &  ldst_in_pipe), .q      (tlbop_init_d3),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1626:dff_s #(1) tlbinit_stgd4 ( .din    (tlbop_init_d3 &  ldst_in_pipe), .q      (tlbop_init_d4),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1628:dff_s #(1) tlbinit_stgd5 ( .din    (tlbop_init_d4 &  ldst_in_pipe), .q      (tlbop_init_d5),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1632:assign  lsu_tlbop_force_swo = tlbop_init_d5 & ldst_in_pipe ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1641:assign  dtlb_inv_all_e = tlu_dtlb_invalidate_all_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1693://assign  lsu_tlb_st_vld_g = ~lsu_tlb_tag_rd_vld_g & ~lsu_tlb_data_rd_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1764:((asi_state_wr_en & thread0_g) | tsa_update_asi0) & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1765://((asi_state_wr_en & thread0_g) | tsa_update_asi0) & lsu_inst_vld_w & ~lsu_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1767:((asi_state_wr_en & thread1_g) | tsa_update_asi1) & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1769:((asi_state_wr_en & thread2_g) | tsa_update_asi2) & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1771:((asi_state_wr_en & thread3_g) | tsa_update_asi3) & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1774:assign  sta_internal_e = asi_internal_e & st_inst_vld_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1776:assign  lda_internal_e = asi_internal_e & ~dc_diagnstc_asi_e & ld_inst_vld_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1784://assign  lsu_ifu_ldsta_internal_e = asi_internal_e & ~ld_inst_vld_e  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1795:   assign stxa_internal_m = sta_internal_m & ~(dtagv_diagnstc_asi_m | dc_diagnstc_asi_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1818:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1821://assign  pctxt_state_wr_thrd[0] = pctxt_state_en & st_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1822:assign  pctxt_state_wr_thrd[0] = pctxt_state_en & asi_st_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1823:assign  pctxt_state_wr_thrd[1] = pctxt_state_en & asi_st_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1824:assign  pctxt_state_wr_thrd[2] = pctxt_state_en & asi_st_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1825:assign  pctxt_state_wr_thrd[3] = pctxt_state_en & asi_st_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1827://assign  pctxt_state_rd_en[0] = pctxt_state_en & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1829://assign  pctxt_state_rd_en[0] = pctxt_state_en & asi_ld_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1830://assign  pctxt_state_rd_en[1] = pctxt_state_en & asi_ld_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1831://assign  pctxt_state_rd_en[2] = pctxt_state_en & asi_ld_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1832://assign  pctxt_state_rd_en[3] = pctxt_state_en & asi_ld_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1837:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1841:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1843://assign  sctxt_state_wr_thrd[0] = sctxt_state_en & st_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1844:assign  sctxt_state_wr_thrd[0] = sctxt_state_en & asi_st_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1845:assign  sctxt_state_wr_thrd[1] = sctxt_state_en & asi_st_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1846:assign  sctxt_state_wr_thrd[2] = sctxt_state_en & asi_st_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1847:assign  sctxt_state_wr_thrd[3] = sctxt_state_en & asi_st_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1849://assign  sctxt_state_rd_en[0]   = sctxt_state_en & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1851://assign  sctxt_state_rd_en[0]   = sctxt_state_en & asi_ld_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1852://assign  sctxt_state_rd_en[1]   = sctxt_state_en & asi_ld_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1853://assign  sctxt_state_rd_en[2]   = sctxt_state_en & asi_ld_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1854://assign  sctxt_state_rd_en[3]   = sctxt_state_en & asi_ld_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1865:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1867:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1871://assign  lsu_ctl_state_wr_en[0] = (lsu_ctl_state_en & st_inst_vld_g & thread0_g) | lctl_rst[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1872:assign  lsu_ctl_state_wr_en[0] = (lsu_ctl_state_en & asi_st_vld_g & thread0_g) | lctl_rst[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1873:assign  lsu_ctl_state_wr_en[1] = (lsu_ctl_state_en & asi_st_vld_g & thread1_g) | lctl_rst[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1874:assign  lsu_ctl_state_wr_en[2] = (lsu_ctl_state_en & asi_st_vld_g & thread2_g) | lctl_rst[2];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1875:assign  lsu_ctl_state_wr_en[3] = (lsu_ctl_state_en & asi_st_vld_g & thread3_g) | lctl_rst[3];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1877://assign  lsu_ctl_state_rd_en[0] = lsu_ctl_state_en & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1878://assign  lsu_ctl_state_rd_en[0] = lsu_ctl_state_en & asi_ld_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1879://assign  lsu_ctl_state_rd_en[1] = lsu_ctl_state_en & asi_ld_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1880://assign  lsu_ctl_state_rd_en[2] = lsu_ctl_state_en & asi_ld_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1881://assign  lsu_ctl_state_rd_en[3] = lsu_ctl_state_en & asi_ld_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1927:  (lsuctl_dtlb_byp_e & ~hpstate_en_e) | // hpv enabled - byp is RA->PA for supv.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1928:  ( tlb_byp_asi_e & ~hpstate_en_e & altspace_ldst_e) |  // altspace tlb bypass - non-hpv
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1929:    ((hpv_priv_e & hpstate_en_e) & ~(alt_space_e & (as_if_user_asi_e | tlb_byp_asi_e)));
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2053:  lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2055:  lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2057:  lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2059:  lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2065:  ~lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2067:  ~lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2069:  ~lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2071:  ~lsu_iobrdge_tap_rq_type_b8[8] & dfture_access_vld & tap_thread[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2102://assign  bistctl_rd_en = bistctl_state_en & asi_ld_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2103:assign  bistctl_wr_en = (bistctl_state_en & asi_st_vld_g) | bist_tap_wr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2104://assign  bistctl_rd_en = bistctl_state_en & ld_inst_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2105://assign  bistctl_wr_en = (bistctl_state_en & st_inst_vld_g) | bist_tap_wr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2127:assign  mrgnctl_wr_en = ((mrgnctl_state_en & asi_st_vld_g) | mrgn_tap_wr_en | ~dctl_rst_l) & ~sehold; //bug 4508
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2149:	(asi42_g & asi42_illgl_va) ; 		// illgl-va should not set asi queue.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2151://assign  ldiagctl_rd_en = ldiagctl_state_en & asi_ld_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2152:assign  ldiagctl_wr_en = (ldiagctl_state_en & asi_st_vld_g) | reset;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2153://assign  ldiagctl_rd_en = ldiagctl_state_en & ld_inst_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2154://assign  ldiagctl_wr_en = (ldiagctl_state_en & st_inst_vld_g) | reset;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2180:        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2182://        lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2185://assign  pid_state_wr_en[0] = (pid_state_en & st_inst_vld_g & thread0_g) | reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2186:assign  pid_state_wr_en[0] = (pid_state_en & asi_st_vld_g & thread0_g) | reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2187:assign  pid_state_wr_en[1] = (pid_state_en & asi_st_vld_g & thread1_g) | reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2188:assign  pid_state_wr_en[2] = (pid_state_en & asi_st_vld_g & thread2_g) | reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2189:assign  pid_state_wr_en[3] = (pid_state_en & asi_st_vld_g & thread3_g) | reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2191://assign  pid_state_rd_en[0] = pid_state_en & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2193://assign  pid_state_rd_en[0] = pid_state_en & asi_ld_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2194://assign  pid_state_rd_en[1] = pid_state_en & asi_ld_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2195://assign  pid_state_rd_en[2] = pid_state_en & asi_ld_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2196://assign  pid_state_rd_en[3] = pid_state_en & asi_ld_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2209:assign  misc_ctl_sel[0] = bist_tap_rd_en | (~misc_tap_rd_sel &  bistctl_state_en & ld_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2210:assign  misc_ctl_sel[1] = mrgn_tap_rd_en | (~misc_tap_rd_sel &  mrgnctl_state_en & ld_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2213://assign  misc_ctl_sel[2] = (~misc_tap_rd_sel & ldiagctl_state_en & ld_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2225:                                   (~misc_tap_rd_sel &  bistctl_state_en_m & ld_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2226:   assign     misc_ctl_sel_din[1] = (~bist_tap_rd & mrgn_tap_rd) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2227:                                    (~misc_tap_rd_sel &  mrgnctl_state_en_m & ld_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2228:   assign     misc_ctl_sel_din[3] = ~bist_tap_rd & ~mrgn_tap_rd & dfture_tap_rd_or;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2234:assign  lsu_asi_sel_fmx1[0] = pctxt_state_en & ld_inst_vld_unflushed;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2235:assign  lsu_asi_sel_fmx1[1] = sctxt_state_en & ld_inst_vld_unflushed & ~lsu_asi_sel_fmx1[0]; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2238:assign  lsu_asi_sel_fmx2[0] = |lsu_asi_sel_fmx1[1:0] | (pid_state_en & ld_inst_vld_unflushed) ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2239:assign  lsu_asi_sel_fmx2[1] = lsu_ctl_state_en & ld_inst_vld_unflushed & ~(lsu_asi_sel_fmx2[0]);  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2252:                         (pid_state_en  & ld_inst_vld_unflushed) |     //remove va_wtchpt_en
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2260://assign	lsu_asi_rd_en = lsu_asi_rd_sel & ~lsu_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2264:assign        lsu_local_ldxa_sel_g =  lsu_asi_rd_sel  & ~rst_tri_en ; // w/o flush
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2270:assign        lsu_va_wtchpt_sel_g =  (va_wtchpt_en & ld_inst_vld_unflushed) & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2291:assign	ldxa_tlbrd3_w2 = tlu_stxa_thread3_w2 & lsu_local_ldxa_tlbrd_sel_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2292:assign	ldxa_tlbrd2_w2 = tlu_stxa_thread2_w2 & lsu_local_ldxa_tlbrd_sel_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2293:assign	ldxa_tlbrd1_w2 = tlu_stxa_thread1_w2 & lsu_local_ldxa_tlbrd_sel_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2294:assign	ldxa_tlbrd0_w2 = tlu_stxa_thread0_w2 & lsu_local_ldxa_tlbrd_sel_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2309:assign  lsu_asi_illgl_va_cmplt[0] = lsu_asi_illgl_va & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2310:assign  lsu_asi_illgl_va_cmplt[1] = lsu_asi_illgl_va & ld_inst_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2311:assign  lsu_asi_illgl_va_cmplt[2] = lsu_asi_illgl_va & ld_inst_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2312:assign  lsu_asi_illgl_va_cmplt[3] = lsu_asi_illgl_va & ld_inst_vld_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2353:      lsu_alt_space_g & lsu_inst_vld_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2362://assign  va_wtchpt_rd_en = va_wtchpt_en & ld_inst_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2366://assign  va_wtchpt0_wr_en = va_wtchpt_en & st_inst_vld_g & thread0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2367:assign  va_wtchpt0_wr_en = va_wtchpt_en & asi_st_vld_g & thread0_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2368:assign  va_wtchpt1_wr_en = va_wtchpt_en & asi_st_vld_g & thread1_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2369:assign  va_wtchpt2_wr_en = va_wtchpt_en & asi_st_vld_g & thread2_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2370:assign  va_wtchpt3_wr_en = va_wtchpt_en & asi_st_vld_g & thread3_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2377:  (thread0_m & lsu_ctl_reg0[4]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2378:  (thread1_m & lsu_ctl_reg1[4]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2379:  (thread2_m & lsu_ctl_reg2[4]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2380:  (thread3_m & lsu_ctl_reg3[4]) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2383:  (thread0_m & lsu_ctl_reg0[5]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2384:  (thread1_m & lsu_ctl_reg1[5]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2385:  (thread2_m & lsu_ctl_reg2[5]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2386:  (thread3_m & lsu_ctl_reg3[5]) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2389:(vw_wtchpt_cmp_en_m & st_inst_vld_m) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2390:(vr_wtchpt_cmp_en_m & ld_inst_vld_m) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2425://assign  asi_ld_vld_g = ld_inst_vld_unflushed & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2426:assign  asi_st_vld_g = st_inst_vld_unflushed & lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2427:assign  ld_inst_vld_g = ld_inst_vld_unflushed & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2428:assign  st_inst_vld_g = st_inst_vld_unflushed & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2459://assign tlb_cam_hit_g = tlb_cam_hit_mod & ~tte_data_parity_error ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2480:(thread0_m & lsu_nceen_d1[0]) | (thread1_m & lsu_nceen_d1[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2481:(thread2_m & lsu_nceen_d1[2]) | (thread3_m & lsu_nceen_d1[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2493:assign	tte_data_perror_unc_en = ld_inst_vld_unflushed & tte_data_perror_unc & nceen_pipe_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2494://assign	tte_data_perror_unc_en = tte_data_perror_unc & nceen_pipe_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2496://assign	tte_data_perror_corr_en = tte_data_perror_corr & ceen_pipe_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2527:   assign fp_ldd_g = fp_ldst_g & ~(blk_asi_g & lsu_alt_space_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2530:   assign int_ldd_g = ldst_dbl_g  & ~fp_ldd_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2537:	~((dc_diagnstc_asi_g & lsu_alt_space_g)) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2538:	//~(tte_data_perror_unc_en | tte_data_perror_corr_en | (dc_diagnstc_asi_g & lsu_alt_space_g)) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2539:  (ld_vld & (~lsu_alt_space_g | (lsu_alt_space_g & recognized_asi_g))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2540:  //(ld_inst_vld_g & (~lsu_alt_space_g | (lsu_alt_space_g & recognized_asi_g))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2541:  //(ldst_dbl_g & st_inst_vld_g)  // signal ld-miss for stdbl.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2545:((|lsu_way_hit[`L1D_WAY_ARRAY_MASK])  & dcache_enable_g & (tlb_cam_hit_g | lsu_dtlb_bypass_g) &  //bug3702
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2546:  ~ldxa_internal & ~dcache_rd_parity_error & ~dtag_perror_g & ~endian_mispred_g &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2547:  ~ldd_force_l2access_g & ~atomic_g &  ~ncache_asild_rq_g) &  // remove stb_cam_hit
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2548:~((dc_diagnstc_asi_g & lsu_alt_space_g)) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2549://~(tte_data_perror_unc_en | tte_data_perror_corr_en | (dc_diagnstc_asi_g & lsu_alt_space_g)) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2550:  ld_vld & (~lsu_alt_space_g | (lsu_alt_space_g & recognized_asi_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2551://ld_inst_vld_g & (~lsu_alt_space_g | (lsu_alt_space_g & recognized_asi_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2559://SC   ~tlb_cam_hit_mod & ~lsu_dtlb_bypass_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2560://SC   //~(tlb_cam_hit_mod & ~tte_data_perror_corr) & ~lsu_dtlb_bypass_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2561://SC   ((ld_inst_vld_unflushed & lsu_inst_vld_w) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2562://SC    (st_inst_vld_unflushed & lsu_inst_vld_w)) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2568://SC  ~tlb_cam_hit_mod & ~lsu_dtlb_bypass_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2569://SC   //~(tlb_cam_hit_mod & ~tte_data_perror_corr) & ~lsu_dtlb_bypass_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2570://SC   ((ld_inst_vld_unflushed & lsu_inst_vld_w) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2571://SC    (st_inst_vld_unflushed & lsu_inst_vld_w)) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2584://assign  dc_diagnstc_rd_g = dc_diagnstc_asi_g & ld_inst_vld_g & lsu_alt_space_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2588://assign  dc0_diagnstc_rd_g = dc_diagnstc_rd_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2589://assign  dc1_diagnstc_rd_g = dc_diagnstc_rd_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2590://assign  dc2_diagnstc_rd_g = dc_diagnstc_rd_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2591://assign  dc3_diagnstc_rd_g = dc_diagnstc_rd_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2600:assign  dtagv_diagnstc_rd_g = dtagv_diagnstc_asi_g & ld_inst_vld_g & lsu_alt_space_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2633://  (l2fill_vld_g & ~(unc_err_trap_g | l2fill_fpld_g))  	      | // fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2634://  (~fp_ldst_g & ld_inst_vld_unflushed & lsu_inst_vld_w)       | // in pipe
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2643:  (l2fill_vld_m & ~(unc_err_trap_m | l2fill_fpld_m))  	      | // fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2644:  (~fp_ldst_m & ld_inst_vld_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2645:	~(ldxa_swo_annul & lsu_alt_space_m) & flush_w_inst_vld_m) | // in pipe
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2703:assign	bld_squash_err_g = bld_helper_cmplt_g & ~bld_cnt_max_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2725:	(lsu_ld_hit_wb & ~tte_data_perror_unc_en & fp_ldst_g &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2729:        (l2fill_vld_g & l2fill_fpld_g & ~(unc_err_trap_g | bld_unc_err_pend_g))  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2734:	(fld_vld_sync_no_camhit_w2 & ~stb_cam_hit_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2778:assign	l2fill_vld_e = lsu_l2fill_vld & ~lsu_cpx_pkt_prefetch2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2780:  (l2fill_vld_e & ~ignore_fill & ~atomic_ld_squash_e & ~ld_sec_active & ~lsu_ncache_ld_e) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2785:  (lsu_diagnstc_wr_src_sel_e & dc_diagnstc_wr_en)
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2791:assign  dv_diagnstic_wr = (lsu_diagnstc_wr_src_sel_e & dtagv_diagnstc_wr_en & lsu_diagnstc_wr_data_b0) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2796:   assign ld_fill_e= (l2fill_vld_e & ~atomic_ld_squash_e & ~ld_sec_active & ~lsu_ncache_ld_e) ;   //ld-fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2828:  ld_fill_e  & ~ignore_fill | //ld fill   //bug3601, 3676
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2829:  (lsu_diagnstc_wr_src_sel_e & dtagv_diagnstc_wr_en) ; // dtag/vld diagnostic wr
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2902:(~tlb_cam_hit_g | (tlb_cam_hit_g & tlb_pgnum[39])) // nop on tlbmiss or io access
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2903:& lsu_inst_vld_w & ~dctl_flush_pipe_w ; // Bug 4318 bug6406/eco6619
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2905://assign	pref_tlbmiss_g = pref_inst_g & lsu_inst_vld_w & ~tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2907:assign	pref_tlbmiss_cmplt[0] = pref_tlbmiss_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2908:assign	pref_tlbmiss_cmplt[1] = pref_tlbmiss_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2909:assign	pref_tlbmiss_cmplt[2] = pref_tlbmiss_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2910:assign	pref_tlbmiss_cmplt[3] = pref_tlbmiss_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2937:   assign ignore_fill = lmq_ldd_vld & ~ldd_in_dfq_out;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2941:    ((stxa_internal_d2 & thread0_w3) | stxa_stall_wr_cmplt0_d1) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2944:    //(((l2fill_vld_e & ~atomic_ld_squash_e & ~ignore_fill)) //Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2945:    (((l2fill_vld_e & ~ignore_fill))  // 1st fill for ldd.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2946:      & ~l2fill_fpld_e & ~lsu_cpx_pkt_atm_st_cmplt & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2953:assign	atm_st_cmplt0 = lsu_atm_st_cmplt_e & dfill_thread0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2955:    (atm_st_cmplt0 & ~pend_atm_ld_ue[0]) |  // Bug 3624,4048
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2966:    ((stxa_internal_d2 & thread1_w3) | stxa_stall_wr_cmplt1_d1) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2967:    (((l2fill_vld_e & ~ignore_fill)) // // 1st fill for ldd
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2968:      & ~l2fill_fpld_e & ~lsu_cpx_pkt_atm_st_cmplt & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2974:assign	atm_st_cmplt1 = lsu_atm_st_cmplt_e & dfill_thread1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2976:    (atm_st_cmplt1 & ~pend_atm_ld_ue[1]) |  // Bug 3624,4048
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2986:    ((stxa_internal_d2 & thread2_w3) | stxa_stall_wr_cmplt2_d1) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2987:    (((l2fill_vld_e & ~ignore_fill)) // 1st fill for ldd.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2988:      & ~l2fill_fpld_e & ~lsu_cpx_pkt_atm_st_cmplt & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2994:assign	atm_st_cmplt2 = lsu_atm_st_cmplt_e & dfill_thread2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2996:    (atm_st_cmplt2 & ~pend_atm_ld_ue[2]) |  // Bug 3624,4048
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3006:    ((stxa_internal_d2 & thread3_w3) | stxa_stall_wr_cmplt3_d1) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3007:    //(((l2fill_vld_e & atomic_st_cmplt) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3008:    (((l2fill_vld_e & ~ignore_fill)) // 1st fill for ldd.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3009:      & ~l2fill_fpld_e & ~lsu_cpx_pkt_atm_st_cmplt & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3015:assign	atm_st_cmplt3 = lsu_atm_st_cmplt_e & dfill_thread3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3017:    (atm_st_cmplt3 & ~pend_atm_ld_ue[3]) |  // Bug 3624,4048
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3048:assign	ldxa_internal_swo_m = lda_internal_m & ~ldxa_swo_annul ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3053:	asi_internal_m & ld_inst_vld_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3064:(~(cache_hit & (tlb_cam_hit_g | lsu_dtlb_bypass_g)) |	// include miss in tlb;bypass
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3081:    & (lsu_inst_vld_w & ld_inst_vld_unflushed) ;	// flush uptil m accounted for.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3084://  (ld_inst_vld_g & (~lsu_alt_space_g | (lsu_alt_space_g & recognized_asi_g))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3099:   assign lsu_ld_inst_vld_flush_w = lsu_inst_vld_w & ld_inst_vld_unflushed & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3137:   pref_inst_g) & ld_inst_vld_unflushed & lsu_inst_vld_w ; // flush qual done in exu
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3141:   assign ld_inst_vld_no_flush_w = ld_inst_vld_unflushed & lsu_inst_vld_w;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3169:assign	lsu_st_rmo_m = (st_inst_vld_m & (binit_quad_asi_m | blk_asi_m) & lsu_alt_space_m) | blkst_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3170:assign	lsu_bst_in_pipe_m = (st_inst_vld_m &  blk_asi_m & lsu_alt_space_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3190:  strm_asi & ((ldst_va_g[7:0] == 8'h80)) ;  	// ma ctl
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3197:assign  dtlb_wr_cmplt0 = demap_thread0 & lsu_dtlb_wr_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3198:assign  dtlb_wr_cmplt1 = demap_thread1 & lsu_dtlb_wr_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3199:assign  dtlb_wr_cmplt2 = demap_thread2 & lsu_dtlb_wr_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3200:assign  dtlb_wr_cmplt3 = demap_thread3 & lsu_dtlb_wr_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3236:assign  stxa_stall_wr_cmplt0 =  (spu_lsu_stxa_ack & spu_stxa_thread0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3237:        (tlu_stxa_thread0_w2 & tlu_lsu_stxa_ack & ~dtlb_wr_init_d4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3238:	(ifu_asi_store_cmplt_en_d1 & tlb_access_sel_thrd0_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3240:assign  stxa_stall_wr_cmplt1 =  (spu_lsu_stxa_ack & spu_stxa_thread1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3241:        (tlu_stxa_thread1_w2 & tlu_lsu_stxa_ack & ~dtlb_wr_init_d4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3242:	(ifu_asi_store_cmplt_en_d1 & tlb_access_sel_thrd1_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3244:assign  stxa_stall_wr_cmplt2 =  (spu_lsu_stxa_ack & spu_stxa_thread2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3245:        (tlu_stxa_thread2_w2 & tlu_lsu_stxa_ack & ~dtlb_wr_init_d4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3246:	(ifu_asi_store_cmplt_en_d1 & tlb_access_sel_thrd2_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3248:assign  stxa_stall_wr_cmplt3 =  (spu_lsu_stxa_ack & spu_stxa_thread3) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3249:        (tlu_stxa_thread3_w2 & tlu_lsu_stxa_ack & ~dtlb_wr_init_d4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3250:	(ifu_asi_store_cmplt_en_d1 & tlb_access_sel_thrd3_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3268:assign	wr_dc_diag_asi_e = dc_diagnstc_asi_e & st_inst_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3269:assign	wr_dtagv_diag_asi_e =  dtagv_diagnstc_asi_e & st_inst_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3273:    & thread0_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3276:    & thread1_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3279:    & thread2_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3282:    & thread3_e & alt_space_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3292:assign	tlb_access_en0_m = tlb_access_en0_tmp & ldst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3293:assign	tlb_access_en1_m = tlb_access_en1_tmp & ldst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3294:assign	tlb_access_en2_m = tlb_access_en2_tmp & ldst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3295:assign	tlb_access_en3_m = tlb_access_en3_tmp & ldst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3306:assign  tlb_access_en0_g = tlb_access_en0_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3307://assign  tlb_access_en0_g = tlb_access_en0_unflushed & lsu_inst_vld_w & ~(dctl_flush_pipe_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3308:assign  tlb_access_en1_g = tlb_access_en1_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3309:assign  tlb_access_en2_g = tlb_access_en2_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3310:assign  tlb_access_en3_g = tlb_access_en3_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3312:assign	diag_wr_cmplt0 = lsu_diagnstc_wr_src_sel_e & tlb_access_sel_thrd0_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3313:assign	diag_wr_cmplt1 = lsu_diagnstc_wr_src_sel_e & tlb_access_sel_thrd1_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3314:assign	diag_wr_cmplt2 = lsu_diagnstc_wr_src_sel_e & tlb_access_sel_thrd2_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3315:assign	diag_wr_cmplt3 = lsu_diagnstc_wr_src_sel_e & tlb_access_sel_thrd3_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3319:assign	ifu_tlb_rd_cmplt0 =  (ifu_ldxa_thread0_w2 & ifu_lsu_ldxa_data_vld_w2 & ~ifu_nontlb0_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3320:assign	ifu_tlb_rd_cmplt1 =  (ifu_ldxa_thread1_w2 & ifu_lsu_ldxa_data_vld_w2 & ~ifu_nontlb1_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3321:assign	ifu_tlb_rd_cmplt2 =  (ifu_ldxa_thread2_w2 & ifu_lsu_ldxa_data_vld_w2 & ~ifu_nontlb2_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3322:assign	ifu_tlb_rd_cmplt3 =  (ifu_ldxa_thread3_w2 & ifu_lsu_ldxa_data_vld_w2 & ~ifu_nontlb3_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3328:  (tlu_ldxa_thread0_w2 & tlu_lsu_ldxa_async_data_vld) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3329:  (tlu_stxa_thread0_w2 & tlu_lsu_stxa_ack) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3331:  (ifu_stxa_thread0_w2 & ifu_lsu_asi_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3334:  (tlu_ldxa_thread1_w2 & tlu_lsu_ldxa_async_data_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3335:  (tlu_stxa_thread1_w2 & tlu_lsu_stxa_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3337:  (ifu_stxa_thread1_w2 & ifu_lsu_asi_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3340:  (tlu_ldxa_thread2_w2 & tlu_lsu_ldxa_async_data_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3341:  (tlu_stxa_thread2_w2 & tlu_lsu_stxa_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3343:  (ifu_stxa_thread2_w2 & ifu_lsu_asi_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3346:  (tlu_ldxa_thread3_w2 & tlu_lsu_ldxa_async_data_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3347:  (tlu_stxa_thread3_w2 & tlu_lsu_stxa_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3349:  (ifu_stxa_thread3_w2 & ifu_lsu_asi_ack) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3448:assign	fifo_top[1] = ~asi_fifo1_vld & asi_fifo0_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3449:assign	fifo_top[2] = ~asi_fifo2_vld & asi_fifo1_vld & asi_fifo0_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3450:assign	fifo_top[3] = ~asi_fifo3_vld & asi_fifo2_vld & asi_fifo1_vld & asi_fifo0_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3495:assign	wr_not_sh =  fifo_wr & ~fifo_shift ; // write not shift
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3496:assign	sh_not_wr = ~fifo_wr &  fifo_shift ; // shift not write
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3497:assign	wr_and_sh =  fifo_wr &  fifo_shift ; // shift and write
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3501:	(wr_not_sh & fifo_top[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3502:	(sh_not_wr & asi_fifo1_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3503:	(wr_and_sh & asi_fifo0_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3505:	(wr_not_sh & fifo_top[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3506:	(sh_not_wr & asi_fifo2_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3507:	(wr_and_sh & asi_fifo1_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3509:	(wr_not_sh & fifo_top[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3510:	(sh_not_wr & asi_fifo3_vld) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3511:	(wr_and_sh & asi_fifo2_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3513:	(wr_not_sh & fifo_top[3]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3514:	(wr_and_sh & asi_fifo3_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3517:assign	asi_fifo0_en = (fifo_wr & fifo_top[0]) | fifo_shift ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3518:assign	asi_fifo1_en = (fifo_wr & fifo_top[1]) | fifo_shift ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3519:assign	asi_fifo2_en = (fifo_wr & fifo_top[2]) | fifo_shift ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3520:assign	asi_fifo3_en = (fifo_wr & fifo_top[3]) | fifo_shift ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3603:  ((tlb_access_sel_thrd0 & ~tlb_access_rst0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3604:   (tlb_access_sel_thrd1 & ~tlb_access_rst1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3605:   (tlb_access_sel_thrd2 & ~tlb_access_rst2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3606:   (tlb_access_sel_thrd3 & ~tlb_access_rst3)) & ~tlb_access_pending ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3652:  (tlb_access_pending & ~ifu_asi_vld_d1 & ~diag_wr_src_d1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3653:  (st_sqsh_m & ~(ifu_asi_vld_d1 & ~ifu_asi_ack_d1) & ~diag_wr_src_d1) ; // Bug 4875
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3654:  //(st_inst_vld_m & ~lsu_ifu_asi_vld_d1 & ~diag_wr_src_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3678:  asi_sel_thrd0 & ~tlb_access_blocked ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3680:  asi_sel_thrd1 & ~tlb_access_blocked ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3682:  asi_sel_thrd2 & ~tlb_access_blocked ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3684:  asi_sel_thrd3 & ~tlb_access_blocked ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3736:	(st_inst_vld_m & asi_internal_m & lsu_alt_space_m) ; // Squash as bus required for stxa.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3737:assign  tlb_st_data_sel_m[0] = (tlb_access_sel_thrd0 & ~st_sqsh_m) | (st_sqsh_m & thread0_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3738:assign  tlb_st_data_sel_m[1] = (tlb_access_sel_thrd1 & ~st_sqsh_m) | (st_sqsh_m & thread1_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3739:assign  tlb_st_data_sel_m[2] = (tlb_access_sel_thrd2 & ~st_sqsh_m) | (st_sqsh_m & thread2_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3742:assign	lsu_ifu_asi_data_en_l = ~(ifu_asi_vld & tlb_access_initiated) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3746:/*assign  tlb_st_data_sel_m[0] = tlb_access_sel_thrd0 | ((st_inst_vld_m & thread0_m) & tlb_access_blocked) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3747:assign  tlb_st_data_sel_m[1] = tlb_access_sel_thrd1 | ((st_inst_vld_m & thread1_m) & tlb_access_blocked) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3748:assign  tlb_st_data_sel_m[2] = tlb_access_sel_thrd2 | ((st_inst_vld_m & thread2_m) & tlb_access_blocked) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3758:  (tlb_access_sel_thrd0 & tlb_ld_inst0 & ~nontlb_asi0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3759:  (tlb_access_sel_thrd1 & tlb_ld_inst1 & ~nontlb_asi1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3760:  (tlb_access_sel_thrd2 & tlb_ld_inst2 & ~nontlb_asi2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3761:  (tlb_access_sel_thrd3 & tlb_ld_inst3 & ~nontlb_asi3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3765:  (tlb_access_sel_thrd0 & tlb_st_inst0 & ~nontlb_asi0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3766:  (tlb_access_sel_thrd1 & tlb_st_inst1 & ~nontlb_asi1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3767:  (tlb_access_sel_thrd2 & tlb_st_inst2 & ~nontlb_asi2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3768:  (tlb_access_sel_thrd3 & tlb_st_inst3 & ~nontlb_asi3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3774:assign  dc0_diagnstc_wr_en = (tlb_access_sel_thrd0 & tlb_st_inst0 & dc0_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3775:assign  dc1_diagnstc_wr_en = (tlb_access_sel_thrd1 & tlb_st_inst1 & dc1_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3776:assign  dc2_diagnstc_wr_en = (tlb_access_sel_thrd2 & tlb_st_inst2 & dc2_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3777:assign  dc3_diagnstc_wr_en = (tlb_access_sel_thrd3 & tlb_st_inst3 & dc3_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3782:assign  dtagv0_diagnstc_wr_en = (tlb_access_sel_thrd0 & tlb_st_inst0 & dtagv0_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3783:assign  dtagv1_diagnstc_wr_en = (tlb_access_sel_thrd1 & tlb_st_inst1 & dtagv1_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3784:assign  dtagv2_diagnstc_wr_en = (tlb_access_sel_thrd2 & tlb_st_inst2 & dtagv2_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3785:assign  dtagv3_diagnstc_wr_en = (tlb_access_sel_thrd3 & tlb_st_inst3 & dtagv3_diagnstc_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3795:   assign diag_wr_src_with_rst = diag_wr_src & ~lsu_diagnstc_wr_src_sel_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3805:   assign diag_wr_src_d1_with_rst = diag_wr_src_d1 & ~lsu_diagnstc_wr_src_sel_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3819://assign diag_wr_src_sel_din = diag_wr_src_d2 & ~memref_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3820:assign diag_wr_src_sel_din = diag_wr_src_d2 & ~(memref_e | lsu_dfq_vld);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3822:assign  lsu_diagnstc_wr_src_sel_e =  ~diag_wr_src_sel_d1 & diag_wr_src_sel_din ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3842:	lsu_diag_va_prty_invrt & dtagv_diagnstc_wr_en & lsu_diagnstc_wr_src_sel_e ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3847:  (tlb_access_sel_thrd0 & tlb_ld_inst0 & ifu_nontlb0_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3848:  (tlb_access_sel_thrd1 & tlb_ld_inst1 & ifu_nontlb1_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3849:  (tlb_access_sel_thrd2 & tlb_ld_inst2 & ifu_nontlb2_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3850:  (tlb_access_sel_thrd3 & tlb_ld_inst3 & ifu_nontlb3_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3853:  (tlb_access_sel_thrd0 & tlb_st_inst0 & ifu_nontlb0_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3854:  (tlb_access_sel_thrd1 & tlb_st_inst1 & ifu_nontlb1_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3855:  (tlb_access_sel_thrd2 & tlb_st_inst2 & ifu_nontlb2_asi) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3856:  (tlb_access_sel_thrd3 & tlb_st_inst3 & ifu_nontlb3_asi) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3868:assign	lsu_ifu_asi_vld = ifu_asi_vld_d1 & ~ifu_asi_ack_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3870:assign	ifu_asi_store_cmplt_en = ifu_asi_store & ifu_lsu_asi_ack ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3926:assign  mbar_inst_g = mbar_inst_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3927:assign  flsh_inst_g = flsh_inst_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3933:        reset  | (mbar_vld0 & lsu_stb_empty[0] & no_spc_rmo_st[0]) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3934:               | (flsh_vld0 & flsh_cmplt_d1[0]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3936:assign  bsync0_en = (flush_inst0_g | mbar_inst0_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3938:assign  flush_inst0_g = flsh_inst_g & thread0_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3939:assign  mbar_inst0_g  = mbar_inst_g & thread0_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3955:        reset  | (mbar_vld1 & lsu_stb_empty[1] & no_spc_rmo_st[1])  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3956:               | (flsh_vld1 & flsh_cmplt_d1[1]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3958:assign  bsync1_en = (flush_inst1_g | mbar_inst1_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3960:assign  flush_inst1_g = flsh_inst_g & thread1_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3961:assign  mbar_inst1_g  = mbar_inst_g & thread1_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3977:        reset  | (mbar_vld2 & lsu_stb_empty[2] & no_spc_rmo_st[2]) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3978:               | (flsh_vld2 & flsh_cmplt_d1[2]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3980:assign  bsync2_en = (flush_inst2_g | mbar_inst2_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3982:assign  flush_inst2_g = flsh_inst_g & thread2_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3983:assign  mbar_inst2_g  = mbar_inst_g & thread2_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3999:        reset  | (mbar_vld3 & lsu_stb_empty[3] & no_spc_rmo_st[3]) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4000:               | (flsh_vld3 & flsh_cmplt_d1[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4002:assign  bsync3_en = (flush_inst3_g | mbar_inst3_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4004:assign  flush_inst3_g = flsh_inst_g & thread3_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4005:assign  mbar_inst3_g  = mbar_inst_g & thread3_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4281://SC  ((rd_only_ltlb_asi_e &  st_inst_vld_e)  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4282://SC   (wr_only_ltlb_asi_e &  ld_inst_vld_e)) & alt_space_e   ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4285://SC   ((dfill_tlb_asi_e & ~lsu_tlb_writeable)     | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4286://SC   (ifill_tlb_asi_e & ~ifu_lsu_tlb_writeable)) & st_inst_vld_e & alt_space_e ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4334://SC   ~tlb_rd_tte_data[`STLB_DATA_W] & ~lsu_dtlb_bypass_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4339:    //((~lsu_dtlb_bypass_g & tlb_cam_hit_g) | (tlb_byp_asi_g & lsu_alt_space_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4344://SC   ((~nofault_asi_g & lsu_alt_space_g) | ~lsu_alt_space_g) // in alternate space or not
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4345://SC   & tlb_rd_tte_data[`STLB_DATA_NFO] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4349://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) & as_if_user_asi_g & lsu_alt_space_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4355://SC assign  atm_access_w_nc = atomic_g & tlb_pgnum[39] ; // io space 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4358://SC assign  atm_access_unsup_asi = atomic_g & ~atomic_asi_g & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4361://SC assign  tlb_tte_vld_g = ~lsu_dtlb_bypass_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4366://SC         (lsu_dtlb_bypass_g & ~(phy_use_ec_asi_g & lsu_alt_space_g)) | // regular bypass 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4367://SC         (tlb_byp_asi_g & ~phy_use_ec_asi_g & lsu_alt_space_g) ; // phy_byp
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4371://SC   ((ld_inst_vld_unflushed & nofault_asi_g & lsu_alt_space_g) |  // spec load
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4380://SC assign  quad_asi_non_ldstda = quad_asi_g & lsu_alt_space_g & ~ldst_dbl_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4384://SC assign  binit_asi_non_ldda = binit_quad_asi_g & lsu_alt_space_g & ~ldst_dbl_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4387://SC assign  blk_asi_non_ldstdfa = blk_asi_g & lsu_alt_space_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4388://SC      ~(ldst_dbl_g & fp_ldst_g) & (ld_inst_vld_unflushed | st_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4394://SC lsu_alt_space_g & ~recognized_asi_g & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4399://SC   strm_asi & ((ldst_va_g[7:0] == 8'hA0) | (ldst_va_g[7:0] == 8'h68)) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4400://SC   st_inst_vld_unflushed & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4406://SC       & tlb_tte_vld_g | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4480:      ~pstate_priv & ~(hpv_priv & hpstate_en) & lsu_alt_space_g ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4483://SC       ~pstate_priv_m & ~(hpv_priv_m & hpstate_en_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4504://SC                          pstate_priv & ~hpv_priv & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4533://SC   = ((hw_size & ~hw_align_addr) | // half-word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4534://SC     (wd_size & ~wd_align_addr)  | // word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4535://SC     (dw_size & ~dw_align_addr)  | // double word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4536://SC    ((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) | // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4537://SC     (blk_asi_m & lsu_alt_space_m & fp_ldst_m & ldst_dbl_m & ~blk_align_addr)) & // 64B blk ld/st check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4538://SC     //(blk_asi_m & lsu_alt_space_m & blk_asi_m & ~blk_align_addr)) & // 64B blk ld/st check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4542://SC     = st_inst_vld_m & fp_ldst_m & ldst_dbl_m & wd_align_addr & ~dw_align_addr ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4545://SC     = ld_inst_vld_m & fp_ldst_m & ldst_dbl_m & wd_align_addr & ~dw_align_addr ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4550://SC     = (st_inst_vld_m | ld_inst_vld_m) & lsu_alt_space_m & asi_internal_m  & ~(dw_size & ~ldst_dbl_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4567://SC 	 &  st_inst_vld_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4569://SC assign  rd_of_wr_only_asi = wr_only_asi_m &  ld_inst_vld_m & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4570://SC assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4592://SC   (thread0_g & ifu_lsu_nceen[0]) | (thread1_g & ifu_lsu_nceen[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4593://SC   (thread2_g & ifu_lsu_nceen[2]) | (thread3_g & ifu_lsu_nceen[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4596://SC   (dfill_thread0 & ifu_lsu_nceen[0]) | (dfill_thread1 & ifu_lsu_nceen[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4597://SC   (dfill_thread2 & ifu_lsu_nceen[2]) | (dfill_thread3 & ifu_lsu_nceen[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4620:  (unc_err_trap_g & nceen_fill_g) | // cache data
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4644:	(((~asi_internal_m  & recognized_asi_m) & lsu_alt_space_m)  | // Bug 4327
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4652:	~(alt_space_e & (asi_internal_e | ~recognized_asi_e ))) ; //bug3660
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4673:  (asi_internal_m & lsu_alt_space_m) |	// Bug 5156
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4674:  (~recognized_asi_tmp & lsu_alt_space_m) ; // illegal asi // Timing change.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4684://SC assign	other_flush_pipe_w = tlu_early_flush_pipe_w | (lsu_tlu_ttype_vld_m2 & lsu_inst_vld_w);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4699://SC   strm_asi_m & ((ldst_va_m[7:0] == 8'ha0) | (ldst_va_m[7:0] == 8'h68)) & st_inst_vld_m ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4734:  dcache_enable_g & ~(asi_internal_g & lsu_alt_space_g) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4737:  (lsu_dtlb_bypass_g | (~lsu_dtlb_bypass_g & tlb_cam_hit_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4738:assign dcache_rd_parity_error = dcache_rparity_err_wb & dcache_perr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4742:  dcache_rd_parity_error & ld_inst_vld_unflushed & lsu_inst_vld_w & ~dtag_perror_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4744://  dcache_enable_g & ~(asi_internal_g & lsu_alt_space_g) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4771://SC   tte_data_parity_error & ~tlb_rd_tte_data_locked & tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4776://SC   tte_data_parity_error &  tlb_rd_tte_data_locked & tlb_tte_vld_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4780://SC   tte_data_parity_error & data_rd_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4784://SC   tte_tag_parity_error & tag_rd_vld_g & ~data_rd_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4821:dcache_enable_g & ~(asi_internal_g & lsu_alt_space_g) & // Bug 3541
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4822:  ~(lsu_alt_space_g & blk_asi_g) &  // Bug 3926. 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4845:  (|dtag_parity_error[`L1D_WAY_COUNT-1:0]) & ld_inst_vld_unflushed & lsu_inst_vld_w &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4847:  ~(tlb_pgnum[39] & (lsu_dtlb_bypass_g | (~lsu_dtlb_bypass_g & tlb_cam_hit_g))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4848://  (|dtag_parity_error[3:0]) & ld_inst_vld_unflushed & lsu_inst_vld_w &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4849://  ~(lsu_alt_space_g & blk_asi_g) &  // Bug 3926. 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4851://  ~(tlb_pgnum[39] & (lsu_dtlb_bypass_g | (~lsu_dtlb_bypass_g & tlb_cam_hit_g))) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4859:        .din    ({lsu_cpx_ld_dtag_perror_e & ~ignore_fill, lsu_cpx_ld_dcache_perror_e & ~ignore_fill}),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4879:assign  lsu_ifu_dcache_data_perror = dcache_error_w2 & ~bld_squash_err_w2;  //bug6382/eco6621
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4882:assign  l2_unc_error_e  = lsu_cpx_pkt_ld_err[1] & l2fill_vld_e & ~ignore_fill  ; // Bug 4998
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4883:assign  l2_corr_error_e = lsu_cpx_pkt_ld_err[0] & l2fill_vld_e & ~ignore_fill  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4907:(l2_unc_error_w2 | bld_unc_err_pend_w2) & ~lsu_ifu_err_addr_b39 & ~bld_squash_err_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4917:      ((dfill_thread0 & ifu_lsu_nceen[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4918:       (dfill_thread1 & ifu_lsu_nceen[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4919:       (dfill_thread2 & ifu_lsu_nceen[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4920:       (dfill_thread3 & ifu_lsu_nceen[3])) ; */ // Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4929:      ((dfill_thread0 & ifu_lsu_ceen[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4930:       (dfill_thread1 & ifu_lsu_ceen[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4931:       (dfill_thread2 & ifu_lsu_ceen[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4932:       (dfill_thread3 & ifu_lsu_ceen[3])) ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4971:assign	spu_trap0 = spu_trap & spu_ldxa_thread0_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4972:assign	spu_trap1 = spu_trap & spu_ldxa_thread1_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4973:assign	spu_trap2 = spu_trap & spu_ldxa_thread2_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4974:assign	spu_trap3 = spu_trap & spu_ldxa_thread3_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5055:assign	tlb_err_en_w2[0] = tte_data_perror_unc_w2 & thread0_w2 ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5056:assign	tlb_err_en_w2[1] = tte_data_perror_unc_w2 & thread1_w2 ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5057:assign	tlb_err_en_w2[2] = tte_data_perror_unc_w2 & thread2_w2 ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5058:assign	tlb_err_en_w2[3] = tte_data_perror_unc_w2 & thread3_w2 ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5070:assign		atm_ld_w_uerr = l2fill_vld_e & lsu_cpx_pkt_atm_st_cmplt & lsu_cpx_pkt_ld_err[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5077:		       (atm_ld_w_uerr & lsu_nceen_d1[0] & dfill_thread0) |       //atomic
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5082:assign   fp_ldst_thrd0_w2 = fp_ldst_w2 & thread0_w2 & ld_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5095:assign	ldbyp0_vld = ldbyp0_vld_tmp & ~pend_atm_ld_ue[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5126:        .rst    (ldbyp0_vld_rst), .en     (ldbyp0_vld_en & ~spu_trap0 & ~lmq_byp_ldxa_sel0[1]), //bug6525 fix2
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5132://assign  ldbyp0_unc_err = ldbyp0_unc_err_q & ifu_lsu_nceen[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5140:assign   fp_ldst_thrd1_w2 = fp_ldst_w2 & thread1_w2 & ld_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5149:		       (atm_ld_w_uerr & lsu_nceen_d1[1] & dfill_thread1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5163:assign	ldbyp1_vld = ldbyp1_vld_tmp & ~pend_atm_ld_ue[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5181:        .rst    (ldbyp1_vld_rst), .en     (ldbyp1_vld_en & ~spu_trap1 & ~lmq_byp_ldxa_sel1[1]), //bug6525 fix2
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5186://assign  ldbyp1_unc_err = ldbyp1_unc_err_q & ifu_lsu_nceen[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5201:		       (atm_ld_w_uerr & lsu_nceen_d1[2] & dfill_thread2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5206:assign   fp_ldst_thrd2_w2 = fp_ldst_w2 & thread2_w2 & ld_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5217:assign	ldbyp2_vld = ldbyp2_vld_tmp & ~pend_atm_ld_ue[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5232:        .rst    (ldbyp2_vld_rst), .en     (ldbyp2_vld_en & ~spu_trap2 & ~lmq_byp_ldxa_sel2[1]), //bug6525 fix2
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5237://assign  ldbyp2_unc_err = ldbyp2_unc_err_q & ifu_lsu_nceen[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5252:		       (atm_ld_w_uerr & lsu_nceen_d1[3] & dfill_thread3) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5257:assign   fp_ldst_thrd3_w2 = fp_ldst_w2 & thread3_w2 & ld_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5268:assign	ldbyp3_vld = ldbyp3_vld_tmp & ~pend_atm_ld_ue[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5284:        .rst    (ldbyp3_vld_rst), .en     (ldbyp3_vld_en & ~spu_trap3 & ~lmq_byp_ldxa_sel3[1]), //bug6525 fix2
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5289://assign  ldbyp3_unc_err = ldbyp3_unc_err_q & ifu_lsu_nceen[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5309:  (ld_thrd_byp_sel_g[0] & ldbyp0_fpld & ~squash_byp_cmplt_g[0]) | // Bug 4998
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5310:  (ld_thrd_byp_sel_g[1] & ldbyp1_fpld & ~squash_byp_cmplt_g[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5311:  (ld_thrd_byp_sel_g[2] & ldbyp2_fpld & ~squash_byp_cmplt_g[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5312:  (ld_thrd_byp_sel_g[3] & ldbyp3_fpld & ~squash_byp_cmplt_g[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5414:assign int_ldxa_vld = tlu_lsu_int_ldxa_vld_w2 & ~tlu_lsu_int_ld_ill_va_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5427:  st_inst_vld_g & ldst_dbl_g & quad_asi_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5429:  st_inst_vld_g & ldst_dbl_g & quad_asi_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5431:  st_inst_vld_g & ldst_dbl_g & quad_asi_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5433:  st_inst_vld_g & ldst_dbl_g & quad_asi_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5445:assign  ifu_ldxa_vld = ifu_lsu_ldxa_data_vld_w2 & ~ifu_lsu_ldxa_illgl_va_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5446://assign  tlu_ldxa_vld = tlu_lsu_ldxa_data_vld_w2 & ~tlu_lsu_ldxa_illgl_va_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5447:assign  spu_ldxa_vld = spu_lsu_ldxa_data_vld_w2 & ~spu_lsu_ldxa_illgl_va_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5450:assign int_ldxa_ivld = tlu_lsu_int_ldxa_vld_w2 & tlu_lsu_int_ld_ill_va_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5453:  ((ifu_lsu_ldxa_data_vld_w2 & ifu_lsu_ldxa_illgl_va_w2) & ifu_ldxa_thread0_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5454:  //((tlu_lsu_ldxa_data_vld_w2 & tlu_lsu_ldxa_illgl_va_w2) & tlu_ldxa_thread0_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5455:  ((spu_lsu_ldxa_data_vld_w2 & spu_lsu_ldxa_illgl_va_w2) & spu_ldxa_thread0_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5456:  (int_ldxa_ivld & thread0_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5459:  ((ifu_lsu_ldxa_data_vld_w2 & ifu_lsu_ldxa_illgl_va_w2) & ifu_ldxa_thread1_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5460:  //((tlu_lsu_ldxa_data_vld_w2 & tlu_lsu_ldxa_illgl_va_w2) & tlu_ldxa_thread1_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5461:  ((spu_lsu_ldxa_data_vld_w2 & spu_lsu_ldxa_illgl_va_w2) & spu_ldxa_thread1_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5462:  (int_ldxa_ivld & thread1_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5465:  ((ifu_lsu_ldxa_data_vld_w2 & ifu_lsu_ldxa_illgl_va_w2) & ifu_ldxa_thread2_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5466:  //((tlu_lsu_ldxa_data_vld_w2 & tlu_lsu_ldxa_illgl_va_w2) & tlu_ldxa_thread2_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5467:  ((spu_lsu_ldxa_data_vld_w2 & spu_lsu_ldxa_illgl_va_w2) & spu_ldxa_thread2_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5468:  (int_ldxa_ivld & thread2_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5471:  ((ifu_lsu_ldxa_data_vld_w2 & ifu_lsu_ldxa_illgl_va_w2) & ifu_ldxa_thread3_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5472:  //((tlu_lsu_ldxa_data_vld_w2 & tlu_lsu_ldxa_illgl_va_w2) & tlu_ldxa_thread3_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5473:  ((spu_lsu_ldxa_data_vld_w2 & spu_lsu_ldxa_illgl_va_w2) & spu_ldxa_thread3_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5474:  (int_ldxa_ivld & thread3_w2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5488:assign  lmq_byp_ldxa_sel0[0] = ifu_ldxa_vld & ifu_ldxa_thread0_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5489://assign  lmq_byp_ldxa_sel0[1] = tlu_ldxa_vld & tlu_ldxa_thread0_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5490:assign  lmq_byp_ldxa_sel0[1] = spu_ldxa_vld & spu_ldxa_thread0_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5491:assign  lmq_byp_ldxa_sel0[2] = (lsu_asi_rd_en_w2 & thread0_w2) | ldxa_tlbrd0_w3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5502:assign	fraw_annul0 = ld_stb_full_raw_w3 & thread0_w3 & ld_inst_vld_w3;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5503:assign	fraw_annul1 = ld_stb_full_raw_w3 & thread1_w3 & ld_inst_vld_w3;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5504:assign	fraw_annul2 = ld_stb_full_raw_w3 & thread2_w3 & ld_inst_vld_w3;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5505:assign	fraw_annul3 = ld_stb_full_raw_w3 & thread3_w3 & ld_inst_vld_w3;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5507:assign	ldst_miss0 = lsu_ldst_miss_w2 & thread0_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5508:assign	ldst_miss1 = lsu_ldst_miss_w2 & thread1_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5509:assign	ldst_miss2 = lsu_ldst_miss_w2 & thread2_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5510:assign	ldst_miss3 = lsu_ldst_miss_w2 & thread3_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5535:assign	mref_vld0 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread0_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5536:assign	mref_vld1 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread1_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5537:assign	mref_vld2 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread2_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5538:assign	mref_vld3 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread3_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5548:assign  lmq_byp_data_sel0[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3)  & thread0_w3 & ld_inst_vld_w3 ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5549://assign  lmq_byp_data_sel0[1] = st_inst_vld_e & thread0_e & ~ifu_lsu_casa_e & ~fraw_annul0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5551://assign  lmq_byp_data_sel0[1] = memref_e & thread0_e & ~ifu_lsu_casa_e & ~fraw_annul0 ; //bug3009
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5552:assign  lmq_byp_data_sel0[1] =  ~lmq_byp_data_sel0[0] & memref_e & thread0_e & ~ifu_lsu_casa_e & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5554://assign  lmq_byp_data_sel0[1] = mref_vld0_d1 & thread0_e & ~ifu_lsu_casa_e & ~(fraw_annul0 | fraw_annul0_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5555://assign  lmq_byp_data_sel0[1] = memref_e & thread0_e & ~ifu_lsu_casa_e & ~(fraw_annul0 | fraw_annul0_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5556:assign  lmq_byp_data_sel0[2] = ~(|lmq_byp_data_sel0[1:0]) & casa_g & thread0_g & lsu_inst_vld_w & ~fraw_annul0_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5561:assign  lmq_byp_ldxa_sel1[0] = ifu_ldxa_vld & ifu_ldxa_thread1_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5562://assign  lmq_byp_ldxa_sel1[1] = tlu_ldxa_vld & tlu_ldxa_thread1_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5563:assign  lmq_byp_ldxa_sel1[1] = spu_ldxa_vld & spu_ldxa_thread1_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5564:assign  lmq_byp_ldxa_sel1[2] = (lsu_asi_rd_en_w2 & thread1_w2) | ldxa_tlbrd1_w3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5566:assign  lmq_byp_data_sel1[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread1_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5567:assign  lmq_byp_data_sel1[1] = ~lmq_byp_data_sel1[0] & memref_e & thread1_e & ~ifu_lsu_casa_e & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5569://assign  lmq_byp_data_sel1[1] = memref_e & thread1_e & ~ifu_lsu_casa_e & ~fraw_annul1; // bug3009
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5570://assign  lmq_byp_data_sel1[1] = mref_vld1_d1 & thread1_e & ~ifu_lsu_casa_e & ~(fraw_annul1 | fraw_annul1_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5571://assign  lmq_byp_data_sel1[1] = memref_e & thread1_e & ~ifu_lsu_casa_e & ~(fraw_annul1 | fraw_annul1_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5572:assign  lmq_byp_data_sel1[2] =  ~(|lmq_byp_data_sel1[1:0]) & casa_g & thread1_g & lsu_inst_vld_w & ~fraw_annul1_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5576:assign  lmq_byp_ldxa_sel2[0] = ifu_ldxa_vld & ifu_ldxa_thread2_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5577://assign  lmq_byp_ldxa_sel2[1] = tlu_ldxa_vld & tlu_ldxa_thread2_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5578:assign  lmq_byp_ldxa_sel2[1] = spu_ldxa_vld & spu_ldxa_thread2_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5579:assign  lmq_byp_ldxa_sel2[2] = (lsu_asi_rd_en_w2 & thread2_w2) | ldxa_tlbrd2_w3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5581:assign  lmq_byp_data_sel2[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread2_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5582://assign  lmq_byp_data_sel2[1] = memref_e & thread2_e & ~ifu_lsu_casa_e & ~fraw_annul2; // bug3009
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5583:assign  lmq_byp_data_sel2[1] = ~lmq_byp_data_sel2[0] & memref_e & thread2_e & ~ifu_lsu_casa_e & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5585://assign  lmq_byp_data_sel2[1] = memref_e & thread2_e & ~ifu_lsu_casa_e & ~(fraw_annul2 | fraw_annul2_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5586:assign  lmq_byp_data_sel2[2] =  ~(|lmq_byp_data_sel2[1:0]) & casa_g & thread2_g & lsu_inst_vld_w & ~fraw_annul2_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5590:assign  lmq_byp_ldxa_sel3[0] = ifu_ldxa_vld & ifu_ldxa_thread3_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5591://assign  lmq_byp_ldxa_sel3[1] = tlu_ldxa_vld & tlu_ldxa_thread3_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5592:assign  lmq_byp_ldxa_sel3[1] = spu_ldxa_vld & spu_ldxa_thread3_w2 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5593:assign  lmq_byp_ldxa_sel3[2] =  (lsu_asi_rd_en_w2 & thread3_w2) | ldxa_tlbrd3_w3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5595:assign  lmq_byp_data_sel3[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread3_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5596:assign  lmq_byp_data_sel3[1] = ~lmq_byp_data_sel3[0] & memref_e & thread3_e & ~ifu_lsu_casa_e & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5598://assign  lmq_byp_data_sel3[1] = memref_e & thread3_e & ~ifu_lsu_casa_e & ~(fraw_annul3 | fraw_annul3_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5599:assign  lmq_byp_data_sel3[2] = ~(|lmq_byp_data_sel3[1:0]) & casa_g & thread3_g & lsu_inst_vld_w & ~fraw_annul3_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5628:	ldbyp0_vld : (ldbyp0_vld & ~(ldbyp3_vld | ldbyp2_vld | ldbyp1_vld)) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5630:	(ldbyp1_vld & ~ldbyp0_vld) : (ldbyp1_vld & ~(ldbyp3_vld | ldbyp2_vld)) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5632:	(ldbyp2_vld & ~(ldbyp0_vld | ldbyp1_vld)) : (ldbyp2_vld & ~ldbyp3_vld) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5634:	(ldbyp3_vld & ~(ldbyp0_vld | ldbyp1_vld | ldbyp2_vld)) : ldbyp3_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5641:/*assign ld_thrd_byp_sel_e[0] = ldbyp0_vld & lsu_irf_raw_byp_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5642:assign ld_thrd_byp_sel_e[1] = ldbyp1_vld & lsu_irf_raw_byp_e &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5644:assign ld_thrd_byp_sel_e[2] = ldbyp2_vld & lsu_irf_raw_byp_e &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5646:assign ld_thrd_byp_sel_e[3] = ldbyp3_vld & lsu_irf_raw_byp_e &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5692:assign  lmq_byp_data_mxsel0[1] =   lmq_byp_data_sel0[1] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5693:assign  lmq_byp_data_mxsel0[2] =   lmq_byp_data_sel0[2] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5697:assign  lmq_byp_data_mxsel1[1] =   lmq_byp_data_sel1[1] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5698:assign  lmq_byp_data_mxsel1[2] =   lmq_byp_data_sel1[2] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5702:assign  lmq_byp_data_mxsel2[1] =   lmq_byp_data_sel2[1] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5703:assign  lmq_byp_data_mxsel2[2] =   lmq_byp_data_sel2[2] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5707:assign  lmq_byp_data_mxsel3[1] =   lmq_byp_data_sel3[1] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5708:assign  lmq_byp_data_mxsel3[2] =   lmq_byp_data_sel3[2] & ~rst_tri_en & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5765:(atm_st_cmplt0 & pend_atm_ld_ue[0]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5766:(atm_st_cmplt1 & pend_atm_ld_ue[1]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5767:(atm_st_cmplt2 & pend_atm_ld_ue[2]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5768:(atm_st_cmplt3 & pend_atm_ld_ue[3]) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5850://assign	st_dtlb_perr_en = st_inst_vld_unflushed & tte_data_perror_unc & nceen_pipe_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5856:		(pmem_unc_error_g & nceen_dfq_g)) | // Bug 3335,3518
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5932:assign	lsu_err_addr_sel[0] =  sync_error_sel & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5933:assign	lsu_err_addr_sel[1] =  async_error_sel & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5979:assign  lsu_ifu_io_error = //l2_unc_error_w2 & lsu_ifu_err_addr_b39 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5981:(l2_unc_error_w2 | bld_unc_err_pend_w2) & lsu_ifu_err_addr_b39 & ~bld_squash_err_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5990:~(intrpt_disp_asi_g | stxa_stall_asi_g | (ifu_nontlb_asi_g & ~ifu_asi42_flush_g) | tlb_lng_ltncy_asi_g) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5991:					lsu_inst_vld_w & ~dctl_early_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5992:					//lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5997:        //.din    (stxa_internal & ~(stxa_stall_asi_g | tlb_lng_ltncy_asi_g) & lsu_inst_vld_w),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6020:	ld_inst_vld_g & ~lsu_way_hit_or & ~ldxa_internal & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6072://assign  stb_byp_pkt_vld_e = st_inst_vld_e & ~(ldsta_internal_e & alt_space_e);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6073:assign  ld_pcx_pkt_vld_e = ld_inst_vld_e & ~(ldsta_internal_e & alt_space_e);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6132://        (ldst_dbl_g & st_inst_vld_g & quad_asi_g) ? 3'b001 : // stquad - label as store.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6136://assign  lmq_pkt_vld_g = ld_pcx_pkt_vld_g | (ldst_dbl_g & st_inst_vld_unflushed) | pref_inst_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6142://(ldst_dbl_g & st_inst_vld_unflushed & quad_asi_g) ? 2'b01 :
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6148:(quad_asi_g | blk_asi_g ) & lsu_alt_space_g & ld_inst_vld_unflushed ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6153:assign  fp_ld_inst_g  = fp_ldst_g & ld_inst_vld_g ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6158:  ~(ldst_dbl_g & ~fp_ldst_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6159:    (~lsu_alt_space_g | (lsu_alt_space_g & ~quad_asi_g))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6164:(dtlb_bypass_m & (phy_use_ec_asi_m | phy_byp_ec_asi_m) & lsu_alt_space_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6177:  ((tlb_pgnum[39] & ~lsu_dtlb_bypass_g & tlb_cam_hit_g) | // IO - tlb not in bypass
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6179:  (~lsu_tte_data_cp_g & tlb_cam_hit_g) |      // cp bit is clear
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6180:  ((quad_asi_g | binit_quad_asi_g | blk_asi_g)  & lsu_alt_space_g & ldst_dbl_g & ld_inst_vld_unflushed) |  // quad-ld
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6186:  ((tlb_pgnum[39] & ~lsu_dtlb_bypass_g & tlb_cam_hit_g) | // IO - tlb not in bypass
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6188:  (~lsu_tte_data_cp_g & tlb_cam_hit_g);      // cp bit is clear
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6192://assign  dflush_ld_g = dflush_asi_g & lsu_alt_space_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6202:   assign dbl_data_return = ldst_dbl_g & ~ (fp_ldst_g & ~ (blk_asi_g & lsu_alt_space_g));
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6214:  //ldst_dbl_g & ~fp_ldst_g,  // rd2 used by ld double.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6274:assign  tlb_invert_endian_g = lsu_tlb_invert_endian_g & ~lsu_dtlb_bypass_g & tlb_cam_hit_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6277://assign  l2fill_bendian_g = lsu_l2fill_bendian_g & ~reset;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6313:    ((non_altspace_ldst_g & (pstate_cle_g ^ tlb_invert_endian_g)) |       // non altspace ldst
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6314:     (altspace_ldst_g     & (lendian_asi_g ^ tlb_invert_endian_g)))       // altspace ldst
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6315:    & ~(asi_internal_g & lsu_alt_space_g);                                // internal asi is big-endian
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6320:    ((non_altspace_ldst_m & pstate_cle_m) |        // non altspace ldst
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6321:     (altspace_ldst_m     & lendian_asi_m))        // altspace ldst
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6423:    (wr_hword & waddr_dcd[0])  |   (wr_word & waddr_dcd[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6424:    (wr_dword & waddr_dcd[0])  ;     
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6427:    (wr_word & waddr_dcd[0]) |     (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6430:    (wr_hword & waddr_dcd[2])  |   (wr_word & waddr_dcd[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6431:    (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6434:    (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6437:    (wr_hword & waddr_dcd[4])  |   (wr_word & waddr_dcd[4]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6438:    (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6441:    (wr_word & waddr_dcd[4]) |     (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6444:    (wr_hword & waddr_dcd[6])  |   (wr_word & waddr_dcd[4]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6445:    (wr_dword & waddr_dcd[0])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6450:    (wr_hword & waddr_dcd[8])  |   (wr_word & waddr_dcd[8]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6451:    (wr_dword & waddr_dcd[8])  ;     
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6454:    (wr_word & waddr_dcd[8]) |     (wr_dword & waddr_dcd[8])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6457:    (wr_hword & waddr_dcd[10]) |   (wr_word & waddr_dcd[8]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6458:    (wr_dword & waddr_dcd[8])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6461:    (wr_dword & waddr_dcd[8])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6464:    (wr_hword & waddr_dcd[12]) |   (wr_word & waddr_dcd[12])  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6465:    (wr_dword & waddr_dcd[8])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6468:    (wr_word & waddr_dcd[12])  |   (wr_dword & waddr_dcd[8])  ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6471:    (wr_hword & waddr_dcd[14]) |   (wr_word & waddr_dcd[12])  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6472:    (wr_dword & waddr_dcd[8])  ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6579:   assign signed_ldst_byte_m = signed_ldst_m & byp_byte_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6580://   assign unsigned_ldst_byte_m = unsigned_ldst_m & byp_byte_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6582:   assign signed_ldst_hw_m = signed_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6583://   assign unsigned_ldst_hw_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6585:   assign signed_ldst_w_m = signed_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6586://   assign unsigned_ldst_w_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6619:  =  merged_addr_m[0] & ~(~bendian_pred_m & ~byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6621:  =  merged_addr_m[1] | (merged_addr_m[0] & ~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6623:  =  merged_addr_m[2] & ~(~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6625:  =  merged_addr_m[3] | (merged_addr_m[0] & ~bendian_pred_m & byp_word_m) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6626:  (merged_addr_m[2] & ~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6628:  =  merged_addr_m[4] & ~(~bendian_pred_m & (byp_hword_m | byp_word_m)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6630:  =  merged_addr_m[5] | (merged_addr_m[4] & ~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6632:  =  merged_addr_m[6] & ~(~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6634:  =  merged_addr_m[7] | (merged_addr_m[0] & ~bendian_pred_m & ~(byp_byte_m | byp_hword_m | byp_word_m))  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6635:  (merged_addr_m[4] & ~bendian_pred_m & byp_word_m) | (merged_addr_m[6] & ~bendian_pred_m & byp_hword_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6663:assign  swap0_sel_byte0   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6664:assign  swap0_sel_byte1   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6665:assign  swap0_sel_byte3   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6667://assign  swap0_sel_byte7   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6670:assign  swap1_sel_byte0   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6671:assign  swap1_sel_byte1   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6672:assign  swap1_sel_byte2   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6673:assign  swap1_sel_byte6   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6676:assign  swap2_sel_byte1   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6677:assign  swap2_sel_byte2   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6678:assign  swap2_sel_byte3   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6679:assign  swap2_sel_byte5   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6682:assign  swap3_sel_byte0   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6683:assign  swap3_sel_byte2   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6684:assign  swap3_sel_byte3   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6685:assign  swap3_sel_byte4   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6688:assign  swap4_sel_byte3   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6689:assign  swap4_sel_byte4   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6690:assign  swap4_sel_byte5   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6691://assign  swap4_sel_byte7   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6694:assign  swap5_sel_byte2   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6695:assign  swap5_sel_byte4   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6696:assign  swap5_sel_byte5   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6697:assign  swap5_sel_byte6   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6700:assign  swap6_sel_byte1   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6701:assign  swap6_sel_byte5   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6702:assign  swap6_sel_byte6   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6703://assign  swap6_sel_byte7   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6706:assign  swap7_sel_byte0   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6707:assign  swap7_sel_byte4   = ~bendian_pred_m & byp_word_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6708:assign  swap7_sel_byte6   = ~bendian_pred_m & byp_hword_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6709:assign  swap7_sel_byte7   = bendian_pred_m | (~bendian_pred_m & byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6806:  (rjust0_sel_sbyte0 & swap0_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6807:  (rjust0_sel_sbyte1 & swap1_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6808:  (rjust0_sel_sbyte3 & swap3_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6809:  (rjust0_sel_sbyte7 & swap7_sel_byte0) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6812:  (rjust0_sel_sbyte0 & swap0_sel_byte1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6813:  (rjust0_sel_sbyte1 & swap1_sel_byte1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6814:  (rjust0_sel_sbyte2 & swap2_sel_byte1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6815:  (rjust0_sel_sbyte6 & swap6_sel_byte1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6818:  (rjust0_sel_sbyte1 & swap1_sel_byte2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6819:  (rjust0_sel_sbyte2 & swap2_sel_byte2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6820:  (rjust0_sel_sbyte3 & swap3_sel_byte2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6821:  (rjust0_sel_sbyte5 & swap5_sel_byte2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6825:  (rjust0_sel_sbyte0 & swap0_sel_byte3) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6826:  (rjust0_sel_sbyte2 & swap2_sel_byte3) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6827:  (rjust0_sel_sbyte3 & swap3_sel_byte3) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6828:  (rjust0_sel_sbyte4 & swap4_sel_byte3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6833:  (rjust0_sel_sbyte3 & swap3_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6834:  (rjust0_sel_sbyte4 & swap4_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6835:  (rjust0_sel_sbyte5 & swap5_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6836:  (rjust0_sel_sbyte7 & swap7_sel_byte4) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6839:  (rjust0_sel_sbyte2 & swap2_sel_byte5) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6840:  (rjust0_sel_sbyte4 & swap4_sel_byte5) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6841:  (rjust0_sel_sbyte5 & swap5_sel_byte5) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6842:  (rjust0_sel_sbyte6 & swap6_sel_byte5) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6845:  (rjust0_sel_sbyte1 & swap1_sel_byte6) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6846:  (rjust0_sel_sbyte5 & swap5_sel_byte6) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6847:  (rjust0_sel_sbyte6 & swap6_sel_byte6) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6848:  (rjust0_sel_sbyte7 & swap7_sel_byte6) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6851://  (rjust0_sel_sbyte0 & swap0_sel_byte7) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6852://  (rjust0_sel_sbyte4 & swap4_sel_byte7) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6853://  (rjust0_sel_sbyte6 & swap6_sel_byte7) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6854://  (rjust0_sel_sbyte7 & swap7_sel_byte7) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6863:  (rjust1_sel_sbyte1 & swap1_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6864:  (rjust1_sel_sbyte3 & swap3_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6865:  (rjust1_sel_sbyte7 & swap7_sel_byte0) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6868:  (rjust1_sel_sbyte1 & swap1_sel_byte1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6871:  (rjust1_sel_sbyte1 & swap1_sel_byte2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6872:  (rjust1_sel_sbyte3 & swap3_sel_byte2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6873:  (rjust1_sel_sbyte5 & swap5_sel_byte2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6876:  (rjust1_sel_sbyte3 & swap3_sel_byte3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6881:  (rjust1_sel_sbyte3 & swap3_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6882:  (rjust1_sel_sbyte5 & swap5_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6883:  (rjust1_sel_sbyte7 & swap7_sel_byte4) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6886:  (rjust1_sel_sbyte5 & swap5_sel_byte5) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6889:  (rjust1_sel_sbyte1 & swap1_sel_byte6) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6890:  (rjust1_sel_sbyte5 & swap5_sel_byte6) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6891:  (rjust1_sel_sbyte7 & swap7_sel_byte6) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6894:  (rjust1_sel_sbyte7 & swap7_sel_byte7) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6908:  (rjust2_sel_sbyte2 & swap2_sel_byte1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6909:  (rjust2_sel_sbyte6 & swap6_sel_byte1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6912:  (rjust2_sel_sbyte2 & swap2_sel_byte2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6915:  (rjust2_sel_sbyte2 & swap2_sel_byte5) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6916:  (rjust2_sel_sbyte6 & swap6_sel_byte5) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6919:  (rjust2_sel_sbyte6 & swap6_sel_byte6) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6923:assign merge2_sel_byte_m = ~byp_byte_m & ~byp_hword_m &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6928:  (rjust3_sel_sbyte3 & swap3_sel_byte0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6929:  (rjust3_sel_sbyte7 & swap7_sel_byte0) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6932:  (rjust3_sel_sbyte3 & swap3_sel_byte3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6935:  (rjust3_sel_sbyte3 & swap3_sel_byte4) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6936:  (rjust3_sel_sbyte7 & swap7_sel_byte4) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6939:  (rjust3_sel_sbyte7 & swap7_sel_byte7) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6943:assign merge3_sel_byte_m = ~byp_byte_m & ~byp_hword_m & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6947:assign  merge4_sel_byte3_m = byp_dword_m & swap4_sel_byte3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6948:assign  merge4_sel_byte4_m = byp_dword_m & swap4_sel_byte4 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6952:assign  merge5_sel_byte2_m = byp_dword_m & swap5_sel_byte2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6953:assign  merge5_sel_byte5_m = byp_dword_m & swap5_sel_byte5 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6956:assign  merge6_sel_byte1_m = byp_dword_m & swap6_sel_byte1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6957:assign  merge6_sel_byte6_m = byp_dword_m & swap6_sel_byte6 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6960:assign  merge7_sel_byte0_m = byp_dword_m & swap7_sel_byte0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6961:assign  merge7_sel_byte7_m = byp_dword_m & swap7_sel_byte7 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6979:assign  casa_wd_g = casa_g & byp_word_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6981:assign  casa_dwd_g = casa_g & ~byp_word_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6986://  (casa_dwd_g &  bendian_g)   |  // bendian stq and dw cas
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6987://  (casa_wd_g &  bendian_g &  ldst_va_g[2]) ;  // bendian_g wd casa addr to uhalf
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6992:  ((casa_wd_g &  bendian_g & ~ldst_va_g[2]) |  // bendian_g wd casa addr to lhalf
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6993:  (casa_wd_g & ~bendian_g &  ldst_va_g[2])) &  ~rst_tri_en ;  // lendian wd casa addr to uhalf
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6995:  ((casa_dwd_g & ~bendian_g) |    // lendian stq and dw cas
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6996:  (casa_wd_g & ~bendian_g & ~ldst_va_g[2])) &  ~rst_tri_en ;  // lendian wd cas addr to lhalf
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7062:assign	lsu_ffu_blk_asi_e = blk_asi_e & alt_space_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7085:assign  pa_wtchpt_unimp_m  = dmmu_asi58_m & (lsu_ldst_va_b7_b0_m[7:0] == 8'h40);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7086:assign  d_tsb_unimp_m = dmmu_asi58_m & (lsu_ldst_va_b7_b0_m[7:0] == 8'h28);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7087:assign  pctxt_unimp_m = dmmu_asi58_m & (lsu_ldst_va_b7_b0_m[7:0] == 8'h8);   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7088:assign  sctxt_unimp_m = dmmu_asi58_m & (lsu_ldst_va_b7_b0_m[7:0] == 8'h10);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7089:assign  i_tsb_unimp_m = immu_asi50_m & (lsu_ldst_va_b7_b0_m[7:0] == 8'h28);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7109:assign  ncache_asild_rq_g   = dcache_byp_asi_g & altspace_ldst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7115://assign stdbl_m =  ldst_dbl_m & (~lsu_alt_space_m | (lsu_alt_space_m & ~blk_asi_m)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7130://assign	swap_sel_default_g = (bendian_g | (~bendian_g & st_sz_b_g)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7135:assign  st_hw_le_g = (st_sz_hw_g & ~bendian_g) & (~stdbl_g | fp_ldst_g) & st_inst_vld_unflushed ;  //0-in bug
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7138:assign  st_w_or_dbl_le_g = ((st_sz_w_g | (stdbl_g & ~fp_ldst_g)) & ~bendian_g) &  st_inst_vld_unflushed ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7139:assign  st_x_le_g = (st_sz_dw_g & (~stdbl_g | fp_ldst_g)  & ~bendian_g) &  st_inst_vld_unflushed;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7149:assign	blkst_m = blkst_m_tmp & ~(st_inst_vld_m  | flsh_inst_m 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7178:assign snap_blk_st_m = st_inst_vld_m & blk_asi_m & lsu_alt_space_m & fp_ldst_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7183:assign	snap_blk_st_local_m = snap_blk_st_m & ifu_tlu_inst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7286:assign   lsu_pcx_pref_issue[0] =  lsu_pref_pcx_req_d1 & lsu_ld_pcx_rq_sel_d2[0] & ~lsu_pcx_req_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7287:assign   lsu_pcx_pref_issue[1] =  lsu_pref_pcx_req_d1 & lsu_ld_pcx_rq_sel_d2[1] & ~lsu_pcx_req_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7288:assign   lsu_pcx_pref_issue[2] =  lsu_pref_pcx_req_d1 & lsu_ld_pcx_rq_sel_d2[2] & ~lsu_pcx_req_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7289:assign   lsu_pcx_pref_issue[3] =  lsu_pref_pcx_req_d1 & lsu_ld_pcx_rq_sel_d2[3] & ~lsu_pcx_req_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7305:   assign dcfill_active_e = lsu_dfq_ld_vld & ~memref_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7314:   assign lsu_cpx_pref_ack[0]  = dfq_thread0  & dcfill_active_e & lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7315:   assign lsu_cpx_pref_ack[1]  = dfq_thread1  & dcfill_active_e & lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7316:   assign lsu_cpx_pref_ack[2]  = dfq_thread2  & dcfill_active_e & lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7317:   assign lsu_cpx_pref_ack[3]  = dfq_thread3  & dcfill_active_e & lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7626:assign	other_flush_pipe_w = tlu_early_flush_pipe2_w | (lsu_ttype_vld_m2 & lsu_inst_vld_w);     
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7664:   assign     dfq_byp_sel_e[0] = dfq_thread_e[0] & dcfill_active_e & ~lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7665:   assign     dfq_byp_sel_e[1] = dfq_thread_e[1] & dcfill_active_e & ~lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7666:   assign     dfq_byp_sel_e[2] = dfq_thread_e[2] & dcfill_active_e & ~lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7667:   assign     dfq_byp_sel_e[3] = dfq_thread_e[3] & dcfill_active_e & ~lsu_cpx_pkt_prefetch2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:572://(ldst_dbl_g & st_inst_vld_unflushed & lsu_quad_asi_g) ? 2'b01 :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:583://(ldst_dbl_g & st_inst_vld_unflushed & lsu_quad_asi_g) ? 2'b01 :  //quad st, obsolete
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:669:	(ld0_pcx_rq_sel_d1 & qword_access0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:670:	(ld1_pcx_rq_sel_d1 & qword_access1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:671:	(ld2_pcx_rq_sel_d1 & qword_access2) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:672:	(ld3_pcx_rq_sel_d1 & qword_access3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:747:	~(qctl1_flush_pipe_w & (thrid_m[1:0] == thrid_g[1:0])) ; // really lsu_flush_pipe_w
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:757:assign	other_flush_pipe_w = tlu_early_flush_pipe2_w | (lsu_ttype_vld_m2 & lsu_inst_vld_tmp);     
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:760:assign	lsu_inst_vld_w = lsu_inst_vld_tmp & ~qctl1_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:780://assign  ld0_sec_hit_g = ld_sec_hit_thrd0 & ld0_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:781://assign  ld1_sec_hit_g = ld_sec_hit_thrd1 & ld1_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:782://assign  ld2_sec_hit_g = ld_sec_hit_thrd2 & ld2_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:783://assign  ld3_sec_hit_g = ld_sec_hit_thrd3 & ld3_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:807:assign  ld0_sec_hit_w2 = ld_sec_hit_thrd0_w2 & ld0_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:808:assign  ld1_sec_hit_w2 = ld_sec_hit_thrd1_w2 & ld1_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:809:assign  ld2_sec_hit_w2 = ld_sec_hit_thrd2_w2 & ld2_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:810:assign  ld3_sec_hit_w2 = ld_sec_hit_thrd3_w2 & ld3_unfilled  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:902:assign  ld0_inst_vld_e = ld_inst_vld_e & thread0_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:903:assign  ld1_inst_vld_e = ld_inst_vld_e & thread1_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:904:assign  ld2_inst_vld_e = ld_inst_vld_e & thread2_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:905:assign  ld3_inst_vld_e = ld_inst_vld_e & thread3_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:946:assign  ld0_inst_vld_g = ld0_inst_vld_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:947:assign  ld1_inst_vld_g = ld1_inst_vld_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:948:assign  ld2_inst_vld_g = ld2_inst_vld_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:949:assign  ld3_inst_vld_g = ld3_inst_vld_unflushed & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:950://assign  st_inst_vld_g  = st_inst_vld_unflushed & lsu_inst_vld_w  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1033:assign	lsu_ifu_pcxpkt_ack_d = imiss_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1035:assign  imiss_pkt_vld =  ifu_lsu_pcxreq_d & ~(imiss_pcx_rq_sel_d1 | imiss_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1041:assign  ifu_destid_en  =  ~ifu_lsu_pcxreq_d | (lsu_ifu_pcxpkt_ack_d & ~ifu_lsu_pcxpkt_e_b50);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1102:assign	fpop_pkt1 = fpop_pkt_vld_unmasked & ~fpop_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1106:assign  fpop_atom_req = fpop_pkt1 & fpop_pcx_rq_sel ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1128:  strm_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;  // spu request sent to pcx.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1129:  //strm_pcx_rq_sel_d1 & ~pcx_req_squash ;  // spu request sent to pcx.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1174:	strm_pkt_vld_unmasked & ~(strm_pcx_rq_sel_d1 | lsu_spu_ldst_ack | spu_ack_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1239://assign	stb0_rd_for_pcx = stb0_rd_for_pcx_tmp & ~lsu_st_pcx_rq_kill_w2[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1240://assign	stb1_rd_for_pcx = stb1_rd_for_pcx_tmp & ~lsu_st_pcx_rq_kill_w2[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1241://assign	stb2_rd_for_pcx = stb2_rd_for_pcx_tmp & ~lsu_st_pcx_rq_kill_w2[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1242://assign	stb3_rd_for_pcx = stb3_rd_for_pcx_tmp & ~lsu_st_pcx_rq_kill_w2[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1257:assign  st0_pkt_vld = stb0_rd_for_pcx & ~st0_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1265:assign  st1_pkt_vld = stb1_rd_for_pcx & ~st1_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1270:assign  st2_pkt_vld = stb2_rd_for_pcx & ~st2_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1275:assign  st3_pkt_vld = stb3_rd_for_pcx & ~st3_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1350:assign	bld_helper_cmplt_e = lsu_fldd_vld_en & bld_dout & (
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1407:   assign	bld_g = blk_asi_g & ldst_fp_g & ldst_dbl_g & alt_space_g & ld_03_inst_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1420:assign	bld_perr_kill_w2 = bld_w2 & perr_ld_rq_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1436:   assign bld_pcx_rq_sel_d1 = ld0_pcx_rq_sel_d1 & bld_dcd_thrd[0] | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1437:                              ld1_pcx_rq_sel_d1 & bld_dcd_thrd[1] |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1438:                              ld2_pcx_rq_sel_d1 & bld_dcd_thrd[2] | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1439:                              ld3_pcx_rq_sel_d1 & bld_dcd_thrd[3];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1444://   assign bld_pcx_rq_sel = bld_pcx_rq_sel_d2 & ~pcx_req_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1453:  assign bld_pcx_rq_sel = (ld0_pcx_rq_sel_d2 & bld_dcd_thrd[0] | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1454:                           ld1_pcx_rq_sel_d2 & bld_dcd_thrd[1] |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1455:                           ld2_pcx_rq_sel_d2 & bld_dcd_thrd[2] | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1456:                           ld3_pcx_rq_sel_d2 & bld_dcd_thrd[3] ) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1459:  assign	bld_en = bld_g |  (bld_pcx_rq_sel & bld_dout & ~(bld_cnt[1] & bld_cnt[0])) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1461:  assign	bcnt_din[1:0] = bld_cnt[1:0] + {1'b0,(bld_pcx_rq_sel & bld_dout)} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1479:assign	bld_dout = bld_dout_tmp & ~bld_perr_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1482:assign  bld_annul[0] =  bld_dcd_thrd[0] & (bld_dout & ~(bld_cnt[1] & bld_cnt[0])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1483:assign  bld_annul[1] =  bld_dcd_thrd[1] & (bld_dout & ~(bld_cnt[1] & bld_cnt[0])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1484:assign  bld_annul[2] =  bld_dcd_thrd[2] & (bld_dout & ~(bld_cnt[1] & bld_cnt[0])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1485:assign  bld_annul[3] =  bld_dcd_thrd[3] & (bld_dout & ~(bld_cnt[1] & bld_cnt[0])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1497:assign	bld_rd_en = (bld_helper_cmplt_m & bld_dout) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1498:assign	bld_rd_din[2:0] = bld_rd_dout_m[2:0] + {2'b00,(bld_helper_cmplt_m & bld_dout)} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1499://assign	bld_rd_en = (bld_helper_cmplt_g & bld_dout) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1500://assign	bld_rd_din[2:0] = bld_rd_dout[2:0] + {2'b00,(bld_helper_cmplt_g & bld_dout)} ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1535:assign	lsu_bld_pcx_rq = bld_pcx_rq_sel_d1 & bld_dout ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1584:assign  pref_vld_g = pref_inst_g & ~tlb_pgnum_g[39] & tlb_cam_hit_g ; // Bug 4318. 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1585:assign  pref_rq_vld0_g = pref_vld_g & thread0_g & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1586:assign  pref_rq_vld1_g = pref_vld_g & thread1_g & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1587:assign  pref_rq_vld2_g = pref_vld_g & thread2_g & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1588:assign  pref_rq_vld3_g = pref_vld_g & thread3_g & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1589:assign  pref_vld0_g = pref_inst_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1590:assign  pref_vld1_g = pref_inst_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1591:assign  pref_vld2_g = pref_inst_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1592:assign  pref_vld3_g = pref_inst_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1617:assign  ldq_stb_cam_hit = stb_cam_hit_bf & ldquad_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1642:        (full_raw_w2 & ~(stb_cam_mhit_w2 | ldq_hit_w2 | io_ld_w2)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1643:        //(full_raw_w2 & ~(stb_cam_mhit_w2 | ldq_hit_w2 | io_ld_w2)) ; // Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1648:	(io_ld_w2 & stb_not_empty_w2)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1649:        //(partial_raw_w2 | stb_cam_mhit_w2 | ldq_hit_w2 | (io_ld_w2 & stb_not_empty_w2)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1746:   assign dbl_force_l2access_g = ldst_dbl_g & ~(ldst_fp_g & ~(alt_space_g & blk_asi_g));
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1780:	ld0_inst_vld_w2 & ((ld_stb_full_raw_w2 & ~dbl_force_l2access_w2) | perr_ld_rq_kill_w2) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1783:		((ld_stb_full_raw_w2 & dbl_force_l2access_w2) | ld_stb_partial_raw_w2)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1784:			& ~atomic_w2 & ~perr_ld_rq_kill_w2 & ~(asi_internal_w2 & alt_space_w2) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1798:  (reset | (ld0_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld0_inst_vld_g | bld_annul_d1[0] | dtag_perr_pkt2_vld_d1[0]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1800:  //(reset | (ld0_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld0_inst_vld_g | bld_annul_d1[0]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1806:        (((lsu_ld_miss_g & ~ld_stb_full_raw_g  & ~ld_sec_hit_g & ~ldxa_internal) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1807:        ((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g | (ld_stb_full_raw_g & ldst_dbl_g))))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1808:        & ~atomic_g & ld0_inst_vld_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1809:	| (pref_inst_g & tlb_cam_hit_g & thread0_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1816:        (((lsu_ld_miss_g & ~ldxa_internal))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1818:        & ~atomic_g & ld0_inst_vld_g)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1854:assign  ld0_spec_vld_g  =  ld0_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1857://assign  ld0_spec_vld_g  =  ld0_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1872://assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_pkt_vld_unmasked | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1873:assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_l2cache_rq_w2 | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1875:assign  ld0_pkt_vld_tmp =  ld0_pkt_vld_unmasked & ~(ld0_pcx_rq_sel_d1 | ld0_pcx_rq_sel_d2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1877:                      ~(pref_rq_vld0 & lsu_no_spc_pref[0]) ;  // prefetch pending 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1882://assign  ld0_pkt_vld = ld0_pkt_vld_unmasked & ~ld0_pcx_rq_sel_d1 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1884:assign  ld0_fill_reset = reset | (lsu_dfq_ld_vld & lsu_dcfill_active_e & dfq_byp_sel[0]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1904:assign ld0_l2cache_rq_g_tmp  =  ld0_l2cache_rq_g & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1915://assign	ld0_unfilled_en = ld0_l2cache_rq & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1920:assign ld0_l2cache_rq_tmp  = ld0_unfilled_wy_en & ~ld0_l2cache_rq_kill;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1942://assign	ld0_unfilled = ld0_unfilled_tmp & ~ld0_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1966://assign  ld0_l2bnk_addr_mx[2:0]  =  (ld0_inst_vld_unflushed  & lsu_inst_vld_tmp) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1992:	ld1_inst_vld_w2 & ((ld_stb_full_raw_w2 & ~dbl_force_l2access_w2) | perr_ld_rq_kill_w2) ; 	
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1995:		((ld_stb_full_raw_w2 & dbl_force_l2access_w2) | ld_stb_partial_raw_w2)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1996:			& ~atomic_w2 & ~perr_ld_rq_kill_w2 & ~(asi_internal_w2 & alt_space_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2000:  (reset | (ld1_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld1_inst_vld_g | bld_annul_d1[1] | dtag_perr_pkt2_vld_d1[1]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2002:  //(reset | (ld1_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld1_inst_vld_g | bld_annul_d1[1]))) | // bug2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2003:  //(reset | (ld1_pcx_rq_sel_d1 & ~(pcx_req_squash | ld1_inst_vld_g | bld_annul[1]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2007:        (((lsu_ld_miss_g & ~ldxa_internal))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2009:        & ~atomic_g & ld1_inst_vld_g)  
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2027:assign  ld1_spec_vld_g  =  ld1_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g  &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2030://assign  ld1_spec_vld_g  =  ld1_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2041:assign lsu_ld1_spec_vld_kill_w2  =  ld1_spec_pick_vld_w2 & (~ld1_l2cache_rq_w2 | ld1_l2cache_rq_kill | ld1_ldbl_rq_w2 | non_l2bnk_mx1_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2043:assign  ld1_pkt_vld_tmp =  ld1_pkt_vld_unmasked & ~(ld1_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2045:                      ~(pref_rq_vld1 & lsu_no_spc_pref[1]) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2050://assign  ld1_pkt_vld = ld1_pkt_vld_unmasked & ~ld1_pcx_rq_sel_d1 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2053:assign  ld1_fill_reset = reset | (lsu_dfq_ld_vld & lsu_dcfill_active_e & dfq_byp_sel[1]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2058:assign ld1_l2cache_rq_g_tmp  =  ld1_l2cache_rq_g & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2068://assign	ld1_unfilled_en = ld1_l2cache_rq & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2073:assign ld1_l2cache_rq_tmp  = ld1_unfilled_wy_en & ~ld1_l2cache_rq_kill;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2095://assign	ld1_unfilled = ld1_unfilled_tmp & ~ld1_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2116://assign  ld1_l2bnk_addr_mx[2:0]  =  (ld1_inst_vld_unflushed  & lsu_inst_vld_tmp) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2143:	ld2_inst_vld_w2 & ((ld_stb_full_raw_w2 & ~dbl_force_l2access_w2) | perr_ld_rq_kill_w2) ; 	
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2146:		((ld_stb_full_raw_w2 & dbl_force_l2access_w2) | ld_stb_partial_raw_w2)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2147:			& ~atomic_w2 & ~perr_ld_rq_kill_w2 & ~(asi_internal_w2 & alt_space_w2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2149://assign	ld2_l2cache_rq_kill = ld2_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2150://assign	ld2_ldbl_rq_w2 = ld_stb_full_raw_w2 & dbl_force_l2access_w2 & ~atomic_w2 & ld2_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2153:  (reset | (ld2_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld2_inst_vld_g | bld_annul_d1[2] | dtag_perr_pkt2_vld_d1[2]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2155:  //(reset | (ld2_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld2_inst_vld_g | bld_annul_d1[2]))) | // bug2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2156:  //(reset | (ld2_pcx_rq_sel_d1 & ~(pcx_req_squash | ld2_inst_vld_g | bld_annul[2]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2161:        (((lsu_ld_miss_g & ~ldxa_internal)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2163:        & ~atomic_g & ld2_inst_vld_g )
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2181:assign  ld2_spec_vld_g  =  ld2_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g  &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2184://assign  ld2_spec_vld_g  =  ld2_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2195:assign lsu_ld2_spec_vld_kill_w2  =  ld2_spec_pick_vld_w2 & (~ld2_l2cache_rq_w2 | ld2_l2cache_rq_kill | ld2_ldbl_rq_w2 | non_l2bnk_mx2_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2197:assign  ld2_pkt_vld_tmp = ld2_pkt_vld_unmasked & ~(ld2_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2199:                      ~(pref_rq_vld2 & lsu_no_spc_pref[2]) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2204://assign  ld2_pkt_vld = ld2_pkt_vld_unmasked & ~ld2_pcx_rq_sel_d1 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2207:assign  ld2_fill_reset = reset | (lsu_dfq_ld_vld & lsu_dcfill_active_e & dfq_byp_sel[2]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2212:assign ld2_l2cache_rq_g_tmp  =  ld2_l2cache_rq_g & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2222://assign	ld2_unfilled_en = ld2_l2cache_rq & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2227:assign ld2_l2cache_rq_tmp  = ld2_unfilled_wy_en & ~ld2_l2cache_rq_kill;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2248://assign	ld2_unfilled = ld2_unfilled_tmp & ~ld2_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2269://assign  ld2_l2bnk_addr_mx[2:0]  =  (ld2_inst_vld_unflushed  & lsu_inst_vld_tmp) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2295:	ld3_inst_vld_w2 & ((ld_stb_full_raw_w2 & ~dbl_force_l2access_w2) | perr_ld_rq_kill_w2) ; 	
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2298:		((ld_stb_full_raw_w2 & dbl_force_l2access_w2) | ld_stb_partial_raw_w2)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2299:			& ~atomic_w2 & ~perr_ld_rq_kill_w2 & ~(asi_internal_w2 & alt_space_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2301://assign	ld3_l2cache_rq_kill = ld3_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2302://assign	ld3_ldbl_rq_w2 = ld_stb_full_raw_w2 & dbl_force_l2access_w2 & ~atomic_w2 & ld3_inst_vld_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2305:  (reset | (ld3_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld3_inst_vld_g | bld_annul_d1[3] | dtag_perr_pkt2_vld_d1[3]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2307:  //(reset | (ld3_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld3_inst_vld_g | bld_annul_d1[3]))) | // bug 2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2308:  //(reset | (ld3_pcx_rq_sel_d1 & ~(pcx_req_squash | ld3_inst_vld_g | bld_annul[3]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2312:        (((lsu_ld_miss_g & ~ldxa_internal))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2314:        & ~atomic_g & ld3_inst_vld_g) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2332:assign  ld3_spec_vld_g  =  ld3_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g  &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2335://assign  ld3_spec_vld_g  =  ld3_inst_vld_unflushed & lsu_inst_vld_tmp & ~dbl_force_l2access_g & tlb_cam_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2347:assign lsu_ld3_spec_vld_kill_w2  =  ld3_spec_pick_vld_w2 & (~ld3_l2cache_rq_w2 | ld3_l2cache_rq_kill | ld3_ldbl_rq_w2 | non_l2bnk_mx3_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2349:assign  ld3_pkt_vld_tmp = ld3_pkt_vld_unmasked & ~(ld3_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2351:                      ~(pref_rq_vld3 & lsu_no_spc_pref[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2356://assign  ld3_pkt_vld = ld3_pkt_vld_unmasked & ~ld3_pcx_rq_sel_d1 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2358:assign  ld3_fill_reset = reset | (lsu_dfq_ld_vld & lsu_dcfill_active_e & dfq_byp_sel[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2363:assign ld3_l2cache_rq_g_tmp  =  ld3_l2cache_rq_g & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2373://assign	ld3_unfilled_en = ld3_l2cache_rq & ~pref_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2378:assign ld3_l2cache_rq_tmp  = ld3_unfilled_wy_en & ~ld3_l2cache_rq_kill;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2399://assign	ld3_unfilled = ld3_unfilled_tmp & ~ld3_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2420://assign  ld3_l2bnk_addr_mx[2:0]  =  (ld3_inst_vld_unflushed  & lsu_inst_vld_tmp) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2461://assign  casa0_g = casa_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2462://assign  casa1_g = casa_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2463://assign  casa2_g = casa_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2464://assign  casa3_g = casa_g & thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2513:assign	ld0_ldbl_rawp_en_w2 = ld0_ldbl_rq_w2 & ~ld_rawp_st_ced_w2 & ~ld0_rawp_reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2515:/*assign	st3_pcx_rq_sel_d1 = st3_pcx_rq_tmp & ~pcx_req_squash ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2516:assign	st2_pcx_rq_sel_d1 = st2_pcx_rq_tmp & ~pcx_req_squash ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2517:assign	st1_pcx_rq_sel_d1 = st1_pcx_rq_tmp & ~pcx_req_squash ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2518:assign	st0_pcx_rq_sel_d1 = st0_pcx_rq_tmp & ~pcx_req_squash ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2521:        (reset | (st0_pcx_rq_sel_d3 & ~pcx_req_squash_d2 & ld0_rawp_disabled & (ld0_rawp_ackid[2:0] == stb0_crnt_ack_id[2:0])));
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2522:        //(reset | (st0_pcx_rq_sel_d2 & ~pcx_req_squash_d1 & ld0_rawp_disabled & (ld0_rawp_ackid[2:0] == stb0_crnt_ack_id[2:0])));
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2531:        //(((ld_stb_partial_raw_g) & ~ld_rawp_st_ced_g & ~ld0_rawp_reset)     // partial_raw
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2532:        //& ~atomic_g & ld0_inst_vld_g) |          // cas inst - 2nd pkt
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2555:assign	ld1_ldbl_rawp_en_w2 = ld1_ldbl_rq_w2 & ~ld_rawp_st_ced_w2 & ~ld1_rawp_reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2560:        (reset | (st1_pcx_rq_sel_d3 & ~pcx_req_squash_d2 & ld1_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2561:        //(reset | (st1_pcx_rq_sel_d2 & ~pcx_req_squash_d1 & ld1_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2567:        //(((ld_stb_partial_raw_g) & ~ld_rawp_st_ced_g & ~ld1_rawp_reset) // partial raw
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2568:        //(((ld_stb_partial_raw_g | (ld_stb_full_raw_g & ldst_dbl_g)) & ~ld_rawp_st_ced_g & ~ld1_rawp_reset) // partial raw
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2569:        //& ~atomic_g  & ld1_inst_vld_g)  |                // cas inst - 2nd pkt
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2592:assign	ld2_ldbl_rawp_en_w2 = ld2_ldbl_rq_w2 & ~ld_rawp_st_ced_w2 & ~ld2_rawp_reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2595:        (reset | (st2_pcx_rq_sel_d3 & ~pcx_req_squash_d2 & ld2_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2596:        //(reset | (st2_pcx_rq_sel_d2 & ~pcx_req_squash_d1 & ld2_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2602:        //(((ld_stb_partial_raw_g) & ~ld_rawp_st_ced_g & ~ld2_rawp_reset) // partial raw
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2603:        //& ~atomic_g & ld2_inst_vld_g) |          // cas inst - 2nd pkt
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2626:assign	ld3_ldbl_rawp_en_w2 = ld3_ldbl_rq_w2 & ~ld_rawp_st_ced_w2 & ~ld3_rawp_reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2629:        (reset | (st3_pcx_rq_sel_d3 & ~pcx_req_squash_d2 & ld3_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2630:        //(reset | (st3_pcx_rq_sel_d2 & ~pcx_req_squash_d1 & ld3_rawp_disabled & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2636:        //(((ld_stb_partial_raw_g) & ~ld_rawp_st_ced_g & ~ld3_rawp_reset) // partial raw
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2637:        //& ~atomic_g & ld3_inst_vld_g) |          // cas inst - 2nd pkt
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2670:assign  lsu_tlu_pcxpkt_ack = intrpt_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2674:        //reset | (intrpt_pcx_rq_sel_d1 & ~pcx_req_squash);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2717:assign  intrpt_cmplt[0] = lsu_tlu_pcxpkt_ack & intrpt_thread[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2718:assign  intrpt_cmplt[1] = lsu_tlu_pcxpkt_ack & intrpt_thread[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2719:assign  intrpt_cmplt[2] = lsu_tlu_pcxpkt_ack & intrpt_thread[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2720:assign  intrpt_cmplt[3] = lsu_tlu_pcxpkt_ack & intrpt_thread[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2730:intrpt_pkt_vld_unmasked & ~(intrpt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d2) & intrpt_clr_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2765://assign lmq_enable[0] = lsu_ld_miss_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2768://assign lmq_enable[0] = (ld0_inst_vld_unflushed & lsu_inst_vld_w) | pref_vld0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2769://assign lmq_enable[1] = (ld1_inst_vld_unflushed & lsu_inst_vld_w) | pref_vld1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2770://assign lmq_enable[2] = (ld2_inst_vld_unflushed & lsu_inst_vld_w) | pref_vld2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2771://assign lmq_enable[3] = (ld3_inst_vld_unflushed & lsu_inst_vld_w) | pref_vld3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2775:assign lmq_enable[0] = (ld0_inst_vld_unflushed | pref_vld0_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2776:assign lmq_enable[1] = (ld1_inst_vld_unflushed | pref_vld1_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2777:assign lmq_enable[2] = (ld2_inst_vld_unflushed | pref_vld2_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2778:assign lmq_enable[3] = (ld3_inst_vld_unflushed | pref_vld3_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2818:    ld0_pkt_vld & ~ld0_rawp_disabled;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2819:    //ld0_pkt_vld & ~ld0_rawp_disabled & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2820:    //ld0_pkt_vld & ~ld0_rawp_disabled & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2823:    ld1_pkt_vld & ~ld1_rawp_disabled;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2824:    //ld1_pkt_vld & ~ld1_rawp_disabled & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2825:    //ld1_pkt_vld & ~ld1_rawp_disabled & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2828:    ld2_pkt_vld & ~ld2_rawp_disabled ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2829:    //ld2_pkt_vld & ~ld2_rawp_disabled & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2830:    //ld2_pkt_vld & ~ld2_rawp_disabled & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2833:    ld3_pkt_vld & ~ld3_rawp_disabled;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2834:    //ld3_pkt_vld & ~ld3_rawp_disabled & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2835:    //ld3_pkt_vld & ~ld3_rawp_disabled & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2847:assign  st0_atom_rq = (st0_pcx_rq_sel & st0_atomic_vld) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2848:assign  st1_atom_rq = (st1_pcx_rq_sel & st1_atomic_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2849:assign  st2_atom_rq = (st2_pcx_rq_sel & st2_atomic_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2850:assign  st3_atom_rq = (st3_pcx_rq_sel & st3_atomic_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2884:  (st0_atom_rq_d2 & st0_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2885:  (st1_atom_rq_d2 & st1_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2886:  (st2_atom_rq_d2 & st2_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2887:  (st3_atom_rq_d2 & st3_cas_vld_d2)  ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2889://  (st0_atom_rq_d2 & ~st0_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2890://  (st1_atom_rq_d2 & ~st1_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2891://  (st2_atom_rq_d2 & ~st2_cas_vld_d2)  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2892://  (st3_atom_rq_d2 & ~st3_cas_vld_d2)  ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2918:  //(|(st0_q_wr[4:0] & st0_l2bnk_dest[4:0])) & st0_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2919:  //(|(st0_q_wr[4:0] & st0_l2bnk_dest[4:0])) & st0_pkt_vld & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2922:  //(|(st1_q_wr[4:0] & st1_l2bnk_dest[4:0])) & st1_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2923:  //(|(st1_q_wr[4:0] & st1_l2bnk_dest[4:0])) & st1_pkt_vld & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2926:  //(|(st2_q_wr[4:0] & st2_l2bnk_dest[4:0])) & st2_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2927:  //(|(st2_q_wr[4:0] & st2_l2bnk_dest[4:0])) & st2_pkt_vld & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2930:  //(|(st3_q_wr[4:0] & st3_l2bnk_dest[4:0])) & st3_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2931:  //(|(st3_q_wr[4:0] & st3_l2bnk_dest[4:0])) & st3_pkt_vld & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2938:  //(|(queue_write[4:0] & imiss_l2bnk_dest[4:0])) & imiss_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2939:  //(|((queue_write[4:0] & (sel_qentry0[4:0] | (~sel_qentry0[4:0] & ~spc_pcx_req_update_w2[4:0]))) & imiss_l2bnk_dest[4:0])) & imiss_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2945:  //(|(queue_write[4:0] & strm_l2bnk_dest[4:0])) & strm_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2967:assign lsu_fwdpkt_pcx_rq_sel =  fwdpkt_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2973:  //(|(queue_write[4:0] & intrpt_l2bnk_dest[4:0])) & intrpt_pkt_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2988:      //fpop_pkt_vld & ((sel_qentry0[4] & fpop_pkt1) | ~fpop_pkt1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3015:assign ld_events_raw[0]  =  (ld0_pkt_vld_unmasked & ~ld0_rawp_disabled) | ld0_pcx_rq_sel_d1 | ld0_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3016:assign ld_events_raw[1]  =  (ld1_pkt_vld_unmasked & ~ld1_rawp_disabled) | ld1_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3017:assign ld_events_raw[2]  =  (ld2_pkt_vld_unmasked & ~ld2_rawp_disabled) | ld2_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3018:assign ld_events_raw[3]  =  (ld3_pkt_vld_unmasked & ~ld3_rawp_disabled) | ld3_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3055://assign	ld3_pcx_rq_sel = ld3_pcx_rq_pick & ld3_pcx_rq_vld & all_pcx_rq_pick[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3056://assign	ld2_pcx_rq_sel = ld2_pcx_rq_pick & ld2_pcx_rq_vld & all_pcx_rq_pick[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3057://assign	ld1_pcx_rq_sel = ld1_pcx_rq_pick & ld1_pcx_rq_vld & all_pcx_rq_pick[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3058://assign	ld0_pcx_rq_sel = ld0_pcx_rq_pick & ld0_pcx_rq_vld & all_pcx_rq_pick[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3060://assign	ld3_pcx_rq_sel = ld3_pcx_rq_pick & ld3_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3065://assign  ld0_spec_pick_vld_g  =   ld0_spec_vld_g & ld0_l2cache_rq_g & ld0_pcx_rq_pick & ld0_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3071:assign  ld0_spec_pick_vld_g  =   ld0_spec_vld_g & ~lsu_way_hit_or & ld0_pcx_rq_pick & ld0_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3072:assign  ld0_nspec_pick_vld   =  ~ld0_spec_vld_g &                   ld0_pcx_rq_pick & ld0_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3074:assign  ld1_spec_pick_vld_g  =   ld1_spec_vld_g & ~lsu_way_hit_or & ld1_pcx_rq_pick & ld1_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3075:assign  ld1_nspec_pick_vld   =  ~ld1_spec_vld_g &                   ld1_pcx_rq_pick & ld1_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3077:assign  ld2_spec_pick_vld_g  =   ld2_spec_vld_g & ~lsu_way_hit_or & ld2_pcx_rq_pick & ld2_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3078:assign  ld2_nspec_pick_vld   =  ~ld2_spec_vld_g &                   ld2_pcx_rq_pick & ld2_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3080:assign  ld3_spec_pick_vld_g  =   ld3_spec_vld_g & ~lsu_way_hit_or & ld3_pcx_rq_pick & ld3_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3081:assign  ld3_nspec_pick_vld   =  ~ld3_spec_vld_g &                   ld3_pcx_rq_pick & ld3_pcx_rq_vld & all_pcx_rq_pick[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3090://assign  ld_events_final[3] = ld3_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3091://assign  ld_events_final[2] = ld2_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3092://assign  ld_events_final[1] = ld1_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3093://assign  ld_events_final[0] = ld0_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3157:assign stb_cam_hit_w  =  stb_cam_hit_bf & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3168://assign pcx_rq_for_stb_en = ~(|lsu_st_ack_rq_stb[3:0]) &   ~stb_cam_hit_w2 & ~stb_cam_wptr_vld;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3170:assign pcx_rq_for_stb_en = ~stb_cam_hit_w2 & ~stb_cam_wr_no_ivld_m & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3173://assign	pcx_rq_for_stb[3] = st3_pcx_rq_pick & st3_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3174://assign	pcx_rq_for_stb[2] = st2_pcx_rq_pick & st2_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3175://assign	pcx_rq_for_stb[1] = st1_pcx_rq_pick & st1_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3176://assign	pcx_rq_for_stb[0] = st0_pcx_rq_pick & st0_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3185:        st3_pcx_rq_pick & st3_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3186:        //st3_pcx_rq_pick & st3_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[3];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3189:        st2_pcx_rq_pick & st2_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[2] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3190:        //st2_pcx_rq_pick & st2_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[2];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3193:        st1_pcx_rq_pick & st1_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[1] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3194:        //st1_pcx_rq_pick & st1_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[1];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3197:        st0_pcx_rq_pick & st0_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[0] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3198:        //st0_pcx_rq_pick & st0_pcx_rq_vld & all_pcx_rq_pick[2] & pcx_rq_for_stb_en & ~lsu_st_pcx_rq_kill_w2[0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3201:assign	pcx_rq_for_stb[3] = ((st3_atomic_vld & st3_qmon_2entry_avail) | ~st3_atomic_vld) & pcx_rq_for_stb_tmp[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3202:assign	pcx_rq_for_stb[2] = ((st2_atomic_vld & st2_qmon_2entry_avail) | ~st2_atomic_vld) & pcx_rq_for_stb_tmp[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3203:assign	pcx_rq_for_stb[1] = ((st1_atomic_vld & st1_qmon_2entry_avail) | ~st1_atomic_vld) & pcx_rq_for_stb_tmp[1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3204:assign	pcx_rq_for_stb[0] = ((st0_atomic_vld & st0_qmon_2entry_avail) | ~st0_atomic_vld) & pcx_rq_for_stb_tmp[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3206://assign	st3_pcx_rq_sel_tmp = st3_pcx_rq_pick & st3_pcx_rq_vld & all_pcx_rq_pick[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3207://assign	st2_pcx_rq_sel_tmp = st2_pcx_rq_pick & st2_pcx_rq_vld & all_pcx_rq_pick[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3208://assign	st1_pcx_rq_sel_tmp = st1_pcx_rq_pick & st1_pcx_rq_vld & all_pcx_rq_pick[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3209://assign	st0_pcx_rq_sel_tmp = st0_pcx_rq_pick & st0_pcx_rq_vld & all_pcx_rq_pick[2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3212://assign  st_events_final[3] = st3_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3213://assign  st_events_final[2] = st2_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3214://assign  st_events_final[1] = st1_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3215://assign  st_events_final[0] = st0_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3226:assign  misc_events_raw[1]   =  (intrpt_pkt_vld_unmasked & intrpt_clr_d1) | intrpt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3263://assign	strm_pcx_rq_sel = strm_pcx_rq_pick & strm_pcx_rq_vld & all_pcx_rq_pick[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3264://assign	fpop_pcx_rq_sel = fpop_pcx_rq_pick & fpop_pcx_rq_vld & all_pcx_rq_pick[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3265://assign	intrpt_pcx_rq_sel = intrpt_pcx_rq_pick & intrpt_pcx_rq_vld & all_pcx_rq_pick[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3266://assign	fwdpkt_pcx_rq_sel = fwdpkt_pcx_rq_pick & fwdpkt_rq_vld & all_pcx_rq_pick[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3267:assign	strm_pcx_rq_sel = strm_pcx_rq_pick & strm_pcx_rq_vld & all_pcx_rq_pick[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3270://assign	fpop_pcx_rq_sel = fpop_pcx_rq_pick & fpop_pcx_rq_vld & all_pcx_rq_pick[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3272:assign	fpop_pcx_rq_sel_tmp = fpop_pcx_rq_pick & fpop_pcx_rq_vld & all_pcx_rq_pick[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3273:assign	fpop_pcx_rq_sel = fpop_pcx_rq_sel_tmp & fpop_qmon_2entry_avail ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3275:assign	intrpt_pcx_rq_sel = intrpt_pcx_rq_pick & intrpt_pcx_rq_vld & all_pcx_rq_pick[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3276:assign	fwdpkt_pcx_rq_sel = fwdpkt_pcx_rq_pick & fwdpkt_rq_vld & all_pcx_rq_pick[3] & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3283://assign  misc_events_final[0] = fpop_pcx_rq_sel_d2 & ~pcx_req_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3342:assign all_pcx_rq_pick[0]    =  imiss_pcx_rq_vld & ~mcycle_squash_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3349://assign	imiss_pcx_rq_sel = imiss_pcx_rq_vld & all_pcx_rq_pick[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3352:assign	imiss_pcx_rq_sel = imiss_pcx_rq_vld & ~mcycle_squash_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3359:assign  ld1_pcx_rq_sel = ld1_pcx_rq_vld & ~ld0_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3360:assign  ld2_pcx_rq_sel = ld2_pcx_rq_vld & ~(ld0_pcx_rq_vld | ld1_pcx_rq_vld);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3361:assign  ld3_pcx_rq_sel = ld3_pcx_rq_vld & ~(ld0_pcx_rq_vld | ld1_pcx_rq_vld | ld2_pcx_rq_vld)   ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3371:assign  lsu_ld0_pcx_rq_sel_d1  =  ld0_pcx_rq_sel_d1 & ~lsu_ld0_spec_vld_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3372:assign  lsu_ld1_pcx_rq_sel_d1  =  ld1_pcx_rq_sel_d1 & ~lsu_ld1_spec_vld_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3373:assign  lsu_ld2_pcx_rq_sel_d1  =  ld2_pcx_rq_sel_d1 & ~lsu_ld2_spec_vld_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3374:assign  lsu_ld3_pcx_rq_sel_d1  =  ld3_pcx_rq_sel_d1 & ~lsu_ld3_spec_vld_kill_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3425:  ~ld_pcx_rq_vld  & st0_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3427:  ~ld_pcx_rq_vld  & st1_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3429:  ~ld_pcx_rq_vld  & st2_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3431:  ~ld_pcx_rq_vld  & st3_pcx_rq_vld ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3450://    (st0_pcx_rq_sel & stb_rd_for_pcx_sel[0]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3451://    (st1_pcx_rq_sel & stb_rd_for_pcx_sel[1]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3452://    (st2_pcx_rq_sel & stb_rd_for_pcx_sel[2]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3453://    (st3_pcx_rq_sel & stb_rd_for_pcx_sel[3])  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3458:  imiss_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3460:  strm_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_sel) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3462:  fpop_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3464:  intrpt_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | fpop_pcx_rq_sel) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3466:  fwdpkt_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | intrpt_pcx_rq_vld 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3483://	(ld0_pcx_rq_sel_d1 & lsu_dtag_perror_w2[0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3484://	(ld1_pcx_rq_sel_d1 & lsu_dtag_perror_w2[1]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3485://	(ld2_pcx_rq_sel_d1 & lsu_dtag_perror_w2[2]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3486://	(ld3_pcx_rq_sel_d1 & lsu_dtag_perror_w2[3]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3497:assign  dtag_perr_pkt2_vld[0] =  lsu_ld0_pcx_rq_sel_d1 & lsu_dtag_perror_w2[0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3498:assign  dtag_perr_pkt2_vld[1] =  lsu_ld1_pcx_rq_sel_d1 & lsu_dtag_perror_w2[1];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3499:assign  dtag_perr_pkt2_vld[2] =  lsu_ld2_pcx_rq_sel_d1 & lsu_dtag_perror_w2[2];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3500:assign  dtag_perr_pkt2_vld[3] =  lsu_ld3_pcx_rq_sel_d1 & lsu_dtag_perror_w2[3];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3533:assign  lsu_pcx_req_squash = pcx_req_squash & ~st_atom_rq_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3787://	({4{(stb0_rd_for_pcx & st0_atomic_vld)}} & st0_l2bnk_dest[3:0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3788://	({4{(stb1_rd_for_pcx & st1_atomic_vld)}} & st1_l2bnk_dest[3:0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3789://	({4{(stb2_rd_for_pcx & st2_atomic_vld)}} & st2_l2bnk_dest[3:0]) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3790://	({4{(stb3_rd_for_pcx & st3_atomic_vld)}} & st3_l2bnk_dest[3:0]) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3831:assign  st0_atomic_pend  =  (pcx_rq_for_stb_tmp[0] & st0_atomic_vld & ~st0_qmon_2entry_avail) |  //set
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3832:                            (st0_atomic_pend_d1 & ~st0_qmon_2entry_avail) ;		     //recycle/reset
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3834:assign  st1_atomic_pend  =  (pcx_rq_for_stb_tmp[1] & st1_atomic_vld & ~st1_qmon_2entry_avail) |  //set
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3835:                            (st1_atomic_pend_d1 & ~st1_qmon_2entry_avail) ;		     //recycle/reset
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3837:assign  st2_atomic_pend  =  (pcx_rq_for_stb_tmp[2] & st2_atomic_vld & ~st2_qmon_2entry_avail) |  //set
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3838:                            (st2_atomic_pend_d1 & ~st2_qmon_2entry_avail) ;		     //recycle/reset
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3840:assign  st3_atomic_pend  =  (pcx_rq_for_stb_tmp[3] & st3_atomic_vld & ~st3_qmon_2entry_avail) |  //set
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3841:                            (st3_atomic_pend_d1 & ~st3_qmon_2entry_avail) ;		     //recycle/reset
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3863:assign fpop_atomic_pend = (fpop_pcx_rq_sel_tmp & ~fpop_qmon_2entry_avail) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3864:                          (fpop_atomic_pend_d1 & ~fpop_qmon_2entry_avail) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4009://assign  error_en[0] = lmq_enable[0] | (lsu_cpx_pkt_atm_st_cmplt & dcfill_active_e & dfq_byp_sel[0]);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4015://assign  error_rst_thrd[0] = reset | (lsu_ld0_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4016://assign  error_rst_thrd[1] = reset | (lsu_ld1_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4017://assign  error_rst_thrd[2] = reset | (lsu_ld2_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4018://assign  error_rst_thrd[3] = reset | (lsu_ld3_pcx_rq_sel_d1 & lsu_pcx_ld_dtag_perror_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4023:assign  error_rst_thrd[0] = reset | (ld0_pcx_rq_sel_d2 & ~pcx_req_squash_d1) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4024:				| (ld0_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 & thread0_w2) ; // Bug4512
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4025:				//| (ld_stb_full_raw_w2 & thread0_w2) ; // Bug 4361
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4027:assign  error_rst_thrd[1] = reset | (ld1_pcx_rq_sel_d2 & ~pcx_req_squash_d1)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4028:				| (ld1_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 & thread1_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4030:assign  error_rst_thrd[2] = reset | (ld2_pcx_rq_sel_d2 & ~pcx_req_squash_d1)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4031:				| (ld2_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 & thread2_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4033:assign  error_rst_thrd[3] = reset | (ld3_pcx_rq_sel_d2 & ~pcx_req_squash_d1)
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4034:				| (ld3_inst_vld_w2 & ld_stb_full_raw_w2 & ~dbl_force_l2access_w2 & thread3_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4097:assign  ld_thrd_pick_din[0]  =  ld_thrd_pick_status[0] | (ld0_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4098:assign  ld_thrd_pick_din[1]  =  ld_thrd_pick_status[1] | (ld1_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4099:assign  ld_thrd_pick_din[2]  =  ld_thrd_pick_status[2] | (ld2_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4100:assign  ld_thrd_pick_din[3]  =  ld_thrd_pick_status[3] | (ld3_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4107:assign  st_thrd_pick_din[0] = st_thrd_pick_status[0] | (st0_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4108:assign  st_thrd_pick_din[1] = st_thrd_pick_status[1] | (st1_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4109:assign  st_thrd_pick_din[2] = st_thrd_pick_status[2] | (st2_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4110:assign  st_thrd_pick_din[3] = st_thrd_pick_status[3] | (st3_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4117:assign  misc_thrd_pick_din[2] = misc_thrd_pick_status[2] | (fpop_pcx_rq_sel_d2 & ~pcx_req_squash_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4126:assign  all_thrd_pick_rst  =  ld_thrd_pick_rst & st_thrd_pick_rst & misc_thrd_pick_rst ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:356:        ~(lsu_stbrwctl_flush_pipe_w & (thrid_m[1:0] == thrid_g[1:0])) ; // really lsu_flush_pipe_w
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:370:tlu_early_flush_pipe_w | (lsu_ttype_vld_m2 & lsu_inst_vld_w) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:389://assign  stdbl_e =  ldst_dbl_e & (~alt_space_e | (alt_space_e & ~lsu_quad_asi_e)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:402:assign  lsu_stb_data_early_sel_e[0] = ldstub_e  & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:403:assign  lsu_stb_data_early_sel_e[1] = casa_e & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:405:assign  lsu_stb_data_early_sel_e[3] = stdbl_e & ~rst_tri_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:457://assign	partial_flush_st_g = early_flush_cond_g & cam_wptr_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:473:  = (((st_inst_vld_m | atomic_m) & ifu_tlu_inst_vld_m_bf0) | blkst_m) & ~(flush_st_g & b2b_st_detect) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:475:  //= (st_inst_vld_m | atomic_m | (ldst_dbl_m & st_inst_vld_m) | blkst_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:525:  (thread0_m & thread0_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:526:  (thread1_m & thread1_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:527:  (thread2_m & thread2_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:528:  (thread3_m & thread3_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:530:assign  cam_wr_ptr[2:0] = (flush_st_g & b2b_st_detect) ? cam_wptr_d1[2:0] : stb_wptr[2:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:538:assign  stb_cam_wvld_m[0] = stb_cam_wptr_vld & thread0_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:539:assign  stb_cam_wvld_m[1] = stb_cam_wptr_vld & thread1_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:540:assign  stb_cam_wvld_m[2] = stb_cam_wptr_vld & thread2_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:541:assign  stb_cam_wvld_m[3] = stb_cam_wptr_vld & thread3_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:586:   assign stb_cam_hit_w  =  stb_cam_hit & lsu_inst_vld_w & ~lsu_stbrwctl_flush_pipe_w;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:774:   (lsu_st_pcx_rq_vld & ~stb_cam_wr_no_ivld_m) |  // pcx/dfq rd
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:782:  (lsu_st_pcx_rq_vld & ~(stb_cam_hit_w2)) & // only pcx read 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:898:assign	blkst_m = blkst_m_tmp & ~(real_st_m  | flsh_inst_m |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:909:assign	snap_blk_st_local_m = lsu_snap_blk_st_m & ifu_tlu_inst_vld_m_bf0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:963:assign  lsu_stquad_inst_m = ldst_dbl_m & st_inst_vld_m & quad_asi_m ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1010:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g | (io_ld & stb_not_empty)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1012:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[0] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1013:          & ld_inst_vld_g & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1015:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[1] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1016:          & ld_inst_vld_g & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1018:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[2] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1019:          & ld_inst_vld_g & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1021:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[3] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1022:          & ld_inst_vld_g & thread3_g; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1040:assign  lsu_ldquad_inst_m = ldst_dbl_m & ld_inst_vld_m & quad_asi_m & alt_space_m ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1050:assign	ldq_stb_cam_hit = stb_cam_hit & ldquad_inst_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1053:/*assign  ldq_hit_g[0] = thread0_g & ldq_stb_cam_hit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1054:assign  ldq_hit_g[1] = thread1_g & ldq_stb_cam_hit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1055:assign  ldq_hit_g[2] = thread2_g & ldq_stb_cam_hit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1056:assign  ldq_hit_g[3] = thread3_g & ldq_stb_cam_hit ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1167://assign  ldstdbl_g = ldst_dbl_g & (ld_inst_vld_g | st_inst_vld_g) & ~ldst_fp_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1171://  (casa_g | ldstdbl_g | stb_cam_mhit | (io_ld & stb_not_empty))
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1183:  (casa_g | stb_cam_mhit | (io_ld & stb_not_empty))?
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:102:assign  pick_rrobin_1hot[0] = ~events_pick_dir_d1 & pick_rrobin_events[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:103:assign	pick_rrobin_1hot[1] = ~events_pick_dir_d1 & pick_rrobin_events[1] & ~pick_rrobin_events[0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:104:assign	pick_rrobin_1hot[2] = ~events_pick_dir_d1 & pick_rrobin_events[2] & ~|pick_rrobin_events[1:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:105:assign	pick_rrobin_1hot[3] = ~events_pick_dir_d1 & pick_rrobin_events[3] & ~|pick_rrobin_events[2:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:108:assign  pick_rev_rrobin_1hot[0] = events_pick_dir_d1 & pick_rrobin_events[0] & ~|pick_rrobin_events[3:1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:109:assign	pick_rev_rrobin_1hot[1] = events_pick_dir_d1 & pick_rrobin_events[1] & ~|pick_rrobin_events[3:2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:110:assign	pick_rev_rrobin_1hot[2] = events_pick_dir_d1 & pick_rrobin_events[2] & ~|pick_rrobin_events[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:111:assign	pick_rev_rrobin_1hot[3] = events_pick_dir_d1 & pick_rrobin_events[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:158:                           (( ~pick_rrobin_dir_upd & events_pick_dir_d1) |		//hold
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:159:                            (  pick_rrobin_dir_upd & ~events_pick_dir_d1)) ;		//set - invert direction
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:236:    if (pipe_mshr_writereq_val_s1 && (op_s1 == `L15_MSHR_WRITE_TYPE_ALLOCATION))
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:253:                st_write_buffer[threadid_s1] <= (pipe_mshr_writereq_write_buffer_data_s1 & bit_write_mask_s1);
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:259:    else if (pipe_mshr_writereq_val_s1 && op_s1 == `L15_MSHR_WRITE_TYPE_UPDATE_WRITE_CACHE)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:261:        st_write_buffer[threadid_s1] <= ((st_write_buffer[threadid_s1] & ~bit_write_mask_s1) | (pipe_mshr_writereq_write_buffer_data_s1 & bit_write_mask_s1));
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:271:    if (pipe_mshr_val_s3 && op_s3 == `L15_MSHR_WRITE_TYPE_UPDATE_ST_STATE)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:309:    // if (mshr_write_val_s3 && mshr_write_type_s3 == `L15_MSHR_WRITE_TYPE_DEALLOCATION)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:314:    // if (mshr_val_s1 && op_s1 == `L15_MSHR_WRITE_TYPE_ALLOCATION)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:320:    // if (mshr_val_s1 && (op_s1 == `L15_MSHR_WRITE_TYPE_ALLOCATION)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:321:    //     && mshr_write_val_s3 && (mshr_write_type_s3 == `L15_MSHR_WRITE_TYPE_DEALLOCATION)
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:327:    if (pipe_mshr_writereq_val_s1 && (op_s1 == `L15_MSHR_WRITE_TYPE_ALLOCATION))
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:340:    if (pipe_mshr_val_s3 && (op_s3 == `L15_MSHR_WRITE_TYPE_DEALLOCATION))
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:354:    ld_val_next = (ld_val & ~ld_dealloc_mask) | ld_alloc_mask;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:355:    st_val_next = (st_val & ~st_dealloc_mask) | st_alloc_mask;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:356:    ifill_val_next = (ifill_val & ~ifill_dealloc_mask) | ifill_alloc_mask;
piton/design/chip/tile/l15/rtl/pico_decoder.v:69:    wire new_request = current_val & ~prev_val;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:206:    diag_en_s2 = l15_csm_req_val_s2 && (addr_type_s2 == `L15_ADDR_TYPE_HMC_ACCESS);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:207:    flush_en_s2 = l15_csm_req_val_s2 && (addr_type_s2 == `L15_ADDR_TYPE_HMC_FLUSH);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:208:    rd_en_s2 = l15_csm_req_val_s2 && (l15_csm_req_type_s2 == 1'b0)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:209:            && ~(~diag_en_s2 && ~flush_en_s2 && (l15_csm_clump_sel_s2 == `TLB_CSM_STATE_GLOBAL));
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:210:    wr_en_s2 = l15_csm_req_val_s2 && (l15_csm_req_type_s2 == 1'b1);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:250:   write_val_s2 = l15_csm_req_val_s2 && wr_en_s2 && (~diag_en_s2) && (~flush_en_s2);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:256:   read_val_s2 = l15_csm_req_val_s2 && (l15_csm_req_type_s2 == 1'b0);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:305:         if (l15_csm_clear_ticket_val && (l15_csm_clear_ticket != write_index_s2))
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:314:         if (l15_csm_clear_ticket_val && (l15_csm_clear_ticket != read_index_s2))
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:443:    refill_req_val_s3 = csm_en && rd_en_s3 && (~diag_en_s3) && (~flush_en_s3) && (~hit_s3);
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:450:        csm_l15_res_val_s3 = rd_en_s3 && ~refill_req_val_s3;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:483:            if (~diag_en_s3 && ~flush_en_s3 && (l15_csm_clump_sel_s3 == `TLB_CSM_STATE_GLOBAL))
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:558:    else if (refill_req_val_s3 && noc1encoder_csm_req_ack)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:679:   csm_l15_res_val_s3 = req_val_s3 && res_val_s3;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:715:               if (write_val && write_index == %d)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:717:               else if (l15_csm_clear_ticket_val && l15_csm_clear_ticket == %d)
piton/design/chip/tile/l15/rtl/pcx_decoder.v:89:   pcxdecoder_l15_val = pcxbuf_pcxdecoder_valid && message[`PCX_VLD] && is_message_new;
piton/design/chip/tile/l15/rtl/pcx_decoder.v:148:   if (pcxdecoder_l15_rqtype == `PCX_REQTYPE_IFILL && ~pcxdecoder_l15_invalidate_cacheline) begin
piton/design/chip/tile/l15/rtl/noc3encoder.v:122:        if (l15_noc3encoder_req_val && is_request && flit_state_next == `NOC3_REQ_DATA_1)
piton/design/chip/tile/l15/rtl/noc3encoder.v:124:        else if (l15_noc3encoder_req_val && is_request && flit_state_next == `NOC3_REQ_DATA_2)
piton/design/chip/tile/l15/rtl/noc3encoder.v:126:        else if (l15_noc3encoder_req_val && is_response && flit_state_next == `NOC3_RES_DATA_1)
piton/design/chip/tile/l15/rtl/noc3encoder.v:128:        else if (l15_noc3encoder_req_val && is_response && flit_state_next == `NOC3_RES_DATA_2)
piton/design/chip/tile/l15/rtl/noc3encoder.v:332:    if (l15_noc3encoder_req_val && flit_state == msg_length && noc3out_ready)
piton/design/chip/tile/l15/rtl/noc1encoder.v:122:   dmbr_stall = dmbr_l15_stall && (flit_state == 0); // let's not stall in the middle of a msg
piton/design/chip/tile/l15/rtl/noc1encoder.v:174:   if ((last_req_source == `L15_NOC1ENCODER_SOURCE_L15 && (flit_state != 0)) ||
piton/design/chip/tile/l15/rtl/noc1encoder.v:512:   if (noc1buffer_noc1encoder_req_val && (flit_state == msg_length) && noc1out_ready
piton/design/chip/tile/l15/rtl/noc1encoder.v:520:   if (csm_noc1encoder_req_val && (flit_state == msg_length) && noc1out_ready 
piton/design/chip/tile/l15/rtl/noc1encoder.v:535:   // if (sending && noc1out_ready && (flit_state == msg_length))
piton/design/chip/tile/l15/rtl/rf_l15_mesi.v.pyv:123:      // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
piton/design/chip/tile/l15/rtl/rf_l15_mesi.v.pyv:124:      regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
piton/design/chip/tile/l15/rtl/rf_l15_wmt.v.pyv:130:      // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
piton/design/chip/tile/l15/rtl/rf_l15_wmt.v.pyv:131:      regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:63:// Reset logic & sequential
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:220:    if (rd_en && rd_diag_en)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:310:    if(wr_en || (flush_en && (addr_op == 2'd1)))
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:327:print "    if(wr_en || (flush_en && (addr_op == 2'd1)))"
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:375:    else if (wr_en && ~wr_diag_en)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:385:        if (rd_en && ~rd_diag_en && hit && (wr_index != hit_index) && entry_locked_f[hit_index])
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:390:    else if (rd_en && ~rd_diag_en && hit && entry_locked_f[hit_index])
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:398:    entry_locked_next = (entry_locked_f & entry_locked_and_mask) | entry_locked_or_mask;
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:416:    else if (wr_en && ~wr_diag_en)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:426:        if (rd_en && ~rd_diag_en && hit && (wr_index != hit_index))
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:431:    else if (rd_en && ~rd_diag_en && hit)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:439:    entry_used_next = (entry_used_f & entry_used_and_mask) | entry_used_or_mask;
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:519:    if (wr_en && wr_diag_en)
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:300:// addresses from s2&s3, used to calculate stall_s1
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:320:// * predecode: checks pcx&noc1&noc3 inputs and translates them to internal requests. should depends on nothing
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:835:    predecode_partial_tag_s1[19:4] = pcxdecoder_l15_address[19:4]; // compare partial tag to save energy & timing
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:936:    creditman_noc1_req = val_s1 && !stall_s1 && (decoder_creditman_noc1_needed != 2'd0);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:942:    creditman_noc1_up2 = noc1encoder_l15_req_sent && creditman_noc1_mispredicted_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:943:    creditman_noc1_down1 = creditman_noc1_req && decoder_creditman_noc1_needed == 2'd1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:944:    creditman_noc1_down2 = creditman_noc1_req && decoder_creditman_noc1_needed == 2'd2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:946:    creditman_noc1_add2 = creditman_noc1_up2 && ~creditman_noc1_req;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:947:    creditman_noc1_add1 = (creditman_noc1_up2 && creditman_noc1_down1) || (creditman_noc1_up1 && ~creditman_noc1_req);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:948:    creditman_noc1_minus1 = (creditman_noc1_down2 && creditman_noc1_up1) || (creditman_noc1_down1 && !creditman_noc1_upX);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:951:    creditman_noc1_data_up1 = noc1encoder_l15_req_sent && (noc1encoder_l15_req_data_sent == `NOC1_BUFFER_ACK_DATA_8B);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:953:    creditman_noc1_data_up2 = noc1encoder_l15_req_sent && (noc1encoder_l15_req_data_sent == `NOC1_BUFFER_ACK_DATA_16B);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:955:    creditman_noc1_data_down1 = creditman_noc1_req && decoder_creditman_req_8B_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:956:    creditman_noc1_data_down2 = creditman_noc1_req && decoder_creditman_req_16B_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:960:                            creditman_noc1_data_up2 && creditman_noc1_data_down1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:963:                            creditman_noc1_data_down2 && creditman_noc1_data_up1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:966:    creditman_noc1_reserve_add1 = (creditman_noc1_reserve_s3 && !stall_s3 && val_s3) 
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:967:                                    && !(val_s1 && !stall_s1 && decoder_creditman_noc1_unreserve_s1);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:968:    creditman_noc1_reserve_minus1 = !(creditman_noc1_reserve_s3 && !stall_s3 && val_s3) 
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:969:                                    && (val_s1 && !stall_s1 && decoder_creditman_noc1_unreserve_s1);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1034:                if ((fetch_is_pcx_atomic_instruction_s1 && (predecode_reqtype_s1 != `L15_REQTYPE_AMO_SC))
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1947:    stall_noc1_command_buffer_unavail_s1 = (decoder_creditman_noc1_needed == 2'd1 && stall_noc1_command_buffer_1_unavail_s1)
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1948:                                        || (decoder_creditman_noc1_needed == 2'd2 && stall_noc1_command_buffer_2_unavail_s1);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1955:    stall_tag_match_stall_s1 = predecode_tagcheck_matched_s1 && decoder_stall_on_matched_mshr_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1958:    stall_index_bypass_match_s1 = (val_s2 && (predecode_cache_index_s1 == cache_index_s2))
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1959:                                     || (val_s3 && (predecode_cache_index_s1 == cache_index_s3));
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1960:    stall_index_conflict_stall_s1 = decoder_stall_on_matched_bypassed_index_s1 && stall_index_bypass_match_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1961:    stall_mshr_allocation_busy_s1 = decoder_no_free_mshr_s1 && decoder_stall_on_mshr_allocation_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:1964:    stall_s1 = val_s1 && (stall_tag_match_stall_s1 || stall_index_conflict_stall_s1 || stall_s2 || stall_mshr_allocation_busy_s1
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2040:    l15_mesi_read_val_s1 = mesi_read_val_s1 && val_s1 && !stall_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2061:    l15_lrsc_flag_read_val_s1 = lrsc_flag_read_val_s1 && val_s1 && !stall_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2146:    write_mask_1B_s1 = unshifted_write_mask_s1 >> (pcxdecoder_l15_address & 4'b1111);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2147:    write_mask_2B_s1 = unshifted_write_mask_s1 >> (pcxdecoder_l15_address & 4'b1110);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2148:    write_mask_4B_s1 = unshifted_write_mask_s1 >> (pcxdecoder_l15_address & 4'b1100);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2149:    write_mask_8B_s1 = unshifted_write_mask_s1 >> (pcxdecoder_l15_address & 4'b1000);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2183:    pipe_mshr_writereq_val_s1 = s1_mshr_write_val_s1 && !stall_s1 && val_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2204:/**** PCX & NOC2 S1 ACK LOGIC ****/
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2219:    pcx_ack_s1 = val_s1 && !stall_s1 && acklogic_pcx_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2220:    noc2_ack_s1 = val_s1 && !stall_s1 && acklogic_noc2_s1;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2224:    l15_pcxdecoder_header_ack = (predecode_source_s1 == `L15_PREDECODE_SOURCE_PCX) && !stall_s1 && val_s1
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2228:    l15_noc2decoder_header_ack = (predecode_source_s1 == `L15_PREDECODE_SOURCE_NOC2) && !stall_s1 && val_s1
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2436:    stall_s2 = val_s2 && stall_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2444:    pcx_ack_s2 = val_s2 && !stall_s2 && (pcx_ack_stage_s2 == `L15_ACK_STAGE_S2);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2445:    noc2_ack_s2 = val_s2 && !stall_s2 && (noc2_ack_stage_s2 == `L15_ACK_STAGE_S2);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2522:    {tagcheck_val_s2, tagcheck_way_s2} = tagcheck_way0_equals && (mesi_state_way0_s2 != `L15_MESI_STATE_I) ? {1'b1, 2'd0} :
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2523:                                                    tagcheck_way1_equals && (mesi_state_way1_s2 != `L15_MESI_STATE_I) ?  {1'b1, 2'd1} :
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2524:                                                    tagcheck_way2_equals && (mesi_state_way2_s2 != `L15_MESI_STATE_I) ?  {1'b1, 2'd2} :
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2525:                                                    tagcheck_way3_equals && (mesi_state_way3_s2 != `L15_MESI_STATE_I) ?  {1'b1, 2'd3} : 3'b0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2725:            dcache_val_s2 = (tagcheck_state_m_s2 & tagcheck_lrsc_flag_s2); // Check state_m is just redundant, but need to be conservative
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2821:    l15_dcache_val_s2 = dcache_val_s2 && val_s2 && !stall_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2915:    l15_mesi_write_val_s2 = mesi_write_val_s2 && val_s2 && !stall_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2970:    l15_lrsc_flag_write_val_s2 = lrsc_flag_write_val_s2 && val_s2 && !stall_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2995://         if (csm_read_ghid_val_s2 && !stall_s2 && val_s2)
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3076:            csm_req_val_s2 = val_s2 & lru_state_m_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3081:            csm_req_val_s2 = val_s2 & flush_state_m_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3086:            csm_req_val_s2 = val_s2 & tagcheck_state_m_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3093:    l15_csm_req_val_s2 = csm_req_val_s2 && !stall_s2 && val_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3121:    l15_wmt_read_val_s2 = wmt_read_val_s2 && val_s2 && !stall_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3156:    l15_config_req_val_s2 = config_req_val_s2 && val_s2 && !stall_s2;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3398:        cpxencoder_req_staled_s3_next = (!stall_for_cpx_s3 && stall_for_noc3_s3) ? 1'b1 : 1'b0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3412:        noc3encoder_req_staled_s3_next = (!stall_for_noc3_s3 && stall_for_cpx_s3) ? 1'b1 : 1'b0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3423:    stall_for_cpx_s3 = !cpxencoder_req_staled_s3 && l15_cpxencoder_val && !cpxencoder_l15_req_ack;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3425:    stall_for_noc3_s3 = !noc3encoder_req_staled_s3 && l15_noc3encoder_req_val && !noc3encoder_l15_req_ack;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3426:    stall_s3 = val_s3 && (stall_for_cpx_s3 || stall_for_noc3_s3);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3429:    pcx_ack_s3 = val_s3 && !stall_s3 && (pcx_ack_stage_s3 == `L15_ACK_STAGE_S3);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3430:    noc2_ack_s3 = val_s3 && !stall_s3 && (noc2_ack_stage_s3 == `L15_ACK_STAGE_S3);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3605:    l15_lruarray_write_val_s3 = lruarray_write_val_s3 && val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3685:            wmt_write_val_s3 = val_s3 && flush_state_mes_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3779:    // l15_wmt_write_val_s3 = wmt_write_val_s3 && !stall_s3 && val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3780:    l15_wmt_write_val_s3 = wmt_write_val_s3 && val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3791:// S3 MSHR state update & deallocation control
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3823:            s3_mshr_val_s3 = val_s3 && tagcheck_state_mes_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3839:            s3_mshr_val_s3 = val_s3 && stbuf_compare_match_val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3848:            s3_mshr_val_s3 = val_s3 && stbuf_compare_lru_match_val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3910:            cpx_req_val_s3 = tagcheck_state_mes_s3 && wmt_compare_match_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3917:            cpx_req_val_s3 = lru_state_mes_s3 && wmt_compare_match_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3924:            cpx_req_val_s3 = flush_state_mes_s3 && wmt_compare_match_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3975:            cpx_invalidate_l1_s3 = wmt_compare_match_s3 && stbuf_compare_match_val_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4035:    l15_cpxencoder_val = val_s3 && cpx_req_val_s3 && !cpxencoder_req_staled_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4112:// helper block for expanding HMT entry to packet homeid for consumption in noc1 & noc3 encoder
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4143:            noc1_req_val_s3 = val_s3 && lru_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4151:            noc1_req_val_s3 = val_s3 && flush_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4159:            noc1_req_val_s3 = val_s3 && tagcheck_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4199:            noc1_req_val_s3 = val_s3 && ((tagcheck_state_s3 == `L15_MESI_STATE_S) || (tagcheck_state_s3 == `L15_MESI_STATE_I));
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4380:            noc3_req_val_s3 = val_s3 && tagcheck_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4388:            noc3_req_val_s3 = val_s3 && lru_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4396:            noc3_req_val_s3 = val_s3 && flush_state_m_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4412:            noc3_req_val_s3 = val_s3 && (tagcheck_state_m_s3);
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:4428:            noc3_req_val_s3 = val_s3 && (tagcheck_state_m_s3);
piton/design/chip/tile/l15/rtl/l15_cpxencoder.v:109:    cpxencoder_l15_req_ack = (l15_cpxencoder_val && (next_state == `STATE_NORMAL));
piton/design/chip/tile/l15/rtl/noc2decoder.v:95:    noc2decoder_l15_val = noc2_data_val && is_message_new;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:104:// Reset logic & sequential
piton/design/chip/tile/l15/rtl/pcx_buffer.v:129:   // if (buf0_val && pcxdecoder_pcxbuf_ack)
piton/design/chip/tile/l15/rtl/pcx_buffer.v:205:   is_req_squashed = is_buffer_full && spc_uncore_req[0];
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:301:      if (l15_noc1buffer_req_val && (command_wrindex == ii))
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:303:      else if (noc1encoder_noc1buffer_req_ack && (command_rdindex == ii))
piton/design/chip/tile/l15/rtl/rf_l15_lruarray.v.pyv:106:      regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.v.pyv:122:      // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.v.pyv:123:      regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
piton/design/chip/tile/l15/rtl/l15_home_encoder.v.pyv:68:    return ''.join(str(1 & int(n) >> i) for i in range(w)[::-1])
piton/design/chip/tile/l15/rtl/l15_home_encoder.v.pyv:109:    home_mod = home_in & home_mask;
piton/design/chip/tile/l15/rtl/l15_home_encoder.v.pyv:120:        lhid_out = home_mod & home_low_mask;
piton/design/chip/tile/rtap/rtl/rtap.v:252:    req_val = ucb_rx_val && (req_tileid == `JTAG_TILEID_BROADCAST || req_tileid == own_tileid);
piton/design/chip/tile/rtl/config_regs.v.pyv:255:   if (req_val && req_rw == 1'b1)
piton/design/chip/tile/rtl/config_regs.v.pyv:303:   if (req_val && req_rw == 1'b0)
piton/design/chip/tile/rtl/tile.v.pyv:203:    input   [1:0]                       irq_i          // level sensitive IR lines, mip & sip (async)
piton/design/chip/tile/pico/rtl/picorv32.v:202:        else if (mem_la_write & (mem_la_addr == 32'hffffffff)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:342:		pcpi_int_wait  = |{ENABLE_PCPI && pcpi_wait,  (ENABLE_MUL || ENABLE_FAST_MUL) && pcpi_mul_wait,  ENABLE_DIV && pcpi_div_wait};
piton/design/chip/tile/pico/rtl/picorv32.v:343:		pcpi_int_ready = |{ENABLE_PCPI && pcpi_ready, (ENABLE_MUL || ENABLE_FAST_MUL) && pcpi_mul_ready, ENABLE_DIV && pcpi_div_ready};
piton/design/chip/tile/pico/rtl/picorv32.v:347:			ENABLE_PCPI && pcpi_ready: begin
piton/design/chip/tile/pico/rtl/picorv32.v:355:			ENABLE_DIV && pcpi_div_ready: begin
piton/design/chip/tile/pico/rtl/picorv32.v:377:	wire mem_la_firstword = COMPRESSED_ISA && (mem_do_prefetch || mem_do_rinst) && next_pc[1] && !mem_la_secondword;
piton/design/chip/tile/pico/rtl/picorv32.v:378:	wire mem_la_firstword_xfer = COMPRESSED_ISA && mem_xfer && (!last_mem_valid ? mem_la_firstword : mem_la_firstword_reg);
piton/design/chip/tile/pico/rtl/picorv32.v:387:	wire mem_la_use_prefetched_high_word = COMPRESSED_ISA && mem_la_firstword && prefetched_high_word && !clear_prefetched_high_word;
piton/design/chip/tile/pico/rtl/picorv32.v:388:	assign mem_xfer = (mem_valid && mem_ready) || (mem_la_use_prefetched_high_word && mem_do_rinst);
piton/design/chip/tile/pico/rtl/picorv32.v:391:	wire mem_done = resetn && ((mem_xfer && |mem_state && (mem_do_rinst || mem_do_rdata || mem_do_wdata)) || (&mem_state && mem_do_rinst)) &&
piton/design/chip/tile/pico/rtl/picorv32.v:392:			(!mem_la_firstword || (~&mem_rdata_latched[1:0] && mem_xfer));
piton/design/chip/tile/pico/rtl/picorv32.v:394:	assign mem_la_write = resetn && !mem_state && mem_do_wdata;
piton/design/chip/tile/pico/rtl/picorv32.v:395:	assign mem_la_read = resetn && ((!mem_la_use_prefetched_high_word && !mem_state && (mem_do_rinst || mem_do_prefetch || mem_do_rdata)) ||
piton/design/chip/tile/pico/rtl/picorv32.v:396:			(COMPRESSED_ISA && mem_xfer && (!last_mem_valid ? mem_la_firstword : mem_la_firstword_reg) && !mem_la_secondword && &mem_rdata_latched[1:0]));
piton/design/chip/tile/pico/rtl/picorv32.v:401:	assign mem_rdata_latched = COMPRESSED_ISA && mem_la_use_prefetched_high_word ? {16'bx, mem_16bit_buffer} :
piton/design/chip/tile/pico/rtl/picorv32.v:402:			COMPRESSED_ISA && mem_la_secondword ? {mem_rdata_latched_noshuffle[15:0], mem_16bit_buffer} :
piton/design/chip/tile/pico/rtl/picorv32.v:403:			COMPRESSED_ISA && mem_la_firstword ? {16'bx, mem_rdata_latched_noshuffle[31:16]} : mem_rdata_latched_noshuffle;
piton/design/chip/tile/pico/rtl/picorv32.v:452:		if (COMPRESSED_ISA && mem_done && (mem_do_prefetch || mem_do_rinst)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:535:							if (mem_rdata_latched[12] == 0 && mem_rdata_latched[6:2] == 0) begin // C.JR
piton/design/chip/tile/pico/rtl/picorv32.v:539:							if (mem_rdata_latched[12] == 0 && mem_rdata_latched[6:2] != 0) begin // C.MV
piton/design/chip/tile/pico/rtl/picorv32.v:543:							if (mem_rdata_latched[12] != 0 && mem_rdata_latched[11:7] != 0 && mem_rdata_latched[6:2] == 0) begin // C.JALR
piton/design/chip/tile/pico/rtl/picorv32.v:547:							if (mem_rdata_latched[12] != 0 && mem_rdata_latched[6:2] != 0) begin // C.ADD
piton/design/chip/tile/pico/rtl/picorv32.v:625:						if (COMPRESSED_ISA && mem_la_read) begin
piton/design/chip/tile/pico/rtl/picorv32.v:634:								if (~&mem_rdata[1:0] || mem_la_secondword) begin
piton/design/chip/tile/pico/rtl/picorv32.v:891:		if (mem_do_rinst && mem_done) begin
piton/design/chip/tile/pico/rtl/picorv32.v:895:			instr_jalr    <= mem_rdata_latched[6:0] == 7'b1100111 && mem_rdata_latched[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:896:			instr_retirq  <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000010 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:897:			instr_waitirq <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000100 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:912:			if (mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000000 && ENABLE_IRQ && ENABLE_IRQ_QREGS)
piton/design/chip/tile/pico/rtl/picorv32.v:915:			if (mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000010 && ENABLE_IRQ)
piton/design/chip/tile/pico/rtl/picorv32.v:919:			if (COMPRESSED_ISA && mem_rdata_latched[1:0] != 2'b11) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1029:								if (mem_rdata_latched[12] == 0 && mem_rdata_latched[11:7] != 0 && mem_rdata_latched[6:2] == 0) begin // C.JR
piton/design/chip/tile/pico/rtl/picorv32.v:1034:								if (mem_rdata_latched[12] == 0 && mem_rdata_latched[6:2] != 0) begin // C.MV
piton/design/chip/tile/pico/rtl/picorv32.v:1040:								if (mem_rdata_latched[12] != 0 && mem_rdata_latched[11:7] != 0 && mem_rdata_latched[6:2] == 0) begin // C.JALR
piton/design/chip/tile/pico/rtl/picorv32.v:1045:								if (mem_rdata_latched[12] != 0 && mem_rdata_latched[6:2] != 0) begin // C.ADD
piton/design/chip/tile/pico/rtl/picorv32.v:1066:			instr_beq   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1067:			instr_bne   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1068:			instr_blt   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1069:			instr_bge   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b101;
piton/design/chip/tile/pico/rtl/picorv32.v:1070:			instr_bltu  <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b110;
piton/design/chip/tile/pico/rtl/picorv32.v:1071:			instr_bgeu  <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b111;
piton/design/chip/tile/pico/rtl/picorv32.v:1073:			instr_lb    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1074:			instr_lh    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1075:			instr_lw    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1076:			instr_lbu   <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1077:			instr_lhu   <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b101;
piton/design/chip/tile/pico/rtl/picorv32.v:1079:			instr_sb    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1080:			instr_sh    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1081:			instr_sw    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1121:			instr_addi  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1122:			instr_slti  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1123:			instr_sltiu <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b011;
piton/design/chip/tile/pico/rtl/picorv32.v:1124:			instr_xori  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1125:			instr_ori   <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b110;
piton/design/chip/tile/pico/rtl/picorv32.v:1126:			instr_andi  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b111;
piton/design/chip/tile/pico/rtl/picorv32.v:1128:			instr_slli  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1129:			instr_srli  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1130:			instr_srai  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1132:			instr_add   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b000 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1133:			instr_sub   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b000 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1134:			instr_sll   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1135:			instr_slt   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b010 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1136:			instr_sltu  <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b011 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1137:			instr_xor   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b100 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1138:			instr_srl   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1139:			instr_sra   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1140:			instr_or    <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b110 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1141:			instr_and   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b111 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1143:			instr_rdcycle  <= ((mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11000000000000000010) ||
piton/design/chip/tile/pico/rtl/picorv32.v:1144:			                   (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11000000000100000010)) && ENABLE_COUNTERS;
piton/design/chip/tile/pico/rtl/picorv32.v:1145:			instr_rdcycleh <= ((mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11001000000000000010) ||
piton/design/chip/tile/pico/rtl/picorv32.v:1146:			                   (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11001000000100000010)) && ENABLE_COUNTERS && ENABLE_COUNTERS64;
piton/design/chip/tile/pico/rtl/picorv32.v:1147:			instr_rdinstr  <=  (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11000000001000000010) && ENABLE_COUNTERS;
piton/design/chip/tile/pico/rtl/picorv32.v:1148:			instr_rdinstrh <=  (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11001000001000000010) && ENABLE_COUNTERS && ENABLE_COUNTERS64;
piton/design/chip/tile/pico/rtl/picorv32.v:1151:					(COMPRESSED_ISA && mem_rdata_q[15:0] == 16'h9002));
piton/design/chip/tile/pico/rtl/picorv32.v:1153:			instr_getq    <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000000 && ENABLE_IRQ && ENABLE_IRQ_QREGS;
piton/design/chip/tile/pico/rtl/picorv32.v:1154:			instr_setq    <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000001 && ENABLE_IRQ && ENABLE_IRQ_QREGS;
piton/design/chip/tile/pico/rtl/picorv32.v:1155:			instr_maskirq <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000011 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:1156:			instr_timer   <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000101 && ENABLE_IRQ && ENABLE_IRQ_TIMER;
piton/design/chip/tile/pico/rtl/picorv32.v:1159:				mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000,
piton/design/chip/tile/pico/rtl/picorv32.v:1160:				mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000,
piton/design/chip/tile/pico/rtl/picorv32.v:1161:				mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000
piton/design/chip/tile/pico/rtl/picorv32.v:1174:				mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000,
piton/design/chip/tile/pico/rtl/picorv32.v:1175:				mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000,
piton/design/chip/tile/pico/rtl/picorv32.v:1176:				mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000
piton/design/chip/tile/pico/rtl/picorv32.v:1278:	assign next_pc = latched_store && latched_branch ? reg_out & ~1 : reg_next_pc;
piton/design/chip/tile/pico/rtl/picorv32.v:1344:				alu_out = reg_op1 & reg_op2;
piton/design/chip/tile/pico/rtl/picorv32.v:1345:			BARREL_SHIFTER && (instr_sll || instr_slli):
piton/design/chip/tile/pico/rtl/picorv32.v:1347:			BARREL_SHIFTER && (instr_srl || instr_srli || instr_sra || instr_srai):
piton/design/chip/tile/pico/rtl/picorv32.v:1389:				ENABLE_IRQ && irq_state[0]: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1393:				ENABLE_IRQ && irq_state[1]: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1394:					cpuregs_wrdata = irq_pending & ~irq_mask;
piton/design/chip/tile/pico/rtl/picorv32.v:1403:		if (resetn && cpuregs_write && latched_rd)
piton/design/chip/tile/pico/rtl/picorv32.v:1437:		.wen(resetn && cpuregs_write && latched_rd),
piton/design/chip/tile/pico/rtl/picorv32.v:1459:	assign launch_next_insn = cpu_state == cpu_state_fetch && decoder_trigger && (!ENABLE_IRQ || irq_delay || irq_active || !(irq_pending & ~irq_mask));
piton/design/chip/tile/pico/rtl/picorv32.v:1483:		if (WITH_PCPI && CATCH_ILLINSN) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1484:			if (resetn && pcpi_valid && !pcpi_int_wait) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1500:		next_irq_pending = ENABLE_IRQ ? irq_pending & LATCHED_IRQ : 'bx;
piton/design/chip/tile/pico/rtl/picorv32.v:1502:		if (ENABLE_IRQ && ENABLE_IRQ_TIMER && timer) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1512:		decoder_trigger <= mem_do_rinst && mem_done;
piton/design/chip/tile/pico/rtl/picorv32.v:1574:					ENABLE_IRQ && irq_state[0]: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1579:					ENABLE_IRQ && irq_state[1]: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1580:						eoi <= irq_pending & ~irq_mask;
piton/design/chip/tile/pico/rtl/picorv32.v:1581:						next_irq_pending = next_irq_pending & irq_mask;
piton/design/chip/tile/pico/rtl/picorv32.v:1585:				if (ENABLE_TRACE && latched_trace) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1589:						trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_BRANCH | (current_pc & 32'hfffffffe);
piton/design/chip/tile/pico/rtl/picorv32.v:1606:				if (ENABLE_IRQ && ((decoder_trigger && !irq_active && !irq_delay && |(irq_pending & ~irq_mask)) || irq_state)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1616:				if (ENABLE_IRQ && (decoder_trigger || do_waitirq) && instr_waitirq) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1673:								if (CATCH_ILLINSN && (pcpi_timeout || instr_ecall_ebreak)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1694:					ENABLE_COUNTERS && is_rdcycle_rdcycleh_rdinstr_rdinstrh: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1699:							instr_rdcycleh && ENABLE_COUNTERS64:
piton/design/chip/tile/pico/rtl/picorv32.v:1703:							instr_rdinstrh && ENABLE_COUNTERS64:
piton/design/chip/tile/pico/rtl/picorv32.v:1718:					ENABLE_IRQ && ENABLE_IRQ_QREGS && instr_getq: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1726:					ENABLE_IRQ && ENABLE_IRQ_QREGS && instr_setq: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1735:					ENABLE_IRQ && instr_retirq: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1741:						reg_out <= CATCH_MISALIGN ? (cpuregs_rs1 & 32'h fffffffe) : cpuregs_rs1;
piton/design/chip/tile/pico/rtl/picorv32.v:1746:					ENABLE_IRQ && instr_maskirq: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1755:					ENABLE_IRQ && ENABLE_IRQ_TIMER && instr_timer: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1780:					is_jalr_addi_slti_sltiu_xori_ori_andi, is_slli_srli_srai && BARREL_SHIFTER: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1785:						reg_op2 <= is_slli_srli_srai && BARREL_SHIFTER ? decoded_rs2 : decoded_imm;
piton/design/chip/tile/pico/rtl/picorv32.v:1817:									if (TWO_CYCLE_ALU || (TWO_CYCLE_COMPARE && is_beq_bne_blt_bge_bltu_bgeu)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1818:										alu_wait_2 <= TWO_CYCLE_ALU && (TWO_CYCLE_COMPARE && is_beq_bne_blt_bge_bltu_bgeu);
piton/design/chip/tile/pico/rtl/picorv32.v:1840:					WITH_PCPI && instr_trap: begin
piton/design/chip/tile/pico/rtl/picorv32.v:1849:						if (CATCH_ILLINSN && (pcpi_timeout || instr_ecall_ebreak)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1867:						if (TWO_CYCLE_ALU || (TWO_CYCLE_COMPARE && is_beq_bne_blt_bge_bltu_bgeu)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1868:							alu_wait_2 <= TWO_CYCLE_ALU && (TWO_CYCLE_COMPARE && is_beq_bne_blt_bge_bltu_bgeu);
piton/design/chip/tile/pico/rtl/picorv32.v:1907:				end else if (TWO_STAGE_SHIFT && reg_sh >= 4) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1944:					if (!mem_do_prefetch && mem_done) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1967:					if (!mem_do_prefetch && mem_done) begin
piton/design/chip/tile/pico/rtl/picorv32.v:1996:					if (!mem_do_prefetch && mem_done) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2011:		if (CATCH_MISALIGN && resetn && (mem_do_rdata || mem_do_wdata)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2012:			if (mem_wordsize == 0 && reg_op1[1:0] != 0) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2019:			if (mem_wordsize == 1 && reg_op1[0] != 0) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2027:		if (CATCH_MISALIGN && resetn && mem_do_rinst && (COMPRESSED_ISA ? reg_pc[0] : |reg_pc[1:0])) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2034:		if (!CATCH_ILLINSN && decoder_trigger_q && !decoder_pseudo_trigger_q && instr_ecall_ebreak) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2052:		irq_pending <= next_irq_pending & ~MASKED_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:2071:		rvfi_valid <= resetn && (launch_next_insn || trap) && dbg_valid_insn;
piton/design/chip/tile/pico/rtl/picorv32.v:2133:			if (dbg_mem_valid && dbg_mem_ready) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2167:			if (mem_valid && mem_instr)
piton/design/chip/tile/pico/rtl/picorv32.v:2273:		if (resetn && pcpi_valid && pcpi_insn[6:0] == 7'b0110011 && pcpi_insn[31:25] == 7'b0000001) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2305:				next_rdx = ((next_rd & next_rdx) | (next_rd & this_rs2) | (next_rdx & this_rs2)) << 1;
piton/design/chip/tile/pico/rtl/picorv32.v:2356:		if (mul_finish && resetn) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2391:	wire pcpi_insn_valid = pcpi_valid && pcpi_insn[6:0] == 7'b0110011 && pcpi_insn[31:25] == 7'b0000001;
piton/design/chip/tile/pico/rtl/picorv32.v:2400:		if (resetn && (EXTRA_INSN_FFS ? pcpi_insn_valid_q : pcpi_insn_valid)) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2490:		if (resetn && pcpi_valid && !pcpi_ready && pcpi_insn[6:0] == 7'b0110011 && pcpi_insn[31:25] == 7'b0000001) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2499:		pcpi_wait <= instr_any_div_rem && resetn;
piton/design/chip/tile/pico/rtl/picorv32.v:2500:		pcpi_wait_q <= pcpi_wait && resetn;
piton/design/chip/tile/pico/rtl/picorv32.v:2522:			outsign <= (instr_div && (pcpi_rs1[31] != pcpi_rs2[31]) && |pcpi_rs2) || (instr_rem && pcpi_rs1[31]);
piton/design/chip/tile/pico/rtl/picorv32.v:2526:		if (!quotient_msk && running) begin
piton/design/chip/tile/pico/rtl/picorv32.v:2840:			xfer_done <= mem_valid && mem_ready;
piton/design/chip/tile/pico/rtl/picorv32.v:2841:			if (mem_axi_awready && mem_axi_awvalid)
piton/design/chip/tile/pico/rtl/picorv32.v:2843:			if (mem_axi_arready && mem_axi_arvalid)
piton/design/chip/tile/pico/rtl/picorv32.v:2845:			if (mem_axi_wready && mem_axi_wvalid)
piton/design/chip/tile/ariane/fpga/Makefile:32:	@cd $(ip-dir)/$(basename $(@F)) && make clean && make
piton/design/chip/tile/ariane/fpga/src/ariane_xilinx.sv:237:    .rst_ni       ( pll_locked & (~ndmreset) ),
piton/design/chip/tile/ariane/fpga/src/ariane_peripherals_xilinx.sv:538:       .we_d(eth_en & eth_we),
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:62:        if (regs_q[`REG_CMP] != 'b0 && regs_q[`REG_TIMER] == regs_q[`REG_CMP])
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:77:        else if(regs_q[`REG_TIMER_CTRL][`ENABLE_BIT] && prescaler_int != 'b0 && prescaler_int == cycle_counter_q) // prescaler
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:89:        if (PSEL && PENABLE && PWRITE)
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:113:        if (PSEL && PENABLE && !PWRITE)
piton/design/chip/tile/ariane/fpga/src/apb_node/src/apb_node.sv:55:            psel_o[i]  =  psel_i & (paddr_i >= START_ADDR_i[i]) && (paddr_i <= END_ADDR_i[i]);
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv:103:        end else if (AXI_DATA_WIDTH == 64 && APB_DATA_WIDTH == 32) begin
piton/design/chip/tile/ariane/fpga/src/bootrom/src/uart.c:54:    res[1] = bin_to_hex_table[inp & 0xf];
piton/design/chip/tile/ariane/fpga/src/bootrom/src/spi.c:113:    } while ((status & 0x1) == 0x1);
piton/design/chip/tile/ariane/fpga/src/bootrom/src/spi.c:118:        if ((status & 0x1) != 0x1) // recieve fifo not empty
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:28:        if (!(r & 0x80))
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:75:    return r1 == 0x1 && (r4 & 0xf) == 0x1 && r5 == 0xaa;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:125:    uint8_t remainder = prev & in;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:128:    return remainder & 0x7f;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:138:    crc ^= (crc & 0xff) << 5;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:157:    crc = crc7(crc, src_lba & 0xff);
piton/design/chip/tile/ariane/fpga/src/bootrom/ariane.dts:51:      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
piton/design/chip/tile/ariane/fpga/src/bootrom/ariane.dts:60:      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:746:    iBaudgenDiv <= iDLM & iDLL;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:921:                                        iRXFIFOD <= iRXBI & iRXFE & iRXPE & iRXData;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:95:	  if (rx_axis_tvalid && (byte_sync == 0) && (nextbuf != (firstbuf+lastbuf)&15))
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:99:	  if (rx_axis_tlast && byte_sync)
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:130:                                    .enb(ce_d & framing_sel & core_lsu_addr[14]),
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:146:                                   .enb(ce_d & framing_sel & (core_lsu_addr[14:12]==3'b001)),
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:180:    eth_irq <= avail & irq_en; // make eth_irq go away immediately if irq_en is low
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:181:    if (framing_sel&we_d&(&core_lsu_be[3:0])&(core_lsu_addr[14:11]==4'b0001))
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:202:       if (mac_gmii_tx_en && tx_enable_i)
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:222:       if (mac_gmii_tx_en && tx_axis_tlast)
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:275:	  if (tx_enable_i & (tx_enable_old == 0))
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:163:    end else if (mii_select && mii_odd_reg) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:259:                if (ENABLE_PADDING && frame_ptr_reg < MIN_FRAME_LENGTH-5) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:236:                if (LFSR_POLY & (1 << j)) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:291:                if (LFSR_POLY & (1 << j)) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:380:        assign state_out[n] = ^{(state_in & lfsr_mask_state[n]), (data_in & lfsr_mask_data[n])};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:383:        assign data_out[n] = ^{(state_in & output_mask_state[n]), (data_in & output_mask_data[n])};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:176:                if (gmii_rx_dv_d4 && !gmii_rx_er_d4 && gmii_rxd_d4 == ETH_SFD) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:189:                if (gmii_rx_dv_d4 && gmii_rx_er_d4) begin
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:299:                    gmii_rx_dv_d0 <= gmii_rx_dv & gmii_rx_dv_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:300:                    gmii_rx_dv_d1 <= gmii_rx_dv_d0 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:301:                    gmii_rx_dv_d2 <= gmii_rx_dv_d1 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:302:                    gmii_rx_dv_d3 <= gmii_rx_dv_d2 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:303:                    gmii_rx_dv_d4 <= gmii_rx_dv_d3 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:309:                gmii_rx_dv_d1 <= gmii_rx_dv_d0 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:310:                gmii_rx_dv_d2 <= gmii_rx_dv_d1 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:311:                gmii_rx_dv_d3 <= gmii_rx_dv_d2 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:312:                gmii_rx_dv_d4 <= gmii_rx_dv_d3 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_single_slice.sv:46:        .push_i     ( valid_i & ready_o ),
piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_single_slice.sv:48:        .pop_i      ( ready_i & valid_o )
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_pkg.sv:83:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:62:            if (psel_i & penable_i & pwrite_i) begin
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:89:        if (psel_i & penable_i & ~pwrite_i) begin
piton/design/chip/tile/ariane/tb/common/dp_ram.sv:40:        if (en_a_i && we_a_i) begin
piton/design/chip/tile/ariane/tb/common/dp_ram.sv:49:        if (en_b_i && we_b_i) begin
piton/design/chip/tile/ariane/tb/common/spike.sv:58:                if ((commit_instr_i[i].valid && commit_ack_i[i]) || (commit_instr_i[i].valid && exception_i.valid)) begin
piton/design/chip/tile/ariane/tb/common/SimJTAG.sv:69:         if (enable && init_done_sticky) begin
piton/design/chip/tile/ariane/tb/common/SimJTAG.sv:79:         end // if (enable && init_done_sticky)
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb.sv:269:      assign fifo_push[k]  = req_ports_i[k].data_req & req_ports_o[k].data_gnt;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb.sv:378:  assign write_en    = req_ports_i[2].data_req & req_ports_o[2].data_gnt & req_ports_i[2].data_we;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_pkg.sv:81:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_writeport.sv:208:        for(int k=0; k<burst_len && cnt < seq_num_vect_i && paddr < ((MemWords-1)<<3); k++) begin
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:168:        if(val < FlushRate && flush_rand_en_i) begin
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:333:      for (int k=0;k<seq_num_resp_i && seq_type_i != IDLE_SEQ;k++) begin
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:334:        `ACQ_WAIT_SIG(clk_i, (dut_req_port_i.data_rvalid & ~dut_req_port_o.kill_req))
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:264:  assign outfifo_push   = mem_data_req_i & (~outfifo_full);
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:286:  assign stim_push  = dreq_i.req & dreq_o.ready & (~dreq_i.kill_s1) & (~flush_i);
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:201:  assign outfifo_push   = mem_data_req_i & (~outfifo_full);
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb_pkg.sv:75:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tlb_emul.sv:40:  assert(TlbRandHitRate<=100 && TlbRandHitRate>=0) else
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tlb_emul.sv:64:  if (req_i.fetch_req && tlb_ready_q) begin
piton/design/chip/tile/ariane/tb/dpi/sim_spike.cc:26:  for (auto& x : mems)
piton/design/chip/tile/ariane/tb/dpi/sim_spike.cc:57:  auto& reg = procs[0]->get_state()->log_reg_write;
piton/design/chip/tile/ariane/tb/dpi/sim_spike.cc:66:  commit_log.is_fp = reg.addr & 1;
piton/design/chip/tile/ariane/tb/dpi/spike.cc:32:    memcpy(mem[0].second->contents() + (address & ~(1 << 31)), buf,len);
piton/design/chip/tile/ariane/tb/dpi/spike.cc:58:      if(ph[i].p_type == PT_LOAD && ph[i].p_memsz) { \
piton/design/chip/tile/ariane/tb/dpi/spike.cc:74:      if ((sh[i].sh_type & SHT_GROUP) && strcmp(shstrtab + sh[i].sh_name, ".strtab") != 0 && strcmp(shstrtab + sh[i].sh_name, ".shstrtab") != 0) \
piton/design/chip/tile/ariane/tb/dpi/spike.cc:76:      if (sh[i].sh_type & SHT_PROGBITS) continue; \
piton/design/chip/tile/ariane/tb/dpi/spike.cc:82:    if (strtabidx && symtabidx) { \
piton/design/chip/tile/ariane/tb/dpi/elfloader.cc:59:    for (auto &datum : mems.find(address)->second) {
piton/design/chip/tile/ariane/tb/dpi/elfloader.cc:92:      if(ph[i].p_type == PT_LOAD && ph[i].p_memsz) { \
piton/design/chip/tile/ariane/tb/dpi/elfloader.cc:109:      if ((sh[i].sh_type & SHT_GROUP) && strcmp(shstrtab + sh[i].sh_name, ".strtab") != 0 && strcmp(shstrtab + sh[i].sh_name, ".shstrtab") != 0) \
piton/design/chip/tile/ariane/tb/dpi/elfloader.cc:111:      if (sh[i].sh_type & SHT_PROGBITS) continue; \
piton/design/chip/tile/ariane/tb/dpi/elfloader.cc:117:    if (strtabidx && symtabidx) { \
piton/design/chip/tile/ariane/tb/dpi/verilator.h:15:  bool open(const std::string& name) override {
piton/design/chip/tile/ariane/tb/dpi/sim_spike.h:70:  processor_t* get_core(const std::string& i);
piton/design/chip/tile/ariane/tb/ariane_tb.cpp:191:          while (*plusarg && (legal_verilog_plusarg == 0)){
piton/design/chip/tile/ariane/tb/ariane_tb.cpp:286:    // dump = tfp && trace_count >= start;
piton/design/chip/tile/ariane/tb/ariane_testharness.sv:88:    .rst_ni       ( rst_ni & (~ndmreset) ),
piton/design/chip/tile/ariane/Makefile:474:	cd $(riscv-torture-dir) && printf "#!/bin/sh\ncd $(root-dir) && $(MAKE) run-torture$(torture-logs) batch-mode=1 defines=$(defines) test-location=$(test-location)" > call.sh && chmod +x call.sh
piton/design/chip/tile/ariane/Makefile:482:	cd $(riscv-torture-dir) && printf "#!/bin/sh\ncd $(root-dir) && $(MAKE) run-torture$(torture-logs) batch-mode=1 defines=$(defines) test-location=\$${@: -1}" > call.sh && chmod +x call.sh
piton/design/chip/tile/ariane/Makefile:487:	cd $(riscv-torture-dir) && printf "#!/bin/sh\ncd $(root-dir) && $(MAKE) run-torture-verilator batch-mode=1 defines=$(defines)" > call.sh && chmod +x call.sh
piton/design/chip/tile/ariane/Makefile:527:	cd fpga && make BOARD=$(BOARD) XILINX_PART=$(XILINX_PART) XILINX_BOARD=$(XILINX_BOARD) CLK_PERIOD_NS=$(CLK_PERIOD_NS)
piton/design/chip/tile/ariane/Makefile:532:	cd tb/riscv-isa-sim && mkdir -p build && cd build && ../configure --prefix=`pwd`/../install --with-fesvr=$(RISCV) --enable-commitlog && make -j8 install
piton/design/chip/tile/ariane/docs/css/font-awesome.min.css:4: */@font-face{font-family:'FontAwesome';src:url('../fonts/fontawesome-webfont.eot?v=4.7.0');src:url('../fonts/fontawesome-webfont.eot?#iefix&v=4.7.0') format('embedded-opentype'),url('../fonts/fontawesome-webfont.woff2?v=4.7.0') format('woff2'),url('../fonts/fontawesome-webfont.woff?v=4.7.0') format('woff'),url('../fonts/fontawesome-webfont.ttf?v=4.7.0') format('truetype'),url('../fonts/fontawesome-webfont.svg?v=4.7.0#fontawesomeregular') format('svg');font-weight:normal;font-style:normal}.fa{display:inline-block;font:normal normal normal 14px/1 FontAwesome;font-size:inherit;text-rendering:auto;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}.fa-lg{font-size:1.33333333em;line-height:.75em;vertical-align:-15%}.fa-2x{font-size:2em}.fa-3x{font-size:3em}.fa-4x{font-size:4em}.fa-5x{font-size:5em}.fa-fw{width:1.28571429em;text-align:center}.fa-ul{padding-left:0;margin-left:2.14285714em;list-style-type:none}.fa-ul>li{position:relative}.fa-li{position:absolute;left:-2.14285714em;width:2.14285714em;top:.14285714em;text-align:center}.fa-li.fa-lg{left:-1.85714286em}.fa-border{padding:.2em .25em .15em;border:solid .08em #eee;border-radius:.1em}.fa-pull-left{float:left}.fa-pull-right{float:right}.fa.fa-pull-left{margin-right:.3em}.fa.fa-pull-right{margin-left:.3em}.pull-right{float:right}.pull-left{float:left}.fa.pull-left{margin-right:.3em}.fa.pull-right{margin-left:.3em}.fa-spin{-webkit-animation:fa-spin 2s infinite linear;animation:fa-spin 2s infinite linear}.fa-pulse{-webkit-animation:fa-spin 1s infinite steps(8);animation:fa-spin 1s infinite steps(8)}@-webkit-keyframes fa-spin{0%{-webkit-transform:rotate(0deg);transform:rotate(0deg)}100%{-webkit-transform:rotate(359deg);transform:rotate(359deg)}}@keyframes fa-spin{0%{-webkit-transform:rotate(0deg);transform:rotate(0deg)}100%{-webkit-transform:rotate(359deg);transform:rotate(359deg)}}.fa-rotate-90{-ms-filter:"progid:DXImageTransform.Microsoft.BasicImage(rotation=1)";-webkit-transform:rotate(90deg);-ms-transform:rotate(90deg);transform:rotate(90deg)}.fa-rotate-180{-ms-filter:"progid:DXImageTransform.Microsoft.BasicImage(rotation=2)";-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}.fa-rotate-270{-ms-filter:"progid:DXImageTransform.Microsoft.BasicImage(rotation=3)";-webkit-transform:rotate(270deg);-ms-transform:rotate(270deg);transform:rotate(270deg)}.fa-flip-horizontal{-ms-filter:"progid:DXImageTransform.Microsoft.BasicImage(rotation=0, mirror=1)";-webkit-transform:scale(-1, 1);-ms-transform:scale(-1, 1);transform:scale(-1, 1)}.fa-flip-vertical{-ms-filter:"progid:DXImageTransform.Microsoft.BasicImage(rotation=2, mirror=1)";-webkit-transform:scale(1, -1);-ms-transform:scale(1, -1);transform:scale(1, -1)}:root .fa-rotate-90,:root .fa-rotate-180,:root .fa-rotate-270,:root .fa-flip-horizontal,:root .fa-flip-vertical{filter:none}.fa-stack{position:relative;display:inline-block;width:2em;height:2em;line-height:2em;vertical-align:middle}.fa-stack-1x,.fa-stack-2x{position:absolute;left:0;width:100%;text-align:center}.fa-stack-1x{line-height:inherit}.fa-stack-2x{font-size:2em}.fa-inverse{color:#fff}.fa-glass:before{content:"\f000"}.fa-music:before{content:"\f001"}.fa-search:before{content:"\f002"}.fa-envelope-o:before{content:"\f003"}.fa-heart:before{content:"\f004"}.fa-star:before{content:"\f005"}.fa-star-o:before{content:"\f006"}.fa-user:before{content:"\f007"}.fa-film:before{content:"\f008"}.fa-th-large:before{content:"\f009"}.fa-th:before{content:"\f00a"}.fa-th-list:before{content:"\f00b"}.fa-check:before{content:"\f00c"}.fa-remove:before,.fa-close:before,.fa-times:before{content:"\f00d"}.fa-search-plus:before{content:"\f00e"}.fa-search-minus:before{content:"\f010"}.fa-power-off:before{content:"\f011"}.fa-signal:before{content:"\f012"}.fa-gear:before,.fa-cog:before{content:"\f013"}.fa-trash-o:before{content:"\f014"}.fa-home:before{content:"\f015"}.fa-file-o:before{content:"\f016"}.fa-clock-o:before{content:"\f017"}.fa-road:before{content:"\f018"}.fa-download:before{content:"\f019"}.fa-arrow-circle-o-down:before{content:"\f01a"}.fa-arrow-circle-o-up:before{content:"\f01b"}.fa-inbox:before{content:"\f01c"}.fa-play-circle-o:before{content:"\f01d"}.fa-rotate-right:before,.fa-repeat:before{content:"\f01e"}.fa-refresh:before{content:"\f021"}.fa-list-alt:before{content:"\f022"}.fa-lock:before{content:"\f023"}.fa-flag:before{content:"\f024"}.fa-headphones:before{content:"\f025"}.fa-volume-off:before{content:"\f026"}.fa-volume-down:before{content:"\f027"}.fa-volume-up:before{content:"\f028"}.fa-qrcode:before{content:"\f029"}.fa-barcode:before{content:"\f02a"}.fa-tag:before{content:"\f02b"}.fa-tags:before{content:"\f02c"}.fa-book:before{content:"\f02d"}.fa-bookmark:before{content:"\f02e"}.fa-print:before{content:"\f02f"}.fa-camera:before{content:"\f030"}.fa-font:before{content:"\f031"}.fa-bold:before{content:"\f032"}.fa-italic:before{content:"\f033"}.fa-text-height:before{content:"\f034"}.fa-text-width:before{content:"\f035"}.fa-align-left:before{content:"\f036"}.fa-align-center:before{content:"\f037"}.fa-align-right:before{content:"\f038"}.fa-align-justify:before{content:"\f039"}.fa-list:before{content:"\f03a"}.fa-dedent:before,.fa-outdent:before{content:"\f03b"}.fa-indent:before{content:"\f03c"}.fa-video-camera:before{content:"\f03d"}.fa-photo:before,.fa-image:before,.fa-picture-o:before{content:"\f03e"}.fa-pencil:before{content:"\f040"}.fa-map-marker:before{content:"\f041"}.fa-adjust:before{content:"\f042"}.fa-tint:before{content:"\f043"}.fa-edit:before,.fa-pencil-square-o:before{content:"\f044"}.fa-share-square-o:before{content:"\f045"}.fa-check-square-o:before{content:"\f046"}.fa-arrows:before{content:"\f047"}.fa-step-backward:before{content:"\f048"}.fa-fast-backward:before{content:"\f049"}.fa-backward:before{content:"\f04a"}.fa-play:before{content:"\f04b"}.fa-pause:before{content:"\f04c"}.fa-stop:before{content:"\f04d"}.fa-forward:before{content:"\f04e"}.fa-fast-forward:before{content:"\f050"}.fa-step-forward:before{content:"\f051"}.fa-eject:before{content:"\f052"}.fa-chevron-left:before{content:"\f053"}.fa-chevron-right:before{content:"\f054"}.fa-plus-circle:before{content:"\f055"}.fa-minus-circle:before{content:"\f056"}.fa-times-circle:before{content:"\f057"}.fa-check-circle:before{content:"\f058"}.fa-question-circle:before{content:"\f059"}.fa-info-circle:before{content:"\f05a"}.fa-crosshairs:before{content:"\f05b"}.fa-times-circle-o:before{content:"\f05c"}.fa-check-circle-o:before{content:"\f05d"}.fa-ban:before{content:"\f05e"}.fa-arrow-left:before{content:"\f060"}.fa-arrow-right:before{content:"\f061"}.fa-arrow-up:before{content:"\f062"}.fa-arrow-down:before{content:"\f063"}.fa-mail-forward:before,.fa-share:before{content:"\f064"}.fa-expand:before{content:"\f065"}.fa-compress:before{content:"\f066"}.fa-plus:before{content:"\f067"}.fa-minus:before{content:"\f068"}.fa-asterisk:before{content:"\f069"}.fa-exclamation-circle:before{content:"\f06a"}.fa-gift:before{content:"\f06b"}.fa-leaf:before{content:"\f06c"}.fa-fire:before{content:"\f06d"}.fa-eye:before{content:"\f06e"}.fa-eye-slash:before{content:"\f070"}.fa-warning:before,.fa-exclamation-triangle:before{content:"\f071"}.fa-plane:before{content:"\f072"}.fa-calendar:before{content:"\f073"}.fa-random:before{content:"\f074"}.fa-comment:before{content:"\f075"}.fa-magnet:before{content:"\f076"}.fa-chevron-up:before{content:"\f077"}.fa-chevron-down:before{content:"\f078"}.fa-retweet:before{content:"\f079"}.fa-shopping-cart:before{content:"\f07a"}.fa-folder:before{content:"\f07b"}.fa-folder-open:before{content:"\f07c"}.fa-arrows-v:before{content:"\f07d"}.fa-arrows-h:before{content:"\f07e"}.fa-bar-chart-o:before,.fa-bar-chart:before{content:"\f080"}.fa-twitter-square:before{content:"\f081"}.fa-facebook-square:before{content:"\f082"}.fa-camera-retro:before{content:"\f083"}.fa-key:before{content:"\f084"}.fa-gears:before,.fa-cogs:before{content:"\f085"}.fa-comments:before{content:"\f086"}.fa-thumbs-o-up:before{content:"\f087"}.fa-thumbs-o-down:before{content:"\f088"}.fa-star-half:before{content:"\f089"}.fa-heart-o:before{content:"\f08a"}.fa-sign-out:before{content:"\f08b"}.fa-linkedin-square:before{content:"\f08c"}.fa-thumb-tack:before{content:"\f08d"}.fa-external-link:before{content:"\f08e"}.fa-sign-in:before{content:"\f090"}.fa-trophy:before{content:"\f091"}.fa-github-square:before{content:"\f092"}.fa-upload:before{content:"\f093"}.fa-lemon-o:before{content:"\f094"}.fa-phone:before{content:"\f095"}.fa-square-o:before{content:"\f096"}.fa-bookmark-o:before{content:"\f097"}.fa-phone-square:before{content:"\f098"}.fa-twitter:before{content:"\f099"}.fa-facebook-f:before,.fa-facebook:before{content:"\f09a"}.fa-github:before{content:"\f09b"}.fa-unlock:before{content:"\f09c"}.fa-credit-card:before{content:"\f09d"}.fa-feed:before,.fa-rss:before{content:"\f09e"}.fa-hdd-o:before{content:"\f0a0"}.fa-bullhorn:before{content:"\f0a1"}.fa-bell:before{content:"\f0f3"}.fa-certificate:before{content:"\f0a3"}.fa-hand-o-right:before{content:"\f0a4"}.fa-hand-o-left:before{content:"\f0a5"}.fa-hand-o-up:before{content:"\f0a6"}.fa-hand-o-down:before{content:"\f0a7"}.fa-arrow-circle-left:before{content:"\f0a8"}.fa-arrow-circle-right:before{content:"\f0a9"}.fa-arrow-circle-up:before{content:"\f0aa"}.fa-arrow-circle-down:before{content:"\f0ab"}.fa-globe:before{content:"\f0ac"}.fa-wrench:before{content:"\f0ad"}.fa-tasks:before{content:"\f0ae"}.fa-filter:before{content:"\f0b0"}.fa-briefcase:before{content:"\f0b1"}.fa-arrows-alt:before{content:"\f0b2"}.fa-group:before,.fa-users:before{content:"\f0c0"}.fa-chain:before,.fa-link:before{content:"\f0c1"}.fa-cloud:before{content:"\f0c2"}.fa-flask:before{content:"\f0c3"}.fa-cut:before,.fa-scissors:before{content:"\f0c4"}.fa-copy:before,.fa-files-o:before{content:"\f0c5"}.fa-paperclip:before{content:"\f0c6"}.fa-save:before,.fa-floppy-o:before{content:"\f0c7"}.fa-square:before{content:"\f0c8"}.fa-navicon:before,.fa-reorder:before,.fa-bars:before{content:"\f0c9"}.fa-list-ul:before{content:"\f0ca"}.fa-list-ol:before{content:"\f0cb"}.fa-strikethrough:before{content:"\f0cc"}.fa-underline:before{content:"\f0cd"}.fa-table:before{content:"\f0ce"}.fa-magic:before{content:"\f0d0"}.fa-truck:before{content:"\f0d1"}.fa-pinterest:before{content:"\f0d2"}.fa-pinterest-square:before{content:"\f0d3"}.fa-google-plus-square:before{content:"\f0d4"}.fa-google-plus:before{content:"\f0d5"}.fa-money:before{content:"\f0d6"}.fa-caret-down:before{content:"\f0d7"}.fa-caret-up:before{content:"\f0d8"}.fa-caret-left:before{content:"\f0d9"}.fa-caret-right:before{content:"\f0da"}.fa-columns:before{content:"\f0db"}.fa-unsorted:before,.fa-sort:before{content:"\f0dc"}.fa-sort-down:before,.fa-sort-desc:before{content:"\f0dd"}.fa-sort-up:before,.fa-sort-asc:before{content:"\f0de"}.fa-envelope:before{content:"\f0e0"}.fa-linkedin:before{content:"\f0e1"}.fa-rotate-left:before,.fa-undo:before{content:"\f0e2"}.fa-legal:before,.fa-gavel:before{content:"\f0e3"}.fa-dashboard:before,.fa-tachometer:before{content:"\f0e4"}.fa-comment-o:before{content:"\f0e5"}.fa-comments-o:before{content:"\f0e6"}.fa-flash:before,.fa-bolt:before{content:"\f0e7"}.fa-sitemap:before{content:"\f0e8"}.fa-umbrella:before{content:"\f0e9"}.fa-paste:before,.fa-clipboard:before{content:"\f0ea"}.fa-lightbulb-o:before{content:"\f0eb"}.fa-exchange:before{content:"\f0ec"}.fa-cloud-download:before{content:"\f0ed"}.fa-cloud-upload:before{content:"\f0ee"}.fa-user-md:before{content:"\f0f0"}.fa-stethoscope:before{content:"\f0f1"}.fa-suitcase:before{content:"\f0f2"}.fa-bell-o:before{content:"\f0a2"}.fa-coffee:before{content:"\f0f4"}.fa-cutlery:before{content:"\f0f5"}.fa-file-text-o:before{content:"\f0f6"}.fa-building-o:before{content:"\f0f7"}.fa-hospital-o:before{content:"\f0f8"}.fa-ambulance:before{content:"\f0f9"}.fa-medkit:before{content:"\f0fa"}.fa-fighter-jet:before{content:"\f0fb"}.fa-beer:before{content:"\f0fc"}.fa-h-square:before{content:"\f0fd"}.fa-plus-square:before{content:"\f0fe"}.fa-angle-double-left:before{content:"\f100"}.fa-angle-double-right:before{content:"\f101"}.fa-angle-double-up:before{content:"\f102"}.fa-angle-double-down:before{content:"\f103"}.fa-angle-left:before{content:"\f104"}.fa-angle-right:before{content:"\f105"}.fa-angle-up:before{content:"\f106"}.fa-angle-down:before{content:"\f107"}.fa-desktop:before{content:"\f108"}.fa-laptop:before{content:"\f109"}.fa-tablet:before{content:"\f10a"}.fa-mobile-phone:before,.fa-mobile:before{content:"\f10b"}.fa-circle-o:before{content:"\f10c"}.fa-quote-left:before{content:"\f10d"}.fa-quote-right:before{content:"\f10e"}.fa-spinner:before{content:"\f110"}.fa-circle:before{content:"\f111"}.fa-mail-reply:before,.fa-reply:before{content:"\f112"}.fa-github-alt:before{content:"\f113"}.fa-folder-o:before{content:"\f114"}.fa-folder-open-o:before{content:"\f115"}.fa-smile-o:before{content:"\f118"}.fa-frown-o:before{content:"\f119"}.fa-meh-o:before{content:"\f11a"}.fa-gamepad:before{content:"\f11b"}.fa-keyboard-o:before{content:"\f11c"}.fa-flag-o:before{content:"\f11d"}.fa-flag-checkered:before{content:"\f11e"}.fa-terminal:before{content:"\f120"}.fa-code:before{content:"\f121"}.fa-mail-reply-all:before,.fa-reply-all:before{content:"\f122"}.fa-star-half-empty:before,.fa-star-half-full:before,.fa-star-half-o:before{content:"\f123"}.fa-location-arrow:before{content:"\f124"}.fa-crop:before{content:"\f125"}.fa-code-fork:before{content:"\f126"}.fa-unlink:before,.fa-chain-broken:before{content:"\f127"}.fa-question:before{content:"\f128"}.fa-info:before{content:"\f129"}.fa-exclamation:before{content:"\f12a"}.fa-superscript:before{content:"\f12b"}.fa-subscript:before{content:"\f12c"}.fa-eraser:before{content:"\f12d"}.fa-puzzle-piece:before{content:"\f12e"}.fa-microphone:before{content:"\f130"}.fa-microphone-slash:before{content:"\f131"}.fa-shield:before{content:"\f132"}.fa-calendar-o:before{content:"\f133"}.fa-fire-extinguisher:before{content:"\f134"}.fa-rocket:before{content:"\f135"}.fa-maxcdn:before{content:"\f136"}.fa-chevron-circle-left:before{content:"\f137"}.fa-chevron-circle-right:before{content:"\f138"}.fa-chevron-circle-up:before{content:"\f139"}.fa-chevron-circle-down:before{content:"\f13a"}.fa-html5:before{content:"\f13b"}.fa-css3:before{content:"\f13c"}.fa-anchor:before{content:"\f13d"}.fa-unlock-alt:before{content:"\f13e"}.fa-bullseye:before{content:"\f140"}.fa-ellipsis-h:before{content:"\f141"}.fa-ellipsis-v:before{content:"\f142"}.fa-rss-square:before{content:"\f143"}.fa-play-circle:before{content:"\f144"}.fa-ticket:before{content:"\f145"}.fa-minus-square:before{content:"\f146"}.fa-minus-square-o:before{content:"\f147"}.fa-level-up:before{content:"\f148"}.fa-level-down:before{content:"\f149"}.fa-check-square:before{content:"\f14a"}.fa-pencil-square:before{content:"\f14b"}.fa-external-link-square:before{content:"\f14c"}.fa-share-square:before{content:"\f14d"}.fa-compass:before{content:"\f14e"}.fa-toggle-down:before,.fa-caret-square-o-down:before{content:"\f150"}.fa-toggle-up:before,.fa-caret-square-o-up:before{content:"\f151"}.fa-toggle-right:before,.fa-caret-square-o-right:before{content:"\f152"}.fa-euro:before,.fa-eur:before{content:"\f153"}.fa-gbp:before{content:"\f154"}.fa-dollar:before,.fa-usd:before{content:"\f155"}.fa-rupee:before,.fa-inr:before{content:"\f156"}.fa-cny:before,.fa-rmb:before,.fa-yen:before,.fa-jpy:before{content:"\f157"}.fa-ruble:before,.fa-rouble:before,.fa-rub:before{content:"\f158"}.fa-won:before,.fa-krw:before{content:"\f159"}.fa-bitcoin:before,.fa-btc:before{content:"\f15a"}.fa-file:before{content:"\f15b"}.fa-file-text:before{content:"\f15c"}.fa-sort-alpha-asc:before{content:"\f15d"}.fa-sort-alpha-desc:before{content:"\f15e"}.fa-sort-amount-asc:before{content:"\f160"}.fa-sort-amount-desc:before{content:"\f161"}.fa-sort-numeric-asc:before{content:"\f162"}.fa-sort-numeric-desc:before{content:"\f163"}.fa-thumbs-up:before{content:"\f164"}.fa-thumbs-down:before{content:"\f165"}.fa-youtube-square:before{content:"\f166"}.fa-youtube:before{content:"\f167"}.fa-xing:before{content:"\f168"}.fa-xing-square:before{content:"\f169"}.fa-youtube-play:before{content:"\f16a"}.fa-dropbox:before{content:"\f16b"}.fa-stack-overflow:before{content:"\f16c"}.fa-instagram:before{content:"\f16d"}.fa-flickr:before{content:"\f16e"}.fa-adn:before{content:"\f170"}.fa-bitbucket:before{content:"\f171"}.fa-bitbucket-square:before{content:"\f172"}.fa-tumblr:before{content:"\f173"}.fa-tumblr-square:before{content:"\f174"}.fa-long-arrow-down:before{content:"\f175"}.fa-long-arrow-up:before{content:"\f176"}.fa-long-arrow-left:before{content:"\f177"}.fa-long-arrow-right:before{content:"\f178"}.fa-apple:before{content:"\f179"}.fa-windows:before{content:"\f17a"}.fa-android:before{content:"\f17b"}.fa-linux:before{content:"\f17c"}.fa-dribbble:before{content:"\f17d"}.fa-skype:before{content:"\f17e"}.fa-foursquare:before{content:"\f180"}.fa-trello:before{content:"\f181"}.fa-female:before{content:"\f182"}.fa-male:before{content:"\f183"}.fa-gittip:before,.fa-gratipay:before{content:"\f184"}.fa-sun-o:before{content:"\f185"}.fa-moon-o:before{content:"\f186"}.fa-archive:before{content:"\f187"}.fa-bug:before{content:"\f188"}.fa-vk:before{content:"\f189"}.fa-weibo:before{content:"\f18a"}.fa-renren:before{content:"\f18b"}.fa-pagelines:before{content:"\f18c"}.fa-stack-exchange:before{content:"\f18d"}.fa-arrow-circle-o-right:before{content:"\f18e"}.fa-arrow-circle-o-left:before{content:"\f190"}.fa-toggle-left:before,.fa-caret-square-o-left:before{content:"\f191"}.fa-dot-circle-o:before{content:"\f192"}.fa-wheelchair:before{content:"\f193"}.fa-vimeo-square:before{content:"\f194"}.fa-turkish-lira:before,.fa-try:before{content:"\f195"}.fa-plus-square-o:before{content:"\f196"}.fa-space-shuttle:before{content:"\f197"}.fa-slack:before{content:"\f198"}.fa-envelope-square:before{content:"\f199"}.fa-wordpress:before{content:"\f19a"}.fa-openid:before{content:"\f19b"}.fa-institution:before,.fa-bank:before,.fa-university:before{content:"\f19c"}.fa-mortar-board:before,.fa-graduation-cap:before{content:"\f19d"}.fa-yahoo:before{content:"\f19e"}.fa-google:before{content:"\f1a0"}.fa-reddit:before{content:"\f1a1"}.fa-reddit-square:before{content:"\f1a2"}.fa-stumbleupon-circle:before{content:"\f1a3"}.fa-stumbleupon:before{content:"\f1a4"}.fa-delicious:before{content:"\f1a5"}.fa-digg:before{content:"\f1a6"}.fa-pied-piper-pp:before{content:"\f1a7"}.fa-pied-piper-alt:before{content:"\f1a8"}.fa-drupal:before{content:"\f1a9"}.fa-joomla:before{content:"\f1aa"}.fa-language:before{content:"\f1ab"}.fa-fax:before{content:"\f1ac"}.fa-building:before{content:"\f1ad"}.fa-child:before{content:"\f1ae"}.fa-paw:before{content:"\f1b0"}.fa-spoon:before{content:"\f1b1"}.fa-cube:before{content:"\f1b2"}.fa-cubes:before{content:"\f1b3"}.fa-behance:before{content:"\f1b4"}.fa-behance-square:before{content:"\f1b5"}.fa-steam:before{content:"\f1b6"}.fa-steam-square:before{content:"\f1b7"}.fa-recycle:before{content:"\f1b8"}.fa-automobile:before,.fa-car:before{content:"\f1b9"}.fa-cab:before,.fa-taxi:before{content:"\f1ba"}.fa-tree:before{content:"\f1bb"}.fa-spotify:before{content:"\f1bc"}.fa-deviantart:before{content:"\f1bd"}.fa-soundcloud:before{content:"\f1be"}.fa-database:before{content:"\f1c0"}.fa-file-pdf-o:before{content:"\f1c1"}.fa-file-word-o:before{content:"\f1c2"}.fa-file-excel-o:before{content:"\f1c3"}.fa-file-powerpoint-o:before{content:"\f1c4"}.fa-file-photo-o:before,.fa-file-picture-o:before,.fa-file-image-o:before{content:"\f1c5"}.fa-file-zip-o:before,.fa-file-archive-o:before{content:"\f1c6"}.fa-file-sound-o:before,.fa-file-audio-o:before{content:"\f1c7"}.fa-file-movie-o:before,.fa-file-video-o:before{content:"\f1c8"}.fa-file-code-o:before{content:"\f1c9"}.fa-vine:before{content:"\f1ca"}.fa-codepen:before{content:"\f1cb"}.fa-jsfiddle:before{content:"\f1cc"}.fa-life-bouy:before,.fa-life-buoy:before,.fa-life-saver:before,.fa-support:before,.fa-life-ring:before{content:"\f1cd"}.fa-circle-o-notch:before{content:"\f1ce"}.fa-ra:before,.fa-resistance:before,.fa-rebel:before{content:"\f1d0"}.fa-ge:before,.fa-empire:before{content:"\f1d1"}.fa-git-square:before{content:"\f1d2"}.fa-git:before{content:"\f1d3"}.fa-y-combinator-square:before,.fa-yc-square:before,.fa-hacker-news:before{content:"\f1d4"}.fa-tencent-weibo:before{content:"\f1d5"}.fa-qq:before{content:"\f1d6"}.fa-wechat:before,.fa-weixin:before{content:"\f1d7"}.fa-send:before,.fa-paper-plane:before{content:"\f1d8"}.fa-send-o:before,.fa-paper-plane-o:before{content:"\f1d9"}.fa-history:before{content:"\f1da"}.fa-circle-thin:before{content:"\f1db"}.fa-header:before{content:"\f1dc"}.fa-paragraph:before{content:"\f1dd"}.fa-sliders:before{content:"\f1de"}.fa-share-alt:before{content:"\f1e0"}.fa-share-alt-square:before{content:"\f1e1"}.fa-bomb:before{content:"\f1e2"}.fa-soccer-ball-o:before,.fa-futbol-o:before{content:"\f1e3"}.fa-tty:before{content:"\f1e4"}.fa-binoculars:before{content:"\f1e5"}.fa-plug:before{content:"\f1e6"}.fa-slideshare:before{content:"\f1e7"}.fa-twitch:before{content:"\f1e8"}.fa-yelp:before{content:"\f1e9"}.fa-newspaper-o:before{content:"\f1ea"}.fa-wifi:before{content:"\f1eb"}.fa-calculator:before{content:"\f1ec"}.fa-paypal:before{content:"\f1ed"}.fa-google-wallet:before{content:"\f1ee"}.fa-cc-visa:before{content:"\f1f0"}.fa-cc-mastercard:before{content:"\f1f1"}.fa-cc-discover:before{content:"\f1f2"}.fa-cc-amex:before{content:"\f1f3"}.fa-cc-paypal:before{content:"\f1f4"}.fa-cc-stripe:before{content:"\f1f5"}.fa-bell-slash:before{content:"\f1f6"}.fa-bell-slash-o:before{content:"\f1f7"}.fa-trash:before{content:"\f1f8"}.fa-copyright:before{content:"\f1f9"}.fa-at:before{content:"\f1fa"}.fa-eyedropper:before{content:"\f1fb"}.fa-paint-brush:before{content:"\f1fc"}.fa-birthday-cake:before{content:"\f1fd"}.fa-area-chart:before{content:"\f1fe"}.fa-pie-chart:before{content:"\f200"}.fa-line-chart:before{content:"\f201"}.fa-lastfm:before{content:"\f202"}.fa-lastfm-square:before{content:"\f203"}.fa-toggle-off:before{content:"\f204"}.fa-toggle-on:before{content:"\f205"}.fa-bicycle:before{content:"\f206"}.fa-bus:before{content:"\f207"}.fa-ioxhost:before{content:"\f208"}.fa-angellist:before{content:"\f209"}.fa-cc:before{content:"\f20a"}.fa-shekel:before,.fa-sheqel:before,.fa-ils:before{content:"\f20b"}.fa-meanpath:before{content:"\f20c"}.fa-buysellads:before{content:"\f20d"}.fa-connectdevelop:before{content:"\f20e"}.fa-dashcube:before{content:"\f210"}.fa-forumbee:before{content:"\f211"}.fa-leanpub:before{content:"\f212"}.fa-sellsy:before{content:"\f213"}.fa-shirtsinbulk:before{content:"\f214"}.fa-simplybuilt:before{content:"\f215"}.fa-skyatlas:before{content:"\f216"}.fa-cart-plus:before{content:"\f217"}.fa-cart-arrow-down:before{content:"\f218"}.fa-diamond:before{content:"\f219"}.fa-ship:before{content:"\f21a"}.fa-user-secret:before{content:"\f21b"}.fa-motorcycle:before{content:"\f21c"}.fa-street-view:before{content:"\f21d"}.fa-heartbeat:before{content:"\f21e"}.fa-venus:before{content:"\f221"}.fa-mars:before{content:"\f222"}.fa-mercury:before{content:"\f223"}.fa-intersex:before,.fa-transgender:before{content:"\f224"}.fa-transgender-alt:before{content:"\f225"}.fa-venus-double:before{content:"\f226"}.fa-mars-double:before{content:"\f227"}.fa-venus-mars:before{content:"\f228"}.fa-mars-stroke:before{content:"\f229"}.fa-mars-stroke-v:before{content:"\f22a"}.fa-mars-stroke-h:before{content:"\f22b"}.fa-neuter:before{content:"\f22c"}.fa-genderless:before{content:"\f22d"}.fa-facebook-official:before{content:"\f230"}.fa-pinterest-p:before{content:"\f231"}.fa-whatsapp:before{content:"\f232"}.fa-server:before{content:"\f233"}.fa-user-plus:before{content:"\f234"}.fa-user-times:before{content:"\f235"}.fa-hotel:before,.fa-bed:before{content:"\f236"}.fa-viacoin:before{content:"\f237"}.fa-train:before{content:"\f238"}.fa-subway:before{content:"\f239"}.fa-medium:before{content:"\f23a"}.fa-yc:before,.fa-y-combinator:before{content:"\f23b"}.fa-optin-monster:before{content:"\f23c"}.fa-opencart:before{content:"\f23d"}.fa-expeditedssl:before{content:"\f23e"}.fa-battery-4:before,.fa-battery:before,.fa-battery-full:before{content:"\f240"}.fa-battery-3:before,.fa-battery-three-quarters:before{content:"\f241"}.fa-battery-2:before,.fa-battery-half:before{content:"\f242"}.fa-battery-1:before,.fa-battery-quarter:before{content:"\f243"}.fa-battery-0:before,.fa-battery-empty:before{content:"\f244"}.fa-mouse-pointer:before{content:"\f245"}.fa-i-cursor:before{content:"\f246"}.fa-object-group:before{content:"\f247"}.fa-object-ungroup:before{content:"\f248"}.fa-sticky-note:before{content:"\f249"}.fa-sticky-note-o:before{content:"\f24a"}.fa-cc-jcb:before{content:"\f24b"}.fa-cc-diners-club:before{content:"\f24c"}.fa-clone:before{content:"\f24d"}.fa-balance-scale:before{content:"\f24e"}.fa-hourglass-o:before{content:"\f250"}.fa-hourglass-1:before,.fa-hourglass-start:before{content:"\f251"}.fa-hourglass-2:before,.fa-hourglass-half:before{content:"\f252"}.fa-hourglass-3:before,.fa-hourglass-end:before{content:"\f253"}.fa-hourglass:before{content:"\f254"}.fa-hand-grab-o:before,.fa-hand-rock-o:before{content:"\f255"}.fa-hand-stop-o:before,.fa-hand-paper-o:before{content:"\f256"}.fa-hand-scissors-o:before{content:"\f257"}.fa-hand-lizard-o:before{content:"\f258"}.fa-hand-spock-o:before{content:"\f259"}.fa-hand-pointer-o:before{content:"\f25a"}.fa-hand-peace-o:before{content:"\f25b"}.fa-trademark:before{content:"\f25c"}.fa-registered:before{content:"\f25d"}.fa-creative-commons:before{content:"\f25e"}.fa-gg:before{content:"\f260"}.fa-gg-circle:before{content:"\f261"}.fa-tripadvisor:before{content:"\f262"}.fa-odnoklassniki:before{content:"\f263"}.fa-odnoklassniki-square:before{content:"\f264"}.fa-get-pocket:before{content:"\f265"}.fa-wikipedia-w:before{content:"\f266"}.fa-safari:before{content:"\f267"}.fa-chrome:before{content:"\f268"}.fa-firefox:before{content:"\f269"}.fa-opera:before{content:"\f26a"}.fa-internet-explorer:before{content:"\f26b"}.fa-tv:before,.fa-television:before{content:"\f26c"}.fa-contao:before{content:"\f26d"}.fa-500px:before{content:"\f26e"}.fa-amazon:before{content:"\f270"}.fa-calendar-plus-o:before{content:"\f271"}.fa-calendar-minus-o:before{content:"\f272"}.fa-calendar-times-o:before{content:"\f273"}.fa-calendar-check-o:before{content:"\f274"}.fa-industry:before{content:"\f275"}.fa-map-pin:before{content:"\f276"}.fa-map-signs:before{content:"\f277"}.fa-map-o:before{content:"\f278"}.fa-map:before{content:"\f279"}.fa-commenting:before{content:"\f27a"}.fa-commenting-o:before{content:"\f27b"}.fa-houzz:before{content:"\f27c"}.fa-vimeo:before{content:"\f27d"}.fa-black-tie:before{content:"\f27e"}.fa-fonticons:before{content:"\f280"}.fa-reddit-alien:before{content:"\f281"}.fa-edge:before{content:"\f282"}.fa-credit-card-alt:before{content:"\f283"}.fa-codiepie:before{content:"\f284"}.fa-modx:before{content:"\f285"}.fa-fort-awesome:before{content:"\f286"}.fa-usb:before{content:"\f287"}.fa-product-hunt:before{content:"\f288"}.fa-mixcloud:before{content:"\f289"}.fa-scribd:before{content:"\f28a"}.fa-pause-circle:before{content:"\f28b"}.fa-pause-circle-o:before{content:"\f28c"}.fa-stop-circle:before{content:"\f28d"}.fa-stop-circle-o:before{content:"\f28e"}.fa-shopping-bag:before{content:"\f290"}.fa-shopping-basket:before{content:"\f291"}.fa-hashtag:before{content:"\f292"}.fa-bluetooth:before{content:"\f293"}.fa-bluetooth-b:before{content:"\f294"}.fa-percent:before{content:"\f295"}.fa-gitlab:before{content:"\f296"}.fa-wpbeginner:before{content:"\f297"}.fa-wpforms:before{content:"\f298"}.fa-envira:before{content:"\f299"}.fa-universal-access:before{content:"\f29a"}.fa-wheelchair-alt:before{content:"\f29b"}.fa-question-circle-o:before{content:"\f29c"}.fa-blind:before{content:"\f29d"}.fa-audio-description:before{content:"\f29e"}.fa-volume-control-phone:before{content:"\f2a0"}.fa-braille:before{content:"\f2a1"}.fa-assistive-listening-systems:before{content:"\f2a2"}.fa-asl-interpreting:before,.fa-american-sign-language-interpreting:before{content:"\f2a3"}.fa-deafness:before,.fa-hard-of-hearing:before,.fa-deaf:before{content:"\f2a4"}.fa-glide:before{content:"\f2a5"}.fa-glide-g:before{content:"\f2a6"}.fa-signing:before,.fa-sign-language:before{content:"\f2a7"}.fa-low-vision:before{content:"\f2a8"}.fa-viadeo:before{content:"\f2a9"}.fa-viadeo-square:before{content:"\f2aa"}.fa-snapchat:before{content:"\f2ab"}.fa-snapchat-ghost:before{content:"\f2ac"}.fa-snapchat-square:before{content:"\f2ad"}.fa-pied-piper:before{content:"\f2ae"}.fa-first-order:before{content:"\f2b0"}.fa-yoast:before{content:"\f2b1"}.fa-themeisle:before{content:"\f2b2"}.fa-google-plus-circle:before,.fa-google-plus-official:before{content:"\f2b3"}.fa-fa:before,.fa-font-awesome:before{content:"\f2b4"}.fa-handshake-o:before{content:"\f2b5"}.fa-envelope-open:before{content:"\f2b6"}.fa-envelope-open-o:before{content:"\f2b7"}.fa-linode:before{content:"\f2b8"}.fa-address-book:before{content:"\f2b9"}.fa-address-book-o:before{content:"\f2ba"}.fa-vcard:before,.fa-address-card:before{content:"\f2bb"}.fa-vcard-o:before,.fa-address-card-o:before{content:"\f2bc"}.fa-user-circle:before{content:"\f2bd"}.fa-user-circle-o:before{content:"\f2be"}.fa-user-o:before{content:"\f2c0"}.fa-id-badge:before{content:"\f2c1"}.fa-drivers-license:before,.fa-id-card:before{content:"\f2c2"}.fa-drivers-license-o:before,.fa-id-card-o:before{content:"\f2c3"}.fa-quora:before{content:"\f2c4"}.fa-free-code-camp:before{content:"\f2c5"}.fa-telegram:before{content:"\f2c6"}.fa-thermometer-4:before,.fa-thermometer:before,.fa-thermometer-full:before{content:"\f2c7"}.fa-thermometer-3:before,.fa-thermometer-three-quarters:before{content:"\f2c8"}.fa-thermometer-2:before,.fa-thermometer-half:before{content:"\f2c9"}.fa-thermometer-1:before,.fa-thermometer-quarter:before{content:"\f2ca"}.fa-thermometer-0:before,.fa-thermometer-empty:before{content:"\f2cb"}.fa-shower:before{content:"\f2cc"}.fa-bathtub:before,.fa-s15:before,.fa-bath:before{content:"\f2cd"}.fa-podcast:before{content:"\f2ce"}.fa-window-maximize:before{content:"\f2d0"}.fa-window-minimize:before{content:"\f2d1"}.fa-window-restore:before{content:"\f2d2"}.fa-times-rectangle:before,.fa-window-close:before{content:"\f2d3"}.fa-times-rectangle-o:before,.fa-window-close-o:before{content:"\f2d4"}.fa-bandcamp:before{content:"\f2d5"}.fa-grav:before{content:"\f2d6"}.fa-etsy:before{content:"\f2d7"}.fa-imdb:before{content:"\f2d8"}.fa-ravelry:before{content:"\f2d9"}.fa-eercast:before{content:"\f2da"}.fa-microchip:before{content:"\f2db"}.fa-snowflake-o:before{content:"\f2dc"}.fa-superpowers:before{content:"\f2dd"}.fa-wpexplorer:before{content:"\f2de"}.fa-meetup:before{content:"\f2e0"}.sr-only{position:absolute;width:1px;height:1px;padding:0;margin:-1px;overflow:hidden;clip:rect(0, 0, 0, 0);border:0}.sr-only-focusable:active,.sr-only-focusable:focus{position:static;width:auto;height:auto;margin:0;overflow:visible;clip:auto}
piton/design/chip/tile/ariane/docs/js/wavedrom.min.js:2:!function a(b,c,d){function e(g,h){if(!c[g]){if(!b[g]){var i="function"==typeof require&&require;if(!h&&i)return i(g,!0);if(f)return f(g,!0);var j=new Error("Cannot find module '"+g+"'");throw j.code="MODULE_NOT_FOUND",j}var k=c[g]={exports:{}};b[g][0].call(k.exports,function(a){var c=b[g][1][a];return e(c?c:a)},k,k.exports,a,b,c,d)}return c[g].exports}for(var f="function"==typeof require&&require,g=0;g<d.length;g++)e(d[g]);return e}({1:[function(a,b,c){"use strict";function d(a,b){function c(a){var b=parseInt(e.style.left,10),d=parseInt(e.style.top,10);(a.x<b||a.x>b+e.offsetWidth||a.y<d||a.y>d+e.offsetHeight)&&(e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1))}var d,e;d=document.getElementById(b+a),d.childNodes[0].addEventListener("contextmenu",function(f){var g,h,i;e=document.createElement("div"),e.className="wavedromMenu",e.style.top=f.y+"px",e.style.left=f.x+"px",g=document.createElement("ul"),h=document.createElement("li"),h.innerHTML="Save as PNG",g.appendChild(h),i=document.createElement("li"),i.innerHTML="Save as SVG",g.appendChild(i),e.appendChild(g),document.body.appendChild(e),h.addEventListener("click",function(){var f,g,h,i,j,k,l,m;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=new Image,i.src=h,j=document.createElement("canvas"),j.width=i.width,j.height=i.height,k=j.getContext("2d"),k.drawImage(i,0,0),l=j.toDataURL("image/png"),m=document.createElement("a"),m.href=l,m.download="wavedrom.png",m.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),i.addEventListener("click",function(){var f,g,h,i;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=document.createElement("a"),i.href=h,i.download="wavedrom.svg",i.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),e.addEventListener("contextmenu",function(a){a.preventDefault()},!1),document.body.addEventListener("mousedown",c,!1),f.preventDefault()},!1)}b.exports=d},{}],2:[function(a,b,c){"use strict";var d=a("./jsonml-parse");b.exports=d},{"./jsonml-parse":15}],3:[function(a,b,c){"use strict";function d(){f(0,e("InputJSON_0"),"WaveDrom_Display_")}var e=a("./eva"),f=a("./render-wave-form");b.exports=d},{"./eva":4,"./render-wave-form":28}],4:[function(require,module,exports){"use strict";function eva(id){function erra(a){return{signal:[{name:["tspan",["tspan",{class:"error h5"},"Error: "],a.message]}]}}var TheTextBox,source;if(TheTextBox=document.getElementById(id),TheTextBox.type&&"textarea"===TheTextBox.type)try{source=eval("("+TheTextBox.value+")")}catch(a){return erra(a)}else try{source=eval("("+TheTextBox.innerHTML+")")}catch(a){return erra(a)}if("[object Object]"!==Object.prototype.toString.call(source))return erra({message:'[Semantic]: The root has to be an Object: "{signal:[...]}"'});if(source.signal){if("[object Array]"!==Object.prototype.toString.call(source.signal))return erra({message:'[Semantic]: "signal" object has to be an Array "signal:[]"'})}else{if(!source.assign)return erra({message:'[Semantic]: "signal:[...]" or "assign:[...]" property is missing inside the root Object'});if("[object Array]"!==Object.prototype.toString.call(source.assign))return erra({message:'[Semantic]: "assign" object hasto be an Array "assign:[]"'})}return source}module.exports=eva},{}],5:[function(a,b,c){"use strict";function d(a){var b=0,c=0,d=[];return a.forEach(function(a){"vvv-2"===a||"vvv-3"===a||"vvv-4"===a||"vvv-5"===a?c+=1:0!==c&&(d.push(b-(c+1)/2),c=0),b+=1}),0!==c&&d.push(b-(c+1)/2),d}b.exports=d},{}],6:[function(a,b,c){"use strict";function d(a,b,c){var d,e,f=[];if(4===a.length){for(e=0;e<c;e+=1){for(f.push(a[0]),d=0;d<b;d+=1)f.push(a[1]);for(f.push(a[2]),d=0;d<b;d+=1)f.push(a[3])}return f}for(1===a.length&&a.push(a[0]),f.push(a[0]),d=0;d<c*(2*(b+1))-1;d+=1)f.push(a[1]);return f}b.exports=d},{}],7:[function(a,b,c){"use strict";function d(a,b,c){var d;switch(d=[],a){case"p":d=e(["pclk","111","nclk","000"],b,c);break;case"n":d=e(["nclk","000","pclk","111"],b,c);break;case"P":d=e(["Pclk","111","nclk","000"],b,c);break;case"N":d=e(["Nclk","000","pclk","111"],b,c);break;case"l":case"L":case"0":d=e(["000"],b,c);break;case"h":case"H":case"1":d=e(["111"],b,c);break;case"=":d=e(["vvv-2"],b,c);break;case"2":d=e(["vvv-2"],b,c);break;case"3":d=e(["vvv-3"],b,c);break;case"4":d=e(["vvv-4"],b,c);break;case"5":d=e(["vvv-5"],b,c);break;case"d":d=e(["ddd"],b,c);break;case"u":d=e(["uuu"],b,c);break;case"z":d=e(["zzz"],b,c);break;default:d=e(["xxx"],b,c)}return d}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],8:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h,i,j,k,l,m,n,o,p,q,r,s;return d={p:"pclk",n:"nclk",P:"Pclk",N:"Nclk",h:"pclk",l:"nclk",H:"Pclk",L:"Nclk"},f={0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},g={0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},h={p:"0",n:"1",P:"0",N:"1",h:"1",l:"0",H:"1",L:"0",0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},i={p:"",n:"",P:"",N:"",h:"",l:"",H:"",L:"",0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},j={p:"111",n:"000",P:"111",N:"000",h:"111",l:"000",H:"111",L:"000",0:"000",1:"111",x:"xxx",d:"ddd",u:"uuu",z:"zzz","=":"vvv-2",2:"vvv-2",3:"vvv-3",4:"vvv-4",5:"vvv-5"},k={p:"nclk",n:"pclk",P:"nclk",N:"pclk"},l={p:"000",n:"111",P:"000",N:"111"},m={hp:"111",Hp:"111",ln:"000",Ln:"000",nh:"111",Nh:"111",pl:"000",Pl:"000"},n=a.split(""),o=j[n[1]],p=d[n[1]],void 0===p?(q=f[n[1]],void 0===q?e(["xxx"],b,c):(r=h[n[0]],void 0===r?e(["xxx"],b,c):e([r+"m"+q+i[n[0]]+g[n[1]],o],b,c))):(s=m[a],void 0!==s&&(p=s),q=k[n[1]],void 0===q?e([p,o],b,c):e([p,o,q,l[n[1]]],b,c))}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],9:[function(a,b,c){"use strict";var d=a("./process-all"),e=a("./eva"),f=a("./render-wave-form"),g=a("./editor-refresh");b.exports={processAll:d,eva:e,renderWaveForm:f,editorRefresh:g}},{"./editor-refresh":3,"./eva":4,"./process-all":21,"./render-wave-form":28}],10:[function(a,b,c){"use strict";function d(a,b){for(var c,d;b.childNodes.length;)b.removeChild(b.childNodes[0]);d=["svg",{id:"svgcontent_"+a,xmlns:f.svg,"xmlns:xlink":f.xlink,overflow:"hidden"},["style",".pinname {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:end; font-family:Helvetica} .wirename {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:start; font-family:Helvetica} .wirename:hover {fill:blue} .gate {color:#000; fill:#ffc; fill-opacity: 1;stroke:#000; stroke-width:1; stroke-opacity:1} .gate:hover {fill:red !important; } .wire {fill:none; stroke:#000; stroke-width:1; stroke-opacity:1} .grid {fill:#fff; fill-opacity:1; stroke:none}"]],c=e(d),b.insertBefore(c,null)}var e=a("./create-element"),f=a("./w3");b.exports=d},{"./create-element":2,"./w3":30}],11:[function(a,b,c){"use strict";function d(a,b,c,d){for(var h,i,j;b.childNodes.length;)b.removeChild(b.childNodes[0]);for(i in g)break;j=g.default||g[i],c&&c.config&&c.config.skin&&g[c.config.skin]&&(j=g[c.config.skin]),0===a?(d.xs=Number(j[3][1][2][1].width),d.ys=Number(j[3][1][2][1].height),d.xlabel=Number(j[3][1][2][1].x),d.ym=Number(j[3][1][2][1].y)):j=["svg",{id:"svg",xmlns:f.svg,"xmlns:xlink":f.xlink,height:"0"},["g",{id:"waves"},["g",{id:"lanes"}],["g",{id:"groups"}]]],j[j.length-1][1].id="waves_"+a,j[j.length-1][2][1].id="lanes_"+a,j[j.length-1][3][1].id="groups_"+a,j[1].id="svgcontent_"+a,j[1].height=0,h=e(j),b.insertBefore(h,null)}var e=a("./create-element"),f=a("./w3"),g=a("./wave-skin");b.exports=d},{"./create-element":2,"./w3":30,"./wave-skin":32}],12:[function(a,b,c){"use strict";function d(a,b,c){"string"==typeof c&&(c=new Function("event",c)),"function"==typeof c&&(a[b]=c)}function e(a,b){if(b.name&&document.attachEvent)try{var c=document.createElement("<"+a.tagName+" name='"+b.name+"'>");a.tagName===c.tagName&&(a=c)}catch(a){console.log(a)}for(var e in b)if(b.hasOwnProperty(e)){var i=b[e];e&&null!==i&&"undefined"!=typeof i&&(e=f[e.toLowerCase()]||e,"style"===e?"undefined"!=typeof a.style.cssText?a.style.cssText=i:a.style=i:h[e]?(d(a,e,i),g[e]&&d(a,g[e],i)):"string"==typeof i||"number"==typeof i||"boolean"==typeof i?(a.setAttribute(e,i),g[e]&&a.setAttribute(g[e],i)):(a[e]=i,g[e]&&(a[g[e]]=i)))}return a}var f={rowspan:"rowSpan",colspan:"colSpan",cellpadding:"cellPadding",cellspacing:"cellSpacing",tabindex:"tabIndex",accesskey:"accessKey",hidefocus:"hideFocus",usemap:"useMap",maxlength:"maxLength",readonly:"readOnly",contenteditable:"contentEditable"},g={enctype:"encoding",onscroll:"DOMMouseScroll"},h=function(a){for(var b,c={};a.length;)b=a.shift(),c["on"+b.toLowerCase()]=b;return c}("blur,change,click,dblclick,error,focus,keydown,keypress,keyup,load,mousedown,mouseenter,mouseleave,mousemove,mouseout,mouseover,mouseup,resize,scroll,select,submit,unload".split(","));b.exports=e},{}],13:[function(a,b,c){"use strict";function d(a,b){b&&(a.tagName&&"style"===a.tagName.toLowerCase()&&document.createStyleSheet?a.cssText=b:a.canHaveChildren!==!1&&a.appendChild(b))}b.exports=d},{}],14:[function(a,b,c){"use strict";function d(a){var b=document.createElement("div");if(b.innerHTML=a,e(b),1===b.childNodes.length)return b.firstChild;for(var c=document.createDocumentFragment?document.createDocumentFragment():document.createElement("");b.firstChild;)c.appendChild(b.firstChild);return c}var e=a("./jsonml-trim-whitespace");b.exports=d},{"./jsonml-trim-whitespace":16}],15:[function(a,b,c){"use strict";function d(a){return a instanceof Array&&"string"==typeof a[0]}function e(a,b,c){return document.createTextNode("["+a+"-"+c+"]")}var f,g,h=a("./jsonml-hydrate"),i=a("./w3"),j=a("./jsonml-append-child"),k=a("./jsonml-add-attributes"),l=a("./jsonml-trim-whitespace"),m=null;f=function(a,b,c){for(var d=1;d<b.length;d++)b[d]instanceof Array||"string"==typeof b[d]?j(a,g(b[d],c)):b[d]&&b[d].value?j(a,h(b[d].value)):"object"==typeof b[d]&&null!==b[d]&&1===a.nodeType&&(a=k(a,b[d]));return a},g=function(a,b){var c;try{if(!a)return null;if("string"==typeof a)return document.createTextNode(a);if(a&&a.value)return h(a.value);if(!d(a))throw new SyntaxError("invalid JsonML");var k=a[0];if(!k){for(var n=document.createDocumentFragment?document.createDocumentFragment():document.createElement(""),o=2;o<a.length;o++)j(n,g(a[o],b));return l(n),1===n.childNodes.length?n.firstChild:n}return"style"===k.toLowerCase()&&document.createStyleSheet?(f(document.createStyleSheet(),a,b),null):(c=f(document.createElementNS(i.svg,k),a,b),l(c),c)}catch(c){try{var p="function"==typeof m?m:e;return p(c,a,b)}catch(a){return document.createTextNode("["+a+"]")}}},b.exports=g},{"./jsonml-add-attributes":12,"./jsonml-append-child":13,"./jsonml-hydrate":14,"./jsonml-trim-whitespace":16,"./w3":30}],16:[function(a,b,c){"use strict";function d(a){return a&&3===a.nodeType&&(!a.nodeValue||!/\S/.exec(a.nodeValue))}function e(a){if(a){for(;d(a.firstChild);)a.removeChild(a.firstChild);for(;d(a.lastChild);)a.removeChild(a.lastChild)}}b.exports=e},{}],17:[function(a,b,c){"use strict";var d={xs:20,ys:20,xg:120,yh0:0,yh1:0,yf0:0,yf1:0,y0:5,yo:30,tgo:-10,ym:15,xlabel:6,xmax:1,scale:1,head:{},foot:{}};b.exports=d},{}],18:[function(a,b,c){"use strict";function d(a,b){function c(a){return a>0?Math.round(a):1}var d;b.hscale=1,b.hscale0&&(b.hscale=b.hscale0),a&&a.config&&a.config.hscale&&(d=Math.round(c(a.config.hscale)),d>0&&(d>100&&(d=100),b.hscale=d)),b.yh0=0,b.yh1=0,b.head=a.head,b.xmin_cfg=0,b.xmax_cfg=1e12,a&&a.config&&a.config.hbounds&&2==a.config.hbounds.length&&(a.config.hbounds[0]=Math.floor(a.config.hbounds[0]),a.config.hbounds[1]=Math.ceil(a.config.hbounds[1]),a.config.hbounds[0]<a.config.hbounds[1]&&(b.xmin_cfg=2*Math.floor(a.config.hbounds[0]),b.xmax_cfg=2*Math.floor(a.config.hbounds[1]))),a&&a.head&&((a.head.tick||0===a.head.tick||a.head.tock||0===a.head.tock)&&(b.yh0=20),(a.head.tick||0===a.head.tick)&&(a.head.tick=a.head.tick+b.xmin_cfg/2),(a.head.tock||0===a.head.tock)&&(a.head.tock=a.head.tock+b.xmin_cfg/2),a.head.text&&(b.yh1=46,b.head.text=a.head.text)),b.yf0=0,b.yf1=0,b.foot=a.foot,a&&a.foot&&((a.foot.tick||0===a.foot.tick||a.foot.tock||0===a.foot.tock)&&(b.yf0=20),(a.foot.tick||0===a.foot.tick)&&(a.foot.tick=a.foot.tick+b.xmin_cfg/2),(a.foot.tock||0===a.foot.tock)&&(a.foot.tock=a.foot.tock+b.xmin_cfg/2),a.foot.text&&(b.yf1=46,b.foot.text=a.foot.text))}b.exports=d},{}],19:[function(a,b,c){"use strict";function d(a,b,c){var d,h,i,j,k,l,m=[],n=[],o=[];for(m=a.split(""),i=m.shift(),k=!1,d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;for(n=n.concat(e(i,b,d));m.length;){for(h=i,i=m.shift(),"<"===i&&(k=!0,i=m.shift()),">"===i&&(k=!1,i=m.shift()),d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;n=k?n.concat(f(h+i,0,d-c.period)):n.concat(f(h+i,b,d))}for(j=0;j<c.phase;j+=1)o.push(n.shift());return o.length>0?(l=g(o).length,1==g([o[o.length-1]]).length&&1==g([n[0]]).length&&(l-=1)):l=0,[n,l]}var e=a("./gen-first-wave-brick"),f=a("./gen-wave-brick"),g=a("./find-lane-markers");b.exports=d},{"./find-lane-markers":5,"./gen-first-wave-brick":7,"./gen-wave-brick":8}],20:[function(a,b,c){"use strict";function d(a,b){var c;return c=a.data,void 0===c?null:("string"==typeof c&&(c=c.split(" ")),c=c.slice(b))}function e(a,b){var c,e,g,h,i,j=[],k=[];for(c in a)e=a[c],b.period=e.period?e.period:1,b.phase=(e.phase?2*e.phase:0)+b.xmin_cfg,j.push([]),k[0]=e.name||" ",k[1]=(e.phase||0)+b.xmin_cfg/2,e.wave?(h=f(e.wave,b.period*b.hscale-1,b),g=h[0],i=h[1]):g=null,j[j.length-1][0]=k.slice(0),j[j.length-1][1]=g,j[j.length-1][2]=d(e,i);return j}var f=a("./parse-wave-lane");b.exports=e},{"./parse-wave-lane":19}],21:[function(a,b,c){"use strict";function d(){var a,b,c,d;for(c=0,a=document.querySelectorAll("*"),b=0;b<a.length;b++)a.item(b).type&&"WaveDrom"===a.item(b).type&&(a.item(b).setAttribute("id","InputJSON_"+c),d=document.createElement("div"),d.id="WaveDrom_Display_"+c,a.item(b).parentNode.insertBefore(d,a.item(b)),c+=1);for(b=0;b<c;b+=1)g(b,e("InputJSON_"+b),"WaveDrom_Display_"),f(b,"WaveDrom_Display_");document.head.innerHTML+='<style type="text/css">div.wavedromMenu{position:fixed;border:solid 1pt#CCCCCC;background-color:white;box-shadow:0px 10px 20px #808080;cursor:default;margin:0px;padding:0px;}div.wavedromMenu>ul{margin:0px;padding:0px;}div.wavedromMenu>ul>li{padding:2px 10px;list-style:none;}div.wavedromMenu>ul>li:hover{background-color:#b5d5ff;}</style>'}var e=a("./eva"),f=a("./append-save-as-dialog"),g=a("./render-wave-form");b.exports=d},{"./append-save-as-dialog":1,"./eva":4,"./render-wave-form":28}],22:[function(a,b,c){"use strict";function d(a,b){var c,e,f={},g={x:10};for("string"!=typeof a[0]&&"number"!=typeof a[0]||(e=a[0],g.x=25),b.x+=g.x,c=0;c<a.length;c++)"object"==typeof a[c]&&("[object Array]"===Object.prototype.toString.call(a[c])?(f.y=b.y,b=d(a[c],b),b.groups.push({x:b.xx,y:f.y,height:b.y-f.y,name:b.name})):(b.lanes.push(a[c]),b.width.push(b.x),b.y+=1));return b.xx=b.x,b.x-=g.x,b.name=e,b}b.exports=d},{}],23:[function(a,b,c){"use strict";function d(a,b,c,d,h){function i(){r&&s&&(x=document.createElementNS(g.svg,"path"),x.id="gmark_"+A.from+"_"+A.to,x.setAttribute("d","M "+r.x+","+r.y+" "+s.x+","+s.y),x.setAttribute("style","fill:none;stroke:#00F;stroke-width:1"),j.insertBefore(x,null))}var j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z=[],A={words:[],from:0,shape:"",to:0,label:""},B={};if(b){for(k in b)if(h.period=b[k].period?b[k].period:1,h.phase=(b[k].phase?2*b[k].phase:0)+h.xmin_cfg,m=b[k].node)for(z=m.split(""),n=0;z.length;)o=z.shift(),"."!==o&&(B[o]={x:h.xs*(2*n*h.period*h.hscale-h.phase)+h.xlabel,y:k*h.yo+h.y0+.5*h.ys}),n+=1;if(j=document.createElementNS(g.svg,"g"),j.id="wavearcs_"+c,a.insertBefore(j,null),d.edge)for(k in d.edge)if(A.words=d.edge[k].split(" "),A.label=d.edge[k].substring(A.words[0].length),A.label=A.label.substring(1),A.from=A.words[0].substr(0,1),A.to=A.words[0].substr(-1,1),A.shape=A.words[0].slice(1,-1),r=B[A.from],s=B[A.to],i(),r&&s){switch(A.label&&(p=e.parse(A.label),p.unshift("text",{style:"font-size:10px;","text-anchor":"middle","xml:space":"preserve"}),p=f(p),q=f(["rect",{height:9,style:"fill:#FFF;"}]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width,q.setAttribute("width",y)),t=s.x-r.x,u=s.y-r.y,v=(r.x+s.x)/2,w=(r.y+s.y)/2,A.shape){case"-":break;case"~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~-":x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|":x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|-":x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|-":x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none");break;case"~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"<->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none");break;case"<~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"<-~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"<-|>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"<-|->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;default:x.setAttribute("style","fill:none;stroke:#F00;stroke-width:1")}A.label&&(p.setAttribute("x",v),p.setAttribute("y",w+3),q.setAttribute("x",v-y/2),q.setAttribute("y",w-5))}for(l in B)l===l.toLowerCase()&&B[l].x>0&&(q=f(["rect",{y:B[l].y-4,height:8,style:"fill:#FFF;"}]),p=f(["text",{style:"font-size:8px;",x:B[l].x,y:B[l].y+2,"text-anchor":"middle"},l+""]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width+2,q.setAttribute("x",B[l].x-y/2),q.setAttribute("width",y))}}var e=a("tspan"),f=a("./create-element"),g=a("./w3");b.exports=d},{"./create-element":2,"./w3":30,tspan:33}],24:[function(a,b,c){"use strict";function d(a,b){var c,e,f;for(b.xmax=Math.max(b.xmax,b.x),c=b.y,f=a.length,e=1;e<f;e++)"[object Array]"===Object.prototype.toString.call(a[e])?b=d(a[e],{x:b.x+1,y:b.y,xmax:b.xmax}):(a[e]={name:a[e],x:b.x+1,y:b.y},b.y+=2);return a[0]={name:a[0],x:b.x,y:Math.round((c+(b.y-2))/2)},b.x--,b}function e(a,b,c){var d,e,f=" M 4,0 C 4,1.1 3.1,2 2,2 0.9,2 0,1.1 0,0 c 0,-1.1 0.9,-2 2,-2 1.1,0 2,0.9 2,2 z",g={"~":"M -11,-6 -11,6 0,0 z m -5,6 5,0"+f,"=":"M -11,-6 -11,6 0,0 z m -5,6 5,0","&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z","~&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z"+f,"|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z","~|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z"+f,"^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z","~^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z"+f,"+":"m -8,5 0,-10 m -5,5 10,0 m 3,0 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z","*":"m -4,4 -8,-8 m 0,8 8,-8 m 4,4 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z"},h={BUF:1,INV:1,AND:"&",NAND:"&",OR:"≥1",NOR:"≥1",XOR:"=1",XNOR:"=1",box:""},i={INV:1,NAND:1,NOR:1,XNOR:1};return c===b&&(c=4,b=-4),d=g[a],e=h[a],d?["path",{class:"gate",d:d}]:e?["g",["path",{class:"gate",d:"m -16,"+(b-3)+" 16,0 0,"+(c-b+6)+" -16,0 z"+(i[a]?f:"")}],["text",["tspan",{x:"-14",y:"4",class:"wirename"},e+""]]]:["text",["tspan",{x:"-14",y:"4",class:"wirename"},a+""]]}function f(a){var b,c,d,f=["g"],g=[],h=a.length;for(b=2;b<h;b++)g.push(a[b][1]);for(c=Math.min.apply(null,g),d=Math.max.apply(null,g),f.push(["g",{transform:"translate(16,0)"},["path",{d:"M  "+a[2][0]+","+c+" "+a[2][0]+","+d,class:"wire"}]]),b=2;b<h;b++)f.push(["g",["path",{d:"m  "+a[b][0]+","+a[b][1]+" 16,0",class:"wire"}]]);return f.push(["g",{transform:"translate("+a[1][0]+","+a[1][1]+")"},["title",a[0]],e(a[0],c-a[1][1],d-a[1][1])]),f}function g(a,b){var c,d,e,h,i,j=["g"],k=[];if("[object Array]"===Object.prototype.toString.call(a)){for(d=a.length,k.push(a[0].name),k.push([32*(b-a[0].x),8*a[0].y]),c=1;c<d;c++)"[object Array]"===Object.prototype.toString.call(a[c])?k.push([32*(b-a[c][0].x),8*a[c][0].y]):k.push([32*(b-a[c].x),8*a[c].y]);for(j.push(f(k)),c=1;c<d;c++)j.push(g(a[c],b))}else i=a.name,e=32*(b-a.x),h=8*a.y,j.push(["g",{transform:"translate("+e+","+h+")"},["title",i],["path",{d:"M 2,0 a 2,2 0 1 1 -4,0 2,2 0 1 1 4,0 z"}],["text",["tspan",{x:"-4",y:"4",class:"pinname"},i]]]);return j}function h(a,b){var c,e,f,h,j,k,l,m,n,o,p=["g"],q=["g"];for(m=b.assign.length,e={x:0,y:2,xmax:0},c=b.assign,l=0;l<m;l++)e=d(c[l],e),e.x++;for(f=e.xmax+3,l=0;l<m;l++)p.push(g(c[l],f));for(j=32*(f+1)+1,k=8*(e.y+1)-7,m=4*(f+1),o=e.y+1,l=0;l<=m;l++)for(n=0;n<=o;n++)q.push(["rect",{height:1,width:1,x:8*l-.5,y:8*n-.5,class:"grid"}]);h=document.getElementById("svgcontent_"+a),h.setAttribute("viewBox","0 0 "+j+" "+k),h.setAttribute("width",j),h.setAttribute("height",k),h.insertBefore(i(["g",{transform:"translate(0.5, 0.5)"},q,p]),null)}var i=a("./create-element");b.exports=h},{"./create-element":2}],25:[function(a,b,c){"use strict";function d(a,b,c,d){var f,g,h,i,j,k,l,m,n=[];if(b){g=document.createElementNS(e.svg,"g"),g.id="wavegaps_"+c,a.insertBefore(g,null),l=!1;for(f in b)if(d.period=b[f].period?b[f].period:1,d.phase=(b[f].phase?2*b[f].phase:0)+d.xmin_cfg,h=document.createElementNS(e.svg,"g"),h.id="wavegap_"+f+"_"+c,h.setAttribute("transform","translate(0,"+(d.y0+f*d.yo)+")"),g.insertBefore(h,null),k=b[f].wave)for(n=k.split(""),j=0;n.length;)m=n.shift(),"<"===m&&(l=!0,m=n.shift()),">"===m&&(l=!1,m=n.shift()),j+=l?1:2*d.period,"|"===m&&(i=document.createElementNS(e.svg,"use"),i.setAttributeNS(e.xlink,"xlink:href","#gap"),i.setAttribute("transform","translate("+d.xs*((j-(l?0:d.period))*d.hscale-d.phase)+")"),h.insertBefore(i,null))}}var e=a("./w3");b.exports=d},{"./w3":30}],26:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h=["g"];return a.forEach(function(a,i){h.push(["path",{id:"group_"+i+"_"+b,d:"m "+(a.x+.5)+","+(a.y*c.yo+3.5+c.yh0+c.yh1)+" c -3,0 -5,2 -5,5 l 0,"+(a.height*c.yo-16)+" c 0,3 2,5 5,5",style:"stroke:#0041c4;stroke-width:1;fill:none"}]),void 0!==a.name&&(d=a.x-10,f=c.yo*(a.y+a.height/2)+c.yh0+c.yh1,g=e.parse(a.name),g.unshift("text",{"text-anchor":"middle",class:"info","xml:space":"preserve"}),h.push(["g",{transform:"translate("+d+","+f+")"},["g",{transform:"rotate(270)"},g]]))}),h}var e=a("tspan");b.exports=d},{tspan:33}],27:[function(a,b,c){"use strict";function d(a,b,c,d){function g(a,b,c){var d;a[b]&&a[b].text&&(d=e.parse(a[b].text),d.unshift("text",{x:a.xmax*a.xs/2,y:c,"text-anchor":"middle",fill:"#000","xml:space":"preserve"}),d=f(d),j.insertBefore(d,null))}function h(a,b,c,d,g,h,k){var l,m,n,o,p=1,q=0,r=[];if(void 0!==a[b]&&void 0!==a[b][c]){if(n=a[b][c],"string"==typeof n)n=n.split(" ");else if("number"==typeof n||"boolean"==typeof n)for(m=Number(n),n=[],i=0;i<k;i+=1)n.push(i+m);if("[object Array]"===Object.prototype.toString.call(n)&&0!==n.length){if(1===n.length)if(m=Number(n[0]),isNaN(m))r=n;else for(i=0;i<k;i+=1)r[i]=i+m;else if(2===n.length)if(m=Number(n[0]),p=Number(n[1]),o=n[1].split("."),2===o.length&&(q=o[1].length),isNaN(m)||isNaN(p))r=n;else for(m=p*m,i=0;i<k;i+=1)r[i]=(p*i+m).toFixed(q);else r=n;for(i=0;i<k;i+=1)o=r[i],l=e.parse(o),l.unshift("text",{x:i*g+d,y:h,"text-anchor":"middle",class:"muted","xml:space":"preserve"}),l=f(l),j.insertBefore(l,null)}}}var i,j,k,l,m,n;for(l=2*d.hscale,m=l*d.xs,k=d.xmax/l,n=b.length*d.yo,j=f(["g",{id:"gmarks_"+c}]),a.insertBefore(j,a.firstChild),i=0;i<k+1;i+=1)j.insertBefore(f(["path",{id:"gmark_"+i+"_"+c,d:"m "+i*m+",0 0,"+n,style:"stroke:#888;stroke-width:0.5;stroke-dasharray:1,3"}]),null);g(d,"head",d.yh0?-33:-13),g(d,"foot",n+(d.yf0?45:25)),h(d,"head","tick",0,m,-5,k+1),h(d,"head","tock",m/2,m,-5,k),h(d,"foot","tick",0,m,n+15,k+1),h(d,"foot","tock",m/2,m,n+15,k)}var e=a("tspan"),f=a("./create-element");b.exports=d},{"./create-element":2,tspan:33}],28:[function(a,b,c){"use strict";function d(a,b,c){var d,r,s,t,u,v,w,x,y,z=0;if(b.signal){p(a,document.getElementById(c+a),b,f),h(b,f),d=e(b.signal,{x:0,y:0,xmax:0,width:[],lanes:[],groups:[]}),r=document.getElementById("lanes_"+a),s=document.getElementById("groups_"+a),u=i(d.lanes,f),x=m(r,u,a,f);for(y in x)z=Math.max(z,x[y]+d.width[y]);j(r,u,a,f),o(r,d.lanes,a,b,f),k(r,d.lanes,a,f),s.insertBefore(g(l(d.groups,a,f)),null),f.xg=Math.ceil((z-f.tgo)/f.xs)*f.xs,v=f.xg+f.xs*(f.xmax+1),w=u.length*f.yo+f.yh0+f.yh1+f.yf0+f.yf1,t=document.getElementById("svgcontent_"+a),t.setAttribute("viewBox","0 0 "+v+" "+w),t.setAttribute("width",v),t.setAttribute("height",w),t.setAttribute("overflow","hidden"),r.setAttribute("transform","translate("+(f.xg+.5)+", "+(f.yh0+f.yh1+.5)+")")}else b.assign&&(q(a,document.getElementById(c+a),b),n(a,b))}var e=a("./rec"),f=a("./lane"),g=a("./create-element"),h=a("./parse-config"),i=a("./parse-wave-lanes"),j=a("./render-marks"),k=a("./render-gaps"),l=a("./render-groups"),m=a("./render-wave-lane"),n=a("./render-assign"),o=a("./render-arcs"),p=a("./insert-svg-template"),q=a("./insert-svg-template-assign");b.exports=d},{"./create-element":2,"./insert-svg-template":11,"./insert-svg-template-assign":10,"./lane":17,"./parse-config":18,"./parse-wave-lanes":20,"./rec":22,"./render-arcs":23,"./render-assign":24,"./render-gaps":25,"./render-groups":26,"./render-marks":27,"./render-wave-lane":29}],29:[function(a,b,c){"use strict";function d(a,b,c,d){var i,j,k,l,m,n,o,p,q,r=[1],s=0,t=0,u=[];for(j=0;j<b.length;j+=1)if(p=b[j][0][0],p&&(l=f(["g",{id:"wavelane_"+j+"_"+c,transform:"translate(0,"+(d.y0+j*d.yo)+")"}]),a.insertBefore(l,null),n=e.parse(p),n.unshift("text",{x:d.tgo,y:d.ym,class:"info","text-anchor":"end","xml:space":"preserve"}),n=f(n),l.insertBefore(n,null),u.push(n.getBBox().width),q=b[j][0][1],q=q>0?Math.ceil(2*q)-2*q:-2*q,m=f(["g",{id:"wavelane_draw_"+j+"_"+c,transform:"translate("+q*d.xs+", 0)"}]),l.insertBefore(m,null),b[j][1])){for(i=0;i<b[j][1].length;i+=1)o=document.createElementNS(g.svg,"use"),o.setAttributeNS(g.xlink,"xlink:href","#"+b[j][1][i]),o.setAttribute("transform","translate("+i*d.xs+")"),m.insertBefore(o,null);if(b[j][2]&&b[j][2].length&&(r=h(b[j][1]),0!==r.length))for(k in r)b[j][2]&&"undefined"!=typeof b[j][2][k]&&(n=e.parse(b[j][2][k]),n.unshift("text",{x:r[k]*d.xs+d.xlabel,y:d.ym,"text-anchor":"middle","xml:space":"preserve"}),n=f(n),m.insertBefore(n,null));b[j][1].length>s&&(s=b[j][1].length)}return d.xmax=Math.min(s,d.xmax_cfg-d.xmin_cfg),d.xg=t+20,u}var e=a("tspan"),f=a("./create-element"),g=a("./w3"),h=a("./find-lane-markers");b.exports=d},{"./create-element":2,"./find-lane-markers":5,"./w3":30,tspan:33}],30:[function(a,b,c){"use strict";b.exports={svg:"http://www.w3.org/2000/svg",xlink:"http://www.w3.org/1999/xlink",xmlns:"http://www.w3.org/XML/1998/namespace"}},{}],31:[function(a,b,c){"use strict";window.WaveDrom=window.WaveDrom||{};var d=a("./");window.WaveDrom.ProcessAll=d.processAll,window.WaveDrom.RenderWaveForm=d.renderWaveForm,window.WaveDrom.EditorRefresh=d.editorRefresh,window.WaveDrom.eva=d.eva},{"./":9}],32:[function(a,b,c){"use strict";b.exports=window.WaveSkin},{}],33:[function(a,b,c){"use strict";function d(a,b){b.add&&b.add.split(";").forEach(function(b){var c=b.split(" ");a[c[0]][c[1]]=!0}),b.del&&b.del.split(";").forEach(function(b){var c=b.split(" ");delete a[c[0]][c[1]]})}function e(a){return Object.keys(a).reduce(function(b,c){var d=Object.keys(a[c]);return d.length>0&&(b[c]=d.join(" ")),b},{})}function f(a){var b,c,f,i,j;if(void 0===a)return[];if("number"==typeof a)return[a+""];if("string"!=typeof a)return[a];for(c=[],b={"text-decoration":{},"font-weight":{},"font-style":{},"baseline-shift":{},"font-size":{},"font-family":{}};;){if(f=a.search(g),f===-1)return c.push(["tspan",e(b),a]),c;if(f>0&&(j=a.slice(0,f),c.push(["tspan",e(b),j])),i=a.match(g)[0],d(b,h[i]),a=a.slice(f+i.length),0===a.length)return c}}var g=/<o>|<ins>|<s>|<sub>|<sup>|<b>|<i>|<tt>|<\/o>|<\/ins>|<\/s>|<\/sub>|<\/sup>|<\/b>|<\/i>|<\/tt>/,h={"<o>":{add:"text-decoration overline"},"</o>":{del:"text-decoration overline"},"<ins>":{add:"text-decoration underline"},"</ins>":{del:"text-decoration underline"},"<s>":{add:"text-decoration line-through"},"</s>":{del:"text-decoration line-through"},"<b>":{add:"font-weight bold"},"</b>":{del:"font-weight bold"},"<i>":{add:"font-style italic"},"</i>":{del:"font-style italic"},"<sub>":{add:"baseline-shift sub;font-size .7em"},"</sub>":{del:"baseline-shift sub;font-size .7em"},"<sup>":{add:"baseline-shift super;font-size .7em"},"</sup>":{del:"baseline-shift super;font-size .7em"},"<tt>":{add:"font-family monospace"},"</tt>":{del:"font-family monospace"}};c.parse=f},{}]},{},[31]);
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:4:(function(e,t){var n,r,i=typeof t,o=e.location,a=e.document,s=a.documentElement,l=e.jQuery,u=e.$,c={},p=[],f="1.10.2",d=p.concat,h=p.push,g=p.slice,m=p.indexOf,y=c.toString,v=c.hasOwnProperty,b=f.trim,x=function(e,t){return new x.fn.init(e,t,r)},w=/[+-]?(?:\d*\.|)\d+(?:[eE][+-]?\d+|)/.source,T=/\S+/g,C=/^[\s\uFEFF\xA0]+|[\s\uFEFF\xA0]+$/g,N=/^(?:\s*(<[\w\W]+>)[^>]*|#([\w-]*))$/,k=/^<(\w+)\s*\/?>(?:<\/\1>|)$/,E=/^[\],:{}\s]*$/,S=/(?:^|:|,)(?:\s*\[)+/g,A=/\\(?:["\\\/bfnrt]|u[\da-fA-F]{4})/g,j=/"[^"\\\r\n]*"|true|false|null|-?(?:\d+\.|)\d+(?:[eE][+-]?\d+|)/g,D=/^-ms-/,L=/-([\da-z])/gi,H=function(e,t){return t.toUpperCase()},q=function(e){(a.addEventListener||"load"===e.type||"complete"===a.readyState)&&(_(),x.ready())},_=function(){a.addEventListener?(a.removeEventListener("DOMContentLoaded",q,!1),e.removeEventListener("load",q,!1)):(a.detachEvent("onreadystatechange",q),e.detachEvent("onload",q))};x.fn=x.prototype={jquery:f,constructor:x,init:function(e,n,r){var i,o;if(!e)return this;if("string"==typeof e){if(i="<"===e.charAt(0)&&">"===e.charAt(e.length-1)&&e.length>=3?[null,e,null]:N.exec(e),!i||!i[1]&&n)return!n||n.jquery?(n||r).find(e):this.constructor(n).find(e);if(i[1]){if(n=n instanceof x?n[0]:n,x.merge(this,x.parseHTML(i[1],n&&n.nodeType?n.ownerDocument||n:a,!0)),k.test(i[1])&&x.isPlainObject(n))for(i in n)x.isFunction(this[i])?this[i](n[i]):this.attr(i,n[i]);return this}if(o=a.getElementById(i[2]),o&&o.parentNode){if(o.id!==i[2])return r.find(e);this.length=1,this[0]=o}return this.context=a,this.selector=e,this}return e.nodeType?(this.context=this[0]=e,this.length=1,this):x.isFunction(e)?r.ready(e):(e.selector!==t&&(this.selector=e.selector,this.context=e.context),x.makeArray(e,this))},selector:"",length:0,toArray:function(){return g.call(this)},get:function(e){return null==e?this.toArray():0>e?this[this.length+e]:this[e]},pushStack:function(e){var t=x.merge(this.constructor(),e);return t.prevObject=this,t.context=this.context,t},each:function(e,t){return x.each(this,e,t)},ready:function(e){return x.ready.promise().done(e),this},slice:function(){return this.pushStack(g.apply(this,arguments))},first:function(){return this.eq(0)},last:function(){return this.eq(-1)},eq:function(e){var t=this.length,n=+e+(0>e?t:0);return this.pushStack(n>=0&&t>n?[this[n]]:[])},map:function(e){return this.pushStack(x.map(this,function(t,n){return e.call(t,n,t)}))},end:function(){return this.prevObject||this.constructor(null)},push:h,sort:[].sort,splice:[].splice},x.fn.init.prototype=x.fn,x.extend=x.fn.extend=function(){var e,n,r,i,o,a,s=arguments[0]||{},l=1,u=arguments.length,c=!1;for("boolean"==typeof s&&(c=s,s=arguments[1]||{},l=2),"object"==typeof s||x.isFunction(s)||(s={}),u===l&&(s=this,--l);u>l;l++)if(null!=(o=arguments[l]))for(i in o)e=s[i],r=o[i],s!==r&&(c&&r&&(x.isPlainObject(r)||(n=x.isArray(r)))?(n?(n=!1,a=e&&x.isArray(e)?e:[]):a=e&&x.isPlainObject(e)?e:{},s[i]=x.extend(c,a,r)):r!==t&&(s[i]=r));return s},x.extend({expando:"jQuery"+(f+Math.random()).replace(/\D/g,""),noConflict:function(t){return e.$===x&&(e.$=u),t&&e.jQuery===x&&(e.jQuery=l),x},isReady:!1,readyWait:1,holdReady:function(e){e?x.readyWait++:x.ready(!0)},ready:function(e){if(e===!0?!--x.readyWait:!x.isReady){if(!a.body)return setTimeout(x.ready);x.isReady=!0,e!==!0&&--x.readyWait>0||(n.resolveWith(a,[x]),x.fn.trigger&&x(a).trigger("ready").off("ready"))}},isFunction:function(e){return"function"===x.type(e)},isArray:Array.isArray||function(e){return"array"===x.type(e)},isWindow:function(e){return null!=e&&e==e.window},isNumeric:function(e){return!isNaN(parseFloat(e))&&isFinite(e)},type:function(e){return null==e?e+"":"object"==typeof e||"function"==typeof e?c[y.call(e)]||"object":typeof e},isPlainObject:function(e){var n;if(!e||"object"!==x.type(e)||e.nodeType||x.isWindow(e))return!1;try{if(e.constructor&&!v.call(e,"constructor")&&!v.call(e.constructor.prototype,"isPrototypeOf"))return!1}catch(r){return!1}if(x.support.ownLast)for(n in e)return v.call(e,n);for(n in e);return n===t||v.call(e,n)},isEmptyObject:function(e){var t;for(t in e)return!1;return!0},error:function(e){throw Error(e)},parseHTML:function(e,t,n){if(!e||"string"!=typeof e)return null;"boolean"==typeof t&&(n=t,t=!1),t=t||a;var r=k.exec(e),i=!n&&[];return r?[t.createElement(r[1])]:(r=x.buildFragment([e],t,i),i&&x(i).remove(),x.merge([],r.childNodes))},parseJSON:function(n){return e.JSON&&e.JSON.parse?e.JSON.parse(n):null===n?n:"string"==typeof n&&(n=x.trim(n),n&&E.test(n.replace(A,"@").replace(j,"]").replace(S,"")))?Function("return "+n)():(x.error("Invalid JSON: "+n),t)},parseXML:function(n){var r,i;if(!n||"string"!=typeof n)return null;try{e.DOMParser?(i=new DOMParser,r=i.parseFromString(n,"text/xml")):(r=new ActiveXObject("Microsoft.XMLDOM"),r.async="false",r.loadXML(n))}catch(o){r=t}return r&&r.documentElement&&!r.getElementsByTagName("parsererror").length||x.error("Invalid XML: "+n),r},noop:function(){},globalEval:function(t){t&&x.trim(t)&&(e.execScript||function(t){e.eval.call(e,t)})(t)},camelCase:function(e){return e.replace(D,"ms-").replace(L,H)},nodeName:function(e,t){return e.nodeName&&e.nodeName.toLowerCase()===t.toLowerCase()},each:function(e,t,n){var r,i=0,o=e.length,a=M(e);if(n){if(a){for(;o>i;i++)if(r=t.apply(e[i],n),r===!1)break}else for(i in e)if(r=t.apply(e[i],n),r===!1)break}else if(a){for(;o>i;i++)if(r=t.call(e[i],i,e[i]),r===!1)break}else for(i in e)if(r=t.call(e[i],i,e[i]),r===!1)break;return e},trim:b&&!b.call("\ufeff\u00a0")?function(e){return null==e?"":b.call(e)}:function(e){return null==e?"":(e+"").replace(C,"")},makeArray:function(e,t){var n=t||[];return null!=e&&(M(Object(e))?x.merge(n,"string"==typeof e?[e]:e):h.call(n,e)),n},inArray:function(e,t,n){var r;if(t){if(m)return m.call(t,e,n);for(r=t.length,n=n?0>n?Math.max(0,r+n):n:0;r>n;n++)if(n in t&&t[n]===e)return n}return-1},merge:function(e,n){var r=n.length,i=e.length,o=0;if("number"==typeof r)for(;r>o;o++)e[i++]=n[o];else while(n[o]!==t)e[i++]=n[o++];return e.length=i,e},grep:function(e,t,n){var r,i=[],o=0,a=e.length;for(n=!!n;a>o;o++)r=!!t(e[o],o),n!==r&&i.push(e[o]);return i},map:function(e,t,n){var r,i=0,o=e.length,a=M(e),s=[];if(a)for(;o>i;i++)r=t(e[i],i,n),null!=r&&(s[s.length]=r);else for(i in e)r=t(e[i],i,n),null!=r&&(s[s.length]=r);return d.apply([],s)},guid:1,proxy:function(e,n){var r,i,o;return"string"==typeof n&&(o=e[n],n=e,e=o),x.isFunction(e)?(r=g.call(arguments,2),i=function(){return e.apply(n||this,r.concat(g.call(arguments)))},i.guid=e.guid=e.guid||x.guid++,i):t},access:function(e,n,r,i,o,a,s){var l=0,u=e.length,c=null==r;if("object"===x.type(r)){o=!0;for(l in r)x.access(e,n,l,r[l],!0,a,s)}else if(i!==t&&(o=!0,x.isFunction(i)||(s=!0),c&&(s?(n.call(e,i),n=null):(c=n,n=function(e,t,n){return c.call(x(e),n)})),n))for(;u>l;l++)n(e[l],r,s?i:i.call(e[l],l,n(e[l],r)));return o?e:c?n.call(e):u?n(e[0],r):a},now:function(){return(new Date).getTime()},swap:function(e,t,n,r){var i,o,a={};for(o in t)a[o]=e.style[o],e.style[o]=t[o];i=n.apply(e,r||[]);for(o in t)e.style[o]=a[o];return i}}),x.ready.promise=function(t){if(!n)if(n=x.Deferred(),"complete"===a.readyState)setTimeout(x.ready);else if(a.addEventListener)a.addEventListener("DOMContentLoaded",q,!1),e.addEventListener("load",q,!1);else{a.attachEvent("onreadystatechange",q),e.attachEvent("onload",q);var r=!1;try{r=null==e.frameElement&&a.documentElement}catch(i){}r&&r.doScroll&&function o(){if(!x.isReady){try{r.doScroll("left")}catch(e){return setTimeout(o,50)}_(),x.ready()}}()}return n.promise(t)},x.each("Boolean Number String Function Array Date RegExp Object Error".split(" "),function(e,t){c["[object "+t+"]"]=t.toLowerCase()});function M(e){var t=e.length,n=x.type(e);return x.isWindow(e)?!1:1===e.nodeType&&t?!0:"array"===n||"function"!==n&&(0===t||"number"==typeof t&&t>0&&t-1 in e)}r=x(a),function(e,t){var n,r,i,o,a,s,l,u,c,p,f,d,h,g,m,y,v,b="sizzle"+-new Date,w=e.document,T=0,C=0,N=st(),k=st(),E=st(),S=!1,A=function(e,t){return e===t?(S=!0,0):0},j=typeof t,D=1<<31,L={}.hasOwnProperty,H=[],q=H.pop,_=H.push,M=H.push,O=H.slice,F=H.indexOf||function(e){var t=0,n=this.length;for(;n>t;t++)if(this[t]===e)return t;return-1},B="checked|selected|async|autofocus|autoplay|controls|defer|disabled|hidden|ismap|loop|multiple|open|readonly|required|scoped",P="[\\x20\\t\\r\\n\\f]",R="(?:\\\\.|[\\w-]|[^\\x00-\\xa0])+",W=R.replace("w","w#"),$="\\["+P+"*("+R+")"+P+"*(?:([*^$|!~]?=)"+P+"*(?:(['\"])((?:\\\\.|[^\\\\])*?)\\3|("+W+")|)|)"+P+"*\\]",I=":("+R+")(?:\\(((['\"])((?:\\\\.|[^\\\\])*?)\\3|((?:\\\\.|[^\\\\()[\\]]|"+$.replace(3,8)+")*)|.*)\\)|)",z=RegExp("^"+P+"+|((?:^|[^\\\\])(?:\\\\.)*)"+P+"+$","g"),X=RegExp("^"+P+"*,"+P+"*"),U=RegExp("^"+P+"*([>+~]|"+P+")"+P+"*"),V=RegExp(P+"*[+~]"),Y=RegExp("="+P+"*([^\\]'\"]*)"+P+"*\\]","g"),J=RegExp(I),G=RegExp("^"+W+"$"),Q={ID:RegExp("^#("+R+")"),CLASS:RegExp("^\\.("+R+")"),TAG:RegExp("^("+R.replace("w","w*")+")"),ATTR:RegExp("^"+$),PSEUDO:RegExp("^"+I),CHILD:RegExp("^:(only|first|last|nth|nth-last)-(child|of-type)(?:\\("+P+"*(even|odd|(([+-]|)(\\d*)n|)"+P+"*(?:([+-]|)"+P+"*(\\d+)|))"+P+"*\\)|)","i"),bool:RegExp("^(?:"+B+")$","i"),needsContext:RegExp("^"+P+"*[>+~]|:(even|odd|eq|gt|lt|nth|first|last)(?:\\("+P+"*((?:-\\d)?\\d*)"+P+"*\\)|)(?=[^-]|$)","i")},K=/^[^{]+\{\s*\[native \w/,Z=/^(?:#([\w-]+)|(\w+)|\.([\w-]+))$/,et=/^(?:input|select|textarea|button)$/i,tt=/^h\d$/i,nt=/'|\\/g,rt=RegExp("\\\\([\\da-f]{1,6}"+P+"?|("+P+")|.)","ig"),it=function(e,t,n){var r="0x"+t-65536;return r!==r||n?t:0>r?String.fromCharCode(r+65536):String.fromCharCode(55296|r>>10,56320|1023&r)};try{M.apply(H=O.call(w.childNodes),w.childNodes),H[w.childNodes.length].nodeType}catch(ot){M={apply:H.length?function(e,t){_.apply(e,O.call(t))}:function(e,t){var n=e.length,r=0;while(e[n++]=t[r++]);e.length=n-1}}}function at(e,t,n,i){var o,a,s,l,u,c,d,m,y,x;if((t?t.ownerDocument||t:w)!==f&&p(t),t=t||f,n=n||[],!e||"string"!=typeof e)return n;if(1!==(l=t.nodeType)&&9!==l)return[];if(h&&!i){if(o=Z.exec(e))if(s=o[1]){if(9===l){if(a=t.getElementById(s),!a||!a.parentNode)return n;if(a.id===s)return n.push(a),n}else if(t.ownerDocument&&(a=t.ownerDocument.getElementById(s))&&v(t,a)&&a.id===s)return n.push(a),n}else{if(o[2])return M.apply(n,t.getElementsByTagName(e)),n;if((s=o[3])&&r.getElementsByClassName&&t.getElementsByClassName)return M.apply(n,t.getElementsByClassName(s)),n}if(r.qsa&&(!g||!g.test(e))){if(m=d=b,y=t,x=9===l&&e,1===l&&"object"!==t.nodeName.toLowerCase()){c=mt(e),(d=t.getAttribute("id"))?m=d.replace(nt,"\\$&"):t.setAttribute("id",m),m="[id='"+m+"'] ",u=c.length;while(u--)c[u]=m+yt(c[u]);y=V.test(e)&&t.parentNode||t,x=c.join(",")}if(x)try{return M.apply(n,y.querySelectorAll(x)),n}catch(T){}finally{d||t.removeAttribute("id")}}}return kt(e.replace(z,"$1"),t,n,i)}function st(){var e=[];function t(n,r){return e.push(n+=" ")>o.cacheLength&&delete t[e.shift()],t[n]=r}return t}function lt(e){return e[b]=!0,e}function ut(e){var t=f.createElement("div");try{return!!e(t)}catch(n){return!1}finally{t.parentNode&&t.parentNode.removeChild(t),t=null}}function ct(e,t){var n=e.split("|"),r=e.length;while(r--)o.attrHandle[n[r]]=t}function pt(e,t){var n=t&&e,r=n&&1===e.nodeType&&1===t.nodeType&&(~t.sourceIndex||D)-(~e.sourceIndex||D);if(r)return r;if(n)while(n=n.nextSibling)if(n===t)return-1;return e?1:-1}function ft(e){return function(t){var n=t.nodeName.toLowerCase();return"input"===n&&t.type===e}}function dt(e){return function(t){var n=t.nodeName.toLowerCase();return("input"===n||"button"===n)&&t.type===e}}function ht(e){return lt(function(t){return t=+t,lt(function(n,r){var i,o=e([],n.length,t),a=o.length;while(a--)n[i=o[a]]&&(n[i]=!(r[i]=n[i]))})})}s=at.isXML=function(e){var t=e&&(e.ownerDocument||e).documentElement;return t?"HTML"!==t.nodeName:!1},r=at.support={},p=at.setDocument=function(e){var n=e?e.ownerDocument||e:w,i=n.defaultView;return n!==f&&9===n.nodeType&&n.documentElement?(f=n,d=n.documentElement,h=!s(n),i&&i.attachEvent&&i!==i.top&&i.attachEvent("onbeforeunload",function(){p()}),r.attributes=ut(function(e){return e.className="i",!e.getAttribute("className")}),r.getElementsByTagName=ut(function(e){return e.appendChild(n.createComment("")),!e.getElementsByTagName("*").length}),r.getElementsByClassName=ut(function(e){return e.innerHTML="<div class='a'></div><div class='a i'></div>",e.firstChild.className="i",2===e.getElementsByClassName("i").length}),r.getById=ut(function(e){return d.appendChild(e).id=b,!n.getElementsByName||!n.getElementsByName(b).length}),r.getById?(o.find.ID=function(e,t){if(typeof t.getElementById!==j&&h){var n=t.getElementById(e);return n&&n.parentNode?[n]:[]}},o.filter.ID=function(e){var t=e.replace(rt,it);return function(e){return e.getAttribute("id")===t}}):(delete o.find.ID,o.filter.ID=function(e){var t=e.replace(rt,it);return function(e){var n=typeof e.getAttributeNode!==j&&e.getAttributeNode("id");return n&&n.value===t}}),o.find.TAG=r.getElementsByTagName?function(e,n){return typeof n.getElementsByTagName!==j?n.getElementsByTagName(e):t}:function(e,t){var n,r=[],i=0,o=t.getElementsByTagName(e);if("*"===e){while(n=o[i++])1===n.nodeType&&r.push(n);return r}return o},o.find.CLASS=r.getElementsByClassName&&function(e,n){return typeof n.getElementsByClassName!==j&&h?n.getElementsByClassName(e):t},m=[],g=[],(r.qsa=K.test(n.querySelectorAll))&&(ut(function(e){e.innerHTML="<select><option selected=''></option></select>",e.querySelectorAll("[selected]").length||g.push("\\["+P+"*(?:value|"+B+")"),e.querySelectorAll(":checked").length||g.push(":checked")}),ut(function(e){var t=n.createElement("input");t.setAttribute("type","hidden"),e.appendChild(t).setAttribute("t",""),e.querySelectorAll("[t^='']").length&&g.push("[*^$]="+P+"*(?:''|\"\")"),e.querySelectorAll(":enabled").length||g.push(":enabled",":disabled"),e.querySelectorAll("*,:x"),g.push(",.*:")})),(r.matchesSelector=K.test(y=d.webkitMatchesSelector||d.mozMatchesSelector||d.oMatchesSelector||d.msMatchesSelector))&&ut(function(e){r.disconnectedMatch=y.call(e,"div"),y.call(e,"[s!='']:x"),m.push("!=",I)}),g=g.length&&RegExp(g.join("|")),m=m.length&&RegExp(m.join("|")),v=K.test(d.contains)||d.compareDocumentPosition?function(e,t){var n=9===e.nodeType?e.documentElement:e,r=t&&t.parentNode;return e===r||!(!r||1!==r.nodeType||!(n.contains?n.contains(r):e.compareDocumentPosition&&16&e.compareDocumentPosition(r)))}:function(e,t){if(t)while(t=t.parentNode)if(t===e)return!0;return!1},A=d.compareDocumentPosition?function(e,t){if(e===t)return S=!0,0;var i=t.compareDocumentPosition&&e.compareDocumentPosition&&e.compareDocumentPosition(t);return i?1&i||!r.sortDetached&&t.compareDocumentPosition(e)===i?e===n||v(w,e)?-1:t===n||v(w,t)?1:c?F.call(c,e)-F.call(c,t):0:4&i?-1:1:e.compareDocumentPosition?-1:1}:function(e,t){var r,i=0,o=e.parentNode,a=t.parentNode,s=[e],l=[t];if(e===t)return S=!0,0;if(!o||!a)return e===n?-1:t===n?1:o?-1:a?1:c?F.call(c,e)-F.call(c,t):0;if(o===a)return pt(e,t);r=e;while(r=r.parentNode)s.unshift(r);r=t;while(r=r.parentNode)l.unshift(r);while(s[i]===l[i])i++;return i?pt(s[i],l[i]):s[i]===w?-1:l[i]===w?1:0},n):f},at.matches=function(e,t){return at(e,null,null,t)},at.matchesSelector=function(e,t){if((e.ownerDocument||e)!==f&&p(e),t=t.replace(Y,"='$1']"),!(!r.matchesSelector||!h||m&&m.test(t)||g&&g.test(t)))try{var n=y.call(e,t);if(n||r.disconnectedMatch||e.document&&11!==e.document.nodeType)return n}catch(i){}return at(t,f,null,[e]).length>0},at.contains=function(e,t){return(e.ownerDocument||e)!==f&&p(e),v(e,t)},at.attr=function(e,n){(e.ownerDocument||e)!==f&&p(e);var i=o.attrHandle[n.toLowerCase()],a=i&&L.call(o.attrHandle,n.toLowerCase())?i(e,n,!h):t;return a===t?r.attributes||!h?e.getAttribute(n):(a=e.getAttributeNode(n))&&a.specified?a.value:null:a},at.error=function(e){throw Error("Syntax error, unrecognized expression: "+e)},at.uniqueSort=function(e){var t,n=[],i=0,o=0;if(S=!r.detectDuplicates,c=!r.sortStable&&e.slice(0),e.sort(A),S){while(t=e[o++])t===e[o]&&(i=n.push(o));while(i--)e.splice(n[i],1)}return e},a=at.getText=function(e){var t,n="",r=0,i=e.nodeType;if(i){if(1===i||9===i||11===i){if("string"==typeof e.textContent)return e.textContent;for(e=e.firstChild;e;e=e.nextSibling)n+=a(e)}else if(3===i||4===i)return e.nodeValue}else for(;t=e[r];r++)n+=a(t);return n},o=at.selectors={cacheLength:50,createPseudo:lt,match:Q,attrHandle:{},find:{},relative:{">":{dir:"parentNode",first:!0}," ":{dir:"parentNode"},"+":{dir:"previousSibling",first:!0},"~":{dir:"previousSibling"}},preFilter:{ATTR:function(e){return e[1]=e[1].replace(rt,it),e[3]=(e[4]||e[5]||"").replace(rt,it),"~="===e[2]&&(e[3]=" "+e[3]+" "),e.slice(0,4)},CHILD:function(e){return e[1]=e[1].toLowerCase(),"nth"===e[1].slice(0,3)?(e[3]||at.error(e[0]),e[4]=+(e[4]?e[5]+(e[6]||1):2*("even"===e[3]||"odd"===e[3])),e[5]=+(e[7]+e[8]||"odd"===e[3])):e[3]&&at.error(e[0]),e},PSEUDO:function(e){var n,r=!e[5]&&e[2];return Q.CHILD.test(e[0])?null:(e[3]&&e[4]!==t?e[2]=e[4]:r&&J.test(r)&&(n=mt(r,!0))&&(n=r.indexOf(")",r.length-n)-r.length)&&(e[0]=e[0].slice(0,n),e[2]=r.slice(0,n)),e.slice(0,3))}},filter:{TAG:function(e){var t=e.replace(rt,it).toLowerCase();return"*"===e?function(){return!0}:function(e){return e.nodeName&&e.nodeName.toLowerCase()===t}},CLASS:function(e){var t=N[e+" "];return t||(t=RegExp("(^|"+P+")"+e+"("+P+"|$)"))&&N(e,function(e){return t.test("string"==typeof e.className&&e.className||typeof e.getAttribute!==j&&e.getAttribute("class")||"")})},ATTR:function(e,t,n){return function(r){var i=at.attr(r,e);return null==i?"!="===t:t?(i+="","="===t?i===n:"!="===t?i!==n:"^="===t?n&&0===i.indexOf(n):"*="===t?n&&i.indexOf(n)>-1:"$="===t?n&&i.slice(-n.length)===n:"~="===t?(" "+i+" ").indexOf(n)>-1:"|="===t?i===n||i.slice(0,n.length+1)===n+"-":!1):!0}},CHILD:function(e,t,n,r,i){var o="nth"!==e.slice(0,3),a="last"!==e.slice(-4),s="of-type"===t;return 1===r&&0===i?function(e){return!!e.parentNode}:function(t,n,l){var u,c,p,f,d,h,g=o!==a?"nextSibling":"previousSibling",m=t.parentNode,y=s&&t.nodeName.toLowerCase(),v=!l&&!s;if(m){if(o){while(g){p=t;while(p=p[g])if(s?p.nodeName.toLowerCase()===y:1===p.nodeType)return!1;h=g="only"===e&&!h&&"nextSibling"}return!0}if(h=[a?m.firstChild:m.lastChild],a&&v){c=m[b]||(m[b]={}),u=c[e]||[],d=u[0]===T&&u[1],f=u[0]===T&&u[2],p=d&&m.childNodes[d];while(p=++d&&p&&p[g]||(f=d=0)||h.pop())if(1===p.nodeType&&++f&&p===t){c[e]=[T,d,f];break}}else if(v&&(u=(t[b]||(t[b]={}))[e])&&u[0]===T)f=u[1];else while(p=++d&&p&&p[g]||(f=d=0)||h.pop())if((s?p.nodeName.toLowerCase()===y:1===p.nodeType)&&++f&&(v&&((p[b]||(p[b]={}))[e]=[T,f]),p===t))break;return f-=i,f===r||0===f%r&&f/r>=0}}},PSEUDO:function(e,t){var n,r=o.pseudos[e]||o.setFilters[e.toLowerCase()]||at.error("unsupported pseudo: "+e);return r[b]?r(t):r.length>1?(n=[e,e,"",t],o.setFilters.hasOwnProperty(e.toLowerCase())?lt(function(e,n){var i,o=r(e,t),a=o.length;while(a--)i=F.call(e,o[a]),e[i]=!(n[i]=o[a])}):function(e){return r(e,0,n)}):r}},pseudos:{not:lt(function(e){var t=[],n=[],r=l(e.replace(z,"$1"));return r[b]?lt(function(e,t,n,i){var o,a=r(e,null,i,[]),s=e.length;while(s--)(o=a[s])&&(e[s]=!(t[s]=o))}):function(e,i,o){return t[0]=e,r(t,null,o,n),!n.pop()}}),has:lt(function(e){return function(t){return at(e,t).length>0}}),contains:lt(function(e){return function(t){return(t.textContent||t.innerText||a(t)).indexOf(e)>-1}}),lang:lt(function(e){return G.test(e||"")||at.error("unsupported lang: "+e),e=e.replace(rt,it).toLowerCase(),function(t){var n;do if(n=h?t.lang:t.getAttribute("xml:lang")||t.getAttribute("lang"))return n=n.toLowerCase(),n===e||0===n.indexOf(e+"-");while((t=t.parentNode)&&1===t.nodeType);return!1}}),target:function(t){var n=e.location&&e.location.hash;return n&&n.slice(1)===t.id},root:function(e){return e===d},focus:function(e){return e===f.activeElement&&(!f.hasFocus||f.hasFocus())&&!!(e.type||e.href||~e.tabIndex)},enabled:function(e){return e.disabled===!1},disabled:function(e){return e.disabled===!0},checked:function(e){var t=e.nodeName.toLowerCase();return"input"===t&&!!e.checked||"option"===t&&!!e.selected},selected:function(e){return e.parentNode&&e.parentNode.selectedIndex,e.selected===!0},empty:function(e){for(e=e.firstChild;e;e=e.nextSibling)if(e.nodeName>"@"||3===e.nodeType||4===e.nodeType)return!1;return!0},parent:function(e){return!o.pseudos.empty(e)},header:function(e){return tt.test(e.nodeName)},input:function(e){return et.test(e.nodeName)},button:function(e){var t=e.nodeName.toLowerCase();return"input"===t&&"button"===e.type||"button"===t},text:function(e){var t;return"input"===e.nodeName.toLowerCase()&&"text"===e.type&&(null==(t=e.getAttribute("type"))||t.toLowerCase()===e.type)},first:ht(function(){return[0]}),last:ht(function(e,t){return[t-1]}),eq:ht(function(e,t,n){return[0>n?n+t:n]}),even:ht(function(e,t){var n=0;for(;t>n;n+=2)e.push(n);return e}),odd:ht(function(e,t){var n=1;for(;t>n;n+=2)e.push(n);return e}),lt:ht(function(e,t,n){var r=0>n?n+t:n;for(;--r>=0;)e.push(r);return e}),gt:ht(function(e,t,n){var r=0>n?n+t:n;for(;t>++r;)e.push(r);return e})}},o.pseudos.nth=o.pseudos.eq;for(n in{radio:!0,checkbox:!0,file:!0,password:!0,image:!0})o.pseudos[n]=ft(n);for(n in{submit:!0,reset:!0})o.pseudos[n]=dt(n);function gt(){}gt.prototype=o.filters=o.pseudos,o.setFilters=new gt;function mt(e,t){var n,r,i,a,s,l,u,c=k[e+" "];if(c)return t?0:c.slice(0);s=e,l=[],u=o.preFilter;while(s){(!n||(r=X.exec(s)))&&(r&&(s=s.slice(r[0].length)||s),l.push(i=[])),n=!1,(r=U.exec(s))&&(n=r.shift(),i.push({value:n,type:r[0].replace(z," ")}),s=s.slice(n.length));for(a in o.filter)!(r=Q[a].exec(s))||u[a]&&!(r=u[a](r))||(n=r.shift(),i.push({value:n,type:a,matches:r}),s=s.slice(n.length));if(!n)break}return t?s.length:s?at.error(e):k(e,l).slice(0)}function yt(e){var t=0,n=e.length,r="";for(;n>t;t++)r+=e[t].value;return r}function vt(e,t,n){var r=t.dir,o=n&&"parentNode"===r,a=C++;return t.first?function(t,n,i){while(t=t[r])if(1===t.nodeType||o)return e(t,n,i)}:function(t,n,s){var l,u,c,p=T+" "+a;if(s){while(t=t[r])if((1===t.nodeType||o)&&e(t,n,s))return!0}else while(t=t[r])if(1===t.nodeType||o)if(c=t[b]||(t[b]={}),(u=c[r])&&u[0]===p){if((l=u[1])===!0||l===i)return l===!0}else if(u=c[r]=[p],u[1]=e(t,n,s)||i,u[1]===!0)return!0}}function bt(e){return e.length>1?function(t,n,r){var i=e.length;while(i--)if(!e[i](t,n,r))return!1;return!0}:e[0]}function xt(e,t,n,r,i){var o,a=[],s=0,l=e.length,u=null!=t;for(;l>s;s++)(o=e[s])&&(!n||n(o,r,i))&&(a.push(o),u&&t.push(s));return a}function wt(e,t,n,r,i,o){return r&&!r[b]&&(r=wt(r)),i&&!i[b]&&(i=wt(i,o)),lt(function(o,a,s,l){var u,c,p,f=[],d=[],h=a.length,g=o||Nt(t||"*",s.nodeType?[s]:s,[]),m=!e||!o&&t?g:xt(g,f,e,s,l),y=n?i||(o?e:h||r)?[]:a:m;if(n&&n(m,y,s,l),r){u=xt(y,d),r(u,[],s,l),c=u.length;while(c--)(p=u[c])&&(y[d[c]]=!(m[d[c]]=p))}if(o){if(i||e){if(i){u=[],c=y.length;while(c--)(p=y[c])&&u.push(m[c]=p);i(null,y=[],u,l)}c=y.length;while(c--)(p=y[c])&&(u=i?F.call(o,p):f[c])>-1&&(o[u]=!(a[u]=p))}}else y=xt(y===a?y.splice(h,y.length):y),i?i(null,a,y,l):M.apply(a,y)})}function Tt(e){var t,n,r,i=e.length,a=o.relative[e[0].type],s=a||o.relative[" "],l=a?1:0,c=vt(function(e){return e===t},s,!0),p=vt(function(e){return F.call(t,e)>-1},s,!0),f=[function(e,n,r){return!a&&(r||n!==u)||((t=n).nodeType?c(e,n,r):p(e,n,r))}];for(;i>l;l++)if(n=o.relative[e[l].type])f=[vt(bt(f),n)];else{if(n=o.filter[e[l].type].apply(null,e[l].matches),n[b]){for(r=++l;i>r;r++)if(o.relative[e[r].type])break;return wt(l>1&&bt(f),l>1&&yt(e.slice(0,l-1).concat({value:" "===e[l-2].type?"*":""})).replace(z,"$1"),n,r>l&&Tt(e.slice(l,r)),i>r&&Tt(e=e.slice(r)),i>r&&yt(e))}f.push(n)}return bt(f)}function Ct(e,t){var n=0,r=t.length>0,a=e.length>0,s=function(s,l,c,p,d){var h,g,m,y=[],v=0,b="0",x=s&&[],w=null!=d,C=u,N=s||a&&o.find.TAG("*",d&&l.parentNode||l),k=T+=null==C?1:Math.random()||.1;for(w&&(u=l!==f&&l,i=n);null!=(h=N[b]);b++){if(a&&h){g=0;while(m=e[g++])if(m(h,l,c)){p.push(h);break}w&&(T=k,i=++n)}r&&((h=!m&&h)&&v--,s&&x.push(h))}if(v+=b,r&&b!==v){g=0;while(m=t[g++])m(x,y,l,c);if(s){if(v>0)while(b--)x[b]||y[b]||(y[b]=q.call(p));y=xt(y)}M.apply(p,y),w&&!s&&y.length>0&&v+t.length>1&&at.uniqueSort(p)}return w&&(T=k,u=C),x};return r?lt(s):s}l=at.compile=function(e,t){var n,r=[],i=[],o=E[e+" "];if(!o){t||(t=mt(e)),n=t.length;while(n--)o=Tt(t[n]),o[b]?r.push(o):i.push(o);o=E(e,Ct(i,r))}return o};function Nt(e,t,n){var r=0,i=t.length;for(;i>r;r++)at(e,t[r],n);return n}function kt(e,t,n,i){var a,s,u,c,p,f=mt(e);if(!i&&1===f.length){if(s=f[0]=f[0].slice(0),s.length>2&&"ID"===(u=s[0]).type&&r.getById&&9===t.nodeType&&h&&o.relative[s[1].type]){if(t=(o.find.ID(u.matches[0].replace(rt,it),t)||[])[0],!t)return n;e=e.slice(s.shift().value.length)}a=Q.needsContext.test(e)?0:s.length;while(a--){if(u=s[a],o.relative[c=u.type])break;if((p=o.find[c])&&(i=p(u.matches[0].replace(rt,it),V.test(s[0].type)&&t.parentNode||t))){if(s.splice(a,1),e=i.length&&yt(s),!e)return M.apply(n,i),n;break}}}return l(e,f)(i,t,!h,n,V.test(e)),n}r.sortStable=b.split("").sort(A).join("")===b,r.detectDuplicates=S,p(),r.sortDetached=ut(function(e){return 1&e.compareDocumentPosition(f.createElement("div"))}),ut(function(e){return e.innerHTML="<a href='#'></a>","#"===e.firstChild.getAttribute("href")})||ct("type|href|height|width",function(e,n,r){return r?t:e.getAttribute(n,"type"===n.toLowerCase()?1:2)}),r.attributes&&ut(function(e){return e.innerHTML="<input/>",e.firstChild.setAttribute("value",""),""===e.firstChild.getAttribute("value")})||ct("value",function(e,n,r){return r||"input"!==e.nodeName.toLowerCase()?t:e.defaultValue}),ut(function(e){return null==e.getAttribute("disabled")})||ct(B,function(e,n,r){var i;return r?t:(i=e.getAttributeNode(n))&&i.specified?i.value:e[n]===!0?n.toLowerCase():null}),x.find=at,x.expr=at.selectors,x.expr[":"]=x.expr.pseudos,x.unique=at.uniqueSort,x.text=at.getText,x.isXMLDoc=at.isXML,x.contains=at.contains}(e);var O={};function F(e){var t=O[e]={};return x.each(e.match(T)||[],function(e,n){t[n]=!0}),t}x.Callbacks=function(e){e="string"==typeof e?O[e]||F(e):x.extend({},e);var n,r,i,o,a,s,l=[],u=!e.once&&[],c=function(t){for(r=e.memory&&t,i=!0,a=s||0,s=0,o=l.length,n=!0;l&&o>a;a++)if(l[a].apply(t[0],t[1])===!1&&e.stopOnFalse){r=!1;break}n=!1,l&&(u?u.length&&c(u.shift()):r?l=[]:p.disable())},p={add:function(){if(l){var t=l.length;(function i(t){x.each(t,function(t,n){var r=x.type(n);"function"===r?e.unique&&p.has(n)||l.push(n):n&&n.length&&"string"!==r&&i(n)})})(arguments),n?o=l.length:r&&(s=t,c(r))}return this},remove:function(){return l&&x.each(arguments,function(e,t){var r;while((r=x.inArray(t,l,r))>-1)l.splice(r,1),n&&(o>=r&&o--,a>=r&&a--)}),this},has:function(e){return e?x.inArray(e,l)>-1:!(!l||!l.length)},empty:function(){return l=[],o=0,this},disable:function(){return l=u=r=t,this},disabled:function(){return!l},lock:function(){return u=t,r||p.disable(),this},locked:function(){return!u},fireWith:function(e,t){return!l||i&&!u||(t=t||[],t=[e,t.slice?t.slice():t],n?u.push(t):c(t)),this},fire:function(){return p.fireWith(this,arguments),this},fired:function(){return!!i}};return p},x.extend({Deferred:function(e){var t=[["resolve","done",x.Callbacks("once memory"),"resolved"],["reject","fail",x.Callbacks("once memory"),"rejected"],["notify","progress",x.Callbacks("memory")]],n="pending",r={state:function(){return n},always:function(){return i.done(arguments).fail(arguments),this},then:function(){var e=arguments;return x.Deferred(function(n){x.each(t,function(t,o){var a=o[0],s=x.isFunction(e[t])&&e[t];i[o[1]](function(){var e=s&&s.apply(this,arguments);e&&x.isFunction(e.promise)?e.promise().done(n.resolve).fail(n.reject).progress(n.notify):n[a+"With"](this===r?n.promise():this,s?[e]:arguments)})}),e=null}).promise()},promise:function(e){return null!=e?x.extend(e,r):r}},i={};return r.pipe=r.then,x.each(t,function(e,o){var a=o[2],s=o[3];r[o[1]]=a.add,s&&a.add(function(){n=s},t[1^e][2].disable,t[2][2].lock),i[o[0]]=function(){return i[o[0]+"With"](this===i?r:this,arguments),this},i[o[0]+"With"]=a.fireWith}),r.promise(i),e&&e.call(i,i),i},when:function(e){var t=0,n=g.call(arguments),r=n.length,i=1!==r||e&&x.isFunction(e.promise)?r:0,o=1===i?e:x.Deferred(),a=function(e,t,n){return function(r){t[e]=this,n[e]=arguments.length>1?g.call(arguments):r,n===s?o.notifyWith(t,n):--i||o.resolveWith(t,n)}},s,l,u;if(r>1)for(s=Array(r),l=Array(r),u=Array(r);r>t;t++)n[t]&&x.isFunction(n[t].promise)?n[t].promise().done(a(t,u,n)).fail(o.reject).progress(a(t,l,s)):--i;return i||o.resolveWith(u,n),o.promise()}}),x.support=function(t){var n,r,o,s,l,u,c,p,f,d=a.createElement("div");if(d.setAttribute("className","t"),d.innerHTML="  <link/><table></table><a href='/a'>a</a><input type='checkbox'/>",n=d.getElementsByTagName("*")||[],r=d.getElementsByTagName("a")[0],!r||!r.style||!n.length)return t;s=a.createElement("select"),u=s.appendChild(a.createElement("option")),o=d.getElementsByTagName("input")[0],r.style.cssText="top:1px;float:left;opacity:.5",t.getSetAttribute="t"!==d.className,t.leadingWhitespace=3===d.firstChild.nodeType,t.tbody=!d.getElementsByTagName("tbody").length,t.htmlSerialize=!!d.getElementsByTagName("link").length,t.style=/top/.test(r.getAttribute("style")),t.hrefNormalized="/a"===r.getAttribute("href"),t.opacity=/^0.5/.test(r.style.opacity),t.cssFloat=!!r.style.cssFloat,t.checkOn=!!o.value,t.optSelected=u.selected,t.enctype=!!a.createElement("form").enctype,t.html5Clone="<:nav></:nav>"!==a.createElement("nav").cloneNode(!0).outerHTML,t.inlineBlockNeedsLayout=!1,t.shrinkWrapBlocks=!1,t.pixelPosition=!1,t.deleteExpando=!0,t.noCloneEvent=!0,t.reliableMarginRight=!0,t.boxSizingReliable=!0,o.checked=!0,t.noCloneChecked=o.cloneNode(!0).checked,s.disabled=!0,t.optDisabled=!u.disabled;try{delete d.test}catch(h){t.deleteExpando=!1}o=a.createElement("input"),o.setAttribute("value",""),t.input=""===o.getAttribute("value"),o.value="t",o.setAttribute("type","radio"),t.radioValue="t"===o.value,o.setAttribute("checked","t"),o.setAttribute("name","t"),l=a.createDocumentFragment(),l.appendChild(o),t.appendChecked=o.checked,t.checkClone=l.cloneNode(!0).cloneNode(!0).lastChild.checked,d.attachEvent&&(d.attachEvent("onclick",function(){t.noCloneEvent=!1}),d.cloneNode(!0).click());for(f in{submit:!0,change:!0,focusin:!0})d.setAttribute(c="on"+f,"t"),t[f+"Bubbles"]=c in e||d.attributes[c].expando===!1;d.style.backgroundClip="content-box",d.cloneNode(!0).style.backgroundClip="",t.clearCloneStyle="content-box"===d.style.backgroundClip;for(f in x(t))break;return t.ownLast="0"!==f,x(function(){var n,r,o,s="padding:0;margin:0;border:0;display:block;box-sizing:content-box;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;",l=a.getElementsByTagName("body")[0];l&&(n=a.createElement("div"),n.style.cssText="border:0;width:0;height:0;position:absolute;top:0;left:-9999px;margin-top:1px",l.appendChild(n).appendChild(d),d.innerHTML="<table><tr><td></td><td>t</td></tr></table>",o=d.getElementsByTagName("td"),o[0].style.cssText="padding:0;margin:0;border:0;display:none",p=0===o[0].offsetHeight,o[0].style.display="",o[1].style.display="none",t.reliableHiddenOffsets=p&&0===o[0].offsetHeight,d.innerHTML="",d.style.cssText="box-sizing:border-box;-moz-box-sizing:border-box;-webkit-box-sizing:border-box;padding:1px;border:1px;display:block;width:4px;margin-top:1%;position:absolute;top:1%;",x.swap(l,null!=l.style.zoom?{zoom:1}:{},function(){t.boxSizing=4===d.offsetWidth}),e.getComputedStyle&&(t.pixelPosition="1%"!==(e.getComputedStyle(d,null)||{}).top,t.boxSizingReliable="4px"===(e.getComputedStyle(d,null)||{width:"4px"}).width,r=d.appendChild(a.createElement("div")),r.style.cssText=d.style.cssText=s,r.style.marginRight=r.style.width="0",d.style.width="1px",t.reliableMarginRight=!parseFloat((e.getComputedStyle(r,null)||{}).marginRight)),typeof d.style.zoom!==i&&(d.innerHTML="",d.style.cssText=s+"width:1px;padding:1px;display:inline;zoom:1",t.inlineBlockNeedsLayout=3===d.offsetWidth,d.style.display="block",d.innerHTML="<div></div>",d.firstChild.style.width="5px",t.shrinkWrapBlocks=3!==d.offsetWidth,t.inlineBlockNeedsLayout&&(l.style.zoom=1)),l.removeChild(n),n=d=o=r=null)}),n=s=l=u=r=o=null,t
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:5:}({});var B=/(?:\{[\s\S]*\}|\[[\s\S]*\])$/,P=/([A-Z])/g;function R(e,n,r,i){if(x.acceptData(e)){var o,a,s=x.expando,l=e.nodeType,u=l?x.cache:e,c=l?e[s]:e[s]&&s;if(c&&u[c]&&(i||u[c].data)||r!==t||"string"!=typeof n)return c||(c=l?e[s]=p.pop()||x.guid++:s),u[c]||(u[c]=l?{}:{toJSON:x.noop}),("object"==typeof n||"function"==typeof n)&&(i?u[c]=x.extend(u[c],n):u[c].data=x.extend(u[c].data,n)),a=u[c],i||(a.data||(a.data={}),a=a.data),r!==t&&(a[x.camelCase(n)]=r),"string"==typeof n?(o=a[n],null==o&&(o=a[x.camelCase(n)])):o=a,o}}function W(e,t,n){if(x.acceptData(e)){var r,i,o=e.nodeType,a=o?x.cache:e,s=o?e[x.expando]:x.expando;if(a[s]){if(t&&(r=n?a[s]:a[s].data)){x.isArray(t)?t=t.concat(x.map(t,x.camelCase)):t in r?t=[t]:(t=x.camelCase(t),t=t in r?[t]:t.split(" ")),i=t.length;while(i--)delete r[t[i]];if(n?!I(r):!x.isEmptyObject(r))return}(n||(delete a[s].data,I(a[s])))&&(o?x.cleanData([e],!0):x.support.deleteExpando||a!=a.window?delete a[s]:a[s]=null)}}}x.extend({cache:{},noData:{applet:!0,embed:!0,object:"clsid:D27CDB6E-AE6D-11cf-96B8-444553540000"},hasData:function(e){return e=e.nodeType?x.cache[e[x.expando]]:e[x.expando],!!e&&!I(e)},data:function(e,t,n){return R(e,t,n)},removeData:function(e,t){return W(e,t)},_data:function(e,t,n){return R(e,t,n,!0)},_removeData:function(e,t){return W(e,t,!0)},acceptData:function(e){if(e.nodeType&&1!==e.nodeType&&9!==e.nodeType)return!1;var t=e.nodeName&&x.noData[e.nodeName.toLowerCase()];return!t||t!==!0&&e.getAttribute("classid")===t}}),x.fn.extend({data:function(e,n){var r,i,o=null,a=0,s=this[0];if(e===t){if(this.length&&(o=x.data(s),1===s.nodeType&&!x._data(s,"parsedAttrs"))){for(r=s.attributes;r.length>a;a++)i=r[a].name,0===i.indexOf("data-")&&(i=x.camelCase(i.slice(5)),$(s,i,o[i]));x._data(s,"parsedAttrs",!0)}return o}return"object"==typeof e?this.each(function(){x.data(this,e)}):arguments.length>1?this.each(function(){x.data(this,e,n)}):s?$(s,e,x.data(s,e)):null},removeData:function(e){return this.each(function(){x.removeData(this,e)})}});function $(e,n,r){if(r===t&&1===e.nodeType){var i="data-"+n.replace(P,"-$1").toLowerCase();if(r=e.getAttribute(i),"string"==typeof r){try{r="true"===r?!0:"false"===r?!1:"null"===r?null:+r+""===r?+r:B.test(r)?x.parseJSON(r):r}catch(o){}x.data(e,n,r)}else r=t}return r}function I(e){var t;for(t in e)if(("data"!==t||!x.isEmptyObject(e[t]))&&"toJSON"!==t)return!1;return!0}x.extend({queue:function(e,n,r){var i;return e?(n=(n||"fx")+"queue",i=x._data(e,n),r&&(!i||x.isArray(r)?i=x._data(e,n,x.makeArray(r)):i.push(r)),i||[]):t},dequeue:function(e,t){t=t||"fx";var n=x.queue(e,t),r=n.length,i=n.shift(),o=x._queueHooks(e,t),a=function(){x.dequeue(e,t)};"inprogress"===i&&(i=n.shift(),r--),i&&("fx"===t&&n.unshift("inprogress"),delete o.stop,i.call(e,a,o)),!r&&o&&o.empty.fire()},_queueHooks:function(e,t){var n=t+"queueHooks";return x._data(e,n)||x._data(e,n,{empty:x.Callbacks("once memory").add(function(){x._removeData(e,t+"queue"),x._removeData(e,n)})})}}),x.fn.extend({queue:function(e,n){var r=2;return"string"!=typeof e&&(n=e,e="fx",r--),r>arguments.length?x.queue(this[0],e):n===t?this:this.each(function(){var t=x.queue(this,e,n);x._queueHooks(this,e),"fx"===e&&"inprogress"!==t[0]&&x.dequeue(this,e)})},dequeue:function(e){return this.each(function(){x.dequeue(this,e)})},delay:function(e,t){return e=x.fx?x.fx.speeds[e]||e:e,t=t||"fx",this.queue(t,function(t,n){var r=setTimeout(t,e);n.stop=function(){clearTimeout(r)}})},clearQueue:function(e){return this.queue(e||"fx",[])},promise:function(e,n){var r,i=1,o=x.Deferred(),a=this,s=this.length,l=function(){--i||o.resolveWith(a,[a])};"string"!=typeof e&&(n=e,e=t),e=e||"fx";while(s--)r=x._data(a[s],e+"queueHooks"),r&&r.empty&&(i++,r.empty.add(l));return l(),o.promise(n)}});var z,X,U=/[\t\r\n\f]/g,V=/\r/g,Y=/^(?:input|select|textarea|button|object)$/i,J=/^(?:a|area)$/i,G=/^(?:checked|selected)$/i,Q=x.support.getSetAttribute,K=x.support.input;x.fn.extend({attr:function(e,t){return x.access(this,x.attr,e,t,arguments.length>1)},removeAttr:function(e){return this.each(function(){x.removeAttr(this,e)})},prop:function(e,t){return x.access(this,x.prop,e,t,arguments.length>1)},removeProp:function(e){return e=x.propFix[e]||e,this.each(function(){try{this[e]=t,delete this[e]}catch(n){}})},addClass:function(e){var t,n,r,i,o,a=0,s=this.length,l="string"==typeof e&&e;if(x.isFunction(e))return this.each(function(t){x(this).addClass(e.call(this,t,this.className))});if(l)for(t=(e||"").match(T)||[];s>a;a++)if(n=this[a],r=1===n.nodeType&&(n.className?(" "+n.className+" ").replace(U," "):" ")){o=0;while(i=t[o++])0>r.indexOf(" "+i+" ")&&(r+=i+" ");n.className=x.trim(r)}return this},removeClass:function(e){var t,n,r,i,o,a=0,s=this.length,l=0===arguments.length||"string"==typeof e&&e;if(x.isFunction(e))return this.each(function(t){x(this).removeClass(e.call(this,t,this.className))});if(l)for(t=(e||"").match(T)||[];s>a;a++)if(n=this[a],r=1===n.nodeType&&(n.className?(" "+n.className+" ").replace(U," "):"")){o=0;while(i=t[o++])while(r.indexOf(" "+i+" ")>=0)r=r.replace(" "+i+" "," ");n.className=e?x.trim(r):""}return this},toggleClass:function(e,t){var n=typeof e;return"boolean"==typeof t&&"string"===n?t?this.addClass(e):this.removeClass(e):x.isFunction(e)?this.each(function(n){x(this).toggleClass(e.call(this,n,this.className,t),t)}):this.each(function(){if("string"===n){var t,r=0,o=x(this),a=e.match(T)||[];while(t=a[r++])o.hasClass(t)?o.removeClass(t):o.addClass(t)}else(n===i||"boolean"===n)&&(this.className&&x._data(this,"__className__",this.className),this.className=this.className||e===!1?"":x._data(this,"__className__")||"")})},hasClass:function(e){var t=" "+e+" ",n=0,r=this.length;for(;r>n;n++)if(1===this[n].nodeType&&(" "+this[n].className+" ").replace(U," ").indexOf(t)>=0)return!0;return!1},val:function(e){var n,r,i,o=this[0];{if(arguments.length)return i=x.isFunction(e),this.each(function(n){var o;1===this.nodeType&&(o=i?e.call(this,n,x(this).val()):e,null==o?o="":"number"==typeof o?o+="":x.isArray(o)&&(o=x.map(o,function(e){return null==e?"":e+""})),r=x.valHooks[this.type]||x.valHooks[this.nodeName.toLowerCase()],r&&"set"in r&&r.set(this,o,"value")!==t||(this.value=o))});if(o)return r=x.valHooks[o.type]||x.valHooks[o.nodeName.toLowerCase()],r&&"get"in r&&(n=r.get(o,"value"))!==t?n:(n=o.value,"string"==typeof n?n.replace(V,""):null==n?"":n)}}}),x.extend({valHooks:{option:{get:function(e){var t=x.find.attr(e,"value");return null!=t?t:e.text}},select:{get:function(e){var t,n,r=e.options,i=e.selectedIndex,o="select-one"===e.type||0>i,a=o?null:[],s=o?i+1:r.length,l=0>i?s:o?i:0;for(;s>l;l++)if(n=r[l],!(!n.selected&&l!==i||(x.support.optDisabled?n.disabled:null!==n.getAttribute("disabled"))||n.parentNode.disabled&&x.nodeName(n.parentNode,"optgroup"))){if(t=x(n).val(),o)return t;a.push(t)}return a},set:function(e,t){var n,r,i=e.options,o=x.makeArray(t),a=i.length;while(a--)r=i[a],(r.selected=x.inArray(x(r).val(),o)>=0)&&(n=!0);return n||(e.selectedIndex=-1),o}}},attr:function(e,n,r){var o,a,s=e.nodeType;if(e&&3!==s&&8!==s&&2!==s)return typeof e.getAttribute===i?x.prop(e,n,r):(1===s&&x.isXMLDoc(e)||(n=n.toLowerCase(),o=x.attrHooks[n]||(x.expr.match.bool.test(n)?X:z)),r===t?o&&"get"in o&&null!==(a=o.get(e,n))?a:(a=x.find.attr(e,n),null==a?t:a):null!==r?o&&"set"in o&&(a=o.set(e,r,n))!==t?a:(e.setAttribute(n,r+""),r):(x.removeAttr(e,n),t))},removeAttr:function(e,t){var n,r,i=0,o=t&&t.match(T);if(o&&1===e.nodeType)while(n=o[i++])r=x.propFix[n]||n,x.expr.match.bool.test(n)?K&&Q||!G.test(n)?e[r]=!1:e[x.camelCase("default-"+n)]=e[r]=!1:x.attr(e,n,""),e.removeAttribute(Q?n:r)},attrHooks:{type:{set:function(e,t){if(!x.support.radioValue&&"radio"===t&&x.nodeName(e,"input")){var n=e.value;return e.setAttribute("type",t),n&&(e.value=n),t}}}},propFix:{"for":"htmlFor","class":"className"},prop:function(e,n,r){var i,o,a,s=e.nodeType;if(e&&3!==s&&8!==s&&2!==s)return a=1!==s||!x.isXMLDoc(e),a&&(n=x.propFix[n]||n,o=x.propHooks[n]),r!==t?o&&"set"in o&&(i=o.set(e,r,n))!==t?i:e[n]=r:o&&"get"in o&&null!==(i=o.get(e,n))?i:e[n]},propHooks:{tabIndex:{get:function(e){var t=x.find.attr(e,"tabindex");return t?parseInt(t,10):Y.test(e.nodeName)||J.test(e.nodeName)&&e.href?0:-1}}}}),X={set:function(e,t,n){return t===!1?x.removeAttr(e,n):K&&Q||!G.test(n)?e.setAttribute(!Q&&x.propFix[n]||n,n):e[x.camelCase("default-"+n)]=e[n]=!0,n}},x.each(x.expr.match.bool.source.match(/\w+/g),function(e,n){var r=x.expr.attrHandle[n]||x.find.attr;x.expr.attrHandle[n]=K&&Q||!G.test(n)?function(e,n,i){var o=x.expr.attrHandle[n],a=i?t:(x.expr.attrHandle[n]=t)!=r(e,n,i)?n.toLowerCase():null;return x.expr.attrHandle[n]=o,a}:function(e,n,r){return r?t:e[x.camelCase("default-"+n)]?n.toLowerCase():null}}),K&&Q||(x.attrHooks.value={set:function(e,n,r){return x.nodeName(e,"input")?(e.defaultValue=n,t):z&&z.set(e,n,r)}}),Q||(z={set:function(e,n,r){var i=e.getAttributeNode(r);return i||e.setAttributeNode(i=e.ownerDocument.createAttribute(r)),i.value=n+="","value"===r||n===e.getAttribute(r)?n:t}},x.expr.attrHandle.id=x.expr.attrHandle.name=x.expr.attrHandle.coords=function(e,n,r){var i;return r?t:(i=e.getAttributeNode(n))&&""!==i.value?i.value:null},x.valHooks.button={get:function(e,n){var r=e.getAttributeNode(n);return r&&r.specified?r.value:t},set:z.set},x.attrHooks.contenteditable={set:function(e,t,n){z.set(e,""===t?!1:t,n)}},x.each(["width","height"],function(e,n){x.attrHooks[n]={set:function(e,r){return""===r?(e.setAttribute(n,"auto"),r):t}}})),x.support.hrefNormalized||x.each(["href","src"],function(e,t){x.propHooks[t]={get:function(e){return e.getAttribute(t,4)}}}),x.support.style||(x.attrHooks.style={get:function(e){return e.style.cssText||t},set:function(e,t){return e.style.cssText=t+""}}),x.support.optSelected||(x.propHooks.selected={get:function(e){var t=e.parentNode;return t&&(t.selectedIndex,t.parentNode&&t.parentNode.selectedIndex),null}}),x.each(["tabIndex","readOnly","maxLength","cellSpacing","cellPadding","rowSpan","colSpan","useMap","frameBorder","contentEditable"],function(){x.propFix[this.toLowerCase()]=this}),x.support.enctype||(x.propFix.enctype="encoding"),x.each(["radio","checkbox"],function(){x.valHooks[this]={set:function(e,n){return x.isArray(n)?e.checked=x.inArray(x(e).val(),n)>=0:t}},x.support.checkOn||(x.valHooks[this].get=function(e){return null===e.getAttribute("value")?"on":e.value})});var Z=/^(?:input|select|textarea)$/i,et=/^key/,tt=/^(?:mouse|contextmenu)|click/,nt=/^(?:focusinfocus|focusoutblur)$/,rt=/^([^.]*)(?:\.(.+)|)$/;function it(){return!0}function ot(){return!1}function at(){try{return a.activeElement}catch(e){}}x.event={global:{},add:function(e,n,r,o,a){var s,l,u,c,p,f,d,h,g,m,y,v=x._data(e);if(v){r.handler&&(c=r,r=c.handler,a=c.selector),r.guid||(r.guid=x.guid++),(l=v.events)||(l=v.events={}),(f=v.handle)||(f=v.handle=function(e){return typeof x===i||e&&x.event.triggered===e.type?t:x.event.dispatch.apply(f.elem,arguments)},f.elem=e),n=(n||"").match(T)||[""],u=n.length;while(u--)s=rt.exec(n[u])||[],g=y=s[1],m=(s[2]||"").split(".").sort(),g&&(p=x.event.special[g]||{},g=(a?p.delegateType:p.bindType)||g,p=x.event.special[g]||{},d=x.extend({type:g,origType:y,data:o,handler:r,guid:r.guid,selector:a,needsContext:a&&x.expr.match.needsContext.test(a),namespace:m.join(".")},c),(h=l[g])||(h=l[g]=[],h.delegateCount=0,p.setup&&p.setup.call(e,o,m,f)!==!1||(e.addEventListener?e.addEventListener(g,f,!1):e.attachEvent&&e.attachEvent("on"+g,f))),p.add&&(p.add.call(e,d),d.handler.guid||(d.handler.guid=r.guid)),a?h.splice(h.delegateCount++,0,d):h.push(d),x.event.global[g]=!0);e=null}},remove:function(e,t,n,r,i){var o,a,s,l,u,c,p,f,d,h,g,m=x.hasData(e)&&x._data(e);if(m&&(c=m.events)){t=(t||"").match(T)||[""],u=t.length;while(u--)if(s=rt.exec(t[u])||[],d=g=s[1],h=(s[2]||"").split(".").sort(),d){p=x.event.special[d]||{},d=(r?p.delegateType:p.bindType)||d,f=c[d]||[],s=s[2]&&RegExp("(^|\\.)"+h.join("\\.(?:.*\\.|)")+"(\\.|$)"),l=o=f.length;while(o--)a=f[o],!i&&g!==a.origType||n&&n.guid!==a.guid||s&&!s.test(a.namespace)||r&&r!==a.selector&&("**"!==r||!a.selector)||(f.splice(o,1),a.selector&&f.delegateCount--,p.remove&&p.remove.call(e,a));l&&!f.length&&(p.teardown&&p.teardown.call(e,h,m.handle)!==!1||x.removeEvent(e,d,m.handle),delete c[d])}else for(d in c)x.event.remove(e,d+t[u],n,r,!0);x.isEmptyObject(c)&&(delete m.handle,x._removeData(e,"events"))}},trigger:function(n,r,i,o){var s,l,u,c,p,f,d,h=[i||a],g=v.call(n,"type")?n.type:n,m=v.call(n,"namespace")?n.namespace.split("."):[];if(u=f=i=i||a,3!==i.nodeType&&8!==i.nodeType&&!nt.test(g+x.event.triggered)&&(g.indexOf(".")>=0&&(m=g.split("."),g=m.shift(),m.sort()),l=0>g.indexOf(":")&&"on"+g,n=n[x.expando]?n:new x.Event(g,"object"==typeof n&&n),n.isTrigger=o?2:3,n.namespace=m.join("."),n.namespace_re=n.namespace?RegExp("(^|\\.)"+m.join("\\.(?:.*\\.|)")+"(\\.|$)"):null,n.result=t,n.target||(n.target=i),r=null==r?[n]:x.makeArray(r,[n]),p=x.event.special[g]||{},o||!p.trigger||p.trigger.apply(i,r)!==!1)){if(!o&&!p.noBubble&&!x.isWindow(i)){for(c=p.delegateType||g,nt.test(c+g)||(u=u.parentNode);u;u=u.parentNode)h.push(u),f=u;f===(i.ownerDocument||a)&&h.push(f.defaultView||f.parentWindow||e)}d=0;while((u=h[d++])&&!n.isPropagationStopped())n.type=d>1?c:p.bindType||g,s=(x._data(u,"events")||{})[n.type]&&x._data(u,"handle"),s&&s.apply(u,r),s=l&&u[l],s&&x.acceptData(u)&&s.apply&&s.apply(u,r)===!1&&n.preventDefault();if(n.type=g,!o&&!n.isDefaultPrevented()&&(!p._default||p._default.apply(h.pop(),r)===!1)&&x.acceptData(i)&&l&&i[g]&&!x.isWindow(i)){f=i[l],f&&(i[l]=null),x.event.triggered=g;try{i[g]()}catch(y){}x.event.triggered=t,f&&(i[l]=f)}return n.result}},dispatch:function(e){e=x.event.fix(e);var n,r,i,o,a,s=[],l=g.call(arguments),u=(x._data(this,"events")||{})[e.type]||[],c=x.event.special[e.type]||{};if(l[0]=e,e.delegateTarget=this,!c.preDispatch||c.preDispatch.call(this,e)!==!1){s=x.event.handlers.call(this,e,u),n=0;while((o=s[n++])&&!e.isPropagationStopped()){e.currentTarget=o.elem,a=0;while((i=o.handlers[a++])&&!e.isImmediatePropagationStopped())(!e.namespace_re||e.namespace_re.test(i.namespace))&&(e.handleObj=i,e.data=i.data,r=((x.event.special[i.origType]||{}).handle||i.handler).apply(o.elem,l),r!==t&&(e.result=r)===!1&&(e.preventDefault(),e.stopPropagation()))}return c.postDispatch&&c.postDispatch.call(this,e),e.result}},handlers:function(e,n){var r,i,o,a,s=[],l=n.delegateCount,u=e.target;if(l&&u.nodeType&&(!e.button||"click"!==e.type))for(;u!=this;u=u.parentNode||this)if(1===u.nodeType&&(u.disabled!==!0||"click"!==e.type)){for(o=[],a=0;l>a;a++)i=n[a],r=i.selector+" ",o[r]===t&&(o[r]=i.needsContext?x(r,this).index(u)>=0:x.find(r,this,null,[u]).length),o[r]&&o.push(i);o.length&&s.push({elem:u,handlers:o})}return n.length>l&&s.push({elem:this,handlers:n.slice(l)}),s},fix:function(e){if(e[x.expando])return e;var t,n,r,i=e.type,o=e,s=this.fixHooks[i];s||(this.fixHooks[i]=s=tt.test(i)?this.mouseHooks:et.test(i)?this.keyHooks:{}),r=s.props?this.props.concat(s.props):this.props,e=new x.Event(o),t=r.length;while(t--)n=r[t],e[n]=o[n];return e.target||(e.target=o.srcElement||a),3===e.target.nodeType&&(e.target=e.target.parentNode),e.metaKey=!!e.metaKey,s.filter?s.filter(e,o):e},props:"altKey bubbles cancelable ctrlKey currentTarget eventPhase metaKey relatedTarget shiftKey target timeStamp view which".split(" "),fixHooks:{},keyHooks:{props:"char charCode key keyCode".split(" "),filter:function(e,t){return null==e.which&&(e.which=null!=t.charCode?t.charCode:t.keyCode),e}},mouseHooks:{props:"button buttons clientX clientY fromElement offsetX offsetY pageX pageY screenX screenY toElement".split(" "),filter:function(e,n){var r,i,o,s=n.button,l=n.fromElement;return null==e.pageX&&null!=n.clientX&&(i=e.target.ownerDocument||a,o=i.documentElement,r=i.body,e.pageX=n.clientX+(o&&o.scrollLeft||r&&r.scrollLeft||0)-(o&&o.clientLeft||r&&r.clientLeft||0),e.pageY=n.clientY+(o&&o.scrollTop||r&&r.scrollTop||0)-(o&&o.clientTop||r&&r.clientTop||0)),!e.relatedTarget&&l&&(e.relatedTarget=l===e.target?n.toElement:l),e.which||s===t||(e.which=1&s?1:2&s?3:4&s?2:0),e}},special:{load:{noBubble:!0},focus:{trigger:function(){if(this!==at()&&this.focus)try{return this.focus(),!1}catch(e){}},delegateType:"focusin"},blur:{trigger:function(){return this===at()&&this.blur?(this.blur(),!1):t},delegateType:"focusout"},click:{trigger:function(){return x.nodeName(this,"input")&&"checkbox"===this.type&&this.click?(this.click(),!1):t},_default:function(e){return x.nodeName(e.target,"a")}},beforeunload:{postDispatch:function(e){e.result!==t&&(e.originalEvent.returnValue=e.result)}}},simulate:function(e,t,n,r){var i=x.extend(new x.Event,n,{type:e,isSimulated:!0,originalEvent:{}});r?x.event.trigger(i,null,t):x.event.dispatch.call(t,i),i.isDefaultPrevented()&&n.preventDefault()}},x.removeEvent=a.removeEventListener?function(e,t,n){e.removeEventListener&&e.removeEventListener(t,n,!1)}:function(e,t,n){var r="on"+t;e.detachEvent&&(typeof e[r]===i&&(e[r]=null),e.detachEvent(r,n))},x.Event=function(e,n){return this instanceof x.Event?(e&&e.type?(this.originalEvent=e,this.type=e.type,this.isDefaultPrevented=e.defaultPrevented||e.returnValue===!1||e.getPreventDefault&&e.getPreventDefault()?it:ot):this.type=e,n&&x.extend(this,n),this.timeStamp=e&&e.timeStamp||x.now(),this[x.expando]=!0,t):new x.Event(e,n)},x.Event.prototype={isDefaultPrevented:ot,isPropagationStopped:ot,isImmediatePropagationStopped:ot,preventDefault:function(){var e=this.originalEvent;this.isDefaultPrevented=it,e&&(e.preventDefault?e.preventDefault():e.returnValue=!1)},stopPropagation:function(){var e=this.originalEvent;this.isPropagationStopped=it,e&&(e.stopPropagation&&e.stopPropagation(),e.cancelBubble=!0)},stopImmediatePropagation:function(){this.isImmediatePropagationStopped=it,this.stopPropagation()}},x.each({mouseenter:"mouseover",mouseleave:"mouseout"},function(e,t){x.event.special[e]={delegateType:t,bindType:t,handle:function(e){var n,r=this,i=e.relatedTarget,o=e.handleObj;return(!i||i!==r&&!x.contains(r,i))&&(e.type=o.origType,n=o.handler.apply(this,arguments),e.type=t),n}}}),x.support.submitBubbles||(x.event.special.submit={setup:function(){return x.nodeName(this,"form")?!1:(x.event.add(this,"click._submit keypress._submit",function(e){var n=e.target,r=x.nodeName(n,"input")||x.nodeName(n,"button")?n.form:t;r&&!x._data(r,"submitBubbles")&&(x.event.add(r,"submit._submit",function(e){e._submit_bubble=!0}),x._data(r,"submitBubbles",!0))}),t)},postDispatch:function(e){e._submit_bubble&&(delete e._submit_bubble,this.parentNode&&!e.isTrigger&&x.event.simulate("submit",this.parentNode,e,!0))},teardown:function(){return x.nodeName(this,"form")?!1:(x.event.remove(this,"._submit"),t)}}),x.support.changeBubbles||(x.event.special.change={setup:function(){return Z.test(this.nodeName)?(("checkbox"===this.type||"radio"===this.type)&&(x.event.add(this,"propertychange._change",function(e){"checked"===e.originalEvent.propertyName&&(this._just_changed=!0)}),x.event.add(this,"click._change",function(e){this._just_changed&&!e.isTrigger&&(this._just_changed=!1),x.event.simulate("change",this,e,!0)})),!1):(x.event.add(this,"beforeactivate._change",function(e){var t=e.target;Z.test(t.nodeName)&&!x._data(t,"changeBubbles")&&(x.event.add(t,"change._change",function(e){!this.parentNode||e.isSimulated||e.isTrigger||x.event.simulate("change",this.parentNode,e,!0)}),x._data(t,"changeBubbles",!0))}),t)},handle:function(e){var n=e.target;return this!==n||e.isSimulated||e.isTrigger||"radio"!==n.type&&"checkbox"!==n.type?e.handleObj.handler.apply(this,arguments):t},teardown:function(){return x.event.remove(this,"._change"),!Z.test(this.nodeName)}}),x.support.focusinBubbles||x.each({focus:"focusin",blur:"focusout"},function(e,t){var n=0,r=function(e){x.event.simulate(t,e.target,x.event.fix(e),!0)};x.event.special[t]={setup:function(){0===n++&&a.addEventListener(e,r,!0)},teardown:function(){0===--n&&a.removeEventListener(e,r,!0)}}}),x.fn.extend({on:function(e,n,r,i,o){var a,s;if("object"==typeof e){"string"!=typeof n&&(r=r||n,n=t);for(a in e)this.on(a,n,r,e[a],o);return this}if(null==r&&null==i?(i=n,r=n=t):null==i&&("string"==typeof n?(i=r,r=t):(i=r,r=n,n=t)),i===!1)i=ot;else if(!i)return this;return 1===o&&(s=i,i=function(e){return x().off(e),s.apply(this,arguments)},i.guid=s.guid||(s.guid=x.guid++)),this.each(function(){x.event.add(this,e,i,r,n)})},one:function(e,t,n,r){return this.on(e,t,n,r,1)},off:function(e,n,r){var i,o;if(e&&e.preventDefault&&e.handleObj)return i=e.handleObj,x(e.delegateTarget).off(i.namespace?i.origType+"."+i.namespace:i.origType,i.selector,i.handler),this;if("object"==typeof e){for(o in e)this.off(o,n,e[o]);return this}return(n===!1||"function"==typeof n)&&(r=n,n=t),r===!1&&(r=ot),this.each(function(){x.event.remove(this,e,r,n)})},trigger:function(e,t){return this.each(function(){x.event.trigger(e,t,this)})},triggerHandler:function(e,n){var r=this[0];return r?x.event.trigger(e,n,r,!0):t}});var st=/^.[^:#\[\.,]*$/,lt=/^(?:parents|prev(?:Until|All))/,ut=x.expr.match.needsContext,ct={children:!0,contents:!0,next:!0,prev:!0};x.fn.extend({find:function(e){var t,n=[],r=this,i=r.length;if("string"!=typeof e)return this.pushStack(x(e).filter(function(){for(t=0;i>t;t++)if(x.contains(r[t],this))return!0}));for(t=0;i>t;t++)x.find(e,r[t],n);return n=this.pushStack(i>1?x.unique(n):n),n.selector=this.selector?this.selector+" "+e:e,n},has:function(e){var t,n=x(e,this),r=n.length;return this.filter(function(){for(t=0;r>t;t++)if(x.contains(this,n[t]))return!0})},not:function(e){return this.pushStack(ft(this,e||[],!0))},filter:function(e){return this.pushStack(ft(this,e||[],!1))},is:function(e){return!!ft(this,"string"==typeof e&&ut.test(e)?x(e):e||[],!1).length},closest:function(e,t){var n,r=0,i=this.length,o=[],a=ut.test(e)||"string"!=typeof e?x(e,t||this.context):0;for(;i>r;r++)for(n=this[r];n&&n!==t;n=n.parentNode)if(11>n.nodeType&&(a?a.index(n)>-1:1===n.nodeType&&x.find.matchesSelector(n,e))){n=o.push(n);break}return this.pushStack(o.length>1?x.unique(o):o)},index:function(e){return e?"string"==typeof e?x.inArray(this[0],x(e)):x.inArray(e.jquery?e[0]:e,this):this[0]&&this[0].parentNode?this.first().prevAll().length:-1},add:function(e,t){var n="string"==typeof e?x(e,t):x.makeArray(e&&e.nodeType?[e]:e),r=x.merge(this.get(),n);return this.pushStack(x.unique(r))},addBack:function(e){return this.add(null==e?this.prevObject:this.prevObject.filter(e))}});function pt(e,t){do e=e[t];while(e&&1!==e.nodeType);return e}x.each({parent:function(e){var t=e.parentNode;return t&&11!==t.nodeType?t:null},parents:function(e){return x.dir(e,"parentNode")},parentsUntil:function(e,t,n){return x.dir(e,"parentNode",n)},next:function(e){return pt(e,"nextSibling")},prev:function(e){return pt(e,"previousSibling")},nextAll:function(e){return x.dir(e,"nextSibling")},prevAll:function(e){return x.dir(e,"previousSibling")},nextUntil:function(e,t,n){return x.dir(e,"nextSibling",n)},prevUntil:function(e,t,n){return x.dir(e,"previousSibling",n)},siblings:function(e){return x.sibling((e.parentNode||{}).firstChild,e)},children:function(e){return x.sibling(e.firstChild)},contents:function(e){return x.nodeName(e,"iframe")?e.contentDocument||e.contentWindow.document:x.merge([],e.childNodes)}},function(e,t){x.fn[e]=function(n,r){var i=x.map(this,t,n);return"Until"!==e.slice(-5)&&(r=n),r&&"string"==typeof r&&(i=x.filter(r,i)),this.length>1&&(ct[e]||(i=x.unique(i)),lt.test(e)&&(i=i.reverse())),this.pushStack(i)}}),x.extend({filter:function(e,t,n){var r=t[0];return n&&(e=":not("+e+")"),1===t.length&&1===r.nodeType?x.find.matchesSelector(r,e)?[r]:[]:x.find.matches(e,x.grep(t,function(e){return 1===e.nodeType}))},dir:function(e,n,r){var i=[],o=e[n];while(o&&9!==o.nodeType&&(r===t||1!==o.nodeType||!x(o).is(r)))1===o.nodeType&&i.push(o),o=o[n];return i},sibling:function(e,t){var n=[];for(;e;e=e.nextSibling)1===e.nodeType&&e!==t&&n.push(e);return n}});function ft(e,t,n){if(x.isFunction(t))return x.grep(e,function(e,r){return!!t.call(e,r,e)!==n});if(t.nodeType)return x.grep(e,function(e){return e===t!==n});if("string"==typeof t){if(st.test(t))return x.filter(t,e,n);t=x.filter(t,e)}return x.grep(e,function(e){return x.inArray(e,t)>=0!==n})}function dt(e){var t=ht.split("|"),n=e.createDocumentFragment();if(n.createElement)while(t.length)n.createElement(t.pop());return n}var ht="abbr|article|aside|audio|bdi|canvas|data|datalist|details|figcaption|figure|footer|header|hgroup|mark|meter|nav|output|progress|section|summary|time|video",gt=/ jQuery\d+="(?:null|\d+)"/g,mt=RegExp("<(?:"+ht+")[\\s/>]","i"),yt=/^\s+/,vt=/<(?!area|br|col|embed|hr|img|input|link|meta|param)(([\w:]+)[^>]*)\/>/gi,bt=/<([\w:]+)/,xt=/<tbody/i,wt=/<|&#?\w+;/,Tt=/<(?:script|style|link)/i,Ct=/^(?:checkbox|radio)$/i,Nt=/checked\s*(?:[^=]|=\s*.checked.)/i,kt=/^$|\/(?:java|ecma)script/i,Et=/^true\/(.*)/,St=/^\s*<!(?:\[CDATA\[|--)|(?:\]\]|--)>\s*$/g,At={option:[1,"<select multiple='multiple'>","</select>"],legend:[1,"<fieldset>","</fieldset>"],area:[1,"<map>","</map>"],param:[1,"<object>","</object>"],thead:[1,"<table>","</table>"],tr:[2,"<table><tbody>","</tbody></table>"],col:[2,"<table><tbody></tbody><colgroup>","</colgroup></table>"],td:[3,"<table><tbody><tr>","</tr></tbody></table>"],_default:x.support.htmlSerialize?[0,"",""]:[1,"X<div>","</div>"]},jt=dt(a),Dt=jt.appendChild(a.createElement("div"));At.optgroup=At.option,At.tbody=At.tfoot=At.colgroup=At.caption=At.thead,At.th=At.td,x.fn.extend({text:function(e){return x.access(this,function(e){return e===t?x.text(this):this.empty().append((this[0]&&this[0].ownerDocument||a).createTextNode(e))},null,e,arguments.length)},append:function(){return this.domManip(arguments,function(e){if(1===this.nodeType||11===this.nodeType||9===this.nodeType){var t=Lt(this,e);t.appendChild(e)}})},prepend:function(){return this.domManip(arguments,function(e){if(1===this.nodeType||11===this.nodeType||9===this.nodeType){var t=Lt(this,e);t.insertBefore(e,t.firstChild)}})},before:function(){return this.domManip(arguments,function(e){this.parentNode&&this.parentNode.insertBefore(e,this)})},after:function(){return this.domManip(arguments,function(e){this.parentNode&&this.parentNode.insertBefore(e,this.nextSibling)})},remove:function(e,t){var n,r=e?x.filter(e,this):this,i=0;for(;null!=(n=r[i]);i++)t||1!==n.nodeType||x.cleanData(Ft(n)),n.parentNode&&(t&&x.contains(n.ownerDocument,n)&&_t(Ft(n,"script")),n.parentNode.removeChild(n));return this},empty:function(){var e,t=0;for(;null!=(e=this[t]);t++){1===e.nodeType&&x.cleanData(Ft(e,!1));while(e.firstChild)e.removeChild(e.firstChild);e.options&&x.nodeName(e,"select")&&(e.options.length=0)}return this},clone:function(e,t){return e=null==e?!1:e,t=null==t?e:t,this.map(function(){return x.clone(this,e,t)})},html:function(e){return x.access(this,function(e){var n=this[0]||{},r=0,i=this.length;if(e===t)return 1===n.nodeType?n.innerHTML.replace(gt,""):t;if(!("string"!=typeof e||Tt.test(e)||!x.support.htmlSerialize&&mt.test(e)||!x.support.leadingWhitespace&&yt.test(e)||At[(bt.exec(e)||["",""])[1].toLowerCase()])){e=e.replace(vt,"<$1></$2>");try{for(;i>r;r++)n=this[r]||{},1===n.nodeType&&(x.cleanData(Ft(n,!1)),n.innerHTML=e);n=0}catch(o){}}n&&this.empty().append(e)},null,e,arguments.length)},replaceWith:function(){var e=x.map(this,function(e){return[e.nextSibling,e.parentNode]}),t=0;return this.domManip(arguments,function(n){var r=e[t++],i=e[t++];i&&(r&&r.parentNode!==i&&(r=this.nextSibling),x(this).remove(),i.insertBefore(n,r))},!0),t?this:this.remove()},detach:function(e){return this.remove(e,!0)},domManip:function(e,t,n){e=d.apply([],e);var r,i,o,a,s,l,u=0,c=this.length,p=this,f=c-1,h=e[0],g=x.isFunction(h);if(g||!(1>=c||"string"!=typeof h||x.support.checkClone)&&Nt.test(h))return this.each(function(r){var i=p.eq(r);g&&(e[0]=h.call(this,r,i.html())),i.domManip(e,t,n)});if(c&&(l=x.buildFragment(e,this[0].ownerDocument,!1,!n&&this),r=l.firstChild,1===l.childNodes.length&&(l=r),r)){for(a=x.map(Ft(l,"script"),Ht),o=a.length;c>u;u++)i=l,u!==f&&(i=x.clone(i,!0,!0),o&&x.merge(a,Ft(i,"script"))),t.call(this[u],i,u);if(o)for(s=a[a.length-1].ownerDocument,x.map(a,qt),u=0;o>u;u++)i=a[u],kt.test(i.type||"")&&!x._data(i,"globalEval")&&x.contains(s,i)&&(i.src?x._evalUrl(i.src):x.globalEval((i.text||i.textContent||i.innerHTML||"").replace(St,"")));l=r=null}return this}});function Lt(e,t){return x.nodeName(e,"table")&&x.nodeName(1===t.nodeType?t:t.firstChild,"tr")?e.getElementsByTagName("tbody")[0]||e.appendChild(e.ownerDocument.createElement("tbody")):e}function Ht(e){return e.type=(null!==x.find.attr(e,"type"))+"/"+e.type,e}function qt(e){var t=Et.exec(e.type);return t?e.type=t[1]:e.removeAttribute("type"),e}function _t(e,t){var n,r=0;for(;null!=(n=e[r]);r++)x._data(n,"globalEval",!t||x._data(t[r],"globalEval"))}function Mt(e,t){if(1===t.nodeType&&x.hasData(e)){var n,r,i,o=x._data(e),a=x._data(t,o),s=o.events;if(s){delete a.handle,a.events={};for(n in s)for(r=0,i=s[n].length;i>r;r++)x.event.add(t,n,s[n][r])}a.data&&(a.data=x.extend({},a.data))}}function Ot(e,t){var n,r,i;if(1===t.nodeType){if(n=t.nodeName.toLowerCase(),!x.support.noCloneEvent&&t[x.expando]){i=x._data(t);for(r in i.events)x.removeEvent(t,r,i.handle);t.removeAttribute(x.expando)}"script"===n&&t.text!==e.text?(Ht(t).text=e.text,qt(t)):"object"===n?(t.parentNode&&(t.outerHTML=e.outerHTML),x.support.html5Clone&&e.innerHTML&&!x.trim(t.innerHTML)&&(t.innerHTML=e.innerHTML)):"input"===n&&Ct.test(e.type)?(t.defaultChecked=t.checked=e.checked,t.value!==e.value&&(t.value=e.value)):"option"===n?t.defaultSelected=t.selected=e.defaultSelected:("input"===n||"textarea"===n)&&(t.defaultValue=e.defaultValue)}}x.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(e,t){x.fn[e]=function(e){var n,r=0,i=[],o=x(e),a=o.length-1;for(;a>=r;r++)n=r===a?this:this.clone(!0),x(o[r])[t](n),h.apply(i,n.get());return this.pushStack(i)}});function Ft(e,n){var r,o,a=0,s=typeof e.getElementsByTagName!==i?e.getElementsByTagName(n||"*"):typeof e.querySelectorAll!==i?e.querySelectorAll(n||"*"):t;if(!s)for(s=[],r=e.childNodes||e;null!=(o=r[a]);a++)!n||x.nodeName(o,n)?s.push(o):x.merge(s,Ft(o,n));return n===t||n&&x.nodeName(e,n)?x.merge([e],s):s}function Bt(e){Ct.test(e.type)&&(e.defaultChecked=e.checked)}x.extend({clone:function(e,t,n){var r,i,o,a,s,l=x.contains(e.ownerDocument,e);if(x.support.html5Clone||x.isXMLDoc(e)||!mt.test("<"+e.nodeName+">")?o=e.cloneNode(!0):(Dt.innerHTML=e.outerHTML,Dt.removeChild(o=Dt.firstChild)),!(x.support.noCloneEvent&&x.support.noCloneChecked||1!==e.nodeType&&11!==e.nodeType||x.isXMLDoc(e)))for(r=Ft(o),s=Ft(e),a=0;null!=(i=s[a]);++a)r[a]&&Ot(i,r[a]);if(t)if(n)for(s=s||Ft(e),r=r||Ft(o),a=0;null!=(i=s[a]);a++)Mt(i,r[a]);else Mt(e,o);return r=Ft(o,"script"),r.length>0&&_t(r,!l&&Ft(e,"script")),r=s=i=null,o},buildFragment:function(e,t,n,r){var i,o,a,s,l,u,c,p=e.length,f=dt(t),d=[],h=0;for(;p>h;h++)if(o=e[h],o||0===o)if("object"===x.type(o))x.merge(d,o.nodeType?[o]:o);else if(wt.test(o)){s=s||f.appendChild(t.createElement("div")),l=(bt.exec(o)||["",""])[1].toLowerCase(),c=At[l]||At._default,s.innerHTML=c[1]+o.replace(vt,"<$1></$2>")+c[2],i=c[0];while(i--)s=s.lastChild;if(!x.support.leadingWhitespace&&yt.test(o)&&d.push(t.createTextNode(yt.exec(o)[0])),!x.support.tbody){o="table"!==l||xt.test(o)?"<table>"!==c[1]||xt.test(o)?0:s:s.firstChild,i=o&&o.childNodes.length;while(i--)x.nodeName(u=o.childNodes[i],"tbody")&&!u.childNodes.length&&o.removeChild(u)}x.merge(d,s.childNodes),s.textContent="";while(s.firstChild)s.removeChild(s.firstChild);s=f.lastChild}else d.push(t.createTextNode(o));s&&f.removeChild(s),x.support.appendChecked||x.grep(Ft(d,"input"),Bt),h=0;while(o=d[h++])if((!r||-1===x.inArray(o,r))&&(a=x.contains(o.ownerDocument,o),s=Ft(f.appendChild(o),"script"),a&&_t(s),n)){i=0;while(o=s[i++])kt.test(o.type||"")&&n.push(o)}return s=null,f},cleanData:function(e,t){var n,r,o,a,s=0,l=x.expando,u=x.cache,c=x.support.deleteExpando,f=x.event.special;for(;null!=(n=e[s]);s++)if((t||x.acceptData(n))&&(o=n[l],a=o&&u[o])){if(a.events)for(r in a.events)f[r]?x.event.remove(n,r):x.removeEvent(n,r,a.handle);
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:6:u[o]&&(delete u[o],c?delete n[l]:typeof n.removeAttribute!==i?n.removeAttribute(l):n[l]=null,p.push(o))}},_evalUrl:function(e){return x.ajax({url:e,type:"GET",dataType:"script",async:!1,global:!1,"throws":!0})}}),x.fn.extend({wrapAll:function(e){if(x.isFunction(e))return this.each(function(t){x(this).wrapAll(e.call(this,t))});if(this[0]){var t=x(e,this[0].ownerDocument).eq(0).clone(!0);this[0].parentNode&&t.insertBefore(this[0]),t.map(function(){var e=this;while(e.firstChild&&1===e.firstChild.nodeType)e=e.firstChild;return e}).append(this)}return this},wrapInner:function(e){return x.isFunction(e)?this.each(function(t){x(this).wrapInner(e.call(this,t))}):this.each(function(){var t=x(this),n=t.contents();n.length?n.wrapAll(e):t.append(e)})},wrap:function(e){var t=x.isFunction(e);return this.each(function(n){x(this).wrapAll(t?e.call(this,n):e)})},unwrap:function(){return this.parent().each(function(){x.nodeName(this,"body")||x(this).replaceWith(this.childNodes)}).end()}});var Pt,Rt,Wt,$t=/alpha\([^)]*\)/i,It=/opacity\s*=\s*([^)]*)/,zt=/^(top|right|bottom|left)$/,Xt=/^(none|table(?!-c[ea]).+)/,Ut=/^margin/,Vt=RegExp("^("+w+")(.*)$","i"),Yt=RegExp("^("+w+")(?!px)[a-z%]+$","i"),Jt=RegExp("^([+-])=("+w+")","i"),Gt={BODY:"block"},Qt={position:"absolute",visibility:"hidden",display:"block"},Kt={letterSpacing:0,fontWeight:400},Zt=["Top","Right","Bottom","Left"],en=["Webkit","O","Moz","ms"];function tn(e,t){if(t in e)return t;var n=t.charAt(0).toUpperCase()+t.slice(1),r=t,i=en.length;while(i--)if(t=en[i]+n,t in e)return t;return r}function nn(e,t){return e=t||e,"none"===x.css(e,"display")||!x.contains(e.ownerDocument,e)}function rn(e,t){var n,r,i,o=[],a=0,s=e.length;for(;s>a;a++)r=e[a],r.style&&(o[a]=x._data(r,"olddisplay"),n=r.style.display,t?(o[a]||"none"!==n||(r.style.display=""),""===r.style.display&&nn(r)&&(o[a]=x._data(r,"olddisplay",ln(r.nodeName)))):o[a]||(i=nn(r),(n&&"none"!==n||!i)&&x._data(r,"olddisplay",i?n:x.css(r,"display"))));for(a=0;s>a;a++)r=e[a],r.style&&(t&&"none"!==r.style.display&&""!==r.style.display||(r.style.display=t?o[a]||"":"none"));return e}x.fn.extend({css:function(e,n){return x.access(this,function(e,n,r){var i,o,a={},s=0;if(x.isArray(n)){for(o=Rt(e),i=n.length;i>s;s++)a[n[s]]=x.css(e,n[s],!1,o);return a}return r!==t?x.style(e,n,r):x.css(e,n)},e,n,arguments.length>1)},show:function(){return rn(this,!0)},hide:function(){return rn(this)},toggle:function(e){return"boolean"==typeof e?e?this.show():this.hide():this.each(function(){nn(this)?x(this).show():x(this).hide()})}}),x.extend({cssHooks:{opacity:{get:function(e,t){if(t){var n=Wt(e,"opacity");return""===n?"1":n}}}},cssNumber:{columnCount:!0,fillOpacity:!0,fontWeight:!0,lineHeight:!0,opacity:!0,order:!0,orphans:!0,widows:!0,zIndex:!0,zoom:!0},cssProps:{"float":x.support.cssFloat?"cssFloat":"styleFloat"},style:function(e,n,r,i){if(e&&3!==e.nodeType&&8!==e.nodeType&&e.style){var o,a,s,l=x.camelCase(n),u=e.style;if(n=x.cssProps[l]||(x.cssProps[l]=tn(u,l)),s=x.cssHooks[n]||x.cssHooks[l],r===t)return s&&"get"in s&&(o=s.get(e,!1,i))!==t?o:u[n];if(a=typeof r,"string"===a&&(o=Jt.exec(r))&&(r=(o[1]+1)*o[2]+parseFloat(x.css(e,n)),a="number"),!(null==r||"number"===a&&isNaN(r)||("number"!==a||x.cssNumber[l]||(r+="px"),x.support.clearCloneStyle||""!==r||0!==n.indexOf("background")||(u[n]="inherit"),s&&"set"in s&&(r=s.set(e,r,i))===t)))try{u[n]=r}catch(c){}}},css:function(e,n,r,i){var o,a,s,l=x.camelCase(n);return n=x.cssProps[l]||(x.cssProps[l]=tn(e.style,l)),s=x.cssHooks[n]||x.cssHooks[l],s&&"get"in s&&(a=s.get(e,!0,r)),a===t&&(a=Wt(e,n,i)),"normal"===a&&n in Kt&&(a=Kt[n]),""===r||r?(o=parseFloat(a),r===!0||x.isNumeric(o)?o||0:a):a}}),e.getComputedStyle?(Rt=function(t){return e.getComputedStyle(t,null)},Wt=function(e,n,r){var i,o,a,s=r||Rt(e),l=s?s.getPropertyValue(n)||s[n]:t,u=e.style;return s&&(""!==l||x.contains(e.ownerDocument,e)||(l=x.style(e,n)),Yt.test(l)&&Ut.test(n)&&(i=u.width,o=u.minWidth,a=u.maxWidth,u.minWidth=u.maxWidth=u.width=l,l=s.width,u.width=i,u.minWidth=o,u.maxWidth=a)),l}):a.documentElement.currentStyle&&(Rt=function(e){return e.currentStyle},Wt=function(e,n,r){var i,o,a,s=r||Rt(e),l=s?s[n]:t,u=e.style;return null==l&&u&&u[n]&&(l=u[n]),Yt.test(l)&&!zt.test(n)&&(i=u.left,o=e.runtimeStyle,a=o&&o.left,a&&(o.left=e.currentStyle.left),u.left="fontSize"===n?"1em":l,l=u.pixelLeft+"px",u.left=i,a&&(o.left=a)),""===l?"auto":l});function on(e,t,n){var r=Vt.exec(t);return r?Math.max(0,r[1]-(n||0))+(r[2]||"px"):t}function an(e,t,n,r,i){var o=n===(r?"border":"content")?4:"width"===t?1:0,a=0;for(;4>o;o+=2)"margin"===n&&(a+=x.css(e,n+Zt[o],!0,i)),r?("content"===n&&(a-=x.css(e,"padding"+Zt[o],!0,i)),"margin"!==n&&(a-=x.css(e,"border"+Zt[o]+"Width",!0,i))):(a+=x.css(e,"padding"+Zt[o],!0,i),"padding"!==n&&(a+=x.css(e,"border"+Zt[o]+"Width",!0,i)));return a}function sn(e,t,n){var r=!0,i="width"===t?e.offsetWidth:e.offsetHeight,o=Rt(e),a=x.support.boxSizing&&"border-box"===x.css(e,"boxSizing",!1,o);if(0>=i||null==i){if(i=Wt(e,t,o),(0>i||null==i)&&(i=e.style[t]),Yt.test(i))return i;r=a&&(x.support.boxSizingReliable||i===e.style[t]),i=parseFloat(i)||0}return i+an(e,t,n||(a?"border":"content"),r,o)+"px"}function ln(e){var t=a,n=Gt[e];return n||(n=un(e,t),"none"!==n&&n||(Pt=(Pt||x("<iframe frameborder='0' width='0' height='0'/>").css("cssText","display:block !important")).appendTo(t.documentElement),t=(Pt[0].contentWindow||Pt[0].contentDocument).document,t.write("<!doctype html><html><body>"),t.close(),n=un(e,t),Pt.detach()),Gt[e]=n),n}function un(e,t){var n=x(t.createElement(e)).appendTo(t.body),r=x.css(n[0],"display");return n.remove(),r}x.each(["height","width"],function(e,n){x.cssHooks[n]={get:function(e,r,i){return r?0===e.offsetWidth&&Xt.test(x.css(e,"display"))?x.swap(e,Qt,function(){return sn(e,n,i)}):sn(e,n,i):t},set:function(e,t,r){var i=r&&Rt(e);return on(e,t,r?an(e,n,r,x.support.boxSizing&&"border-box"===x.css(e,"boxSizing",!1,i),i):0)}}}),x.support.opacity||(x.cssHooks.opacity={get:function(e,t){return It.test((t&&e.currentStyle?e.currentStyle.filter:e.style.filter)||"")?.01*parseFloat(RegExp.$1)+"":t?"1":""},set:function(e,t){var n=e.style,r=e.currentStyle,i=x.isNumeric(t)?"alpha(opacity="+100*t+")":"",o=r&&r.filter||n.filter||"";n.zoom=1,(t>=1||""===t)&&""===x.trim(o.replace($t,""))&&n.removeAttribute&&(n.removeAttribute("filter"),""===t||r&&!r.filter)||(n.filter=$t.test(o)?o.replace($t,i):o+" "+i)}}),x(function(){x.support.reliableMarginRight||(x.cssHooks.marginRight={get:function(e,n){return n?x.swap(e,{display:"inline-block"},Wt,[e,"marginRight"]):t}}),!x.support.pixelPosition&&x.fn.position&&x.each(["top","left"],function(e,n){x.cssHooks[n]={get:function(e,r){return r?(r=Wt(e,n),Yt.test(r)?x(e).position()[n]+"px":r):t}}})}),x.expr&&x.expr.filters&&(x.expr.filters.hidden=function(e){return 0>=e.offsetWidth&&0>=e.offsetHeight||!x.support.reliableHiddenOffsets&&"none"===(e.style&&e.style.display||x.css(e,"display"))},x.expr.filters.visible=function(e){return!x.expr.filters.hidden(e)}),x.each({margin:"",padding:"",border:"Width"},function(e,t){x.cssHooks[e+t]={expand:function(n){var r=0,i={},o="string"==typeof n?n.split(" "):[n];for(;4>r;r++)i[e+Zt[r]+t]=o[r]||o[r-2]||o[0];return i}},Ut.test(e)||(x.cssHooks[e+t].set=on)});var cn=/%20/g,pn=/\[\]$/,fn=/\r?\n/g,dn=/^(?:submit|button|image|reset|file)$/i,hn=/^(?:input|select|textarea|keygen)/i;x.fn.extend({serialize:function(){return x.param(this.serializeArray())},serializeArray:function(){return this.map(function(){var e=x.prop(this,"elements");return e?x.makeArray(e):this}).filter(function(){var e=this.type;return this.name&&!x(this).is(":disabled")&&hn.test(this.nodeName)&&!dn.test(e)&&(this.checked||!Ct.test(e))}).map(function(e,t){var n=x(this).val();return null==n?null:x.isArray(n)?x.map(n,function(e){return{name:t.name,value:e.replace(fn,"\r\n")}}):{name:t.name,value:n.replace(fn,"\r\n")}}).get()}}),x.param=function(e,n){var r,i=[],o=function(e,t){t=x.isFunction(t)?t():null==t?"":t,i[i.length]=encodeURIComponent(e)+"="+encodeURIComponent(t)};if(n===t&&(n=x.ajaxSettings&&x.ajaxSettings.traditional),x.isArray(e)||e.jquery&&!x.isPlainObject(e))x.each(e,function(){o(this.name,this.value)});else for(r in e)gn(r,e[r],n,o);return i.join("&").replace(cn,"+")};function gn(e,t,n,r){var i;if(x.isArray(t))x.each(t,function(t,i){n||pn.test(e)?r(e,i):gn(e+"["+("object"==typeof i?t:"")+"]",i,n,r)});else if(n||"object"!==x.type(t))r(e,t);else for(i in t)gn(e+"["+i+"]",t[i],n,r)}x.each("blur focus focusin focusout load resize scroll unload click dblclick mousedown mouseup mousemove mouseover mouseout mouseenter mouseleave change select submit keydown keypress keyup error contextmenu".split(" "),function(e,t){x.fn[t]=function(e,n){return arguments.length>0?this.on(t,null,e,n):this.trigger(t)}}),x.fn.extend({hover:function(e,t){return this.mouseenter(e).mouseleave(t||e)},bind:function(e,t,n){return this.on(e,null,t,n)},unbind:function(e,t){return this.off(e,null,t)},delegate:function(e,t,n,r){return this.on(t,e,n,r)},undelegate:function(e,t,n){return 1===arguments.length?this.off(e,"**"):this.off(t,e||"**",n)}});var mn,yn,vn=x.now(),bn=/\?/,xn=/#.*$/,wn=/([?&])_=[^&]*/,Tn=/^(.*?):[ \t]*([^\r\n]*)\r?$/gm,Cn=/^(?:about|app|app-storage|.+-extension|file|res|widget):$/,Nn=/^(?:GET|HEAD)$/,kn=/^\/\//,En=/^([\w.+-]+:)(?:\/\/([^\/?#:]*)(?::(\d+)|)|)/,Sn=x.fn.load,An={},jn={},Dn="*/".concat("*");try{yn=o.href}catch(Ln){yn=a.createElement("a"),yn.href="",yn=yn.href}mn=En.exec(yn.toLowerCase())||[];function Hn(e){return function(t,n){"string"!=typeof t&&(n=t,t="*");var r,i=0,o=t.toLowerCase().match(T)||[];if(x.isFunction(n))while(r=o[i++])"+"===r[0]?(r=r.slice(1)||"*",(e[r]=e[r]||[]).unshift(n)):(e[r]=e[r]||[]).push(n)}}function qn(e,n,r,i){var o={},a=e===jn;function s(l){var u;return o[l]=!0,x.each(e[l]||[],function(e,l){var c=l(n,r,i);return"string"!=typeof c||a||o[c]?a?!(u=c):t:(n.dataTypes.unshift(c),s(c),!1)}),u}return s(n.dataTypes[0])||!o["*"]&&s("*")}function _n(e,n){var r,i,o=x.ajaxSettings.flatOptions||{};for(i in n)n[i]!==t&&((o[i]?e:r||(r={}))[i]=n[i]);return r&&x.extend(!0,e,r),e}x.fn.load=function(e,n,r){if("string"!=typeof e&&Sn)return Sn.apply(this,arguments);var i,o,a,s=this,l=e.indexOf(" ");return l>=0&&(i=e.slice(l,e.length),e=e.slice(0,l)),x.isFunction(n)?(r=n,n=t):n&&"object"==typeof n&&(a="POST"),s.length>0&&x.ajax({url:e,type:a,dataType:"html",data:n}).done(function(e){o=arguments,s.html(i?x("<div>").append(x.parseHTML(e)).find(i):e)}).complete(r&&function(e,t){s.each(r,o||[e.responseText,t,e])}),this},x.each(["ajaxStart","ajaxStop","ajaxComplete","ajaxError","ajaxSuccess","ajaxSend"],function(e,t){x.fn[t]=function(e){return this.on(t,e)}}),x.extend({active:0,lastModified:{},etag:{},ajaxSettings:{url:yn,type:"GET",isLocal:Cn.test(mn[1]),global:!0,processData:!0,async:!0,contentType:"application/x-www-form-urlencoded; charset=UTF-8",accepts:{"*":Dn,text:"text/plain",html:"text/html",xml:"application/xml, text/xml",json:"application/json, text/javascript"},contents:{xml:/xml/,html:/html/,json:/json/},responseFields:{xml:"responseXML",text:"responseText",json:"responseJSON"},converters:{"* text":String,"text html":!0,"text json":x.parseJSON,"text xml":x.parseXML},flatOptions:{url:!0,context:!0}},ajaxSetup:function(e,t){return t?_n(_n(e,x.ajaxSettings),t):_n(x.ajaxSettings,e)},ajaxPrefilter:Hn(An),ajaxTransport:Hn(jn),ajax:function(e,n){"object"==typeof e&&(n=e,e=t),n=n||{};var r,i,o,a,s,l,u,c,p=x.ajaxSetup({},n),f=p.context||p,d=p.context&&(f.nodeType||f.jquery)?x(f):x.event,h=x.Deferred(),g=x.Callbacks("once memory"),m=p.statusCode||{},y={},v={},b=0,w="canceled",C={readyState:0,getResponseHeader:function(e){var t;if(2===b){if(!c){c={};while(t=Tn.exec(a))c[t[1].toLowerCase()]=t[2]}t=c[e.toLowerCase()]}return null==t?null:t},getAllResponseHeaders:function(){return 2===b?a:null},setRequestHeader:function(e,t){var n=e.toLowerCase();return b||(e=v[n]=v[n]||e,y[e]=t),this},overrideMimeType:function(e){return b||(p.mimeType=e),this},statusCode:function(e){var t;if(e)if(2>b)for(t in e)m[t]=[m[t],e[t]];else C.always(e[C.status]);return this},abort:function(e){var t=e||w;return u&&u.abort(t),k(0,t),this}};if(h.promise(C).complete=g.add,C.success=C.done,C.error=C.fail,p.url=((e||p.url||yn)+"").replace(xn,"").replace(kn,mn[1]+"//"),p.type=n.method||n.type||p.method||p.type,p.dataTypes=x.trim(p.dataType||"*").toLowerCase().match(T)||[""],null==p.crossDomain&&(r=En.exec(p.url.toLowerCase()),p.crossDomain=!(!r||r[1]===mn[1]&&r[2]===mn[2]&&(r[3]||("http:"===r[1]?"80":"443"))===(mn[3]||("http:"===mn[1]?"80":"443")))),p.data&&p.processData&&"string"!=typeof p.data&&(p.data=x.param(p.data,p.traditional)),qn(An,p,n,C),2===b)return C;l=p.global,l&&0===x.active++&&x.event.trigger("ajaxStart"),p.type=p.type.toUpperCase(),p.hasContent=!Nn.test(p.type),o=p.url,p.hasContent||(p.data&&(o=p.url+=(bn.test(o)?"&":"?")+p.data,delete p.data),p.cache===!1&&(p.url=wn.test(o)?o.replace(wn,"$1_="+vn++):o+(bn.test(o)?"&":"?")+"_="+vn++)),p.ifModified&&(x.lastModified[o]&&C.setRequestHeader("If-Modified-Since",x.lastModified[o]),x.etag[o]&&C.setRequestHeader("If-None-Match",x.etag[o])),(p.data&&p.hasContent&&p.contentType!==!1||n.contentType)&&C.setRequestHeader("Content-Type",p.contentType),C.setRequestHeader("Accept",p.dataTypes[0]&&p.accepts[p.dataTypes[0]]?p.accepts[p.dataTypes[0]]+("*"!==p.dataTypes[0]?", "+Dn+"; q=0.01":""):p.accepts["*"]);for(i in p.headers)C.setRequestHeader(i,p.headers[i]);if(p.beforeSend&&(p.beforeSend.call(f,C,p)===!1||2===b))return C.abort();w="abort";for(i in{success:1,error:1,complete:1})C[i](p[i]);if(u=qn(jn,p,n,C)){C.readyState=1,l&&d.trigger("ajaxSend",[C,p]),p.async&&p.timeout>0&&(s=setTimeout(function(){C.abort("timeout")},p.timeout));try{b=1,u.send(y,k)}catch(N){if(!(2>b))throw N;k(-1,N)}}else k(-1,"No Transport");function k(e,n,r,i){var c,y,v,w,T,N=n;2!==b&&(b=2,s&&clearTimeout(s),u=t,a=i||"",C.readyState=e>0?4:0,c=e>=200&&300>e||304===e,r&&(w=Mn(p,C,r)),w=On(p,w,C,c),c?(p.ifModified&&(T=C.getResponseHeader("Last-Modified"),T&&(x.lastModified[o]=T),T=C.getResponseHeader("etag"),T&&(x.etag[o]=T)),204===e||"HEAD"===p.type?N="nocontent":304===e?N="notmodified":(N=w.state,y=w.data,v=w.error,c=!v)):(v=N,(e||!N)&&(N="error",0>e&&(e=0))),C.status=e,C.statusText=(n||N)+"",c?h.resolveWith(f,[y,N,C]):h.rejectWith(f,[C,N,v]),C.statusCode(m),m=t,l&&d.trigger(c?"ajaxSuccess":"ajaxError",[C,p,c?y:v]),g.fireWith(f,[C,N]),l&&(d.trigger("ajaxComplete",[C,p]),--x.active||x.event.trigger("ajaxStop")))}return C},getJSON:function(e,t,n){return x.get(e,t,n,"json")},getScript:function(e,n){return x.get(e,t,n,"script")}}),x.each(["get","post"],function(e,n){x[n]=function(e,r,i,o){return x.isFunction(r)&&(o=o||i,i=r,r=t),x.ajax({url:e,type:n,dataType:o,data:r,success:i})}});function Mn(e,n,r){var i,o,a,s,l=e.contents,u=e.dataTypes;while("*"===u[0])u.shift(),o===t&&(o=e.mimeType||n.getResponseHeader("Content-Type"));if(o)for(s in l)if(l[s]&&l[s].test(o)){u.unshift(s);break}if(u[0]in r)a=u[0];else{for(s in r){if(!u[0]||e.converters[s+" "+u[0]]){a=s;break}i||(i=s)}a=a||i}return a?(a!==u[0]&&u.unshift(a),r[a]):t}function On(e,t,n,r){var i,o,a,s,l,u={},c=e.dataTypes.slice();if(c[1])for(a in e.converters)u[a.toLowerCase()]=e.converters[a];o=c.shift();while(o)if(e.responseFields[o]&&(n[e.responseFields[o]]=t),!l&&r&&e.dataFilter&&(t=e.dataFilter(t,e.dataType)),l=o,o=c.shift())if("*"===o)o=l;else if("*"!==l&&l!==o){if(a=u[l+" "+o]||u["* "+o],!a)for(i in u)if(s=i.split(" "),s[1]===o&&(a=u[l+" "+s[0]]||u["* "+s[0]])){a===!0?a=u[i]:u[i]!==!0&&(o=s[0],c.unshift(s[1]));break}if(a!==!0)if(a&&e["throws"])t=a(t);else try{t=a(t)}catch(p){return{state:"parsererror",error:a?p:"No conversion from "+l+" to "+o}}}return{state:"success",data:t}}x.ajaxSetup({accepts:{script:"text/javascript, application/javascript, application/ecmascript, application/x-ecmascript"},contents:{script:/(?:java|ecma)script/},converters:{"text script":function(e){return x.globalEval(e),e}}}),x.ajaxPrefilter("script",function(e){e.cache===t&&(e.cache=!1),e.crossDomain&&(e.type="GET",e.global=!1)}),x.ajaxTransport("script",function(e){if(e.crossDomain){var n,r=a.head||x("head")[0]||a.documentElement;return{send:function(t,i){n=a.createElement("script"),n.async=!0,e.scriptCharset&&(n.charset=e.scriptCharset),n.src=e.url,n.onload=n.onreadystatechange=function(e,t){(t||!n.readyState||/loaded|complete/.test(n.readyState))&&(n.onload=n.onreadystatechange=null,n.parentNode&&n.parentNode.removeChild(n),n=null,t||i(200,"success"))},r.insertBefore(n,r.firstChild)},abort:function(){n&&n.onload(t,!0)}}}});var Fn=[],Bn=/(=)\?(?=&|$)|\?\?/;x.ajaxSetup({jsonp:"callback",jsonpCallback:function(){var e=Fn.pop()||x.expando+"_"+vn++;return this[e]=!0,e}}),x.ajaxPrefilter("json jsonp",function(n,r,i){var o,a,s,l=n.jsonp!==!1&&(Bn.test(n.url)?"url":"string"==typeof n.data&&!(n.contentType||"").indexOf("application/x-www-form-urlencoded")&&Bn.test(n.data)&&"data");return l||"jsonp"===n.dataTypes[0]?(o=n.jsonpCallback=x.isFunction(n.jsonpCallback)?n.jsonpCallback():n.jsonpCallback,l?n[l]=n[l].replace(Bn,"$1"+o):n.jsonp!==!1&&(n.url+=(bn.test(n.url)?"&":"?")+n.jsonp+"="+o),n.converters["script json"]=function(){return s||x.error(o+" was not called"),s[0]},n.dataTypes[0]="json",a=e[o],e[o]=function(){s=arguments},i.always(function(){e[o]=a,n[o]&&(n.jsonpCallback=r.jsonpCallback,Fn.push(o)),s&&x.isFunction(a)&&a(s[0]),s=a=t}),"script"):t});var Pn,Rn,Wn=0,$n=e.ActiveXObject&&function(){var e;for(e in Pn)Pn[e](t,!0)};function In(){try{return new e.XMLHttpRequest}catch(t){}}function zn(){try{return new e.ActiveXObject("Microsoft.XMLHTTP")}catch(t){}}x.ajaxSettings.xhr=e.ActiveXObject?function(){return!this.isLocal&&In()||zn()}:In,Rn=x.ajaxSettings.xhr(),x.support.cors=!!Rn&&"withCredentials"in Rn,Rn=x.support.ajax=!!Rn,Rn&&x.ajaxTransport(function(n){if(!n.crossDomain||x.support.cors){var r;return{send:function(i,o){var a,s,l=n.xhr();if(n.username?l.open(n.type,n.url,n.async,n.username,n.password):l.open(n.type,n.url,n.async),n.xhrFields)for(s in n.xhrFields)l[s]=n.xhrFields[s];n.mimeType&&l.overrideMimeType&&l.overrideMimeType(n.mimeType),n.crossDomain||i["X-Requested-With"]||(i["X-Requested-With"]="XMLHttpRequest");try{for(s in i)l.setRequestHeader(s,i[s])}catch(u){}l.send(n.hasContent&&n.data||null),r=function(e,i){var s,u,c,p;try{if(r&&(i||4===l.readyState))if(r=t,a&&(l.onreadystatechange=x.noop,$n&&delete Pn[a]),i)4!==l.readyState&&l.abort();else{p={},s=l.status,u=l.getAllResponseHeaders(),"string"==typeof l.responseText&&(p.text=l.responseText);try{c=l.statusText}catch(f){c=""}s||!n.isLocal||n.crossDomain?1223===s&&(s=204):s=p.text?200:404}}catch(d){i||o(-1,d)}p&&o(s,c,p,u)},n.async?4===l.readyState?setTimeout(r):(a=++Wn,$n&&(Pn||(Pn={},x(e).unload($n)),Pn[a]=r),l.onreadystatechange=r):r()},abort:function(){r&&r(t,!0)}}}});var Xn,Un,Vn=/^(?:toggle|show|hide)$/,Yn=RegExp("^(?:([+-])=|)("+w+")([a-z%]*)$","i"),Jn=/queueHooks$/,Gn=[nr],Qn={"*":[function(e,t){var n=this.createTween(e,t),r=n.cur(),i=Yn.exec(t),o=i&&i[3]||(x.cssNumber[e]?"":"px"),a=(x.cssNumber[e]||"px"!==o&&+r)&&Yn.exec(x.css(n.elem,e)),s=1,l=20;if(a&&a[3]!==o){o=o||a[3],i=i||[],a=+r||1;do s=s||".5",a/=s,x.style(n.elem,e,a+o);while(s!==(s=n.cur()/r)&&1!==s&&--l)}return i&&(a=n.start=+a||+r||0,n.unit=o,n.end=i[1]?a+(i[1]+1)*i[2]:+i[2]),n}]};function Kn(){return setTimeout(function(){Xn=t}),Xn=x.now()}function Zn(e,t,n){var r,i=(Qn[t]||[]).concat(Qn["*"]),o=0,a=i.length;for(;a>o;o++)if(r=i[o].call(n,t,e))return r}function er(e,t,n){var r,i,o=0,a=Gn.length,s=x.Deferred().always(function(){delete l.elem}),l=function(){if(i)return!1;var t=Xn||Kn(),n=Math.max(0,u.startTime+u.duration-t),r=n/u.duration||0,o=1-r,a=0,l=u.tweens.length;for(;l>a;a++)u.tweens[a].run(o);return s.notifyWith(e,[u,o,n]),1>o&&l?n:(s.resolveWith(e,[u]),!1)},u=s.promise({elem:e,props:x.extend({},t),opts:x.extend(!0,{specialEasing:{}},n),originalProperties:t,originalOptions:n,startTime:Xn||Kn(),duration:n.duration,tweens:[],createTween:function(t,n){var r=x.Tween(e,u.opts,t,n,u.opts.specialEasing[t]||u.opts.easing);return u.tweens.push(r),r},stop:function(t){var n=0,r=t?u.tweens.length:0;if(i)return this;for(i=!0;r>n;n++)u.tweens[n].run(1);return t?s.resolveWith(e,[u,t]):s.rejectWith(e,[u,t]),this}}),c=u.props;for(tr(c,u.opts.specialEasing);a>o;o++)if(r=Gn[o].call(u,e,c,u.opts))return r;return x.map(c,Zn,u),x.isFunction(u.opts.start)&&u.opts.start.call(e,u),x.fx.timer(x.extend(l,{elem:e,anim:u,queue:u.opts.queue})),u.progress(u.opts.progress).done(u.opts.done,u.opts.complete).fail(u.opts.fail).always(u.opts.always)}function tr(e,t){var n,r,i,o,a;for(n in e)if(r=x.camelCase(n),i=t[r],o=e[n],x.isArray(o)&&(i=o[1],o=e[n]=o[0]),n!==r&&(e[r]=o,delete e[n]),a=x.cssHooks[r],a&&"expand"in a){o=a.expand(o),delete e[r];for(n in o)n in e||(e[n]=o[n],t[n]=i)}else t[r]=i}x.Animation=x.extend(er,{tweener:function(e,t){x.isFunction(e)?(t=e,e=["*"]):e=e.split(" ");var n,r=0,i=e.length;for(;i>r;r++)n=e[r],Qn[n]=Qn[n]||[],Qn[n].unshift(t)},prefilter:function(e,t){t?Gn.unshift(e):Gn.push(e)}});function nr(e,t,n){var r,i,o,a,s,l,u=this,c={},p=e.style,f=e.nodeType&&nn(e),d=x._data(e,"fxshow");n.queue||(s=x._queueHooks(e,"fx"),null==s.unqueued&&(s.unqueued=0,l=s.empty.fire,s.empty.fire=function(){s.unqueued||l()}),s.unqueued++,u.always(function(){u.always(function(){s.unqueued--,x.queue(e,"fx").length||s.empty.fire()})})),1===e.nodeType&&("height"in t||"width"in t)&&(n.overflow=[p.overflow,p.overflowX,p.overflowY],"inline"===x.css(e,"display")&&"none"===x.css(e,"float")&&(x.support.inlineBlockNeedsLayout&&"inline"!==ln(e.nodeName)?p.zoom=1:p.display="inline-block")),n.overflow&&(p.overflow="hidden",x.support.shrinkWrapBlocks||u.always(function(){p.overflow=n.overflow[0],p.overflowX=n.overflow[1],p.overflowY=n.overflow[2]}));for(r in t)if(i=t[r],Vn.exec(i)){if(delete t[r],o=o||"toggle"===i,i===(f?"hide":"show"))continue;c[r]=d&&d[r]||x.style(e,r)}if(!x.isEmptyObject(c)){d?"hidden"in d&&(f=d.hidden):d=x._data(e,"fxshow",{}),o&&(d.hidden=!f),f?x(e).show():u.done(function(){x(e).hide()}),u.done(function(){var t;x._removeData(e,"fxshow");for(t in c)x.style(e,t,c[t])});for(r in c)a=Zn(f?d[r]:0,r,u),r in d||(d[r]=a.start,f&&(a.end=a.start,a.start="width"===r||"height"===r?1:0))}}function rr(e,t,n,r,i){return new rr.prototype.init(e,t,n,r,i)}x.Tween=rr,rr.prototype={constructor:rr,init:function(e,t,n,r,i,o){this.elem=e,this.prop=n,this.easing=i||"swing",this.options=t,this.start=this.now=this.cur(),this.end=r,this.unit=o||(x.cssNumber[n]?"":"px")},cur:function(){var e=rr.propHooks[this.prop];return e&&e.get?e.get(this):rr.propHooks._default.get(this)},run:function(e){var t,n=rr.propHooks[this.prop];return this.pos=t=this.options.duration?x.easing[this.easing](e,this.options.duration*e,0,1,this.options.duration):e,this.now=(this.end-this.start)*t+this.start,this.options.step&&this.options.step.call(this.elem,this.now,this),n&&n.set?n.set(this):rr.propHooks._default.set(this),this}},rr.prototype.init.prototype=rr.prototype,rr.propHooks={_default:{get:function(e){var t;return null==e.elem[e.prop]||e.elem.style&&null!=e.elem.style[e.prop]?(t=x.css(e.elem,e.prop,""),t&&"auto"!==t?t:0):e.elem[e.prop]},set:function(e){x.fx.step[e.prop]?x.fx.step[e.prop](e):e.elem.style&&(null!=e.elem.style[x.cssProps[e.prop]]||x.cssHooks[e.prop])?x.style(e.elem,e.prop,e.now+e.unit):e.elem[e.prop]=e.now}}},rr.propHooks.scrollTop=rr.propHooks.scrollLeft={set:function(e){e.elem.nodeType&&e.elem.parentNode&&(e.elem[e.prop]=e.now)}},x.each(["toggle","show","hide"],function(e,t){var n=x.fn[t];x.fn[t]=function(e,r,i){return null==e||"boolean"==typeof e?n.apply(this,arguments):this.animate(ir(t,!0),e,r,i)}}),x.fn.extend({fadeTo:function(e,t,n,r){return this.filter(nn).css("opacity",0).show().end().animate({opacity:t},e,n,r)},animate:function(e,t,n,r){var i=x.isEmptyObject(e),o=x.speed(t,n,r),a=function(){var t=er(this,x.extend({},e),o);(i||x._data(this,"finish"))&&t.stop(!0)};return a.finish=a,i||o.queue===!1?this.each(a):this.queue(o.queue,a)},stop:function(e,n,r){var i=function(e){var t=e.stop;delete e.stop,t(r)};return"string"!=typeof e&&(r=n,n=e,e=t),n&&e!==!1&&this.queue(e||"fx",[]),this.each(function(){var t=!0,n=null!=e&&e+"queueHooks",o=x.timers,a=x._data(this);if(n)a[n]&&a[n].stop&&i(a[n]);else for(n in a)a[n]&&a[n].stop&&Jn.test(n)&&i(a[n]);for(n=o.length;n--;)o[n].elem!==this||null!=e&&o[n].queue!==e||(o[n].anim.stop(r),t=!1,o.splice(n,1));(t||!r)&&x.dequeue(this,e)})},finish:function(e){return e!==!1&&(e=e||"fx"),this.each(function(){var t,n=x._data(this),r=n[e+"queue"],i=n[e+"queueHooks"],o=x.timers,a=r?r.length:0;for(n.finish=!0,x.queue(this,e,[]),i&&i.stop&&i.stop.call(this,!0),t=o.length;t--;)o[t].elem===this&&o[t].queue===e&&(o[t].anim.stop(!0),o.splice(t,1));for(t=0;a>t;t++)r[t]&&r[t].finish&&r[t].finish.call(this);delete n.finish})}});function ir(e,t){var n,r={height:e},i=0;for(t=t?1:0;4>i;i+=2-t)n=Zt[i],r["margin"+n]=r["padding"+n]=e;return t&&(r.opacity=r.width=e),r}x.each({slideDown:ir("show"),slideUp:ir("hide"),slideToggle:ir("toggle"),fadeIn:{opacity:"show"},fadeOut:{opacity:"hide"},fadeToggle:{opacity:"toggle"}},function(e,t){x.fn[e]=function(e,n,r){return this.animate(t,e,n,r)}}),x.speed=function(e,t,n){var r=e&&"object"==typeof e?x.extend({},e):{complete:n||!n&&t||x.isFunction(e)&&e,duration:e,easing:n&&t||t&&!x.isFunction(t)&&t};return r.duration=x.fx.off?0:"number"==typeof r.duration?r.duration:r.duration in x.fx.speeds?x.fx.speeds[r.duration]:x.fx.speeds._default,(null==r.queue||r.queue===!0)&&(r.queue="fx"),r.old=r.complete,r.complete=function(){x.isFunction(r.old)&&r.old.call(this),r.queue&&x.dequeue(this,r.queue)},r},x.easing={linear:function(e){return e},swing:function(e){return.5-Math.cos(e*Math.PI)/2}},x.timers=[],x.fx=rr.prototype.init,x.fx.tick=function(){var e,n=x.timers,r=0;for(Xn=x.now();n.length>r;r++)e=n[r],e()||n[r]!==e||n.splice(r--,1);n.length||x.fx.stop(),Xn=t},x.fx.timer=function(e){e()&&x.timers.push(e)&&x.fx.start()},x.fx.interval=13,x.fx.start=function(){Un||(Un=setInterval(x.fx.tick,x.fx.interval))},x.fx.stop=function(){clearInterval(Un),Un=null},x.fx.speeds={slow:600,fast:200,_default:400},x.fx.step={},x.expr&&x.expr.filters&&(x.expr.filters.animated=function(e){return x.grep(x.timers,function(t){return e===t.elem}).length}),x.fn.offset=function(e){if(arguments.length)return e===t?this:this.each(function(t){x.offset.setOffset(this,e,t)});var n,r,o={top:0,left:0},a=this[0],s=a&&a.ownerDocument;if(s)return n=s.documentElement,x.contains(n,a)?(typeof a.getBoundingClientRect!==i&&(o=a.getBoundingClientRect()),r=or(s),{top:o.top+(r.pageYOffset||n.scrollTop)-(n.clientTop||0),left:o.left+(r.pageXOffset||n.scrollLeft)-(n.clientLeft||0)}):o},x.offset={setOffset:function(e,t,n){var r=x.css(e,"position");"static"===r&&(e.style.position="relative");var i=x(e),o=i.offset(),a=x.css(e,"top"),s=x.css(e,"left"),l=("absolute"===r||"fixed"===r)&&x.inArray("auto",[a,s])>-1,u={},c={},p,f;l?(c=i.position(),p=c.top,f=c.left):(p=parseFloat(a)||0,f=parseFloat(s)||0),x.isFunction(t)&&(t=t.call(e,n,o)),null!=t.top&&(u.top=t.top-o.top+p),null!=t.left&&(u.left=t.left-o.left+f),"using"in t?t.using.call(e,u):i.css(u)}},x.fn.extend({position:function(){if(this[0]){var e,t,n={top:0,left:0},r=this[0];return"fixed"===x.css(r,"position")?t=r.getBoundingClientRect():(e=this.offsetParent(),t=this.offset(),x.nodeName(e[0],"html")||(n=e.offset()),n.top+=x.css(e[0],"borderTopWidth",!0),n.left+=x.css(e[0],"borderLeftWidth",!0)),{top:t.top-n.top-x.css(r,"marginTop",!0),left:t.left-n.left-x.css(r,"marginLeft",!0)}}},offsetParent:function(){return this.map(function(){var e=this.offsetParent||s;while(e&&!x.nodeName(e,"html")&&"static"===x.css(e,"position"))e=e.offsetParent;return e||s})}}),x.each({scrollLeft:"pageXOffset",scrollTop:"pageYOffset"},function(e,n){var r=/Y/.test(n);x.fn[e]=function(i){return x.access(this,function(e,i,o){var a=or(e);return o===t?a?n in a?a[n]:a.document.documentElement[i]:e[i]:(a?a.scrollTo(r?x(a).scrollLeft():o,r?o:x(a).scrollTop()):e[i]=o,t)},e,i,arguments.length,null)}});function or(e){return x.isWindow(e)?e:9===e.nodeType?e.defaultView||e.parentWindow:!1}x.each({Height:"height",Width:"width"},function(e,n){x.each({padding:"inner"+e,content:n,"":"outer"+e},function(r,i){x.fn[i]=function(i,o){var a=arguments.length&&(r||"boolean"!=typeof i),s=r||(i===!0||o===!0?"margin":"border");return x.access(this,function(n,r,i){var o;return x.isWindow(n)?n.document.documentElement["client"+e]:9===n.nodeType?(o=n.documentElement,Math.max(n.body["scroll"+e],o["scroll"+e],n.body["offset"+e],o["offset"+e],o["client"+e])):i===t?x.css(n,r,s):x.style(n,r,i,s)},n,a?i:t,a,null)}})}),x.fn.size=function(){return this.length},x.fn.andSelf=x.fn.addBack,"object"==typeof module&&module&&"object"==typeof module.exports?module.exports=x:(e.jQuery=e.$=x,"function"==typeof define&&define.amd&&define("jquery",[],function(){return x}))})(window);
piton/design/chip/tile/ariane/docs/js/bootstrap.min.js:6:if("undefined"==typeof jQuery)throw new Error("Bootstrap's JavaScript requires jQuery");+function(a){"use strict";var b=a.fn.jquery.split(" ")[0].split(".");if(b[0]<2&&b[1]<9||1==b[0]&&9==b[1]&&b[2]<1||b[0]>3)throw new Error("Bootstrap's JavaScript requires jQuery version 1.9.1 or higher, but lower than version 4")}(jQuery),+function(a){"use strict";function b(){var a=document.createElement("bootstrap"),b={WebkitTransition:"webkitTransitionEnd",MozTransition:"transitionend",OTransition:"oTransitionEnd otransitionend",transition:"transitionend"};for(var c in b)if(void 0!==a.style[c])return{end:b[c]};return!1}a.fn.emulateTransitionEnd=function(b){var c=!1,d=this;a(this).one("bsTransitionEnd",function(){c=!0});var e=function(){c||a(d).trigger(a.support.transition.end)};return setTimeout(e,b),this},a(function(){a.support.transition=b(),a.support.transition&&(a.event.special.bsTransitionEnd={bindType:a.support.transition.end,delegateType:a.support.transition.end,handle:function(b){if(a(b.target).is(this))return b.handleObj.handler.apply(this,arguments)}})})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var c=a(this),e=c.data("bs.alert");e||c.data("bs.alert",e=new d(this)),"string"==typeof b&&e[b].call(c)})}var c='[data-dismiss="alert"]',d=function(b){a(b).on("click",c,this.close)};d.VERSION="3.3.7",d.TRANSITION_DURATION=150,d.prototype.close=function(b){function c(){g.detach().trigger("closed.bs.alert").remove()}var e=a(this),f=e.attr("data-target");f||(f=e.attr("href"),f=f&&f.replace(/.*(?=#[^\s]*$)/,""));var g=a("#"===f?[]:f);b&&b.preventDefault(),g.length||(g=e.closest(".alert")),g.trigger(b=a.Event("close.bs.alert")),b.isDefaultPrevented()||(g.removeClass("in"),a.support.transition&&g.hasClass("fade")?g.one("bsTransitionEnd",c).emulateTransitionEnd(d.TRANSITION_DURATION):c())};var e=a.fn.alert;a.fn.alert=b,a.fn.alert.Constructor=d,a.fn.alert.noConflict=function(){return a.fn.alert=e,this},a(document).on("click.bs.alert.data-api",c,d.prototype.close)}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.button"),f="object"==typeof b&&b;e||d.data("bs.button",e=new c(this,f)),"toggle"==b?e.toggle():b&&e.setState(b)})}var c=function(b,d){this.$element=a(b),this.options=a.extend({},c.DEFAULTS,d),this.isLoading=!1};c.VERSION="3.3.7",c.DEFAULTS={loadingText:"loading..."},c.prototype.setState=function(b){var c="disabled",d=this.$element,e=d.is("input")?"val":"html",f=d.data();b+="Text",null==f.resetText&&d.data("resetText",d[e]()),setTimeout(a.proxy(function(){d[e](null==f[b]?this.options[b]:f[b]),"loadingText"==b?(this.isLoading=!0,d.addClass(c).attr(c,c).prop(c,!0)):this.isLoading&&(this.isLoading=!1,d.removeClass(c).removeAttr(c).prop(c,!1))},this),0)},c.prototype.toggle=function(){var a=!0,b=this.$element.closest('[data-toggle="buttons"]');if(b.length){var c=this.$element.find("input");"radio"==c.prop("type")?(c.prop("checked")&&(a=!1),b.find(".active").removeClass("active"),this.$element.addClass("active")):"checkbox"==c.prop("type")&&(c.prop("checked")!==this.$element.hasClass("active")&&(a=!1),this.$element.toggleClass("active")),c.prop("checked",this.$element.hasClass("active")),a&&c.trigger("change")}else this.$element.attr("aria-pressed",!this.$element.hasClass("active")),this.$element.toggleClass("active")};var d=a.fn.button;a.fn.button=b,a.fn.button.Constructor=c,a.fn.button.noConflict=function(){return a.fn.button=d,this},a(document).on("click.bs.button.data-api",'[data-toggle^="button"]',function(c){var d=a(c.target).closest(".btn");b.call(d,"toggle"),a(c.target).is('input[type="radio"], input[type="checkbox"]')||(c.preventDefault(),d.is("input,button")?d.trigger("focus"):d.find("input:visible,button:visible").first().trigger("focus"))}).on("focus.bs.button.data-api blur.bs.button.data-api",'[data-toggle^="button"]',function(b){a(b.target).closest(".btn").toggleClass("focus",/^focus(in)?$/.test(b.type))})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.carousel"),f=a.extend({},c.DEFAULTS,d.data(),"object"==typeof b&&b),g="string"==typeof b?b:f.slide;e||d.data("bs.carousel",e=new c(this,f)),"number"==typeof b?e.to(b):g?e[g]():f.interval&&e.pause().cycle()})}var c=function(b,c){this.$element=a(b),this.$indicators=this.$element.find(".carousel-indicators"),this.options=c,this.paused=null,this.sliding=null,this.interval=null,this.$active=null,this.$items=null,this.options.keyboard&&this.$element.on("keydown.bs.carousel",a.proxy(this.keydown,this)),"hover"==this.options.pause&&!("ontouchstart"in document.documentElement)&&this.$element.on("mouseenter.bs.carousel",a.proxy(this.pause,this)).on("mouseleave.bs.carousel",a.proxy(this.cycle,this))};c.VERSION="3.3.7",c.TRANSITION_DURATION=600,c.DEFAULTS={interval:5e3,pause:"hover",wrap:!0,keyboard:!0},c.prototype.keydown=function(a){if(!/input|textarea/i.test(a.target.tagName)){switch(a.which){case 37:this.prev();break;case 39:this.next();break;default:return}a.preventDefault()}},c.prototype.cycle=function(b){return b||(this.paused=!1),this.interval&&clearInterval(this.interval),this.options.interval&&!this.paused&&(this.interval=setInterval(a.proxy(this.next,this),this.options.interval)),this},c.prototype.getItemIndex=function(a){return this.$items=a.parent().children(".item"),this.$items.index(a||this.$active)},c.prototype.getItemForDirection=function(a,b){var c=this.getItemIndex(b),d="prev"==a&&0===c||"next"==a&&c==this.$items.length-1;if(d&&!this.options.wrap)return b;var e="prev"==a?-1:1,f=(c+e)%this.$items.length;return this.$items.eq(f)},c.prototype.to=function(a){var b=this,c=this.getItemIndex(this.$active=this.$element.find(".item.active"));if(!(a>this.$items.length-1||a<0))return this.sliding?this.$element.one("slid.bs.carousel",function(){b.to(a)}):c==a?this.pause().cycle():this.slide(a>c?"next":"prev",this.$items.eq(a))},c.prototype.pause=function(b){return b||(this.paused=!0),this.$element.find(".next, .prev").length&&a.support.transition&&(this.$element.trigger(a.support.transition.end),this.cycle(!0)),this.interval=clearInterval(this.interval),this},c.prototype.next=function(){if(!this.sliding)return this.slide("next")},c.prototype.prev=function(){if(!this.sliding)return this.slide("prev")},c.prototype.slide=function(b,d){var e=this.$element.find(".item.active"),f=d||this.getItemForDirection(b,e),g=this.interval,h="next"==b?"left":"right",i=this;if(f.hasClass("active"))return this.sliding=!1;var j=f[0],k=a.Event("slide.bs.carousel",{relatedTarget:j,direction:h});if(this.$element.trigger(k),!k.isDefaultPrevented()){if(this.sliding=!0,g&&this.pause(),this.$indicators.length){this.$indicators.find(".active").removeClass("active");var l=a(this.$indicators.children()[this.getItemIndex(f)]);l&&l.addClass("active")}var m=a.Event("slid.bs.carousel",{relatedTarget:j,direction:h});return a.support.transition&&this.$element.hasClass("slide")?(f.addClass(b),f[0].offsetWidth,e.addClass(h),f.addClass(h),e.one("bsTransitionEnd",function(){f.removeClass([b,h].join(" ")).addClass("active"),e.removeClass(["active",h].join(" ")),i.sliding=!1,setTimeout(function(){i.$element.trigger(m)},0)}).emulateTransitionEnd(c.TRANSITION_DURATION)):(e.removeClass("active"),f.addClass("active"),this.sliding=!1,this.$element.trigger(m)),g&&this.cycle(),this}};var d=a.fn.carousel;a.fn.carousel=b,a.fn.carousel.Constructor=c,a.fn.carousel.noConflict=function(){return a.fn.carousel=d,this};var e=function(c){var d,e=a(this),f=a(e.attr("data-target")||(d=e.attr("href"))&&d.replace(/.*(?=#[^\s]+$)/,""));if(f.hasClass("carousel")){var g=a.extend({},f.data(),e.data()),h=e.attr("data-slide-to");h&&(g.interval=!1),b.call(f,g),h&&f.data("bs.carousel").to(h),c.preventDefault()}};a(document).on("click.bs.carousel.data-api","[data-slide]",e).on("click.bs.carousel.data-api","[data-slide-to]",e),a(window).on("load",function(){a('[data-ride="carousel"]').each(function(){var c=a(this);b.call(c,c.data())})})}(jQuery),+function(a){"use strict";function b(b){var c,d=b.attr("data-target")||(c=b.attr("href"))&&c.replace(/.*(?=#[^\s]+$)/,"");return a(d)}function c(b){return this.each(function(){var c=a(this),e=c.data("bs.collapse"),f=a.extend({},d.DEFAULTS,c.data(),"object"==typeof b&&b);!e&&f.toggle&&/show|hide/.test(b)&&(f.toggle=!1),e||c.data("bs.collapse",e=new d(this,f)),"string"==typeof b&&e[b]()})}var d=function(b,c){this.$element=a(b),this.options=a.extend({},d.DEFAULTS,c),this.$trigger=a('[data-toggle="collapse"][href="#'+b.id+'"],[data-toggle="collapse"][data-target="#'+b.id+'"]'),this.transitioning=null,this.options.parent?this.$parent=this.getParent():this.addAriaAndCollapsedClass(this.$element,this.$trigger),this.options.toggle&&this.toggle()};d.VERSION="3.3.7",d.TRANSITION_DURATION=350,d.DEFAULTS={toggle:!0},d.prototype.dimension=function(){var a=this.$element.hasClass("width");return a?"width":"height"},d.prototype.show=function(){if(!this.transitioning&&!this.$element.hasClass("in")){var b,e=this.$parent&&this.$parent.children(".panel").children(".in, .collapsing");if(!(e&&e.length&&(b=e.data("bs.collapse"),b&&b.transitioning))){var f=a.Event("show.bs.collapse");if(this.$element.trigger(f),!f.isDefaultPrevented()){e&&e.length&&(c.call(e,"hide"),b||e.data("bs.collapse",null));var g=this.dimension();this.$element.removeClass("collapse").addClass("collapsing")[g](0).attr("aria-expanded",!0),this.$trigger.removeClass("collapsed").attr("aria-expanded",!0),this.transitioning=1;var h=function(){this.$element.removeClass("collapsing").addClass("collapse in")[g](""),this.transitioning=0,this.$element.trigger("shown.bs.collapse")};if(!a.support.transition)return h.call(this);var i=a.camelCase(["scroll",g].join("-"));this.$element.one("bsTransitionEnd",a.proxy(h,this)).emulateTransitionEnd(d.TRANSITION_DURATION)[g](this.$element[0][i])}}}},d.prototype.hide=function(){if(!this.transitioning&&this.$element.hasClass("in")){var b=a.Event("hide.bs.collapse");if(this.$element.trigger(b),!b.isDefaultPrevented()){var c=this.dimension();this.$element[c](this.$element[c]())[0].offsetHeight,this.$element.addClass("collapsing").removeClass("collapse in").attr("aria-expanded",!1),this.$trigger.addClass("collapsed").attr("aria-expanded",!1),this.transitioning=1;var e=function(){this.transitioning=0,this.$element.removeClass("collapsing").addClass("collapse").trigger("hidden.bs.collapse")};return a.support.transition?void this.$element[c](0).one("bsTransitionEnd",a.proxy(e,this)).emulateTransitionEnd(d.TRANSITION_DURATION):e.call(this)}}},d.prototype.toggle=function(){this[this.$element.hasClass("in")?"hide":"show"]()},d.prototype.getParent=function(){return a(this.options.parent).find('[data-toggle="collapse"][data-parent="'+this.options.parent+'"]').each(a.proxy(function(c,d){var e=a(d);this.addAriaAndCollapsedClass(b(e),e)},this)).end()},d.prototype.addAriaAndCollapsedClass=function(a,b){var c=a.hasClass("in");a.attr("aria-expanded",c),b.toggleClass("collapsed",!c).attr("aria-expanded",c)};var e=a.fn.collapse;a.fn.collapse=c,a.fn.collapse.Constructor=d,a.fn.collapse.noConflict=function(){return a.fn.collapse=e,this},a(document).on("click.bs.collapse.data-api",'[data-toggle="collapse"]',function(d){var e=a(this);e.attr("data-target")||d.preventDefault();var f=b(e),g=f.data("bs.collapse"),h=g?"toggle":e.data();c.call(f,h)})}(jQuery),+function(a){"use strict";function b(b){var c=b.attr("data-target");c||(c=b.attr("href"),c=c&&/#[A-Za-z]/.test(c)&&c.replace(/.*(?=#[^\s]*$)/,""));var d=c&&a(c);return d&&d.length?d:b.parent()}function c(c){c&&3===c.which||(a(e).remove(),a(f).each(function(){var d=a(this),e=b(d),f={relatedTarget:this};e.hasClass("open")&&(c&&"click"==c.type&&/input|textarea/i.test(c.target.tagName)&&a.contains(e[0],c.target)||(e.trigger(c=a.Event("hide.bs.dropdown",f)),c.isDefaultPrevented()||(d.attr("aria-expanded","false"),e.removeClass("open").trigger(a.Event("hidden.bs.dropdown",f)))))}))}function d(b){return this.each(function(){var c=a(this),d=c.data("bs.dropdown");d||c.data("bs.dropdown",d=new g(this)),"string"==typeof b&&d[b].call(c)})}var e=".dropdown-backdrop",f='[data-toggle="dropdown"]',g=function(b){a(b).on("click.bs.dropdown",this.toggle)};g.VERSION="3.3.7",g.prototype.toggle=function(d){var e=a(this);if(!e.is(".disabled, :disabled")){var f=b(e),g=f.hasClass("open");if(c(),!g){"ontouchstart"in document.documentElement&&!f.closest(".navbar-nav").length&&a(document.createElement("div")).addClass("dropdown-backdrop").insertAfter(a(this)).on("click",c);var h={relatedTarget:this};if(f.trigger(d=a.Event("show.bs.dropdown",h)),d.isDefaultPrevented())return;e.trigger("focus").attr("aria-expanded","true"),f.toggleClass("open").trigger(a.Event("shown.bs.dropdown",h))}return!1}},g.prototype.keydown=function(c){if(/(38|40|27|32)/.test(c.which)&&!/input|textarea/i.test(c.target.tagName)){var d=a(this);if(c.preventDefault(),c.stopPropagation(),!d.is(".disabled, :disabled")){var e=b(d),g=e.hasClass("open");if(!g&&27!=c.which||g&&27==c.which)return 27==c.which&&e.find(f).trigger("focus"),d.trigger("click");var h=" li:not(.disabled):visible a",i=e.find(".dropdown-menu"+h);if(i.length){var j=i.index(c.target);38==c.which&&j>0&&j--,40==c.which&&j<i.length-1&&j++,~j||(j=0),i.eq(j).trigger("focus")}}}};var h=a.fn.dropdown;a.fn.dropdown=d,a.fn.dropdown.Constructor=g,a.fn.dropdown.noConflict=function(){return a.fn.dropdown=h,this},a(document).on("click.bs.dropdown.data-api",c).on("click.bs.dropdown.data-api",".dropdown form",function(a){a.stopPropagation()}).on("click.bs.dropdown.data-api",f,g.prototype.toggle).on("keydown.bs.dropdown.data-api",f,g.prototype.keydown).on("keydown.bs.dropdown.data-api",".dropdown-menu",g.prototype.keydown)}(jQuery),+function(a){"use strict";function b(b,d){return this.each(function(){var e=a(this),f=e.data("bs.modal"),g=a.extend({},c.DEFAULTS,e.data(),"object"==typeof b&&b);f||e.data("bs.modal",f=new c(this,g)),"string"==typeof b?f[b](d):g.show&&f.show(d)})}var c=function(b,c){this.options=c,this.$body=a(document.body),this.$element=a(b),this.$dialog=this.$element.find(".modal-dialog"),this.$backdrop=null,this.isShown=null,this.originalBodyPad=null,this.scrollbarWidth=0,this.ignoreBackdropClick=!1,this.options.remote&&this.$element.find(".modal-content").load(this.options.remote,a.proxy(function(){this.$element.trigger("loaded.bs.modal")},this))};c.VERSION="3.3.7",c.TRANSITION_DURATION=300,c.BACKDROP_TRANSITION_DURATION=150,c.DEFAULTS={backdrop:!0,keyboard:!0,show:!0},c.prototype.toggle=function(a){return this.isShown?this.hide():this.show(a)},c.prototype.show=function(b){var d=this,e=a.Event("show.bs.modal",{relatedTarget:b});this.$element.trigger(e),this.isShown||e.isDefaultPrevented()||(this.isShown=!0,this.checkScrollbar(),this.setScrollbar(),this.$body.addClass("modal-open"),this.escape(),this.resize(),this.$element.on("click.dismiss.bs.modal",'[data-dismiss="modal"]',a.proxy(this.hide,this)),this.$dialog.on("mousedown.dismiss.bs.modal",function(){d.$element.one("mouseup.dismiss.bs.modal",function(b){a(b.target).is(d.$element)&&(d.ignoreBackdropClick=!0)})}),this.backdrop(function(){var e=a.support.transition&&d.$element.hasClass("fade");d.$element.parent().length||d.$element.appendTo(d.$body),d.$element.show().scrollTop(0),d.adjustDialog(),e&&d.$element[0].offsetWidth,d.$element.addClass("in"),d.enforceFocus();var f=a.Event("shown.bs.modal",{relatedTarget:b});e?d.$dialog.one("bsTransitionEnd",function(){d.$element.trigger("focus").trigger(f)}).emulateTransitionEnd(c.TRANSITION_DURATION):d.$element.trigger("focus").trigger(f)}))},c.prototype.hide=function(b){b&&b.preventDefault(),b=a.Event("hide.bs.modal"),this.$element.trigger(b),this.isShown&&!b.isDefaultPrevented()&&(this.isShown=!1,this.escape(),this.resize(),a(document).off("focusin.bs.modal"),this.$element.removeClass("in").off("click.dismiss.bs.modal").off("mouseup.dismiss.bs.modal"),this.$dialog.off("mousedown.dismiss.bs.modal"),a.support.transition&&this.$element.hasClass("fade")?this.$element.one("bsTransitionEnd",a.proxy(this.hideModal,this)).emulateTransitionEnd(c.TRANSITION_DURATION):this.hideModal())},c.prototype.enforceFocus=function(){a(document).off("focusin.bs.modal").on("focusin.bs.modal",a.proxy(function(a){document===a.target||this.$element[0]===a.target||this.$element.has(a.target).length||this.$element.trigger("focus")},this))},c.prototype.escape=function(){this.isShown&&this.options.keyboard?this.$element.on("keydown.dismiss.bs.modal",a.proxy(function(a){27==a.which&&this.hide()},this)):this.isShown||this.$element.off("keydown.dismiss.bs.modal")},c.prototype.resize=function(){this.isShown?a(window).on("resize.bs.modal",a.proxy(this.handleUpdate,this)):a(window).off("resize.bs.modal")},c.prototype.hideModal=function(){var a=this;this.$element.hide(),this.backdrop(function(){a.$body.removeClass("modal-open"),a.resetAdjustments(),a.resetScrollbar(),a.$element.trigger("hidden.bs.modal")})},c.prototype.removeBackdrop=function(){this.$backdrop&&this.$backdrop.remove(),this.$backdrop=null},c.prototype.backdrop=function(b){var d=this,e=this.$element.hasClass("fade")?"fade":"";if(this.isShown&&this.options.backdrop){var f=a.support.transition&&e;if(this.$backdrop=a(document.createElement("div")).addClass("modal-backdrop "+e).appendTo(this.$body),this.$element.on("click.dismiss.bs.modal",a.proxy(function(a){return this.ignoreBackdropClick?void(this.ignoreBackdropClick=!1):void(a.target===a.currentTarget&&("static"==this.options.backdrop?this.$element[0].focus():this.hide()))},this)),f&&this.$backdrop[0].offsetWidth,this.$backdrop.addClass("in"),!b)return;f?this.$backdrop.one("bsTransitionEnd",b).emulateTransitionEnd(c.BACKDROP_TRANSITION_DURATION):b()}else if(!this.isShown&&this.$backdrop){this.$backdrop.removeClass("in");var g=function(){d.removeBackdrop(),b&&b()};a.support.transition&&this.$element.hasClass("fade")?this.$backdrop.one("bsTransitionEnd",g).emulateTransitionEnd(c.BACKDROP_TRANSITION_DURATION):g()}else b&&b()},c.prototype.handleUpdate=function(){this.adjustDialog()},c.prototype.adjustDialog=function(){var a=this.$element[0].scrollHeight>document.documentElement.clientHeight;this.$element.css({paddingLeft:!this.bodyIsOverflowing&&a?this.scrollbarWidth:"",paddingRight:this.bodyIsOverflowing&&!a?this.scrollbarWidth:""})},c.prototype.resetAdjustments=function(){this.$element.css({paddingLeft:"",paddingRight:""})},c.prototype.checkScrollbar=function(){var a=window.innerWidth;if(!a){var b=document.documentElement.getBoundingClientRect();a=b.right-Math.abs(b.left)}this.bodyIsOverflowing=document.body.clientWidth<a,this.scrollbarWidth=this.measureScrollbar()},c.prototype.setScrollbar=function(){var a=parseInt(this.$body.css("padding-right")||0,10);this.originalBodyPad=document.body.style.paddingRight||"",this.bodyIsOverflowing&&this.$body.css("padding-right",a+this.scrollbarWidth)},c.prototype.resetScrollbar=function(){this.$body.css("padding-right",this.originalBodyPad)},c.prototype.measureScrollbar=function(){var a=document.createElement("div");a.className="modal-scrollbar-measure",this.$body.append(a);var b=a.offsetWidth-a.clientWidth;return this.$body[0].removeChild(a),b};var d=a.fn.modal;a.fn.modal=b,a.fn.modal.Constructor=c,a.fn.modal.noConflict=function(){return a.fn.modal=d,this},a(document).on("click.bs.modal.data-api",'[data-toggle="modal"]',function(c){var d=a(this),e=d.attr("href"),f=a(d.attr("data-target")||e&&e.replace(/.*(?=#[^\s]+$)/,"")),g=f.data("bs.modal")?"toggle":a.extend({remote:!/#/.test(e)&&e},f.data(),d.data());d.is("a")&&c.preventDefault(),f.one("show.bs.modal",function(a){a.isDefaultPrevented()||f.one("hidden.bs.modal",function(){d.is(":visible")&&d.trigger("focus")})}),b.call(f,g,this)})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.tooltip"),f="object"==typeof b&&b;!e&&/destroy|hide/.test(b)||(e||d.data("bs.tooltip",e=new c(this,f)),"string"==typeof b&&e[b]())})}var c=function(a,b){this.type=null,this.options=null,this.enabled=null,this.timeout=null,this.hoverState=null,this.$element=null,this.inState=null,this.init("tooltip",a,b)};c.VERSION="3.3.7",c.TRANSITION_DURATION=150,c.DEFAULTS={animation:!0,placement:"top",selector:!1,template:'<div class="tooltip" role="tooltip"><div class="tooltip-arrow"></div><div class="tooltip-inner"></div></div>',trigger:"hover focus",title:"",delay:0,html:!1,container:!1,viewport:{selector:"body",padding:0}},c.prototype.init=function(b,c,d){if(this.enabled=!0,this.type=b,this.$element=a(c),this.options=this.getOptions(d),this.$viewport=this.options.viewport&&a(a.isFunction(this.options.viewport)?this.options.viewport.call(this,this.$element):this.options.viewport.selector||this.options.viewport),this.inState={click:!1,hover:!1,focus:!1},this.$element[0]instanceof document.constructor&&!this.options.selector)throw new Error("`selector` option must be specified when initializing "+this.type+" on the window.document object!");for(var e=this.options.trigger.split(" "),f=e.length;f--;){var g=e[f];if("click"==g)this.$element.on("click."+this.type,this.options.selector,a.proxy(this.toggle,this));else if("manual"!=g){var h="hover"==g?"mouseenter":"focusin",i="hover"==g?"mouseleave":"focusout";this.$element.on(h+"."+this.type,this.options.selector,a.proxy(this.enter,this)),this.$element.on(i+"."+this.type,this.options.selector,a.proxy(this.leave,this))}}this.options.selector?this._options=a.extend({},this.options,{trigger:"manual",selector:""}):this.fixTitle()},c.prototype.getDefaults=function(){return c.DEFAULTS},c.prototype.getOptions=function(b){return b=a.extend({},this.getDefaults(),this.$element.data(),b),b.delay&&"number"==typeof b.delay&&(b.delay={show:b.delay,hide:b.delay}),b},c.prototype.getDelegateOptions=function(){var b={},c=this.getDefaults();return this._options&&a.each(this._options,function(a,d){c[a]!=d&&(b[a]=d)}),b},c.prototype.enter=function(b){var c=b instanceof this.constructor?b:a(b.currentTarget).data("bs."+this.type);return c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c)),b instanceof a.Event&&(c.inState["focusin"==b.type?"focus":"hover"]=!0),c.tip().hasClass("in")||"in"==c.hoverState?void(c.hoverState="in"):(clearTimeout(c.timeout),c.hoverState="in",c.options.delay&&c.options.delay.show?void(c.timeout=setTimeout(function(){"in"==c.hoverState&&c.show()},c.options.delay.show)):c.show())},c.prototype.isInStateTrue=function(){for(var a in this.inState)if(this.inState[a])return!0;return!1},c.prototype.leave=function(b){var c=b instanceof this.constructor?b:a(b.currentTarget).data("bs."+this.type);if(c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c)),b instanceof a.Event&&(c.inState["focusout"==b.type?"focus":"hover"]=!1),!c.isInStateTrue())return clearTimeout(c.timeout),c.hoverState="out",c.options.delay&&c.options.delay.hide?void(c.timeout=setTimeout(function(){"out"==c.hoverState&&c.hide()},c.options.delay.hide)):c.hide()},c.prototype.show=function(){var b=a.Event("show.bs."+this.type);if(this.hasContent()&&this.enabled){this.$element.trigger(b);var d=a.contains(this.$element[0].ownerDocument.documentElement,this.$element[0]);if(b.isDefaultPrevented()||!d)return;var e=this,f=this.tip(),g=this.getUID(this.type);this.setContent(),f.attr("id",g),this.$element.attr("aria-describedby",g),this.options.animation&&f.addClass("fade");var h="function"==typeof this.options.placement?this.options.placement.call(this,f[0],this.$element[0]):this.options.placement,i=/\s?auto?\s?/i,j=i.test(h);j&&(h=h.replace(i,"")||"top"),f.detach().css({top:0,left:0,display:"block"}).addClass(h).data("bs."+this.type,this),this.options.container?f.appendTo(this.options.container):f.insertAfter(this.$element),this.$element.trigger("inserted.bs."+this.type);var k=this.getPosition(),l=f[0].offsetWidth,m=f[0].offsetHeight;if(j){var n=h,o=this.getPosition(this.$viewport);h="bottom"==h&&k.bottom+m>o.bottom?"top":"top"==h&&k.top-m<o.top?"bottom":"right"==h&&k.right+l>o.width?"left":"left"==h&&k.left-l<o.left?"right":h,f.removeClass(n).addClass(h)}var p=this.getCalculatedOffset(h,k,l,m);this.applyPlacement(p,h);var q=function(){var a=e.hoverState;e.$element.trigger("shown.bs."+e.type),e.hoverState=null,"out"==a&&e.leave(e)};a.support.transition&&this.$tip.hasClass("fade")?f.one("bsTransitionEnd",q).emulateTransitionEnd(c.TRANSITION_DURATION):q()}},c.prototype.applyPlacement=function(b,c){var d=this.tip(),e=d[0].offsetWidth,f=d[0].offsetHeight,g=parseInt(d.css("margin-top"),10),h=parseInt(d.css("margin-left"),10);isNaN(g)&&(g=0),isNaN(h)&&(h=0),b.top+=g,b.left+=h,a.offset.setOffset(d[0],a.extend({using:function(a){d.css({top:Math.round(a.top),left:Math.round(a.left)})}},b),0),d.addClass("in");var i=d[0].offsetWidth,j=d[0].offsetHeight;"top"==c&&j!=f&&(b.top=b.top+f-j);var k=this.getViewportAdjustedDelta(c,b,i,j);k.left?b.left+=k.left:b.top+=k.top;var l=/top|bottom/.test(c),m=l?2*k.left-e+i:2*k.top-f+j,n=l?"offsetWidth":"offsetHeight";d.offset(b),this.replaceArrow(m,d[0][n],l)},c.prototype.replaceArrow=function(a,b,c){this.arrow().css(c?"left":"top",50*(1-a/b)+"%").css(c?"top":"left","")},c.prototype.setContent=function(){var a=this.tip(),b=this.getTitle();a.find(".tooltip-inner")[this.options.html?"html":"text"](b),a.removeClass("fade in top bottom left right")},c.prototype.hide=function(b){function d(){"in"!=e.hoverState&&f.detach(),e.$element&&e.$element.removeAttr("aria-describedby").trigger("hidden.bs."+e.type),b&&b()}var e=this,f=a(this.$tip),g=a.Event("hide.bs."+this.type);if(this.$element.trigger(g),!g.isDefaultPrevented())return f.removeClass("in"),a.support.transition&&f.hasClass("fade")?f.one("bsTransitionEnd",d).emulateTransitionEnd(c.TRANSITION_DURATION):d(),this.hoverState=null,this},c.prototype.fixTitle=function(){var a=this.$element;(a.attr("title")||"string"!=typeof a.attr("data-original-title"))&&a.attr("data-original-title",a.attr("title")||"").attr("title","")},c.prototype.hasContent=function(){return this.getTitle()},c.prototype.getPosition=function(b){b=b||this.$element;var c=b[0],d="BODY"==c.tagName,e=c.getBoundingClientRect();null==e.width&&(e=a.extend({},e,{width:e.right-e.left,height:e.bottom-e.top}));var f=window.SVGElement&&c instanceof window.SVGElement,g=d?{top:0,left:0}:f?null:b.offset(),h={scroll:d?document.documentElement.scrollTop||document.body.scrollTop:b.scrollTop()},i=d?{width:a(window).width(),height:a(window).height()}:null;return a.extend({},e,h,i,g)},c.prototype.getCalculatedOffset=function(a,b,c,d){return"bottom"==a?{top:b.top+b.height,left:b.left+b.width/2-c/2}:"top"==a?{top:b.top-d,left:b.left+b.width/2-c/2}:"left"==a?{top:b.top+b.height/2-d/2,left:b.left-c}:{top:b.top+b.height/2-d/2,left:b.left+b.width}},c.prototype.getViewportAdjustedDelta=function(a,b,c,d){var e={top:0,left:0};if(!this.$viewport)return e;var f=this.options.viewport&&this.options.viewport.padding||0,g=this.getPosition(this.$viewport);if(/right|left/.test(a)){var h=b.top-f-g.scroll,i=b.top+f-g.scroll+d;h<g.top?e.top=g.top-h:i>g.top+g.height&&(e.top=g.top+g.height-i)}else{var j=b.left-f,k=b.left+f+c;j<g.left?e.left=g.left-j:k>g.right&&(e.left=g.left+g.width-k)}return e},c.prototype.getTitle=function(){var a,b=this.$element,c=this.options;return a=b.attr("data-original-title")||("function"==typeof c.title?c.title.call(b[0]):c.title)},c.prototype.getUID=function(a){do a+=~~(1e6*Math.random());while(document.getElementById(a));return a},c.prototype.tip=function(){if(!this.$tip&&(this.$tip=a(this.options.template),1!=this.$tip.length))throw new Error(this.type+" `template` option must consist of exactly 1 top-level element!");return this.$tip},c.prototype.arrow=function(){return this.$arrow=this.$arrow||this.tip().find(".tooltip-arrow")},c.prototype.enable=function(){this.enabled=!0},c.prototype.disable=function(){this.enabled=!1},c.prototype.toggleEnabled=function(){this.enabled=!this.enabled},c.prototype.toggle=function(b){var c=this;b&&(c=a(b.currentTarget).data("bs."+this.type),c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c))),b?(c.inState.click=!c.inState.click,c.isInStateTrue()?c.enter(c):c.leave(c)):c.tip().hasClass("in")?c.leave(c):c.enter(c)},c.prototype.destroy=function(){var a=this;clearTimeout(this.timeout),this.hide(function(){a.$element.off("."+a.type).removeData("bs."+a.type),a.$tip&&a.$tip.detach(),a.$tip=null,a.$arrow=null,a.$viewport=null,a.$element=null})};var d=a.fn.tooltip;a.fn.tooltip=b,a.fn.tooltip.Constructor=c,a.fn.tooltip.noConflict=function(){return a.fn.tooltip=d,this}}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.popover"),f="object"==typeof b&&b;!e&&/destroy|hide/.test(b)||(e||d.data("bs.popover",e=new c(this,f)),"string"==typeof b&&e[b]())})}var c=function(a,b){this.init("popover",a,b)};if(!a.fn.tooltip)throw new Error("Popover requires tooltip.js");c.VERSION="3.3.7",c.DEFAULTS=a.extend({},a.fn.tooltip.Constructor.DEFAULTS,{placement:"right",trigger:"click",content:"",template:'<div class="popover" role="tooltip"><div class="arrow"></div><h3 class="popover-title"></h3><div class="popover-content"></div></div>'}),c.prototype=a.extend({},a.fn.tooltip.Constructor.prototype),c.prototype.constructor=c,c.prototype.getDefaults=function(){return c.DEFAULTS},c.prototype.setContent=function(){var a=this.tip(),b=this.getTitle(),c=this.getContent();a.find(".popover-title")[this.options.html?"html":"text"](b),a.find(".popover-content").children().detach().end()[this.options.html?"string"==typeof c?"html":"append":"text"](c),a.removeClass("fade top bottom left right in"),a.find(".popover-title").html()||a.find(".popover-title").hide()},c.prototype.hasContent=function(){return this.getTitle()||this.getContent()},c.prototype.getContent=function(){var a=this.$element,b=this.options;return a.attr("data-content")||("function"==typeof b.content?b.content.call(a[0]):b.content)},c.prototype.arrow=function(){return this.$arrow=this.$arrow||this.tip().find(".arrow")};var d=a.fn.popover;a.fn.popover=b,a.fn.popover.Constructor=c,a.fn.popover.noConflict=function(){return a.fn.popover=d,this}}(jQuery),+function(a){"use strict";function b(c,d){this.$body=a(document.body),this.$scrollElement=a(a(c).is(document.body)?window:c),this.options=a.extend({},b.DEFAULTS,d),this.selector=(this.options.target||"")+" .nav li > a",this.offsets=[],this.targets=[],this.activeTarget=null,this.scrollHeight=0,this.$scrollElement.on("scroll.bs.scrollspy",a.proxy(this.process,this)),this.refresh(),this.process()}function c(c){return this.each(function(){var d=a(this),e=d.data("bs.scrollspy"),f="object"==typeof c&&c;e||d.data("bs.scrollspy",e=new b(this,f)),"string"==typeof c&&e[c]()})}b.VERSION="3.3.7",b.DEFAULTS={offset:10},b.prototype.getScrollHeight=function(){return this.$scrollElement[0].scrollHeight||Math.max(this.$body[0].scrollHeight,document.documentElement.scrollHeight)},b.prototype.refresh=function(){var b=this,c="offset",d=0;this.offsets=[],this.targets=[],this.scrollHeight=this.getScrollHeight(),a.isWindow(this.$scrollElement[0])||(c="position",d=this.$scrollElement.scrollTop()),this.$body.find(this.selector).map(function(){var b=a(this),e=b.data("target")||b.attr("href"),f=/^#./.test(e)&&a(e);return f&&f.length&&f.is(":visible")&&[[f[c]().top+d,e]]||null}).sort(function(a,b){return a[0]-b[0]}).each(function(){b.offsets.push(this[0]),b.targets.push(this[1])})},b.prototype.process=function(){var a,b=this.$scrollElement.scrollTop()+this.options.offset,c=this.getScrollHeight(),d=this.options.offset+c-this.$scrollElement.height(),e=this.offsets,f=this.targets,g=this.activeTarget;if(this.scrollHeight!=c&&this.refresh(),b>=d)return g!=(a=f[f.length-1])&&this.activate(a);if(g&&b<e[0])return this.activeTarget=null,this.clear();for(a=e.length;a--;)g!=f[a]&&b>=e[a]&&(void 0===e[a+1]||b<e[a+1])&&this.activate(f[a])},b.prototype.activate=function(b){
piton/design/chip/tile/ariane/docs/js/bootstrap.min.js:7:this.activeTarget=b,this.clear();var c=this.selector+'[data-target="'+b+'"],'+this.selector+'[href="'+b+'"]',d=a(c).parents("li").addClass("active");d.parent(".dropdown-menu").length&&(d=d.closest("li.dropdown").addClass("active")),d.trigger("activate.bs.scrollspy")},b.prototype.clear=function(){a(this.selector).parentsUntil(this.options.target,".active").removeClass("active")};var d=a.fn.scrollspy;a.fn.scrollspy=c,a.fn.scrollspy.Constructor=b,a.fn.scrollspy.noConflict=function(){return a.fn.scrollspy=d,this},a(window).on("load.bs.scrollspy.data-api",function(){a('[data-spy="scroll"]').each(function(){var b=a(this);c.call(b,b.data())})})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.tab");e||d.data("bs.tab",e=new c(this)),"string"==typeof b&&e[b]()})}var c=function(b){this.element=a(b)};c.VERSION="3.3.7",c.TRANSITION_DURATION=150,c.prototype.show=function(){var b=this.element,c=b.closest("ul:not(.dropdown-menu)"),d=b.data("target");if(d||(d=b.attr("href"),d=d&&d.replace(/.*(?=#[^\s]*$)/,"")),!b.parent("li").hasClass("active")){var e=c.find(".active:last a"),f=a.Event("hide.bs.tab",{relatedTarget:b[0]}),g=a.Event("show.bs.tab",{relatedTarget:e[0]});if(e.trigger(f),b.trigger(g),!g.isDefaultPrevented()&&!f.isDefaultPrevented()){var h=a(d);this.activate(b.closest("li"),c),this.activate(h,h.parent(),function(){e.trigger({type:"hidden.bs.tab",relatedTarget:b[0]}),b.trigger({type:"shown.bs.tab",relatedTarget:e[0]})})}}},c.prototype.activate=function(b,d,e){function f(){g.removeClass("active").find("> .dropdown-menu > .active").removeClass("active").end().find('[data-toggle="tab"]').attr("aria-expanded",!1),b.addClass("active").find('[data-toggle="tab"]').attr("aria-expanded",!0),h?(b[0].offsetWidth,b.addClass("in")):b.removeClass("fade"),b.parent(".dropdown-menu").length&&b.closest("li.dropdown").addClass("active").end().find('[data-toggle="tab"]').attr("aria-expanded",!0),e&&e()}var g=d.find("> .active"),h=e&&a.support.transition&&(g.length&&g.hasClass("fade")||!!d.find("> .fade").length);g.length&&h?g.one("bsTransitionEnd",f).emulateTransitionEnd(c.TRANSITION_DURATION):f(),g.removeClass("in")};var d=a.fn.tab;a.fn.tab=b,a.fn.tab.Constructor=c,a.fn.tab.noConflict=function(){return a.fn.tab=d,this};var e=function(c){c.preventDefault(),b.call(a(this),"show")};a(document).on("click.bs.tab.data-api",'[data-toggle="tab"]',e).on("click.bs.tab.data-api",'[data-toggle="pill"]',e)}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.affix"),f="object"==typeof b&&b;e||d.data("bs.affix",e=new c(this,f)),"string"==typeof b&&e[b]()})}var c=function(b,d){this.options=a.extend({},c.DEFAULTS,d),this.$target=a(this.options.target).on("scroll.bs.affix.data-api",a.proxy(this.checkPosition,this)).on("click.bs.affix.data-api",a.proxy(this.checkPositionWithEventLoop,this)),this.$element=a(b),this.affixed=null,this.unpin=null,this.pinnedOffset=null,this.checkPosition()};c.VERSION="3.3.7",c.RESET="affix affix-top affix-bottom",c.DEFAULTS={offset:0,target:window},c.prototype.getState=function(a,b,c,d){var e=this.$target.scrollTop(),f=this.$element.offset(),g=this.$target.height();if(null!=c&&"top"==this.affixed)return e<c&&"top";if("bottom"==this.affixed)return null!=c?!(e+this.unpin<=f.top)&&"bottom":!(e+g<=a-d)&&"bottom";var h=null==this.affixed,i=h?e:f.top,j=h?g:b;return null!=c&&e<=c?"top":null!=d&&i+j>=a-d&&"bottom"},c.prototype.getPinnedOffset=function(){if(this.pinnedOffset)return this.pinnedOffset;this.$element.removeClass(c.RESET).addClass("affix");var a=this.$target.scrollTop(),b=this.$element.offset();return this.pinnedOffset=b.top-a},c.prototype.checkPositionWithEventLoop=function(){setTimeout(a.proxy(this.checkPosition,this),1)},c.prototype.checkPosition=function(){if(this.$element.is(":visible")){var b=this.$element.height(),d=this.options.offset,e=d.top,f=d.bottom,g=Math.max(a(document).height(),a(document.body).height());"object"!=typeof d&&(f=e=d),"function"==typeof e&&(e=d.top(this.$element)),"function"==typeof f&&(f=d.bottom(this.$element));var h=this.getState(g,b,e,f);if(this.affixed!=h){null!=this.unpin&&this.$element.css("top","");var i="affix"+(h?"-"+h:""),j=a.Event(i+".bs.affix");if(this.$element.trigger(j),j.isDefaultPrevented())return;this.affixed=h,this.unpin="bottom"==h?this.getPinnedOffset():null,this.$element.removeClass(c.RESET).addClass(i).trigger(i.replace("affix","affixed")+".bs.affix")}"bottom"==h&&this.$element.offset({top:g-b-f})}};var d=a.fn.affix;a.fn.affix=b,a.fn.affix.Constructor=c,a.fn.affix.noConflict=function(){return a.fn.affix=d,this},a(window).on("load",function(){a('[data-spy="affix"]').each(function(){var c=a(this),d=c.data();d.offset=d.offset||{},null!=d.offsetBottom&&(d.offset.bottom=d.offsetBottom),null!=d.offsetTop&&(d.offset.top=d.offsetTop),b.call(c,d)})})}(jQuery);
piton/design/chip/tile/ariane/docs/js/typeahead.bundle.min.js:7:!function(a,b){"function"==typeof define&&define.amd?define("bloodhound",["jquery"],function(c){return a.Bloodhound=b(c)}):"object"==typeof exports?module.exports=b(require("jquery")):a.Bloodhound=b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c="0.11.1",d=function(){"use strict";function a(a){return a=b.toStr(a),a?a.split(/\s+/):[]}function c(a){return a=b.toStr(a),a?a.split(/\W+/):[]}function d(a){return function(c){return c=b.isArray(c)?c:[].slice.call(arguments,0),function(d){var e=[];return b.each(c,function(c){e=e.concat(a(b.toStr(d[c])))}),e}}}return{nonword:c,whitespace:a,obj:{nonword:d(c),whitespace:d(a)}}}(),e=function(){"use strict";function c(c){this.maxSize=b.isNumber(c)?c:100,this.reset(),this.maxSize<=0&&(this.set=this.get=a.noop)}function d(){this.head=this.tail=null}function e(a,b){this.key=a,this.val=b,this.prev=this.next=null}return b.mixin(c.prototype,{set:function(a,b){var c,d=this.list.tail;this.size>=this.maxSize&&(this.list.remove(d),delete this.hash[d.key],this.size--),(c=this.hash[a])?(c.val=b,this.list.moveToFront(c)):(c=new e(a,b),this.list.add(c),this.hash[a]=c,this.size++)},get:function(a){var b=this.hash[a];return b?(this.list.moveToFront(b),b.val):void 0},reset:function(){this.size=0,this.hash={},this.list=new d}}),b.mixin(d.prototype,{add:function(a){this.head&&(a.next=this.head,this.head.prev=a),this.head=a,this.tail=this.tail||a},remove:function(a){a.prev?a.prev.next=a.next:this.head=a.next,a.next?a.next.prev=a.prev:this.tail=a.prev},moveToFront:function(a){this.remove(a),this.add(a)}}),c}(),f=function(){"use strict";function c(a,c){this.prefix=["__",a,"__"].join(""),this.ttlKey="__ttl__",this.keyMatcher=new RegExp("^"+b.escapeRegExChars(this.prefix)),this.ls=c||h,!this.ls&&this._noop()}function d(){return(new Date).getTime()}function e(a){return JSON.stringify(b.isUndefined(a)?null:a)}function f(b){return a.parseJSON(b)}function g(a){var b,c,d=[],e=h.length;for(b=0;e>b;b++)(c=h.key(b)).match(a)&&d.push(c.replace(a,""));return d}var h;try{h=window.localStorage,h.setItem("~~~","!"),h.removeItem("~~~")}catch(i){h=null}return b.mixin(c.prototype,{_prefix:function(a){return this.prefix+a},_ttlKey:function(a){return this._prefix(a)+this.ttlKey},_noop:function(){this.get=this.set=this.remove=this.clear=this.isExpired=b.noop},_safeSet:function(a,b){try{this.ls.setItem(a,b)}catch(c){"QuotaExceededError"===c.name&&(this.clear(),this._noop())}},get:function(a){return this.isExpired(a)&&this.remove(a),f(this.ls.getItem(this._prefix(a)))},set:function(a,c,f){return b.isNumber(f)?this._safeSet(this._ttlKey(a),e(d()+f)):this.ls.removeItem(this._ttlKey(a)),this._safeSet(this._prefix(a),e(c))},remove:function(a){return this.ls.removeItem(this._ttlKey(a)),this.ls.removeItem(this._prefix(a)),this},clear:function(){var a,b=g(this.keyMatcher);for(a=b.length;a--;)this.remove(b[a]);return this},isExpired:function(a){var c=f(this.ls.getItem(this._ttlKey(a)));return b.isNumber(c)&&d()>c?!0:!1}}),c}(),g=function(){"use strict";function c(a){a=a||{},this.cancelled=!1,this.lastReq=null,this._send=a.transport,this._get=a.limiter?a.limiter(this._get):this._get,this._cache=a.cache===!1?new e(0):h}var d=0,f={},g=6,h=new e(10);return c.setMaxPendingRequests=function(a){g=a},c.resetCache=function(){h.reset()},b.mixin(c.prototype,{_fingerprint:function(b){return b=b||{},b.url+b.type+a.param(b.data||{})},_get:function(a,b){function c(a){b(null,a),k._cache.set(i,a)}function e(){b(!0)}function h(){d--,delete f[i],k.onDeckRequestArgs&&(k._get.apply(k,k.onDeckRequestArgs),k.onDeckRequestArgs=null)}var i,j,k=this;i=this._fingerprint(a),this.cancelled||i!==this.lastReq||((j=f[i])?j.done(c).fail(e):g>d?(d++,f[i]=this._send(a).done(c).fail(e).always(h)):this.onDeckRequestArgs=[].slice.call(arguments,0))},get:function(c,d){var e,f;d=d||a.noop,c=b.isString(c)?{url:c}:c||{},f=this._fingerprint(c),this.cancelled=!1,this.lastReq=f,(e=this._cache.get(f))?d(null,e):this._get(c,d)},cancel:function(){this.cancelled=!0}}),c}(),h=window.SearchIndex=function(){"use strict";function c(c){c=c||{},c.datumTokenizer&&c.queryTokenizer||a.error("datumTokenizer and queryTokenizer are both required"),this.identify=c.identify||b.stringify,this.datumTokenizer=c.datumTokenizer,this.queryTokenizer=c.queryTokenizer,this.reset()}function d(a){return a=b.filter(a,function(a){return!!a}),a=b.map(a,function(a){return a.toLowerCase()})}function e(){var a={};return a[i]=[],a[h]={},a}function f(a){for(var b={},c=[],d=0,e=a.length;e>d;d++)b[a[d]]||(b[a[d]]=!0,c.push(a[d]));return c}function g(a,b){var c=0,d=0,e=[];a=a.sort(),b=b.sort();for(var f=a.length,g=b.length;f>c&&g>d;)a[c]<b[d]?c++:a[c]>b[d]?d++:(e.push(a[c]),c++,d++);return e}var h="c",i="i";return b.mixin(c.prototype,{bootstrap:function(a){this.datums=a.datums,this.trie=a.trie},add:function(a){var c=this;a=b.isArray(a)?a:[a],b.each(a,function(a){var f,g;c.datums[f=c.identify(a)]=a,g=d(c.datumTokenizer(a)),b.each(g,function(a){var b,d,g;for(b=c.trie,d=a.split("");g=d.shift();)b=b[h][g]||(b[h][g]=e()),b[i].push(f)})})},get:function(a){var c=this;return b.map(a,function(a){return c.datums[a]})},search:function(a){var c,e,j=this;return c=d(this.queryTokenizer(a)),b.each(c,function(a){var b,c,d,f;if(e&&0===e.length)return!1;for(b=j.trie,c=a.split("");b&&(d=c.shift());)b=b[h][d];return b&&0===c.length?(f=b[i].slice(0),void(e=e?g(e,f):f)):(e=[],!1)}),e?b.map(f(e),function(a){return j.datums[a]}):[]},all:function(){var a=[];for(var b in this.datums)a.push(this.datums[b]);return a},reset:function(){this.datums={},this.trie=e()},serialize:function(){return{datums:this.datums,trie:this.trie}}}),c}(),i=function(){"use strict";function a(a){this.url=a.url,this.ttl=a.ttl,this.cache=a.cache,this.prepare=a.prepare,this.transform=a.transform,this.transport=a.transport,this.thumbprint=a.thumbprint,this.storage=new f(a.cacheKey)}var c;return c={data:"data",protocol:"protocol",thumbprint:"thumbprint"},b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},store:function(a){this.cache&&(this.storage.set(c.data,a,this.ttl),this.storage.set(c.protocol,location.protocol,this.ttl),this.storage.set(c.thumbprint,this.thumbprint,this.ttl))},fromCache:function(){var a,b={};return this.cache?(b.data=this.storage.get(c.data),b.protocol=this.storage.get(c.protocol),b.thumbprint=this.storage.get(c.thumbprint),a=b.thumbprint!==this.thumbprint||b.protocol!==location.protocol,b.data&&!a?b.data:null):null},fromNetwork:function(a){function b(){a(!0)}function c(b){a(null,e.transform(b))}var d,e=this;a&&(d=this.prepare(this._settings()),this.transport(d).fail(b).done(c))},clear:function(){return this.storage.clear(),this}}),a}(),j=function(){"use strict";function a(a){this.url=a.url,this.prepare=a.prepare,this.transform=a.transform,this.transport=new g({cache:a.cache,limiter:a.limiter,transport:a.transport})}return b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},get:function(a,b){function c(a,c){b(a?[]:e.transform(c))}var d,e=this;if(b)return a=a||"",d=this.prepare(a,this._settings()),this.transport.get(d,c)},cancelLastRequest:function(){this.transport.cancel()}}),a}(),k=function(){"use strict";function d(d){var e;return d?(e={url:null,ttl:864e5,cache:!0,cacheKey:null,thumbprint:"",prepare:b.identity,transform:b.identity,transport:null},d=b.isString(d)?{url:d}:d,d=b.mixin(e,d),!d.url&&a.error("prefetch requires url to be set"),d.transform=d.filter||d.transform,d.cacheKey=d.cacheKey||d.url,d.thumbprint=c+d.thumbprint,d.transport=d.transport?h(d.transport):a.ajax,d):null}function e(c){var d;if(c)return d={url:null,cache:!0,prepare:null,replace:null,wildcard:null,limiter:null,rateLimitBy:"debounce",rateLimitWait:300,transform:b.identity,transport:null},c=b.isString(c)?{url:c}:c,c=b.mixin(d,c),!c.url&&a.error("remote requires url to be set"),c.transform=c.filter||c.transform,c.prepare=f(c),c.limiter=g(c),c.transport=c.transport?h(c.transport):a.ajax,delete c.replace,delete c.wildcard,delete c.rateLimitBy,delete c.rateLimitWait,c}function f(a){function b(a,b){return b.url=f(b.url,a),b}function c(a,b){return b.url=b.url.replace(g,encodeURIComponent(a)),b}function d(a,b){return b}var e,f,g;return e=a.prepare,f=a.replace,g=a.wildcard,e?e:e=f?b:a.wildcard?c:d}function g(a){function c(a){return function(c){return b.debounce(c,a)}}function d(a){return function(c){return b.throttle(c,a)}}var e,f,g;return e=a.limiter,f=a.rateLimitBy,g=a.rateLimitWait,e||(e=/^throttle$/i.test(f)?d(g):c(g)),e}function h(c){return function(d){function e(a){b.defer(function(){g.resolve(a)})}function f(a){b.defer(function(){g.reject(a)})}var g=a.Deferred();return c(d,e,f),g}}return function(c){var f,g;return f={initialize:!0,identify:b.stringify,datumTokenizer:null,queryTokenizer:null,sufficient:5,sorter:null,local:[],prefetch:null,remote:null},c=b.mixin(f,c||{}),!c.datumTokenizer&&a.error("datumTokenizer is required"),!c.queryTokenizer&&a.error("queryTokenizer is required"),g=c.sorter,c.sorter=g?function(a){return a.sort(g)}:b.identity,c.local=b.isFunction(c.local)?c.local():c.local,c.prefetch=d(c.prefetch),c.remote=e(c.remote),c}}(),l=function(){"use strict";function c(a){a=k(a),this.sorter=a.sorter,this.identify=a.identify,this.sufficient=a.sufficient,this.local=a.local,this.remote=a.remote?new j(a.remote):null,this.prefetch=a.prefetch?new i(a.prefetch):null,this.index=new h({identify:this.identify,datumTokenizer:a.datumTokenizer,queryTokenizer:a.queryTokenizer}),a.initialize!==!1&&this.initialize()}var e;return e=window&&window.Bloodhound,c.noConflict=function(){return window&&(window.Bloodhound=e),c},c.tokenizers=d,b.mixin(c.prototype,{__ttAdapter:function(){function a(a,b,d){return c.search(a,b,d)}function b(a,b){return c.search(a,b)}var c=this;return this.remote?a:b},_loadPrefetch:function(){function b(a,b){return a?c.reject():(e.add(b),e.prefetch.store(e.index.serialize()),void c.resolve())}var c,d,e=this;return c=a.Deferred(),this.prefetch?(d=this.prefetch.fromCache())?(this.index.bootstrap(d),c.resolve()):this.prefetch.fromNetwork(b):c.resolve(),c.promise()},_initialize:function(){function a(){b.add(b.local)}var b=this;return this.clear(),(this.initPromise=this._loadPrefetch()).done(a),this.initPromise},initialize:function(a){return!this.initPromise||a?this._initialize():this.initPromise},add:function(a){return this.index.add(a),this},get:function(a){return a=b.isArray(a)?a:[].slice.call(arguments),this.index.get(a)},search:function(a,c,d){function e(a){var c=[];b.each(a,function(a){!b.some(f,function(b){return g.identify(a)===g.identify(b)})&&c.push(a)}),d&&d(c)}var f,g=this;return f=this.sorter(this.index.search(a)),c(this.remote?f.slice():f),this.remote&&f.length<this.sufficient?this.remote.get(a,e):this.remote&&this.remote.cancelLastRequest(),this},all:function(){return this.index.all()},clear:function(){return this.index.reset(),this},clearPrefetchCache:function(){return this.prefetch&&this.prefetch.clear(),this},clearRemoteCache:function(){return g.resetCache(),this},ttAdapter:function(){return this.__ttAdapter()}}),c}();return l}),function(a,b){"function"==typeof define&&define.amd?define("typeahead.js",["jquery"],function(a){return b(a)}):"object"==typeof exports?module.exports=b(require("jquery")):b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c=function(){"use strict";function a(a){var g,h;return h=b.mixin({},f,a),g={css:e(),classes:h,html:c(h),selectors:d(h)},{css:g.css,html:g.html,classes:g.classes,selectors:g.selectors,mixin:function(a){b.mixin(a,g)}}}function c(a){return{wrapper:'<span class="'+a.wrapper+'"></span>',menu:'<div class="'+a.menu+'"></div>'}}function d(a){var c={};return b.each(a,function(a,b){c[b]="."+a}),c}function e(){var a={wrapper:{position:"relative",display:"inline-block"},hint:{position:"absolute",top:"0",left:"0",borderColor:"transparent",boxShadow:"none",opacity:"1"},input:{position:"relative",verticalAlign:"top",backgroundColor:"transparent"},inputWithNoHint:{position:"relative",verticalAlign:"top"},menu:{position:"absolute",top:"100%",left:"0",zIndex:"100",display:"none"},ltr:{left:"0",right:"auto"},rtl:{left:"auto",right:" 0"}};return b.isMsie()&&b.mixin(a.input,{backgroundImage:"url(data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)"}),a}var f={wrapper:"twitter-typeahead",input:"tt-input",hint:"tt-hint",menu:"tt-menu",dataset:"tt-dataset",suggestion:"tt-suggestion",selectable:"tt-selectable",empty:"tt-empty",open:"tt-open",cursor:"tt-cursor",highlight:"tt-highlight"};return a}(),d=function(){"use strict";function c(b){b&&b.el||a.error("EventBus initialized without el"),this.$el=a(b.el)}var d,e;return d="typeahead:",e={render:"rendered",cursorchange:"cursorchanged",select:"selected",autocomplete:"autocompleted"},b.mixin(c.prototype,{_trigger:function(b,c){var e;return e=a.Event(d+b),(c=c||[]).unshift(e),this.$el.trigger.apply(this.$el,c),e},before:function(a){var b,c;return b=[].slice.call(arguments,1),c=this._trigger("before"+a,b),c.isDefaultPrevented()},trigger:function(a){var b;this._trigger(a,[].slice.call(arguments,1)),(b=e[a])&&this._trigger(b,[].slice.call(arguments,1))}}),c}(),e=function(){"use strict";function a(a,b,c,d){var e;if(!c)return this;for(b=b.split(i),c=d?h(c,d):c,this._callbacks=this._callbacks||{};e=b.shift();)this._callbacks[e]=this._callbacks[e]||{sync:[],async:[]},this._callbacks[e][a].push(c);return this}function b(b,c,d){return a.call(this,"async",b,c,d)}function c(b,c,d){return a.call(this,"sync",b,c,d)}function d(a){var b;if(!this._callbacks)return this;for(a=a.split(i);b=a.shift();)delete this._callbacks[b];return this}function e(a){var b,c,d,e,g;if(!this._callbacks)return this;for(a=a.split(i),d=[].slice.call(arguments,1);(b=a.shift())&&(c=this._callbacks[b]);)e=f(c.sync,this,[b].concat(d)),g=f(c.async,this,[b].concat(d)),e()&&j(g);return this}function f(a,b,c){function d(){for(var d,e=0,f=a.length;!d&&f>e;e+=1)d=a[e].apply(b,c)===!1;return!d}return d}function g(){var a;return a=window.setImmediate?function(a){setImmediate(function(){a()})}:function(a){setTimeout(function(){a()},0)}}function h(a,b){return a.bind?a.bind(b):function(){a.apply(b,[].slice.call(arguments,0))}}var i=/\s+/,j=g();return{onSync:c,onAsync:b,off:d,trigger:e}}(),f=function(a){"use strict";function c(a,c,d){for(var e,f=[],g=0,h=a.length;h>g;g++)f.push(b.escapeRegExChars(a[g]));return e=d?"\\b("+f.join("|")+")\\b":"("+f.join("|")+")",c?new RegExp(e):new RegExp(e,"i")}var d={node:null,pattern:null,tagName:"strong",className:null,wordsOnly:!1,caseSensitive:!1};return function(e){function f(b){var c,d,f;return(c=h.exec(b.data))&&(f=a.createElement(e.tagName),e.className&&(f.className=e.className),d=b.splitText(c.index),d.splitText(c[0].length),f.appendChild(d.cloneNode(!0)),b.parentNode.replaceChild(f,d)),!!c}function g(a,b){for(var c,d=3,e=0;e<a.childNodes.length;e++)c=a.childNodes[e],c.nodeType===d?e+=b(c)?1:0:g(c,b)}var h;e=b.mixin({},d,e),e.node&&e.pattern&&(e.pattern=b.isArray(e.pattern)?e.pattern:[e.pattern],h=c(e.pattern,e.caseSensitive,e.wordsOnly),g(e.node,f))}}(window.document),g=function(){"use strict";function c(c,e){c=c||{},c.input||a.error("input is missing"),e.mixin(this),this.$hint=a(c.hint),this.$input=a(c.input),this.query=this.$input.val(),this.queryWhenFocused=this.hasFocus()?this.query:null,this.$overflowHelper=d(this.$input),this._checkLanguageDirection(),0===this.$hint.length&&(this.setHint=this.getHint=this.clearHint=this.clearHintIfInvalid=b.noop)}function d(b){return a('<pre aria-hidden="true"></pre>').css({position:"absolute",visibility:"hidden",whiteSpace:"pre",fontFamily:b.css("font-family"),fontSize:b.css("font-size"),fontStyle:b.css("font-style"),fontVariant:b.css("font-variant"),fontWeight:b.css("font-weight"),wordSpacing:b.css("word-spacing"),letterSpacing:b.css("letter-spacing"),textIndent:b.css("text-indent"),textRendering:b.css("text-rendering"),textTransform:b.css("text-transform")}).insertAfter(b)}function f(a,b){return c.normalizeQuery(a)===c.normalizeQuery(b)}function g(a){return a.altKey||a.ctrlKey||a.metaKey||a.shiftKey}var h;return h={9:"tab",27:"esc",37:"left",39:"right",13:"enter",38:"up",40:"down"},c.normalizeQuery=function(a){return b.toStr(a).replace(/^\s*/g,"").replace(/\s{2,}/g," ")},b.mixin(c.prototype,e,{_onBlur:function(){this.resetInputValue(),this.trigger("blurred")},_onFocus:function(){this.queryWhenFocused=this.query,this.trigger("focused")},_onKeydown:function(a){var b=h[a.which||a.keyCode];this._managePreventDefault(b,a),b&&this._shouldTrigger(b,a)&&this.trigger(b+"Keyed",a)},_onInput:function(){this._setQuery(this.getInputValue()),this.clearHintIfInvalid(),this._checkLanguageDirection()},_managePreventDefault:function(a,b){var c;switch(a){case"up":case"down":c=!g(b);break;default:c=!1}c&&b.preventDefault()},_shouldTrigger:function(a,b){var c;switch(a){case"tab":c=!g(b);break;default:c=!0}return c},_checkLanguageDirection:function(){var a=(this.$input.css("direction")||"ltr").toLowerCase();this.dir!==a&&(this.dir=a,this.$hint.attr("dir",a),this.trigger("langDirChanged",a))},_setQuery:function(a,b){var c,d;c=f(a,this.query),d=c?this.query.length!==a.length:!1,this.query=a,b||c?!b&&d&&this.trigger("whitespaceChanged",this.query):this.trigger("queryChanged",this.query)},bind:function(){var a,c,d,e,f=this;return a=b.bind(this._onBlur,this),c=b.bind(this._onFocus,this),d=b.bind(this._onKeydown,this),e=b.bind(this._onInput,this),this.$input.on("blur.tt",a).on("focus.tt",c).on("keydown.tt",d),!b.isMsie()||b.isMsie()>9?this.$input.on("input.tt",e):this.$input.on("keydown.tt keypress.tt cut.tt paste.tt",function(a){h[a.which||a.keyCode]||b.defer(b.bind(f._onInput,f,a))}),this},focus:function(){this.$input.focus()},blur:function(){this.$input.blur()},getLangDir:function(){return this.dir},getQuery:function(){return this.query||""},setQuery:function(a,b){this.setInputValue(a),this._setQuery(a,b)},hasQueryChangedSinceLastFocus:function(){return this.query!==this.queryWhenFocused},getInputValue:function(){return this.$input.val()},setInputValue:function(a){this.$input.val(a),this.clearHintIfInvalid(),this._checkLanguageDirection()},resetInputValue:function(){this.setInputValue(this.query)},getHint:function(){return this.$hint.val()},setHint:function(a){this.$hint.val(a)},clearHint:function(){this.setHint("")},clearHintIfInvalid:function(){var a,b,c,d;a=this.getInputValue(),b=this.getHint(),c=a!==b&&0===b.indexOf(a),d=""!==a&&c&&!this.hasOverflow(),!d&&this.clearHint()},hasFocus:function(){return this.$input.is(":focus")},hasOverflow:function(){var a=this.$input.width()-2;return this.$overflowHelper.text(this.getInputValue()),this.$overflowHelper.width()>=a},isCursorAtEnd:function(){var a,c,d;return a=this.$input.val().length,c=this.$input[0].selectionStart,b.isNumber(c)?c===a:document.selection?(d=document.selection.createRange(),d.moveStart("character",-a),a===d.text.length):!0},destroy:function(){this.$hint.off(".tt"),this.$input.off(".tt"),this.$overflowHelper.remove(),this.$hint=this.$input=this.$overflowHelper=a("<div>")}}),c}(),h=function(){"use strict";function c(c,e){c=c||{},c.templates=c.templates||{},c.templates.notFound=c.templates.notFound||c.templates.empty,c.source||a.error("missing source"),c.node||a.error("missing node"),c.name&&!h(c.name)&&a.error("invalid dataset name: "+c.name),e.mixin(this),this.highlight=!!c.highlight,this.name=c.name||j(),this.limit=c.limit||5,this.displayFn=d(c.display||c.displayKey),this.templates=g(c.templates,this.displayFn),this.source=c.source.__ttAdapter?c.source.__ttAdapter():c.source,this.async=b.isUndefined(c.async)?this.source.length>2:!!c.async,this._resetLastSuggestion(),this.$el=a(c.node).addClass(this.classes.dataset).addClass(this.classes.dataset+"-"+this.name)}function d(a){function c(b){return b[a]}return a=a||b.stringify,b.isFunction(a)?a:c}function g(c,d){function e(b){return a("<div>").text(d(b))}return{notFound:c.notFound&&b.templatify(c.notFound),pending:c.pending&&b.templatify(c.pending),header:c.header&&b.templatify(c.header),footer:c.footer&&b.templatify(c.footer),suggestion:c.suggestion||e}}function h(a){return/^[_a-zA-Z0-9-]+$/.test(a)}var i,j;return i={val:"tt-selectable-display",obj:"tt-selectable-object"},j=b.getIdGenerator(),c.extractData=function(b){var c=a(b);return c.data(i.obj)?{val:c.data(i.val)||"",obj:c.data(i.obj)||null}:null},b.mixin(c.prototype,e,{_overwrite:function(a,b){b=b||[],b.length?this._renderSuggestions(a,b):this.async&&this.templates.pending?this._renderPending(a):!this.async&&this.templates.notFound?this._renderNotFound(a):this._empty(),this.trigger("rendered",this.name,b,!1)},_append:function(a,b){b=b||[],b.length&&this.$lastSuggestion.length?this._appendSuggestions(a,b):b.length?this._renderSuggestions(a,b):!this.$lastSuggestion.length&&this.templates.notFound&&this._renderNotFound(a),this.trigger("rendered",this.name,b,!0)},_renderSuggestions:function(a,b){var c;c=this._getSuggestionsFragment(a,b),this.$lastSuggestion=c.children().last(),this.$el.html(c).prepend(this._getHeader(a,b)).append(this._getFooter(a,b))},_appendSuggestions:function(a,b){var c,d;c=this._getSuggestionsFragment(a,b),d=c.children().last(),this.$lastSuggestion.after(c),this.$lastSuggestion=d},_renderPending:function(a){var b=this.templates.pending;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_renderNotFound:function(a){var b=this.templates.notFound;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_empty:function(){this.$el.empty(),this._resetLastSuggestion()},_getSuggestionsFragment:function(c,d){var e,g=this;return e=document.createDocumentFragment(),b.each(d,function(b){var d,f;f=g._injectQuery(c,b),d=a(g.templates.suggestion(f)).data(i.obj,b).data(i.val,g.displayFn(b)).addClass(g.classes.suggestion+" "+g.classes.selectable),e.appendChild(d[0])}),this.highlight&&f({className:this.classes.highlight,node:e,pattern:c}),a(e)},_getFooter:function(a,b){return this.templates.footer?this.templates.footer({query:a,suggestions:b,dataset:this.name}):null},_getHeader:function(a,b){return this.templates.header?this.templates.header({query:a,suggestions:b,dataset:this.name}):null},_resetLastSuggestion:function(){this.$lastSuggestion=a()},_injectQuery:function(a,c){return b.isObject(c)?b.mixin({_query:a},c):c},update:function(b){function c(a){g||(g=!0,a=(a||[]).slice(0,e.limit),h=a.length,e._overwrite(b,a),h<e.limit&&e.async&&e.trigger("asyncRequested",b))}function d(c){c=c||[],!f&&h<e.limit&&(e.cancel=a.noop,h+=c.length,e._append(b,c.slice(0,e.limit-h)),e.async&&e.trigger("asyncReceived",b))}var e=this,f=!1,g=!1,h=0;this.cancel(),this.cancel=function(){f=!0,e.cancel=a.noop,e.async&&e.trigger("asyncCanceled",b)},this.source(b,c,d),!g&&c([])},cancel:a.noop,clear:function(){this._empty(),this.cancel(),this.trigger("cleared")},isEmpty:function(){return this.$el.is(":empty")},destroy:function(){this.$el=a("<div>")}}),c}(),i=function(){"use strict";function c(c,d){function e(b){var c=f.$node.find(b.node).first();return b.node=c.length?c:a("<div>").appendTo(f.$node),new h(b,d)}var f=this;c=c||{},c.node||a.error("node is required"),d.mixin(this),this.$node=a(c.node),this.query=null,this.datasets=b.map(c.datasets,e)}return b.mixin(c.prototype,e,{_onSelectableClick:function(b){this.trigger("selectableClicked",a(b.currentTarget))},_onRendered:function(a,b,c,d){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetRendered",b,c,d)},_onCleared:function(){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetCleared")},_propagate:function(){this.trigger.apply(this,arguments)},_allDatasetsEmpty:function(){function a(a){return a.isEmpty()}return b.every(this.datasets,a)},_getSelectables:function(){return this.$node.find(this.selectors.selectable)},_removeCursor:function(){var a=this.getActiveSelectable();a&&a.removeClass(this.classes.cursor)},_ensureVisible:function(a){var b,c,d,e;b=a.position().top,c=b+a.outerHeight(!0),d=this.$node.scrollTop(),e=this.$node.height()+parseInt(this.$node.css("paddingTop"),10)+parseInt(this.$node.css("paddingBottom"),10),0>b?this.$node.scrollTop(d+b):c>e&&this.$node.scrollTop(d+(c-e))},bind:function(){var a,c=this;return a=b.bind(this._onSelectableClick,this),this.$node.on("click.tt",this.selectors.selectable,a),b.each(this.datasets,function(a){a.onSync("asyncRequested",c._propagate,c).onSync("asyncCanceled",c._propagate,c).onSync("asyncReceived",c._propagate,c).onSync("rendered",c._onRendered,c).onSync("cleared",c._onCleared,c)}),this},isOpen:function(){return this.$node.hasClass(this.classes.open)},open:function(){this.$node.addClass(this.classes.open)},close:function(){this.$node.removeClass(this.classes.open),this._removeCursor()},setLanguageDirection:function(a){this.$node.attr("dir",a)},selectableRelativeToCursor:function(a){var b,c,d,e;return c=this.getActiveSelectable(),b=this._getSelectables(),d=c?b.index(c):-1,e=d+a,e=(e+1)%(b.length+1)-1,e=-1>e?b.length-1:e,-1===e?null:b.eq(e)},setCursor:function(a){this._removeCursor(),(a=a&&a.first())&&(a.addClass(this.classes.cursor),this._ensureVisible(a))},getSelectableData:function(a){return a&&a.length?h.extractData(a):null},getActiveSelectable:function(){var a=this._getSelectables().filter(this.selectors.cursor).first();return a.length?a:null},getTopSelectable:function(){var a=this._getSelectables().first();return a.length?a:null},update:function(a){function c(b){b.update(a)}var d=a!==this.query;return d&&(this.query=a,b.each(this.datasets,c)),d},empty:function(){function a(a){a.clear()}b.each(this.datasets,a),this.query=null,this.$node.addClass(this.classes.empty)},destroy:function(){function c(a){a.destroy()}this.$node.off(".tt"),this.$node=a("<div>"),b.each(this.datasets,c)}}),c}(),j=function(){"use strict";function a(){i.apply(this,[].slice.call(arguments,0))}var c=i.prototype;return b.mixin(a.prototype,i.prototype,{open:function(){return!this._allDatasetsEmpty()&&this._show(),c.open.apply(this,[].slice.call(arguments,0))},close:function(){return this._hide(),c.close.apply(this,[].slice.call(arguments,0))},_onRendered:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onRendered.apply(this,[].slice.call(arguments,0))},_onCleared:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onCleared.apply(this,[].slice.call(arguments,0))},setLanguageDirection:function(a){return this.$node.css("ltr"===a?this.css.ltr:this.css.rtl),c.setLanguageDirection.apply(this,[].slice.call(arguments,0))},_hide:function(){this.$node.hide()},_show:function(){this.$node.css("display","block")}}),a}(),k=function(){"use strict";function c(c,e){var f,g,h,i,j,k,l,m,n,o,p;c=c||{},c.input||a.error("missing input"),c.menu||a.error("missing menu"),c.eventBus||a.error("missing event bus"),e.mixin(this),this.eventBus=c.eventBus,this.minLength=b.isNumber(c.minLength)?c.minLength:1,this.input=c.input,this.menu=c.menu,this.enabled=!0,this.active=!1,this.input.hasFocus()&&this.activate(),this.dir=this.input.getLangDir(),this._hacks(),this.menu.bind().onSync("selectableClicked",this._onSelectableClicked,this).onSync("asyncRequested",this._onAsyncRequested,this).onSync("asyncCanceled",this._onAsyncCanceled,this).onSync("asyncReceived",this._onAsyncReceived,this).onSync("datasetRendered",this._onDatasetRendered,this).onSync("datasetCleared",this._onDatasetCleared,this),f=d(this,"activate","open","_onFocused"),g=d(this,"deactivate","_onBlurred"),h=d(this,"isActive","isOpen","_onEnterKeyed"),i=d(this,"isActive","isOpen","_onTabKeyed"),j=d(this,"isActive","_onEscKeyed"),k=d(this,"isActive","open","_onUpKeyed"),l=d(this,"isActive","open","_onDownKeyed"),m=d(this,"isActive","isOpen","_onLeftKeyed"),n=d(this,"isActive","isOpen","_onRightKeyed"),o=d(this,"_openIfActive","_onQueryChanged"),p=d(this,"_openIfActive","_onWhitespaceChanged"),this.input.bind().onSync("focused",f,this).onSync("blurred",g,this).onSync("enterKeyed",h,this).onSync("tabKeyed",i,this).onSync("escKeyed",j,this).onSync("upKeyed",k,this).onSync("downKeyed",l,this).onSync("leftKeyed",m,this).onSync("rightKeyed",n,this).onSync("queryChanged",o,this).onSync("whitespaceChanged",p,this).onSync("langDirChanged",this._onLangDirChanged,this)}function d(a){var c=[].slice.call(arguments,1);return function(){var d=[].slice.call(arguments);b.each(c,function(b){return a[b].apply(a,d)})}}return b.mixin(c.prototype,{_hacks:function(){var c,d;c=this.input.$input||a("<div>"),d=this.menu.$node||a("<div>"),c.on("blur.tt",function(a){var e,f,g;
piton/design/chip/tile/ariane/docs/js/typeahead.bundle.min.js:8:e=document.activeElement,f=d.is(e),g=d.has(e).length>0,b.isMsie()&&(f||g)&&(a.preventDefault(),a.stopImmediatePropagation(),b.defer(function(){c.focus()}))}),d.on("mousedown.tt",function(a){a.preventDefault()})},_onSelectableClicked:function(a,b){this.select(b)},_onDatasetCleared:function(){this._updateHint()},_onDatasetRendered:function(a,b,c,d){this._updateHint(),this.eventBus.trigger("render",c,d,b)},_onAsyncRequested:function(a,b,c){this.eventBus.trigger("asyncrequest",c,b)},_onAsyncCanceled:function(a,b,c){this.eventBus.trigger("asynccancel",c,b)},_onAsyncReceived:function(a,b,c){this.eventBus.trigger("asyncreceive",c,b)},_onFocused:function(){this._minLengthMet()&&this.menu.update(this.input.getQuery())},_onBlurred:function(){this.input.hasQueryChangedSinceLastFocus()&&this.eventBus.trigger("change",this.input.getQuery())},_onEnterKeyed:function(a,b){var c;(c=this.menu.getActiveSelectable())&&this.select(c)&&b.preventDefault()},_onTabKeyed:function(a,b){var c;(c=this.menu.getActiveSelectable())?this.select(c)&&b.preventDefault():(c=this.menu.getTopSelectable())&&this.autocomplete(c)&&b.preventDefault()},_onEscKeyed:function(){this.close()},_onUpKeyed:function(){this.moveCursor(-1)},_onDownKeyed:function(){this.moveCursor(1)},_onLeftKeyed:function(){"rtl"===this.dir&&this.input.isCursorAtEnd()&&this.autocomplete(this.menu.getTopSelectable())},_onRightKeyed:function(){"ltr"===this.dir&&this.input.isCursorAtEnd()&&this.autocomplete(this.menu.getTopSelectable())},_onQueryChanged:function(a,b){this._minLengthMet(b)?this.menu.update(b):this.menu.empty()},_onWhitespaceChanged:function(){this._updateHint()},_onLangDirChanged:function(a,b){this.dir!==b&&(this.dir=b,this.menu.setLanguageDirection(b))},_openIfActive:function(){this.isActive()&&this.open()},_minLengthMet:function(a){return a=b.isString(a)?a:this.input.getQuery()||"",a.length>=this.minLength},_updateHint:function(){var a,c,d,e,f,h,i;a=this.menu.getTopSelectable(),c=this.menu.getSelectableData(a),d=this.input.getInputValue(),!c||b.isBlankString(d)||this.input.hasOverflow()?this.input.clearHint():(e=g.normalizeQuery(d),f=b.escapeRegExChars(e),h=new RegExp("^(?:"+f+")(.+$)","i"),i=h.exec(c.val),i&&this.input.setHint(d+i[1]))},isEnabled:function(){return this.enabled},enable:function(){this.enabled=!0},disable:function(){this.enabled=!1},isActive:function(){return this.active},activate:function(){return this.isActive()?!0:!this.isEnabled()||this.eventBus.before("active")?!1:(this.active=!0,this.eventBus.trigger("active"),!0)},deactivate:function(){return this.isActive()?this.eventBus.before("idle")?!1:(this.active=!1,this.close(),this.eventBus.trigger("idle"),!0):!0},isOpen:function(){return this.menu.isOpen()},open:function(){return this.isOpen()||this.eventBus.before("open")||(this.menu.open(),this._updateHint(),this.eventBus.trigger("open")),this.isOpen()},close:function(){return this.isOpen()&&!this.eventBus.before("close")&&(this.menu.close(),this.input.clearHint(),this.input.resetInputValue(),this.eventBus.trigger("close")),!this.isOpen()},setVal:function(a){this.input.setQuery(b.toStr(a))},getVal:function(){return this.input.getQuery()},select:function(a){var b=this.menu.getSelectableData(a);return b&&!this.eventBus.before("select",b.obj)?(this.input.setQuery(b.val,!0),this.eventBus.trigger("select",b.obj),this.close(),!0):!1},autocomplete:function(a){var b,c,d;return b=this.input.getQuery(),c=this.menu.getSelectableData(a),d=c&&b!==c.val,d&&!this.eventBus.before("autocomplete",c.obj)?(this.input.setQuery(c.val),this.eventBus.trigger("autocomplete",c.obj),!0):!1},moveCursor:function(a){var b,c,d,e,f;return b=this.input.getQuery(),c=this.menu.selectableRelativeToCursor(a),d=this.menu.getSelectableData(c),e=d?d.obj:null,f=this._minLengthMet()&&this.menu.update(b),f||this.eventBus.before("cursorchange",e)?!1:(this.menu.setCursor(c),d?this.input.setInputValue(d.val):(this.input.resetInputValue(),this._updateHint()),this.eventBus.trigger("cursorchange",e),!0)},destroy:function(){this.input.destroy(),this.menu.destroy()}}),c}();!function(){"use strict";function e(b,c){b.each(function(){var b,d=a(this);(b=d.data(p.typeahead))&&c(b,d)})}function f(a,b){return a.clone().addClass(b.classes.hint).removeData().css(b.css.hint).css(l(a)).prop("readonly",!0).removeAttr("id name placeholder required").attr({autocomplete:"off",spellcheck:"false",tabindex:-1})}function h(a,b){a.data(p.attrs,{dir:a.attr("dir"),autocomplete:a.attr("autocomplete"),spellcheck:a.attr("spellcheck"),style:a.attr("style")}),a.addClass(b.classes.input).attr({autocomplete:"off",spellcheck:!1});try{!a.attr("dir")&&a.attr("dir","auto")}catch(c){}return a}function l(a){return{backgroundAttachment:a.css("background-attachment"),backgroundClip:a.css("background-clip"),backgroundColor:a.css("background-color"),backgroundImage:a.css("background-image"),backgroundOrigin:a.css("background-origin"),backgroundPosition:a.css("background-position"),backgroundRepeat:a.css("background-repeat"),backgroundSize:a.css("background-size")}}function m(a){var c,d;c=a.data(p.www),d=a.parent().filter(c.selectors.wrapper),b.each(a.data(p.attrs),function(c,d){b.isUndefined(c)?a.removeAttr(d):a.attr(d,c)}),a.removeData(p.typeahead).removeData(p.www).removeData(p.attr).removeClass(c.classes.input),d.length&&(a.detach().insertAfter(d),d.remove())}function n(c){var d,e;return d=b.isJQuery(c)||b.isElement(c),e=d?a(c).first():[],e.length?e:null}var o,p,q;o=a.fn.typeahead,p={www:"tt-www",attrs:"tt-attrs",typeahead:"tt-typeahead"},q={initialize:function(e,l){function m(){var c,m,q,r,s,t,u,v,w,x,y;b.each(l,function(a){a.highlight=!!e.highlight}),c=a(this),m=a(o.html.wrapper),q=n(e.hint),r=n(e.menu),s=e.hint!==!1&&!q,t=e.menu!==!1&&!r,s&&(q=f(c,o)),t&&(r=a(o.html.menu).css(o.css.menu)),q&&q.val(""),c=h(c,o),(s||t)&&(m.css(o.css.wrapper),c.css(s?o.css.input:o.css.inputWithNoHint),c.wrap(m).parent().prepend(s?q:null).append(t?r:null)),y=t?j:i,u=new d({el:c}),v=new g({hint:q,input:c},o),w=new y({node:r,datasets:l},o),x=new k({input:v,menu:w,eventBus:u,minLength:e.minLength},o),c.data(p.www,o),c.data(p.typeahead,x)}var o;return l=b.isArray(l)?l:[].slice.call(arguments,1),e=e||{},o=c(e.classNames),this.each(m)},isEnabled:function(){var a;return e(this.first(),function(b){a=b.isEnabled()}),a},enable:function(){return e(this,function(a){a.enable()}),this},disable:function(){return e(this,function(a){a.disable()}),this},isActive:function(){var a;return e(this.first(),function(b){a=b.isActive()}),a},activate:function(){return e(this,function(a){a.activate()}),this},deactivate:function(){return e(this,function(a){a.deactivate()}),this},isOpen:function(){var a;return e(this.first(),function(b){a=b.isOpen()}),a},open:function(){return e(this,function(a){a.open()}),this},close:function(){return e(this,function(a){a.close()}),this},select:function(b){var c=!1,d=a(b);return e(this.first(),function(a){c=a.select(d)}),c},autocomplete:function(b){var c=!1,d=a(b);return e(this.first(),function(a){c=a.autocomplete(d)}),c},moveCursor:function(a){var b=!1;return e(this.first(),function(c){b=c.moveCursor(a)}),b},val:function(a){var b;return arguments.length?(e(this,function(b){b.setVal(a)}),this):(e(this.first(),function(a){b=a.getVal()}),b)},destroy:function(){return e(this,function(a,b){m(b),a.destroy()}),this}},a.fn.typeahead=function(a){return q[a]?q[a].apply(this,[].slice.call(arguments,1)):q.initialize.apply(this,arguments)},a.fn.typeahead.noConflict=function(){return a.fn.typeahead=o,this}}()});
piton/design/chip/tile/ariane/docs/_config.yml:8:url: https://pulp-platform.github.io # the base hostname & protocol for your site
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_type.scss:74:// Emphasis & misc
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_component-animations.scss:22:  // [converter] extracted tr&.in to tr.collapse.in
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_component-animations.scss:23:  // [converter] extracted tbody&.in to tbody.collapse.in
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_buttons.scss:54:  // [converter] extracted a& to a.btn
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_badges.scss:38:  // [converter] extracted a& to a.badge
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_labels.scss:17:  // [converter] extracted a& to a.label
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_thumbnails.scss:24:  // [converter] extracted a&:hover, a&:focus, a&.active to a.thumbnail:hover, a.thumbnail:focus, a.thumbnail.active
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_close.scss:23:  // [converter] extracted button& to button.close
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_forms.scss:158:  // [converter] extracted textarea& to textarea.form-control
piton/design/chip/tile/ariane/docs/_sass/bootstrap/mixins/_list-group.scss:8:    // [converter] extracted a&, button& to a.list-group-item-#{$state}, button.list-group-item-#{$state}
piton/design/chip/tile/ariane/docs/_sass/bootstrap/mixins/_vendor-prefixes.scss:69:  -webkit-box-shadow: $shadow; // iOS <4.3 & Android <4.1
piton/design/chip/tile/ariane/bootrom/ariane.dts:40:      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
piton/design/chip/tile/ariane/bootrom/ariane.dts:50:    //   interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
piton/design/chip/tile/ariane/ci/install-verilator.sh:19:    autoconf && ./configure --prefix="$VERILATOR_ROOT" && make -j${NUM_JOBS}
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:53:  assign reg_we = tl_reg_h2d.a_valid && tl_reg_d2h.a_ready &&
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:56:  assign reg_re = tl_reg_h2d.a_valid && tl_reg_d2h.a_ready && (tl_reg_h2d.a_opcode == tlul_pkg::Get);
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:78:    end else if (tl_reg_h2d.a_valid && tl_reg_d2h.a_ready) begin
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:97:  //    2. Read: response. So bus_reg_ready should assert after reg_bus_valid & reg_bus_ready
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4525:    end else if (tl_reg_h2d.a_valid && tl_reg_d2h.a_ready) begin
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4527:    end else if (tl_reg_d2h.d_valid && tl_reg_h2d.d_ready) begin
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4557:      (tl_i.a_valid & tl_i.a_user[8]) == 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:24:logic [N_SOURCE-1:0] set;   // Set: (le) ? src & ~src_d : src ;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:46:    ip <= (ip | (set & ~ia & ~ip)) & (~claim);
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:56:    ia <= (ia | (set & ~ia)) & (~complete);
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:7:// This module basically doing IE & IP based on priority and threshold.
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:56:      if ((ip[i] & ie[i]) == 1'b1 && prio[i] >= max_prio) begin
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:86:  assign is = ip & ie;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:102:  assign lod = merged_row & (~merged_row + 1'b1);
piton/design/chip/tile/ariane/src/re_name.sv:79:        issue_instr_o.rs1 = { ENABLE_RENAME & name_bit_rs1, issue_instr_i.rs1[4:0] };
piton/design/chip/tile/ariane/src/re_name.sv:80:        issue_instr_o.rs2 = { ENABLE_RENAME & name_bit_rs2, issue_instr_i.rs2[4:0] };
piton/design/chip/tile/ariane/src/re_name.sv:84:            issue_instr_o.result = { ENABLE_RENAME & name_bit_rs3, issue_instr_i.result[4:0]};
piton/design/chip/tile/ariane/src/re_name.sv:87:        issue_instr_o.rd = { ENABLE_RENAME & name_bit_rd, issue_instr_i.rd[4:0] };
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:68:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:75:        if(~(rst_ni && ~rst_5))
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:80:        else if(en && we)
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:119:            .rst_ni(rst_ni && ~rst_5),
piton/design/chip/tile/ariane/src/frontend/ras.sv:52:        if (pop_i && push_i) begin
piton/design/chip/tile/ariane/src/frontend/frontend.sv:194:            ras_pop = ras_predict.valid & instr_queue_consumed[i];
piton/design/chip/tile/ariane/src/frontend/frontend.sv:235:    assign is_mispredict = resolved_branch_i.valid & resolved_branch_i.is_mispredict;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:239:    assign if_ready = icache_dreq_i.ready & instr_queue_ready;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:142:  assign valid = valid_i & branch_mask;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:167:  assign push_instr = fifo_pos & ~instr_queue_full;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:194:  assign instr_overflow_fifo = instr_queue_full & fifo_pos;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:196:  assign address_overflow = full_address & push_address;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:231:        pop_instr[i] = fetch_entry_valid_o & fetch_entry_ready_i;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:310:    .push_i     ( push_address & ~full_address ),
piton/design/chip/tile/ariane/src/frontend/instr_scan.sv:37:    assign rvi_return_o = rvi_jalr_o & ((instr_i[19:15] == 5'd1) | instr_i[19:15] == 5'd5)
piton/design/chip/tile/ariane/src/frontend/instr_scan.sv:48:    assign rvc_jump_o   = (instr_i[15:13] == riscv::OpcodeC1J) & is_rvc & (instr_i[1:0] == riscv::OpcodeC1);
piton/design/chip/tile/ariane/src/frontend/instr_scan.sv:55:    assign rvc_jr_o     = is_jal_r & ~instr_i[12];
piton/design/chip/tile/ariane/src/frontend/instr_scan.sv:57:    assign rvc_jalr_o   = is_jal_r & instr_i[12];
piton/design/chip/tile/ariane/src/amo_buffer.sv:48:    assign amo_req_o.req = no_st_pending_i & amo_valid_commit_i & amo_valid;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:159:        if (!issue_instr_i.use_zimm && (is_rs1_fpr(issue_instr_i.op) ? rd_clobber_fpr_i[issue_instr_i.rs1] != NONE
piton/design/chip/tile/ariane/src/issue_read_operands.sv:164:            if (rs1_valid_i && (is_rs1_fpr(issue_instr_i.op) ? 1'b1 : rd_clobber_gpr_i[issue_instr_i.rs1] != CSR)) begin
piton/design/chip/tile/ariane/src/issue_read_operands.sv:174:            if (rs2_valid_i && (is_rs2_fpr(issue_instr_i.op) ? 1'b1 : rd_clobber_gpr_i[issue_instr_i.rs2] != CSR)) begin
piton/design/chip/tile/ariane/src/issue_read_operands.sv:227:        if (issue_instr_i.use_imm && (issue_instr_i.fu != STORE) && (issue_instr_i.fu != CTRL_FLOW) && !is_rs2_fpr(issue_instr_i.op)) begin
piton/design/chip/tile/ariane/src/issue_read_operands.sv:256:        if (!issue_instr_i.ex.valid && issue_instr_valid_i && issue_ack_o) begin
piton/design/chip/tile/ariane/src/issue_read_operands.sv:336:        if (mult_valid_q && issue_instr_i.fu != MULT) begin
piton/design/chip/tile/ariane/src/ptw.sv:181:                if (enable_translation_i & itlb_access_i & ~itlb_hit_i & ~dtlb_access_i) begin
piton/design/chip/tile/ariane/src/ptw.sv:189:                end else if (en_ld_st_translation_i & dtlb_access_i & ~dtlb_hit_i) begin
piton/design/chip/tile/ariane/src/ptw.sv:221:                    if (!pte.v || (!pte.r && pte.w))
piton/design/chip/tile/ariane/src/ptw.sv:253:                                if (pte.a && (pte.r || (pte.x && mxr_i))) begin
piton/design/chip/tile/ariane/src/ptw.sv:269:                            if (ptw_lvl_q == LVL1 && pte.ppn[17:0] != '0) begin
piton/design/chip/tile/ariane/src/ptw.sv:273:                            end else if (ptw_lvl_q == LVL2 && pte.ppn[8:0] != '0) begin
piton/design/chip/tile/ariane/src/instr_realign.sv:41:        assign instr_is_compressed[i] = ~&data_i[i * 16 +: 2];
piton/design/chip/tile/ariane/src/instr_realign.sv:90:            if (valid_i && address_i[1]) begin
piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv:81:                    // e.g.: we could wait for aw_valid && w_valid to do the transaction.
piton/design/chip/tile/ariane/src/clint/clint.sv:90:        if (en && we) begin
piton/design/chip/tile/ariane/src/clint/clint.sv:207:    assign r_edge_o =  serial & (~serial_q);
piton/design/chip/tile/ariane/src/mmu.sv:193:        iaccess_err   = icache_areq_i.fetch_req && (((priv_lvl_i == riscv::PRIV_LVL_U) && ~itlb_content.u)
piton/design/chip/tile/ariane/src/mmu.sv:235:            if (ptw_active && walking_instr) begin
piton/design/chip/tile/ariane/src/mmu.sv:280:        misaligned_ex_n.valid = misaligned_ex_i.valid & lsu_req_i;
piton/design/chip/tile/ariane/src/mmu.sv:284:        daccess_err = (ld_st_priv_lvl_i == riscv::PRIV_LVL_S && !sum_i && dtlb_pte_q.u) || // SUM is not set and we are trying to access a user page in supervisor mode
piton/design/chip/tile/ariane/src/mmu.sv:302:            if (dtlb_hit_q && lsu_req_q) begin
piton/design/chip/tile/ariane/src/load_store_unit.sv:348:        if (en_ld_st_translation_i && lsu_ctrl.overflow) begin
piton/design/chip/tile/ariane/src/load_store_unit.sv:452:        if (pop_st_i && pop_ld_i)
piton/design/chip/tile/ariane/src/alu.sv:126:    assign shift_op_a_64 = { shift_arithmetic & shift_op_a[63], shift_op_a};
piton/design/chip/tile/ariane/src/alu.sv:127:    assign shift_op_a_32 = { shift_arithmetic & shift_op_a[31], shift_op_a32};
piton/design/chip/tile/ariane/src/alu.sv:159:        less = ($signed({sgn & fu_data_i.operand_a[63], fu_data_i.operand_a})  <  $signed({sgn & fu_data_i.operand_b[63], fu_data_i.operand_b}));
piton/design/chip/tile/ariane/src/alu.sv:170:            ANDL:  result_o = fu_data_i.operand_a & fu_data_i.operand_b;
piton/design/chip/tile/ariane/src/csr_buffer.sv:58:        if (csr_commit_i && ~csr_valid_i) begin
piton/design/chip/tile/ariane/src/axi_adapter.sv:135:                            gnt_o = axi_resp_i.aw_ready & axi_resp_i.w_ready;
piton/design/chip/tile/ariane/src/axi_adapter.sv:287:                        if (state_q == WAIT_R_VALID_MULTIPLE && cnt_q == BURST_SIZE) begin
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:66:      if (axi_i.aw_valid && wr0_ready)
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:89:        if (axi_i.w_valid && wr0_valid_q && wr1_ready) begin
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:95:          wr1_valid_q <= axi_i.w_valid && wr0_valid_q;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:102:    assign wr1_valid_q = axi_i.w_valid && wr0_valid_q;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:114:      if (reg_wr_ack && wr2_ready)
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:125:  assign reg_wr_req  = wr1_valid_q && wr2_ready;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:161:      if (axi_i.ar_valid && rd0_ready)
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:179:      if (reg_rd_ack && rd1_ready) begin
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:190:  assign reg_rd_req  = rd0_valid_q && rd1_ready;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:235:  assign reg_wr_ack   = reg_sel ? reg_o.ready && reg_wr_req : 0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:236:  assign reg_rd_ack   = reg_sel ? 0 : reg_o.ready && reg_rd_req;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:250:      reg_arb_q <= reg_o.valid && reg_o.ready ? ~reg_sel : reg_sel;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:254:    if (reg_wr_req && reg_rd_req)
piton/design/chip/tile/ariane/src/register_interface/src/apb_to_reg.sv:34:    reg_o.valid = psel_i & penable_i;
piton/design/chip/tile/ariane/src/csr_regfile.sv:231:                    csr_rdata = mstatus_q & ariane_pkg::SMODE_STATUS_READ_MASK;
piton/design/chip/tile/ariane/src/csr_regfile.sv:233:                riscv::CSR_SIE:                csr_rdata = mie_q & mideleg_q;
piton/design/chip/tile/ariane/src/csr_regfile.sv:234:                riscv::CSR_SIP:                csr_rdata = mip_q & mideleg_q;
piton/design/chip/tile/ariane/src/csr_regfile.sv:248:                    if (priv_lvl_o & riscv::PRIV_LVL_S != riscv::PRIV_LVL_S && !(mstatus_q.tvm)) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:514:                    mstatus_d = (mstatus_q & ~mask) | (csr_wdata & mask);
piton/design/chip/tile/ariane/src/csr_regfile.sv:526:                    mie_d = (mie_q & ~mideleg_q) | (csr_wdata & mideleg_q) | utval_q;
piton/design/chip/tile/ariane/src/csr_regfile.sv:531:                    mask = riscv::MIP_SSIP & mideleg_q;
piton/design/chip/tile/ariane/src/csr_regfile.sv:532:                    mip_d = (mip_q & ~mask) | (csr_wdata & mask);
piton/design/chip/tile/ariane/src/csr_regfile.sv:544:                    if (priv_lvl_o == riscv::PRIV_LVL_S && mstatus_q.tvm)
piton/design/chip/tile/ariane/src/csr_regfile.sv:580:                    medeleg_d = (medeleg_q & ~mask) | (csr_wdata & mask);
piton/design/chip/tile/ariane/src/csr_regfile.sv:586:                    mideleg_d = (mideleg_q & ~mask) | (csr_wdata & mask);
piton/design/chip/tile/ariane/src/csr_regfile.sv:591:                    mie_d = (mie_q & ~mask) | (csr_wdata & mask); // we only support supervisor and M-mode interrupts
piton/design/chip/tile/ariane/src/csr_regfile.sv:608:                    mip_d = (mip_q & ~mask) | (csr_wdata & mask);
piton/design/chip/tile/ariane/src/csr_regfile.sv:656:                riscv::CSR_PMPADDR0:   if (!pmpcfg_q[ 0].locked && !(pmpcfg_q[1].locked && pmpcfg_q[ 1].addr_mode == riscv::TOR))  pmpaddr_d[0]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:657:                riscv::CSR_PMPADDR1:   if (!pmpcfg_q[ 1].locked && !(pmpcfg_q[2].locked && pmpcfg_q[ 2].addr_mode == riscv::TOR))  pmpaddr_d[1]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:658:                riscv::CSR_PMPADDR2:   if (!pmpcfg_q[ 2].locked && !(pmpcfg_q[3].locked && pmpcfg_q[ 3].addr_mode == riscv::TOR))  pmpaddr_d[2]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:659:                riscv::CSR_PMPADDR3:   if (!pmpcfg_q[ 3].locked && !(pmpcfg_q[4].locked && pmpcfg_q[ 4].addr_mode == riscv::TOR))  pmpaddr_d[3]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:660:                riscv::CSR_PMPADDR4:   if (!pmpcfg_q[ 4].locked && !(pmpcfg_q[5].locked && pmpcfg_q[ 5].addr_mode == riscv::TOR))  pmpaddr_d[4]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:661:                riscv::CSR_PMPADDR5:   if (!pmpcfg_q[ 5].locked && !(pmpcfg_q[6].locked && pmpcfg_q[ 6].addr_mode == riscv::TOR))  pmpaddr_d[5]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:662:                riscv::CSR_PMPADDR6:   if (!pmpcfg_q[ 6].locked && !(pmpcfg_q[7].locked && pmpcfg_q[ 7].addr_mode == riscv::TOR))  pmpaddr_d[6]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:663:                riscv::CSR_PMPADDR7:   if (!pmpcfg_q[ 7].locked && !(pmpcfg_q[8].locked && pmpcfg_q[ 8].addr_mode == riscv::TOR))  pmpaddr_d[7]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:664:                riscv::CSR_PMPADDR8:   if (!pmpcfg_q[ 8].locked && !(pmpcfg_q[9].locked && pmpcfg_q[ 9].addr_mode == riscv::TOR))  pmpaddr_d[8]   =csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:665:                riscv::CSR_PMPADDR9:   if (!pmpcfg_q[ 9].locked &&!(pmpcfg_q[10].locked && pmpcfg_q[10].addr_mode == riscv::TOR))  pmpaddr_d[9]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:666:                riscv::CSR_PMPADDR10:  if (!pmpcfg_q[10].locked &&!(pmpcfg_q[11].locked && pmpcfg_q[11].addr_mode == riscv::TOR))  pmpaddr_d[10]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:667:                riscv::CSR_PMPADDR11:  if (!pmpcfg_q[11].locked &&!(pmpcfg_q[12].locked && pmpcfg_q[12].addr_mode == riscv::TOR))  pmpaddr_d[11]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:668:                riscv::CSR_PMPADDR12:  if (!pmpcfg_q[12].locked &&!(pmpcfg_q[13].locked && pmpcfg_q[13].addr_mode == riscv::TOR))  pmpaddr_d[12]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:669:                riscv::CSR_PMPADDR13:  if (!pmpcfg_q[13].locked &&!(pmpcfg_q[14].locked && pmpcfg_q[14].addr_mode == riscv::TOR))  pmpaddr_d[13]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:670:                riscv::CSR_PMPADDR14:  if (!pmpcfg_q[14].locked &&!(pmpcfg_q[15].locked && pmpcfg_q[15].addr_mode == riscv::TOR))  pmpaddr_d[14]= csr_wdata[53:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:680:        if (FP_PRESENT && (dirty_fp_state_csr || dirty_fp_state_i)) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:708:        if (!debug_mode_q && ex_i.cause != riscv::DEBUG_REQUEST && ex_i.valid) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:781:            if (ex_i.valid && ex_i.cause == riscv::BREAKPOINT) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:804:            if (ex_i.valid && ex_i.cause == riscv::DEBUG_REQUEST) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:816:            if (dcsr_q.step && commit_ack_i[0]) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:837:        if (debug_mode_q && ex_i.valid && ex_i.cause == riscv::BREAKPOINT) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:846:        if (mprv && satp_q.mode == MODE_SV39 && (mstatus_q.mpp != riscv::PRIV_LVL_M))
piton/design/chip/tile/ariane/src/csr_regfile.sv:949:                                    & ((mstatus_q.mie & (priv_lvl_o == riscv::PRIV_LVL_M))
piton/design/chip/tile/ariane/src/csr_regfile.sv:960:            if ((riscv::priv_lvl_t'(priv_lvl_o & csr_addr.csr_decode.priv_lvl) != csr_addr.csr_decode.priv_lvl) && !(csr_addr.address==riscv::CSR_MCAUSE)) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:1015:        end else if (!debug_mode_q && csr_op_i == WFI && !ex_i.valid) begin
piton/design/chip/tile/ariane/src/csr_regfile.sv:1082:    assign en_translation_o = (satp_q.mode == 4'h8 && priv_lvl_o != riscv::PRIV_LVL_M)
piton/design/chip/tile/ariane/src/csr_regfile.sv:1217:          @(posedge clk_i) !(eret_o && ex_i.valid))
piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv:69:                match_o = (addr_i & mask) == base ? 1'b1 : 1'b0;
piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv:78:                        if (size > 3 && i <= size - 4) begin
piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv:89:                            assert(addr_i < base + 2**size && addr_i >= base);
piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv:95:                            assert(addr_i - 2**size < base && addr_i >= base);
piton/design/chip/tile/ariane/src/pmp/pmp.sv:56:                        if ((access_type_i & conf_i[i].access_type) != access_type_i) allow_o = 1'b0;
piton/design/chip/tile/ariane/src/pmp/pmp.sv:76:                if (conf_i[i].locked && conf_i[i].addr_mode != riscv::OFF) begin
piton/design/chip/tile/ariane/src/decoder.sv:118:                                    if (priv_lvl_i == riscv::PRIV_LVL_S && tsr_i) begin
piton/design/chip/tile/ariane/src/decoder.sv:143:                                    if (priv_lvl_i == riscv::PRIV_LVL_S && tw_i) begin
piton/design/chip/tile/ariane/src/decoder.sv:161:                                        if (priv_lvl_i == riscv::PRIV_LVL_S && tvm_i)
piton/design/chip/tile/ariane/src/decoder.sv:253:                        if (FP_PRESENT && XFVEC && fs_i != riscv::Off) begin
piton/design/chip/tile/ariane/src/decoder.sv:462:                            if (~allow_replication & instr.rvftype.repl) illegal_instr = 1'b1;
piton/design/chip/tile/ariane/src/decoder.sv:640:                    if (FP_PRESENT && fs_i != riscv::Off) begin // only generate decoder if FP extensions are enabled (static)
piton/design/chip/tile/ariane/src/decoder.sv:663:                    if (FP_PRESENT && fs_i != riscv::Off) begin // only generate decoder if FP extensions are enabled (static)
piton/design/chip/tile/ariane/src/decoder.sv:692:                    if (FP_PRESENT && fs_i != riscv::Off) begin // only generate decoder if FP extensions are enabled (static)
piton/design/chip/tile/ariane/src/decoder.sv:712:                            2'b10: if (~XF16 & ~XF16ALT) illegal_instr = 1'b1;
piton/design/chip/tile/ariane/src/decoder.sv:745:                    if (FP_PRESENT && fs_i != riscv::Off) begin // only generate decoder if FP extensions are enabled (static)
piton/design/chip/tile/ariane/src/decoder.sv:834:                                if (instr.rftype.rm == 3'b000 || (XF16ALT && instr.rftype.rm == 3'b100)) // FP16ALT has separate encoding
piton/design/chip/tile/ariane/src/decoder.sv:836:                                else if (instr.rftype.rm == 3'b001 || (XF16ALT && instr.rftype.rm == 3'b101)) // FP16ALT has separate encoding
piton/design/chip/tile/ariane/src/decoder.sv:846:                                if (!(instr.rftype.rm == 3'b000 || (XF16ALT && instr.rftype.rm == 3'b100)))
piton/design/chip/tile/ariane/src/decoder.sv:859:                            2'b10: if (~XF16 & ~XF16ALT) illegal_instr = 1'b1;
piton/design/chip/tile/ariane/src/decoder.sv:902:                    if (RVA && instr.stype.funct3 == 3'h2) begin
piton/design/chip/tile/ariane/src/decoder.sv:921:                    end else if (RVA && instr.stype.funct3 == 3'h3) begin
piton/design/chip/tile/ariane/src/decoder.sv:1132:                    if ((irq_ctrl_i.sie && priv_lvl_i == riscv::PRIV_LVL_S) || priv_lvl_i == riscv::PRIV_LVL_U) begin
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:517:                automatic logic [AXI4_ADDRESS_WIDTH-1:0] aligned_address = ARADDR_Q & ~{{{AXI4_ADDRESS_WIDTH - 3}{1'b0}}, ar_size_q};
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:571:                automatic logic [AXI4_ADDRESS_WIDTH-1:0] aligned_address = AWADDR_Q & ~{{{AXI4_ADDRESS_WIDTH - 3}{1'b0}}, aw_size_q};
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:62:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:68:        if(~(rst_ni && ~rst_13))
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:78:        else if(en && we)
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:498:    .rst_n(inter_rst_ni && ~rst_13),
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:499:    .rst1_n(inter_rst1_ni && ~rst_13),
piton/design/chip/tile/ariane/src/rsa/inverter.v:56:                    if(a == 'd1 && y_prev[WIDTH*2-1] == 1'b0) 
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_BW.sv:82:      bready_o = |(bready_i & req_mask);
piton/design/chip/tile/ariane/src/axi_node/src/axi_BW_allocator.sv:123:assign decr_req = bvalid_o & bready_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AR.sv:115:      assign match_region_masked[N_INIT_PORT-1:0] = match_region & connectivity_map_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AR.sv:187:                incr_req_o = |(arvalid_o & arready_i);
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AW.sv:103:  assign push_DEST_o = |(awvalid_i & awready_o) & ~error_detected;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AW.sv:136:      assign match_region_masked[N_INIT_PORT-1:0] = match_region & connectivity_map_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AW.sv:191:  assign local_increm =  |(awvalid_o & awready_i);
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:188:  assign write_en = (wdata_done_rise & awaddr_done_reg) | (awaddr_done_rise & wdata_done_reg);
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:189:  assign wdata_done_rise = wdata_done_reg & ~wdata_done_reg_dly;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:190:  assign awaddr_done_rise = awaddr_done_reg & ~awaddr_done_reg_dly;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:217:      if (awready && s_axi_awvalid)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:223:      else if (awaddr_done_reg && wresp_done_reg)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:243:      if (wready && s_axi_wvalid)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:250:      else if (wdata_done_reg && wresp_done_reg)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:269:      if (awaddr_done_reg && wdata_done_reg && !wresp_done_reg)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:303:      if (arready && s_axi_arvalid)
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:309:      else if (araddr_done_reg && rresp_done_reg)
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:123:            if (PSEL_i && PENABLE_i && PWRITE_i)
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:152:            if (PSEL_i && PENABLE_i && ~PWRITE_i)
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:131:assign decr_req = arb_rvalid & arb_rready & arb_rlast;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_DW.sv:99:  assign pop_from_DEST_FIFO = wlast_i & wvalid_i & wready_o & valid_DEST;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_DW.sv:109:          wdata_error_completed_o = wlast_i & wvalid_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_DW.sv:113:          wready_o = |(wready_i & DEST_int);
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_DW.sv:116:          if(wvalid_i & valid_DEST)
piton/design/chip/tile/ariane/src/axi_node/src/axi_AW_allocator.sv:113:  assign awvalid_o  = awvalid_int & grant_FIFO_ID_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_AW_allocator.sv:114:  assign push_ID_o  = awvalid_o & awready_i & grant_FIFO_ID_i;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_BR.sv:79:      rready_o = |(rready_i & req_mask);
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:135:        // Monitor && Checker
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:143:                if (pck.inp_valid && pck.inp_ready && !pck.clr) begin
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:147:                if (pck.oup_valid && pck.oup_ready) begin
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:104:        check_valid: assert (dec_valid == 1'b1 && dec_error == 1'b0) passed_checks++; else begin
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:27:  assign done = src_done & dst_done;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:75:      if (num_sent >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:101:      if (num_received >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:158:            if (inp_req && inp_gnt) begin
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:164:            if (oup_req && oup_gnt && oup_pop) begin
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:179:            if (exists_req && exists_gnt) begin
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:182:                automatic data_t masked_exists = exists_inp.data & mask;
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:204:            if (oup_req && oup_gnt) begin
piton/design/chip/tile/ariane/src/common_cells/test/id_queue_tb.sv:253:            if (oup_req && oup_gnt && oup_pop && oup_data_valid) begin
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:91:    assign push = try_push & ~full;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:121:    assign pop = try_pop & ~empty;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:131:    // Monitor & checker: model expected response and check against actual response
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:156:        assert property (@(posedge clk_i) ((empty & ~push) ##1 push) |-> rdata == wdata)
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:29:  assign done = src_done & dst_done;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:79:      if (num_sent >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:105:      if (num_received >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_gray.sv:173:    `FFLNR(data_q[i], src_data_i, src_valid_i & src_ready_o & (wptr_bin[LOG_DEPTH-1:0] == i), src_clk_i)
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_gray.sv:191:  `FFLARN(wptr_q, wptr_d, src_valid_i & src_ready_o, '0, src_clk_i, src_rst_ni)
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_gray.sv:234:  `FFLARN(rptr_q, rptr_d, dst_valid & dst_ready, '0, dst_clk_i, dst_rst_ni)
piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv:59:                  (set_i)      ? (mask_q & lfsr_q) :
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator.sv:28:    assign s_input_reg_next = edge_i | (r_input_reg & (~sync_a[0]));
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:55:        assign empty_o      = (status_cnt_q == 0) & ~(FALL_THROUGH & push_i);
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:70:        if (push_i && ~full_o) begin
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:84:        if (pop_i && ~empty_o) begin
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:96:        if (push_i && pop_i &&  ~full_o && ~empty_o)
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:100:        if (FALL_THROUGH && (status_cnt_q == 0) && push_i) begin
piton/design/chip/tile/ariane/src/common_cells/src/onehot_to_bin.sv:29:        assign bin[j] = |(tmp_mask & onehot);
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:71:      else if (fifo_write && fifo_widx == i)
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:82:    else if (src_valid_i && src_ready_o)
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:89:    else if (dst_valid_o && dst_ready_i)
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:130:  assign fifo_write = src_valid_i && src_ready_o;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/pulp_sync_wedge.sv:28:    assign f_edge_o = ~serial &  serial_q;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/pulp_sync_wedge.sv:29:    assign r_edge_o =  serial & ~serial_q;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:191:            else if (en2 && is_odd && !bypass)
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider.sv:73:    assign s_clock_enable_gate =  s_clock_enable & reg_ext_gate_sync;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/rrarbiter.sv:55:    .gnt_i   ( en_i & req ),
piton/design/chip/tile/ariane/src/common_cells/src/cb_filter.sv:119:  assign data_in_bucket = look_ind & bucket_occupied;
piton/design/chip/tile/ariane/src/common_cells/src/serial_deglitch.sv:33:                if (d_i == 1'b1 && count_q != SIZE[SIZE-1:0]) begin
piton/design/chip/tile/ariane/src/common_cells/src/serial_deglitch.sv:35:                end else if (d_i == 1'b0 && count_q != SIZE[SIZE-1:0]) begin
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:77:    assign a_fill = valid_i && ready_o;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:84:    assign b_drain = b_full_q && ready_i;
piton/design/chip/tile/ariane/src/common_cells/src/mv_filter.sv:35:        end else if (sample_i && d_i) begin
piton/design/chip/tile/ariane/src/common_cells/src/stream_delay.sv:66:                        if (FixedDelay == 1 || (StallRandom && counter_load == 1)) begin
piton/design/chip/tile/ariane/src/common_cells/src/stream_delay.sv:70:                        if (StallRandom && counter_load == 0) begin
piton/design/chip/tile/ariane/src/common_cells/src/sync_wedge.sv:29:    assign r_edge_o =  serial & (~serial_q);
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator_tx.sv:26:    assign s_input_reg_next = valid_i | (r_input_reg & ~sync_a[0]);
piton/design/chip/tile/ariane/src/common_cells/src/stream_fork.sv:45:                    if (valid_o == all_ones && ready_i == all_ones) begin
piton/design/chip/tile/ariane/src/common_cells/src/stream_fork.sv:58:                if (valid_i && oup_ready == all_ones) begin
piton/design/chip/tile/ariane/src/common_cells/src/stream_fork.sv:103:                    if (valid_i && ready_o) begin   // Input handshake
piton/design/chip/tile/ariane/src/common_cells/src/fall_through_register.sv:50:        .push_i         (valid_i & ~fifo_full),
piton/design/chip/tile/ariane/src/common_cells/src/fall_through_register.sv:52:        .pop_i          (ready_i & ~fifo_empty)
piton/design/chip/tile/ariane/src/common_cells/src/id_queue.sv:123:        assign idx_matches_id[i] = match_id_valid && (head_tail_q[i].id == match_id) &&
piton/design/chip/tile/ariane/src/common_cells/src/stream_register.sv:49:        .push_i         (valid_i & ~fifo_full),
piton/design/chip/tile/ariane/src/common_cells/src/stream_register.sv:51:        .pop_i          (ready_i & ~fifo_empty)
piton/design/chip/tile/ariane/src/common_cells/src/delta_counter.sv:36:            end else if (!overflow_q && en_i) begin
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:91:    end else if (valid_i && ready_o) begin
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:141:    end else if (valid_o && ready_i) begin
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:101:        assign lock_d     = req_o & ~gnt_i;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:123:          assign req_tmp = req_q & req_i;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:145:      assign rr_d       = (gnt_i && req_o) ? ((rr_q == NumLevels'(NumIn-1)) ? '0 : rr_q + 1'b1) : rr_q;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:221:      assert(!(LockIn && ExtPrio))
piton/design/chip/tile/ariane/src/common_cells/formal/fall_through_register_properties.sv:54:        ((valid_i && ready_o) && ready_i |-> valid_o && (data_i == data_o)));
piton/design/chip/tile/ariane/src/common_cells/formal/fall_through_register_properties.sv:72:        (valid_i && ready_o));
piton/design/chip/tile/ariane/src/common_cells/formal/fall_through_register_properties.sv:74:        (valid_o && ready_i));
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:100:        (reads < 1024 && writes < 1024));
piton/design/chip/tile/ariane/src/common_cells/formal/counter_properties.sv:45:    assign count_down = en_i && down_i;
piton/design/chip/tile/ariane/src/compressed_decoder.sv:234:                            if (instr_i[11:7] == 5'b0 && instr_i[6:2] == 5'b0) begin
piton/design/chip/tile/ariane/src/compressed_decoder.sv:237:                            end else if (instr_i[11:7] != 5'b0 && instr_i[6:2] == 5'b0) begin
piton/design/chip/tile/ariane/src/compressed_decoder.sv:270:        if (illegal_instr_o && is_compressed_o) begin
piton/design/chip/tile/ariane/src/fpu_wrap.sv:59:      IntFmtMask:    {XFVEC && XF8, XFVEC && (XF16 || XF16ALT), 1'b1, 1'b1}
piton/design/chip/tile/ariane/src/fpu_wrap.sv:142:           if (!fpu_vec_op_d && fpu_rm_i==3'b101)
piton/design/chip/tile/ariane/src/fpu_wrap.sv:384:      if (!fpu_vec_op_d && check_ah)
piton/design/chip/tile/ariane/src/fpu_wrap.sv:389:      if (fpu_vec_op_d && vec_replication) begin
piton/design/chip/tile/ariane/src/fpu_wrap.sv:428:          if (fpu_valid_i & ~fpu_in_ready) begin
piton/design/chip/tile/ariane/src/commit_stage.sv:184:            if (commit_instr_i[0].op == FENCE_I || (flush_dcache_i && commit_instr_i[0].fu != STORE)) begin
piton/design/chip/tile/ariane/src/commit_stage.sv:202:            if (RVA && instr_0_is_amo) begin
piton/design/chip/tile/ariane/src/commit_stage.sv:251:    // Exception & Interrupt Logic
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:74:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:96:        if(~(rst_ni && ~rst_3))
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:117:        else if(en && we)
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:230:           .rst(rst_ni && ~rst_3),
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:231:           .init(startHash && ~startHash_r),
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:232:           .next(newMessage && ~newMessage_r),
piton/design/chip/tile/ariane/src/sha256/sha256.v:339:        ch = (e_reg & f_reg) ^ ((~e_reg) & g_reg);
piton/design/chip/tile/ariane/src/sha256/sha256.v:359:        maj = (a_reg & b_reg) ^ (a_reg & c_reg) ^ (b_reg & c_reg);
piton/design/chip/tile/ariane/src/sha256/sha256.v:484:                    if (init && next)
piton/design/chip/tile/ariane/src/dma/dma.sv:207:                dma_ctrl_new = (pmp_allow_reg && pmp_data_allow) ? CTRL_LOAD : CTRL_CHECK_STORE; 
piton/design/chip/tile/ariane/src/dma/dma.sv:216:                pmp_allow_new = (pmp_allow_reg && (pmp_data_allow || (pmp_check_ctr_reg == length_d))) || (we_flag && length_d == 3); 
piton/design/chip/tile/ariane/src/dma/dma.sv:261:                dma_ctrl_new = (pmp_allow_reg && pmp_data_allow) ? CTRL_STORE : CTRL_DONE; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:95:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:117:            if(~(rst_ni && ~rst_8))
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:129:            else if(en && we)
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:196:       .rst_ni        ( rst_ni && ~rst_8         ),
piton/design/chip/tile/ariane/src/mult.sv:26:    assign mul_valid_op = ~flush_i && mult_valid_i && (fu_data_i.operator inside { MUL, MULH, MULHU, MULHSU, MULW });
piton/design/chip/tile/ariane/src/mult.sv:27:    assign div_valid_op = ~flush_i && mult_valid_i && (fu_data_i.operator inside { DIV, DIVU, DIVW, DIVUW, REM, REMU, REMW, REMUW });
piton/design/chip/tile/ariane/src/mult.sv:81:        if (mult_valid_i && fu_data_i.operator inside {DIV, DIVU, DIVW, DIVUW, REM, REMU, REMW, REMUW}) begin
piton/design/chip/tile/ariane/src/ariane.sv:27:  input  logic [1:0]                   irq_i,        // level sensitive IR lines, mip & sip (async)
piton/design/chip/tile/ariane/src/ariane.sv:441:  assign no_st_pending_commit = no_st_pending_ex & dcache_commit_wbuffer_empty;
piton/design/chip/tile/ariane/src/ariane.sv:703:    assign trace_o[i].exception = commit_ack[i] & commit_instr_id_commit[i].ex.valid & ~commit_instr_id_commit[i].ex.cause[63];
piton/design/chip/tile/ariane/src/ariane.sv:704:    assign trace_o[i].interrupt = commit_ack[i] & commit_instr_id_commit[i].ex.valid & commit_instr_id_commit[i].ex.cause[63];
piton/design/chip/tile/ariane/src/store_unit.sv:144:                if (st_ready && dtlb_hit_i) begin
piton/design/chip/tile/ariane/src/store_unit.sv:165:        if (ex_i.valid && (state_q != IDLE)) begin
piton/design/chip/tile/ariane/src/store_unit.sv:208:    assign store_buffer_valid = st_valid & (amo_op_q == AMO_NONE);
piton/design/chip/tile/ariane/src/store_unit.sv:209:    assign amo_buffer_valid = st_valid & (amo_op_q != AMO_NONE);
piton/design/chip/tile/ariane/src/store_unit.sv:211:    assign st_ready = store_buffer_ready & amo_buffer_ready;
piton/design/chip/tile/ariane/src/serdiv.sv:119:  assign pm_sel      = load_en & ~(opcode_i[0] & (op_a_sign ^ op_b_sign));
piton/design/chip/tile/ariane/src/scoreboard.sv:101:    issue_instr_valid_o    = decoded_instr_valid_i & ~unresolved_branch_i & ~issue_full;
piton/design/chip/tile/ariane/src/scoreboard.sv:102:    decoded_instr_ack_o    = issue_ack_i & ~issue_full;
piton/design/chip/tile/ariane/src/scoreboard.sv:113:    if (decoded_instr_valid_i && decoded_instr_ack_o && !flush_unissued_instr_i) begin
piton/design/chip/tile/ariane/src/scoreboard.sv:128:      if (mem_q[i].sbe.fu == ariane_pkg::NONE && mem_q[i].issued)
piton/design/chip/tile/ariane/src/scoreboard.sv:215:      gpr_clobber_vld[mem_q[i].sbe.rd][i] = mem_q[i].issued & ~mem_q[i].is_rd_fpr_flag;
piton/design/chip/tile/ariane/src/scoreboard.sv:216:      fpr_clobber_vld[mem_q[i].sbe.rd][i] = mem_q[i].issued & mem_q[i].is_rd_fpr_flag;
piton/design/chip/tile/ariane/src/scoreboard.sv:280:    assign rs1_fwd_req[k+NR_WB_PORTS] = (mem_q[k].sbe.rd == rs1_i) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == ariane_pkg::is_rs1_fpr(issue_instr_o.op));
piton/design/chip/tile/ariane/src/scoreboard.sv:281:    assign rs2_fwd_req[k+NR_WB_PORTS] = (mem_q[k].sbe.rd == rs2_i) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == ariane_pkg::is_rs2_fpr(issue_instr_o.op));
piton/design/chip/tile/ariane/src/scoreboard.sv:282:    assign rs3_fwd_req[k+NR_WB_PORTS] = (mem_q[k].sbe.rd == rs3_i) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == ariane_pkg::is_imm_fpr(issue_instr_o.op));
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:283:      if(nxt_Out_vld & ~nxt_Tag_vld)
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:410:            if(dii_data_vld & dii_data_type)   //AAD
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:427:            else if(dii_data_vld & ~dii_data_type) //ENC
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:79:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:86:        if (~(rst_ni && ~rst_11))
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:99:        else if(en && we)
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:194:    .rst(rst_ni && ~rst_11),
piton/design/chip/tile/ariane/src/axi_shim.sv:134:                        wr_gnt_o = axi_resp_i.aw_ready & axi_resp_i.w_ready;
piton/design/chip/tile/ariane/src/axi_shim.sv:252:    assign rd_gnt_o            = rd_req_i & axi_resp_i.ar_ready;
piton/design/chip/tile/ariane/src/controller.sv:113:        if (flush_dcache_ack_i && fence_active_q) begin
piton/design/chip/tile/ariane/src/store_buffer.sv:261:        @(posedge clk_i) rst_ni && flush_i |-> !commit_i)
piton/design/chip/tile/ariane/src/store_buffer.sv:265:        @(posedge clk_i) rst_ni && (speculative_status_cnt_q == DEPTH_SPEC) |-> !valid_i)
piton/design/chip/tile/ariane/src/store_buffer.sv:269:        @(posedge clk_i) rst_ni && (speculative_status_cnt_q == 0) |-> !commit_i)
piton/design/chip/tile/ariane/src/store_buffer.sv:273:        @(posedge clk_i) rst_ni && (commit_status_cnt_q == DEPTH_COMMIT) |-> !commit_i)
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:161:  assign core_init   = init_reg & ~init_reg_d;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:162:  assign core_next   = next_reg & ~next_reg_d;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:201:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:205:      if(~(rst_ni && ~rst_2))
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:220:      if(~(rst_ni && ~rst_2))
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:241:      else if(en && we) begin
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:305:                .reset_n(rst_ni && ~rst_2),
piton/design/chip/tile/ariane/src/rand_num/rng_cs.v:68:assign rand_num_valid = entropy128_valid & entropy64_valid & entropy32_valid & entropy16_valid;
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:85:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:89:    if(~(rst_ni && ~rst_10))
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:106:    if(load & ~debug_mode_i) begin
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:120:        if(~(rst_ni && ~rst_10))
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:123:        else if(en && we)
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:219:    .rst_n(rst_ni && ~rst_10),
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:67:      if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:104:      if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:98:          if (AxiLite_PM.w_ready && AxiLite_PM.aw_ready) begin // Both AW and W channels fire.
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:130:        if (Axi_PS.b_ready && AxiLite_PM.b_valid) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:138:        if (Axi_PS.w_valid && Axi_PS.w_last) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:265:      assert (!(Axi_PS.aw_valid && Axi_PS.aw_len != '0))
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:267:      assert (!(Axi_PS.ar_valid && Axi_PS.ar_len != '0))
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncDpRam.sv:72:      if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncDpRam.sv:178:    (@(posedge Clk_CI) (CSelA_SI & CSelB_SI & WrEnA_SI & WrEnB_SI) |-> (AddrA_DI != AddrB_DI))
piton/design/chip/tile/ariane/src/fpga-support/rtl/TdpBramArray.sv:161:        if (SerIdxA_S == s && ~SerIdxAOverflow_S) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/TdpBramArray.sv:164:        if (SerIdxB_S == s && ~SerIdxBOverflow_S) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRam.sv:58:    if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:67:      if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:100:      if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiBramLogger.sv:95:  assign LogTrigger_S = AxiValid_SI && AxiReady_SI;
piton/design/chip/tile/ariane/src/fpga-support/rtl/BramLogger.sv:186:        if (LogEn_SI && LogTrigger_SI && ~Clear_SI) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/BramLogger.sv:197:        if (Clear_SI && WrCntA_SP != 0) begin
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncTpRam.sv:62:    if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
piton/design/chip/tile/ariane/src/fpga-support/behav/BramDwc/Testbench.sv:102:  assign EndOfSim_S = EndOfStim_S && EndOfExpResp_S;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:111:  assign vaddr_d = (dreq_o.ready & dreq_i.req) ? dreq_i.vaddr : vaddr_q;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:120:    assign cl_offset_d = ( dreq_o.ready & dreq_i.req)      ? {dreq_i.vaddr>>2, 2'b0} :
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:121:                         ( paddr_is_nc  & mem_data_req_o ) ? cl_offset_q[2]<<2 : // needed since we transfer 32bit over a 64bit AXI bus in this case
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:129:    assign cl_offset_d = ( dreq_o.ready & dreq_i.req)      ? {dreq_i.vaddr>>2, 2'b0} :
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:152:    cache_en_d   = cache_en_q & en_i;// disabling the cache is always possible, enable needs to go via flush
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:173:    if (mem_rtrn_vld_i && mem_rtrn_i.rtype == ICACHE_INV_REQ) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:233:            end else if ((|cl_hit && cache_en_q) || areq_i.fetch_exception.valid) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:306:        if (mem_rtrn_vld_i && mem_rtrn_i.rtype == ICACHE_IFILL_ACK) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:334:        if (mem_rtrn_vld_i && mem_rtrn_i.rtype == ICACHE_IFILL_ACK) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:367:                    (mem_rtrn_i.inv.all && inv_en)  ? '1                                    :
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:368:                    (mem_rtrn_i.inv.vld && inv_en)  ? icache_way_bin2oh(mem_rtrn_i.inv.way) :
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:378:  assign update_lfsr   = cache_wren & all_ways_valid;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:135:  assign rd_req_prio   = rd_req_i & rd_prio_i;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:156:  assign rd_acked = rd_req & ~wr_cl_vld_i;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:146:              if (rd_ack_i && req_port_i.data_req) begin
piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv:247:                    if ((mshr_index_matches_i && mem_req_q.we) || mshr_addr_matches_i) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:122:                             (mask_reads) ? miss_we_i & miss_req_i : miss_req_i;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:137:      miss_ack_o[miss_port_idx] = mem_data_ack_i & mem_data_req_o;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:257:  assign store_sent = mem_data_req_o   & mem_data_ack_i & (mem_data_o.rtype == DCACHE_STORE_REQ);
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:259:  assign stores_inflight_d = (store_ack && store_sent) ? stores_inflight_q     :
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:347:  assign cl_write_en     = load_ack & ~mshr_q.nc;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:364:    enable_d         = enable_q & enable_i;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:414:              update_lfsr               = all_ways_valid & mem_data_ack_i;// need to evict a random way
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:252:                if (|hit && areq_i.fetch_valid && (en_i || (state_q != TAG_CMP))) begin
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:303:                if (areq_i.fetch_valid && (state_q == WAIT_ADDRESS_TRANSLATION)) begin
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:351:                if (axi_resp_i.r_valid && axi_resp_i.r.last) begin
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:355:                if ((state_q == WAIT_KILLED_AXI_R_RESP) && axi_resp_i.r.last && axi_resp_i.r_valid)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:267:// cache readout & update
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:279:  assign check_en_d = rd_req_o & rd_ack_i;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:285:  assign wr_data_be_o = tx_stat_q[rtrn_id].be & (~wbuffer_q[rtrn_ptr].dirty);
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:308:    assign bdirty[k] = (|wbuffer_q[k].txblock) ? '0 : wbuffer_q[k].dirty & wbuffer_q[k].valid;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:319:    assign inval_hit[k]  = (wr_cl_vld_d & valid[k] & (wtag_comp[k] == wr_cl_idx_d)) |
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:320:                           (wr_cl_vld_q & valid[k] & (wtag_comp[k] == wr_cl_idx_q));
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:440:    if (miss_req_o && miss_ack_i) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:451:    if (req_port_i.data_req && rdy) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:521:    @(posedge clk_i) disable iff (!rst_ni) evict && miss_ack_i && miss_req_o |-> (tx_id != rtrn_id))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:89:  assign icache_data_ack_o  = icache_data_req_i & ~icache_data_full;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:90:  assign dcache_data_ack_o  = dcache_data_req_i & ~dcache_data_full;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:336:  assign b_push              = axi_wr_valid & axi_wr_rdy;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:419:    if (axi_rd_valid && axi_rd_id_out == 0 && axi_rd_rdy) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:451:    end else if (axi_rd_valid && axi_rd_id_out[0] && axi_rd_rdy) begin
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:165:      .push_i     ( axi_req_o.aw_valid & axi_resp_i.aw_ready ),
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:169:      .pop_i      ( axi_req_o.w_valid & axi_resp_i.w_ready & axi_req_o.w.last )
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:113:  assign icache_data_ack_o  = icache_data_req_i & ~icache_data_full;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:114:  assign dcache_data_ack_o  = dcache_data_req_i & ~dcache_data_full;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:247:  assign l15_req_o.l15_req_ack = l15_rtrn_i.l15_val & ~rtrn_fifo_full;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:383:    assert (16 >= DCACHE_INDEX_WIDTH && 16 >= ICACHE_INDEX_WIDTH)
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:134:            evict_way[i] = data_i[i].valid & data_i[i].dirty;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:331:            // Flushing & Initialization
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:422:                   ((reservation_q.valid && reservation_q.address != amo_req_i.operand_a[63:3]) || !reservation_q.valid))) begin
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:479:            if (mshr_q.valid && mshr_addr_i[i][55:DCACHE_BYTE_OFFSET] == mshr_q.addr[55:DCACHE_BYTE_OFFSET]) begin
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:484:            if (mshr_q.valid && mshr_addr_i[i][DCACHE_INDEX_WIDTH-1:DCACHE_BYTE_OFFSET] == mshr_q.addr[DCACHE_INDEX_WIDTH-1:DCACHE_BYTE_OFFSET]) begin
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:541:        .data_req_i     ( miss_req_valid & miss_req_bypass         ),
piton/design/chip/tile/ariane/src/cache_subsystem/amo_alu.sv:39:            ariane_pkg::AMO_AND: amo_result_o = amo_operand_a_i & amo_operand_b_i;
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:72:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:80:        if(~(rst_ni && ~jtag_unlock && ~rst_9))
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:86:        else if(en && we)
piton/design/chip/tile/ariane/src/multiplier.sv:47:    assign mult_valid      = mult_valid_i && (operator_i inside {MUL, MULH, MULHU, MULHSU, MULW});
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:80:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:84:    if(~(rst_ni && ~rst_4))
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:102:        if(~(rst_ni && ~rst_4))
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:123:        else if(en && we)
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:318:        .rst_ni(rst_ni && ~rst_4),
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:319:        .init_i(startHash && ~startHash_r),
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:121:                if (dmi_access && update_dr && (error_q == DMINoError)) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:208:        if (update_dr && state_q != Idle) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:215:        if (capture_dr && state_q inside {Read, WaitReadValid}) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:223:        if (dmi_reset && dtmcs_select) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv:81:                if (sbaddress_write_valid_i && sbreadonaddr_i)  state_d = Read;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv:85:                if (sbdata_read_valid_i && sbreadondata_i) state_d = Read;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv:136:        if (sbaccess_i > 3 && state_q != Idle) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:157:    assign resp_queue_push      = dmi_req_valid_i & dmi_req_ready_o;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:232:        if (dmi_req_ready_o && dmi_req_valid_i && dtm_op == dm::DTM_READ) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:304:        if (dmi_req_ready_o && dmi_req_valid_i && dtm_op == dm::DTM_WRITE) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:308:                    if (!cmdbusy_i && dm::DataCount > 0) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:336:                        cmderr_d = dm::cmderr_e'(~a_abstractcs.cmderr & cmderr_q);
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:384:                        sbcs_d.sbbusyerror = sbcs_q.sbbusyerror & (~sbcs.sbbusyerror);
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:385:                        sbcs_d.sberror     = sbcs_q.sberror     & (~sbcs.sberror);
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:461:        if (!dmcontrol_q.resumereq && dmcontrol_d.resumereq) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:464:        if (dmcontrol_q.resumereq && resumeack_i) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:495:    assign resp_queue_pop = dmi_resp_ready_i & ~resp_queue_empty;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:591:            (dmi_req_ready_o && dmi_req_valid_i && dtm_op == dm::DTM_READ) |->
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:124:                if (cmd_valid_i && halted_q[hartsel_i]) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:168:        if (unsupported_command && cmd_valid_i) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:250:                                !ac_ar.transfer && ac_ar.postexec) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:319:                if (ac_ar.aarsize < MaxAar && ac_ar.transfer && ac_ar.write) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:360:                end else if (ac_ar.aarsize < MaxAar && ac_ar.transfer && !ac_ar.write) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:267:            if (slv_aw_valid_i && slv_aw_atop_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:336:        if (slv_aw_valid_i && slv_aw_atop_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:344:        end else if (slv_aw_valid_i && transaction_collision && !adapter_ready) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:355:        if (w_cnt_inj_q && mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:363:                if (slv_aw_valid_i && slv_aw_atop_i && adapter_ready) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:386:                if ((r_d_valid_q && w_d_valid_q && aw_free) || (aw_state_q == SEND_AW)) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:410:                        if (w_cnt_q && mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:483:                            if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:513:                end else if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:520:                if (r_d_valid_q && w_d_valid_q && aw_free) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:523:                    if (w_free && w_cnt_q == 0) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:545:                if ((w_free && w_cnt_inj_q == 0) || (w_state_q == SEND_W)) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:625:                if (mst_b_valid_i && (mst_b_id_i == id_q)) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:638:        if (mst_aw_valid_o && mst_aw_ready_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:641:        if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:845:                if (mst_r_valid_i && (mst_r_id_i == id_q)) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:866:                if ((r_free && (b_state_q != WAIT_COMPLETE_B)) || (r_state_q == SEND_R)) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:916:    assign op_a           = r_data_q & strb_ext;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:917:    assign op_b           = w_data_q & strb_ext;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:918:    assign sign_a         = |(op_a & ~(strb_ext >> 1));
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:919:    assign sign_b         = |(op_b & ~(strb_ext >> 1));
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:923:        if (AXI_ALU_RATIO == 1 && RISCV_WORD_WIDTH == 32) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:927:        end else if (AXI_ALU_RATIO == 1 && RISCV_WORD_WIDTH == 64) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:219:                    if (slv_ar_addr_i >= ADDR_BEGIN && slv_ar_addr_i <= ADDR_END && slv_ar_lock_i &&
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:253:                if (mst_ar_ready_i && mst_ar_valid_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:266:                if (mst_r_valid_i && mst_r_ready_o && mst_r_last_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:301:        if (slv_aw_valid_i && slv_aw_ready_o) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:331:                    if (slv_aw_addr_i >= ADDR_BEGIN && slv_aw_addr_i <= ADDR_END) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:333:                        if (slv_aw_lock_i && slv_aw_len_i == 8'h00) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:376:                if (slv_w_valid_i && slv_w_ready_o && slv_w_last_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:390:                if (slv_w_valid_i && slv_w_ready_o && slv_w_last_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:405:                if (slv_w_valid_i && slv_w_last_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:417:                if (slv_b_valid_o && slv_b_ready_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_res_tbl.sv:43:            if (set && i == set_id_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_res_tbl.sv:45:            end else if (clr && tbl_q[i] == clr_addr_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:42:                axi_pkg::ATOP_CLR: amo_result_o = amo_operand_a_i & (~amo_operand_b_i);
piton/design/chip/tile/ariane/src/branch_unit.sv:92:        if (branch_valid_i && target_address[0] != 1'b0) branch_exception_o.valid = 1'b1;
piton/design/chip/tile/ariane/src/ex_stage.sv:201:        flu_ready_o = csr_ready & mult_ready;
piton/design/chip/tile/ariane/src/perf_counters.sv:84:          if (commit_instr_i[i].fu == CTRL_FLOW && commit_instr_i[i].op == '0
piton/design/chip/tile/ariane/src/perf_counters.sv:89:          if (commit_instr_i[i].op == JALR && (commit_instr_i[i].rd == 'd1 || commit_instr_i[i].rd == 'd1))
piton/design/chip/tile/ariane/src/perf_counters.sv:100:      if (resolved_branch_i.valid && resolved_branch_i.is_mispredict)
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:78:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:84:        if(~(rst_ni && ~rst_1))
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:96:        else if(en && we)
piton/design/chip/tile/ariane/src/aes0/aes_192.v:36:wire start_posedge = start & ~start_r;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:73:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:81:        if(~(rst_ni && ~rst_6))
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:87:        else if(en && we)
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:371:                                             bp.is_mispredict & bp.valid,
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:475:        if (use_rnd && instr[14:12]!=3'b111)
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:490:        if (use_rnd && instr[14:12]!=3'b111)
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:503:        if (use_rnd && instr[14:12]!=3'b111)
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:588:                if (rd == 'b0 && (rs1 == 'h1 || rs1 == 'h5)) return this.printMnemonic("ret");
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:615:            if (rd != 0 && rs1 != 0) begin
piton/design/chip/tile/ariane/src/util/instr_trace_item.svh:624:            if (rd != 0 && rs1 != 0) begin
piton/design/chip/tile/ariane/src/util/instr_tracer.sv:77:      if (tracer_if.pck.fetch_valid && tracer_if.pck.fetch_ack) begin
piton/design/chip/tile/ariane/src/util/instr_tracer.sv:141:      if (tracer_if.pck.exception.valid && !(tracer_if.pck.debug_mode && tracer_if.pck.exception.cause == riscv::BREAKPOINT)) begin
piton/design/chip/tile/ariane/src/util/instr_tracer.sv:209:    if (ariane_pkg::ENABLE_SPIKE_COMMIT_LOG && commit_log) $fclose(commit_log);
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:158:        if (((addr + 2**ax_beat.ax_size) & PFN_MASK) == (addr & PFN_MASK))
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:165:        if (((addr + 2**ax_beat.ax_size * (ax_beat.ax_len + 1)) & PFN_MASK) == (addr & PFN_MASK))
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:220:      while (!(ar_done && tot_r_flight_cnt == 0 && aw_done && tot_atop_flight_cnt == 0)) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:285:              aw_beat.ax_addr = aw_beat.ax_addr & ~(1<<aw_beat.ax_size - 1);
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:288:              aw_beat.ax_addr = aw_beat.ax_addr & ~(1<<(aw_beat.ax_size+1) - 1);
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:330:      while (!(aw_done && aw_queue.size() == 0)) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:348:          w_beat.w_strb |= (rand_strb & strb_mask);
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:358:      while (!(aw_done && tot_atop_flight_cnt == 0 && tot_w_flight_cnt == 0)) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:474:      if (upstream.ar_valid && upstream.ar_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:490:      if (upstream.aw_valid && upstream.aw_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:524:      if (upstream.w_valid && upstream.w_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:547:      if (downstream.r_valid && downstream.r_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:557:      if (downstream.b_valid && downstream.b_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:565:      if (downstream.ar_valid && downstream.ar_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:581:      if (downstream.aw_valid && downstream.aw_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:597:      if (downstream.w_valid && downstream.w_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:607:      if (upstream.r_valid && upstream.r_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:609:        if (r_inject_queue.size() > 0 && r_inject_queue[0].r_id == upstream.r_id) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:611:        end else if (r_xfer_queue.size() > 0 && r_xfer_queue[0].r_id == upstream.r_id) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:623:      if (upstream.b_valid && upstream.b_ready) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:625:        if (b_inject_queue.size() > 0 && b_inject_queue[0].b_id == upstream.b_id) begin
piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv:627:        end else if (b_xfer_queue.size() > 0 && b_xfer_queue[0].b_id == upstream.b_id) begin
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:84:    .push_i  ( in.ar_ready & in.ar_valid              ),
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:88:    .pop_i   ( in.r_valid & in.r_ready & in.r_last )
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:102:    .push_i  ( in.aw_ready & in.aw_valid ),
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:105:    .pop_i   ( in.b_valid & in.b_ready   )
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:110:  assign in.aw_ready  = ~wr_full & out.aw_ready;
piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv:111:  assign in.ar_ready  = ~rd_full & out.ar_ready;
piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv:50:    end else if (arb.out_req && arb.out_ack) begin
piton/design/chip/tile/ariane/src/axi/src/axi_address_resolver.sv:44:      assign matched_rules[i][j] = (enabled && (addr_i & mask) == (base & mask));
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:133:    assign in.aw_ready   = out.aw_ready & ~full_id_aw_b;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:134:    assign out.aw_valid  = in.aw_valid & ~full_id_aw_b;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:135:    assign in.b_valid    = out.b_valid & ~empty_id_aw_b;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:136:    assign out.b_ready   = in.b_ready & ~empty_id_aw_b;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:138:    assign in.ar_ready   = out.ar_ready & ~full_id_ar_r;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:139:    assign out.ar_valid  = in.ar_valid & ~full_id_ar_r;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:140:    assign in.r_valid    = out.r_valid & ~empty_id_ar_r;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:141:    assign out.r_ready   = in.r_ready & ~empty_id_ar_r;
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:150:        .incr_i       ( in.aw_valid & ~full_id_aw_b & out.aw_ready ),
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:154:        .release_id_i ( out.b_valid & in.b_ready & ~empty_id_aw_b  ),
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:167:        .incr_i       ( in.ar_valid & ~full_id_ar_r & out.ar_ready             ),
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:171:        .release_id_i ( out.r_valid & in.r_ready & out.r_last & ~empty_id_ar_r ),
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:101:        if (slv.aw_valid && slv.aw_atop[5:4] != axi_pkg::ATOP_NONE) begin
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:119:            if (slv.w_valid && slv.w_last) begin
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:138:          if (slv.w_valid && slv.w_last) begin
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:151:        if (slv.w_valid && slv.w_last) begin
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:281:    if (mst.aw_valid && mst.aw_ready) begin
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:284:    if (mst.w_valid && mst.w_ready && mst.w_last) begin
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:190:    assign master[i].ar_ready      = master_arready && (i == master_sel_rd);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:193:    assign master[i].r_valid       = master_rvalid && (i == master_sel_rd);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:197:    assign master[i].aw_ready      = master_awready && (i == master_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:201:    assign master[i].w_ready       = master_wready && (i == master_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:204:    assign master[i].b_valid       = master_bvalid && (i == master_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:251:    assign slave[i].ar_valid     = slave_arvalid && (i == slave_sel_rd);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:256:    assign slave[i].r_ready      = slave_rready && (i == slave_sel_rd);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:259:    assign slave[i].aw_valid     = slave_awvalid && (i == slave_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:263:    assign slave[i].w_valid      = slave_wvalid && (i == slave_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:267:    assign slave[i].b_ready      = slave_bready && (i == slave_sel_wr);
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:362:        if (slave_rvalid && master_rready) begin
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:431:        if (slave_wvalid && master_wready) begin
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:439:        if (slave_bvalid && master_bready) begin
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:140:    assign en = en_acct && acct_ctrl_i; 
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:153:        else if(en && we)
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_and2.sv:18:   assign clk_o = clk0_i & clk1_i;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv:27:    assign clk_o = clk_i & clk_en;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_and2.sv:18:   assign clk_o = clk0_i & clk1_i;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_gating.sv:27:   assign clk_o = clk_i & clk_en;
piton/design/chip/tile/ariane/src/tlb.sv:70:            if (tags_q[i].valid && lu_asid_i == tags_q[i].asid && vpn2 == tags_q[i].vpn2) begin
piton/design/chip/tile/ariane/src/tlb.sv:108:            end else if (update_i.valid & replace_en[i]) begin
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/test/IEEEHelper.h:76:void showTable(IEEEHelper& h);
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/test/IEEEHelper.cpp:88:void showTable(IEEEHelper& h)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:12:* Create a directory (denoted as "&lt;build_dir&gt;" in this document) where you want to put the generated Makefiles, project files as well the object files and output binaries and enter this location.
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:13:  For example: `cd flexfloat & mkdir build`
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:15:* Run `cmake  [<optional configuration parameters>] <path to the FlexFloat source directory>` (from "&lt;build_dir&gt;")
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:16:  For example: `cd build && cmake ..`
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:27:* In the "&lt;build_dir&gt;"  directory execute `make`
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:42:The C++ wrapper provides a generic floating-point type by defining a template class (flexfloat&lt;e,m&gt;, e and m are exponent and mantissa bit-widths) and a set of auxiliary functions (useful for debugging and collecting statistics). This only requires users to replace original variable declarations with instantiations of this template class. No other part of the program needs modification since class methods include operator overloading.
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/README.md:45:Examples for the C API and for the C++ wrapper are provided in the "examples" folder (after building the executables are available in "&lt;build_dir&gt;/examples").
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:84:    uint_t frac = bits & ((0x1<<desc.frac_bits) - 1);
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:86:    if(exp == 0 && frac == 0)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:111:    if(exp <= 0 && EXPONENT(CAST_TO_INT(a->value)) != 0)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:117:        return denorm & (UINT_C(0x1) << (NUM_BITS_FRAC - a->desc.frac_bits - 1));
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:128:    if((plus && !sign) || (!plus && sign))
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:130:        if(exp <= 0 && EXPONENT(CAST_TO_INT(a->value)) != 0)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:138:            return (denorm & (MASK_FRAC >> (a->desc.frac_bits))) ||
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:139:                   ( ((denorm & MASK_FRAC) == 0)  && (CAST_TO_INT(a->value)!=0) );
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:209:        if(mode == FE_TONEAREST && flexfloat_nearest_rounding(a, exp))
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:214:        else if(mode == FE_UPWARD && flexfloat_inf_rounding(a, exp, sign, 1))
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:219:        else if(mode == FE_DOWNWARD && flexfloat_inf_rounding(a, exp, sign, 0))
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:65:static inline FlexfloatPrecision get_type_precision(const int &v)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:70:static inline FlexfloatPrecision get_type_precision(const float &v)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:75:static inline FlexfloatPrecision get_type_precision(const double &v)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:81:    std::size_t operator()(FlexfloatPrecision const& p) const
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:90:    std::size_t operator()(std::pair<FlexfloatPrecision, FlexfloatPrecision> const& pp) const
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:126:    for(auto& stat: ops_stats)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:138:    for(auto& stat: vops_stats)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:150:    for(auto& stat: casting_stats)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:158:    for(auto& stat: vcasting_stats)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:178:static INLINE std::ostream& flexfloat_as_double(std::ostream& os) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:184:static INLINE std::ostream& flexfloat_as_bits(std::ostream& os) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:210:    INLINE flexfloat (const flexfloat &o) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:216:   INLINE flexfloat (flexfloat &&o) noexcept : v(o.v) {  } ;
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:219:   INLINE flexfloat& operator = (const flexfloat &o) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:226:    INLINE flexfloat& operator = (const flexfloat &&o) noexcept {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:246:    template <typename U> INLINE flexfloat (const U &w)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:310:    friend INLINE flexfloat operator+(const flexfloat &a, const flexfloat &b)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:322:    friend INLINE flexfloat operator-(const flexfloat &a, const flexfloat &b)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:334:    friend INLINE flexfloat operator*(const flexfloat &a, const flexfloat &b)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:346:    friend INLINE flexfloat operator/(const flexfloat &a, const flexfloat &b)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:363:    friend INLINE bool operator==(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:371:    friend INLINE bool operator!=(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:379:    friend INLINE bool operator>(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:387:    friend INLINE bool operator<(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:395:    friend INLINE bool operator>=(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:403:    friend INLINE bool operator<=(const flexfloat &a, const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:413:    INLINE flexfloat &operator+=(const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:420:    INLINE flexfloat &operator-=(const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:427:    INLINE flexfloat &operator*=(const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:434:    INLINE flexfloat &operator/=(const flexfloat &b) {
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:444:    friend std::ostream& operator<<(std::ostream& os, const flexfloat& obj)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:484:std::bitset<NUM_BITS> bits(const T &ff) noexcept
piton/design/chip/tile/ariane/src/fpu/README.md:30:- Conversions between FP formats and integers (signed & unsigned) and vice versa
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:164:  assign operands_equal    = (operand_a == operand_b) || (info_a.is_zero && info_b.is_zero);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:186:    sign_a = operand_a.sign & info_a.is_boxed;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:187:    sign_b = operand_b.sign & info_b.is_boxed;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:221:    if (info_a.is_nan && info_b.is_nan)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:264:          else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv:54:      is_normal     = is_boxed && (value.exponent != '0) && (value.exponent != '1);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv:55:      is_zero       = is_boxed && (value.exponent == '0) && (value.mantissa == '0);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv:56:      is_subnormal  = is_boxed && (value.exponent == '0) && !is_zero;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv:57:      is_inf        = is_boxed && ((value.exponent == '1) && (value.mantissa == '0));
piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv:59:      is_signalling = is_boxed && is_nan && (value.mantissa[MAN_BITS-1] == 1'b0);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:445:          (~src_is_int_q && info_q.is_inf)) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:565:        fmt_result[fmt][FP_WIDTH-1:0] = src_is_int_q & mant_is_zero_q
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:620:  assign fp_result_is_special = ~src_is_int_q & (info_q.is_zero |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:668:                                 (input_sign_q & op_mod_q2 & ~rounded_int_res_zero);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:684:  assign fp_regular_status.NV = src_is_int_q & (of_before_round | of_after_round); // overflow is invalid for I2F casts
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:686:  assign fp_regular_status.OF = ~src_is_int_q & (~info_q.is_inf & (of_before_round | of_after_round)); // inf casts no OF
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:687:  assign fp_regular_status.UF = uf_after_round & fp_regular_status.NX;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:689:            : (| fp_round_sticky_bits) | (~info_q.is_inf & (of_before_round | of_after_round));
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:135:        // Monitor && Checker
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:143:                if (pck.inp_valid && pck.inp_ready && !pck.clr) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:147:                if (pck.oup_valid && pck.oup_ready) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:27:  assign done = src_done & dst_done;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:75:      if (num_sent >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:101:      if (num_received >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:158:            if (inp_req && inp_gnt) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:164:            if (oup_req && oup_gnt && oup_pop) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:179:            if (exists_req && exists_gnt) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:182:                automatic data_t masked_exists = exists_inp.data & mask;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:204:            if (oup_req && oup_gnt) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/id_queue_tb.sv:253:            if (oup_req && oup_gnt && oup_pop && oup_data_valid) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:91:    assign push = try_push & ~full;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:121:    assign pop = try_pop & ~empty;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:131:    // Monitor & checker: model expected response and check against actual response
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:156:        assert property (@(posedge clk_i) ((empty & ~push) ##1 push) |-> rdata == wdata)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:29:  assign done = src_done & dst_done;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:79:      if (num_sent >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:105:      if (num_received >= num_items && num_clks > 10) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:75:      else if (fifo_write && fifo_widx == i)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:97:    end else if (src_valid_i && src_ready_o) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:107:    end else if (dst_valid_o && dst_ready_i) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:154:  assign fifo_write = src_valid_i && src_ready_o;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/exp_backoff.sv:59:                  (set_i)      ? (mask_q & lfsr_q) :
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator.sv:28:    assign s_input_reg_next = edge_i | (r_input_reg & (~sync_a[0]));
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:55:        assign empty_o      = (status_cnt_q == 0) & ~(FALL_THROUGH & push_i);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:70:        if (push_i && ~full_o) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:84:        if (pop_i && ~empty_o) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:96:        if (push_i && pop_i &&  ~full_o && ~empty_o)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:100:        if (FALL_THROUGH && (status_cnt_q == 0) && push_i) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/onehot_to_bin.sv:29:        assign bin[j] = |(tmp_mask & onehot);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:71:      else if (fifo_write && fifo_widx == i)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:82:    else if (src_valid_i && src_ready_o)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:89:    else if (dst_valid_o && dst_ready_i)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:130:  assign fifo_write = src_valid_i && src_ready_o;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv:28:    assign f_edge_o = ~serial &  serial_q;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv:29:    assign r_edge_o =  serial & ~serial_q;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:191:            else if (en2 && is_odd && !bypass)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider.sv:73:    assign s_clock_enable_gate =  s_clock_enable & reg_ext_gate_sync;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/rrarbiter.sv:55:    .gnt_i   ( en_i & req ),
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/serial_deglitch.sv:33:                if (d_i == 1'b1 && count_q != SIZE[SIZE-1:0]) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/serial_deglitch.sv:35:                end else if (d_i == 1'b0 && count_q != SIZE[SIZE-1:0]) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:71:  assign a_fill = valid_i && ready_o;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:78:  assign b_drain = b_full_q && ready_i;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/mv_filter.sv:35:        end else if (sample_i && d_i) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_delay.sv:66:                        if (FixedDelay == 1 || (StallRandom && counter_load == 1)) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_delay.sv:70:                        if (StallRandom && counter_load == 0) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/sync_wedge.sv:29:    assign r_edge_o =  serial & (~serial_q);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator_tx.sv:26:    assign s_input_reg_next = valid_i | (r_input_reg & ~sync_a[0]);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_fork.sv:45:                    if (valid_o == all_ones && ready_i == all_ones) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_fork.sv:58:                if (valid_i && oup_ready == all_ones) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_fork.sv:103:                    if (valid_i && ready_o) begin   // Input handshake
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fall_through_register.sv:50:        .push_i         (valid_i & ~fifo_full),
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fall_through_register.sv:52:        .pop_i          (ready_i & ~fifo_empty)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/id_queue.sv:121:        assign idx_matches_id[i] = match_id_valid && (head_tail_q[i].id == match_id) &&
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_register.sv:49:        .push_i         (valid_i & ~fifo_full),
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/stream_register.sv:51:        .pop_i          (ready_i & ~fifo_empty)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:91:    end else if (valid_i && ready_o) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:141:    end else if (valid_o && ready_i) begin
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:93:        assign lock_d     = req_o & ~gnt_i;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:115:          assign req_tmp = req_q & req_i;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:137:      assign rr_d       = (gnt_i && req_o) ? ((rr_q == NumLevels'(NumIn-1)) ? '0 : rr_q + 1'b1) : rr_q;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:213:      assert(!(LockIn && ExtPrio))
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:239:    // Handle potentially mixed nan & infinity input => important for the case where infinity and
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:243:    if ((info_a.is_inf && info_b.is_zero) || (info_a.is_zero && info_b.is_inf)) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:254:      if ((info_a.is_inf || info_b.is_inf) && info_c.is_inf && effective_subtraction)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:354:  assign inject_carry_in = effective_subtraction & ~sticky_before_add;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:369:  assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:372:  assign final_sign = (effective_subtraction && (sum_carry == tentative_sign))
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:507:    if ((exponent_difference_q <= 0) || (effective_subtraction_q && (exponent_difference_q <= 2))) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:614:  assign regular_status.UF = uf_after_round & regular_status.NX; // only inexact results raise UF
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:306:        // Handle potentially mixed nan & infinity input => important for the case where infinity and
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:310:        if ((info_a.is_inf && info_b.is_zero) || (info_a.is_zero && info_b.is_inf)) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:321:          if ((info_a.is_inf || info_b.is_inf) && info_c.is_inf && effective_subtraction)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:435:  assign inject_carry_in = effective_subtraction & ~sticky_before_add;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:450:  assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:453:  assign final_sign = (effective_subtraction && (sum_carry == tentative_sign))
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:593:    if ((exponent_difference_q <= 0) || (effective_subtraction_q && (exponent_difference_q <= 2))) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:761:  assign regular_status.UF = uf_after_round & regular_status.NX; // only inexact results raise UF
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:68:  assign sign_o = (exact_zero_o && effective_subtraction_i)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv:75:  assign in_ready_o = in_valid_i & fmt_in_ready[dst_fmt_i]; // Ready is given by selected format
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv:91:      assign in_valid = in_valid_i & (dst_fmt_i == fmt); // enable selected format
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv:159:    assign in_valid = in_valid_i & (FmtUnitTypes[dst_fmt_i] == fpnew_pkg::MERGED);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:171:  assign div_valid   = in_valid_q & (op_q == fpnew_pkg::DIV) & in_ready & ~flush_i;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:172:  assign sqrt_valid  = in_valid_q & (op_q != fpnew_pkg::DIV) & in_ready & ~flush_i;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:189:        if (in_valid_q && unit_ready) begin // New work arrives
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:202:            if (in_valid_q && unit_ready) begin // ..unless new work comes in
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:221:          if (in_valid_q && unit_ready) begin // ..unless new work comes in
piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv:71:  assign in_ready_o = in_valid_i & opgrp_in_ready[fpnew_pkg::get_opgroup(op_i)];
piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv:77:    if (Features.EnableNanBox && (FP_WIDTH < WIDTH)) begin : check
piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv:97:    assign in_valid = in_valid_i & (fpnew_pkg::get_opgroup(op_i) == fpnew_pkg::opgroup_e'(opgrp));
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:57:   assign Sqrt_cin_D=Sqrt_enable_SI&&D_carry_D;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:142:          if(Div_enable_SI&&Inf_b_SI)                     //Inf/Inf, retrurn NaN
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:153:          else if (Sqrt_enable_SI && Sign_in_DI) begin // catch sqrt(-inf)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:174:      else if(Div_enable_SI&&Inf_b_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:188:         if(Div_enable_SI&&Zero_b_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:212:     else  if(Div_enable_SI&&(Zero_b_SI))  //div Zero
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:224:      else if(Sign_in_DI&&Sqrt_enable_SI)   //sqrt(-a)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:422:            Mant_roundUp_S = Mant_lower_D[1] && ((Mant_lower_D[0] | Mant_sticky_bit_D )| ( (FP32_SI&&Mant_upper_D[C_MANT_FP64-C_MANT_FP32]) | (FP64_SI&&Mant_upper_D[0]) | (FP16_SI&&Mant_upper_D[C_MANT_FP64-C_MANT_FP16]) | (FP16ALT_SI&&Mant_upper_D[C_MANT_FP64-C_MANT_FP16ALT]) ) );
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:426:            Mant_roundUp_S = Mant_rounded_S & ~Sign_in_DI;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:428:            Mant_roundUp_S = Mant_rounded_S & Sign_in_DI;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:437:  assign Mant_roundUp_Vector_S={7'h0,(FP16ALT_SI&&Mant_roundUp_S),2'h0,(FP16_SI&&Mant_roundUp_S),12'h0,(FP32_SI&&Mant_roundUp_S),28'h0,(FP64_SI&&Mant_roundUp_S)};
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:129:        else if(Start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:157:        else if(Start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:511:        else if(Div_start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:529:    else if(Div_start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:545:        else if(Sqrt_start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:561:    else if(Sqrt_start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:609:        else if(Start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:640:       else if(Start_SI&&Ready_SO)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2263:                                                         Partial_remainder_DP[C_MANT_FP64-C_MANT_FP32+1:C_MANT_FP64-C_MANT_FP64+3],FP64_SO&&Quotient_DP[0],3'b0};
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2281:                                           Iteration_cell_sum_AMASK_D[0][C_MANT_FP64-C_MANT_FP32+1:C_MANT_FP64-C_MANT_FP64+3],FP64_SO&&Sel_b_for_sec_S,3'b0};
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2298:                                           Iteration_cell_sum_AMASK_D[1][C_MANT_FP64-C_MANT_FP32+1:C_MANT_FP64-C_MANT_FP64+3],FP64_SO&&Sel_b_for_thi_S,3'b0};
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2316:                                           Iteration_cell_sum_AMASK_D[2][C_MANT_FP64-C_MANT_FP32+1:C_MANT_FP64-C_MANT_FP64+3],FP64_SO&&Sel_b_for_fou_S,3'b0};
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:211:   assign Zero_a_SN = (Start_S&&Ready_SI)?(Exp_a_prenorm_zero_S&&Mant_a_prenorm_zero_S):Zero_a_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:212:   assign Zero_b_SN = (Start_S&&Ready_SI)?(Exp_b_prenorm_zero_S&&Mant_b_prenorm_zero_S):Zero_b_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:213:   assign Inf_a_SN = (Start_S&&Ready_SI)?(Exp_a_prenorm_Inf_NaN_S&&Mant_a_prenorm_zero_S):Inf_a_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:214:   assign Inf_b_SN = (Start_S&&Ready_SI)?(Exp_b_prenorm_Inf_NaN_S&&Mant_b_prenorm_zero_S):Inf_b_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:215:   assign NaN_a_SN = (Start_S&&Ready_SI)?(Exp_a_prenorm_Inf_NaN_S&&(~Mant_a_prenorm_zero_S)):NaN_a_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:216:   assign NaN_b_SN = (Start_S&&Ready_SI)?(Exp_b_prenorm_Inf_NaN_S&&(~Mant_b_prenorm_zero_S)):NaN_b_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:217:   assign SNaN_SN = (Start_S&&Ready_SI) ? ((Mant_a_prenorm_SNaN_S&&NaN_a_SN) | (Mant_b_prenorm_SNaN_S&&NaN_b_SN)) : SNaN_SP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:247:   assign Special_case_SBO=(~{(Div_start_SI)?(Zero_a_SN | Zero_b_SN |  Inf_a_SN | Inf_b_SN | NaN_a_SN | NaN_b_SN): (Zero_a_SN | Inf_a_SN | NaN_a_SN | Sign_a_D) })&&(Start_S&&Ready_SI);
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:256:       else if((Start_S&&Ready_SI))
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:279:       if(Div_start_SI&&Ready_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:281:       else if(Sqrt_start_SI&&Ready_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:304:       if(Start_S&&Ready_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:337:   assign  Mant_a_norm_DN = ((Start_S&&Ready_SI))?(Mant_a_D<<(Mant_leadingOne_a)):Mant_a_norm_DP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:   assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;  //Covering the process of denormal numbers
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:378:   assign  Mant_b_norm_DN = ((Start_S&&Ready_SI))?(Mant_b_D<<(Mant_leadingOne_b)):Mant_b_norm_DP;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:   assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP; //Covering the process of denormal numbers
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:74:  assign vectorial_op = vectorial_op_i & EnableVectors; // only do vectorial stuff if enabled
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:91:      assign in_valid = in_valid_i & ((lane == 0) | vectorial_op); // upper lanes only for vectors
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:195:      assign out_ready            = out_ready_i & ((lane == 0) | result_is_vector);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:196:      assign lane_out_valid[lane] = out_valid   & ((lane == 0) | result_is_vector);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:101:  assign vectorial_op = vectorial_op_i & EnableVectors; // only do vectorial stuff if enabled
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:169:      assign in_valid = in_valid_i & ((lane == 0) | vectorial_op); // upper lanes only for vectors
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:184:            if (vectorial_op && op_mod_i && is_up_cast) begin // up cast with upper half
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:297:      assign out_ready            = out_ready_i & ((lane == 0) | result_is_vector);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:298:      assign lane_out_valid[lane] = out_valid & ((lane == 0) | result_is_vector);
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:362:    assign byp_pipe_valid_q[0]   = in_valid_i & vectorial_op;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:380:    assign byp_pipe_ready[NumPipeRegs] = out_ready_i & result_is_vector;
piton/design/chip/tile/ariane/src/load_unit.sv:84:                    | (commit_tran_id_i != lsu_ctrl_i.trans_id & is_inside_nonidempotent_regions(ArianeCfg, paddr_i));
piton/design/chip/tile/ariane/src/load_unit.sv:122:                            end else if (dtlb_hit_i && stall_nc) begin
piton/design/chip/tile/ariane/src/load_unit.sv:178:                    end else if (dtlb_hit_i && stall_nc) begin
piton/design/chip/tile/ariane/src/load_unit.sv:210:                            end else if (dtlb_hit_i && stall_nc) begin
piton/design/chip/tile/ariane/src/load_unit.sv:241:        if (ex_i.valid && valid_i) begin
piton/design/chip/tile/ariane/src/load_unit.sv:269:        if (req_port_i.data_rvalid && state_q != WAIT_FLUSH) begin
piton/design/chip/tile/ariane/src/load_unit.sv:282:        if (valid_i && ex_i.valid && !req_port_i.data_rvalid) begin
piton/design/chip/tile/ariane/src/load_unit.sv:350:    assign sign_bit       = signed_q & sign_bits[idx_q] | fp_sign_q;
piton/design/chip/tile/ariane/include/ariane_pkg.sv:200:    localparam bit RVFVEC     = RVF     & XFVEC & FLEN>32; // FP32 vectors available if vectors and larger fmt enabled
piton/design/chip/tile/ariane/include/ariane_pkg.sv:201:    localparam bit XF16VEC    = XF16    & XFVEC & FLEN>16; // FP16 vectors available if vectors and larger fmt enabled
piton/design/chip/tile/ariane/include/ariane_pkg.sv:202:    localparam bit XF16ALTVEC = XF16ALT & XFVEC & FLEN>16; // FP16ALT vectors available if vectors and larger fmt enabled
piton/design/chip/tile/ariane/include/ariane_pkg.sv:203:    localparam bit XF8VEC     = XF8     & XFVEC & FLEN>8;  // FP8 vectors available if vectors and larger fmt enabled
piton/design/chip/tile/ariane/openpiton/linux_save/src/main.c:89:    if (!(aes0_working && aes1_working && sha256_working && hmac_working && rng_working))
piton/design/chip/tile/ariane/openpiton/linux_save/src/uart.c:57:    res[1] = bin_to_hex_table[inp & 0xf];
piton/design/chip/tile/ariane/openpiton/linux_save/src/uart.c:75:            dec = bin_to_hex_table[cur & 0xf];
piton/design/chip/tile/ariane/openpiton/linux_save/src/spi.c:113:    } while ((status & 0x1) == 0x1);
piton/design/chip/tile/ariane/openpiton/linux_save/src/spi.c:118:        if ((status & 0x1) != 0x1) // recieve fifo not empty
piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv:45:  input  [1:0]                irq_i,        // level sensitive IR lines, mip & sip (async)
piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv:110:  // assign rst_n = wake_up_q & reset_l;
piton/design/chip/tile/ariane/openpiton/bootrom/ariane.dts:71:            interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7 >;
piton/design/chip/tile/ariane/openpiton/bootrom/ariane.dts:81:            interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9 >;
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:200:    output [NumHarts-1:0][1:0]          irq_o         // level sensitive IR lines, mip & sip (async)
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:222:           assign acc_ctrl_c[i][j] = acc_ctrl[j*4+i] | (j==5 && acc_ctrl[4*4+i]);
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:517:  assign rom_req = rom_req_acct && acc_ctrl_c[priv_lvl_i][0]; 
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:813:        if (plic_master.w_valid && plic_master.aw_valid && plic_resp.ready) begin
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:823:        end else if (plic_master.ar_valid && plic_resp.ready) begin
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:841:        if (plic_resp.ready && plic_master.b_ready) begin
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:855:        if (plic_resp.ready && plic_master.r_ready) begin
piton/design/chip/tile/fpu/rtl/fpu_arb.v:110:    // pcx_fpio_data_rdy_px2_next = pcx_fpio_data_rdy_px1 | (data_rdy_f & data_atm_f);
piton/design/chip/tile/fpu/rtl/fpu_arb.v:111:    // pcx_fpio_data_rdy_px2_next = pcx_fpio_data_rdy_px1 && !pcx_fpio_data_rdy_squashed && is_fp;
piton/design/chip/tile/fpu/rtl/fpu_denorm_frac.v:349:assign din2_din1_denorm= (din2_din1_nz_53_27 && din2_din1_denorm_53_27)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:877:assign a1stg_denorm_sng_in1= a1stg_in1_exp_eq_0 && a1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:879:assign a1stg_denorm_dbl_in1= a1stg_in1_exp_eq_0 && a1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:881:assign a1stg_denorm_sng_in2= a1stg_in2_exp_eq_0 && a1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:883:assign a1stg_denorm_dbl_in2= a1stg_in2_exp_eq_0 && a1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:908:		&& a1stg_in1_53_32_neq_0 && a1stg_sngopa[1];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:911:		&& a1stg_in1_50_0_neq_0 && a1stg_dblopa[1];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:914:                && a1stg_in2_53_32_neq_0 && a1stg_sngopa[1];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:917:                && a1stg_in2_50_0_neq_0 && a1stg_dblopa[1];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:961:assign a1stg_2nan_in= a1stg_nan_in1 && a1stg_nan_in2;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:990:assign a1stg_2inf_in= a1stg_inf_in1 && a1stg_inf_in2;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1608:assign a6stg_fadd_in= (a5stg_fixtos_fxtod && a6stg_step && (!reset)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1629:		| ({10{(a5stg_fixtos_fxtod && a6stg_step)}}
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1714:		&& (!(a1stg_faddsubop && a1stg_nan_in));
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1908:		|| (a2stg_in2_eq_in1_exp && a2stg_in2_neq_in1_frac
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1918:			&& (!(a2stg_2inf_in && a2stg_sub)))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1923:			&& (!(a2stg_2inf_in && a2stg_sub)))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1928:			&& (!(a2stg_2inf_in && a2stg_sub)))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1941:assign a3stg_sign_in= (a2stg_faddsubop && a2stg_faddsub_sign)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:1991:assign a4stg_sign_in= (a3stg_f4cycop && a3stg_sign)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2076:			&& ((a1stg_2inf_in && a1stg_sub)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2079:		|| (a1stg_fstod && a1stg_snan_in2)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2080:		|| (a1stg_fdtos && a1stg_snan_in2)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2081:		|| (a1stg_fcmpesd && a1stg_nan_in)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2097:assign a1stg_of_mask= (!(a1stg_faddsub_dtosop && a1stg_infnan_in));
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2125:				|| (a2stg_long_dst && a2stg_frac2lo_neq_0)))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2227:				&& ((a3stg_fsdtoi_nx && a3stg_int_dst)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2346:assign add_of_out_tmp1_in= ((&a4stg_exp[10:1]) && a4stg_rndup && a4stg_round
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2379:		|| (add_of_out_tmp1 && add_of_out_cout);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2471:			|| (a1stg_2inf_in && a1stg_sub))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2474:assign a2stg_frac1_in_nv= a1stg_2inf_in && a1stg_sub && a1stg_faddsubop;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2476:assign a2stg_frac1_in_nv_dbl= a1stg_2inf_in && a1stg_sub && a1stg_faddsubd;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2494:assign a1stg_exp_diff_add2= a1stg_faddsubop && a1stg_expadd1[11];
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2520:assign a2stg_shr_frac2_shr_int= a2stg_faddsub_dtosop && a6stg_step;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2530:assign a2stg_shr_frac2_max= a2stg_fsdtoix && a6stg_step;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2532:assign a2stg_sub_step= a2stg_sub && a6stg_step;
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2549:assign a2stg_fracadd_frac2_inv_in= (a1stg_fixtosd && a1stg_in2_63)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2550:		|| (a1stg_faddsubop && a1stg_sub
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2553:assign a2stg_fracadd_frac2_inv_shr1_in= a1stg_faddsubop && a1stg_sub
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2572:assign a2stg_fracadd_cin_in= (a1stg_fixtosd && a1stg_in2_63)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2573:		|| (a1stg_faddsubop && a1stg_sub);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2600:assign a2stg_expdec_neq_0= a2stg_faddsubop && (a2stg_exp[10:0]<11'h36);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2622:		|| (a3stg_faddsubop && a3stg_exp10_0_eq0)));
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2682:assign a4stg_rndup= (a4stg_faddsubd && a4stg_rndup_dbl)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2683:		|| (a4stg_faddsubs && a4stg_rndup_sng)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2684:		|| (a4stg_fdtos && a4stg_rndup_sng && a4stg_of_mask);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2686:assign a5stg_rndup= (a5stg_fxtod && a4stg_rndup_dbl)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2687:		|| (a5stg_fixtos && a4stg_rndup_sng);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2689:assign add_frac_out_rndadd= (a4stg_faddsubop && a4stg_round && a4stg_rndup
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2691:		|| (a4stg_fdtos && a4stg_rndup && (!a4stg_in_of))
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2692:		|| (a5stg_fixtos_fxtod && a5stg_rndup);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2694:assign add_frac_out_rnd_frac= (a4stg_faddsubop && a4stg_round && (!a4stg_rndup)
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2716:assign add_exp_out_expinc= (a4stg_faddsubop && a4stg_round && a4stg_rndup
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2718:		|| (a4stg_fdtos && a4stg_rndup
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2720:		|| (a5stg_fixtos_fxtod && a5stg_rndup);
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2722:assign add_exp_out_exp= (a4stg_faddsubop && a4stg_round
piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v:2728:assign add_exp_out_exp1= (a4stg_faddsubop && a4stg_round
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:493:assign lead0_6= din_63_32_eq_0 && din_31_0_eq_0;
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:498:		|| (din_63_32_eq_0 && din_31_16_eq_0 && (!lead0_6));
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:501:		|| (din_63_32_eq_0 && lead0_31_0_3 && (!lead0_6));
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:504:		|| (din_63_32_eq_0 && lead0_31_0_2 && (!lead0_6));
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:507:		|| (din_63_32_eq_0 && lead0_31_0_1 && (!lead0_6));
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v:510:		|| (din_63_32_eq_0 && lead0_31_0_0 && (!lead0_6));
piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v:434:		| ({13{(a1stg_faddsubd && a1stg_expadd1[12])}}
piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v:438:		| ({13{(a1stg_faddsubs && a1stg_expadd1[12])}}
piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v:561:assign a4stg_exp_pre1_in[12:0]= ({13{(a3stg_faddsubop && a6stg_step
piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v:576:assign a4stg_exp_pre3_in[12:0]= ({13{(a3stg_faddsubop && a6stg_step
piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v:609:assign a4stg_exp_pre4_in[12:0]= ({13{(a3stg_faddsubop && a6stg_step
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v:73:assign din_31_0_eq_0= din_15_0_eq_0 && din_31_16_eq_0;
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v:76:		|| (din_31_16_eq_0 && din_15_8_eq_0);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v:79:		|| (din_31_16_eq_0 && lead0_16b_2_lo);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v:82:		|| (din_31_16_eq_0 && lead0_16b_1_lo);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v:85:		|| (din_31_16_eq_0 && lead0_16b_0_lo);
piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v:478:				|| (!((a1stg_in2_gt_in1 && a1stg_2nan_in_inv)
piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v:517:		| ({64{(a2stg_frac2_in_frac1 && a1stg_in2_gt_in1)}}
piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v:630:		| ({64{(a2stg_shr_frac2_shr_dbl && a2stg_expadd_11)}}
piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v:632:		| ({64{(a2stg_shr_frac2_shr_sng && a2stg_expadd_11)}}
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v:58:assign din_7_0_eq_0= din_3_0_eq_0 && din_7_4_eq_0;
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v:61:		|| (din_7_4_eq_0 && din_3_2_eq_0);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v:64:		|| (din_7_4_eq_0 && lead0_4b_0_lo);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:325:		|| (din_4_1_eq_0 && lead0_0_0);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:420:		|| (din_52_21_eq_0 && din_20_5_eq_0);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:423:		|| (din_52_21_eq_0 && lead0_20_0_3);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:426:		|| (din_52_21_eq_0 && lead0_20_0_2);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:429:		|| (din_52_21_eq_0 && lead0_20_0_1);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v:432:		|| (din_52_21_eq_0 && lead0_20_0_0);
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v:58:assign din2_gt_din1= (din2_neq_din1_hi && din2_gt_din1_hi)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:691:assign d1stg_denorm_sng_in1= div_exp_in1_exp_eq_0 && d1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:693:assign d1stg_denorm_dbl_in1= div_exp_in1_exp_eq_0 && d1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:695:assign d1stg_denorm_sng_in2= div_exp_in2_exp_eq_0 && d1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:697:assign d1stg_denorm_dbl_in2= div_exp_in2_exp_eq_0 && d1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:766:		&& div_frac_in1_53_32_neq_0 && d1stg_sngopa[1];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:769:		&& div_frac_in1_50_0_neq_0 && d1stg_dblopa[1];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:772:                && div_frac_in2_53_32_neq_0 && d1stg_sngopa[1];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:775:                && div_frac_in2_50_0_neq_0 && d1stg_dblopa[1];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:914:assign d1stg_2inf_in= d1stg_inf_in1 && d1stg_inf_in2;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1018:assign d1stg_2zero_in= d1stg_zero_in1 && d1stg_zero_in2;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1107:assign d1stg_div_in= inq_div && d1stg_stepa;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1285:assign d5stg_fdivb_in= ((d5stg_step && d4stg_fdiv)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1311:assign d6stg_step= (d5stg_fdivd && (div_cnt[5:0]==6'h36))
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1312:		|| (d5stg_fdivs && (div_cnt[5:0]==6'h19))
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1498:assign div_bkend_step= (d5stg_fdiv && (div_cnt[5:0]==6'b0) && d8stg_step);
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1559:assign div_cnt_in[5:0]= ({6{(d5stg_fdiv && d8stg_step)}}
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1564:assign div_cnt_step= (d5stg_fdiv && d8stg_step)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1653:assign div_exc_step= d5stg_fdiv && (div_cnt[5:0]==6'b0) && d8stg_step;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1864:assign div_norm_frac_in1_dbl_norm= d1stg_fdiv && d1stg_norm_dbl_in1
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1869:assign div_norm_frac_in1_dbl_dnrm= d1stg_fdiv && d1stg_denorm_dbl_in1
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1874:assign div_norm_frac_in1_sng_norm= d1stg_fdiv && d1stg_norm_sng_in1
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1879:assign div_norm_frac_in1_sng_dnrm= d1stg_fdiv && d1stg_denorm_sng_in1
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1884:assign div_norm_frac_in2_dbl_norm= (d2stg_fdiv && d2stg_norm_dbl_in2
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1886:		|| (d1stg_fdiv && d1stg_snan_dbl_in2)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1887:		|| (d1stg_fdiv && d1stg_qnan_dbl_in2 && (!d1stg_snan_dbl_in1));
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1889:assign div_norm_frac_in2_dbl_dnrm= d2stg_fdiv && d2stg_denorm_dbl_in2
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1892:assign div_norm_frac_in2_sng_norm= (d2stg_fdiv && d2stg_norm_sng_in2
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1894:		|| (d1stg_fdiv && d1stg_snan_sng_in2)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1895:		|| (d1stg_fdiv && d1stg_qnan_sng_in2 && (!d1stg_snan_sng_in1));
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1897:assign div_norm_frac_in2_sng_dnrm= d2stg_fdiv && d2stg_denorm_sng_in2
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1900:assign div_norm_inf= (d2stg_fdiv && (d2stg_infnan_in || d2stg_zero_in))
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1901:		|| (d1stg_fdiv && ((d1stg_inf_in1 && (!d1stg_infnan_in2))
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1905:assign div_norm_qnan= d1stg_fdiv && (d1stg_2inf_in || d1stg_2zero_in);
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1946:assign d7stg_lsb_in= (d6stg_fdivd && d6stg_frac_2)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1949:assign d7stg_grd_in= (d6stg_fdivd && d6stg_frac_1)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:1952:assign d7stg_stk_in= (d6stg_fdivd && d6stg_frac_0)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2004:			&& ((d7stg_grd && d7stg_stk)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2017:assign div_frac_out_add= d7stg_fdiv && d7stg_rndup && (!d7stg_in_of);
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2023:assign div_frac_out_of= d7stg_fdiv && d7stg_in_of;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2037:assign div_expadd1_in1_dbl_in= ((d1stg_stepa && inq_op[1])
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2052:assign div_expadd1_in1_sng_in= ((d1stg_stepa && inq_op[0])
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2076:assign div_exp1_0835= d2stg_fdivd && d2stg_max_exp;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2078:assign div_exp1_0118= d2stg_fdivs && d2stg_max_exp;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2080:assign div_exp1_zero= d2stg_fdiv && d2stg_zero_exp;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2115:assign div_expadd2_no_decr_load= d5stg_fdiv && d8stg_step;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2131:assign div_exp_out_zero= d7stg_fdiv && div_exp_out[12];
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2134:			|| (d5stg_fdiv && (div_cnt[5:0]==6'b0) && d8stg_step)));
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2136:assign div_exp_out_expadd2= ((d7stg_fdiv && d7stg_rndup && (!d7stg_in_of))
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2137:			|| (d5stg_fdiv && (div_cnt[5:0]==6'b0) && d8stg_step)
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2141:assign div_exp_out_of= d7stg_fdiv && d7stg_in_of;
piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v:2147:assign div_exp_out_load= (d5stg_fdiv && (div_cnt[5:0]==6'b0) && d8stg_step)
piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v:376:// assign m5stg_frac_pre1_in[54:0]= ({55{(m4stg_left_shift_step && m4stg_shl[55])}}
piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v:381:assign m5stg_frac_pre1_in[54:0]= ~(({55{(m4stg_left_shift_step && m4stg_shl[55])}}
piton/design/chip/tile/fpu/rtl/fpu_denorm_3to1.v:59:assign din2_din1_denorm= (din2_din1_nz_hi && din2_din1_denorm_hi)
piton/design/chip/tile/fpu/rtl/fpu_in.v:154:// not0in custom -fire (pcx_fpio_data_rdy_px2 & pcx_fpio_data_px2[123] & (pcx_fpio_data_px2[122:118]==5'h0b) & pcx_fpio_data_px2[79]) -message "FPU given valid PCX packet B for single src fpop"
piton/design/chip/tile/fpu/rtl/fpu_in.v:160:// not0in custom -fire (pcx_fpio_data_rdy_px2 & pcx_fpio_data_px2[123] & (pcx_fpio_data_px2[122:118]==5'h0a) & ~pcx_fpio_data_px2[73] & ~(pcx_fpio_data_px2[31:0]==32'b0)) -message "FPU given invalid SP data in PCX packet A"
piton/design/chip/tile/fpu/rtl/fpu_in.v:161:// not0in custom -fire (pcx_fpio_data_rdy_px2 & pcx_fpio_data_px2[123] & (pcx_fpio_data_px2[122:118]==5'h0b) & ~pcx_fpio_data_px2[73] & ~(pcx_fpio_data_px2[31:0]==32'b0)) -message "FPU given invalid SP data in PCX packet B"
piton/design/chip/tile/fpu/rtl/fpu_div_frac_dp.v:382:		| ({55{(div_frac_add_in1_add && div_frac_add[54])}}
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:661:assign m1stg_denorm_sng_in1= mul_exp_in1_exp_eq_0 && m1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:663:assign m1stg_denorm_dbl_in1= mul_exp_in1_exp_eq_0 && m1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:665:assign m1stg_denorm_sng_in2= mul_exp_in2_exp_eq_0 && m1stg_sngopa[0];
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:667:assign m1stg_denorm_dbl_in2= mul_exp_in2_exp_eq_0 && m1stg_dblopa[0];
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1571:		&& (!(m2stg_inf_in && m2stg_zero_in));
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1587:		|| (m2stg_zero_in1 && m2stg_inf_in2)
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1588:		|| (m2stg_inf_in1 && m2stg_zero_in2);
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1885:		|| (mul_of_out_tmp1 && mul_of_out_cout);
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1902:assign mul_nx_out_in= (m5stg_fmuld && m5stg_frac_dbl_nx)
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1903:		|| (m5stg_fmuls && m5stg_frac_sng_nx);
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1992:assign m1stg_inf_zero_in= (m1stg_inf_in1 && m1stg_zero_in2)
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1993:		|| (m1stg_zero_in1 && m1stg_inf_in2);
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1995:assign m1stg_inf_zero_in_dbl= ((m1stg_inf_in1 && m1stg_zero_in2)
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:1996:			|| (m1stg_zero_in1 && m1stg_inf_in2))
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2049:assign m2stg_exp_0bff= m1stg_fmuld && m1stg_infnan_in;
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2051:assign m2stg_exp_017f= m1stg_fmuls && m1stg_infnan_in;
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2053:assign m2stg_exp_04ff= m1stg_fsmuld && m1stg_infnan_in;
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2175:assign m4stg_right_shift_step= m4stg_right_shift && m6stg_step;
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2183://			|| (m4stg_expadd_eq_0 && m4stg_right_shift
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:2192:assign m4stg_inc_exp_105 = m4stg_expadd_eq_0 && m4stg_right_shift && m4stg_frac_105;
piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v:461:          ( {13{((m5stg_shl_54 & m5stg_inc_exp_54) |
piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v:462:                 (m5stg_shl_55 & m5stg_inc_exp_55) |
piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v:465:          (~{13{((m5stg_shl_54 & m5stg_inc_exp_54) |
piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v:466:                 (m5stg_shl_55 & m5stg_inc_exp_55) |
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v:66:assign din_15_0_eq_0= din_7_0_eq_0 && din_15_8_eq_0;
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v:69:		|| (din_15_8_eq_0 && din_7_4_eq_0);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v:72:		|| (din_15_8_eq_0 && lead0_8b_1_lo);
piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v:75:		|| (din_15_8_eq_0 && lead0_8b_0_lo);
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:364:		|| (din2_neq_din1_54_52 && sngop);
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:366:assign din2_gt_din1= (din2_neq_din1_54_52 && din2_gt_din1_54_52
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:368:		|| ((!(din2_neq_din1_54_52 && sngop))
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:369:			&& din2_neq_din1_51_27 && din2_gt_din1_51_27)
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:370:		|| ((!(din2_neq_din1_54_52 && sngop))
piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v:375:		|| (din2_gt_din1 && expeq);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:279:assign inq_we= fp_data_rdy && fp_vld_in
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:302:assign inq_div_wrptr_step= inq_we && fp_div_in;
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:336:assign inq_re= (inq_adda && a1stg_step)
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:337:		|| (inq_mula && m1stg_step);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:357:assign inq_div_re= (inq_diva && d1stg_step);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:416:assign valid_packet = fp_data_rdy && fp_vld_in &&
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:438:assign inq_bp= (inq_wraddr_del[3:0]==inq_rdaddr_del[3:0]) && valid_packet_dly && sehold_inv;
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:449://		|| (inq_div_empty && fp_div_in && fp_data_rdy && fp_vld_in
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:454:  		|| (inq_div_empty && fp_div_in
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:455:  			&& d1stg_step)) && valid_packet && sehold_inv;
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:466:assign fp_add_in= fp_data_rdy && fp_vld_in && (fp_type_in[4:1]==4'h5)
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:470:assign fp_mul_in= fp_data_rdy && fp_vld_in && (fp_type_in[4:0]==5'h0b)
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:471:		&& fp_op_in_7_inv && (fp_op_in[3:2]==2'b10);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:473:assign fp_div_in= fp_data_rdy && fp_vld_in && (fp_type_in[4:0]==5'h0b)
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:474:                && fp_op_in_7_inv && (fp_op_in[3:2]==2'b11);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:539:assign inq_pipe8_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h0);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:540:assign inq_pipe9_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h1);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:541:assign inq_pipe10_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h2);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:542:assign inq_pipe11_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h3);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:543:assign inq_pipe12_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h4);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:544:assign inq_pipe13_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h5);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:545:assign inq_pipe14_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h6);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:546:assign inq_pipe15_we= inq_we && fp_div_in && (inq_div_wrptr[2:0]==3'h7);
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:762:  		|| (inq_div_empty && fp_div_in && fp_data_rdy && fp_vld_in
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:768:			    & {(inq_div_empty && fp_div_in && fp_data_rdy && fp_vld_in
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:97:assign rdy_1 = (select == 2'b01 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:98:assign rdy_2 = (select == 2'b10 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:99:assign rdy_3 = (select == 2'b11 && select_counter == 1'b0) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:152:        if(credit_from_fpga[0] & ~(rdy_1 & val_1)) begin
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:155:        if(credit_from_fpga[1] & ~(rdy_2 & val_2)) begin
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:158:        if(credit_from_fpga[2] & ~(rdy_3 & val_3)) begin
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:169:        if(rdy_1 & val_1) begin
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:179:        if(rdy_2 & val_2) begin
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:189:        if(rdy_3 & val_3) begin
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:128:assign bout_val_1 = ~fifo1_empty & ~credit_fifo_full;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:129:assign bout_val_2 = ~fifo2_empty & ~credit_fifo_full;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:130:assign bout_val_3 = ~fifo3_empty & ~credit_fifo_full;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:161:assign sort_data_1 = (buffered_channel == 2'b01 && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:162:assign sort_data_2 = (buffered_channel == 2'b10 && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:163:assign sort_data_3 = (buffered_channel == 2'b11 && channel_buffer_count == 1'b1) ? buffered_data : 64'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:166:assign sort_val_1  = (buffered_channel == 2'b01 && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:167:assign sort_val_2  = (buffered_channel == 2'b10 && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:168:assign sort_val_3  = (buffered_channel == 2'b11 && channel_buffer_count == 1'b1) ? 1'b1 : 1'b0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:207:    .rd_en(bout_rdy_1 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:208:    .wr_en(sort_val_1 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:224:    .ren(bout_rdy_1 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:225:    .wval(sort_val_1 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:238:    .rd_en(bout_rdy_2 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:239:    .wr_en(sort_val_2 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:255:    .ren(bout_rdy_2 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:256:    .wval(sort_val_2 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:270:    .rd_en(bout_rdy_3 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:271:    .wr_en(sort_val_3 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:287:    .ren(bout_rdy_3 & ~credit_fifo_full & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:288:    .wval(sort_val_3 & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:304:    .rd_en(bout_rdy_1 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:305:    .wr_en(sort_val_1 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:319:    .ren(bout_rdy_1 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:320:    .wval(sort_val_1 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:336:    .rd_en(bout_rdy_2 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:337:    .wr_en(sort_val_2 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:351:    .ren(bout_rdy_2 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:352:    .wval(sort_val_2 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:368:    .rd_en(bout_rdy_3 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:369:    .wr_en(sort_val_3 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:383:    .ren(bout_rdy_3 & ~credit_fifo_full & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:384:    .wval(sort_val_3 & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:427:    .rd_en(~wr_rst_ff & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:444:    .ren(~rst & async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:461:    .rd_en(~wr_rst_ff & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:476:    .ren(~rst & ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:491:assign credit_gather[0] = bout_rdy_1 & bout_val_1;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:492:assign credit_gather[1] = bout_rdy_2 & bout_val_2;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:493:assign credit_gather[2] = bout_rdy_3 & bout_val_3;
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:180:    .rd_en(network_rdy_1 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:181:    .wr_en(bin_val_1 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:197:    .ren(network_rdy_1 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:198:    .wval(bin_val_1 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:211:    .rd_en(network_rdy_2 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:212:    .wr_en(bin_val_2 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:228:    .ren(network_rdy_2 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:229:    .wval(bin_val_2 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:242:    .rd_en(network_rdy_3 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:243:    .wr_en(bin_val_3 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:259:    .ren(network_rdy_3 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:260:    .wval(bin_val_3 && async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:276:    .rd_en(network_rdy_1 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:277:    .wr_en(bin_val_1 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:291:    .ren(network_rdy_1 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:292:    .wval(bin_val_1 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:308:    .rd_en(network_rdy_2 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:309:    .wr_en(bin_val_2 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:323:    .ren(network_rdy_2 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:324:    .wval(bin_val_2 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:340:    .rd_en(network_rdy_3 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:341:    .wr_en(bin_val_3 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:355:    .ren(network_rdy_3 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:356:    .wval(bin_val_3 && ~async_mux),
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:389:        if( channel_to_serial_buffer != 0 && serial_buffer_data_counter == 1) begin
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:398:        else if( serial_buffer_channel_dup != 0 && serial_buffer_data_counter != 1'b1) begin
piton/design/rtl/system.v:520:wire  [`NUM_TILES*2-1:0] irq;         // level sensitive IR lines, mip & sip (async)
piton/design/rtl/system.v:581:    chip_rst_n = sys_rst_n_rect & passthru_chip_rst_n;
piton/design/rtl/system.v:583:    chip_rst_n = chip_rst_n & test_start;
piton/design/rtl/system.v:586:    chip_rst_n = chip_rst_n & uart_rst_out_n;
piton/design/rtl/system.v:592:    jtag_rst_n_full = jtag_rst_l & passthru_jtag_rst_n;
piton/design/rtl/system.v:597:    pll_rst_n_full = pll_rst_n & passthru_pll_rst_n;
piton/design/rtl/system.v:835:    .irq_i                          ( irq                        )  // level sensitive IR lines, mip & sip (async)
piton/design/rtl/system.v:1048:`else // ifndef PITON_NO_CHIP_BRIDGE && ifndef PITON_SYS_INC_PASSTHRU
piton/design/rtl/system.v:1244:    .irq_o                          ( irq                        )  // level sensitive IR lines, mip & sip (async)
piton/design/fpga_tests/memio_unit_tests/sdctrl_test/rtl/sdctrl_test.v:367:    rst_n_combined = rst_n_rect & clk_locked;
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_addrdata.v:122:            if (next_rdy && next_val && done_count_trigger)
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_addrdata.v:138:    next_addr = lfsr_addr_out & mem_top_addr;
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_addrdata.v:151:    .lfsr_step(next_val & next_rdy),
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_addrdata.v:164:    .en(next_val & next_rdy),
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:325:    timeout_rst_n = ~((test_mem_val & test_mem_rdy) | (mem_test_val & mem_test_rdy)) & rst_n;
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:328:    gen_addrdata_next_rdy = (test_running && any_invalid);
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:372:            if (gen_done && ~(|test_valid_f))
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:411:    any_valid_no_store = |(test_valid_f & ~test_store_f);
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:421:    any_valid_store_no_load = |(test_valid_f & test_store_f & test_store_ack_f & ~test_load_f);
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:431:    any_complete = |(test_valid_f & test_store_f & test_store_ack_f & test_load_f & test_load_ack_f);
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:455:    if ((test_running || (test_state_reset && en)) && ~gen_done && any_invalid && gen_addrdata_next_val)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:465:    if (test_running && any_complete)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:480:    can_load_send_buffer = (flits_to_send_f == 0) || (flits_to_send_f == 1 && test_mem_rdy);
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:486:    if (test_running && flits_to_send_f > 0)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:495:    if (test_running && can_load_send_buffer && any_valid_no_store && 
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:527:    else if (test_running && can_load_send_buffer && any_valid_store_no_load &&
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:549:    if (test_running && any_complete)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:563:    if (test_running && mem_test_val && 
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:568:    if (test_running && any_complete)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:671:    if (test_running && resp_flit_counter_f == 0 && mem_test_val &&
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:678:    else if (test_running && resp_flit_counter_f > 0 && mem_test_val && resp_data_matches)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:695:    else if (test_running && resp_flit_counter_f > 0 && mem_test_val)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:702:    if (test_running && any_complete)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:377:            if (en && gen_addrdata_next_val)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:430:                        if (test_mem_rdy && head_flit_counter_f < 8'd3)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:435:                        else if (test_mem_rdy && data_flit_counter_f < (data_payload_flits - 8'd1))
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:440:                        else if (test_mem_rdy && data_flit_counter_f == (data_payload_flits - 8'd1))
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:451:                        if (mem_test_val && mem_test_data == MEM_STORE_ACK_HEADER)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:487:                        if (test_mem_rdy && head_flit_counter_f < 8'd2)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:492:                        else if (test_mem_rdy && head_flit_counter_f == 8'd2)
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:503:                        if (head_flit_counter_f == 8'd0 && mem_test_val && 
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:518:                        else if (head_flit_counter_f == 8'd1 && ((mem_test_val && test_data_matches) ||
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_data_addrdata.v:124:            if (next_rdy && next_val && curr_address_f < mem_top_addr)
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_data_addrdata.v:129:            if (next_rdy && next_val && curr_address_f == mem_top_addr)
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_data_addrdata.v:158:    .lfsr_step(next_val & next_rdy),
piton/design/fpga_tests/memio_unit_tests/memctrl_test/rtl/memctrl_test.v:379:    rst_n_combined = rst_n_rect & clk_locked;
piton/design/fpga_tests/memio_unit_tests/memctrl_test/rtl/memctrl_test.v:380:    test_sys_rst_n = rst_n_combined_ff & init_calib_complete_ff;
piton/verif/env/jtag_testbench/jtag_testbench.flist:10:// Tile & core monitors
piton/verif/env/jtag_testbench/test_cases/jtag_oram_read.py:31:# build & run command
piton/verif/env/jtag_testbench/test_cases/jtag_sram_write.py:38:# at this point, icache at index 0 & 1, way 2, should have the 8 instructions:
piton/verif/env/jtag_testbench/jtag_testbench_top.v.pyv:92:        done = src_done & sink_done;
piton/verif/env/dmbr/dmbr_top.v:65:        done = src_done & sink_done;
piton/verif/env/dmbr_test/dmbr_test_top_base.v:78:        done = src_done & sink_done;
piton/verif/env/dmbr_test/failed/failed_top_36.v:78:        done = src_done & sink_done;
piton/verif/env/dmbr_test/failed/failed_top_39.v:78:        done = src_done & sink_done;
piton/verif/env/dmbr_test/test.v:78:        done = src_done & sink_done;
piton/verif/env/dmbr_test/dmbr_test_top.v:78:        done = src_done & sink_done;
piton/verif/env/test_infrstrct/test_sink.v:152:                if (!inq_empty && !done && (rand_delay_f == 0))
piton/verif/env/test_infrstrct/test_sink.v:166:        index_en        = (state_f == POP_RECV_DATA) & ~inq_empty && ~done;
piton/verif/env/test_infrstrct/test_sink.v:174:        inq_rdy         = (state_f == POP_RECV_DATA) & ~inq_empty && ~done;
piton/verif/env/test_infrstrct/test_sink.v:175:        verify_fire     = (state_f == POP_RECV_DATA) & ~inq_empty && ~done;
piton/verif/env/test_infrstrct/test_sink.v:176:        out_data_popped = (state_f == POP_RECV_DATA) & ~inq_empty && ~done;
piton/verif/env/test_infrstrct/test_infrstrct_top.v:58:        done = src_done & sink_done;
piton/verif/env/test_infrstrct/test_source.v:139:                if (!outq_full && !done && (rand_delay_f == 0))
piton/verif/env/test_infrstrct/test_source.v:155:        index_en        = (state_f == PUSH_SEND_DATA) & ~outq_full & ~done;
piton/verif/env/test_infrstrct/test_source.v:163:        outq_wr_en      = (state_f == PUSH_SEND_DATA) & ~outq_full && ~done;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:104:        if (rd_en && val)
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:121:        if (rd_en && wr_en && rd_pointer_f == wr_pointer_f)
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:129:            val = rd_en && ~empty;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:137:        if (rd_en && !wr_en && (entry_count_f != 0))
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:139:        else if (!rd_en && wr_en && (entry_count_f != ENTRIES))
piton/verif/env/uart_serializer/uart_serializer_top.v:71:        done = src_done & sink_done;
piton/verif/env/common/fake_mem_ctrl.v:83:    if (noc_valid_in && noc_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:87:    else if (mem_valid_in && mem_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:112:    if (mem_valid_in && mem_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:116:    else if (noc_valid_in && noc_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:142:    if (noc_valid_in && noc_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:333:                mem_temp = (mem_temp & write_mask) << (8*msg_addr[2:0]);
piton/verif/env/common/fake_mem_ctrl.v:347:                mem_temp = (mem_temp & write_mask) << (16*msg_addr[2:1]);
piton/verif/env/common/fake_mem_ctrl.v:361:                mem_temp = (mem_temp & write_mask) << (32*msg_addr[2]);
piton/verif/env/common/fake_mem_ctrl.v:543:                mem_temp = (mem_temp & ~write_mask) | (buf_in_mem_f[3] & write_mask);
piton/verif/env/common/fake_mem_ctrl.v:616:    if (noc_valid_out && noc_ready_out)
piton/verif/env/common/fake_mem_ctrl.v:620:    else if (mem_valid_in && mem_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:645:    if (mem_valid_in && mem_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:649:    else if (noc_valid_out && noc_ready_out)
piton/verif/env/common/fake_mem_ctrl.v:675:    if (mem_valid_in && mem_ready_in)
piton/verif/env/common/fake_mem_ctrl.v:745:    if (noc_valid_in & noc_ready_in) begin
piton/verif/env/common/fake_mem_ctrl.v:752:    if (noc_valid_out & noc_ready_out) begin
piton/verif/env/ifu_esl_lfsr/ifu_esl_lfsr_top.v:60:        done = src_done & sink_done;
piton/verif/env/ifu_esl_lfsr/test_cases/gen_seed_test.py:37:        binVal = (num & mask) >> (16 - i - 1)
piton/verif/env/ifu_esl_lfsr/test_cases/gen_seed_test.py:87:        lfsrOut = (seed & lfsrOutMask) >> 15
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:63:        binVal = (num & mask) >> (16 - i - 1)
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:116:    lfsrOutFirst = (seed & lfsrOutMask) >> 15
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:131:        lfsrState15 = (lfsrState & lfsrState15Mask) >> 15
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:132:        lfsrState13 = (lfsrState & lfsrState13Mask) >> 13
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:133:        lfsrState12 = (lfsrState & lfsrState12Mask) >> 12
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:134:        lfsrState10 = (lfsrState & lfsrState10Mask) >> 10
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:140:        lfsrNextOut = (lfsrNextState & lfsrOutMask) >> 15
piton/verif/env/host_fpga_comm/host.v:82:assign uart_in_accepted = uart_in_valid & uart_in_ready;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:103:assign flit_accepted = noc2_val & noc2_rdy;
piton/verif/env/host_fpga_comm/bram_2p_model.v:51:            mem[i] <= ena & (i == addra) ? dina : mem[i];
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:184:    if (data_in_rdy_1 && data_in_val_1)
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:197:    if (data_in_rdy_2 && data_in_val_2)
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:210:    if (data_in_rdy_3 && data_in_val_3)
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:276:    if(data_out_val_1 && data_out_rdy_1 && j1 < DATASIZE - 1) begin
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:290:    if(data_out_val_2 && data_out_rdy_2 && j2 < DATASIZE - 1) begin
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:304:    if(data_out_val_3 && data_out_rdy_3 && j3 < DATASIZE - 1) begin
piton/verif/env/ifu_esl_htsm/ifu_esl_htsm_top.v:68:        done = src_done & sink_done;
piton/verif/env/ifu_esl/ifu_esl_top.v:67:        done = src_done & sink_done;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:182:    if (data_in_rdy_1 && data_in_val_1 && (i1 < DATASIZE-1))
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:195:    if (data_in_rdy_2 && data_in_val_2 && (i2 < DATASIZE-1))
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:208:    if (data_in_rdy_3 && data_in_val_3 && (i3 < DATASIZE-1))
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:261:    if(     (data_out_rdy_1 && data_out_val_1)
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:262:         || (data_out_rdy_2 && data_out_val_2)
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:263:         || (data_out_rdy_3 && data_out_val_3) )
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:274:    if(data_out_val_1 && data_out_rdy_1 && j1 < DATASIZE - 1) begin
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:288:    if(data_out_val_2 && data_out_rdy_2 && j2 < DATASIZE - 1) begin
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:302:    if(data_out_val_3 && data_out_rdy_3 && j3 < DATASIZE - 1) begin
piton/verif/env/ifu_esl_counter/ifu_esl_counter_top.v:68:        done = src_done & sink_done;
piton/verif/env/ifu_esl_rtsm/ifu_esl_rtsm_top.v:68:        done = src_done & sink_done;
piton/verif/env/ifu_esl_fsm/ifu_esl_fsm_top.v:68:        done = src_done & sink_done;
piton/verif/env/ifu_esl_stsm/ifu_esl_stsm_top.v:68:        done = src_done & sink_done;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:180:    if (data_in_rdy_1 && data_in_val_1)
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:193:    if (data_in_rdy_2 && data_in_val_2)
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:206:    if (data_in_rdy_3 && data_in_val_3)
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:272:    if(data_out_val_1 && data_out_rdy_1 && j1 < DATASIZE - 1) begin
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:286:    if(data_out_val_2 && data_out_rdy_2 && j2 < DATASIZE - 1) begin
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:300:    if(data_out_val_3 && data_out_rdy_3 && j3 < DATASIZE - 1) begin
piton/verif/env/ifu_esl_shiftreg/ifu_esl_shiftreg_top.v:68:        done = src_done & sink_done;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:182:    if (data_in_rdy_1 && data_in_val_1 && (i1 < DATASIZE-1))
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:195:    if (data_in_rdy_2 && data_in_val_2 && (i2 < DATASIZE-1))
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:208:    if (data_in_rdy_3 && data_in_val_3 && (i3 < DATASIZE-1))
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:272:    if(data_out_val_1 && data_out_rdy_1 && j1 < DATASIZE - 1) begin
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:286:    if(data_out_val_2 && data_out_rdy_2 && j2 < DATASIZE - 1) begin
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:300:    if(data_out_val_3 && data_out_rdy_3 && j3 < DATASIZE - 1) begin
piton/verif/env/create_env.py:114:    file.write ("        done = src_done & sink_done;\n\n")
piton/verif/env/manycore/nc_inv_chk.v:52:	if (cpxpkt_vld == 1'b1 && cpxpkt_rtntype == 4'b0000 && nc == 1'b1 && wv == 1'b1)
piton/verif/env/manycore/exu_mon.v:50:      if(rst_l && enable) begin
piton/verif/env/manycore/exu_mon.v:62:      if(rst_l && enable) begin
piton/verif/env/manycore/exu_mon.v:79:      if(rst_l && enable) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:111:assign	spc0_ifu_lsu_pcxreq_rise_d = spc0_ifu_lsu_pcxreq_d & ~spc0_ifu_lsu_pcxreq_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:128:assign	spc0_ifu_lsu_pcxreq_check_error = spc0_ifu_lsu_pcxreq_check & ~spc0_ifu_lsu_pcxreq_rise_e & (spc0_ifu_lsu_pcxpkt_e != spc0_ifu_lsu_pcxpkt);
piton/verif/env/manycore/lsu_mon2.v.pyv:170:assign	spc0_tlu_lsu_pcxpkt_check_error = spc0_tlu_lsu_pcxpkt_check & (spc0_tlu_lsu_pcxpkt != spc0_tlu_lsu_pcxpkt_saved);
piton/verif/env/manycore/lsu_mon2.v.pyv:224:		((!spc0_spu_lsu_ldst_pckt_rise_d1 & (spc0_spu_lsu_ldst_pckt != spc0_spu_lsu_ldst_pckt_saved)) |
piton/verif/env/manycore/lsu_mon2.v.pyv:255:assign	spc0_ffu_lsu_fpop_rq_vld_rise = spc0_ffu_lsu_fpop_rq_vld & ~spc0_ffu_lsu_fpop_rq_vld_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:269:assign	spc0_ffu_lsu_fpop_rq_vld_check_error = spc0_ffu_lsu_fpop_rq_vld_check & (spc0_ffu_lsu_data != spc0_ffu_lsu_data_saved) | (spc0_ffu_lsu_fpop_rq_vld_rise & !spc0_ffu_lsu_data[80]);  // make sure bit[80] is set when req_vld asserts
piton/verif/env/manycore/lsu_mon2.v.pyv:577:  ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.ldxa_internal & ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.dcache_rd_parity_error & ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.dtag_perror_g & ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.endian_mispred_g &
piton/verif/env/manycore/lsu_mon2.v.pyv:578:  ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.atomic_g &  ~`SPARC_CORE0.sparc0.lsu.lsu.dctl.ncache_asild_rq_g) &  // remove stb_cam_hit
piton/verif/env/manycore/lsu_mon2.v.pyv:580:  `SPARC_CORE0.sparc0.lsu.lsu.dctl.ld_vld & (~`SPARC_CORE0.sparc0.lsu.lsu.dctl.lsu_alt_space_g | (`SPARC_CORE0.sparc0.lsu.lsu.dctl.lsu_alt_space_g & `SPARC_CORE0.sparc0.lsu.lsu.dctl.recognized_asi_g)) ;
piton/verif/env/manycore/lsu_mon2.v.pyv:584:  ~`SPARC_CORE0.sparc0.lsu.dctl.ldxa_internal & ~`SPARC_CORE0.sparc0.lsu.dctl.dcache_rd_parity_error & ~`SPARC_CORE0.sparc0.lsu.dctl.dtag_perror_g & ~`SPARC_CORE0.sparc0.lsu.dctl.endian_mispred_g &
piton/verif/env/manycore/lsu_mon2.v.pyv:585:  ~`SPARC_CORE0.sparc0.lsu.dctl.atomic_g &  ~`SPARC_CORE0.sparc0.lsu.dctl.ncache_asild_rq_g) &  // remove stb_cam_hit
piton/verif/env/manycore/lsu_mon2.v.pyv:587:  `SPARC_CORE0.sparc0.lsu.dctl.ld_vld & (~`SPARC_CORE0.sparc0.lsu.dctl.lsu_alt_space_g | (`SPARC_CORE0.sparc0.lsu.dctl.lsu_alt_space_g & `SPARC_CORE0.sparc0.lsu.dctl.recognized_asi_g)) ;
piton/verif/env/manycore/lsu_mon2.v.pyv:618:  if (rst_l & forcex_ldst_va) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:860:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl0.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:866:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl0.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:873:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl1.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:879:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl1.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:886:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl2.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:892:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl2.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:899:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl3.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:906:(`SPARC_CORE0.sparc0.lsu.lsu.stb_ctl3.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:917:(`SPARC_CORE0.sparc0.lsu.stb_ctl0.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:923:(`SPARC_CORE0.sparc0.lsu.stb_ctl0.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:930:(`SPARC_CORE0.sparc0.lsu.stb_ctl1.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:936:(`SPARC_CORE0.sparc0.lsu.stb_ctl1.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:943:(`SPARC_CORE0.sparc0.lsu.stb_ctl2.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:949:(`SPARC_CORE0.sparc0.lsu.stb_ctl2.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:956:(`SPARC_CORE0.sparc0.lsu.stb_ctl3.dqptr_d1 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:962:(`SPARC_CORE0.sparc0.lsu.stb_ctl3.dqptr_d2 & spc0_stb_cam_hit_ptr_dec);
piton/verif/env/manycore/lsu_mon2.v.pyv:1286:        |( spc0_dva_rd_en_e_d1 & spc0_dva_bit_wr_en_e_d1 &          // same addr[5:4], wrway(s) only
piton/verif/env/manycore/lsu_mon2.v.pyv:1303:        |( spc0_dva_rd_en_e_d1 & spc0_dva_bit_wr_en_e_d2 &
piton/verif/env/manycore/lsu_mon2.v.pyv:1328:    assign spc0_t0_ld_st_partialraw_hit    = |( spc0_stb_ld_partial_raw_w4 & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1329:    assign spc0_t0_ld_st_fullraw_hit       = |( spc0_stb_ld_full_raw_w4    & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1330:    assign spc0_t0_st_ld_partialraw_hit    = |( spc0_stb_ld_partial_raw_w2 & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1331:    assign spc0_t0_st_ld_fullraw_hit       = |( spc0_stb_ld_full_raw_w2    & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1332:    assign spc0_t1_ld_st_partialraw_hit    = |( spc0_stb_ld_partial_raw_w4 & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1333:    assign spc0_t1_ld_st_fullraw_hit       = |( spc0_stb_ld_full_raw_w4    & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1334:    assign spc0_t1_st_ld_partialraw_hit    = |( spc0_stb_ld_partial_raw_w2 & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1335:    assign spc0_t1_st_ld_fullraw_hit       = |( spc0_stb_ld_full_raw_w2    & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1336:    assign spc0_t2_ld_st_partialraw_hit    = |( spc0_stb_ld_partial_raw_w4 & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1337:    assign spc0_t2_ld_st_fullraw_hit       = |( spc0_stb_ld_full_raw_w4    & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1338:    assign spc0_t2_st_ld_partialraw_hit    = |( spc0_stb_ld_partial_raw_w2 & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1339:    assign spc0_t2_st_ld_fullraw_hit       = |( spc0_stb_ld_full_raw_w2    & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1340:    assign spc0_t3_ld_st_partialraw_hit    = |( spc0_stb_ld_partial_raw_w4 & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1341:    assign spc0_t3_ld_st_fullraw_hit       = |( spc0_stb_ld_full_raw_w4    & spc0_stb_cam_rw_ptr_decode_w4 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1342:    assign spc0_t3_st_ld_partialraw_hit    = |( spc0_stb_ld_partial_raw_w2 & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1343:    assign spc0_t3_st_ld_fullraw_hit       = |( spc0_stb_ld_full_raw_w2    & spc0_stb_cam_rw_ptr_decode_w2 );
piton/verif/env/manycore/lsu_mon2.v.pyv:1391:    assign spc0_pick_status_error = ~spc0_pick_valid_raw & spc0_pick_valid_raw_d1 &  // valid_raw negedge
piton/verif/env/manycore/lsu_mon2.v.pyv:1412:                                        ~(`SPARC_CORE0.sparc0.lsu.lsu.qctl1.fwdpkt_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1415:                                        ~(`SPARC_CORE0.sparc0.lsu.lsu.qctl1.st3_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1417:                                        ~(`SPARC_CORE0.sparc0.lsu.lsu.qctl1.st2_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1419:                                        ~(`SPARC_CORE0.sparc0.lsu.lsu.qctl1.st1_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1421:                                        ~(`SPARC_CORE0.sparc0.lsu.lsu.qctl1.st0_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1424:                                        ~(`SPARC_CORE0.sparc0.lsu.qctl1.fwdpkt_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1427:                                        ~(`SPARC_CORE0.sparc0.lsu.qctl1.st3_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1429:                                        ~(`SPARC_CORE0.sparc0.lsu.qctl1.st2_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1431:                                        ~(`SPARC_CORE0.sparc0.lsu.qctl1.st1_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1433:                                        ~(`SPARC_CORE0.sparc0.lsu.qctl1.st0_pcx_rq_sel_d2 & ~spc0_pcx_req_squash_d1);
piton/verif/env/manycore/lsu_mon2.v.pyv:1561:    assign spc0_pick_presented = spc0_pick_valid_raw_h &  spc0_pick_valid_h_ext;
piton/verif/env/manycore/lsu_mon2.v.pyv:1562:    assign spc0_pick_destbusy  = spc0_pick_valid_raw_h & ~spc0_pick_valid_h_ext & spc0_pick_destbusy_unqual;
piton/verif/env/manycore/lsu_mon2.v.pyv:1563:    assign spc0_pick_atompend  = spc0_pick_valid_raw_h & ~spc0_pick_valid_h_ext & spc0_pick_atompend_unqual;
piton/verif/env/manycore/lsu_mon2.v.pyv:1767:        // if (valid_raw & ~pick_status) == 0, pick_status should be reset
piton/verif/env/manycore/lsu_mon2.v.pyv:1768:        if( ~|(spc0_pick_valid_raw_d1 & ~spc0_pick_status_d1) & |spc0_pick_status ) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:1775:        if( |(~spc0_pick_status & spc0_pick_status_d1) & |spc0_pick_status ) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:1794:                if( |(spc0_strm_stxa_w2 & ~spc0_lsu_spu_stb_empty_d1) ) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:1821:                        if( |(spc0_strm_stxa_tid_decode & ~spc0_lsu_spu_stb_empty_d1) ) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:1870:            $display("@%d bug6372_1a: C0 dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & lsu_dfq_rdata_stack_dcfill_vld)", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1876:            $display("@%d bug6372_1a: C0 dfq_rptr_vld_d1 & ~(lsu_dfq_rdata_st_ack_type & lsu_dfq_rdata_stack_dcfill_vld)", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1883:            $display("@%d bug6372_1b: C0 dfq_rptr_vld_d1 & ~ifill_dinv_head_of_dfq_pend", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1888:            $display("@%d bug6372_1b: C0 dfq_rptr_vld_d1 & ~ifill_dinv_head_of_dfq_pend", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1895:            $display("@%d bug6372_1c: C0 dfq_rptr_vld_d1 & ~ifill_pkt_fwd_done_d1", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1900:            $display("@%d bug6372_1c: C0 dfq_rptr_vld_d1 & ~ifill_pkt_fwd_done_d1", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1908:            $display("@%d bug6372_2: C0 lsu_ifill_pkt_vld & ifill_pkt_fwd_done & ~ifill_pkt_fwd_done_d1", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:1914:            $display("@%d bug6372_2: C0 lsu_ifill_pkt_vld & ifill_pkt_fwd_done & ~ifill_pkt_fwd_done_d1", $time);
piton/verif/env/manycore/lsu_mon2.v.pyv:2356:            if(spc0_st0_rd_advance_d1 & spc0_st0_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2359:            if(spc0_st0_rd_advance_d2 & spc0_st0_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2362:            if(spc0_st0_rd_advance_d3 & spc0_st0_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2365:            if(spc0_st0_rd_advance_d4 & spc0_st0_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2369:            if(spc0_st1_rd_advance_d1 & spc0_st1_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2372:            if(spc0_st1_rd_advance_d2 & spc0_st1_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2375:            if(spc0_st1_rd_advance_d3 & spc0_st1_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2378:            if(spc0_st1_rd_advance_d4 & spc0_st1_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2382:            if(spc0_st2_rd_advance_d1 & spc0_st2_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2385:            if(spc0_st2_rd_advance_d2 & spc0_st2_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2388:            if(spc0_st2_rd_advance_d3 & spc0_st2_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2391:            if(spc0_st2_rd_advance_d4 & spc0_st2_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2395:            if(spc0_st3_rd_advance_d1 & spc0_st3_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2398:            if(spc0_st3_rd_advance_d2 & spc0_st3_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2401:            if(spc0_st3_rd_advance_d3 & spc0_st3_rd_advance) begin
piton/verif/env/manycore/lsu_mon2.v.pyv:2404:            if(spc0_st3_rd_advance_d4 & spc0_st3_rd_advance) begin
piton/verif/env/manycore/l_cache_mon.v:377:      if(rst_l && cpx_spc_data_rdy_cx && cpx_spc_data_cx[`CPX_VLD])begin
piton/verif/env/manycore/pc_muxsel_mon.v:62:	     if (inst_vld_f == 1'b1 && dtu_fcl_running_s == 1'b1)
piton/verif/env/manycore/softint_mon.v:213:      if (enable & rst_l) begin
piton/verif/env/manycore/softint_mon.v:324:      if (enable & rst_l) begin
piton/verif/env/manycore/softint_mon.v:435:      if (enable & rst_l) begin
piton/verif/env/manycore/softint_mon.v:546:      if (enable & rst_l) begin
piton/verif/env/manycore/fake_uart.v:54:    if (m_axi_awvalid & m_axi_wvalid & (m_axi_awaddr[2:0] == 3'b0)) begin
piton/verif/env/manycore/tso_mon.v.pyv:184:  wire [2:0] cpx_spc1_st_ack_dc_inval_1c = {2'b00, cpx_spc1_st_ack & cpx_spc1_st_ack_dc_inval_1c_tmp};
piton/verif/env/manycore/tso_mon.v.pyv:187:  wire [2:0] cpx_spc1_st_ack_ic_inval_1c = {2'b00, (cpx_spc1_st_ack & cpx_spc1_st_ack_ic_inval_1c_tmp)};
piton/verif/env/manycore/tso_mon.v.pyv:200:  wire cpx_spc1_b2b_evict = cpx_spc1_evict_d1 & cpx_spc1_evict;
piton/verif/env/manycore/tso_mon.v.pyv:319:  else if(pcx1_req_pq_d1 & (spc1_pcx_data_pa[122:118] == `STORE_RQ) & spc1_pcx_data_pa[109] & spc1_pcx_data_pa[110])
piton/verif/env/manycore/tso_mon.v.pyv:324:  if(blk_st_cnt1 & (spc1_pcx_data_pa[122:118] == `STORE_RQ) & ~spc1_pcx_data_pa[109])
piton/verif/env/manycore/tso_mon.v.pyv:333:  else if(pcx1_req_pq_d1 & (spc1_pcx_data_pa[122:118] == `STORE_RQ) & spc1_pcx_data_pa[109] & ~spc1_pcx_data_pa[110])
piton/verif/env/manycore/tso_mon.v.pyv:338:  if(ini_st_cnt1 && (spc1_pcx_data_pa[122:118] == `STORE_RQ) & ~spc1_pcx_data_pa[109])
piton/verif/env/manycore/tso_mon.v.pyv:368:  else if(rst_l & pcx1_req_pq_d1)
piton/verif/env/manycore/tso_mon.v.pyv:388:       if(cpx_spc1_data_vld & (cpx_spc1_type == `LOAD_RET) & cpx_spc1_data_cx2[129])
piton/verif/env/manycore/tso_mon.v.pyv:393:       else if(cpx_spc1_data_vld & (cpx_spc1_type == `ST_ACK) & cpx_spc1_data_cx2[129])
piton/verif/env/manycore/tso_mon.v.pyv:399:       if(atomic_ret1 & cpx_spc1_data_vld & ~(cpx_spc1_type == `ST_ACK))
piton/verif/env/manycore/tso_mon.v.pyv:626:wire       spc1_intrpt_disp_asi0_g  = `SPARC_CORE1.sparc0.lsu.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b00);
piton/verif/env/manycore/tso_mon.v.pyv:627:wire       spc1_intrpt_disp_asi1_g  = `SPARC_CORE1.sparc0.lsu.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b01);
piton/verif/env/manycore/tso_mon.v.pyv:628:wire       spc1_intrpt_disp_asi2_g  = `SPARC_CORE1.sparc0.lsu.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b10);
piton/verif/env/manycore/tso_mon.v.pyv:629:wire       spc1_intrpt_disp_asi3_g  = `SPARC_CORE1.sparc0.lsu.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b11);
piton/verif/env/manycore/tso_mon.v.pyv:679:wire       spc1_intrpt_disp_asi0_g	= `SPARC_CORE1.sparc0.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b00);
piton/verif/env/manycore/tso_mon.v.pyv:680:wire       spc1_intrpt_disp_asi1_g	= `SPARC_CORE1.sparc0.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b01);
piton/verif/env/manycore/tso_mon.v.pyv:681:wire       spc1_intrpt_disp_asi2_g	= `SPARC_CORE1.sparc0.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b10);
piton/verif/env/manycore/tso_mon.v.pyv:682:wire       spc1_intrpt_disp_asi3_g	= `SPARC_CORE1.sparc0.lsu.dctl.intrpt_disp_asi_g & (spc1_sas_thrid_w == 2'b11);
piton/verif/env/manycore/tso_mon.v.pyv:745:  spc1_skid_d1 <= (~spc1_ifu_lsu_inv_clear & spc1_dfq_rd_advance & spc1_dfq_int_type);
piton/verif/env/manycore/tso_mon.v.pyv:746:  spc1_skid_d2 <= spc1_skid_d1 & ~spc1_ifu_lsu_inv_clear;
piton/verif/env/manycore/tso_mon.v.pyv:747:  spc1_skid_d3 <= spc1_skid_d2 & ~spc1_ifu_lsu_inv_clear;
piton/verif/env/manycore/tso_mon.v.pyv:753:  if(spc1_skid_d3 & enable_ifu_lsu_inv_clear)
piton/verif/env/manycore/tso_mon.v.pyv:761:  if(spc1_dva_svld_e_d1 & spc1_dva_rvld_e & (spc1_dva_rd_addr_e_d1[`L1D_ADDRESS_HI:6] == spc1_dva_snp_addr_e[4:0]))
piton/verif/env/manycore/tso_mon.v.pyv:766:  if(spc1_dva_svld_e & spc1_dva_rvld_e_d1 & (spc1_dva_rd_addr_e[`L1D_ADDRESS_HI:6] == spc1_dva_snp_addr_e_d1[4:0]))
piton/verif/env/manycore/tso_mon.v.pyv:774:  if(spc1_stb_data_rptr_vld & spc1_stb_data_wptr_vld & ~spc1_stbrwctl_flush_pipe_w &
piton/verif/env/manycore/tso_mon.v.pyv:781:   if(!spc1_lsu_ifu_ldst_miss_w && (spc1_multiple_hits >1) && spc1_inst_vld_w && !spc1_dctl_flush_pipe_w && !spc1_lsu_dc_tag_pe_g_unmasked_or)
piton/verif/env/manycore/tso_mon.v.pyv:785:wire spc1_ld_dbl      = spc1_ld_inst_vld_g &  spc1_ldst_dbl_g &  ~spc1_quad_asi_g;
piton/verif/env/manycore/tso_mon.v.pyv:786:wire spc1_ld_quad     = spc1_ld_inst_vld_g &  spc1_ldst_dbl_g &  spc1_quad_asi_g;
piton/verif/env/manycore/tso_mon.v.pyv:787:wire spc1_ld_other    = spc1_ld_inst_vld_g & ~spc1_ldst_dbl_g;
piton/verif/env/manycore/tso_mon.v.pyv:789:wire spc1_ld_dbl_fp   = spc1_ld_dbl        &  spc1_ldst_fp_g;
piton/verif/env/manycore/tso_mon.v.pyv:790:wire spc1_ld_other_fp = spc1_ld_other      &  spc1_ldst_fp_g;
piton/verif/env/manycore/tso_mon.v.pyv:792:wire spc1_ld_dbl_int  = spc1_ld_dbl        & ~spc1_ldst_fp_g;
piton/verif/env/manycore/tso_mon.v.pyv:793:wire spc1_ld_quad_int = spc1_ld_quad       & ~spc1_ldst_fp_g;
piton/verif/env/manycore/tso_mon.v.pyv:794:wire spc1_ld_other_int= spc1_ld_other      & ~spc1_ldst_fp_g;
piton/verif/env/manycore/tso_mon.v.pyv:812:wire spc1_stb_top_hit = |(spc1_stb_rdptr_decoded & (spc1_stb_ld_full_raw | spc1_stb_ld_partial_raw));
piton/verif/env/manycore/tso_mon.v.pyv:862:    if(spc1_mbar_inst0_g & ~spc1_dctl_flush_pipe_w & (C1T0_stb_ne|~spc1_no_spc_rmo_st[0]))
piton/verif/env/manycore/tso_mon.v.pyv:864:    else if(~C1T0_stb_ne & spc1_no_spc_rmo_st[0])
piton/verif/env/manycore/tso_mon.v.pyv:866:    if(spc1_mbar_inst1_g & ~ spc1_dctl_flush_pipe_w & (C1T1_stb_ne|~spc1_no_spc_rmo_st[1]))
piton/verif/env/manycore/tso_mon.v.pyv:868:    else if(~C1T1_stb_ne & spc1_no_spc_rmo_st[1])
piton/verif/env/manycore/tso_mon.v.pyv:870:    if(spc1_mbar_inst2_g & ~ spc1_dctl_flush_pipe_w & (C1T2_stb_ne|~spc1_no_spc_rmo_st[2]))
piton/verif/env/manycore/tso_mon.v.pyv:872:    else if(~C1T2_stb_ne & spc1_no_spc_rmo_st[2])
piton/verif/env/manycore/tso_mon.v.pyv:874:    if(spc1_mbar_inst3_g & ~ spc1_dctl_flush_pipe_w & (C1T3_stb_ne|~spc1_no_spc_rmo_st[3]))
piton/verif/env/manycore/tso_mon.v.pyv:876:    else if(~C1T3_stb_ne & spc1_no_spc_rmo_st[3])
piton/verif/env/manycore/tso_mon.v.pyv:879:    if(spc1_flush_inst0_g & ~spc1_dctl_flush_pipe_w & C1T0_stb_ne) 	spc1_flush0_active <= 1'b1;
piton/verif/env/manycore/tso_mon.v.pyv:881:    if(spc1_flush_inst1_g & ~spc1_dctl_flush_pipe_w & C1T1_stb_ne) 	spc1_flush1_active <= 1'b1;
piton/verif/env/manycore/tso_mon.v.pyv:883:    if(spc1_flush_inst2_g & ~spc1_dctl_flush_pipe_w & C1T2_stb_ne) 	spc1_flush2_active <= 1'b1;
piton/verif/env/manycore/tso_mon.v.pyv:885:    if(spc1_flush_inst3_g & ~spc1_dctl_flush_pipe_w & C1T3_stb_ne) 	spc1_flush3_active <= 1'b1;
piton/verif/env/manycore/tso_mon.v.pyv:888:    if(spc1_intrpt_disp_asi0_g & spc1_st_inst_vld_g & ~spc1_non_altspace_ldst_g & ~spc1_dctl_flush_pipe_w & C1T0_stb_ne)
piton/verif/env/manycore/tso_mon.v.pyv:892:    if(spc1_intrpt_disp_asi1_g &  spc1_st_inst_vld_g & ~spc1_non_altspace_ldst_g & ~spc1_dctl_flush_pipe_w & C1T1_stb_ne)
piton/verif/env/manycore/tso_mon.v.pyv:896:    if(spc1_intrpt_disp_asi2_g &  spc1_st_inst_vld_g & ~spc1_non_altspace_ldst_g & ~spc1_dctl_flush_pipe_w & C1T2_stb_ne)
piton/verif/env/manycore/tso_mon.v.pyv:900:    if(spc1_intrpt_disp_asi3_g &  spc1_st_inst_vld_g & ~spc1_non_altspace_ldst_g & ~spc1_dctl_flush_pipe_w & C1T3_stb_ne)
piton/verif/env/manycore/tso_mon.v.pyv:906:  if(spc1_mbar0_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b00)
piton/verif/env/manycore/tso_mon.v.pyv:908:  if(spc1_mbar1_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b01)
piton/verif/env/manycore/tso_mon.v.pyv:910:  if(spc1_mbar2_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b10)
piton/verif/env/manycore/tso_mon.v.pyv:912:  if(spc1_mbar3_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b11)
piton/verif/env/manycore/tso_mon.v.pyv:915:  if(spc1_flush0_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b00)
piton/verif/env/manycore/tso_mon.v.pyv:917:  if(spc1_flush1_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b01)
piton/verif/env/manycore/tso_mon.v.pyv:919:  if(spc1_flush2_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b10)
piton/verif/env/manycore/tso_mon.v.pyv:921:  if(spc1_flush3_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b11)
piton/verif/env/manycore/tso_mon.v.pyv:924:  if(spc1_intr0_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b00)
piton/verif/env/manycore/tso_mon.v.pyv:926:  if(spc1_intr1_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b01)
piton/verif/env/manycore/tso_mon.v.pyv:928:  if(spc1_intr2_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b10)
piton/verif/env/manycore/tso_mon.v.pyv:930:  if(spc1_intr3_active & spc1_inst_vld_w & spc1_sas_thrid_w[1:0] == 2'b11)
piton/verif/env/manycore/tso_mon.v.pyv:958:  if(rst_l & C1T0_defr_trp_en_d1 & (C1T0_stb_vld_sum_d1 < C1T0_stb_vld_sum))
piton/verif/env/manycore/tso_mon.v.pyv:960:  if(rst_l & C1T1_defr_trp_en_d1 & (C1T1_stb_vld_sum_d1 < C1T1_stb_vld_sum))
piton/verif/env/manycore/tso_mon.v.pyv:962:  if(rst_l & C1T2_defr_trp_en_d1 & (C1T2_stb_vld_sum_d1 < C1T2_stb_vld_sum))
piton/verif/env/manycore/tso_mon.v.pyv:964:  if(rst_l & C1T3_defr_trp_en_d1 & (C1T3_stb_vld_sum_d1 < C1T3_stb_vld_sum))
piton/verif/env/manycore/tso_mon.v.pyv:1019:      if(spc1_dfq_wr_en & ~spc1_dfq_wr_en_d1 & ~spc1_dfq_byp_ff_en)
piton/verif/env/manycore/tso_mon.v.pyv:1033:    if((spc1_dfq_fsm1 == 2'b01) & spc1_lsu_ifill_pkt_vld & spc1_dfq_rd_advance)
piton/verif/env/manycore/tso_mon.v.pyv:1037:    else if((spc1_dfq_fsm1 == 2'b01) & spc1_lsu_ifill_pkt_vld & ~spc1_dfq_rd_advance)
piton/verif/env/manycore/tso_mon.v.pyv:1041:    else if((spc1_dfq_fsm1 == 2'b10) & spc1_lsu_ifill_pkt_vld & spc1_dfq_rd_advance)
piton/verif/env/manycore/tso_mon.v.pyv:1050:    if(force_dfq & ~spc1_dfq_byp_ff_en & (spc1_dfq_forced == 0))
piton/verif/env/manycore/tso_mon.v.pyv:1158:  if(`TSO_MON_PCX_VLD & ~((`TSO_MON_PCX_TYPE == `FWD_RPY) || (`TSO_MON_PCX_TYPE == `INT_RQ)) & ((^pcx_data[122:109] === 1'bx) | (^pcx_data[106:64] === 1'bx)))
piton/verif/env/manycore/tso_mon.v.pyv:1178:  if(pcx_atom_pq_d1 & ~((`TSO_MON_PCX_TYPE == `FPOP1_RQ) | (`TSO_MON_PCX_TYPE == `CAS1_RQ)))
piton/verif/env/manycore/tso_mon.v.pyv:1184:  if(pcx_atom_pq_d2 & ~((`TSO_MON_PCX_TYPE == `FPOP2_RQ) | (`TSO_MON_PCX_TYPE == `CAS2_RQ)))
piton/verif/env/manycore/tso_mon.v.pyv:1190:  if(~`TSO_MON_PCX_VLD & tso_mon_msg)
piton/verif/env/manycore/playback_driver_l2.v:198:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver_l2.v:199:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/lsu_mon.v.pyv:1070://     ((stxa_internal_d2 & thread0_w3) | stxa_stall_wr_cmplt0_d1) |
piton/verif/env/manycore/lsu_mon.v.pyv:1073://     (((l2fill_vld_e & ~atomic_ld_squash_e & ~ignore_fill))
piton/verif/env/manycore/lsu_mon.v.pyv:1074://       & ~l2fill_fpld_e & ~lsu_cpx_pkt_ld_err[1] & dfill_thread0)  |// 1st fill for ldd.
piton/verif/env/manycore/lsu_mon.v.pyv:1075://       //& ~l2fill_fpld_e & ~fill_err_trap_e & dfill_thread0)  |// 1st fill for ldd.
piton/verif/env/manycore/lsu_mon.v.pyv:1080://     (lsu_atm_st_cmplt_e & ~fill_err_trap_e & dfill_thread0) |
piton/verif/env/manycore/lsu_mon.v.pyv:1090:assign spc1_dctl_stxa_cmplt0 = ((spc1_dctl_stxa_internal_d2 & spc1_dctl_thread0_w3) |
piton/verif/env/manycore/lsu_mon.v.pyv:1092:assign spc1_dctl_l2fill_cmplt0 = (((spc1_dctl_lsu_l2fill_vld & ~spc1_dctl_atomic_ld_squash_e &
piton/verif/env/manycore/lsu_mon.v.pyv:1094:					  ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread0);
piton/verif/env/manycore/lsu_mon.v.pyv:1096:assign spc1_dctl_fillerr0 = spc1_dctl_l2_corr_error_e & spc1_dctl_dfill_thread0;
piton/verif/env/manycore/lsu_mon.v.pyv:1098:// assign spc1_dctl_atm_cmplt0 = (spc1_dctl_lsu_atm_st_cmplt_e & ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread0);
piton/verif/env/manycore/lsu_mon.v.pyv:1125:         12'ha00 : spc1_ldstcond_cmplt0 =  4'hd; // err & l2
piton/verif/env/manycore/lsu_mon.v.pyv:1135:assign spc1_dctl_stxa_cmplt1 = ((spc1_dctl_stxa_internal_d2 & spc1_dctl_thread1_w3) |
piton/verif/env/manycore/lsu_mon.v.pyv:1137:assign spc1_dctl_l2fill_cmplt1 = (((spc1_dctl_lsu_l2fill_vld & ~spc1_dctl_atomic_ld_squash_e &
piton/verif/env/manycore/lsu_mon.v.pyv:1139:					  ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread1);
piton/verif/env/manycore/lsu_mon.v.pyv:1141:assign spc1_dctl_fillerr1 = spc1_dctl_l2_corr_error_e & spc1_dctl_dfill_thread1;
piton/verif/env/manycore/lsu_mon.v.pyv:1143:// assign spc1_dctl_atm_cmplt1 = (spc1_dctl_lsu_atm_st_cmplt_e & ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread1);
piton/verif/env/manycore/lsu_mon.v.pyv:1170:         12'ha00 : spc1_ldstcond_cmplt1 =  4'hd; // err & l2
piton/verif/env/manycore/lsu_mon.v.pyv:1180:assign spc1_dctl_stxa_cmplt2 = ((spc1_dctl_stxa_internal_d2 & spc1_dctl_thread2_w3) |
piton/verif/env/manycore/lsu_mon.v.pyv:1182:assign spc1_dctl_l2fill_cmplt2 = (((spc1_dctl_lsu_l2fill_vld & ~spc1_dctl_atomic_ld_squash_e &
piton/verif/env/manycore/lsu_mon.v.pyv:1184:					  ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread2);
piton/verif/env/manycore/lsu_mon.v.pyv:1186:assign spc1_dctl_fillerr2 = spc1_dctl_l2_corr_error_e & spc1_dctl_dfill_thread2;
piton/verif/env/manycore/lsu_mon.v.pyv:1188:// assign spc1_dctl_atm_cmplt2 = (spc1_dctl_lsu_atm_st_cmplt_e & ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread2);
piton/verif/env/manycore/lsu_mon.v.pyv:1215:         12'ha00 : spc1_ldstcond_cmplt2 =  4'hd; // err & l2
piton/verif/env/manycore/lsu_mon.v.pyv:1225:assign spc1_dctl_stxa_cmplt3 = ((spc1_dctl_stxa_internal_d2 & spc1_dctl_thread3_w3) |
piton/verif/env/manycore/lsu_mon.v.pyv:1227:assign spc1_dctl_l2fill_cmplt3 = (((spc1_dctl_lsu_l2fill_vld & ~spc1_dctl_atomic_ld_squash_e &
piton/verif/env/manycore/lsu_mon.v.pyv:1229:					  ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread3);
piton/verif/env/manycore/lsu_mon.v.pyv:1231:assign spc1_dctl_fillerr3 = spc1_dctl_l2_corr_error_e & spc1_dctl_dfill_thread3;
piton/verif/env/manycore/lsu_mon.v.pyv:1233:// assign spc1_dctl_atm_cmplt3 = (spc1_dctl_lsu_atm_st_cmplt_e & ~spc1_dctl_fill_err_trap_e & spc1_dctl_dfill_thread3);
piton/verif/env/manycore/lsu_mon.v.pyv:1260:         12'ha00 : spc1_ldstcond_cmplt3 =  4'hd; // err & l2
piton/verif/env/manycore/lsu_mon.v.pyv:1320:    else if(spc1_qctl1_ld_sec_hit_thrd0 && spc1_qctl1_ld0_inst_vld_g)
piton/verif/env/manycore/lsu_mon.v.pyv:1341:    else if(spc1_qctl1_ld_sec_hit_thrd1 && spc1_qctl1_ld1_inst_vld_g)
piton/verif/env/manycore/lsu_mon.v.pyv:1362:    else if(spc1_qctl1_ld_sec_hit_thrd2 && spc1_qctl1_ld2_inst_vld_g)
piton/verif/env/manycore/lsu_mon.v.pyv:1383:    else if(spc1_qctl1_ld_sec_hit_thrd3 && spc1_qctl1_ld3_inst_vld_g)
piton/verif/env/manycore/lsu_mon.v.pyv:1419:    if((~spc1_st0_unfilled && spc1_st0_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1431:    if((~spc1_st1_unfilled && spc1_st1_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1443:    if((~spc1_st2_unfilled && spc1_st2_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1455:    if((~spc1_st3_unfilled && spc1_st3_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1472:if(~spc1_st0_unfilled && spc1_st0_unfilled_d && spc1_st1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1476:if(~spc1_st0_unfilled && spc1_st0_unfilled_d && spc1_st2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1480:if(~spc1_st0_unfilled && spc1_st0_unfilled_d && spc1_st3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1485:if(~spc1_st1_unfilled && spc1_st1_unfilled_d && spc1_st0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1489:if(~spc1_st1_unfilled && spc1_st1_unfilled_d && spc1_st2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1493:if(~spc1_st1_unfilled && spc1_st1_unfilled_d && spc1_st3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1498:if(~spc1_st2_unfilled && spc1_st2_unfilled_d && spc1_st0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1502:if(~spc1_st2_unfilled && spc1_st2_unfilled_d && spc1_st1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1506:if(~spc1_st2_unfilled && spc1_st2_unfilled_d && spc1_st3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1511:if(~spc1_st3_unfilled && spc1_st3_unfilled_d && spc1_st0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1515:if(~spc1_st3_unfilled && spc1_st3_unfilled_d && spc1_st1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1519:if(~spc1_st3_unfilled && spc1_st3_unfilled_d && spc1_st2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1531:    if((~spc1_ld0_unfilled && spc1_ld0_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1543:    if((~spc1_ld1_unfilled && spc1_ld1_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1555:    if((~spc1_ld2_unfilled && spc1_ld2_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1567:    if((~spc1_ld3_unfilled && spc1_ld3_unfilled_d)|| ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1584:if(~spc1_ld0_unfilled && spc1_ld0_unfilled_d && spc1_ld1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1588:if(~spc1_ld0_unfilled && spc1_ld0_unfilled_d && spc1_ld2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1592:if(~spc1_ld0_unfilled && spc1_ld0_unfilled_d && spc1_ld3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1597:if(~spc1_ld1_unfilled && spc1_ld1_unfilled_d && spc1_ld0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1601:if(~spc1_ld1_unfilled && spc1_ld1_unfilled_d && spc1_ld2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1605:if(~spc1_ld1_unfilled && spc1_ld1_unfilled_d && spc1_ld3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1610:if(~spc1_ld2_unfilled && spc1_ld2_unfilled_d && spc1_ld0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1614:if(~spc1_ld2_unfilled && spc1_ld2_unfilled_d && spc1_ld1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1618:if(~spc1_ld2_unfilled && spc1_ld2_unfilled_d && spc1_ld3_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1623:if(~spc1_ld3_unfilled && spc1_ld3_unfilled_d && spc1_ld0_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1627:if(~spc1_ld3_unfilled && spc1_ld3_unfilled_d && spc1_ld1_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1631:if(~spc1_ld3_unfilled && spc1_ld3_unfilled_d && spc1_ld2_unfilled)
piton/verif/env/manycore/lsu_mon.v.pyv:1640:  ~spc1_dctl_ldxa_internal & ~spc1_dctl_dcache_rd_parity_error & ~spc1_dctl_dtag_perror_g &
piton/verif/env/manycore/lsu_mon.v.pyv:1642:  ~spc1_dctl_atomic_g & ~spc1_dctl_ncache_asild_rq_g) & ~spc1_dctl_tte_data_perror_unc &
piton/verif/env/manycore/lsu_mon.v.pyv:1643:  spc1_dctl_ld_inst_vld_g & spc1_qctl1_bld_g ;
piton/verif/env/manycore/lsu_mon.v.pyv:1645:assign spc1_dctl_bld_stb_hit = spc1_dctl_bld_hit & spc1_dctl_stb_cam_hit;
piton/verif/env/manycore/lsu_mon.v.pyv:1724:    else if(spc1_qctl1_bld_g && (spc1_qctl1_bld_cnt == 2'b00))
piton/verif/env/manycore/lsu_mon.v.pyv:1807:    else if(spc1_atomic_g && (spc1_atm_type0 != 8'h00) && spc1_wptr_vld)
piton/verif/env/manycore/lsu_mon.v.pyv:1819:    else if(spc1_atomic_g && (spc1_atm_type1 != 8'h00) && spc1_wptr_vld)
piton/verif/env/manycore/lsu_mon.v.pyv:1831:    else if(spc1_atomic_g && (spc1_atm_type2 != 8'h00) && spc1_wptr_vld)
piton/verif/env/manycore/lsu_mon.v.pyv:1843:    else if(spc1_atomic_g && (spc1_atm_type3 != 8'h00) && spc1_wptr_vld)
piton/verif/env/manycore/lsu_mon.v.pyv:1860:  if (spc1_dfq_full_d1 && ~spc1_dfq_full1)
piton/verif/env/manycore/lsu_mon.v.pyv:1870:  if (spc1_dfq_full_d2 && ~spc1_dfq_full2)
piton/verif/env/manycore/lsu_mon.v.pyv:1880:  if (spc1_dfq_full_d3 && ~spc1_dfq_full3)
piton/verif/env/manycore/lsu_mon.v.pyv:1890:  if (spc1_dfq_full_d4 && ~spc1_dfq_full4)
piton/verif/env/manycore/lsu_mon.v.pyv:1900:  if (spc1_dfq_full_d5 && ~spc1_dfq_full5)
piton/verif/env/manycore/lsu_mon.v.pyv:1910:  if (spc1_dfq_full_d6 && ~spc1_dfq_full6)
piton/verif/env/manycore/lsu_mon.v.pyv:1920:  if (spc1_dfq_full_d7 && ~spc1_dfq_full7)
piton/verif/env/manycore/lsu_mon.v.pyv:1928:  if (spc1_mbar_vld_d0 && ~spc1_mbar_vld0)
piton/verif/env/manycore/lsu_mon.v.pyv:1935:  if (spc1_mbar_vld_d1 && ~spc1_mbar_vld1)
piton/verif/env/manycore/lsu_mon.v.pyv:1942:  if (spc1_mbar_vld_d2 && ~spc1_mbar_vld2)
piton/verif/env/manycore/lsu_mon.v.pyv:1949:  if (spc1_mbar_vld_d3 && ~spc1_mbar_vld3)
piton/verif/env/manycore/lsu_mon.v.pyv:1959:    if( ( ~spc1_dfq_full1 && (spc1_dfq_full_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1975:    if( ( ~spc1_dfq_full2 && (spc1_dfq_full_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:1991:    if( ( ~spc1_dfq_full3 && (spc1_dfq_full_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2007:    if( ( ~spc1_dfq_full4 && (spc1_dfq_full_cntr4 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2023:    if( ( ~spc1_dfq_full5 && (spc1_dfq_full_cntr5 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2039:    if( ( ~spc1_dfq_full6 && (spc1_dfq_full_cntr6 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2055:    if( ( ~spc1_dfq_full7 && (spc1_dfq_full_cntr7 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2076:  if (spc1_intrpt0_cmplt && (spc1_atm_cntr0 != 9'h000) && ~(|spc1_stb_state_ced0))
piton/verif/env/manycore/lsu_mon.v.pyv:2083:  if (spc1_intrpt1_cmplt && (spc1_atm_cntr1 != 9'h000) && ~(|spc1_stb_state_ced1))
piton/verif/env/manycore/lsu_mon.v.pyv:2090:  if (spc1_intrpt2_cmplt && (spc1_atm_cntr2 != 9'h000) && ~(|spc1_stb_state_ced2))
piton/verif/env/manycore/lsu_mon.v.pyv:2097:  if (spc1_intrpt3_cmplt && (spc1_atm_cntr3 != 9'h000) && ~(|spc1_stb_state_ced3))
piton/verif/env/manycore/lsu_mon.v.pyv:2105:  if (spc1_intrpt0_cmplt && (spc1_atm_cntr0 != 9'h000) && (|spc1_stb_state_ced0))
piton/verif/env/manycore/lsu_mon.v.pyv:2112:  if (spc1_intrpt1_cmplt && (spc1_atm_cntr1 != 9'h000) && (|spc1_stb_state_ced1))
piton/verif/env/manycore/lsu_mon.v.pyv:2119:  if (spc1_intrpt2_cmplt && (spc1_atm_cntr2 != 9'h000) && (|spc1_stb_state_ced2))
piton/verif/env/manycore/lsu_mon.v.pyv:2126:  if (spc1_intrpt3_cmplt && (spc1_atm_cntr3 != 9'h000) && (|spc1_stb_state_ced3))
piton/verif/env/manycore/lsu_mon.v.pyv:2135:  if (~spc1_dva_din && spc1_dva_wen && (spc1_atm_cntr0 != 9'h000))
piton/verif/env/manycore/lsu_mon.v.pyv:2142:  if (~spc1_dva_din && spc1_dva_wen && (spc1_atm_cntr1 != 9'h000))
piton/verif/env/manycore/lsu_mon.v.pyv:2149:  if (~spc1_dva_din && spc1_dva_wen && (spc1_atm_cntr2 != 9'h000))
piton/verif/env/manycore/lsu_mon.v.pyv:2156:  if (~spc1_dva_din && spc1_dva_wen && (spc1_atm_cntr3 != 9'h000))
piton/verif/env/manycore/lsu_mon.v.pyv:2169:    else if( spc1_atomic_g && (spc1_atm_type0 != 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2189:    else if( spc1_atomic_g && (spc1_atm_type1 != 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2209:    else if( spc1_atomic_g && (spc1_atm_type2 != 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2229:    else if( spc1_atomic_g && (spc1_atm_type3 != 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2246: assign spc1_raw_ack_capture0 = spc1_stb_ack_vld0 && (spc1_stb_ack_cntr0 != 9'h000);
piton/verif/env/manycore/lsu_mon.v.pyv:2248: assign spc1_raw_ack_capture1 = spc1_stb_ack_vld1 && (spc1_stb_ack_cntr1 != 9'h000);
piton/verif/env/manycore/lsu_mon.v.pyv:2250: assign spc1_raw_ack_capture2 = spc1_stb_ack_vld2 && (spc1_stb_ack_cntr2 != 9'h000);
piton/verif/env/manycore/lsu_mon.v.pyv:2252: assign spc1_raw_ack_capture3 = spc1_stb_ack_vld3 && (spc1_stb_ack_cntr3 != 9'h000);
piton/verif/env/manycore/lsu_mon.v.pyv:2257:    if( ( ~spc1_stb_ced0 && (spc1_stb_ced_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2262:    else if( spc1_stb_ced0 && (spc1_stb_state_ack0 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2273:    if( ( ~spc1_mbar_vld0 && (spc1_mbar_vld_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2290:    if( ( ~spc1_flsh_vld0 && (spc1_flsh_vld_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2307:    if( ( ~spc1_stb_ced1 && (spc1_stb_ced_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2312:    else if( spc1_stb_ced1 && (spc1_stb_state_ack1 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2323:    if( ( ~spc1_mbar_vld1 && (spc1_mbar_vld_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2340:    if( ( ~spc1_flsh_vld1 && (spc1_flsh_vld_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2357:    if( ( ~spc1_stb_ced2 && (spc1_stb_ced_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2362:    else if( spc1_stb_ced2 && (spc1_stb_state_ack2 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2373:    if( ( ~spc1_mbar_vld2 && (spc1_mbar_vld_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2390:    if( ( ~spc1_flsh_vld2 && (spc1_flsh_vld_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2407:    if( ( ~spc1_stb_ced3 && (spc1_stb_ced_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2412:    else if( spc1_stb_ced3 && (spc1_stb_state_ack3 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2423:    if( ( ~spc1_mbar_vld3 && (spc1_mbar_vld_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2440:    if( ( ~spc1_flsh_vld3 && (spc1_flsh_vld_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2461:  if (spc1_flsh_vld_d0 && ~spc1_flsh_vld0)
piton/verif/env/manycore/lsu_mon.v.pyv:2468:  if (spc1_flsh_vld_d1 && ~spc1_flsh_vld1)
piton/verif/env/manycore/lsu_mon.v.pyv:2475:  if (spc1_flsh_vld_d2 && ~spc1_flsh_vld2)
piton/verif/env/manycore/lsu_mon.v.pyv:2482:  if (spc1_flsh_vld_d3 && ~spc1_flsh_vld3)
piton/verif/env/manycore/lsu_mon.v.pyv:2490:if((spc1_lmiss_pa0 == spc1_imiss_pa) && spc1_imiss_vld_d && spc1_lmiss_vld0)
piton/verif/env/manycore/lsu_mon.v.pyv:2497:if((spc1_lmiss_pa1 == spc1_imiss_pa) && spc1_imiss_vld_d && spc1_lmiss_vld1)
piton/verif/env/manycore/lsu_mon.v.pyv:2504:if((spc1_lmiss_pa2 == spc1_imiss_pa) && spc1_imiss_vld_d && spc1_lmiss_vld2)
piton/verif/env/manycore/lsu_mon.v.pyv:2511:if((spc1_lmiss_pa3 == spc1_imiss_pa) && spc1_imiss_vld_d && spc1_lmiss_vld3)
piton/verif/env/manycore/lsu_mon.v.pyv:2607:if (~spc1_stb_ced0 && spc1_stb_ced0_d)
piton/verif/env/manycore/lsu_mon.v.pyv:2615:if (~spc1_stb_ced1 && spc1_stb_ced1_d)
piton/verif/env/manycore/lsu_mon.v.pyv:2623:if (~spc1_stb_ced2 && spc1_stb_ced2_d)
piton/verif/env/manycore/lsu_mon.v.pyv:2631:if (~spc1_stb_ced3 && spc1_stb_ced3_d)
piton/verif/env/manycore/lsu_mon.v.pyv:2641:    if( (spc1_stb_state_ack0 != 8'h00 && (spc1_stb_ack_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2646:    else if(spc1_stb_cam_hit && spc1_ld0_inst_vld_g && (spc1_stb_state_ack0 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2659:    if( (spc1_stb_state_ack1 != 8'h00 && (spc1_stb_ack_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2664:    else if(spc1_stb_cam_hit && spc1_ld1_inst_vld_g && (spc1_stb_state_ack1 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2677:    if( (spc1_stb_state_ack2 != 8'h00 && (spc1_stb_ack_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2682:    else if(spc1_stb_cam_hit && spc1_ld2_inst_vld_g && (spc1_stb_state_ack2 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2695:    if( (spc1_stb_state_ack3 != 8'h00 && (spc1_stb_ack_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2700:    else if(spc1_stb_cam_hit && spc1_ld3_inst_vld_g && (spc1_stb_state_ack3 == 8'h00))
piton/verif/env/manycore/lsu_mon.v.pyv:2718:if (~spc1_stb0_full_w2 && spc1_stb0_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2726:if (~spc1_stb1_full_w2 && spc1_stb1_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2734:if (~spc1_stb2_full_w2 && spc1_stb2_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2742:if (~spc1_stb3_full_w2 && spc1_stb3_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2750:    if( ( ~spc1_stb0_full && (spc1_stb_full_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2763:    if( ( ~spc1_stb1_full && (spc1_stb_full_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2776:    if( ( ~spc1_stb2_full && (spc1_stb_full_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2789:    if( ( ~spc1_stb3_full && (spc1_stb_full_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2808:if (spc1_lmq0_full_d && ~spc1_lmq0_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2816:if (spc1_lmq1_full_d && ~spc1_lmq1_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2824:if (spc1_lmq2_full_d && ~spc1_lmq2_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2832:if (spc1_lmq3_full_d && ~spc1_lmq3_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2840:    if( ( ~spc1_lmq0_full && (spc1_lmq_full_cntr0 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2857:    if( ( ~spc1_lmq1_full && (spc1_lmq_full_cntr1 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2874:    if( ( ~spc1_lmq2_full && (spc1_lmq_full_cntr2 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2891:    if( ( ~spc1_lmq3_full && (spc1_lmq_full_cntr3 != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2914:  if (spc1_dfq_full_d && ~spc1_dfq_full)
piton/verif/env/manycore/lsu_mon.v.pyv:2922:    if( ( ~spc1_dfq_full && (spc1_dfq_full_cntr != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2943:  if (spc1_dva_full_d && ~spc1_dva_inv)
piton/verif/env/manycore/lsu_mon.v.pyv:2951:  if (spc1_dva_din && spc1_dva_wen)
piton/verif/env/manycore/lsu_mon.v.pyv:2956:  else if(~spc1_dva_din && spc1_dva_wen)
piton/verif/env/manycore/lsu_mon.v.pyv:2970:  if (spc1_dva_inv && spc1_dva_ren && (spc1_dva_raddr[`L1D_ADDRESS_HI-4:2] == spc1_dva_waddr_d))
piton/verif/env/manycore/lsu_mon.v.pyv:2978:    if( ( ~spc1_dva_inv && (spc1_dva_full_cntr != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:2999:  if (spc1_dva_vfull_d && ~spc1_dva_vld)
piton/verif/env/manycore/lsu_mon.v.pyv:3009:  if (~spc1_dva_din && spc1_dva_wen)
piton/verif/env/manycore/lsu_mon.v.pyv:3015:  else if(spc1_dva_din && spc1_dva_wen)
piton/verif/env/manycore/lsu_mon.v.pyv:3032:  if (spc1_dva_vld && spc1_dva_ren && (spc1_dva_raddr[`L1D_ADDRESS_HI-4:2] == spc1_dva_waddr_d))
piton/verif/env/manycore/lsu_mon.v.pyv:3041:  if( ( ~spc1_dva_vld && (spc1_dva_vfull_cntr != 9'h000)) || ~rst_l)
piton/verif/env/manycore/lsu_mon.v.pyv:3062:  if ( spc1_dva_ren && spc1_dva_wen && (spc1_dva_raddr[`L1D_ADDRESS_HI-4:2] == spc1_dva_waddr))
piton/verif/env/manycore/lsu_mon.v.pyv:3072:  if (spc1_dva_ren && (spc1_dva_dtag_perror || spc1_dva_dtag_perror))
piton/verif/env/manycore/lsu_mon.v.pyv:3089:  if( (spc1_dva_ren && ~(spc1_dva_dtag_perror || spc1_dva_dtag_perror ) &&
piton/verif/env/manycore/playback_driver.v:211:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver.v:212:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/sas_intf.v:1659:      i4_0_fill_dcache_m  <= #1 `SPARC_CORE0.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE0.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1737:      i4_1_fill_dcache_m  <= #1 `SPARC_CORE1.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE1.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1815:      i4_2_fill_dcache_m  <= #1 `SPARC_CORE2.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE2.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1893:      i4_3_fill_dcache_m  <= #1 `SPARC_CORE3.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE3.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1971:      i4_4_fill_dcache_m  <= #1 `SPARC_CORE4.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE4.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:2049:      i4_5_fill_dcache_m  <= #1 `SPARC_CORE5.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE5.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:2127:      i4_6_fill_dcache_m  <= #1 `SPARC_CORE6.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE6.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:2205:      i4_7_fill_dcache_m  <= #1 `SPARC_CORE7.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE7.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/playback_driver_dynamic_node.v:305:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver_dynamic_node.v:306:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/playback_driver_l15.v:325:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver_l15.v:326:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/dmbr_mon.v.pyv:79:								  `DMBR%d.l2responseIn & ~`DMBR%d.l2missIn & (used_credits%d > 0)	? used_credits%d - 1 :
piton/verif/env/manycore/ciop_iob.v.pyv:123:    if (noc_out_rdy && noc_out_val)
piton/verif/env/manycore/ciop_iob.v.pyv:135:    out_read_index_next = (noc_out_rdy && noc_out_val) ? out_read_index + 1 : out_read_index;
piton/verif/env/manycore/ciop_iob.v.pyv:253:        if (iob_buffer_val && (out_buffer_val[out_write_index] | out_buffer_val[out_write_index + 1] == 1'b1))
piton/verif/env/manycore/one_hot_mux_mon.v:107:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:161:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:213:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:264:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:315:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:366:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:417:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:468:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:520:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:536:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:552:  if (rst_done && check_on) begin
piton/verif/env/manycore/one_hot_mux_mon.v:568:  if (rst_done && check_on) begin
piton/verif/env/manycore/cmp_l15_messages_mon.v.pyv:977:    if(`L15_TOP0.l15_csm.write_val_s2 && (~`L15_TOP0.l15_csm.ghid_val_s2))
piton/verif/env/manycore/tlu_mon.v:514:  if (lsu_ifu_flush_pipe_w2 & tlu_lsu_int_ldxa_vld_w2 & same_thrd_w1_w2 & ~tlu_lsu_int_ld_ill_va_w2) begin
piton/verif/env/manycore/tlu_mon.v:518:  if (lsu_ifu_flush_pipe_w1 & tlu_scpd_wr_vld_g & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:522:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_head_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:526:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_tail_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:530:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_head_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:534:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_tail_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:538:  if (lsu_ifu_flush_pipe_w1 & resum_err_head_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:542:  if (lsu_ifu_flush_pipe_w1 & resum_err_tail_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:546:  if (lsu_ifu_flush_pipe_w1 & nresum_err_head_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:550:  if (lsu_ifu_flush_pipe_w1 & nresum_err_tail_wr_g[0] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:555:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_head_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:559:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_tail_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:563:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_head_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:567:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_tail_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:571:  if (lsu_ifu_flush_pipe_w1 & resum_err_head_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:575:  if (lsu_ifu_flush_pipe_w1 & resum_err_tail_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:579:  if (lsu_ifu_flush_pipe_w1 & nresum_err_head_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:583:  if (lsu_ifu_flush_pipe_w1 & nresum_err_tail_wr_g[1] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:588:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_head_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:592:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_tail_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:596:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_head_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:600:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_tail_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:604:  if (lsu_ifu_flush_pipe_w1 & resum_err_head_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:608:  if (lsu_ifu_flush_pipe_w1 & resum_err_tail_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:612:  if (lsu_ifu_flush_pipe_w1 & nresum_err_head_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:616:  if (lsu_ifu_flush_pipe_w1 & nresum_err_tail_wr_g[2] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:621:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_head_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:625:  if (lsu_ifu_flush_pipe_w1 & cpu_mondo_tail_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:629:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_head_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:633:  if (lsu_ifu_flush_pipe_w1 & dev_mondo_tail_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:637:  if (lsu_ifu_flush_pipe_w1 & resum_err_head_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:641:  if (lsu_ifu_flush_pipe_w1 & resum_err_tail_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:645:  if (lsu_ifu_flush_pipe_w1 & nresum_err_head_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:649:  if (lsu_ifu_flush_pipe_w1 & nresum_err_tail_wr_g[3] & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:662:wire scpd_rd_e =  ifu_lsu_ld_inst_e & ifu_lsu_alt_space_e & (tlu_asi_state_e[7:0]==8'h20) & scpd_va_e;
piton/verif/env/manycore/tlu_mon.v:663:wire scpd_wr_e =  ifu_lsu_st_inst_e & ifu_lsu_alt_space_e & (tlu_asi_state_e[7:0]==8'h20) & scpd_va_e;
piton/verif/env/manycore/tlu_mon.v:664:wire qhead_rd_e = ifu_lsu_ld_inst_e & ifu_lsu_alt_space_e & (tlu_asi_state_e[7:0]==8'h25) & q_va_e & ~exu_lsu_ldst_va_e[3];
piton/verif/env/manycore/tlu_mon.v:665:wire qhead_wr_e = ifu_lsu_st_inst_e & ifu_lsu_alt_space_e & (tlu_asi_state_e[7:0]==8'h25) & q_va_e & ~exu_lsu_ldst_va_e[3];
piton/verif/env/manycore/tlu_mon.v:666:wire qtail_rd_e = ifu_lsu_ld_inst_e & ifu_lsu_alt_space_e & (tlu_asi_state_e[7:0]==8'h25) & q_va_e & exu_lsu_ldst_va_e[3];
piton/verif/env/manycore/tlu_mon.v:681:  if (inst_vld_g & asi_rd_wr_g & lsu_ifu_flush_pipe_w1 & ~tlu_early_flush_pipe_w1 & same_thrd_g_w1) begin
piton/verif/env/manycore/tlu_mon.v:746:  // pcr & pic read data path
piton/verif/env/manycore/tlu_mon.v:781:  assign fpu_cmplt_thread[0] = ffu_tlu_fpu_cmplt & (~ffu_tlu_fpu_tid[1] & ~ffu_tlu_fpu_tid[0]);
piton/verif/env/manycore/tlu_mon.v:782:  assign fpu_cmplt_thread[1] = ffu_tlu_fpu_cmplt & (~ffu_tlu_fpu_tid[1] &  ffu_tlu_fpu_tid[0]);
piton/verif/env/manycore/tlu_mon.v:783:  assign fpu_cmplt_thread[2] = ffu_tlu_fpu_cmplt & ( ffu_tlu_fpu_tid[1] & ~ffu_tlu_fpu_tid[0]);
piton/verif/env/manycore/tlu_mon.v:784:  assign fpu_cmplt_thread[3] = ffu_tlu_fpu_cmplt & ( ffu_tlu_fpu_tid[1] &  ffu_tlu_fpu_tid[0]);
piton/verif/env/manycore/tlu_mon.v:787:  // round-robin counter & pic update select logic
piton/verif/env/manycore/tlu_mon.v:893:                              (lsu_tlu_defr_trp_taken_w1 & lsu_tlu_async_ttype_vld_w1 &
piton/verif/env/manycore/tlu_mon.v:896:  assign flushed_thrd_w1 = tlu_ifu_flush_pipe_w1 & (thrid_g[1:0] === thrid_w1[1:0]);
piton/verif/env/manycore/tlu_mon.v:927:  assign pic_ovfl_trappc_g = (pic_ovfl_trappc_vld_g & (rtl_trp_lvl_g[2:0] === 3'h2) & tlu_hpstate_enb[thrid_g]) ? 14'h040 : 14'h9e0;
piton/verif/env/manycore/tlu_mon.v:1493:        else begin // Compare TTYPE & thread_id
piton/verif/env/manycore/tlu_mon.v:1517:      if (pic_ovfl_trappc_vld_w2 & ~delay_pic_ovfl_trappc & ~pic_ovfl_trap_pending[thrid_w2]) begin
piton/verif/env/manycore/tlu_mon.v:1532:      if (pic_ovfl_trappc_vld_w2 & delay_pic_ovfl_trappc) begin
piton/verif/env/manycore/tlu_mon.v:1570:      if (pic_ovfl_trappc_vld_w2_dly & delay_pic_ovfl_trappc) begin
piton/verif/env/manycore/tlu_mon.v:1584:      end //if(pic_ovfl_trappc_vld_w2_dly & delay_pic_ovfl_trappc)
piton/verif/env/manycore/tlu_mon.v:1700:  assign tlu_itlb_wr_vld_rise  = tlu_itlb_wr_vld_g  & ~tlu_itlb_wr_vld_g_d1;
piton/verif/env/manycore/tlu_mon.v:1702://  assign tlu_itlb_dmp_vld_rise = tlu_itlb_dmp_vld_g & ~tlu_itlb_dmp_vld_g_d1;
piton/verif/env/manycore/tlu_mon.v:1723:      if (enable & (tlu_itlb_wr_dmp_error | (tlu_itlb_wr_vld_g & tlu_itlb_dmp_vld_g))) begin
piton/verif/env/manycore/tlu_mon.v:1741:      if (enable & tlu_idtlb_wr_error) begin
piton/verif/env/manycore/playback_driver_ffu.v:386:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver_ffu.v:387:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/l2_mon.v.pyv:69:    if (`L2_TOP0.pipe1.ctrl.valid_S1 && ~`L2_TOP0.pipe1.ctrl.stall_S1)
piton/verif/env/manycore/l2_mon.v.pyv:98:    if (`L2_TOP0.pipe1.ctrl.valid_S2 && ~`L2_TOP0.pipe1.ctrl.stall_real_S2)
piton/verif/env/manycore/l2_mon.v.pyv:147:    if (`L2_TOP0.pipe1.ctrl.valid_S3 && ~`L2_TOP0.pipe1.ctrl.stall_S3)
piton/verif/env/manycore/l2_mon.v.pyv:172:    if (`L2_TOP0.pipe1.ctrl.valid_S4  && (~`L2_TOP0.pipe1.ctrl.stall_S4 || (`L2_TOP0.pipe1.ctrl.msg_stall_S4 || `L2_TOP0.pipe1.ctrl.dir_data_stall_S4)))
piton/verif/env/manycore/l2_mon.v.pyv:257:    if (`L2_TOP0.pipe2.ctrl.valid_S1  && ~`L2_TOP0.pipe2.ctrl.stall_S1)
piton/verif/env/manycore/l2_mon.v.pyv:285:    if (`L2_TOP0.pipe2.ctrl.valid_S2  && ~`L2_TOP0.pipe2.ctrl.stall_real_S2)
piton/verif/env/manycore/l2_mon.v.pyv:323:    if (`L2_TOP0.pipe2.ctrl.valid_S3  && ~`L2_TOP0.pipe2.ctrl.stall_S3)
piton/verif/env/manycore/l2_mon.v.pyv:349:    if (`L2_TOP0.pipe1.ctrl.valid_S2 && ~`L2_TOP0.pipe1.ctrl.stall_S2)
piton/verif/env/manycore/l2_mon.v.pyv:387:    if (`L2_TOP0.pipe1.ctrl.valid_S2 && ~`L2_TOP0.pipe1.ctrl.stall_S2)
piton/verif/env/manycore/playback_driver_chip.v:220:assign output_vector_ref_masked = output_vector_ref & output_vector_mask;
piton/verif/env/manycore/playback_driver_chip.v:221:assign output_vector_masked = output_vector & output_vector_mask;
piton/verif/env/manycore/sas_task.v:1254:    if(ifu_rstint_m && cpx_rst[ifu_tlu_thrid_m])begin
piton/verif/env/manycore/sas_task.v:1461:    ifu_lsu_ldst_dbl_m <= ifu_lsu_ldst_dbl_e & ifu_lsu_ld_inst_e;
piton/verif/env/manycore/sas_task.v:1480:    ttype_sel_hstk_cmp_w  <= ttype_sel_hstk_cmp_m & ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_task.v:1514:    ifu_lsu_block_w       <= ifu_lsu_block_m & ifu_tlu_inst_vld_m;
piton/verif/env/manycore/sas_task.v:1523:    //if(spc0_inst_done && previous_flush_happen[spc0_thread_pc])previous_flush_happen[spc0_thread_pc] <= 0;
piton/verif/env/manycore/sas_task.v:1563:    delay_st0[ifu_tlu_thrid_e]   <= ifu_lsu_st_inst_e  & (~ifu_lsu_ld_inst_e);
piton/verif/env/manycore/sas_task.v:1575:    if(ifu_exu_muls_w && spc0_inst_done)muls[mul_tid] = 1'b1;
piton/verif/env/manycore/sas_task.v:1576:    is_load_e[ifu_tlu_thrid_e] <= ifu_lsu_ld_inst_e & (!lda_internal_e && fcl_dtu_inst_vld_e ||
piton/verif/env/manycore/sas_task.v:1580:    late_load_m[ifu_tlu_thrid_e] <= lda_internal_e &&  (asi_state_e == 8'h74) && (exu_lsu_ldst_va_e == 'h000);
piton/verif/env/manycore/sas_task.v:1638:assign tlu_rerr_vld_flush    = ((ifu_tlu_ttype_w == 9'h7e  && tlu_rerr_vld_w[spc0_thread_pc]) && tlu_ifu_flush_pipe_w ||
piton/verif/env/manycore/sas_task.v:1641:       ifu_tlu_ttype_vld_w && ~(ifu_tlu_hwint_w || ifu_tlu_swint_w || ifu_tlu_rstint_w);
piton/verif/env/manycore/sas_task.v:1644:                                ifu_tlu_ttype_w == 9'h73) && tlu_ifu_flush_pipe_w && ifu_tlu_ttype_vld_w;
piton/verif/env/manycore/sas_task.v:1662:                                  throw_pc[spc0_thread_pc]  && ifu_lsu_st_inst_w  && ifu_lsu_st_inst_w2)&&
piton/verif/env/manycore/sas_task.v:1664:                                 !(lsu_tlu_ttype_vld_m2 && (lsu_tlu_ttype_m2 == 8'h34 || lsu_tlu_ttype_m2 == 8'h6c) ||
piton/verif/env/manycore/sas_task.v:1665:                                   ifu_tlu_ttype_vld_w  && ifu_tlu_ttype_w == 8'h74)) && !store_delay_flush[spc0_thread_pc];
piton/verif/env/manycore/sas_task.v:1667:!inst_done_w_for_sas && tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f && (pcr0[6] ||
piton/verif/env/manycore/sas_task.v:1685:assign ifu_lsu_block_e       = ifu_lsu_ld_inst_e & ifu_lsu_alt_space_e &
piton/verif/env/manycore/sas_task.v:1686:       ifu_lsu_ldst_fp_e & ifu_lsu_ldst_dbl_e  & lsu_ffu_blk_asi_e;
piton/verif/env/manycore/sas_task.v:1700:assign t_invr_cntl[0]        = rst_l & (t0_invr != t0_inrr_i2);
piton/verif/env/manycore/sas_task.v:1701:assign t_invr_cntl[1]        = rst_l & (t1_invr != t1_inrr_i2);
piton/verif/env/manycore/sas_task.v:1702:assign t_invr_cntl[2]        = rst_l & (t2_invr != t2_inrr_i2);
piton/verif/env/manycore/sas_task.v:1703:assign t_invr_cntl[3]        = rst_l & (t3_invr != t3_inrr_i2);
piton/verif/env/manycore/sas_task.v:1705:assign t0_indr_cntl          = rst_l & (t0_indr_p != t0_indr);
piton/verif/env/manycore/sas_task.v:1706:assign t1_indr_cntl          = rst_l & (t1_indr_p != t1_indr);
piton/verif/env/manycore/sas_task.v:1707:assign t2_indr_cntl          = rst_l & (t2_indr_p != t2_indr);
piton/verif/env/manycore/sas_task.v:1708:assign t3_indr_cntl          = rst_l & (t3_indr_p != t3_indr);
piton/verif/env/manycore/sas_task.v:1725:assign spc0_ccr_cntl         = ~(wen_thr0_l &&  wen_thr1_l  && wen_thr2_l && wen_thr3_l);
piton/verif/env/manycore/sas_task.v:1750:       !(pib_pich_wrap[spc0_thread_pc] && tlu_ifu_flush_pipe_w && (pcr0[7] && spc0_thread_pc == 0 ||
piton/verif/env/manycore/sas_task.v:1756:        spc0_force_flush_w[spc0_thread_pc] && lsu_tlu_ttype_m2 == 9'h68 && lsu_tlu_ttype_vld_m2) &&
piton/verif/env/manycore/sas_task.v:1837:// assign spc0_trap_write       =  tsa_wr_vld && tlu_rst_l;
piton/verif/env/manycore/sas_task.v:1838:// assign spc0_trap_pc          =  tsa_pc_en  & tsa_wr_vld;
piton/verif/env/manycore/sas_task.v:1839:// assign spc0_trap_npc         =  tsa_npc_en & tsa_wr_vld;
piton/verif/env/manycore/sas_task.v:1841:assign spc0_trap_pc          =  tsa_pc_en  & tsa_wr_vld[0];
piton/verif/env/manycore/sas_task.v:1842:assign spc0_trap_npc         =  tsa_npc_en & tsa_wr_vld[1];
piton/verif/env/manycore/sas_task.v:1869:assign is_int_in_bound = ifu_lsu_st_inst_w && (ifu_lsu_imm_asi_w == 8'h72);
piton/verif/env/manycore/sas_task.v:1886:assign     spc0_wtchpt_cntl = !(lsu_va_wtchpt0_wr_en_l_del && lsu_va_wtchpt1_wr_en_l_del &&
piton/verif/env/manycore/sas_task.v:1887:                                lsu_va_wtchpt2_wr_en_l_del && lsu_va_wtchpt3_wr_en_l_del);
piton/verif/env/manycore/sas_task.v:2037:        if(mra_field3_en && mra_wr_vld && mra_wr_ptr[0]) immu_miss[mra_thrid] = 1;
piton/verif/env/manycore/sas_task.v:2038:        if(mra_field3_en && mra_wr_vld && !mra_wr_ptr[0])dmmu_miss[mra_thrid] = 1;
piton/verif/env/manycore/sas_task.v:2046:        if(tlu_ifu_trappc_vld_w1 && (tlu_final_ttype_w2 == 8'h08 ||
piton/verif/env/manycore/sas_task.v:2049:        if(spc0_trap_write && (immu_miss[spc0_trap_tid] || dmmu_miss[spc0_trap_tid]))
piton/verif/env/manycore/sas_task.v:2076:                asi_state_e == 8'h3a || asi_state_e == 8'h3b || asi_state_e == 8'h58 && exu_lsu_ldst_va_e == 8'h30 ||
piton/verif/env/manycore/sas_task.v:2077:                asi_state_e == 8'h20 && (exu_lsu_ldst_va_e[`TLU_ASI_SCPD_VA_HI:`TLU_ASI_SCPD_VA_LO] == `HSCPD_ASI_VA_ADDR_LO ||
piton/verif/env/manycore/sas_task.v:2236:assign pcr_read_enable = pcr_rw_w && tlu_rsr_inst_w;
piton/verif/env/manycore/sas_task.v:2696:assign  spct_sft_cntl        = {!softint_off && (tick_int_en_del[3] ^ tick_int_en_del1[3]) && tick_int_en_del1[3] == 0,
piton/verif/env/manycore/sas_task.v:2697:                                !softint_off && (tick_int_en_del[2] ^ tick_int_en_del1[2]) && tick_int_en_del1[2] == 0,
piton/verif/env/manycore/sas_task.v:2698:                                !softint_off && (tick_int_en_del[1] ^ tick_int_en_del1[2]) && tick_int_en_del1[1] == 0,
piton/verif/env/manycore/sas_task.v:2699:                                !softint_off && (tick_int_en_del[0] ^ tick_int_en_del1[0]) && tick_int_en_del1[0] == 0};
piton/verif/env/manycore/sas_task.v:2798:    if(tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f)sent_4f_flag[thrid_w2] <= 1;
piton/verif/env/manycore/sas_task.v:3052:                        if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w])begin
piton/verif/env/manycore/sas_task.v:3063:                        if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w2])begin
piton/verif/env/manycore/sas_task.v:3271:                    if(cond && ((gl0_reg[{gl_lvl0_t, addr[2:0]}]  == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3288:                    if(cond && ((gl1_reg[{gl_lvl1_t, addr[2:0]}]  == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3305:                    if(cond && ((gl2_reg[{gl_lvl2_t, addr[2:0]}]  == 0) && (val[31:0] == 0)||
piton/verif/env/manycore/sas_task.v:3322:                    if(cond && ((gl3_reg[{gl_lvl3_t, addr[2:0]}]  == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3336:        else if( addr > 7 && addr < 32) begin // window  register
piton/verif/env/manycore/sas_task.v:3351:                if(cond && ((thr0_spc[{thread, wind, addr[4:0]}] == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3373:                if(cond && ((thr0_spc[{thread, wind, addr[4:0]}] == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3393:                if(cond && ((thr0_spc[{thread, pcur, windex[4:0]}] == 0) && (val[31:0] == 0) ||
piton/verif/env/manycore/sas_task.v:3401:        end // if ( addr > 7 && addr < 32)
piton/verif/env/manycore/sas_task.v:3467:                if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w])begin
piton/verif/env/manycore/sas_task.v:3475:                rtl_reg_val         = thread_buf_e && (spc0_thread_w == ifu_tlu_thrid_w) ?
piton/verif/env/manycore/sas_task.v:3505:                if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w2])begin
piton/verif/env/manycore/sas_task.v:3513:                rtl_reg_val         = thread_buf_e && (spc0_thread_w2 == ifu_tlu_thrid_w) ?
piton/verif/env/manycore/sas_task.v:3573:            cur_cwp = spc0_cwp_cntl && cwp_cntl[active_thread] ? cwp_val[active_thread] : cwp[spc0_thread_w2];
piton/verif/env/manycore/sas_task.v:3639:        if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w])begin
piton/verif/env/manycore/sas_task.v:3647:        rtl_reg_val         = thread_buf_e && (spc0_thread_w == ifu_tlu_thrid_w) ?
piton/verif/env/manycore/sas_task.v:3662:        if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w2])begin
piton/verif/env/manycore/sas_task.v:3670:        rtl_reg_val     = thread_buf_e && (spc0_thread_w2 == ifu_tlu_thrid_w) ?
piton/verif/env/manycore/sas_task.v:3795:                tlu_final_ttype_w2 >= 8'h33 &&  tlu_final_ttype_w2 <= 8'h40 ||
piton/verif/env/manycore/sas_task.v:3804:        end // if (tlu_ifu_trappc_vld_w1           &&...
piton/verif/env/manycore/sas_task.v:4056:        if(fpdis[float_tid] && spc0_float_cntl && fpdis_first[float_tid] )begin
piton/verif/env/manycore/sas_task.v:4111:            save_happen[thrid_w]    =  save_w    && spc0_inst_done;//qualify with this.
piton/verif/env/manycore/sas_task.v:4112:            restore_happen[thrid_w] =  restore_w && spc0_inst_done;
piton/verif/env/manycore/sas_task.v:4114:        if(ifu_exu_inst_w && ecl_byp_sel_ecc_w && inst_vld_w)begin
piton/verif/env/manycore/sas_task.v:4140:        if(spc0_inst_done && quad_load[spc0_thread_pc])quad_load[spc0_thread_pc] = 0;
piton/verif/env/manycore/sas_task.v:4141:        if(spc0_inst_done && dbl_w)begin
piton/verif/env/manycore/sas_task.v:4147:        if(ifu_lsu_block_w && spc0_inst_done)begin//block load
piton/verif/env/manycore/sas_task.v:4151:        else if(block_load[spc0_thread_pc] && spc0_inst_done && ~block_load_kill_off)begin
piton/verif/env/manycore/sas_task.v:4172:        if(ecl_irf_wen_w && icc_wr[spc0_thread_w] == 0)begin
piton/verif/env/manycore/sas_task.v:4195:        if(ecl_irf_wen_w2 && icc_wr[spc0_thread_w2] == 0)begin
piton/verif/env/manycore/sas_task.v:4273:            if(tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f)hpstate_cntl[thrid_w2] = 0;
piton/verif/env/manycore/sas_task.v:4467:                y_early[0] = spc0_inst_done && (spc0_thread_pc == 0);
piton/verif/env/manycore/sas_task.v:4472:                y_early[1] = spc0_inst_done && (spc0_thread_pc == 1);
piton/verif/env/manycore/sas_task.v:4477:                y_early[2] = spc0_inst_done && (spc0_thread_pc == 2);
piton/verif/env/manycore/sas_task.v:4482:                y_early[3] = spc0_inst_done && (spc0_thread_pc == 3);
piton/verif/env/manycore/sas_task.v:4490:                ccr_early[0] = spc0_inst_done && (spc0_thread_pc == 0);
piton/verif/env/manycore/sas_task.v:4496:                ccr_early[1] = spc0_inst_done && (spc0_thread_pc == 2'b01);
piton/verif/env/manycore/sas_task.v:4502:                ccr_early[2] = spc0_inst_done && (spc0_thread_pc == 2'b10);
piton/verif/env/manycore/sas_task.v:4508:                ccr_early[3] = spc0_inst_done && (spc0_thread_pc == 2'b11);
piton/verif/env/manycore/sas_task.v:4516:            gsr_early[0] = spc0_inst_done && (spc0_thread_pc == 0);
piton/verif/env/manycore/sas_task.v:4524:            gsr_early[1] = spc0_inst_done && (spc0_thread_pc == 1);
piton/verif/env/manycore/sas_task.v:4531:            gsr_early[2] = spc0_inst_done && (spc0_thread_pc == 2);
piton/verif/env/manycore/sas_task.v:4538:            gsr_early[3] = spc0_inst_done && (spc0_thread_pc == 3);
piton/verif/env/manycore/sas_task.v:4729:            //if(tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f)pstate_cntl[thrid_w2] = 0;
piton/verif/env/manycore/sas_task.v:4750:        save_happen[thrid_w]    =  save_w    & spc0_inst_done;//quailify with this.
piton/verif/env/manycore/sas_task.v:4751:        restore_happen[thrid_w] =  restore_w & spc0_inst_done;
piton/verif/env/manycore/sas_task.v:4932:            if(sft_vld0 && (sft_cntl[0] == 0))begin
piton/verif/env/manycore/sas_task.v:4944:            end // if (sft_vld0 && (sft_cntl[0] == 0))
piton/verif/env/manycore/sas_task.v:4947:            if(sft_vld1 && (sft_cntl[1] == 0))begin
piton/verif/env/manycore/sas_task.v:4959:            end // if (sft_vld1 && (sft_cntl[1] == 0))
piton/verif/env/manycore/sas_task.v:4962:            if(sft_vld2 && (sft_cntl[2] == 0))begin
piton/verif/env/manycore/sas_task.v:4974:            end // if (sft_vld2 && (sft_cntl[2] == 0))
piton/verif/env/manycore/sas_task.v:4977:            if(sft_vld3 && (sft_cntl[3] == 0))begin
piton/verif/env/manycore/sas_task.v:5015:                (spc0_tl_cntl     &&  tl_early[tl_tid]          == 0)      ||
piton/verif/env/manycore/sas_task.v:5016:                (spc0_pstate_cntl &&  pstate_early[pstate_tid]  == 0)      ||
piton/verif/env/manycore/sas_task.v:5017:                (spc0_gl_cntl     &&  gl_early[gl_tid]          == 0)      ||
piton/verif/env/manycore/sas_task.v:5018:                (spc0_hpstate_cntl&&  hpstate_early[hpstate_tid]== 0)      ||
piton/verif/env/manycore/sas_task.v:5020:                spc0_float_cntl && (block_load[float_tid] == 0)
piton/verif/env/manycore/sas_task.v:5235:            end // if (ecl_irf_wen_w2 &&...
piton/verif/env/manycore/sas_task.v:5275:            if(spc0_float_cntl && (block_load[float_tid] == 0))begin
piton/verif/env/manycore/sas_task.v:5409:                spc_dsfsr_cntl               = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5419:                spc_dsfsr_cntl              = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5429:                spc_dsfsr_cntl               = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5433:            end // if (ecl_irf_wen_w2 &&...
piton/verif/env/manycore/sas_task.v:5441:                spc_isfsr_cntl               = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5451:                spc_isfsr_cntl              = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5461:                spc_isfsr_cntl               = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5465:            end // if (ecl_irf_wen_w2 &&...
piton/verif/env/manycore/sas_task.v:5473:                spc_sfar_cntl                = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5483:                spc_sfar_cntl                = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5493:                spc_sfar_cntl                = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5497:            end // if (ecl_irf_wen_w2 &&...
piton/verif/env/manycore/sas_task.v:5544:                spc_itag_access_cntl             = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5565:            end // if (ecl_irf_wen_w2 &&...*/
piton/verif/env/manycore/sas_task.v:5569:                spc_dtag_access_cntl                  = ~no_mmu_reg_cmp && ~mmu_fiveregs_off;//turn off
piton/verif/env/manycore/sas_task.v:5867:        end // if (ifu_lsu_imm_asi_vld_w && ifu_lsu_st_inst_w && spc0_inst_done)
piton/verif/env/manycore/sas_task.v:5878:        if(tlu_done && delay_done[tlu_tid])thread_status[tlu_tid] = 1'b1;
piton/verif/env/manycore/sas_task.v:5893:                    !(ifu_tlu_ttype_vld_w && (ifu_tlu_ttype_w == 9'h0a && !lsu_tlu_defr_trp_taken_g && !ifu_tlu_flush_w||
piton/verif/env/manycore/sas_task.v:5916:            if(spc0_inst_done && (spc0_thread_pc == spc0_thread_w))qualifier = spc0_thread_pc;
piton/verif/env/manycore/sas_task.v:5929:            if(spc0_inst_done && (spc0_thread_pc == spc0_thread_w2))qualifier = spc0_thread_pc;
piton/verif/env/manycore/sas_task.v:5959:        if(spc0_inst_done && wrt_spec_w)begin
piton/verif/env/manycore/sas_task.v:5964:        else if(spc0_inst_done && wrt_spec_w == 0)spec_load[spc0_thread_pc] = 1'b0;
piton/verif/env/manycore/sas_task.v:6159:            if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w])begin
piton/verif/env/manycore/sas_task.v:6179:        if(ecl_irf_wen_w2 && (send_mulx == 0))begin
piton/verif/env/manycore/sas_task.v:6180:            if(spc0_cwp_cntl && cwp_cntl[spc0_thread_w2])begin
piton/verif/env/manycore/sas_task.v:6200:        end // if (ecl_irf_wen_w2 && (send_mulx == 0))
piton/verif/env/manycore/sas_task.v:6202:        if(send_mulx && up_reset)begin
piton/verif/env/manycore/sas_task.v:6265:        if(itlb_wr_vld_delay && tlb_lock[thrid] && (tlb_cmd[thrid] == 3))begin
piton/verif/env/manycore/sas_task.v:6270:        if(dtlb_wr_vld_delay && tlb_lock[thrid] && (tlb_cmd[thrid] == 4))begin
piton/verif/env/manycore/sas_task.v:6443:        if(spc0_trap_write && store_delay_flush[thrid])store_delay_flush[thrid] = 0;
piton/verif/env/manycore/sas_task.v:6453:        if(dtlb_pending_wait && spc0_trap_write)begin
piton/verif/env/manycore/sas_task.v:6656:        if(spc0_cwp_cntl && cwp_cntl[thrid])begin
piton/verif/env/manycore/sas_task.v:6664:        c_val = thread_buf_e && (thrid == ifu_tlu_thrid_w) ? {48'h0, val[15:0]} : val;
piton/verif/env/manycore/sas_task.v:6678:        if(tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f)begin
piton/verif/env/manycore/sas_task.v:6688:        end // if (tlu_ifu_flush_pipe_w2 && tlu_final_ttype_w2 == 8'h4f)
piton/verif/env/manycore/sas_task.v:6754:        end // if (spc0_flush_happen &&...
piton/verif/env/manycore/sas_task.v:6831:                (ecl_irf_wen_w  && (spc0_thread_w  == spc0_thread_pc)  ||
piton/verif/env/manycore/sas_task.v:6832:                 ecl_irf_wen_w2 && (spc0_thread_w2 == spc0_thread_pc)) ||
piton/verif/env/manycore/sas_task.v:6849:            end // if (spu_lsu_ldxa_illgl_va_w2 && spu_lsu_ldxa_data_vld_w2 && spu_delay)
piton/verif/env/manycore/sas_task.v:6856:            end // else: !if(spu_lsu_ldxa_illgl_va_w2 && spu_lsu_ldxa_data_vld_w2 && spu_delay)
piton/verif/env/manycore/sas_task.v:6857:        end // if (spc_trap_cntl              &&...
piton/verif/env/manycore/sas_task.v:7013:        if(spc0_inst_done && spu_ldxa_w[spc0_thread_pc] && dmmu_sfsr_wr_en_l[spc0_thread_pc])begin
piton/verif/env/manycore/sas_task.v:7032:        if(|on_spc || (tlu_ifu_flush_pipe_w && !ifu_tlu_flush_w && is_load_m[spc0_thread_pc] ||
piton/verif/env/manycore/sas_task.v:7037:                        !(tlu_ifu_flush_pipe_w && ifu_tlu_flush_w && (ind == spc0_thread_pc)))begin
piton/verif/env/manycore/sas_task.v:7065:                end // if (thread_status[ind] && (active[ind] != good[ind]) && !(tlu_ifu_flush_pipe_w && ifu_tlu_flush_w &&...
piton/verif/env/manycore/sas_task.v:7204:            if(spc0_inst_done && hint_wait[spc0_thread_pc])wake_int[spc0_thread_pc] = 1;
piton/verif/env/manycore/sas_task.v:7236:        if(spc0_inst_done && active[spc0_thread_pc] != good[spc0_thread_pc])begin
piton/verif/env/manycore/sas_task.v:7240:        //find the itlb & dtlb invalid instruction.
piton/verif/env/manycore/sas_task.v:7243:        //if(spc0_inst_done && stepping[spc0_thread_pc])delay_spu_done[spc0_thread_pc] = 1;
piton/verif/env/manycore/sas_task.v:7253:        if(spc0_inst_done && previous_flush_happen[spc0_thread_pc])previous_flush_happen[spc0_thread_pc] = 0;
piton/verif/env/manycore/pc_cmp.v.pyv:143:            assign sas_m0                = `INSTPATH0.inst_vld_m       & ~`INSTPATH0.kill_thread_m &
piton/verif/env/manycore/pc_cmp.v.pyv:144:                   ~(`INSTPATH0.exu_ifu_ecc_ce_m & `INSTPATH0.inst_vld_m & ~`INSTPATH0.trap_m);
piton/verif/env/manycore/pc_cmp.v.pyv:358:            if(timeout[ind] > max && (good[ind] == 0))begin
piton/verif/env/manycore/err_inject.v:612:	 else  //ue | ne | (ce directive & no existing ce) -- use the error mask
pk/softfloat/s_mulAddF32.c:171:            if ( sig64Z & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80M_to_ui32.c:94:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_roundMToUI64.c:83:    if ( sign && sig ) goto invalid;
pk/softfloat/extF80_sqrt.c:75:        if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80_sqrt.c:93:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_sqrt.c:128:        if ( ! (rem.v64 & UINT64_C( 0x8000000000000000 )) ) break;
pk/softfloat/extF80_sqrt.c:140:    if ( (q & 0xFFFFFF) <= 2 ) {
pk/softfloat/extF80_sqrt.c:148:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f16_roundToInt.c:62:        uiZ = uiA & packToF16UI( 1, 0, 0 );
pk/softfloat/f16_roundToInt.c:101:        if ( !(uiZ & roundBitsMask) ) uiZ &= ~lastBitMask;
pk/softfloat/extF80M_to_i64_r_minMag.c:75:    if ( ! sig && (exp != 0x7FFF) ) return 0;
pk/softfloat/extF80M_to_i64_r_minMag.c:91:            if ( exact && shiftDist ) raiseInexact = (absZ<<shiftDist != sig);
pk/softfloat/extF80M_to_i64_r_minMag.c:109:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ? i64_fromNaN
pk/softfloat/f128_rem.c:136:            if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128_rem.c:144:        q = (uint32_t) (q64>>32)>>(~expDiff & 31);
pk/softfloat/f128_rem.c:148:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128_rem.c:159:    } while ( ! (rem.v64 & UINT64_C( 0x8000000000000000 )) );
pk/softfloat/f128_rem.c:163:        (meanRem.v64 & UINT64_C( 0x8000000000000000 ))
pk/softfloat/f128_rem.c:164:            || (! (meanRem.v64 | meanRem.v0) && (q & 1))
pk/softfloat/f128_rem.c:169:    if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f64_lt_quiet.c:68:            ? signA && ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_shortShiftRightExtendM.c:62:        *zPtr = wordA<<(uNegDist & 31) | partWordZ;
pk/softfloat/extF80M_isSignalingNaN.c:50:    if ( (aSPtr->signExp & 0x7FFF) != 0x7FFF ) return false;
pk/softfloat/extF80M_isSignalingNaN.c:53:        ! (uiA0 & UINT64_C( 0x4000000000000000 ))
pk/softfloat/extF80M_isSignalingNaN.c:54:            && (uiA0 & UINT64_C( 0x3FFFFFFFFFFFFFFF));
pk/softfloat/s_addMagsF16.c:85:        if ( ! (sigZ & 1) && (expZ < 0x1E) ) {
pk/softfloat/s_addMagsF16.c:135:        if ( sig32Z & 0xFFFF ) {
pk/softfloat/s_addMagsF16.c:138:            if ( ! (sigZ & 0xF) && (expZ < 0x1E) ) {
pk/softfloat/extF80_mul.c:86:               (sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_mul.c:87:            || ((expB == 0x7FFF) && (sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF )))
pk/softfloat/extF80_mul.c:95:        if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/extF80_mul.c:102:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_mul.c:109:    if ( ! (sigB & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_to_f32.c:78:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_to_f32.c:88:    if ( ! (sig & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_mulAddF64.c:179:            if ( sig128Z.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_mulAddF64.c:324:    if ( ! (sigZ & UINT64_C( 0x4000000000000000 )) ) {
pk/softfloat/s_mulAddF64.c:380:        if ( sigZ & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_mulAddF64.c:396:                if ( ! (sigZ & UINT64_C( 0x4000000000000000 )) ) {
pk/softfloat/s_mulAddF64.c:418:            if ( sigZ & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_mulAddF64.c:428:                if ( ! (sigZ & UINT64_C( 0x4000000000000000 )) ) {
pk/softfloat/f64_div.c:133:    if ( (sigZ & 0x1FF) < 4<<4 ) {
pk/softfloat/f64_div.c:140:        if ( rem & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80_lt.c:68:            ? signA && (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/s_shortShiftRightJam128.c:53:        a64<<(uNegDist & 63) | a0>>dist
pk/softfloat/s_shortShiftRightJam128.c:54:            | ((uint64_t) (a0<<(uNegDist & 63)) != 0);
pk/softfloat/extF80M_eq.c:89:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f128_add.c:65:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/f16_sub.c:57:#if defined INLINE_LEVEL && (1 <= INLINE_LEVEL)
pk/softfloat/s_shiftRightJam128.c:53:            a64<<(u8NegDist & 63) | a0>>dist
pk/softfloat/s_shiftRightJam128.c:54:                | ((uint64_t) (a0<<(u8NegDist & 63)) != 0);
pk/softfloat/s_shiftRightJam128.c:59:                ? a64>>(dist & 63)
pk/softfloat/s_shiftRightJam128.c:60:                      | (((a64 & (((uint_fast64_t) 1<<(dist & 63)) - 1)) | a0)
pk/softfloat/f32_lt.c:62:        (signA != signB) ? signA && ((uint32_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/extF80_to_ui32.c:64:    if ( (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) {
pk/softfloat/extF80M_le_quiet.c:97:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/ui64_to_f64.c:50:    if ( a & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f64_rem.c:143:            if ( rem & UINT64_C( 0x8000000000000000 ) ) rem += sigB;
pk/softfloat/f64_rem.c:149:        q = (uint32_t) (q64>>32)>>(~expDiff & 31);
pk/softfloat/f64_rem.c:151:        if ( rem & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f64_rem.c:162:    } while ( ! (rem & UINT64_C( 0x8000000000000000 )) );
pk/softfloat/f64_rem.c:166:        (meanRem & UINT64_C( 0x8000000000000000 )) || (! meanRem && (q & 1))
pk/softfloat/f64_rem.c:171:    if ( rem & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128M_to_f16.c:92:    frac16 = frac32>>2 | (frac32 & 3);
pk/softfloat/extF80M_sqrt.c:74:    signUI64 = uiA64 & packToExtF80UI64( 1, 0 );
pk/softfloat/extF80M_sqrt.c:80:        if ( rem64 & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_sqrt.c:91:    if ( ! (rem64 & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_sqrt.c:128:        if ( ! (rem32 & 0x80000000) ) break;
pk/softfloat/extF80M_sqrt.c:144:    if ( (q & 0xFFFFFF) <= 2 ) {
pk/softfloat/extF80M_sqrt.c:155:        if ( q & 0x80000000 ) {
pk/softfloat/extF80_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/extF80_to_ui64_r_minMag.c:75:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_to_ui64_r_minMag.c:82:    if ( exact && (z<<shiftDist != sig) ) {
pk/softfloat/s_shiftRightJam32.c:46:        (dist < 31) ? a>>dist | ((uint32_t) (a<<(-dist & 31)) != 0) : (a != 0);
pk/softfloat/s_shiftLeftM.c:61:        innerDist = dist & 31;
pk/softfloat/s_subMagsExtF80.c:100:        if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/s_subMagsExtF80.c:123:        if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/s_roundPackMToExtF80M.c:79:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackMToExtF80M.c:86:    roundBits = sig & roundMask;
pk/softfloat/s_roundPackMToExtF80M.c:99:            roundBits = sig & roundMask;
pk/softfloat/s_roundPackMToExtF80M.c:110:            exp = ((sig & UINT64_C( 0x8000000000000000 )) != 0);
pk/softfloat/s_roundPackMToExtF80M.c:112:            if ( roundNearEven && (roundBits<<1 == roundIncrement) ) {
pk/softfloat/s_roundPackMToExtF80M.c:131:            sig = (sig & ~roundMask) | (roundMask + 1);
pk/softfloat/s_roundPackMToExtF80M.c:142:    if ( roundNearEven && (roundBits<<1 == roundIncrement) ) {
pk/softfloat/s_roundPackMToExtF80M.c:152:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackMToExtF80M.c:198:                sig &= ~(uint64_t) (! (sigExtra & 0x7FFFFFFF) & roundNearEven);
pk/softfloat/s_roundPackMToExtF80M.c:199:                exp = ((sig & UINT64_C( 0x8000000000000000 )) != 0);
pk/softfloat/s_roundPackMToExtF80M.c:246:            sig &= ~(uint64_t) (! (sigExtra & 0x7FFFFFFF) & roundNearEven);
pk/softfloat/s_shortShiftRightJam64.c:45:    return a>>dist | ((a & (((uint_fast64_t) 1<<dist) - 1)) != 0);
pk/softfloat/f16_lt_quiet.c:67:        (signA != signB) ? signA && ((uint16_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/extF80M_to_ui32_r_minMag.c:74:    if ( ! sig && (exp != 0x7FFF) ) return 0;
pk/softfloat/extF80M_to_ui32_r_minMag.c:93:        if ( sign && z ) goto invalid;
pk/softfloat/extF80M_to_ui32_r_minMag.c:94:        if ( exact && shiftDist && ((uint64_t) z<<shiftDist != sig) ) {
pk/softfloat/extF80M_to_ui32_r_minMag.c:104:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_shortShiftLeftM.c:61:        zPtr[index] = partWordZ | wordA>>(uNegDist & 31);
pk/softfloat/f128M_to_i32_r_minMag.c:77:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128M_to_i32_r_minMag.c:90:    if ( exact && ((uint64_t) absZ<<shiftDist != sig64) ) {
pk/softfloat/s_roundToI64.c:86:    if ( z && ((z < 0) ^ sign) ) goto invalid;
pk/softfloat/f32_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_ui64_r_minMag.c:84:    if ( exact && (shiftDist < 0) && (uint32_t) (sig<<(shiftDist & 31)) ) {
pk/softfloat/f128_to_i32_r_minMag.c:65:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128_to_i32_r_minMag.c:75:            sign && (shiftDist == 17)
pk/softfloat/f128_to_i32_r_minMag.c:78:            if ( exact && sig64 ) {
pk/softfloat/f128_to_i32_r_minMag.c:93:        exact && ((uint_fast64_t) (uint_fast32_t) absZ<<shiftDist != sig64)
pk/softfloat/f32_add.c:57:#if defined INLINE_LEVEL && (1 <= INLINE_LEVEL)
pk/softfloat/s_shiftRightJam256M.c:64:        zPtr[index] = wordA<<(uNegDist & 63) | partWordZ;
pk/softfloat/s_shiftRightJam256M.c:96:        innerDist = dist & 63;
pk/softfloat/s_addF128M.c:167:            if ( wordSigZ & 0x80000000 ) {
pk/softfloat/f128M_to_f64.c:89:    if ( (frac32 & 0x0003FFFF) || aWPtr[indexWord( 4, 0 )] ) frac64 |= 1;
pk/softfloat/s_shiftRightJamM.c:71:        innerDist = dist & 31;
pk/softfloat/s_roundMToI64.c:87:    if ( z && ((z < 0) ^ sign) ) goto invalid;
pk/softfloat/extF80_to_ui64.c:69:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f64_classify.c:24:        (  sign && infOrNaN && fracF64UI( uiA ) == 0 )          << 0 |
pk/softfloat/f64_classify.c:26:        (  sign && subnormalOrZero && fracF64UI( uiA ) )        << 2 |
pk/softfloat/f64_classify.c:27:        (  sign && subnormalOrZero && fracF64UI( uiA ) == 0 )   << 3 |
pk/softfloat/f64_classify.c:28:        ( !sign && infOrNaN && fracF64UI( uiA ) == 0 )          << 7 |
pk/softfloat/f64_classify.c:30:        ( !sign && subnormalOrZero && fracF64UI( uiA ) )        << 5 |
pk/softfloat/f64_classify.c:31:        ( !sign && subnormalOrZero && fracF64UI( uiA ) == 0 )   << 4 |
pk/softfloat/f128M_sqrt.c:96:    expA = softfloat_shiftNormSigF128M( aWPtr, 13 - (rawExpA & 1), rem );
pk/softfloat/f128M_sqrt.c:138:        if ( ! (rem32 & 0x80000000) ) break;
pk/softfloat/f128M_sqrt.c:160:        if ( ! (rem32 & 0x80000000) ) break;
pk/softfloat/f128M_sqrt.c:180:    if ( (q & 0xF) <= 2 ) {
pk/softfloat/f128M_sqrt.c:199:        if ( rem32 & 0x80000000 ) {
pk/softfloat/extF80_to_i64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/extF80_to_i64_r_minMag.c:81:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_to_i64_r_minMag.c:88:    if ( exact && (uint64_t) (sig<<(-shiftDist & 63)) ) {
pk/softfloat/f64_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_ui32_r_minMag.c:82:    if ( exact && ((uint_fast64_t) z<<shiftDist != sig) ) {
pk/softfloat/s_shiftRightM.c:61:        innerDist = dist & 31;
pk/softfloat/extF80M_sub.c:69:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/s_shiftRightJam64Extra.c:51:        z.extra = a<<(-dist & 63);
pk/softfloat/s_roundPackToF64.c:58:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToF64.c:65:    roundBits = sig & 0x3FF;
pk/softfloat/s_roundPackToF64.c:78:            roundBits = sig & 0x3FF;
pk/softfloat/s_roundPackToF64.c:79:            if ( isTiny && roundBits ) {
pk/softfloat/s_roundPackToF32.c:58:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToF32.c:65:    roundBits = sig & 0x7F;
pk/softfloat/s_roundPackToF32.c:77:            roundBits = sig & 0x7F;
pk/softfloat/s_roundPackToF32.c:78:            if ( isTiny && roundBits ) {
pk/softfloat/f16_mul.c:110:    if ( sig32Z & 0xFFFF ) sigZ |= 1;
pk/softfloat/f16_to_i64_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_i64_r_minMag.c:81:    if ( exact && (alignedSig & 0x3FF) ) {
pk/softfloat/i64_to_f64.c:50:    if ( ! (a & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) {
pk/softfloat/s_addMagsF32.c:80:        if ( ! (sigZ & 1) && (expZ < 0xFE) ) {
pk/softfloat/s_propagateNaNF128M.c:58:            || (bWPtr && f128M_isSignalingNaN( (const float128_t *) bWPtr ))
pk/softfloat/s_addExtF80M.c:128:            if ( ! (sigZ & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_addExtF80M.c:129:                if ( sigZ & UINT64_C( 0x4000000000000000 ) ) {
pk/softfloat/s_addExtF80M.c:139:            if ( sigZ & UINT64_C( 0x8000000000000000 ) ) goto sigZ;
pk/softfloat/s_addExtF80M.c:169:                if ( ! (sigZ & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f128_to_ui32_r_minMag.c:65:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128_to_ui32_r_minMag.c:83:    if ( exact && ((uint_fast64_t) z<<shiftDist != sig64) ) {
pk/softfloat/f128_roundToInt.c:94:                if ( roundNearEven && !(uiZ.v0 & roundBitsMask) ) {
pk/softfloat/f128_roundToInt.c:111:            if ( !((uiA64 & UINT64_C( 0x7FFFFFFFFFFFFFFF )) | uiA0) ) return a;
pk/softfloat/f128_roundToInt.c:113:            uiZ.v64 = uiA64 & packToF128UI64( 1, 0, 0 );
pk/softfloat/f128_roundToInt.c:145:            if ( !((uiZ.v64 & roundBitsMask) | uiA0) ) {
pk/softfloat/f16_add.c:57:#if defined INLINE_LEVEL && (1 <= INLINE_LEVEL)
pk/softfloat/ui32_to_f32.c:50:    if ( a & 0x80000000 ) {
pk/softfloat/ui32_to_f32.c:51:        return softfloat_roundPackToF32( 0, 0x9D, a>>1 | (a & 1) );
pk/softfloat/f64_to_i64_r_minMag.c:84:            if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_i64_r_minMag.c:93:        if ( exact && (absZ<<shiftDist != sig) ) {
pk/softfloat/s_shiftRightJam128Extra.c:53:        z.v.v0 = a64<<(u8NegDist & 63) | a0>>dist;
pk/softfloat/s_shiftRightJam128Extra.c:54:        z.extra = a0<<(u8NegDist & 63);
pk/softfloat/s_shiftRightJam128Extra.c:63:                z.v.v0 = a64>>(dist & 63);
pk/softfloat/s_shiftRightJam128Extra.c:64:                z.extra = a64<<(u8NegDist & 63);
pk/softfloat/f64_sub.c:61:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/f32_rem.c:137:        q >>= ~expDiff & 31;
pk/softfloat/f32_rem.c:146:    } while ( ! (rem & 0x80000000) );
pk/softfloat/f32_rem.c:148:    if ( (meanRem & 0x80000000) || (! meanRem && (q & 1)) ) rem = altRem;
pk/softfloat/f16_rem.c:139:        q32 >>= ~expDiff & 31;
pk/softfloat/f16_rem.c:149:    } while ( ! (rem & 0x8000) );
pk/softfloat/f16_rem.c:151:    if ( (meanRem & 0x8000) || (! meanRem && (q & 1)) ) rem = altRem;
pk/softfloat/s_normSubnormalF128Sig.c:52:            z.sig.v0  = sig0<<(shiftDist & 63);
pk/softfloat/f32_classify.c:24:        (  sign && infOrNaN && fracF32UI( uiA ) == 0 )          << 0 |
pk/softfloat/f32_classify.c:26:        (  sign && subnormalOrZero && fracF32UI( uiA ) )        << 2 |
pk/softfloat/f32_classify.c:27:        (  sign && subnormalOrZero && fracF32UI( uiA ) == 0 )   << 3 |
pk/softfloat/f32_classify.c:28:        ( !sign && infOrNaN && fracF32UI( uiA ) == 0 )          << 7 |
pk/softfloat/f32_classify.c:30:        ( !sign && subnormalOrZero && fracF32UI( uiA ) )        << 5 |
pk/softfloat/f32_classify.c:31:        ( !sign && subnormalOrZero && fracF32UI( uiA ) == 0 )   << 4 |
pk/softfloat/extF80_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/extF80_to_ui32_r_minMag.c:75:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_to_ui32_r_minMag.c:82:    if ( exact && ((uint_fast64_t) z<<shiftDist != sig) ) {
pk/softfloat/f16_to_ui32_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_ui32_r_minMag.c:81:    if ( exact && (alignedSig & 0x3FF) ) {
pk/softfloat/extF80_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/extF80_to_i32_r_minMag.c:77:            if ( exact && (sig & UINT64_C( 0x00000000FFFFFFFF )) ) {
pk/softfloat/extF80_to_i32_r_minMag.c:84:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_to_i32_r_minMag.c:91:    if ( exact && ((uint_fast64_t) (uint_fast32_t) absZ<<shiftDist != sig) ) {
pk/softfloat/f128M_roundToInt.c:101:        if ( !sigExtra && !(ui96 & 0x7FFFFFFF) ) goto ui96;
pk/softfloat/f128M_roundToInt.c:168:        if ( exact && (extra || (wordA & extrasMask)) ) {
pk/softfloat/f128M_roundToInt.c:173:                && !extra && !(wordZ & extrasMask)
pk/softfloat/f128M_roundToInt.c:180:                zWPtr[index] = wordZ & ~1;
pk/softfloat/f128M_roundToInt.c:189:        if ( extra || (wordA & extrasMask) ) {
pk/softfloat/extF80M_to_f16.c:78:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_to_f16.c:88:    if ( ! (sig & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_eq_signaling.c:83:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_shortShiftRight128.c:49:    z.v0 = a64<<(-dist & 63) | a0>>dist;
pk/softfloat/extF80_to_f16.c:67:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/s_approxRecipSqrt32_1.c:54:    index = (a>>27 & 0xE) + oddExpA;
pk/softfloat/s_approxRecipSqrt32_1.c:67:    if ( ! (r & 0x80000000) ) r = 0x80000000;
pk/softfloat/extF80_roundToInt.c:62:    signUI64 = uiA64 & packToExtF80UI64( 1, 0 );
pk/softfloat/extF80_roundToInt.c:67:    if ( !(sigA & UINT64_C( 0x8000000000000000 )) && (exp != 0x7FFF) ) {
pk/softfloat/extF80_roundToInt.c:81:            if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80_roundToInt.c:98:            if ( !(sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) break;
pk/softfloat/extF80_roundToInt.c:131:        if ( !(sigZ & roundBitsMask) ) sigZ &= ~lastBitMask;
pk/softfloat/s_subMagsF16.c:142:        if ( sig32Z & 0xFFFF ) {
pk/softfloat/s_subMagsF16.c:145:            if ( ! (sigZ & 0xF) && ((unsigned int) expZ < 0x1E) ) {
pk/softfloat/extF80M_to_ui64_r_minMag.c:73:    if ( ! sig && (exp != 0x7FFF) ) return 0;
pk/softfloat/extF80M_to_ui64_r_minMag.c:90:        if ( sign && z ) goto invalid;
pk/softfloat/extF80M_to_ui64_r_minMag.c:91:        if ( exact && shiftDist && (z<<shiftDist != sig) ) {
pk/softfloat/extF80M_to_ui64_r_minMag.c:101:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f64_add.c:61:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/s_roundPackMToF128M.c:61:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackMToF128M.c:84:            if ( isTiny && sigExtra ) {
pk/softfloat/s_roundPackMToF128M.c:142:            if ( ! (sigExtra & 0x7FFFFFFF) && roundNearEven ) uj &= ~1;
pk/softfloat/f32_lt_quiet.c:67:        (signA != signB) ? signA && ((uint32_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/extF80M_div.c:104:    if ( ! (x64 & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_div.c:113:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_roundPackToExtF80.c:74:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToExtF80.c:81:    roundBits = sig & roundMask;
pk/softfloat/s_roundPackToExtF80.c:94:            roundBits = sig & roundMask;
pk/softfloat/s_roundPackToExtF80.c:105:            exp = ((sig & UINT64_C( 0x8000000000000000 )) != 0);
pk/softfloat/s_roundPackToExtF80.c:107:            if ( roundNearEven && (roundBits<<1 == roundIncrement) ) {
pk/softfloat/s_roundPackToExtF80.c:126:            sig = (sig & ~roundMask) | (roundMask + 1);
pk/softfloat/s_roundPackToExtF80.c:137:    if ( roundNearEven && (roundBits<<1 == roundIncrement) ) {
pk/softfloat/s_roundPackToExtF80.c:146:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToExtF80.c:193:                         (! (sigExtra & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_roundPackToExtF80.c:195:                exp = ((sig & UINT64_C( 0x8000000000000000 )) != 0);
pk/softfloat/s_roundPackToExtF80.c:244:                     (! (sigExtra & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_compareNonnormExtF80M.c:80:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_compareNonnormExtF80M.c:88:    if ( ! (sigB & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f32_div.c:127:    if ( ! (sigZ & 0x3F) ) sigZ |= ((uint_fast64_t) sigB * sigZ != sig64A);
pk/softfloat/f32_div.c:140:    if ( (sigZ & 0x3F) < 2 ) {
pk/softfloat/f32_div.c:147:        if ( rem & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_mulAddF128.c:144:    if ( ! (sigZ.v64 & UINT64_C( 0x0100000000000000 )) ) {
pk/softfloat/s_mulAddF128.c:210:        if ( sigZ.v64 & UINT64_C( 0x0200000000000000 ) ) {
pk/softfloat/s_mulAddF128.c:227:                if ( ! (sigZ.v64 & UINT64_C( 0x0100000000000000 )) ) {
pk/softfloat/s_mulAddF128.c:249:            if ( sigZ.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_mulAddF128.c:258:                if ( ! (sigZ.v64 & UINT64_C( 0x0100000000000000 )) ) {
pk/softfloat/extF80M_to_ui64.c:82:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_mulAddF16.c:130:            sigZ = sigProd>>15 | ((sigProd & 0x7FFF) != 0);
pk/softfloat/s_mulAddF16.c:153:            sigZ = sig32Z>>16 | ((sig32Z & 0xFFFF) != 0 );
pk/softfloat/s_mulAddF16.c:171:            if ( sig32Z & 0x80000000 ) {
pk/softfloat/s_mulAddF16.c:185:                    | ((uint32_t) (sig32Z<<(shiftDist & 31)) != 0);
pk/softfloat/extF80M_add.c:69:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/f32_sqrt.c:100:    if ( (sigZ & 0x3F) < 2 ) {
pk/softfloat/f32_sqrt.c:104:        if ( negRem & 0x80000000 ) {
pk/softfloat/f16_div.c:131:    if ( ! (sigZ & 7) ) sigZ |= ((uint_fast32_t) sigB * sigZ != sig32A);
pk/softfloat/f16_div.c:139:    index = sigB>>6 & 0xF;
pk/softfloat/f16_div.c:142:                     * (sigB & 0x3F))
pk/softfloat/f16_div.c:150:    if ( ! (sigZ & 7) ) {
pk/softfloat/f16_div.c:153:        if ( rem & 0x8000 ) {
pk/softfloat/f64_roundToInt.c:60:        if ( !(uiA & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) return a;
pk/softfloat/f64_roundToInt.c:62:        uiZ = uiA & packToF64UI( 1, 0, 0 );
pk/softfloat/f64_roundToInt.c:101:        if ( !(uiZ & roundBitsMask) ) uiZ &= ~lastBitMask;
pk/softfloat/extF80_div.c:92:        if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/extF80_div.c:94:            if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/extF80_div.c:100:        if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/extF80_div.c:106:    if ( ! (sigB & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_div.c:117:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_div.c:143:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80_div.c:156:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80_lt_quiet.c:73:            ? signA && (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/f32_roundToInt.c:62:        uiZ = uiA & packToF32UI( 1, 0, 0 );
pk/softfloat/f32_roundToInt.c:101:        if ( !(uiZ & roundBitsMask) ) uiZ &= ~lastBitMask;
pk/softfloat/f16_to_i32_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_i32_r_minMag.c:81:    if ( exact && (alignedSig & 0x3FF) ) {
pk/softfloat/primitives.h:51:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:54:    { return a>>dist | ((a & (((uint_fast64_t) 1<<dist) - 1)) != 0); }
pk/softfloat/primitives.h:70:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:74:        (dist < 31) ? a>>dist | ((uint32_t) (a<<(-dist & 31)) != 0) : (a != 0);
pk/softfloat/primitives.h:91:#if defined INLINE_LEVEL && (3 <= INLINE_LEVEL)
pk/softfloat/primitives.h:95:        (dist < 63) ? a>>dist | ((uint64_t) (a<<(-dist & 63)) != 0) : (a != 0);
pk/softfloat/primitives.h:114:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:135:#if defined INLINE_LEVEL && (3 <= INLINE_LEVEL)
pk/softfloat/primitives.h:223:#if defined INLINE_LEVEL && (1 <= INLINE_LEVEL)
pk/softfloat/primitives.h:238:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:253:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:267:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:273:    z.v64 = a64<<dist | a0>>(-dist & 63);
pk/softfloat/primitives.h:288:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:295:    z.v0 = a64<<(-dist & 63) | a0>>dist;
pk/softfloat/primitives.h:309:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:317:    z.extra = a<<(-dist & 63) | (extra != 0);
pk/softfloat/primitives.h:335:#if defined INLINE_LEVEL && (3 <= INLINE_LEVEL)
pk/softfloat/primitives.h:345:        a64<<(negDist & 63) | a0>>dist
pk/softfloat/primitives.h:346:            | ((uint64_t) (a0<<(negDist & 63)) != 0);
pk/softfloat/primitives.h:361:#if defined INLINE_LEVEL && (3 <= INLINE_LEVEL)
pk/softfloat/primitives.h:370:    z.v.v0 = a64<<(negDist & 63) | a0>>dist;
pk/softfloat/primitives.h:371:    z.extra = a0<<(negDist & 63) | (extra != 0);
pk/softfloat/primitives.h:398:#if defined INLINE_LEVEL && (4 <= INLINE_LEVEL)
pk/softfloat/primitives.h:407:        z.extra = a<<(-dist & 63);
pk/softfloat/primitives.h:484:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:519:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/primitives.h:554:#if defined INLINE_LEVEL && (3 <= INLINE_LEVEL)
pk/softfloat/primitives.h:582:#if defined INLINE_LEVEL && (4 <= INLINE_LEVEL)
pk/softfloat/primitives.h:653:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/f128_to_ui64_r_minMag.c:73:        z = sig64<<negShiftDist | sig0>>(shiftDist & 63);
pk/softfloat/f128_to_ui64_r_minMag.c:74:        if ( exact && (uint64_t) (sig0<<negShiftDist) ) {
pk/softfloat/f128_to_ui64_r_minMag.c:81:            if ( exact && (exp | sig64 | sig0) ) {
pk/softfloat/f128_to_ui64_r_minMag.c:91:        if ( exact && (sig0 || (z<<shiftDist != sig64)) ) {
pk/softfloat/f128M_isSignalingNaN.c:52:    if ( (uiA96 & 0x7FFF8000) != 0x7FFF0000 ) return false;
pk/softfloat/f128M_isSignalingNaN.c:54:        ((uiA96 & 0x00007FFF) != 0)
pk/softfloat/f16_sqrt.c:100:    index = (sigA>>6 & 0xE) + expA;
pk/softfloat/f16_sqrt.c:103:                     * (sigA & 0x7F))
pk/softfloat/f16_sqrt.c:109:    if ( ! (recipSqrt16 & 0x8000) ) recipSqrt16 = 0x8000;
pk/softfloat/f16_sqrt.c:115:    if ( ! (sigZ & 7) ) {
pk/softfloat/f16_sqrt.c:119:        if ( negRem & 0x8000 ) {
pk/softfloat/extF80M_to_i32.c:94:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ? i32_fromNaN
pk/softfloat/extF80M_to_f128M.c:80:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_to_f128M.c:91:    if ( ! (sig & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/s_shiftRightJam64.c:46:        (dist < 63) ? a>>dist | ((uint64_t) (a<<(-dist & 63)) != 0) : (a != 0);
pk/softfloat/extF80M_le.c:91:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f128_div.c:139:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128_div.c:151:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128_to_i64_r_minMag.c:75:                if ( exact && sig0 ) {
pk/softfloat/f128_to_i64_r_minMag.c:89:        absZ = sig64<<negShiftDist | sig0>>(shiftDist & 63);
pk/softfloat/f128_to_i64_r_minMag.c:90:        if ( exact && (uint64_t) (sig0<<negShiftDist) ) {
pk/softfloat/f128_to_i64_r_minMag.c:97:            if ( exact && (exp | sig64 | sig0) ) {
pk/softfloat/f128_to_i64_r_minMag.c:106:        if ( exact && (sig0 || (absZ<<shiftDist != sig64)) ) {
pk/softfloat/i32_to_f32.c:50:    if ( ! (a & 0x7FFFFFFF) ) {
pk/softfloat/s_roundToUI32.c:69:    roundBits = sig & 0xFFF;
pk/softfloat/s_roundToUI32.c:71:    if ( sig & UINT64_C( 0xFFFFF00000000000 ) ) goto invalid;
pk/softfloat/s_roundToUI32.c:78:    if ( sign && z ) goto invalid;
pk/softfloat/extF80_to_f32.c:67:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/f64_sqrt.c:112:    if ( (sigZ & 0x1FF) < 0x22 ) {
pk/softfloat/f64_sqrt.c:116:        if ( rem & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/s_approxRecip32_1.c:53:    index = a>>27 & 0xF;
pk/softfloat/s_shortShiftLeft128.c:48:    z.v64 = a64<<dist | a0>>(-dist & 63);
pk/softfloat/s_remStepMBy32.c:69:            wordShiftedRem = wordRem>>(uNegDist & 31);
pk/softfloat/f64_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_i32_r_minMag.c:74:            sign && (exp == 0x41E) && (sig < UINT64_C( 0x0000000000200000 ))
pk/softfloat/f64_to_i32_r_minMag.c:76:            if ( exact && sig ) {
pk/softfloat/f64_to_i32_r_minMag.c:90:    if ( exact && ((uint_fast64_t) (uint_fast32_t) absZ<<shiftDist != sig) ) {
pk/softfloat/extF80_to_i32.c:64:    if ( (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) {
pk/softfloat/f128_sqrt.c:127:        if ( ! (rem.v64 & UINT64_C( 0x8000000000000000 )) ) break;
pk/softfloat/f128_sqrt.c:145:        if ( ! (rem.v64 & UINT64_C( 0x8000000000000000 )) ) break;
pk/softfloat/f128_sqrt.c:161:    if ( (q & 0xF) <= 2 ) {
pk/softfloat/f128_sqrt.c:176:        if ( term.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80M_to_i64.c:82:            (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128M_sub.c:67:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/s_roundPackToF16.c:58:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToF16.c:65:    roundBits = sig & 0xF;
pk/softfloat/s_roundPackToF16.c:77:            roundBits = sig & 0xF;
pk/softfloat/s_roundPackToF16.c:78:            if ( isTiny && roundBits ) {
pk/softfloat/f32_to_f16.c:75:    frac16 = frac>>9 | ((frac & 0x1FF) != 0);
pk/softfloat/ui32_to_f16.c:59:                ? a>>(-shiftDist) | ((uint32_t) (a<<(shiftDist & 31)) != 0)
pk/softfloat/extF80M_roundToInt.c:84:    signUI64 = uiA64 & packToExtF80UI64( 1, 0 );
pk/softfloat/extF80M_roundToInt.c:89:    if ( !(sigA & UINT64_C( 0x8000000000000000 )) && (exp != 0x7FFF) ) {
pk/softfloat/extF80M_roundToInt.c:103:            if ( !(sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ) break;
pk/softfloat/extF80M_roundToInt.c:130:            if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_roundToInt.c:151:        if ( !(sigZ & roundBitsMask) ) sigZ &= ~lastBitMask;
pk/softfloat/extF80_to_f64.c:73:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/specialize.h:318:#define softfloat_extF80MToCommonNaN( aSPtr, zPtr ) if ( ! ((aSPtr)->signif & UINT64_C( 0x4000000000000000 )) ) softfloat_raiseFlags( softfloat_flag_invalid )
pk/softfloat/f32_sub.c:57:#if defined INLINE_LEVEL && (1 <= INLINE_LEVEL)
pk/softfloat/f16_to_ui64_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_ui64_r_minMag.c:81:    if ( exact && (alignedSig & 0x3FF) ) {
pk/softfloat/f64_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_ui64_r_minMag.c:79:        if ( exact && (uint64_t) (sig<<(-shiftDist & 63)) ) {
pk/softfloat/s_isNaNF128M.c:49:    if ( (~uiA96 & 0x7FFF0000) != 0 ) return false;
pk/softfloat/s_isNaNF128M.c:51:        ((uiA96 & 0x0000FFFF) != 0)
pk/softfloat/extF80M_lt.c:86:        return signA && ((uiA0 | uiB0) != 0);
pk/softfloat/extF80M_lt.c:91:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_sub.c:67:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/f128M_eq.c:82:    if ( possibleOppositeZeros && ((mashWord | wordA | wordB) != 0) ) {
pk/softfloat/extF80M_rem.c:99:    if ( ! (x64 & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_rem.c:106:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_rem.c:150:        q = (uint32_t) (x64>>32)>>(~expDiff & 31);
pk/softfloat/extF80M_rem.c:174:        (wordMeanRem & 0x80000000)
pk/softfloat/extF80M_rem.c:175:            || (! wordMeanRem && (q & 1) && ! x[indexWord( 3, 0 )]
pk/softfloat/s_addMagsExtF80.c:99:            if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/s_addMagsExtF80.c:115:            if ( sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/s_addMagsExtF80.c:132:    if ( sigZ & UINT64_C( 0x8000000000000000 ) ) goto roundAndPack;
pk/softfloat/s_shortShiftRightM.c:61:        zPtr[index] = wordA<<(uNegDist & 31) | partWordZ;
pk/softfloat/f128M_rem.c:130:        q = (uint32_t) (q64>>32)>>(~expDiff & 31);
pk/softfloat/f128M_rem.c:152:        (wordMeanRem & 0x80000000)
pk/softfloat/f128M_rem.c:153:            || (! wordMeanRem && (q & 1) && ! x[indexWord( 4, 0 )]
pk/softfloat/s_shortShiftRightJamM.c:63:        zPtr[index] = wordA<<(uNegDist & 31) | partWordZ;
pk/softfloat/f128M_to_ui64_r_minMag.c:85:        if ( sign && z ) goto invalid;
pk/softfloat/extF80M_mul.c:90:               (! aSPtr->signif && (expA != 0x7FFF))
pk/softfloat/extF80M_mul.c:91:            || (! bSPtr->signif && (expB != 0x7FFF))
pk/softfloat/extF80M_mul.c:104:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80M_mul.c:110:    if ( ! (sigB & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f32_to_i64_r_minMag.c:65:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_i64_r_minMag.c:88:    if ( exact && (shiftDist < 0) && (uint32_t) (sig<<(shiftDist & 31)) ) {
pk/softfloat/extF80M_lt_quiet.c:92:        return signA && ((uiA0 | uiB0) != 0);
pk/softfloat/extF80M_lt_quiet.c:97:        if ( ! ((uiA0 & uiB0) & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/i32_to_f16.c:65:                      | ((uint32_t) (absA<<(shiftDist & 31)) != 0)
pk/softfloat/f32_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_i32_r_minMag.c:83:    if ( exact && ((uint_fast32_t) absZ<<shiftDist != sig) ) {
pk/softfloat/extF80M_to_f64.c:78:        if ( sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/extF80M_to_f64.c:88:    if ( ! (sig & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/f128M_to_ui32_r_minMag.c:76:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128M_to_ui32_r_minMag.c:94:    if ( exact && ((uint64_t) z<<shiftDist != sig64) ) {
pk/softfloat/s_roundPackToF128.c:64:    if ( ! roundNearEven && (roundingMode != softfloat_round_near_maxMag) ) {
pk/softfloat/s_roundPackToF128.c:93:            if ( isTiny && sigExtra ) {
pk/softfloat/s_roundPackToF128.c:155:                       (! (sigExtra & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_roundToUI64.c:82:    if ( sign && sig ) goto invalid;
pk/softfloat/extF80_to_i64.c:72:                (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f32_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_ui32_r_minMag.c:82:    if ( exact && (z<<shiftDist != sig) ) {
pk/softfloat/extF80_rem.c:86:               (sigA & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/extF80_rem.c:87:            || ((expB == 0x7FFF) && (sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF )))
pk/softfloat/extF80_rem.c:94:        if ( sigB & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) goto propagateNaN;
pk/softfloat/extF80_rem.c:105:    if ( ! (sigB & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_rem.c:112:    if ( ! (sigA & UINT64_C( 0x8000000000000000 )) ) {
pk/softfloat/extF80_rem.c:150:            if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80_rem.c:160:        q = (uint32_t) (q64>>32)>>(~expDiff & 31);
pk/softfloat/extF80_rem.c:164:        if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/extF80_rem.c:179:    } while ( ! (rem.v64 & UINT64_C( 0x8000000000000000 )) );
pk/softfloat/extF80_rem.c:183:        (meanRem.v64 & UINT64_C( 0x8000000000000000 ))
pk/softfloat/extF80_rem.c:184:            || (! (meanRem.v64 | meanRem.v0) && (q & 1))
pk/softfloat/extF80_rem.c:189:    if ( rem.v64 & UINT64_C( 0x8000000000000000 ) ) {
pk/softfloat/f128M_add.c:67:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/extF80_add.c:67:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/s_roundToI32.c:72:    roundBits = sig & 0xFFF;
pk/softfloat/s_roundToI32.c:74:    if ( sig & UINT64_C( 0xFFFFF00000000000 ) ) goto invalid;
pk/softfloat/s_roundToI32.c:83:    if ( z && ((z < 0) ^ sign) ) goto invalid;
pk/softfloat/s_mulAddF128M.c:124:        if ( prodIsInfinite && (signProd != signC) ) goto invalid;
pk/softfloat/s_mulAddF128M.c:202:            if ( wordSig & 0x80000000 ) {
pk/softfloat/s_mulAddF128M.c:245:            shiftDist = expDiff & 31;
pk/softfloat/s_mulAddF128M.c:259:                if ( wordSig & 0x80000000 ) {
pk/softfloat/s_shortShiftRightJam128Extra.c:52:    z.v.v0 = a64<<(uNegDist & 63) | a0>>dist;
pk/softfloat/s_shortShiftRightJam128Extra.c:53:    z.extra = a0<<(uNegDist & 63) | (extra != 0);
pk/softfloat/extF80_to_f128.c:61:    frac = uiA0 & UINT64_C( 0x7FFFFFFFFFFFFFFF );
pk/softfloat/f64_lt.c:63:            ? signA && ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_sub.c:65:#if defined INLINE_LEVEL && (2 <= INLINE_LEVEL)
pk/softfloat/s_shortShiftRightJam64Extra.c:50:    z.extra = a<<(-dist & 63) | (extra != 0);
pk/softfloat/f16_lt.c:62:        (signA != signB) ? signA && ((uint16_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/extF80M_to_i32_r_minMag.c:76:    if ( ! sig && (exp != 0x7FFF) ) return 0;
pk/softfloat/extF80M_to_i32_r_minMag.c:94:            if ( exact && shiftDist ) {
pk/softfloat/extF80M_to_i32_r_minMag.c:114:        (exp == 0x7FFF) && (sig & UINT64_C( 0x7FFFFFFFFFFFFFFF )) ? i32_fromNaN
pk/bbl/bbl.c:77:  if (!(a0 & a1 & a2 & a3))
pk/Makefile.in:438:    autoconf && autoheader && \
pk/configure:100:    test -r "$as_dir/$0" && as_myself=$as_dir/$0 && break
pk/configure:122:  && ( (unset $as_var) || exit 1) >/dev/null 2>&1 && unset $as_var || :
pk/configure:135:(unset CDPATH) >/dev/null 2>&1 && unset CDPATH
pk/configure:139:  if test x"${_as_can_reexec}" != xno && test "x$CONFIG_SHELL" != x; then
pk/configure:147:(unset BASH_ENV) >/dev/null 2>&1 && unset BASH_ENV ENV
pk/configure:190:if ( set x; as_fn_ret_success y && test x = \"\$1\" ); then :
pk/configure:207:  if test x$as_have_required = xyes && (eval "$as_suggested") 2>/dev/null; then :
pk/configure:248:(unset BASH_ENV) >/dev/null 2>&1 && unset BASH_ENV ENV
pk/configure:413:  as_status=$1; test $as_status -eq 0 && as_status=1
pk/configure:429:if (basename -- /) >/dev/null 2>&1 && test "X`basename -- / 2>&1`" = "X/"; then
pk/configure:530:    ln -s conf$$.file conf$$.dir 2>/dev/null && test ! -f conf$$.exe ||
pk/configure:546:  test -d ./-p && rmdir ./-p
pk/configure:1165:test "$silent" = yes && exec 6>/dev/null
pk/configure:1211:  test "$ac_srcdir_defaulted" = yes && srcdir="$ac_confdir or .."
pk/configure:1362:      { cd "$srcdir" && ac_pwd=`pwd` && srcdir=. && test -d "$ac_dir"; } ||
pk/configure:1838:  test "x$ac_site_file" = xNONE && continue
pk/configure:2430:	if test "${ac_cv_exeext+set}" = set && test "$ac_cv_exeext" != no;
pk/configure:2444:test "$ac_cv_exeext" = no && ac_cv_exeext=
pk/configure:3516:	      test -s conftest.one && test -s conftest.two &&
pk/configure:3853:    as_fn_arith $ac_count + 1 && ac_count=$as_val
pk/configure:3860:    test $ac_count -gt 10 && break
pk/configure:3865:      $ac_path_GREP_found && break 3
pk/configure:3919:    as_fn_arith $ac_count + 1 && ac_count=$as_val
pk/configure:3926:    test $ac_count -gt 10 && break
pk/configure:3931:      $ac_path_EGREP_found && break 3
pk/configure:4632:test "x$prefix" = xNONE && prefix=$ac_default_prefix
pk/configure:4634:test "x$exec_prefix" = xNONE && exec_prefix='${prefix}'
pk/configure:4765:    test -r "$as_dir/$0" && as_myself=$as_dir/$0 && break
pk/configure:4787:  && ( (unset $as_var) || exit 1) >/dev/null 2>&1 && unset $as_var || :
pk/configure:4800:(unset CDPATH) >/dev/null 2>&1 && unset CDPATH
pk/configure:4810:  as_status=$1; test $as_status -eq 0 && as_status=1
pk/configure:4889:if (basename -- /) >/dev/null 2>&1 && test "X`basename -- / 2>&1`" = "X/"; then
pk/configure:4954:    ln -s conf$$.file conf$$.dir 2>/dev/null && test ! -f conf$$.exe ||
pk/configure:5018:  test -d ./-p && rmdir ./-p
pk/configure:5045:test $as_write_fail = 0 && chmod +x $CONFIG_STATUS || ac_write_fail=1
pk/configure:5277:  tmp=`(umask 077 && mktemp -d "./confXXXXXX") 2>/dev/null` &&
pk/configure:5282:  (umask 077 && mkdir "$tmp")
pk/configure:5715:  s&@datadir@&$datadir&g
pk/configure:5716:  s&@docdir@&$docdir&g
pk/configure:5717:  s&@infodir@&$infodir&g
pk/configure:5718:  s&@localedir@&$localedir&g
pk/configure:5719:  s&@mandir@&$mandir&g
pk/configure:5720:  s&\\\${datarootdir}&$datarootdir&g' ;;
pk/scripts/install-sh:176:if test $# -ne 0 && test -z "$dir_arg$dst_arg"; then
pk/scripts/install-sh:338:	    # is incompatible with FreeBSD 'install' when (umask & 300) != 0.
pk/scripts/install-sh:473:       set X $old && old=:$2:$4:$5:$6 &&
pk/scripts/install-sh:474:       set X $new && new=:$2:$4:$5:$6 &&
pk/scripts/config.guess:103: { tmp=`(umask 077 && mktemp -d "$TMPDIR/cgXXXXXX") 2>/dev/null` && test -n "$tmp" && test -d "$tmp" ; } ||
pk/scripts/config.guess:104: { test -n "$RANDOM" && tmp=$TMPDIR/cg$$-$RANDOM && (umask 077 && mkdir $tmp) ; } ||
pk/scripts/config.guess:105: { tmp=$TMPDIR/cg-$$ && (umask 077 && mkdir $tmp) && echo "Warning: creating insecure temp directory" >&2 ; } ||
pk/scripts/config.guess:427:	test "x$UNAME_RELEASE" = x && UNAME_RELEASE=3
pk/pk/file.c:38:    if (atomic_read(&f->refcnt) == 0 && atomic_cas(&f->refcnt, 0, 2) == 0)
pk/pk/elf.h:9:  ((hdr).e_ident[0] == 0x7f && (hdr).e_ident[1] == 'E' && \
pk/pk/syscall.c:126:  if(old_kfd != -1 && new_kfd != -1) {
pk/pk/syscall.c:266:  if (old_kfd != -1 && new_kfd != -1) {
pk/pk/pk.h:47:  return (insn & 0x3) < 0x3 ? 2 : 4;
pk/pk/handlers.c:67:  const char* who = (tf->status & SSTATUS_SPP) ? "Kernel" : "User";
pk/pk/elf.c:19:  int prot_x = (p_flags & PF_X) ? PROT_EXEC  : PROT_NONE;
pk/pk/elf.c:20:  int prot_w = (p_flags & PF_W) ? PROT_WRITE : PROT_NONE;
pk/pk/elf.c:21:  int prot_r = (p_flags & PF_R) ? PROT_READ  : PROT_NONE;
pk/pk/elf.c:55:  assert(!(eh.e_flags & EF_RISCV_RVC));
pk/pk/elf.c:75:    if (ph[i].p_type == PT_LOAD && ph[i].p_memsz)
pk/pk/elf.c:90:    if(ph[i].p_type == PT_LOAD && ph[i].p_memsz) {
pk/pk/elf.c:104:      if (!(prot & PROT_WRITE))
pk/pk/mmap.c:92:  return idx & ((1 << RISCV_PGLEVEL_BITS) - 1);
pk/pk/mmap.c:112:  return &t[pt_idx(addr, 0)];
pk/pk/mmap.c:139:    for (a = last; a > first && __va_avail(a); a -= RISCV_PGSIZE)
pk/pk/mmap.c:151:  if (prot & PROT_READ) pte |= PTE_R | PTE_A;
pk/pk/mmap.c:152:  if (prot & PROT_WRITE) pte |= PTE_W | PTE_D;
pk/pk/mmap.c:153:  if (prot & PROT_EXEC) pte |= PTE_X | PTE_A;
pk/pk/mmap.c:182:  else if (!(*pte & PTE_V))
pk/pk/mmap.c:204:  if ((*pte & perms) != perms)
pk/pk/mmap.c:227:    if (!(*pte & PTE_V))
pk/pk/mmap.c:238:  if (flags & MAP_FIXED)
pk/pk/mmap.c:240:    if ((addr & (RISCV_PGSIZE-1)) || !__valid_user_range(addr, length))
pk/pk/mmap.c:261:  if (!demand_paging || (flags & MAP_POPULATE))
pk/pk/mmap.c:270:  if ((addr & (RISCV_PGSIZE-1)) || !__valid_user_range(addr, length))
pk/pk/mmap.c:282:  if (!(flags & MAP_PRIVATE) || length == 0 || (offset & (RISCV_PGSIZE-1)))
pk/pk/mmap.c:286:  if (!(flags & MAP_ANONYMOUS) && (f = file_get(fd)) == NULL)
pk/pk/mmap.c:350:      if (!(*pte & PTE_V)) {
pk/pk/mmap.c:359:        if (!(*pte & PTE_U) ||
pk/pk/mmap.c:360:            ((prot & PROT_READ) && !(*pte & PTE_R)) ||
pk/pk/mmap.c:361:            ((prot & PROT_WRITE) && !(*pte & PTE_W)) ||
pk/pk/mmap.c:362:            ((prot & PROT_EXEC) && !(*pte & PTE_X))) {
pk/pk/mmap.c:393:    if (prot & PROT_WRITE)
pk/pk/pk.c:101:  tf->status = (read_csr(sstatus) &~ SSTATUS_SPP &~ SSTATUS_SIE) | SSTATUS_SPIE;
pk/util/string.c:34:    uintptr_t word = byte & 0xFF;
pk/util/string.c:65:  } while (c1 != 0 && c1 == c2);
pk/machine/minit.c:179:    if ((((~disabled_hart_mask & hart_mask) >> hart) & 1))
pk/machine/fp_emulation.h:57:# define GET_FCSR() ({ register int tp asm("tp"); tp & 0xFF; })
pk/machine/fp_emulation.c:54:  if (unlikely((mstatus & MSTATUS_FS) == 0))
pk/machine/fp_emulation.c:206:  if (GET_PRECISION(insn) != PRECISION_S && GET_PRECISION(insn) != PRECISION_D)
pk/machine/fp_emulation.c:382:  if ((insn & MASK_FMV_W_X) == MATCH_FMV_W_X)
pk/machine/fp_emulation.c:385:  else if ((insn & MASK_FMV_D_X) == MATCH_FMV_D_X)
pk/machine/fp_emulation.c:395:  if (unlikely((mstatus & MSTATUS_FS) == 0))
pk/machine/htif.c:77:        if (FROMHOST_DEV(fh) == dev && FROMHOST_CMD(fh) == cmd) {
pk/machine/emulation.c:18:  if (unlikely((mstatus & MSTATUS_FS) == 0))
pk/machine/emulation.c:21:  if ((insn & MASK_C_FLD) == MATCH_C_FLD) {
pk/machine/emulation.c:26:  } else if ((insn & MASK_C_FLDSP) == MATCH_C_FLDSP) {
pk/machine/emulation.c:31:  } else if ((insn & MASK_C_FSD) == MATCH_C_FSD) {
pk/machine/emulation.c:36:  } else if ((insn & MASK_C_FSDSP) == MATCH_C_FSDSP) {
pk/machine/emulation.c:43:  if ((insn & MASK_C_FLW) == MATCH_C_FLW) {
pk/machine/emulation.c:48:  } else if ((insn & MASK_C_FLWSP) == MATCH_C_FLWSP) {
pk/machine/emulation.c:53:  } else if ((insn & MASK_C_FSW) == MATCH_C_FSW) {
pk/machine/emulation.c:58:  } else if ((insn & MASK_C_FSWSP) == MATCH_C_FSWSP) {
pk/machine/emulation.c:136:  if (unlikely((insn & 3) != 3)) {
pk/machine/emulation.c:139:    if ((insn & 3) != 3)
pk/machine/emulation.c:146:  int32_t* pf = (void*)illegal_insn_trap_table + (insn & 0x7c);
pk/machine/emulation.c:225:      if ((mstatus & MSTATUS_FS) == 0) break;
pk/machine/emulation.c:229:      if ((mstatus & MSTATUS_FS) == 0) break;
pk/machine/emulation.c:233:      if ((mstatus & MSTATUS_FS) == 0) break;
pk/machine/emulation.c:282:    case 3: new_csr_val = csr_val & ~rs1_val; break;
pk/machine/emulation.c:286:    case 7: new_csr_val = csr_val & ~rs1_num; break;
pk/machine/emulation.c:289:  if (do_write && emulate_write_csr(csr_num, new_csr_val, mstatus))
pk/machine/fdt.c:12:  uint32_t y = (x & 0x00FF00FF) <<  8 | (x & 0xFF00FF00) >>  8;
pk/machine/fdt.c:13:  uint32_t z = (y & 0x0000FFFF) << 16 | (y & 0xFFFF0000) >> 16;
pk/machine/fdt.c:65:        if (!last && node && cb->done) cb->done(node, cb->extra);
pk/machine/fdt.c:72:        if (cb->close && cb->close(&child, cb->extra) == -1)
pk/machine/fdt.c:78:        if (!last && node && cb->done) cb->done(node, cb->extra);
pk/machine/fdt.c:82:        if (!last && node && cb->done) cb->done(node, cb->extra);
pk/machine/fdt.c:181:  assert (scan->reg_value && scan->reg_len % 4 == 0);
pk/machine/fdt.c:187:    if (base <= self && self <= base + size) { mem_size = size; }
pk/machine/fdt.c:254:  if (scan->controller == node && scan->cpu) {
pk/machine/fdt.c:334:  assert (scan->int_value && scan->int_len % 16 == 0);
pk/machine/fdt.c:416:  assert (scan->int_value && scan->int_len % 8 == 0);
pk/machine/fdt.c:417:  assert (scan->ndev >= 0 && scan->ndev < 1024);
pk/machine/fdt.c:563:  if (scan->chosen && scan->chosen == node) {
pk/machine/fdt.c:709:  while (node->parent != NULL && info->stack[info->depth-1] != node->parent) {
pk/machine/fdt.c:739:    if (i > 0 && char_data[i] == '\0' && char_data[i-1] == '\0')
pk/machine/fp_ldst.c:15:  if (unlikely((mstatus & MSTATUS_FS) == 0))
pk/machine/fp_ldst.c:18:  switch (insn & MASK_FUNCT3)
pk/machine/fp_ldst.c:20:    case MATCH_FLW & MASK_FUNCT3:
pk/machine/fp_ldst.c:25:    case MATCH_FLD & MASK_FUNCT3:
pk/machine/fp_ldst.c:40:  if (unlikely((mstatus & MSTATUS_FS) == 0))
pk/machine/fp_ldst.c:43:  switch (insn & MASK_FUNCT3)
pk/machine/fp_ldst.c:45:    case MATCH_FSW & MASK_FUNCT3:
pk/machine/fp_ldst.c:50:    case MATCH_FSD & MASK_FUNCT3:
pk/machine/misaligned_ldst.c:25:  if ((insn & MASK_LW) == MATCH_LW)
pk/machine/misaligned_ldst.c:28:  else if ((insn & MASK_LD) == MATCH_LD)
pk/machine/misaligned_ldst.c:30:  else if ((insn & MASK_LWU) == MATCH_LWU)
pk/machine/misaligned_ldst.c:34:  else if ((insn & MASK_FLD) == MATCH_FLD)
pk/machine/misaligned_ldst.c:36:  else if ((insn & MASK_FLW) == MATCH_FLW)
pk/machine/misaligned_ldst.c:39:  else if ((insn & MASK_LH) == MATCH_LH)
pk/machine/misaligned_ldst.c:41:  else if ((insn & MASK_LHU) == MATCH_LHU)
pk/machine/misaligned_ldst.c:45:  else if ((insn & MASK_C_LD) == MATCH_C_LD)
pk/machine/misaligned_ldst.c:47:  else if ((insn & MASK_C_LDSP) == MATCH_C_LDSP && ((insn >> SH_RD) & 0x1f))
pk/machine/misaligned_ldst.c:50:  else if ((insn & MASK_C_LW) == MATCH_C_LW)
pk/machine/misaligned_ldst.c:52:  else if ((insn & MASK_C_LWSP) == MATCH_C_LWSP && ((insn >> SH_RD) & 0x1f))
pk/machine/misaligned_ldst.c:55:  else if ((insn & MASK_C_FLD) == MATCH_C_FLD)
pk/machine/misaligned_ldst.c:57:  else if ((insn & MASK_C_FLDSP) == MATCH_C_FLDSP)
pk/machine/misaligned_ldst.c:60:  else if ((insn & MASK_C_FLW) == MATCH_C_FLW)
pk/machine/misaligned_ldst.c:62:  else if ((insn & MASK_C_FLWSP) == MATCH_C_FLWSP)
pk/machine/misaligned_ldst.c:96:  if ((insn & MASK_SW) == MATCH_SW)
pk/machine/misaligned_ldst.c:99:  else if ((insn & MASK_SD) == MATCH_SD)
pk/machine/misaligned_ldst.c:103:  else if ((insn & MASK_FSD) == MATCH_FSD)
pk/machine/misaligned_ldst.c:105:  else if ((insn & MASK_FSW) == MATCH_FSW)
pk/machine/misaligned_ldst.c:108:  else if ((insn & MASK_SH) == MATCH_SH)
pk/machine/misaligned_ldst.c:112:  else if ((insn & MASK_C_SD) == MATCH_C_SD)
pk/machine/misaligned_ldst.c:114:  else if ((insn & MASK_C_SDSP) == MATCH_C_SDSP && ((insn >> SH_RD) & 0x1f))
pk/machine/misaligned_ldst.c:117:  else if ((insn & MASK_C_SW) == MATCH_C_SW)
pk/machine/misaligned_ldst.c:119:  else if ((insn & MASK_C_SWSP) == MATCH_C_SWSP && ((insn >> SH_RD) & 0x1f))
pk/machine/misaligned_ldst.c:122:  else if ((insn & MASK_C_FSD) == MATCH_C_FSD)
pk/machine/misaligned_ldst.c:124:  else if ((insn & MASK_C_FSDSP) == MATCH_C_FSDSP)
pk/machine/misaligned_ldst.c:127:  else if ((insn & MASK_C_FSW) == MATCH_C_FSW)
pk/machine/misaligned_ldst.c:129:  else if ((insn & MASK_C_FSWSP) == MATCH_C_FSWSP)
pk/machine/muldiv_emulation.c:20:  if ((insn & MASK_MUL) == MATCH_MUL)
pk/machine/muldiv_emulation.c:22:  else if ((insn & MASK_DIV) == MATCH_DIV)
pk/machine/muldiv_emulation.c:24:  else if ((insn & MASK_DIVU) == MATCH_DIVU)
pk/machine/muldiv_emulation.c:26:  else if ((insn & MASK_REM) == MATCH_REM)
pk/machine/muldiv_emulation.c:28:  else if ((insn & MASK_REMU) == MATCH_REMU)
pk/machine/muldiv_emulation.c:30:  else if ((insn & MASK_MULH) == MATCH_MULH)
pk/machine/muldiv_emulation.c:32:  else if ((insn & MASK_MULHU) == MATCH_MULHU)
pk/machine/muldiv_emulation.c:34:  else if ((insn & MASK_MULHSU) == MATCH_MULHSU)
pk/machine/muldiv_emulation.c:49:  if ((insn & MASK_MULW) == MATCH_MULW)
pk/machine/muldiv_emulation.c:51:  else if ((insn & MASK_DIVW) == MATCH_DIVW)
pk/machine/muldiv_emulation.c:53:  else if ((insn & MASK_DIVUW) == MATCH_DIVUW)
pk/machine/muldiv_emulation.c:55:  else if ((insn & MASK_REMW) == MATCH_REMW)
pk/machine/muldiv_emulation.c:57:  else if ((insn & MASK_REMUW) == MATCH_REMUW)
pk/machine/mtrap.c:417:    if (m & 1)
pk/machine/mtrap.c:427:    if (m & 1)
pk/machine/mtrap.c:580:  uintptr_t new_mstatus = mstatus & ~(MSTATUS_SPP | MSTATUS_SPIE | MSTATUS_SIE);
pk/machine/mtrap.c:581:  uintptr_t mpp_s = MSTATUS_MPP & (MSTATUS_MPP >> 1);
README.md:95:85	|Unreachable states, and don't-care transitions [0&4~7]->[1~3]	| CWE-1245
README.md:96:86	|Unreachable states, and don't-care transitions [0&3]->[1~2]	| CWE-1245
README.md:112:## Support & Questions
software/syscalls.c:153://  size_t tdata_size = &_tdata_end - &_tdata_begin;
software/syscalls.c:155://  size_t tbss_size = &_tbss_end - &_tdata_end;
software/syscalls.c:247:    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
software/syscalls.c:384:      if (width > 0 && padc != '-')
software/syscalls.c:497:    uintptr_t word = byte & 0xFF;
software/syscalls.c:536:  } while (c1 != 0 && c1 == c2);
