--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y6.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y6.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y6.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.025 - 0.032)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y6.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y6.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X60Y6.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.032 - 0.025)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y6.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y6.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X60Y6.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y6.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y6.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y6.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.847ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.407 - 0.461)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y189.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X111Y191.G2    net (fanout=5)        0.353   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X111Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X107Y180.F1    net (fanout=6)        1.098   ftop/gbe0/gmac/gmac/N17
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y178.G2    net (fanout=7)        0.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X111Y178.F3    net (fanout=3)        0.050   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X111Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X110Y179.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X110Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (4.655ns logic, 3.138ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.407 - 0.461)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y188.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X111Y191.G4    net (fanout=6)        0.359   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X111Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X107Y180.F1    net (fanout=6)        1.098   ftop/gbe0/gmac/gmac/N17
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y178.G2    net (fanout=7)        0.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X111Y178.F3    net (fanout=3)        0.050   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X111Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X110Y179.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X110Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (4.629ns logic, 3.144ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.531 - 0.633)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y195.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X91Y182.F1     net (fanout=6)        1.598   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X91Y182.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.G1     net (fanout=23)       1.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X92Y191.F1     net (fanout=10)       1.052   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X92Y191.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X90Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_inF/N4
    SLICE_X90Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.678ns logic, 5.046ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.495 - 0.633)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y195.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X91Y182.F1     net (fanout=6)        1.598   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X91Y182.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.G1     net (fanout=23)       1.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X86Y189.G3     net (fanout=10)       1.003   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X86Y189.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N10
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X86Y188.SR     net (fanout=1)        0.946   ftop/gbe0/gmac/rxfun_inF/N12
    SLICE_X86Y188.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (2.693ns logic, 4.978ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.487 - 0.622)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X91Y75.F2      net (fanout=5)        0.658   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X91Y75.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.734ns logic, 3.910ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.487 - 0.557)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_outF/full_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y96.XQ      Tcko                  0.495   ftop/gbe0/gmac/txfun_outF_FULL_N
                                                       ftop/gbe0/gmac/txfun_outF/full_reg
    SLICE_X88Y73.G4      net (fanout=6)        1.188   ftop/gbe0/gmac/txfun_outF_FULL_N
    SLICE_X88Y73.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X88Y73.F4      net (fanout=1)        0.293   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (3.322ns logic, 4.337ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.259 - 0.275)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y189.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X91Y182.G1     net (fanout=8)        0.928   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X91Y182.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.G1     net (fanout=23)       1.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X92Y191.F1     net (fanout=10)       1.052   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X92Y191.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X90Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_inF/N4
    SLICE_X90Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (3.314ns logic, 4.397ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.019 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y189.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X111Y191.G2    net (fanout=5)        0.353   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X111Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X107Y180.F1    net (fanout=6)        1.098   ftop/gbe0/gmac/gmac/N17
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y177.G3    net (fanout=7)        0.577   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X110Y187.F4    net (fanout=2)        0.737   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<27>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (4.148ns logic, 3.563ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.223 - 0.275)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y189.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X91Y182.G1     net (fanout=8)        0.928   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X91Y182.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.G1     net (fanout=23)       1.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X86Y189.G3     net (fanout=10)       1.003   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X86Y189.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N10
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X86Y188.SR     net (fanout=1)        0.946   ftop/gbe0/gmac/rxfun_inF/N12
    SLICE_X86Y188.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.329ns logic, 4.329ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.019 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y188.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X111Y191.G4    net (fanout=6)        0.359   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X111Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X107Y180.F1    net (fanout=6)        1.098   ftop/gbe0/gmac/gmac/N17
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y177.G3    net (fanout=7)        0.577   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X110Y187.F4    net (fanout=2)        0.737   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<27>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (4.122ns logic, 3.569ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.692 - 0.727)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    SLICE_X106Y154.G1    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<4>
    SLICE_X106Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty95_SW0
    SLICE_X106Y154.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_txF/N6
    SLICE_X106Y154.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty95
    SLICE_X108Y173.G1    net (fanout=3)        1.936   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
    SLICE_X108Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X106Y168.CE    net (fanout=10)       1.330   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X106Y168.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.512ns logic, 5.137ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.692 - 0.727)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    SLICE_X106Y154.G1    net (fanout=2)        1.586   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<4>
    SLICE_X106Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty95_SW0
    SLICE_X106Y154.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_txF/N6
    SLICE_X106Y154.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty95
    SLICE_X108Y173.G1    net (fanout=3)        1.936   ftop/gbe0/gmac/gmac/txRS_txF/dNextNotEmpty
    SLICE_X108Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X106Y169.CE    net (fanout=10)       1.330   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X106Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.512ns logic, 5.137ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.487 - 0.626)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y70.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X91Y75.F4      net (fanout=5)        0.558   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X91Y75.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.734ns logic, 3.810ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.487 - 0.607)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X91Y75.G3      net (fanout=5)        0.576   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X91Y75.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (3.734ns logic, 3.828ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (0.383 - 0.511)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y180.G4    net (fanout=16)       0.832   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X107Y180.F2    net (fanout=7)        0.376   ftop/gbe0/gmac/gmac/N38
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y177.G3    net (fanout=7)        0.577   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X110Y187.F4    net (fanout=2)        0.737   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<27>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (4.223ns logic, 3.320ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.041 - 0.081)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y180.G4    net (fanout=16)       0.832   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X107Y180.F2    net (fanout=7)        0.376   ftop/gbe0/gmac/gmac/N38
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y180.G3    net (fanout=4)        0.274   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y178.G2    net (fanout=7)        0.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X111Y178.F3    net (fanout=3)        0.050   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X111Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X110Y179.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X110Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (4.730ns logic, 2.895ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.487 - 0.526)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y74.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X91Y74.F2      net (fanout=5)        0.635   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X91Y74.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y74.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.734ns logic, 3.887ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (0.487 - 0.647)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y69.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X91Y74.G4      net (fanout=5)        0.586   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X91Y74.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y74.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.G2      net (fanout=7)        0.321   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y69.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y61.G3      net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y61.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X80Y60.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X80Y60.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (3.662ns logic, 3.838ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.447 - 0.622)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X91Y75.F2      net (fanout=5)        0.658   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X91Y75.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y74.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X88Y73.F1      net (fanout=3)        0.396   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X88Y73.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y65.G3      net (fanout=7)        0.516   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X89Y65.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y74.G2      net (fanout=40)       1.262   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y74.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X86Y74.SR      net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X86Y74.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (3.679ns logic, 3.803ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.086ns (0.407 - 0.493)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y168.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X109Y178.G3    net (fanout=5)        0.771   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X109Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y178.F3    net (fanout=8)        0.063   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X108Y180.G1    net (fanout=4)        0.651   ftop/gbe0/gmac/gmac/N36
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X110Y180.G3    net (fanout=11)       0.524   ftop/gbe0/gmac/gmac/N2
    SLICE_X110Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y178.G2    net (fanout=7)        0.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X111Y178.F3    net (fanout=3)        0.050   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X111Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X110Y179.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X110Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (4.655ns logic, 2.898ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X98Y179.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X98Y179.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X98Y179.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X98Y179.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_27 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_27 to ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y180.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_27
    SLICE_X88Y181.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
    SLICE_X88Y181.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<27>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_27 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_27 to ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y180.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_27
    SLICE_X88Y181.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
    SLICE_X88Y181.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<27>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.328 - 0.289)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y195.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X97Y195.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X97Y195.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.365 - 0.289)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X98Y177.BY     net (fanout=2)        0.513   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X98Y177.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.289ns logic, 0.513ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.365 - 0.289)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X98Y177.BY     net (fanout=2)        0.513   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X98Y177.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.290ns logic, 0.513ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y142.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X109Y143.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X109Y143.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.353 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X98Y180.BY     net (fanout=2)        0.532   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X98Y180.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.289ns logic, 0.532ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.353 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X98Y180.BY     net (fanout=2)        0.532   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X98Y180.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.290ns logic, 0.532ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.265 - 0.212)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y164.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X80Y164.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X80Y164.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y64.XQ      Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X99Y64.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X99Y64.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.324 - 0.243)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y182.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X94Y180.BY     net (fanout=2)        0.499   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X94Y180.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.347ns logic, 0.499ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.324 - 0.243)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y182.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X94Y180.BY     net (fanout=2)        0.499   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X94Y180.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.348ns logic, 0.499ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X107Y150.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X107Y150.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 to ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y195.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7
    SLICE_X91Y192.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac_rx_get<7>
    SLICE_X91Y192.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.045 - 0.038)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X84Y177.G1     net (fanout=40)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X84Y177.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<19>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.418ns logic, 0.366ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.045 - 0.038)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X84Y177.G1     net (fanout=40)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X84Y177.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<19>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.418ns logic, 0.366ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.259 - 0.238)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y179.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X83Y179.BX     net (fanout=3)        0.344   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X83Y179.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.458ns logic, 0.344ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.727 - 0.718)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y169.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X109Y166.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X109Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X80Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X80Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X80Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X80Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X86Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X86Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X86Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X86Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_4/SR
  Location pin: SLICE_X92Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_4/SR
  Location pin: SLICE_X92Y48.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X80Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X80Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.169ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.197ns (0.480 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (3.051ns logic, 3.921ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.197ns (0.480 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (3.051ns logic, 3.921ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.201ns (0.480 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (2.490ns logic, 4.463ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.201ns (0.480 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (2.490ns logic, 4.463ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (0.480 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (2.950ns logic, 3.935ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (0.480 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (2.950ns logic, 3.935ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (0.484 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (3.051ns logic, 3.658ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (0.484 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (3.051ns logic, 3.658ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (0.491 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.051ns logic, 3.657ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (0.491 - 0.677)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.G1     net (fanout=2)        0.431   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.051ns logic, 3.657ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.197ns (0.484 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (2.490ns logic, 4.200ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.197ns (0.484 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (2.490ns logic, 4.200ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (0.491 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (2.490ns logic, 4.199ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (0.491 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y190.F4     net (fanout=20)       0.994   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (2.490ns logic, 4.199ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.202ns (0.484 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (2.950ns logic, 3.672ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.202ns (0.484 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y202.CE     net (fanout=17)       1.768   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y202.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (2.950ns logic, 3.672ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.491 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (2.950ns logic, 3.671ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.491 - 0.686)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X99Y190.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y190.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X99Y190.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y201.CE     net (fanout=17)       1.767   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (2.950ns logic, 3.671ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.244ns (0.480 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X99Y190.F1     net (fanout=3)        0.711   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (2.389ns logic, 4.180ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.244ns (0.480 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X99Y190.F1     net (fanout=3)        0.711   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.G1     net (fanout=2)        1.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.G4     net (fanout=34)       0.393   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y200.CE     net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (2.389ns logic, 4.180ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.321 - 0.250)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y197.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X95Y197.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X95Y197.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X99Y187.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X99Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.265 - 0.229)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y200.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X89Y199.BX     net (fanout=2)        0.370   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X89Y199.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.458ns logic, 0.370ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.299 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y204.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X92Y204.BX     net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X92Y204.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.498ns logic, 0.329ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y200.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X91Y200.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X91Y200.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.279 - 0.241)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y203.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X88Y202.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X88Y202.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.283 - 0.249)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y201.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X91Y198.BX     net (fanout=2)        0.370   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X91Y198.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.479ns logic, 0.370ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.003 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y202.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X92Y201.BX     net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X92Y201.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X99Y189.BX     net (fanout=6)        0.378   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X99Y189.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.478ns logic, 0.378ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.321 - 0.250)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y197.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X95Y197.BY     net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X95Y197.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.599ns logic, 0.333ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.299 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y204.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X92Y204.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X92Y204.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X103Y186.BY    net (fanout=6)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X103Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X98Y188.BX     net (fanout=7)        0.348   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X98Y188.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.521ns logic, 0.348ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X98Y188.BY     net (fanout=6)        0.355   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X98Y188.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.533ns logic, 0.355ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.890ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y200.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X94Y201.BX     net (fanout=2)        0.392   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X94Y201.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (0.498ns logic, 0.392ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y200.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_4
    SLICE_X94Y201.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<4>
    SLICE_X94Y201.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.281 - 0.249)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y200.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X90Y200.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X90Y200.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y189.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X103Y188.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X99Y187.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X99Y187.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.279 - 0.241)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y203.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X88Y202.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X88Y202.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X98Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X98Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X98Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X98Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y188.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X100Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X100Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X100Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X100Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.457ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 0)
  Clock Path Skew:      -5.498ns (-1.409 - 4.089)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y63.SR      net (fanout=3)        1.002   ftop/clkN210/rstInD
    SLICE_X76Y63.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.957ns logic, 1.002ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 0)
  Clock Path Skew:      -3.919ns (-0.648 - 3.271)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y63.SR      net (fanout=3)        0.802   ftop/clkN210/rstInD
    SLICE_X76Y63.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.709ns logic, 0.802ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y63.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y63.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y63.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134010361 paths analyzed, 51460 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.863ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_499 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.738ns (Levels of Logic = 13)
  Clock Path Skew:      -0.125ns (0.721 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_499
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X4Y115.G1      net (fanout=4)        0.999   ftop/edp0/Sh4835
    SLICE_X4Y115.X       Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X5Y109.G4      net (fanout=8)        0.806   ftop/edp0/Sh5651
    SLICE_X5Y109.Y       Tilo                  0.561   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643_SW0
    SLICE_X5Y109.F4      net (fanout=1)        0.022   ftop/edp0/Sh6643_SW0/O
    SLICE_X5Y109.X       Tilo                  0.562   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643
    SLICE_X4Y92.F2       net (fanout=3)        0.848   ftop/edp0/Sh6643
    SLICE_X4Y92.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<499>
                                                       ftop/edp0/edp_dgdpTx_vec_499_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_499
    -------------------------------------------------  ---------------------------
    Total                                     19.738ns (8.914ns logic, 10.824ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_484 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.635ns (Levels of Logic = 16)
  Clock Path Skew:      -0.227ns (0.451 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_484
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.G4     net (fanout=14)       0.661   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.Y      Tilo                  0.616   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X23Y145.G1     net (fanout=43)       1.928   ftop/edp0/N184
    SLICE_X23Y145.Y      Tilo                  0.561   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>15
    SLICE_X23Y145.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0013<4>15/O
    SLICE_X23Y145.X      Tilo                  0.562   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>17
    SLICE_X23Y131.G4     net (fanout=4)        0.830   ftop/edp0/x__h55198<24>
    SLICE_X23Y131.X      Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X21Y123.F4     net (fanout=4)        0.714   ftop/edp0/Sh4024
    SLICE_X21Y123.X      Tif5x                 0.791   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483632_G
                                                       ftop/edp0/Sh483632
    SLICE_X20Y115.G4     net (fanout=4)        0.538   ftop/edp0/Sh4836
    SLICE_X20Y115.Y      Tilo                  0.616   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636_SW0
    SLICE_X20Y115.F1     net (fanout=1)        0.610   ftop/edp0/Sh5636_SW0/O
    SLICE_X20Y115.X      Tilo                  0.601   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636
    SLICE_X23Y114.G3     net (fanout=7)        0.638   ftop/edp0/Sh5636
    SLICE_X23Y114.X      Tif5x                 0.791   ftop/edp0/Sh6628
                                                       ftop/edp0/Sh6628_F
                                                       ftop/edp0/Sh6628
    SLICE_X26Y114.G4     net (fanout=3)        0.842   ftop/edp0/Sh6628
    SLICE_X26Y114.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<485>
                                                       ftop/edp0/edp_dgdpTx_vec_484_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_484
    -------------------------------------------------  ---------------------------
    Total                                     19.635ns (10.654ns logic, 8.981ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_499 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.732ns (Levels of Logic = 13)
  Clock Path Skew:      -0.125ns (0.721 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_499
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X4Y115.G1      net (fanout=4)        0.999   ftop/edp0/Sh4835
    SLICE_X4Y115.X       Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X5Y109.G4      net (fanout=8)        0.806   ftop/edp0/Sh5651
    SLICE_X5Y109.Y       Tilo                  0.561   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643_SW0
    SLICE_X5Y109.F4      net (fanout=1)        0.022   ftop/edp0/Sh6643_SW0/O
    SLICE_X5Y109.X       Tilo                  0.562   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643
    SLICE_X4Y92.F2       net (fanout=3)        0.848   ftop/edp0/Sh6643
    SLICE_X4Y92.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<499>
                                                       ftop/edp0/edp_dgdpTx_vec_499_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_499
    -------------------------------------------------  ---------------------------
    Total                                     19.732ns (8.989ns logic, 10.743ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_484 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.629ns (Levels of Logic = 16)
  Clock Path Skew:      -0.227ns (0.451 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_484
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.G4     net (fanout=14)       0.661   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.Y      Tilo                  0.616   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X23Y145.G1     net (fanout=43)       1.928   ftop/edp0/N184
    SLICE_X23Y145.Y      Tilo                  0.561   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>15
    SLICE_X23Y145.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0013<4>15/O
    SLICE_X23Y145.X      Tilo                  0.562   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>17
    SLICE_X23Y131.G4     net (fanout=4)        0.830   ftop/edp0/x__h55198<24>
    SLICE_X23Y131.X      Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X21Y123.F4     net (fanout=4)        0.714   ftop/edp0/Sh4024
    SLICE_X21Y123.X      Tif5x                 0.791   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483632_G
                                                       ftop/edp0/Sh483632
    SLICE_X20Y115.G4     net (fanout=4)        0.538   ftop/edp0/Sh4836
    SLICE_X20Y115.Y      Tilo                  0.616   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636_SW0
    SLICE_X20Y115.F1     net (fanout=1)        0.610   ftop/edp0/Sh5636_SW0/O
    SLICE_X20Y115.X      Tilo                  0.601   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636
    SLICE_X23Y114.G3     net (fanout=7)        0.638   ftop/edp0/Sh5636
    SLICE_X23Y114.X      Tif5x                 0.791   ftop/edp0/Sh6628
                                                       ftop/edp0/Sh6628_F
                                                       ftop/edp0/Sh6628
    SLICE_X26Y114.G4     net (fanout=3)        0.842   ftop/edp0/Sh6628
    SLICE_X26Y114.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<485>
                                                       ftop/edp0/edp_dgdpTx_vec_484_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_484
    -------------------------------------------------  ---------------------------
    Total                                     19.629ns (10.729ns logic, 8.900ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_479 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.731ns (Levels of Logic = 15)
  Clock Path Skew:      -0.122ns (0.556 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_479
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X23Y140.G4     net (fanout=14)       0.840   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X23Y140.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0009<0>11
                                                       ftop/edp0/x__h55198_cmp_le00081
    SLICE_X28Y138.F3     net (fanout=11)       1.023   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X19Y143.G1     net (fanout=4)        1.536   ftop/edp0/x__h55198<33>
    SLICE_X19Y143.X      Tif5x                 0.791   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403531_F
                                                       ftop/edp0/Sh403531
    SLICE_X13Y150.F4     net (fanout=4)        1.661   ftop/edp0/Sh4035
    SLICE_X13Y150.X      Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484732_G
                                                       ftop/edp0/Sh484732
    SLICE_X12Y158.F1     net (fanout=4)        0.584   ftop/edp0/Sh4847
    SLICE_X12Y158.X      Tif5x                 0.853   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569528_G
                                                       ftop/edp0/Sh569528
    SLICE_X13Y174.G2     net (fanout=5)        0.966   ftop/edp0/Sh5695
    SLICE_X13Y174.Y      Tilo                  0.561   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X13Y174.F3     net (fanout=1)        0.021   ftop/edp0/Sh6623_SW0_SW0_SW0/O
    SLICE_X13Y174.X      Tilo                  0.562   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623
    SLICE_X13Y185.F1     net (fanout=3)        0.926   ftop/edp0/Sh6623
    SLICE_X13Y185.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_479_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_479
    -------------------------------------------------  ---------------------------
    Total                                     19.731ns (9.976ns logic, 9.755ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_755 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.738ns (Levels of Logic = 13)
  Clock Path Skew:      -0.109ns (0.737 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_755
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X4Y115.G1      net (fanout=4)        0.999   ftop/edp0/Sh4835
    SLICE_X4Y115.X       Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X5Y109.G4      net (fanout=8)        0.806   ftop/edp0/Sh5651
    SLICE_X5Y109.Y       Tilo                  0.561   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643_SW0
    SLICE_X5Y109.F4      net (fanout=1)        0.022   ftop/edp0/Sh6643_SW0/O
    SLICE_X5Y109.X       Tilo                  0.562   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643
    SLICE_X4Y94.F2       net (fanout=3)        0.848   ftop/edp0/Sh6643
    SLICE_X4Y94.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<755>
                                                       ftop/edp0/edp_dgdpTx_vec_755_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_755
    -------------------------------------------------  ---------------------------
    Total                                     19.738ns (8.914ns logic, 10.824ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_479 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.725ns (Levels of Logic = 15)
  Clock Path Skew:      -0.122ns (0.556 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_479
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X23Y140.G4     net (fanout=14)       0.840   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X23Y140.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0009<0>11
                                                       ftop/edp0/x__h55198_cmp_le00081
    SLICE_X28Y138.F3     net (fanout=11)       1.023   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X19Y143.G1     net (fanout=4)        1.536   ftop/edp0/x__h55198<33>
    SLICE_X19Y143.X      Tif5x                 0.791   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403531_F
                                                       ftop/edp0/Sh403531
    SLICE_X13Y150.F4     net (fanout=4)        1.661   ftop/edp0/Sh4035
    SLICE_X13Y150.X      Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484732_G
                                                       ftop/edp0/Sh484732
    SLICE_X12Y158.F1     net (fanout=4)        0.584   ftop/edp0/Sh4847
    SLICE_X12Y158.X      Tif5x                 0.853   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569528_G
                                                       ftop/edp0/Sh569528
    SLICE_X13Y174.G2     net (fanout=5)        0.966   ftop/edp0/Sh5695
    SLICE_X13Y174.Y      Tilo                  0.561   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X13Y174.F3     net (fanout=1)        0.021   ftop/edp0/Sh6623_SW0_SW0_SW0/O
    SLICE_X13Y174.X      Tilo                  0.562   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623
    SLICE_X13Y185.F1     net (fanout=3)        0.926   ftop/edp0/Sh6623
    SLICE_X13Y185.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_479_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_479
    -------------------------------------------------  ---------------------------
    Total                                     19.725ns (10.051ns logic, 9.674ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_755 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.732ns (Levels of Logic = 13)
  Clock Path Skew:      -0.109ns (0.737 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_755
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X4Y115.G1      net (fanout=4)        0.999   ftop/edp0/Sh4835
    SLICE_X4Y115.X       Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X5Y109.G4      net (fanout=8)        0.806   ftop/edp0/Sh5651
    SLICE_X5Y109.Y       Tilo                  0.561   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643_SW0
    SLICE_X5Y109.F4      net (fanout=1)        0.022   ftop/edp0/Sh6643_SW0/O
    SLICE_X5Y109.X       Tilo                  0.562   ftop/edp0/Sh6643
                                                       ftop/edp0/Sh6643
    SLICE_X4Y94.F2       net (fanout=3)        0.848   ftop/edp0/Sh6643
    SLICE_X4Y94.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<755>
                                                       ftop/edp0/edp_dgdpTx_vec_755_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_755
    -------------------------------------------------  ---------------------------
    Total                                     19.732ns (8.989ns logic, 10.743ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_483 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.689ns (Levels of Logic = 14)
  Clock Path Skew:      -0.126ns (0.720 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_483
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X8Y130.F2      net (fanout=4)        0.306   ftop/edp0/Sh4835
    SLICE_X8Y130.X       Tilo                  0.601   ftop/edp0/N1333
                                                       ftop/edp0/Sh5635_SW0
    SLICE_X9Y116.G2      net (fanout=1)        0.820   ftop/edp0/N1333
    SLICE_X9Y116.Y       Tilo                  0.561   ftop/edp0/N673
                                                       ftop/edp0/Sh5635
    SLICE_X9Y116.F3      net (fanout=6)        0.044   ftop/edp0/Sh5635
    SLICE_X9Y116.X       Tilo                  0.562   ftop/edp0/N673
                                                       ftop/edp0/Sh6627_SW0
    SLICE_X11Y104.G2     net (fanout=1)        0.575   ftop/edp0/N673
    SLICE_X11Y104.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<739>
                                                       ftop/edp0/Sh6627
    SLICE_X11Y101.F2     net (fanout=3)        0.626   ftop/edp0/Sh6627
    SLICE_X11Y101.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<483>
                                                       ftop/edp0/edp_dgdpTx_vec_483_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_483
    -------------------------------------------------  ---------------------------
    Total                                     19.689ns (9.169ns logic, 10.520ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_483 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.683ns (Levels of Logic = 14)
  Clock Path Skew:      -0.126ns (0.720 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_483
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X8Y130.F2      net (fanout=4)        0.306   ftop/edp0/Sh4835
    SLICE_X8Y130.X       Tilo                  0.601   ftop/edp0/N1333
                                                       ftop/edp0/Sh5635_SW0
    SLICE_X9Y116.G2      net (fanout=1)        0.820   ftop/edp0/N1333
    SLICE_X9Y116.Y       Tilo                  0.561   ftop/edp0/N673
                                                       ftop/edp0/Sh5635
    SLICE_X9Y116.F3      net (fanout=6)        0.044   ftop/edp0/Sh5635
    SLICE_X9Y116.X       Tilo                  0.562   ftop/edp0/N673
                                                       ftop/edp0/Sh6627_SW0
    SLICE_X11Y104.G2     net (fanout=1)        0.575   ftop/edp0/N673
    SLICE_X11Y104.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<739>
                                                       ftop/edp0/Sh6627
    SLICE_X11Y101.F2     net (fanout=3)        0.626   ftop/edp0/Sh6627
    SLICE_X11Y101.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<483>
                                                       ftop/edp0/edp_dgdpTx_vec_483_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_483
    -------------------------------------------------  ---------------------------
    Total                                     19.683ns (9.244ns logic, 10.439ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.677ns (Levels of Logic = 14)
  Clock Path Skew:      -0.126ns (0.720 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X8Y130.F2      net (fanout=4)        0.306   ftop/edp0/Sh4835
    SLICE_X8Y130.X       Tilo                  0.601   ftop/edp0/N1333
                                                       ftop/edp0/Sh5635_SW0
    SLICE_X9Y116.G2      net (fanout=1)        0.820   ftop/edp0/N1333
    SLICE_X9Y116.Y       Tilo                  0.561   ftop/edp0/N673
                                                       ftop/edp0/Sh5635
    SLICE_X9Y116.F3      net (fanout=6)        0.044   ftop/edp0/Sh5635
    SLICE_X9Y116.X       Tilo                  0.562   ftop/edp0/N673
                                                       ftop/edp0/Sh6627_SW0
    SLICE_X11Y104.G2     net (fanout=1)        0.575   ftop/edp0/N673
    SLICE_X11Y104.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<739>
                                                       ftop/edp0/Sh6627
    SLICE_X10Y101.F3     net (fanout=3)        0.560   ftop/edp0/Sh6627
    SLICE_X10Y101.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     19.677ns (9.223ns logic, 10.454ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_479 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.677ns (Levels of Logic = 13)
  Clock Path Skew:      -0.122ns (0.556 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_479
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X28Y138.G1     net (fanout=763)      2.152   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>8
    SLICE_X28Y138.F1     net (fanout=1)        0.818   ftop/edp0/x__h55198_and0012<3>8/O
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X19Y143.G1     net (fanout=4)        1.536   ftop/edp0/x__h55198<33>
    SLICE_X19Y143.X      Tif5x                 0.791   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403531_F
                                                       ftop/edp0/Sh403531
    SLICE_X13Y150.F4     net (fanout=4)        1.661   ftop/edp0/Sh4035
    SLICE_X13Y150.X      Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484732_G
                                                       ftop/edp0/Sh484732
    SLICE_X12Y158.F1     net (fanout=4)        0.584   ftop/edp0/Sh4847
    SLICE_X12Y158.X      Tif5x                 0.853   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569528_G
                                                       ftop/edp0/Sh569528
    SLICE_X13Y174.G2     net (fanout=5)        0.966   ftop/edp0/Sh5695
    SLICE_X13Y174.Y      Tilo                  0.561   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X13Y174.F3     net (fanout=1)        0.021   ftop/edp0/Sh6623_SW0_SW0_SW0/O
    SLICE_X13Y174.X      Tilo                  0.562   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623
    SLICE_X13Y185.F1     net (fanout=3)        0.926   ftop/edp0/Sh6623
    SLICE_X13Y185.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_479_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_479
    -------------------------------------------------  ---------------------------
    Total                                     19.677ns (8.853ns logic, 10.824ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.671ns (Levels of Logic = 14)
  Clock Path Skew:      -0.126ns (0.720 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X30Y139.F1     net (fanout=763)      2.150   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X30Y139.X      Tilo                  0.601   ftop/edp0/x__h55198_and0013<7>8
                                                       ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.G3     net (fanout=1)        1.611   ftop/edp0/x__h55198_and0013<7>8
    SLICE_X21Y142.Y      Tilo                  0.561   ftop/edp0/N1649
                                                       ftop/edp0/x__h55198_and0013<7>60
    SLICE_X15Y144.G1     net (fanout=4)        1.443   ftop/edp0/x__h55198<27>
    SLICE_X15Y144.X      Tif5x                 0.791   ftop/edp0/Sh4027
                                                       ftop/edp0/Sh402731_F
                                                       ftop/edp0/Sh402731
    SLICE_X10Y131.F3     net (fanout=4)        0.785   ftop/edp0/Sh4027
    SLICE_X10Y131.X      Tif5x                 0.853   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483528_G
                                                       ftop/edp0/Sh483528
    SLICE_X8Y130.F2      net (fanout=4)        0.306   ftop/edp0/Sh4835
    SLICE_X8Y130.X       Tilo                  0.601   ftop/edp0/N1333
                                                       ftop/edp0/Sh5635_SW0
    SLICE_X9Y116.G2      net (fanout=1)        0.820   ftop/edp0/N1333
    SLICE_X9Y116.Y       Tilo                  0.561   ftop/edp0/N673
                                                       ftop/edp0/Sh5635
    SLICE_X9Y116.F3      net (fanout=6)        0.044   ftop/edp0/Sh5635
    SLICE_X9Y116.X       Tilo                  0.562   ftop/edp0/N673
                                                       ftop/edp0/Sh6627_SW0
    SLICE_X11Y104.G2     net (fanout=1)        0.575   ftop/edp0/N673
    SLICE_X11Y104.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<739>
                                                       ftop/edp0/Sh6627
    SLICE_X10Y101.F3     net (fanout=3)        0.560   ftop/edp0/Sh6627
    SLICE_X10Y101.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (9.298ns logic, 10.373ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_479 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.671ns (Levels of Logic = 13)
  Clock Path Skew:      -0.122ns (0.556 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_479
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X28Y138.G1     net (fanout=763)      2.152   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>8
    SLICE_X28Y138.F1     net (fanout=1)        0.818   ftop/edp0/x__h55198_and0012<3>8/O
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X19Y143.G1     net (fanout=4)        1.536   ftop/edp0/x__h55198<33>
    SLICE_X19Y143.X      Tif5x                 0.791   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403531_F
                                                       ftop/edp0/Sh403531
    SLICE_X13Y150.F4     net (fanout=4)        1.661   ftop/edp0/Sh4035
    SLICE_X13Y150.X      Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484732_G
                                                       ftop/edp0/Sh484732
    SLICE_X12Y158.F1     net (fanout=4)        0.584   ftop/edp0/Sh4847
    SLICE_X12Y158.X      Tif5x                 0.853   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569528_G
                                                       ftop/edp0/Sh569528
    SLICE_X13Y174.G2     net (fanout=5)        0.966   ftop/edp0/Sh5695
    SLICE_X13Y174.Y      Tilo                  0.561   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X13Y174.F3     net (fanout=1)        0.021   ftop/edp0/Sh6623_SW0_SW0_SW0/O
    SLICE_X13Y174.X      Tilo                  0.562   ftop/edp0/Sh6623
                                                       ftop/edp0/Sh6623
    SLICE_X13Y185.F1     net (fanout=3)        0.926   ftop/edp0/Sh6623
    SLICE_X13Y185.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_479_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_479
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (8.928ns logic, 10.743ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_484 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.564ns (Levels of Logic = 16)
  Clock Path Skew:      -0.227ns (0.451 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_484
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X26Y143.F2     net (fanout=14)       0.364   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X26Y143.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X22Y140.G3     net (fanout=2)        0.483   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X22Y140.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X22Y140.F4     net (fanout=2)        0.045   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X22Y140.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1_1
    SLICE_X20Y136.G3     net (fanout=10)       0.547   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
    SLICE_X20Y136.Y      Tilo                  0.616   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X23Y145.G1     net (fanout=43)       1.928   ftop/edp0/N184
    SLICE_X23Y145.Y      Tilo                  0.561   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>15
    SLICE_X23Y145.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0013<4>15/O
    SLICE_X23Y145.X      Tilo                  0.562   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>17
    SLICE_X23Y131.G4     net (fanout=4)        0.830   ftop/edp0/x__h55198<24>
    SLICE_X23Y131.X      Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X21Y123.F4     net (fanout=4)        0.714   ftop/edp0/Sh4024
    SLICE_X21Y123.X      Tif5x                 0.791   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483632_G
                                                       ftop/edp0/Sh483632
    SLICE_X20Y115.G4     net (fanout=4)        0.538   ftop/edp0/Sh4836
    SLICE_X20Y115.Y      Tilo                  0.616   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636_SW0
    SLICE_X20Y115.F1     net (fanout=1)        0.610   ftop/edp0/Sh5636_SW0/O
    SLICE_X20Y115.X      Tilo                  0.601   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636
    SLICE_X23Y114.G3     net (fanout=7)        0.638   ftop/edp0/Sh5636
    SLICE_X23Y114.X      Tif5x                 0.791   ftop/edp0/Sh6628
                                                       ftop/edp0/Sh6628_F
                                                       ftop/edp0/Sh6628
    SLICE_X26Y114.G4     net (fanout=3)        0.842   ftop/edp0/Sh6628
    SLICE_X26Y114.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<485>
                                                       ftop/edp0/edp_dgdpTx_vec_484_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_484
    -------------------------------------------------  ---------------------------
    Total                                     19.564ns (10.733ns logic, 8.831ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_484 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.558ns (Levels of Logic = 16)
  Clock Path Skew:      -0.227ns (0.451 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_484
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X26Y143.F2     net (fanout=14)       0.364   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X26Y143.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X22Y140.G3     net (fanout=2)        0.483   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X22Y140.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X22Y140.F4     net (fanout=2)        0.045   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X22Y140.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1_1
    SLICE_X20Y136.G3     net (fanout=10)       0.547   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<4>1
    SLICE_X20Y136.Y      Tilo                  0.616   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X23Y145.G1     net (fanout=43)       1.928   ftop/edp0/N184
    SLICE_X23Y145.Y      Tilo                  0.561   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>15
    SLICE_X23Y145.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0013<4>15/O
    SLICE_X23Y145.X      Tilo                  0.562   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>17
    SLICE_X23Y131.G4     net (fanout=4)        0.830   ftop/edp0/x__h55198<24>
    SLICE_X23Y131.X      Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X21Y123.F4     net (fanout=4)        0.714   ftop/edp0/Sh4024
    SLICE_X21Y123.X      Tif5x                 0.791   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483632_G
                                                       ftop/edp0/Sh483632
    SLICE_X20Y115.G4     net (fanout=4)        0.538   ftop/edp0/Sh4836
    SLICE_X20Y115.Y      Tilo                  0.616   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636_SW0
    SLICE_X20Y115.F1     net (fanout=1)        0.610   ftop/edp0/Sh5636_SW0/O
    SLICE_X20Y115.X      Tilo                  0.601   ftop/edp0/Sh5636
                                                       ftop/edp0/Sh5636
    SLICE_X23Y114.G3     net (fanout=7)        0.638   ftop/edp0/Sh5636
    SLICE_X23Y114.X      Tif5x                 0.791   ftop/edp0/Sh6628
                                                       ftop/edp0/Sh6628_F
                                                       ftop/edp0/Sh6628
    SLICE_X26Y114.G4     net (fanout=3)        0.842   ftop/edp0/Sh6628
    SLICE_X26Y114.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<485>
                                                       ftop/edp0/edp_dgdpTx_vec_484_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_484
    -------------------------------------------------  ---------------------------
    Total                                     19.558ns (10.808ns logic, 8.750ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_191 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.700ns (Levels of Logic = 14)
  Clock Path Skew:      -0.072ns (0.606 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X12Y140.G1     net (fanout=763)      1.369   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X12Y140.Y      Tilo                  0.616   ftop/edp0/N4946
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X12Y134.G1     net (fanout=23)       1.290   ftop/edp0/N167
    SLICE_X12Y134.Y      Tilo                  0.616   ftop/edp0/x__h55198<143>
                                                       ftop/edp0/x__h55198_and0001<3>_SW1
    SLICE_X12Y134.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0001<3>_SW1/O
    SLICE_X12Y134.X      Tilo                  0.601   ftop/edp0/x__h55198<143>
                                                       ftop/edp0/x__h55198_and0001<3>
    SLICE_X6Y137.G2      net (fanout=4)        0.612   ftop/edp0/x__h55198<143>
    SLICE_X6Y137.X       Tif5x                 0.853   ftop/edp0/Sh4143
                                                       ftop/edp0/Sh4143_F
                                                       ftop/edp0/Sh4143
    SLICE_X5Y150.G1      net (fanout=4)        1.411   ftop/edp0/Sh4143
    SLICE_X5Y150.X       Tif5x                 0.791   ftop/edp0/Sh4943
                                                       ftop/edp0/Sh494328_F
                                                       ftop/edp0/Sh494328
    SLICE_X6Y166.G1      net (fanout=5)        1.939   ftop/edp0/Sh4943
    SLICE_X6Y166.Y       Tilo                  0.616   ftop/edp0/N4506
                                                       ftop/edp0/Sh57911
    SLICE_X7Y172.G4      net (fanout=5)        0.535   ftop/edp0/Sh5791
    SLICE_X7Y172.Y       Tilo                  0.561   ftop/edp0/Sh6591
                                                       ftop/edp0/Sh6591_SW0_SW0
    SLICE_X7Y172.F4      net (fanout=1)        0.280   ftop/edp0/Sh6591_SW0_SW0/O
    SLICE_X7Y172.X       Tilo                  0.562   ftop/edp0/Sh6591
                                                       ftop/edp0/Sh6591
    SLICE_X5Y187.F3      net (fanout=3)        0.775   ftop/edp0/Sh6591
    SLICE_X5Y187.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_191_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_191
    -------------------------------------------------  ---------------------------
    Total                                     19.700ns (9.294ns logic, 10.406ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_191 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.694ns (Levels of Logic = 14)
  Clock Path Skew:      -0.072ns (0.606 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.YQ     Tcko                  0.596   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X28Y145.G4     net (fanout=3)        0.341   ftop/edp0/dpControl<2>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X25Y140.G2     net (fanout=14)       0.890   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X25Y140.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<1>
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X12Y140.G1     net (fanout=763)      1.369   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X12Y140.Y      Tilo                  0.616   ftop/edp0/N4946
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X12Y134.G1     net (fanout=23)       1.290   ftop/edp0/N167
    SLICE_X12Y134.Y      Tilo                  0.616   ftop/edp0/x__h55198<143>
                                                       ftop/edp0/x__h55198_and0001<3>_SW1
    SLICE_X12Y134.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_and0001<3>_SW1/O
    SLICE_X12Y134.X      Tilo                  0.601   ftop/edp0/x__h55198<143>
                                                       ftop/edp0/x__h55198_and0001<3>
    SLICE_X6Y137.G2      net (fanout=4)        0.612   ftop/edp0/x__h55198<143>
    SLICE_X6Y137.X       Tif5x                 0.853   ftop/edp0/Sh4143
                                                       ftop/edp0/Sh4143_F
                                                       ftop/edp0/Sh4143
    SLICE_X5Y150.G1      net (fanout=4)        1.411   ftop/edp0/Sh4143
    SLICE_X5Y150.X       Tif5x                 0.791   ftop/edp0/Sh4943
                                                       ftop/edp0/Sh494328_F
                                                       ftop/edp0/Sh494328
    SLICE_X6Y166.G1      net (fanout=5)        1.939   ftop/edp0/Sh4943
    SLICE_X6Y166.Y       Tilo                  0.616   ftop/edp0/N4506
                                                       ftop/edp0/Sh57911
    SLICE_X7Y172.G4      net (fanout=5)        0.535   ftop/edp0/Sh5791
    SLICE_X7Y172.Y       Tilo                  0.561   ftop/edp0/Sh6591
                                                       ftop/edp0/Sh6591_SW0_SW0
    SLICE_X7Y172.F4      net (fanout=1)        0.280   ftop/edp0/Sh6591_SW0_SW0/O
    SLICE_X7Y172.X       Tilo                  0.562   ftop/edp0/Sh6591
                                                       ftop/edp0/Sh6591
    SLICE_X5Y187.F3      net (fanout=3)        0.775   ftop/edp0/Sh6591
    SLICE_X5Y187.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_191_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_191
    -------------------------------------------------  ---------------------------
    Total                                     19.694ns (9.369ns logic, 10.325ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_400 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.712ns (Levels of Logic = 16)
  Clock Path Skew:      -0.044ns (0.634 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_400
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.G4     net (fanout=14)       0.661   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X20Y136.Y      Tilo                  0.616   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X23Y145.G1     net (fanout=43)       1.928   ftop/edp0/N184
    SLICE_X23Y145.Y      Tilo                  0.561   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>15
    SLICE_X23Y145.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0013<4>15/O
    SLICE_X23Y145.X      Tilo                  0.562   ftop/edp0/x__h55198<24>
                                                       ftop/edp0/x__h55198_and0013<4>17
    SLICE_X23Y131.G4     net (fanout=4)        0.830   ftop/edp0/x__h55198<24>
    SLICE_X23Y131.X      Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X20Y128.F1     net (fanout=4)        0.407   ftop/edp0/Sh4024
    SLICE_X20Y128.X      Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483230_G
                                                       ftop/edp0/Sh483230
    SLICE_X10Y134.F4     net (fanout=4)        1.321   ftop/edp0/Sh4832
    SLICE_X10Y134.X      Tif5x                 0.853   ftop/edp0/Sh5680
                                                       ftop/edp0/Sh568028_G
                                                       ftop/edp0/Sh568028
    SLICE_X8Y134.F1      net (fanout=4)        0.377   ftop/edp0/Sh5680
    SLICE_X8Y134.X       Tilo                  0.601   ftop/edp0/N2180
                                                       ftop/edp0/Sh6544_SW0_SW0
    SLICE_X1Y141.G4      net (fanout=1)        0.953   ftop/edp0/N2180
    SLICE_X1Y141.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<656>
                                                       ftop/edp0/Sh6544
    SLICE_X1Y143.F2      net (fanout=3)        0.361   ftop/edp0/Sh6544
    SLICE_X1Y143.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<400>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7881<0>321
                                                       ftop/edp0/edp_dgdpTx_vec_400
    -------------------------------------------------  ---------------------------
    Total                                     19.712ns (10.654ns logic, 9.058ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_773 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.579ns (Levels of Logic = 17)
  Clock Path Skew:      -0.172ns (0.506 - 0.678)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_773
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.XQ     Tcko                  0.521   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X28Y145.G1     net (fanout=3)        0.422   ftop/edp0/dpControl<3>
    SLICE_X28Y145.Y      Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X28Y145.F3     net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X28Y145.X      Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y146.G3     net (fanout=3)        0.678   ftop/edp0/N1499
    SLICE_X27Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X26Y146.G2     net (fanout=4)        0.149   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X26Y146.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X24Y147.G3     net (fanout=14)       0.337   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X24Y147.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X25Y141.G3     net (fanout=19)       0.569   ftop/edp0/N197
    SLICE_X25Y141.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1
    SLICE_X25Y141.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>_SW1/O
    SLICE_X25Y141.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X22Y137.G4     net (fanout=14)       0.657   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6342<3>
    SLICE_X22Y137.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X19Y141.G4     net (fanout=39)       0.651   ftop/edp0/N143
    SLICE_X19Y141.Y      Tilo                  0.561   ftop/edp0/x__h55198<60>
                                                       ftop/edp0/x__h55198_and0009<0>25_SW0
    SLICE_X19Y141.F3     net (fanout=1)        0.285   ftop/edp0/x__h55198_and0009<0>25_SW0/O
    SLICE_X19Y141.X      Tilo                  0.562   ftop/edp0/x__h55198<60>
                                                       ftop/edp0/x__h55198_and0009<0>25
    SLICE_X21Y146.F4     net (fanout=4)        1.134   ftop/edp0/x__h55198<60>
    SLICE_X21Y146.X      Tilo                  0.562   ftop/edp0/Sh4061
                                                       ftop/edp0/Sh4061
    SLICE_X25Y132.G3     net (fanout=4)        1.416   ftop/edp0/Sh4061
    SLICE_X25Y132.X      Tif5x                 0.791   ftop/edp0/Sh4869
                                                       ftop/edp0/Sh486931_F
                                                       ftop/edp0/Sh486931
    SLICE_X26Y127.G3     net (fanout=4)        0.532   ftop/edp0/Sh4869
    SLICE_X26Y127.X      Tif5x                 0.853   ftop/edp0/Sh5669
                                                       ftop/edp0/Sh566928_F
                                                       ftop/edp0/Sh566928
    SLICE_X28Y119.G4     net (fanout=4)        0.952   ftop/edp0/Sh5669
    SLICE_X28Y119.Y      Tilo                  0.616   ftop/edp0/Sh6661
                                                       ftop/edp0/Sh6661_SW0
    SLICE_X28Y119.F4     net (fanout=1)        0.293   ftop/edp0/Sh6661_SW0/O
    SLICE_X28Y119.X      Tilo                  0.601   ftop/edp0/Sh6661
                                                       ftop/edp0/Sh6661
    SLICE_X30Y116.G3     net (fanout=3)        0.338   ftop/edp0/Sh6661
    SLICE_X30Y116.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<773>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<3>_SW0
    SLICE_X30Y116.F4     net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<3>_SW0/O
    SLICE_X30Y116.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<773>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<3>
                                                       ftop/edp0/edp_dgdpTx_vec_773
    -------------------------------------------------  ---------------------------
    Total                                     19.579ns (11.088ns logic, 8.491ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.575 - 0.483)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y42.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X110Y42.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X110Y42.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.575 - 0.483)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y42.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X110Y42.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X110Y42.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.520 - 0.421)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X42Y79.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X42Y79.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.520 - 0.421)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X42Y79.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X42Y79.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.445 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y59.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X68Y59.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X68Y59.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.163ns (0.953 - 0.790)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.YQ      Tcko                  0.477   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X48Y41.BY      net (fanout=2)        0.332   ftop/cp/td<10>
    SLICE_X48Y41.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.347ns logic, 0.332ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.445 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y59.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X68Y59.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X68Y59.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.163ns (0.953 - 0.790)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.YQ      Tcko                  0.477   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X48Y41.BY      net (fanout=2)        0.332   ftop/cp/td<10>
    SLICE_X48Y41.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.348ns logic, 0.332ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.805 - 0.743)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y71.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X38Y72.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X38Y72.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.805 - 0.743)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y71.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X38Y72.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X38Y72.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.329 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y69.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X78Y71.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X78Y71.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.329 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y69.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X78Y71.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X78Y71.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_21 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.406 - 0.341)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_21 to ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y185.XQ     Tcko                  0.396   ftop/pat0_wsiM0_MData<9>
                                                       ftop/pat0/wsiM_reqFifo_q_0_21
    SLICE_X68Y184.BY     net (fanout=2)        0.326   ftop/pat0_wsiM0_MData<9>
    SLICE_X68Y184.CLK    Tdh         (-Th)     0.130   ftop/sma0/wsiS_reqFifo/_varindex0000<21>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_21 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.406 - 0.341)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_21 to ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y185.XQ     Tcko                  0.396   ftop/pat0_wsiM0_MData<9>
                                                       ftop/pat0/wsiM_reqFifo_q_0_21
    SLICE_X68Y184.BY     net (fanout=2)        0.326   ftop/pat0_wsiM0_MData<9>
    SLICE_X68Y184.CLK    Tdh         (-Th)     0.129   ftop/sma0/wsiS_reqFifo/_varindex0000<21>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.336 - 0.271)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_3
    SLICE_X94Y13.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X94Y13.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.266ns logic, 0.327ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.541 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y47.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X108Y47.BY     net (fanout=3)        0.341   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.336 - 0.271)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_3
    SLICE_X94Y13.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X94Y13.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.267ns logic, 0.327ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.541 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y47.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X108Y47.BY     net (fanout=3)        0.341   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.499 - 0.418)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y26.YQ      Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X40Y26.BY      net (fanout=2)        0.326   ftop/cp/td<2>
    SLICE_X40Y26.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.499 - 0.418)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y26.YQ      Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X40Y26.BY      net (fanout=2)        0.326   ftop/cp/td<2>
    SLICE_X40Y26.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_11/SR
  Location pin: SLICE_X10Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_11/SR
  Location pin: SLICE_X10Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_10/SR
  Location pin: SLICE_X10Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_10/SR
  Location pin: SLICE_X10Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_5/SR
  Location pin: SLICE_X102Y1.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_5/SR
  Location pin: SLICE_X102Y1.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_4/SR
  Location pin: SLICE_X102Y1.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_4/SR
  Location pin: SLICE_X102Y1.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_13/SR
  Location pin: SLICE_X12Y65.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_13/SR
  Location pin: SLICE_X12Y65.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_12/SR
  Location pin: SLICE_X12Y65.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_12/SR
  Location pin: SLICE_X12Y65.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_7/SR
  Location pin: SLICE_X102Y0.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_7/SR
  Location pin: SLICE_X102Y0.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_6/SR
  Location pin: SLICE_X102Y0.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_6/SR
  Location pin: SLICE_X102Y0.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_15/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_15/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_14/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_14/SR
  Location pin: SLICE_X12Y64.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.931ns|            0|            0|            2|    134010362|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.457ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.863ns|          N/A|            0|            0|    134010361|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.169|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.847|         |    3.392|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.863|         |         |         |
sys0_clkp      |   19.863|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.863|         |         |         |
sys0_clkp      |   19.863|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 134026585 paths, 0 nets, and 105424 connections

Design statistics:
   Minimum period:  19.863ns{1}   (Maximum frequency:  50.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 10 17:21:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 841 MB



