digraph "CFG for '_Z6kernelPiS_S_' function" {
	label="CFG for '_Z6kernelPiS_S_' function";

	Node0x56e14a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = icmp slt i32 %12, 1048576\l  br i1 %13, label %14, label %46\l|{<s0>T|<s1>F}}"];
	Node0x56e14a0:s0 -> Node0x56e2240;
	Node0x56e14a0:s1 -> Node0x56e3440;
	Node0x56e2240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = add nsw i32 %12, 1\l  %16 = srem i32 %15, 256\l  %17 = add nsw i32 %12, 2\l  %18 = srem i32 %17, 256\l  %19 = sext i32 %12 to i64\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %19\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %22 = sext i32 %16 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %25 = add nsw i32 %24, %21\l  %26 = sext i32 %18 to i64\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %29 = add nsw i32 %25, %28\l  %30 = sitofp i32 %29 to float\l  %31 = fdiv contract float %30, 3.000000e+00\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %19\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %22\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %36 = add nsw i32 %35, %33\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %26\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %39 = add nsw i32 %36, %38\l  %40 = sitofp i32 %39 to float\l  %41 = fdiv contract float %40, 3.000000e+00\l  %42 = fadd contract float %31, %41\l  %43 = fmul contract float %42, 5.000000e-01\l  %44 = fptosi float %43 to i32\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %19\l  store i32 %44, i32 addrspace(1)* %45, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x56e2240 -> Node0x56e3440;
	Node0x56e3440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
