
vlogan -sverilog  /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/verilog/sc9_cmos10lpe_base_hvt.v ccs0001_tb.v padring_tb.v   $PROJECT_MODULES/ccs00xx_defines/rtl/ccs0001_define.v $PROJECT_MODULES/chiplib/rtl/chiplib.v  $PROJECT_MODULES/hwrot/rtl/ccs0001.v $PROJECT_MODULES/padring/rtl/padring.v $PROJECT_MODULES/padring/rtl/rgo_csm65_25v33_50.v  $PROJECT_MODULES/chip_core/rtl/chip_core.v $PROJECT_MODULES/chip_core/rtl/CORTEXM0DS_wrap.v $PROJECT_MODULES/cortexm0/rtl/CORTEXM0DS.v $PROJECT_MODULES/cortexm0/rtl/cortexm0ds_logic.v $PROJECT_MODULES/uartm/rtl/uartm.v $PROJECT_MODULES/uartm/rtl/uartm_ahb.v  $PROJECT_MODULES/uartm/rtl/uartm_rx.v $PROJECT_MODULES/uartm/rtl/uartm_tx.v $PROJECT_MODULES/chip_core/rtl/gpcfg.v $PROJECT_MODULES/memss/rtl/sram_wrap.v $PROJECT_MODULES/memss/rtl/sram_sp_hde_64k.v   $PROJECT_MODULES/ahb_ic/rtl/ahb_ic.v $PROJECT_MODULES/memss/rtl/pram.v $PROJECT_MODULES/gpio/rtl/gpio.v $PROJECT_MODULES/uarts/rtl/uarts.v $PROJECT_MODULES/uarts/rtl/uarts_tx.v $PROJECT_MODULES/uarts/rtl/uarts_rx.v $PROJECT_MODULES/timer/rtl/timer.v  +incdir+/home/projects/vlsi/hwrot/design/modules/uartm/rtl  +incdir+/home/projects/vlsi/hwrot/design/modules/uarts/rtl  | tee vlogan.log


