<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Sep 13 17:42:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 5 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk3 [get_nets \ufo_module/toggle_s1_N_67]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 10.000000 -name clk2 [get_nets trigger_p_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.282ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ufo_module/toggle_120  (from trigger_p_c +)
   Destination:    FD1S3AX    D              \ufo_module/toggle_120  (to trigger_p_c +)

   Delay:                   6.442ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      6.442ns data_path \ufo_module/toggle_120 to \ufo_module/toggle_120 meets
     10.000ns delay constraint less
      0.276ns L_S requirement (totaling 9.724ns) by 3.282ns

 Path Details: \ufo_module/toggle_120 to \ufo_module/toggle_120

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/toggle_120 (from trigger_p_c)
Route         4   e 2.891                                  \ufo_module/toggle
LUT4        ---     0.848              A to Z              \ufo_module/toggle_I_0_131_1_lut
Route         1   e 1.940                                  \ufo_module/toggle_N_66
                  --------
                    6.442  (25.0% logic, 75.0% route), 2 logic levels.

Report: 6.718 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk1 [get_nets clk_c]
            1083 items scored, 900 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ufo_module/led_arm__i4  (from clk_c +)
   Destination:    FD1P3IX    SP             \ufo_module/led_arm__i4  (to clk_c +)

   Delay:                  18.974ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

     18.974ns data_path \ufo_module/led_arm__i4 to \ufo_module/led_arm__i4 violates
     10.000ns delay constraint less
      0.490ns LCE_S requirement (totaling 9.510ns) by 9.464ns

 Path Details: \ufo_module/led_arm__i4 to \ufo_module/led_arm__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/led_arm__i4 (from clk_c)
Route         2   e 2.475                                  \ufo_module/led_arm[4]
LUT4        ---     0.848              B to Z              \ufo_module/i1_2_lut_adj_39
Route         1   e 1.940                                  \ufo_module/n1230
LUT4        ---     0.848              A to Z              \ufo_module/i1_4_lut_adj_37
Route         6   e 3.015                                  \ufo_module/fire
LUT4        ---     0.848              B to Z              \ufo_module/i559_2_lut_rep_9
Route        26   e 4.202                                  n1383
LUT4        ---     0.848              B to Z              i91_4_lut
Route         8   e 3.187                                  clk_c_enable_19
                  --------
                   18.974  (21.9% logic, 78.1% route), 5 logic levels.


Error:  The following path violates requirements by 9.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ufo_module/led_arm__i4  (from clk_c +)
   Destination:    FD1P3IX    SP             \ufo_module/led_arm__i3  (to clk_c +)

   Delay:                  18.974ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

     18.974ns data_path \ufo_module/led_arm__i4 to \ufo_module/led_arm__i3 violates
     10.000ns delay constraint less
      0.490ns LCE_S requirement (totaling 9.510ns) by 9.464ns

 Path Details: \ufo_module/led_arm__i4 to \ufo_module/led_arm__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/led_arm__i4 (from clk_c)
Route         2   e 2.475                                  \ufo_module/led_arm[4]
LUT4        ---     0.848              B to Z              \ufo_module/i1_2_lut_adj_39
Route         1   e 1.940                                  \ufo_module/n1230
LUT4        ---     0.848              A to Z              \ufo_module/i1_4_lut_adj_37
Route         6   e 3.015                                  \ufo_module/fire
LUT4        ---     0.848              B to Z              \ufo_module/i559_2_lut_rep_9
Route        26   e 4.202                                  n1383
LUT4        ---     0.848              B to Z              i91_4_lut
Route         8   e 3.187                                  clk_c_enable_19
                  --------
                   18.974  (21.9% logic, 78.1% route), 5 logic levels.


Error:  The following path violates requirements by 9.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ufo_module/led_arm__i4  (from clk_c +)
   Destination:    FD1P3IX    SP             \ufo_module/led_arm__i2  (to clk_c +)

   Delay:                  18.974ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

     18.974ns data_path \ufo_module/led_arm__i4 to \ufo_module/led_arm__i2 violates
     10.000ns delay constraint less
      0.490ns LCE_S requirement (totaling 9.510ns) by 9.464ns

 Path Details: \ufo_module/led_arm__i4 to \ufo_module/led_arm__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/led_arm__i4 (from clk_c)
Route         2   e 2.475                                  \ufo_module/led_arm[4]
LUT4        ---     0.848              B to Z              \ufo_module/i1_2_lut_adj_39
Route         1   e 1.940                                  \ufo_module/n1230
LUT4        ---     0.848              A to Z              \ufo_module/i1_4_lut_adj_37
Route         6   e 3.015                                  \ufo_module/fire
LUT4        ---     0.848              B to Z              \ufo_module/i559_2_lut_rep_9
Route        26   e 4.202                                  n1383
LUT4        ---     0.848              B to Z              i91_4_lut
Route         8   e 3.187                                  clk_c_enable_19
                  --------
                   18.974  (21.9% logic, 78.1% route), 5 logic levels.


Error:  The following path violates requirements by 9.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ufo_module/led_arm__i4  (from clk_c +)
   Destination:    FD1P3IX    SP             \ufo_module/led_arm__i1  (to clk_c +)

   Delay:                  18.974ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

     18.974ns data_path \ufo_module/led_arm__i4 to \ufo_module/led_arm__i1 violates
     10.000ns delay constraint less
      0.490ns LCE_S requirement (totaling 9.510ns) by 9.464ns

 Path Details: \ufo_module/led_arm__i4 to \ufo_module/led_arm__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/led_arm__i4 (from clk_c)
Route         2   e 2.475                                  \ufo_module/led_arm[4]
LUT4        ---     0.848              B to Z              \ufo_module/i1_2_lut_adj_39
Route         1   e 1.940                                  \ufo_module/n1230
LUT4        ---     0.848              A to Z              \ufo_module/i1_4_lut_adj_37
Route         6   e 3.015                                  \ufo_module/fire
LUT4        ---     0.848              B to Z              \ufo_module/i559_2_lut_rep_9
Route        26   e 4.202                                  n1383
LUT4        ---     0.848              B to Z              i91_4_lut
Route         8   e 3.187                                  clk_c_enable_19
                  --------
                   18.974  (21.9% logic, 78.1% route), 5 logic levels.


Error:  The following path violates requirements by 9.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ufo_module/led_arm__i4  (from clk_c +)
   Destination:    FD1P3IX    SP             \ufo_module/led_arm__i5  (to clk_c +)

   Delay:                  18.974ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

     18.974ns data_path \ufo_module/led_arm__i4 to \ufo_module/led_arm__i5 violates
     10.000ns delay constraint less
      0.490ns LCE_S requirement (totaling 9.510ns) by 9.464ns

 Path Details: \ufo_module/led_arm__i4 to \ufo_module/led_arm__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.763             CK to Q              \ufo_module/led_arm__i4 (from clk_c)
Route         2   e 2.475                                  \ufo_module/led_arm[4]
LUT4        ---     0.848              B to Z              \ufo_module/i1_2_lut_adj_39
Route         1   e 1.940                                  \ufo_module/n1230
LUT4        ---     0.848              A to Z              \ufo_module/i1_4_lut_adj_37
Route         6   e 3.015                                  \ufo_module/fire
LUT4        ---     0.848              B to Z              \ufo_module/i559_2_lut_rep_9
Route        26   e 4.202                                  n1383
LUT4        ---     0.848              B to Z              i91_4_lut
Route         8   e 3.187                                  clk_c_enable_19
                  --------
                   18.974  (21.9% logic, 78.1% route), 5 logic levels.

Warning: 19.464 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets \ufo_module/armed_N_71]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk3 [get_nets                          |             |             |
\ufo_module/toggle_s1_N_67]             |            -|            -|     0  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk2 [get_nets trigger_p_c]             |    10.000 ns|     6.718 ns|     2  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets clk_c]                   |    10.000 ns|    19.464 ns|     5 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets \ufo_module/armed_N_71]  |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_c_enable_19                         |       8|     480|     53.33%
                                        |        |        |
\ufo_module/fire                        |       6|     400|     44.44%
                                        |        |        |
n108                                    |       1|     344|     38.22%
                                        |        |        |
n1383                                   |      26|     272|     30.22%
                                        |        |        |
\ufo_module/n1238                       |       1|     200|     22.22%
                                        |        |        |
\ufo_module/n102                        |       1|     168|     18.67%
                                        |        |        |
\ufo_module/n105                        |       1|     168|     18.67%
                                        |        |        |
\ufo_module/clk_c_enable_25             |      16|     128|     14.22%
                                        |        |        |
\ufo_module/n1230                       |       1|     100|     11.11%
                                        |        |        |
\ufo_module/n1236                       |       1|     100|     11.11%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 900  Score: 4828852

Constraints cover  1084 paths, 112 nets, and 317 connections (82.6% coverage)


Peak memory: 224645120 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
