Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/a-l-r/co/src/src/include -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/a-l-r/co/src/project/single_cycle_tb_isim_beh.exe -prj /home/a-l-r/co/src/project/single_cycle_tb_beh.prj work.single_cycle_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/rf.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/pc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/npc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/mux.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/im.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/ext.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/dm.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/alu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/single-cycle.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/cpu/mips.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../tests/cpu/single-cycle/single-cycle_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83556 KB
Fuse CPU Usage: 840 ms
Compiling module control
Compiling module npc
Compiling module pc
Compiling module im
Compiling module mux4
Compiling module rf
Compiling module ext
Compiling module mux2
Compiling module alu
Compiling module dm
Compiling module mips
Compiling module single_cycle_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable /home/a-l-r/co/src/project/single_cycle_tb_isim_beh.exe
Fuse Memory Usage: 1169056 KB
Fuse CPU Usage: 890 ms
GCC CPU Usage: 1270 ms
