verilog work "../../hdl/verilog/DesignProcessingElement.v"
verilog work "../../hdl/verilog/DesignLevel2CU.v"
vhdl proc_common_v3_00_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v3_00_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
verilog work "../../hdl/verilog/DesignLevel1CU.v"
vhdl proc_common_v3_00_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vhdl proc_common_v3_00_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
verilog work "../../hdl/verilog/DesignDRAM_ComputationalBlock.v"
verilog work "../../hdl/verilog/DesignCounterBlock.v"
vhdl proc_common_v3_00_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"
verilog work "../../hdl/verilog/TheController.v"
verilog work "../../hdl/verilog/DesignAGU.v"
verilog work "../../hdl/verilog/DATAPATH.v"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"
verilog work "../../hdl/verilog/TheProcessingBlock.v"
verilog work "ipcore_dir/BRAM_0.v"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../../../../../../Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"
verilog work "../../hdl/verilog/user_logic.v"
vhdl work "../../hdl/vhdl/bf_16x16.vhd"
