# Computer Architecture
SystemVerilog project which implements a 5-stage pipeline processor using RISC-V Instruction Set

![Banner](https://github.com/christoschatz/School-Projects/blob/main/Computer%20Architecture/screenshots/processor.png)

# Lab 1:

- Implement MUL and MULHU functions


# Lab 2:

- Create tic-tac-toe game for two players using FPGA and display the game status on VGA monitor

![Banner](https://github.com/christoschatz/School-Projects/blob/main/Integrated%20Circuits/screenshots/tic-tac-toe.png)

# Lab 3:

- Extend the functionality of tic-tac-toe game so that the user can play against the computer

