{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488505602894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488505602904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 19:46:42 2017 " "Processing started: Thu Mar 02 19:46:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488505602904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488505602904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lc3 -c lc3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lc3 -c lc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488505602904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488505603451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "E:/lab6 week2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/lab6 week2/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611474 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/lab6 week2/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zxt.sv 1 1 " "Found 1 design units, including 1 entities, in source file zxt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zext " "Found entity 1: zext" {  } { { "zxt.sv" "" { Text "E:/lab6 week2/zxt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/lab6 week2/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "E:/lab6 week2/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/lab6 week2/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(95) " "Verilog HDL information at ISDU.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/lab6 week2/ISDU.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488505611543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/lab6 week2/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/lab6 week2/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488505611549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/lab6 week2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "datapath.sv" "" { Text "E:/lab6 week2/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488505611553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "E:/lab6 week2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.sv" "" { Text "E:/lab6 week2/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4to1_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "4to1_mux.sv" "" { Text "E:/lab6 week2/4to1_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2to1_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "2to1_mux.sv" "" { Text "E:/lab6 week2/2to1_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit register.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16bit register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "16bit register.sv" "" { Text "E:/lab6 week2/16bit register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "E:/lab6 week2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/lab6 week2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "E:/lab6 week2/sext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nzp NZP ben.sv(3) " "Verilog HDL Declaration information at ben.sv(3): object \"nzp\" differs only in case from object \"NZP\" in the same scope" {  } { { "ben.sv" "" { Text "E:/lab6 week2/ben.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488505611630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ben " "Found entity 1: ben" {  } { { "ben.sv" "" { Text "E:/lab6 week2/ben.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file benlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ben_logic " "Found entity 1: ben_logic" {  } { { "benlogic.sv" "" { Text "E:/lab6 week2/benlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488505611645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488505611645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488505611845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:test " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:test\"" {  } { { "slc3.sv" "test" { Text "E:/lab6 week2/slc3.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505611964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/lab6 week2/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488505611992 "|slc3|test_memory:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "E:/lab6 week2/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505611994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:D0\"" {  } { { "slc3.sv" "D0" { Text "E:/lab6 week2/slc3.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505611998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:D0\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:D0\|mux4:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "E:/lab6 week2/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:D0\|register:pc_reg " "Elaborating entity \"register\" for hierarchy \"datapath:D0\|register:pc_reg\"" {  } { { "datapath.sv" "pc_reg" { Text "E:/lab6 week2/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ben_logic datapath:D0\|ben_logic:BEN_logic " "Elaborating entity \"ben_logic\" for hierarchy \"datapath:D0\|ben_logic:BEN_logic\"" {  } { { "datapath.sv" "BEN_logic" { Text "E:/lab6 week2/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:D0\|register:nzp_reg " "Elaborating entity \"register\" for hierarchy \"datapath:D0\|register:nzp_reg\"" {  } { { "datapath.sv" "nzp_reg" { Text "E:/lab6 week2/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ben datapath:D0\|ben:ben2logic " "Elaborating entity \"ben\" for hierarchy \"datapath:D0\|ben:ben2logic\"" {  } { { "datapath.sv" "ben2logic" { Text "E:/lab6 week2/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:D0\|sext:sext_11 " "Elaborating entity \"sext\" for hierarchy \"datapath:D0\|sext:sext_11\"" {  } { { "datapath.sv" "sext_11" { Text "E:/lab6 week2/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:D0\|sext:sext_9 " "Elaborating entity \"sext\" for hierarchy \"datapath:D0\|sext:sext_9\"" {  } { { "datapath.sv" "sext_9" { Text "E:/lab6 week2/datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:D0\|sext:sext_6 " "Elaborating entity \"sext\" for hierarchy \"datapath:D0\|sext:sext_6\"" {  } { { "datapath.sv" "sext_6" { Text "E:/lab6 week2/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:D0\|sext:sext_5 " "Elaborating entity \"sext\" for hierarchy \"datapath:D0\|sext:sext_5\"" {  } { { "datapath.sv" "sext_5" { Text "E:/lab6 week2/datapath.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:D0\|mux2:addr1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:D0\|mux2:addr1mux\"" {  } { { "datapath.sv" "addr1mux" { Text "E:/lab6 week2/datapath.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:D0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:D0\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "E:/lab6 week2/datapath.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:D0\|regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"datapath:D0\|regfile:register_file\"" {  } { { "datapath.sv" "register_file" { Text "E:/lab6 week2/datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zext datapath:D0\|zext:mar_zext " "Elaborating entity \"zext\" for hierarchy \"datapath:D0\|zext:mar_zext\"" {  } { { "datapath.sv" "mar_zext" { Text "E:/lab6 week2/datapath.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:D0\|register:led " "Elaborating entity \"register\" for hierarchy \"datapath:D0\|register:led\"" {  } { { "datapath.sv" "led" { Text "E:/lab6 week2/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus datapath:D0\|bus:bus1 " "Elaborating entity \"bus\" for hierarchy \"datapath:D0\|bus:bus1\"" {  } { { "datapath.sv" "bus1" { Text "E:/lab6 week2/datapath.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "E:/lab6 week2/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/lab6 week2/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/lab6 week2/slc3.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488505612054 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ISDU.sv(249) " "Verilog HDL Case Statement warning at ISDU.sv(249): case item expression covers a value already covered by a previous case item" {  } { { "ISDU.sv" "" { Text "E:/lab6 week2/ISDU.sv" 249 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1488505612063 "|slc3|ISDU:state_controller"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:D0\|regfile:register_file\|data " "RAM logic \"datapath:D0\|regfile:register_file\|data\" is uninferred due to inappropriate RAM size" {  } { { "regfile.sv" "data" { Text "E:/lab6 week2/regfile.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1488505619224 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1488505619224 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488505621700 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test_memory.sv" "" { Text "E:/lab6 week2/test_memory.sv" 238 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1488505621888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1488505621889 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/lab6 week2/slc3.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488505622880 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488505622880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488505623158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488505626340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/lab6 week2/output_files/lc3.map.smsg " "Generated suppressed messages file E:/lab6 week2/output_files/lc3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488505628181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488505633570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488505633570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7929 " "Implemented 7929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488505634958 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488505634958 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1488505634958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7828 " "Implemented 7828 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488505634958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488505634958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488505636729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 19:47:16 2017 " "Processing ended: Thu Mar 02 19:47:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488505636729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488505636729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488505636729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488505636729 ""}
