# do half_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:39:40 on Mar 06,2024
# vlog -work work half_adder.vo 
# -- Compiling module half_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	half_adder
# End time: 09:39:40 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:39:40 on Mar 06,2024
# vlog -work work half_adder.vwf.vt 
# -- Compiling module half_adder_vlg_vec_tst
# 
# Top level modules:
# 	half_adder_vlg_vec_tst
# End time: 09:39:40 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.half_adder_vlg_vec_tst 
# Start time: 09:39:40 on Mar 06,2024
# Loading work.half_adder_vlg_vec_tst
# Loading work.half_adder
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /half_adder_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: half_adder.vo Line: 216
# ** Warning: (vsim-3722) half_adder.vo(216): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /half_adder_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: half_adder.vo Line: 239
# ** Warning: (vsim-3722) half_adder.vo(239): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : half_adder.vwf.vt(49)
#    Time: 200 ns  Iteration: 0  Instance: /half_adder_vlg_vec_tst
# End time: 09:39:40 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
