Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  4 13:02:14 2022
| Host         : 608-14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file booth_control_sets_placed.rpt
| Design       : booth
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             102 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                | run_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG | run_i_1_n_0    | run_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG | cnt[4]_i_1_n_0 | run_i_2_n_0      |                1 |              5 |
|  clk_IBUF_BUFG | cnt_reg[4]     | run_i_2_n_0      |                8 |             32 |
|  clk_IBUF_BUFG | start_IBUF     | run_i_2_n_0      |                9 |             32 |
|  clk_IBUF_BUFG | res[31]        | run_i_2_n_0      |                9 |             32 |
+----------------+----------------+------------------+------------------+----------------+


