Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon Dec 10 19:00:31 2018
| Host             : siebl-0224-38.ews.illinois.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command          : 
| Design           : toplevel
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.281 |
| Dynamic (W)              | 0.208 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        9 |       --- |             --- |
| Slice Logic    |    <0.001 |      857 |       --- |             --- |
|   LUT as Logic |    <0.001 |      256 |     20800 |            1.23 |
|   CARRY4       |    <0.001 |       75 |      8150 |            0.92 |
|   Register     |    <0.001 |      346 |     41600 |            0.83 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        1 |     32600 |           <0.01 |
|   Others       |     0.000 |      105 |       --- |             --- |
| Signals        |     0.001 |      753 |       --- |             --- |
| Block RAM      |     0.006 |     18.5 |        50 |           37.00 |
| MMCM           |     0.191 |        2 |         5 |           40.00 |
| I/O            |     0.009 |       15 |       106 |           14.15 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.281 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.009 |      0.010 |
| Vccaux    |       1.800 |     0.119 |       0.106 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+---------------------------------------------+-----------------+
| Clock                       | Domain                                      | Constraint (ns) |
+-----------------------------+---------------------------------------------+-----------------+
| clk_out_note_decoder_clock  | ndc/inst/clk_out_note_decoder_clock         |           158.7 |
| clk_out_player_clock        | main_module/pclk/inst/clk_out_player_clock  |           200.0 |
| clkfbout_note_decoder_clock | ndc/inst/clkfbout_note_decoder_clock        |            60.0 |
| clkfbout_player_clock       | main_module/pclk/inst/clkfbout_player_clock |            50.0 |
| sys_clk_pin                 | clk                                         |            10.0 |
| sys_clk_pin                 | clk_IBUF_BUFG                               |            10.0 |
+-----------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| toplevel                                |     0.208 |
|   main_module                           |     0.093 |
|     PC_Reg                              |    <0.001 |
|     memory                              |     0.007 |
|       U0                                |     0.007 |
|         inst_blk_mem_gen                |     0.007 |
|           gnativebmg.native_blk_mem_gen |     0.007 |
|             valid.cstr                  |     0.007 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[11].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[12].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[14].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[15].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[6].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[8].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     pclk                                |     0.086 |
|       inst                              |     0.086 |
|     pclk2                               |    <0.001 |
|   ndc                                   |     0.105 |
|     inst                                |     0.105 |
|   ndf                                   |     0.002 |
|     lengths_mem                         |    <0.001 |
|       U0                                |    <0.001 |
|     lengths_mux_counter                 |    <0.001 |
|     lengths_reg_1                       |    <0.001 |
|     lengths_reg_2                       |    <0.001 |
|     lengths_reg_3                       |    <0.001 |
|     main_div                            |    <0.001 |
|     ob3                                 |    <0.001 |
|       div1                              |    <0.001 |
|       div2                              |    <0.001 |
|       div3                              |    <0.001 |
|     offsets_mem                         |    <0.001 |
|       U0                                |    <0.001 |
|     offsets_reg_1                       |    <0.001 |
|     offsets_reg_2                       |    <0.001 |
|     offsets_reg_3                       |    <0.001 |
|     saw_waves_mem                       |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     saw_waves_reg_1                     |    <0.001 |
|     saw_waves_reg_2                     |    <0.001 |
|     saw_waves_reg_3                     |    <0.001 |
|     sine_waves_mem                      |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     sine_waves_reg_1                    |    <0.001 |
|     sine_waves_reg_2                    |    <0.001 |
|     sine_waves_reg_3                    |    <0.001 |
|     square_waves_mem                    |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     square_waves_reg_1                  |    <0.001 |
|     square_waves_reg_2                  |    <0.001 |
|     square_waves_reg_3                  |    <0.001 |
|     triangle_waves_mem                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     triangle_waves_reg_1                |    <0.001 |
|     triangle_waves_reg_2                |    <0.001 |
|     triangle_waves_reg_3                |    <0.001 |
|     wcb3                                |    <0.001 |
|       wc1                               |    <0.001 |
|         addr_adder                      |    <0.001 |
|         last_addr_reg                   |    <0.001 |
|         offset_reg                      |    <0.001 |
|       wc2                               |    <0.001 |
|         last_addr_reg                   |    <0.001 |
|         offset_reg                      |    <0.001 |
|       wc3                               |    <0.001 |
|         last_addr_reg                   |    <0.001 |
|         offset_reg                      |    <0.001 |
+-----------------------------------------+-----------+


