# DSPLLB Register Script - Plan3
#
# Base Project: Si5347-RevD-Project.slabtimeproj
# Part: Si5347
# Design ID: <none>
# Inputs Vary Between Plans: No
# Created By: CBProFOTF1 v2.26.7 [2018-08-30]
# Timestamp: 2018-08-30 12:05:27 GMT-05:00
#
# OUT2: 100 MHz
# OUT3: 100 MHz
# 
# Fpfd = 1.944 MHz [ 1 + 118/125 MHz ]
# Fdco = 1 GHz
# MB = 514.4032921810699588... [ 514 + 98/243 ]
# N1 = 14.136 [ 14 + 17/125 ]
# R2 = 10
# R3 = 10
# 
# Nominal Bandwidth:
#   Desired: 100.000 Hz
#   Actual:  112.209 Hz
#   Coefficients:
#      BW0:  15
#      BW1:  30
#      BW2:  12
#      BW3:  11
#      BW4:  7
#      BW5:  63
# Fastlock Bandwidth:
#   Desired: 1.000 kHz
#   Actual:  898.779 Hz
#   Coefficients:
#      BW0:  18
#      BW1:  38
#      BW2:  9
#      BW3:  8
#      BW4:  7
#      BW5:  63
# Holdover Bandwidth:
#    N/A (Ramped Exit from Holdover)
# 
# LOL:
#    Set Threshold:   10 ppm
#    Clear Threshold: 1 ppm
# 
# Precision OOF:
# 
# Input  Enable   Assert Threshold  De-Assert Threshold
# -----  -------  ----------------  -------------------
# IN2    Enabled  100.0000 ppm      98.0000 ppm        
# 
# Fast OOF:
# 
# Input  Enable   Assert Threshold  De-Assert Threshold
# -----  -------  ----------------  -------------------
# IN2    Enabled  4000 ppm          3000 ppm           
# 
Address,Value,Mask
# If mask is 0xFF, no read-modify-write is required. Otherwise, 
# read register value and write to device Read&~Mask + Value&Mask
# Configuration Preamble
0x011B,0x00,0xFF
0x0120,0x00,0xFF
0x0B3C,0x00,0xFF
0x0B3D,0x00,0xFF
0x052C,0x86,0xFF
0x0536,0x00,0xFF
0x002C,0x0B,0xFF
0x003F,0xBB,0xFF
0x0092,0x0D,0xFF
0x009A,0x0D,0xFF
# Write Configuration
0x009B,0x66,0xF0
0x009D,0x99,0x0C
0x00A9,0x44,0xFF
0x00AA,0x61,0xFF
0x00AB,0x00,0xFF
0x00EA,0x0A,0xFF
0x00EB,0x60,0xFF
0x00EC,0x00,0xFF
0x0294,0xBC,0xF0
0x0296,0x0F,0xF2
0x029D,0xFA,0xFF
0x029E,0x01,0xFF
0x02A9,0xCC,0xFF
0x02AA,0x04,0xFF
0x0508,0x0F,0xFF
0x0509,0x1E,0xFF
0x050A,0x0C,0xFF
0x050B,0x0B,0xFF
0x050C,0x07,0xFF
0x050E,0x12,0xFF
0x050F,0x26,0xFF
0x0510,0x09,0xFF
0x0511,0x08,0xFF
0x0512,0x07,0xFF
0x053D,0x11,0xFF
0x059D,0x0F,0xFF
0x059E,0x20,0xFF
0x059F,0x0C,0xFF
0x05A0,0x0B,0xFF
0x05A1,0x07,0xFF
# Configuration Postamble
0x0520,0x01,0xFF
0x0317,0x01,0xFF
0x0514,0x01,0xFF
0x0092,0x0F,0xFF
0x009A,0x0F,0xFF
0x002C,0x0F,0xFF
0x003F,0xFF,0xFF
0x0536,0x04,0xFF
0x052C,0x87,0xFF
0x001C,0x04,0xFF
0x0B3C,0xFF,0xFF
0x0B3D,0x00,0xFF
0x059C,0x0E,0xFF
0x059C,0x0C,0xFF
0x011B,0x02,0xFF
0x0120,0x02,0xFF
