#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e90920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e5d320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e64a90 .functor NOT 1, L_0x1ebd1d0, C4<0>, C4<0>, C4<0>;
L_0x1ebcfb0 .functor XOR 2, L_0x1ebce50, L_0x1ebcf10, C4<00>, C4<00>;
L_0x1ebd0c0 .functor XOR 2, L_0x1ebcfb0, L_0x1ebd020, C4<00>, C4<00>;
v0x1eb92c0_0 .net *"_ivl_10", 1 0, L_0x1ebd020;  1 drivers
v0x1eb93c0_0 .net *"_ivl_12", 1 0, L_0x1ebd0c0;  1 drivers
v0x1eb94a0_0 .net *"_ivl_2", 1 0, L_0x1ebcd90;  1 drivers
v0x1eb9560_0 .net *"_ivl_4", 1 0, L_0x1ebce50;  1 drivers
v0x1eb9640_0 .net *"_ivl_6", 1 0, L_0x1ebcf10;  1 drivers
v0x1eb9770_0 .net *"_ivl_8", 1 0, L_0x1ebcfb0;  1 drivers
v0x1eb9850_0 .net "a", 0 0, v0x1eb6cc0_0;  1 drivers
v0x1eb98f0_0 .net "b", 0 0, v0x1eb6d60_0;  1 drivers
v0x1eb9990_0 .net "c", 0 0, v0x1eb6e00_0;  1 drivers
v0x1eb9a30_0 .var "clk", 0 0;
v0x1eb9ad0_0 .net "d", 0 0, v0x1eb6f40_0;  1 drivers
v0x1eb9b70_0 .net "out_pos_dut", 0 0, L_0x1ebc6f0;  1 drivers
v0x1eb9c10_0 .net "out_pos_ref", 0 0, L_0x1ebb250;  1 drivers
v0x1eb9cb0_0 .net "out_sop_dut", 0 0, L_0x1ebbc10;  1 drivers
v0x1eb9d50_0 .net "out_sop_ref", 0 0, L_0x1e91e30;  1 drivers
v0x1eb9df0_0 .var/2u "stats1", 223 0;
v0x1eb9e90_0 .var/2u "strobe", 0 0;
v0x1eba040_0 .net "tb_match", 0 0, L_0x1ebd1d0;  1 drivers
v0x1eba110_0 .net "tb_mismatch", 0 0, L_0x1e64a90;  1 drivers
v0x1eba1b0_0 .net "wavedrom_enable", 0 0, v0x1eb7210_0;  1 drivers
v0x1eba280_0 .net "wavedrom_title", 511 0, v0x1eb72b0_0;  1 drivers
L_0x1ebcd90 .concat [ 1 1 0 0], L_0x1ebb250, L_0x1e91e30;
L_0x1ebce50 .concat [ 1 1 0 0], L_0x1ebb250, L_0x1e91e30;
L_0x1ebcf10 .concat [ 1 1 0 0], L_0x1ebc6f0, L_0x1ebbc10;
L_0x1ebd020 .concat [ 1 1 0 0], L_0x1ebb250, L_0x1e91e30;
L_0x1ebd1d0 .cmp/eeq 2, L_0x1ebcd90, L_0x1ebd0c0;
S_0x1e617c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e5d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e64e70 .functor AND 1, v0x1eb6e00_0, v0x1eb6f40_0, C4<1>, C4<1>;
L_0x1e65250 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e65630 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1e658b0 .functor AND 1, L_0x1e65250, L_0x1e65630, C4<1>, C4<1>;
L_0x1e7cd70 .functor AND 1, L_0x1e658b0, v0x1eb6e00_0, C4<1>, C4<1>;
L_0x1e91e30 .functor OR 1, L_0x1e64e70, L_0x1e7cd70, C4<0>, C4<0>;
L_0x1eba6d0 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1eba740 .functor OR 1, L_0x1eba6d0, v0x1eb6f40_0, C4<0>, C4<0>;
L_0x1eba850 .functor AND 1, v0x1eb6e00_0, L_0x1eba740, C4<1>, C4<1>;
L_0x1eba910 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1eba9e0 .functor OR 1, L_0x1eba910, v0x1eb6d60_0, C4<0>, C4<0>;
L_0x1ebaa50 .functor AND 1, L_0x1eba850, L_0x1eba9e0, C4<1>, C4<1>;
L_0x1ebabd0 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ebac40 .functor OR 1, L_0x1ebabd0, v0x1eb6f40_0, C4<0>, C4<0>;
L_0x1ebab60 .functor AND 1, v0x1eb6e00_0, L_0x1ebac40, C4<1>, C4<1>;
L_0x1ebadd0 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebaed0 .functor OR 1, L_0x1ebadd0, v0x1eb6f40_0, C4<0>, C4<0>;
L_0x1ebaf90 .functor AND 1, L_0x1ebab60, L_0x1ebaed0, C4<1>, C4<1>;
L_0x1ebb140 .functor XNOR 1, L_0x1ebaa50, L_0x1ebaf90, C4<0>, C4<0>;
v0x1e643c0_0 .net *"_ivl_0", 0 0, L_0x1e64e70;  1 drivers
v0x1e647c0_0 .net *"_ivl_12", 0 0, L_0x1eba6d0;  1 drivers
v0x1e64ba0_0 .net *"_ivl_14", 0 0, L_0x1eba740;  1 drivers
v0x1e64f80_0 .net *"_ivl_16", 0 0, L_0x1eba850;  1 drivers
v0x1e65360_0 .net *"_ivl_18", 0 0, L_0x1eba910;  1 drivers
v0x1e65740_0 .net *"_ivl_2", 0 0, L_0x1e65250;  1 drivers
v0x1e659c0_0 .net *"_ivl_20", 0 0, L_0x1eba9e0;  1 drivers
v0x1eb5230_0 .net *"_ivl_24", 0 0, L_0x1ebabd0;  1 drivers
v0x1eb5310_0 .net *"_ivl_26", 0 0, L_0x1ebac40;  1 drivers
v0x1eb53f0_0 .net *"_ivl_28", 0 0, L_0x1ebab60;  1 drivers
v0x1eb54d0_0 .net *"_ivl_30", 0 0, L_0x1ebadd0;  1 drivers
v0x1eb55b0_0 .net *"_ivl_32", 0 0, L_0x1ebaed0;  1 drivers
v0x1eb5690_0 .net *"_ivl_36", 0 0, L_0x1ebb140;  1 drivers
L_0x7fe140c3e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1eb5750_0 .net *"_ivl_38", 0 0, L_0x7fe140c3e018;  1 drivers
v0x1eb5830_0 .net *"_ivl_4", 0 0, L_0x1e65630;  1 drivers
v0x1eb5910_0 .net *"_ivl_6", 0 0, L_0x1e658b0;  1 drivers
v0x1eb59f0_0 .net *"_ivl_8", 0 0, L_0x1e7cd70;  1 drivers
v0x1eb5ad0_0 .net "a", 0 0, v0x1eb6cc0_0;  alias, 1 drivers
v0x1eb5b90_0 .net "b", 0 0, v0x1eb6d60_0;  alias, 1 drivers
v0x1eb5c50_0 .net "c", 0 0, v0x1eb6e00_0;  alias, 1 drivers
v0x1eb5d10_0 .net "d", 0 0, v0x1eb6f40_0;  alias, 1 drivers
v0x1eb5dd0_0 .net "out_pos", 0 0, L_0x1ebb250;  alias, 1 drivers
v0x1eb5e90_0 .net "out_sop", 0 0, L_0x1e91e30;  alias, 1 drivers
v0x1eb5f50_0 .net "pos0", 0 0, L_0x1ebaa50;  1 drivers
v0x1eb6010_0 .net "pos1", 0 0, L_0x1ebaf90;  1 drivers
L_0x1ebb250 .functor MUXZ 1, L_0x7fe140c3e018, L_0x1ebaa50, L_0x1ebb140, C4<>;
S_0x1eb6190 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e5d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1eb6cc0_0 .var "a", 0 0;
v0x1eb6d60_0 .var "b", 0 0;
v0x1eb6e00_0 .var "c", 0 0;
v0x1eb6ea0_0 .net "clk", 0 0, v0x1eb9a30_0;  1 drivers
v0x1eb6f40_0 .var "d", 0 0;
v0x1eb7030_0 .var/2u "fail", 0 0;
v0x1eb70d0_0 .var/2u "fail1", 0 0;
v0x1eb7170_0 .net "tb_match", 0 0, L_0x1ebd1d0;  alias, 1 drivers
v0x1eb7210_0 .var "wavedrom_enable", 0 0;
v0x1eb72b0_0 .var "wavedrom_title", 511 0;
E_0x1e70710/0 .event negedge, v0x1eb6ea0_0;
E_0x1e70710/1 .event posedge, v0x1eb6ea0_0;
E_0x1e70710 .event/or E_0x1e70710/0, E_0x1e70710/1;
S_0x1eb64c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1eb6190;
 .timescale -12 -12;
v0x1eb6700_0 .var/2s "i", 31 0;
E_0x1e705b0 .event posedge, v0x1eb6ea0_0;
S_0x1eb6800 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1eb6190;
 .timescale -12 -12;
v0x1eb6a00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1eb6ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1eb6190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eb7490 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e5d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ebb400 .functor AND 1, v0x1eb6e00_0, v0x1eb6f40_0, C4<1>, C4<1>;
L_0x1ebb6b0 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebb740 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ebb8c0 .functor AND 1, L_0x1ebb6b0, L_0x1ebb740, C4<1>, C4<1>;
L_0x1ebba00 .functor AND 1, L_0x1ebb8c0, v0x1eb6e00_0, C4<1>, C4<1>;
L_0x1ebbac0 .functor OR 1, L_0x1ebb400, L_0x1ebba00, C4<0>, C4<0>;
L_0x1ebbc10 .functor BUFZ 1, L_0x1ebbac0, C4<0>, C4<0>, C4<0>;
L_0x1ebbd20 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ebbde0 .functor OR 1, L_0x1ebbd20, v0x1eb6f40_0, C4<0>, C4<0>;
L_0x1ebbea0 .functor AND 1, v0x1eb6e00_0, L_0x1ebbde0, C4<1>, C4<1>;
L_0x1ebbfc0 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebc140 .functor OR 1, L_0x1ebbfc0, v0x1eb6d60_0, C4<0>, C4<0>;
L_0x1ebc220 .functor AND 1, v0x1eb6e00_0, L_0x1ebc140, C4<1>, C4<1>;
L_0x1ebc2e0 .functor AND 1, L_0x1ebbea0, L_0x1ebc220, C4<1>, C4<1>;
L_0x1ebc1b0 .functor NOT 1, v0x1eb6cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebc470 .functor OR 1, L_0x1ebc1b0, v0x1eb6f40_0, C4<0>, C4<0>;
L_0x1ebc5c0 .functor AND 1, v0x1eb6e00_0, L_0x1ebc470, C4<1>, C4<1>;
L_0x1ebc680 .functor NOT 1, v0x1eb6d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ebc790 .functor OR 1, L_0x1ebc680, v0x1eb6d60_0, C4<0>, C4<0>;
L_0x1ebc850 .functor AND 1, v0x1eb6e00_0, L_0x1ebc790, C4<1>, C4<1>;
L_0x1ebc9c0 .functor AND 1, L_0x1ebc5c0, L_0x1ebc850, C4<1>, C4<1>;
L_0x1ebcad0 .functor XNOR 1, L_0x1ebc2e0, L_0x1ebc9c0, C4<0>, C4<0>;
v0x1eb7650_0 .net *"_ivl_14", 0 0, L_0x1ebbd20;  1 drivers
v0x1eb7730_0 .net *"_ivl_16", 0 0, L_0x1ebbde0;  1 drivers
v0x1eb7810_0 .net *"_ivl_18", 0 0, L_0x1ebbea0;  1 drivers
v0x1eb7900_0 .net *"_ivl_2", 0 0, L_0x1ebb6b0;  1 drivers
v0x1eb79e0_0 .net *"_ivl_20", 0 0, L_0x1ebbfc0;  1 drivers
v0x1eb7b10_0 .net *"_ivl_22", 0 0, L_0x1ebc140;  1 drivers
v0x1eb7bf0_0 .net *"_ivl_24", 0 0, L_0x1ebc220;  1 drivers
v0x1eb7cd0_0 .net *"_ivl_28", 0 0, L_0x1ebc1b0;  1 drivers
v0x1eb7db0_0 .net *"_ivl_30", 0 0, L_0x1ebc470;  1 drivers
v0x1eb7f20_0 .net *"_ivl_32", 0 0, L_0x1ebc5c0;  1 drivers
v0x1eb8000_0 .net *"_ivl_34", 0 0, L_0x1ebc680;  1 drivers
v0x1eb80e0_0 .net *"_ivl_36", 0 0, L_0x1ebc790;  1 drivers
v0x1eb81c0_0 .net *"_ivl_38", 0 0, L_0x1ebc850;  1 drivers
v0x1eb82a0_0 .net *"_ivl_4", 0 0, L_0x1ebb740;  1 drivers
v0x1eb8380_0 .net *"_ivl_42", 0 0, L_0x1ebcad0;  1 drivers
L_0x7fe140c3e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1eb8440_0 .net *"_ivl_44", 0 0, L_0x7fe140c3e060;  1 drivers
v0x1eb8520_0 .net *"_ivl_6", 0 0, L_0x1ebb8c0;  1 drivers
v0x1eb8710_0 .net *"_ivl_8", 0 0, L_0x1ebba00;  1 drivers
v0x1eb87f0_0 .net "a", 0 0, v0x1eb6cc0_0;  alias, 1 drivers
v0x1eb8890_0 .net "b", 0 0, v0x1eb6d60_0;  alias, 1 drivers
v0x1eb8980_0 .net "c", 0 0, v0x1eb6e00_0;  alias, 1 drivers
v0x1eb8a70_0 .net "d", 0 0, v0x1eb6f40_0;  alias, 1 drivers
v0x1eb8b60_0 .net "out_pos", 0 0, L_0x1ebc6f0;  alias, 1 drivers
v0x1eb8c20_0 .net "out_sop", 0 0, L_0x1ebbc10;  alias, 1 drivers
v0x1eb8ce0_0 .net "pos0", 0 0, L_0x1ebc2e0;  1 drivers
v0x1eb8da0_0 .net "pos1", 0 0, L_0x1ebc9c0;  1 drivers
v0x1eb8e60_0 .net "sop_and", 0 0, L_0x1ebb400;  1 drivers
v0x1eb8f20_0 .net "sop_or", 0 0, L_0x1ebbac0;  1 drivers
L_0x1ebc6f0 .functor MUXZ 1, L_0x7fe140c3e060, L_0x1ebc2e0, L_0x1ebcad0, C4<>;
S_0x1eb90a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e5d320;
 .timescale -12 -12;
E_0x1e599f0 .event anyedge, v0x1eb9e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eb9e90_0;
    %nor/r;
    %assign/vec4 v0x1eb9e90_0, 0;
    %wait E_0x1e599f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eb6190;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb7030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb70d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1eb6190;
T_4 ;
    %wait E_0x1e70710;
    %load/vec4 v0x1eb7170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eb7030_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1eb6190;
T_5 ;
    %wait E_0x1e705b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %wait E_0x1e705b0;
    %load/vec4 v0x1eb7030_0;
    %store/vec4 v0x1eb70d0_0, 0, 1;
    %fork t_1, S_0x1eb64c0;
    %jmp t_0;
    .scope S_0x1eb64c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1eb6700_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1eb6700_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e705b0;
    %load/vec4 v0x1eb6700_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eb6700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1eb6700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1eb6190;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e70710;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb6d60_0, 0;
    %assign/vec4 v0x1eb6cc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1eb7030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1eb70d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e5d320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb9e90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e5d320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eb9a30_0;
    %inv;
    %store/vec4 v0x1eb9a30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e5d320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eb6ea0_0, v0x1eba110_0, v0x1eb9850_0, v0x1eb98f0_0, v0x1eb9990_0, v0x1eb9ad0_0, v0x1eb9d50_0, v0x1eb9cb0_0, v0x1eb9c10_0, v0x1eb9b70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e5d320;
T_9 ;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e5d320;
T_10 ;
    %wait E_0x1e70710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eb9df0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
    %load/vec4 v0x1eba040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eb9df0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1eb9d50_0;
    %load/vec4 v0x1eb9d50_0;
    %load/vec4 v0x1eb9cb0_0;
    %xor;
    %load/vec4 v0x1eb9d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1eb9c10_0;
    %load/vec4 v0x1eb9c10_0;
    %load/vec4 v0x1eb9b70_0;
    %xor;
    %load/vec4 v0x1eb9c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1eb9df0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eb9df0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response31/top_module.sv";
