// Seed: 1796736673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
  logic [1  -  1 'b0 : 'b0] id_7;
  assign module_1.id_7 = 0;
  assign id_1 = id_5;
  logic [-1 : 1] id_8;
  always @(posedge 1 or posedge id_3);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri id_3
    , id_12,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output logic id_8,
    input supply1 id_9,
    input tri0 id_10
);
  initial id_8 <= 1;
  assign id_12 = id_10;
  parameter id_13 = (1);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
  assign id_2 = -1;
  assign id_2 = -1'b0 ^ 1'b0 <-> id_13;
  wire id_14;
  wire id_15;
endmodule
