// Seed: 186366870
module module_0;
  assign module_1.id_4 = 0;
  supply0 id_2;
  wire id_3;
  always @(*) for (id_3 = id_2; id_2; id_1 = 1) #1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12,
    input supply1 id_13,
    output wire id_14
);
  assign id_14 = id_3 & 1;
  module_0 modCall_1 ();
  assign id_9 = 1;
endmodule
