{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669884978656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669884978656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:56:18 2022 " "Processing started: Thu Dec 01 16:56:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669884978656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669884978656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669884978656 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669884978949 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "local HW2.v(188) " "Verilog HDL Declaration warning at HW2.v(188): \"local\" is SystemVerilog-2005 keyword" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 188 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1669884979018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2.v 3 3 " "Found 3 design units, including 3 entities, in source file hw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW2 " "Found entity 1: HW2" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669884979023 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669884979023 ""} { "Info" "ISGN_ENTITY_NAME" "3 Custom_font_ROM " "Found entity 3: Custom_font_ROM" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669884979023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669884979023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW2 " "Elaborating entity \"HW2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669884979049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 HW2.v(156) " "Verilog HDL assignment warning at HW2.v(156): truncated value with size 32 to match size of target (6)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669884979049 "|HW2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Custom_font_ROM Custom_font_ROM:ROM_U " "Elaborating entity \"Custom_font_ROM\" for hierarchy \"Custom_font_ROM:ROM_U\"" {  } { { "HW2.v" "ROM_U" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669884979071 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[63\] 0 HW2.v(346) " "Net \"data\[63\]\" at HW2.v(346) has no driver or initial value, using a default initial value '0'" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 346 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1669884979076 "|HW2|Custom_font_ROM:ROM_U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_display_string:u1\"" {  } { { "HW2.v" "u1" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669884979088 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "HW2.v(228) " "Verilog HDL Case Statement warning at HW2.v(228): can't check case statement for completeness because the case expression has too many possible states" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669884979088 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[0\] HW2.v(228) " "Inferred latch for \"num\[9\]\[0\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[1\] HW2.v(228) " "Inferred latch for \"num\[9\]\[1\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[2\] HW2.v(228) " "Inferred latch for \"num\[9\]\[2\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[3\] HW2.v(228) " "Inferred latch for \"num\[9\]\[3\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[4\] HW2.v(228) " "Inferred latch for \"num\[9\]\[4\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[5\] HW2.v(228) " "Inferred latch for \"num\[9\]\[5\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[6\] HW2.v(228) " "Inferred latch for \"num\[9\]\[6\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\]\[7\] HW2.v(228) " "Inferred latch for \"num\[9\]\[7\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[0\] HW2.v(228) " "Inferred latch for \"num\[8\]\[0\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[1\] HW2.v(228) " "Inferred latch for \"num\[8\]\[1\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[2\] HW2.v(228) " "Inferred latch for \"num\[8\]\[2\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[3\] HW2.v(228) " "Inferred latch for \"num\[8\]\[3\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[4\] HW2.v(228) " "Inferred latch for \"num\[8\]\[4\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[5\] HW2.v(228) " "Inferred latch for \"num\[8\]\[5\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[6\] HW2.v(228) " "Inferred latch for \"num\[8\]\[6\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\]\[7\] HW2.v(228) " "Inferred latch for \"num\[8\]\[7\]\" at HW2.v(228)" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669884979098 "|HW2|LCD_display_string:u1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_display_string:u1\|num\[9\]\[1\] LCD_display_string:u1\|num\[8\]\[1\] " "Duplicate LATCH primitive \"LCD_display_string:u1\|num\[9\]\[1\]\" merged with LATCH primitive \"LCD_display_string:u1\|num\[8\]\[1\]\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_display_string:u1\|num\[8\]\[0\] " "Latch LCD_display_string:u1\|num\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_display_string:u1\|flag\[0\] " "Ports D and ENA on the latch are fed by the same signal LCD_display_string:u1\|flag\[0\]" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 307 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_display_string:u1\|num\[9\]\[0\] " "Latch LCD_display_string:u1\|num\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_display_string:u1\|flag\[0\] " "Ports D and ENA on the latch are fed by the same signal LCD_display_string:u1\|flag\[0\]" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 307 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_display_string:u1\|num\[8\]\[1\] " "Latch LCD_display_string:u1\|num\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_display_string:u1\|flag\[0\] " "Ports D and ENA on the latch are fed by the same signal LCD_display_string:u1\|flag\[0\]" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 307 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_display_string:u1\|num\[8\]\[2\] " "Latch LCD_display_string:u1\|num\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_display_string:u1\|flag\[0\] " "Ports D and ENA on the latch are fed by the same signal LCD_display_string:u1\|flag\[0\]" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 307 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_display_string:u1\|num\[9\]\[3\] " "Latch LCD_display_string:u1\|num\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_display_string:u1\|flag\[0\] " "Ports D and ENA on the latch are fed by the same signal LCD_display_string:u1\|flag\[0\]" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 307 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669884979774 ""}  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669884979774 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884979905 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1669884979905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669884979905 "|HW2|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669884979905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669884980041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669884980643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669884980769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884980769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884980843 "|HW2|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884980843 "|HW2|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884980843 "|HW2|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "HW2.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1201/HW2/HW2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669884980843 "|HW2|DATA_IN[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669884980843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669884980843 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669884980843 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1669884980843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "455 " "Implemented 455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669884980843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669884980843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669884980863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:56:20 2022 " "Processing ended: Thu Dec 01 16:56:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669884980863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669884980863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669884980863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669884980863 ""}
