$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Sat Nov  5 00:52:10 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " enderecoR [1] $end
$var wire 1 # enderecoR [0] $end
$var wire 1 $ FPGA_RESET_N $end
$var wire 1 % HabilitaRAM $end
$var wire 1 & HEX0 [6] $end
$var wire 1 ' HEX0 [5] $end
$var wire 1 ( HEX0 [4] $end
$var wire 1 ) HEX0 [3] $end
$var wire 1 * HEX0 [2] $end
$var wire 1 + HEX0 [1] $end
$var wire 1 , HEX0 [0] $end
$var wire 1 - HEX1 [6] $end
$var wire 1 . HEX1 [5] $end
$var wire 1 / HEX1 [4] $end
$var wire 1 0 HEX1 [3] $end
$var wire 1 1 HEX1 [2] $end
$var wire 1 2 HEX1 [1] $end
$var wire 1 3 HEX1 [0] $end
$var wire 1 4 HEX2 [6] $end
$var wire 1 5 HEX2 [5] $end
$var wire 1 6 HEX2 [4] $end
$var wire 1 7 HEX2 [3] $end
$var wire 1 8 HEX2 [2] $end
$var wire 1 9 HEX2 [1] $end
$var wire 1 : HEX2 [0] $end
$var wire 1 ; HEX3 [6] $end
$var wire 1 < HEX3 [5] $end
$var wire 1 = HEX3 [4] $end
$var wire 1 > HEX3 [3] $end
$var wire 1 ? HEX3 [2] $end
$var wire 1 @ HEX3 [1] $end
$var wire 1 A HEX3 [0] $end
$var wire 1 B HEX4 [6] $end
$var wire 1 C HEX4 [5] $end
$var wire 1 D HEX4 [4] $end
$var wire 1 E HEX4 [3] $end
$var wire 1 F HEX4 [2] $end
$var wire 1 G HEX4 [1] $end
$var wire 1 H HEX4 [0] $end
$var wire 1 I HEX5 [6] $end
$var wire 1 J HEX5 [5] $end
$var wire 1 K HEX5 [4] $end
$var wire 1 L HEX5 [3] $end
$var wire 1 M HEX5 [2] $end
$var wire 1 N HEX5 [1] $end
$var wire 1 O HEX5 [0] $end
$var wire 1 P KEY [3] $end
$var wire 1 Q KEY [2] $end
$var wire 1 R KEY [1] $end
$var wire 1 S KEY [0] $end
$var wire 1 T LEDR [9] $end
$var wire 1 U LEDR [8] $end
$var wire 1 V LEDR [7] $end
$var wire 1 W LEDR [6] $end
$var wire 1 X LEDR [5] $end
$var wire 1 Y LEDR [4] $end
$var wire 1 Z LEDR [3] $end
$var wire 1 [ LEDR [2] $end
$var wire 1 \ LEDR [1] $end
$var wire 1 ] LEDR [0] $end
$var wire 1 ^ MEM_ADDRESS [8] $end
$var wire 1 _ MEM_ADDRESS [7] $end
$var wire 1 ` MEM_ADDRESS [6] $end
$var wire 1 a MEM_ADDRESS [5] $end
$var wire 1 b MEM_ADDRESS [4] $end
$var wire 1 c MEM_ADDRESS [3] $end
$var wire 1 d MEM_ADDRESS [2] $end
$var wire 1 e MEM_ADDRESS [1] $end
$var wire 1 f MEM_ADDRESS [0] $end
$var wire 1 g MEM_OUTT [7] $end
$var wire 1 h MEM_OUTT [6] $end
$var wire 1 i MEM_OUTT [5] $end
$var wire 1 j MEM_OUTT [4] $end
$var wire 1 k MEM_OUTT [3] $end
$var wire 1 l MEM_OUTT [2] $end
$var wire 1 m MEM_OUTT [1] $end
$var wire 1 n MEM_OUTT [0] $end
$var wire 1 o PC_OUT [8] $end
$var wire 1 p PC_OUT [7] $end
$var wire 1 q PC_OUT [6] $end
$var wire 1 r PC_OUT [5] $end
$var wire 1 s PC_OUT [4] $end
$var wire 1 t PC_OUT [3] $end
$var wire 1 u PC_OUT [2] $end
$var wire 1 v PC_OUT [1] $end
$var wire 1 w PC_OUT [0] $end
$var wire 1 x REGA_OUT [7] $end
$var wire 1 y REGA_OUT [6] $end
$var wire 1 z REGA_OUT [5] $end
$var wire 1 { REGA_OUT [4] $end
$var wire 1 | REGA_OUT [3] $end
$var wire 1 } REGA_OUT [2] $end
$var wire 1 ~ REGA_OUT [1] $end
$var wire 1 !! REGA_OUT [0] $end
$var wire 1 "! SW [9] $end
$var wire 1 #! SW [8] $end
$var wire 1 $! SW [7] $end
$var wire 1 %! SW [6] $end
$var wire 1 &! SW [5] $end
$var wire 1 '! SW [4] $end
$var wire 1 (! SW [3] $end
$var wire 1 )! SW [2] $end
$var wire 1 *! SW [1] $end
$var wire 1 +! SW [0] $end

$scope module i1 $end
$var wire 1 ,! gnd $end
$var wire 1 -! vcc $end
$var wire 1 .! devoe $end
$var wire 1 /! devclrn $end
$var wire 1 0! devpor $end
$var wire 1 1! ww_devoe $end
$var wire 1 2! ww_devclrn $end
$var wire 1 3! ww_devpor $end
$var wire 1 4! ww_CLOCK_50 $end
$var wire 1 5! ww_KEY [3] $end
$var wire 1 6! ww_KEY [2] $end
$var wire 1 7! ww_KEY [1] $end
$var wire 1 8! ww_KEY [0] $end
$var wire 1 9! ww_SW [9] $end
$var wire 1 :! ww_SW [8] $end
$var wire 1 ;! ww_SW [7] $end
$var wire 1 <! ww_SW [6] $end
$var wire 1 =! ww_SW [5] $end
$var wire 1 >! ww_SW [4] $end
$var wire 1 ?! ww_SW [3] $end
$var wire 1 @! ww_SW [2] $end
$var wire 1 A! ww_SW [1] $end
$var wire 1 B! ww_SW [0] $end
$var wire 1 C! ww_FPGA_RESET_N $end
$var wire 1 D! ww_PC_OUT [8] $end
$var wire 1 E! ww_PC_OUT [7] $end
$var wire 1 F! ww_PC_OUT [6] $end
$var wire 1 G! ww_PC_OUT [5] $end
$var wire 1 H! ww_PC_OUT [4] $end
$var wire 1 I! ww_PC_OUT [3] $end
$var wire 1 J! ww_PC_OUT [2] $end
$var wire 1 K! ww_PC_OUT [1] $end
$var wire 1 L! ww_PC_OUT [0] $end
$var wire 1 M! ww_LEDR [9] $end
$var wire 1 N! ww_LEDR [8] $end
$var wire 1 O! ww_LEDR [7] $end
$var wire 1 P! ww_LEDR [6] $end
$var wire 1 Q! ww_LEDR [5] $end
$var wire 1 R! ww_LEDR [4] $end
$var wire 1 S! ww_LEDR [3] $end
$var wire 1 T! ww_LEDR [2] $end
$var wire 1 U! ww_LEDR [1] $end
$var wire 1 V! ww_LEDR [0] $end
$var wire 1 W! ww_REGA_OUT [7] $end
$var wire 1 X! ww_REGA_OUT [6] $end
$var wire 1 Y! ww_REGA_OUT [5] $end
$var wire 1 Z! ww_REGA_OUT [4] $end
$var wire 1 [! ww_REGA_OUT [3] $end
$var wire 1 \! ww_REGA_OUT [2] $end
$var wire 1 ]! ww_REGA_OUT [1] $end
$var wire 1 ^! ww_REGA_OUT [0] $end
$var wire 1 _! ww_HabilitaRAM $end
$var wire 1 `! ww_MEM_ADDRESS [8] $end
$var wire 1 a! ww_MEM_ADDRESS [7] $end
$var wire 1 b! ww_MEM_ADDRESS [6] $end
$var wire 1 c! ww_MEM_ADDRESS [5] $end
$var wire 1 d! ww_MEM_ADDRESS [4] $end
$var wire 1 e! ww_MEM_ADDRESS [3] $end
$var wire 1 f! ww_MEM_ADDRESS [2] $end
$var wire 1 g! ww_MEM_ADDRESS [1] $end
$var wire 1 h! ww_MEM_ADDRESS [0] $end
$var wire 1 i! ww_MEM_OUTT [7] $end
$var wire 1 j! ww_MEM_OUTT [6] $end
$var wire 1 k! ww_MEM_OUTT [5] $end
$var wire 1 l! ww_MEM_OUTT [4] $end
$var wire 1 m! ww_MEM_OUTT [3] $end
$var wire 1 n! ww_MEM_OUTT [2] $end
$var wire 1 o! ww_MEM_OUTT [1] $end
$var wire 1 p! ww_MEM_OUTT [0] $end
$var wire 1 q! ww_enderecoR [1] $end
$var wire 1 r! ww_enderecoR [0] $end
$var wire 1 s! ww_HEX0 [6] $end
$var wire 1 t! ww_HEX0 [5] $end
$var wire 1 u! ww_HEX0 [4] $end
$var wire 1 v! ww_HEX0 [3] $end
$var wire 1 w! ww_HEX0 [2] $end
$var wire 1 x! ww_HEX0 [1] $end
$var wire 1 y! ww_HEX0 [0] $end
$var wire 1 z! ww_HEX1 [6] $end
$var wire 1 {! ww_HEX1 [5] $end
$var wire 1 |! ww_HEX1 [4] $end
$var wire 1 }! ww_HEX1 [3] $end
$var wire 1 ~! ww_HEX1 [2] $end
$var wire 1 !" ww_HEX1 [1] $end
$var wire 1 "" ww_HEX1 [0] $end
$var wire 1 #" ww_HEX2 [6] $end
$var wire 1 $" ww_HEX2 [5] $end
$var wire 1 %" ww_HEX2 [4] $end
$var wire 1 &" ww_HEX2 [3] $end
$var wire 1 '" ww_HEX2 [2] $end
$var wire 1 (" ww_HEX2 [1] $end
$var wire 1 )" ww_HEX2 [0] $end
$var wire 1 *" ww_HEX3 [6] $end
$var wire 1 +" ww_HEX3 [5] $end
$var wire 1 ," ww_HEX3 [4] $end
$var wire 1 -" ww_HEX3 [3] $end
$var wire 1 ." ww_HEX3 [2] $end
$var wire 1 /" ww_HEX3 [1] $end
$var wire 1 0" ww_HEX3 [0] $end
$var wire 1 1" ww_HEX4 [6] $end
$var wire 1 2" ww_HEX4 [5] $end
$var wire 1 3" ww_HEX4 [4] $end
$var wire 1 4" ww_HEX4 [3] $end
$var wire 1 5" ww_HEX4 [2] $end
$var wire 1 6" ww_HEX4 [1] $end
$var wire 1 7" ww_HEX4 [0] $end
$var wire 1 8" ww_HEX5 [6] $end
$var wire 1 9" ww_HEX5 [5] $end
$var wire 1 :" ww_HEX5 [4] $end
$var wire 1 ;" ww_HEX5 [3] $end
$var wire 1 <" ww_HEX5 [2] $end
$var wire 1 =" ww_HEX5 [1] $end
$var wire 1 >" ww_HEX5 [0] $end
$var wire 1 ?" \MEM_OUTT[0]~output_o\ $end
$var wire 1 @" \MEM_OUTT[1]~output_o\ $end
$var wire 1 A" \MEM_OUTT[2]~output_o\ $end
$var wire 1 B" \MEM_OUTT[3]~output_o\ $end
$var wire 1 C" \MEM_OUTT[4]~output_o\ $end
$var wire 1 D" \MEM_OUTT[5]~output_o\ $end
$var wire 1 E" \MEM_OUTT[6]~output_o\ $end
$var wire 1 F" \MEM_OUTT[7]~output_o\ $end
$var wire 1 G" \PC_OUT[0]~output_o\ $end
$var wire 1 H" \PC_OUT[1]~output_o\ $end
$var wire 1 I" \PC_OUT[2]~output_o\ $end
$var wire 1 J" \PC_OUT[3]~output_o\ $end
$var wire 1 K" \PC_OUT[4]~output_o\ $end
$var wire 1 L" \PC_OUT[5]~output_o\ $end
$var wire 1 M" \PC_OUT[6]~output_o\ $end
$var wire 1 N" \PC_OUT[7]~output_o\ $end
$var wire 1 O" \PC_OUT[8]~output_o\ $end
$var wire 1 P" \LEDR[0]~output_o\ $end
$var wire 1 Q" \LEDR[1]~output_o\ $end
$var wire 1 R" \LEDR[2]~output_o\ $end
$var wire 1 S" \LEDR[3]~output_o\ $end
$var wire 1 T" \LEDR[4]~output_o\ $end
$var wire 1 U" \LEDR[5]~output_o\ $end
$var wire 1 V" \LEDR[6]~output_o\ $end
$var wire 1 W" \LEDR[7]~output_o\ $end
$var wire 1 X" \LEDR[8]~output_o\ $end
$var wire 1 Y" \LEDR[9]~output_o\ $end
$var wire 1 Z" \REGA_OUT[0]~output_o\ $end
$var wire 1 [" \REGA_OUT[1]~output_o\ $end
$var wire 1 \" \REGA_OUT[2]~output_o\ $end
$var wire 1 ]" \REGA_OUT[3]~output_o\ $end
$var wire 1 ^" \REGA_OUT[4]~output_o\ $end
$var wire 1 _" \REGA_OUT[5]~output_o\ $end
$var wire 1 `" \REGA_OUT[6]~output_o\ $end
$var wire 1 a" \REGA_OUT[7]~output_o\ $end
$var wire 1 b" \HabilitaRAM~output_o\ $end
$var wire 1 c" \MEM_ADDRESS[0]~output_o\ $end
$var wire 1 d" \MEM_ADDRESS[1]~output_o\ $end
$var wire 1 e" \MEM_ADDRESS[2]~output_o\ $end
$var wire 1 f" \MEM_ADDRESS[3]~output_o\ $end
$var wire 1 g" \MEM_ADDRESS[4]~output_o\ $end
$var wire 1 h" \MEM_ADDRESS[5]~output_o\ $end
$var wire 1 i" \MEM_ADDRESS[6]~output_o\ $end
$var wire 1 j" \MEM_ADDRESS[7]~output_o\ $end
$var wire 1 k" \MEM_ADDRESS[8]~output_o\ $end
$var wire 1 l" \enderecoR[0]~output_o\ $end
$var wire 1 m" \enderecoR[1]~output_o\ $end
$var wire 1 n" \HEX0[0]~output_o\ $end
$var wire 1 o" \HEX0[1]~output_o\ $end
$var wire 1 p" \HEX0[2]~output_o\ $end
$var wire 1 q" \HEX0[3]~output_o\ $end
$var wire 1 r" \HEX0[4]~output_o\ $end
$var wire 1 s" \HEX0[5]~output_o\ $end
$var wire 1 t" \HEX0[6]~output_o\ $end
$var wire 1 u" \HEX1[0]~output_o\ $end
$var wire 1 v" \HEX1[1]~output_o\ $end
$var wire 1 w" \HEX1[2]~output_o\ $end
$var wire 1 x" \HEX1[3]~output_o\ $end
$var wire 1 y" \HEX1[4]~output_o\ $end
$var wire 1 z" \HEX1[5]~output_o\ $end
$var wire 1 {" \HEX1[6]~output_o\ $end
$var wire 1 |" \HEX2[0]~output_o\ $end
$var wire 1 }" \HEX2[1]~output_o\ $end
$var wire 1 ~" \HEX2[2]~output_o\ $end
$var wire 1 !# \HEX2[3]~output_o\ $end
$var wire 1 "# \HEX2[4]~output_o\ $end
$var wire 1 ## \HEX2[5]~output_o\ $end
$var wire 1 $# \HEX2[6]~output_o\ $end
$var wire 1 %# \HEX3[0]~output_o\ $end
$var wire 1 &# \HEX3[1]~output_o\ $end
$var wire 1 '# \HEX3[2]~output_o\ $end
$var wire 1 (# \HEX3[3]~output_o\ $end
$var wire 1 )# \HEX3[4]~output_o\ $end
$var wire 1 *# \HEX3[5]~output_o\ $end
$var wire 1 +# \HEX3[6]~output_o\ $end
$var wire 1 ,# \HEX4[0]~output_o\ $end
$var wire 1 -# \HEX4[1]~output_o\ $end
$var wire 1 .# \HEX4[2]~output_o\ $end
$var wire 1 /# \HEX4[3]~output_o\ $end
$var wire 1 0# \HEX4[4]~output_o\ $end
$var wire 1 1# \HEX4[5]~output_o\ $end
$var wire 1 2# \HEX4[6]~output_o\ $end
$var wire 1 3# \HEX5[0]~output_o\ $end
$var wire 1 4# \HEX5[1]~output_o\ $end
$var wire 1 5# \HEX5[2]~output_o\ $end
$var wire 1 6# \HEX5[3]~output_o\ $end
$var wire 1 7# \HEX5[4]~output_o\ $end
$var wire 1 8# \HEX5[5]~output_o\ $end
$var wire 1 9# \HEX5[6]~output_o\ $end
$var wire 1 :# \CLOCK_50~input_o\ $end
$var wire 1 ;# \ROM1|memROM~141_combout\ $end
$var wire 1 <# \ROM1|memROM~142_combout\ $end
$var wire 1 =# \ROM1|memROM~198_combout\ $end
$var wire 1 ># \ROM1|memROM~179_combout\ $end
$var wire 1 ?# \ROM1|memROM~180_combout\ $end
$var wire 1 @# \ROM1|memROM~182_combout\ $end
$var wire 1 A# \ROM1|memROM~181_combout\ $end
$var wire 1 B# \ROM1|memROM~144_combout\ $end
$var wire 1 C# \ROM1|memROM~143_combout\ $end
$var wire 1 D# \ROM1|memROM~61_combout\ $end
$var wire 1 E# \ROM1|memROM~73_combout\ $end
$var wire 1 F# \ROM1|memROM~74_combout\ $end
$var wire 1 G# \ROM1|memROM~75_combout\ $end
$var wire 1 H# \ROM1|memROM~76_combout\ $end
$var wire 1 I# \ROM1|memROM~77_combout\ $end
$var wire 1 J# \ROM1|memROM~78_combout\ $end
$var wire 1 K# \ROM1|memROM~79_combout\ $end
$var wire 1 L# \ROM1|memROM~80_combout\ $end
$var wire 1 M# \ROM1|memROM~81_combout\ $end
$var wire 1 N# \ROM1|memROM~82_combout\ $end
$var wire 1 O# \ROM1|memROM~83_combout\ $end
$var wire 1 P# \ROM1|memROM~84_combout\ $end
$var wire 1 Q# \ROM1|memROM~85_combout\ $end
$var wire 1 R# \ROM1|memROM~86_combout\ $end
$var wire 1 S# \ROM1|memROM~87_combout\ $end
$var wire 1 T# \ROM1|memROM~88_combout\ $end
$var wire 1 U# \ROM1|memROM~89_combout\ $end
$var wire 1 V# \ROM1|memROM~90_combout\ $end
$var wire 1 W# \ROM1|memROM~91_combout\ $end
$var wire 1 X# \ROM1|memROM~92_combout\ $end
$var wire 1 Y# \ROM1|memROM~93_combout\ $end
$var wire 1 Z# \ROM1|memROM~94_combout\ $end
$var wire 1 [# \ROM1|memROM~95_combout\ $end
$var wire 1 \# \ROM1|memROM~96_combout\ $end
$var wire 1 ]# \ROM1|memROM~97_combout\ $end
$var wire 1 ^# \ROM1|memROM~98_combout\ $end
$var wire 1 _# \ROM1|memROM~99_combout\ $end
$var wire 1 `# \ROM1|memROM~100_combout\ $end
$var wire 1 a# \ROM1|memROM~101_combout\ $end
$var wire 1 b# \ROM1|memROM~102_combout\ $end
$var wire 1 c# \processador|decoderInstru1|saida~0_combout\ $end
$var wire 1 d# \processador|decoderInstru1|Equal15~1_combout\ $end
$var wire 1 e# \processador|ULA1|saida[0]~9_combout\ $end
$var wire 1 f# \processador|ULA1|saida[0]~8_combout\ $end
$var wire 1 g# \processador|decoderInstru1|saida[7]~1_combout\ $end
$var wire 1 h# \processador|decoderInstru1|saida[1]~2_combout\ $end
$var wire 1 i# \comb~0_combout\ $end
$var wire 1 j# \comb~1_combout\ $end
$var wire 1 k# \processador|decoderInstru1|Equal15~0_combout\ $end
$var wire 1 l# \RAM1|process_0~0_combout\ $end
$var wire 1 m# \RAM1|ram~695_combout\ $end
$var wire 1 n# \RAM1|ram~696_combout\ $end
$var wire 1 o# \RAM1|ram~19_q\ $end
$var wire 1 p# \RAM1|ram~703_combout\ $end
$var wire 1 q# \RAM1|ram~704_combout\ $end
$var wire 1 r# \RAM1|ram~27_q\ $end
$var wire 1 s# \RAM1|ram~727_combout\ $end
$var wire 1 t# \RAM1|ram~728_combout\ $end
$var wire 1 u# \RAM1|ram~35_q\ $end
$var wire 1 v# \RAM1|ram~729_combout\ $end
$var wire 1 w# \RAM1|ram~730_combout\ $end
$var wire 1 x# \RAM1|ram~43_q\ $end
$var wire 1 y# \RAM1|ram~611_combout\ $end
$var wire 1 z# \RAM1|ram~699_combout\ $end
$var wire 1 {# \RAM1|ram~700_combout\ $end
$var wire 1 |# \RAM1|ram~147_q\ $end
$var wire 1 }# \RAM1|ram~707_combout\ $end
$var wire 1 ~# \RAM1|ram~708_combout\ $end
$var wire 1 !$ \RAM1|ram~155_q\ $end
$var wire 1 "$ \RAM1|ram~731_combout\ $end
$var wire 1 #$ \RAM1|ram~732_combout\ $end
$var wire 1 $$ \RAM1|ram~163_q\ $end
$var wire 1 %$ \RAM1|ram~733_combout\ $end
$var wire 1 &$ \RAM1|ram~734_combout\ $end
$var wire 1 '$ \RAM1|ram~171_q\ $end
$var wire 1 ($ \RAM1|ram~612_combout\ $end
$var wire 1 )$ \RAM1|ram~711_combout\ $end
$var wire 1 *$ \RAM1|ram~712_combout\ $end
$var wire 1 +$ \RAM1|ram~83_q\ $end
$var wire 1 ,$ \RAM1|ram~719_combout\ $end
$var wire 1 -$ \RAM1|ram~720_combout\ $end
$var wire 1 .$ \RAM1|ram~91_q\ $end
$var wire 1 /$ \RAM1|ram~743_combout\ $end
$var wire 1 0$ \RAM1|ram~744_combout\ $end
$var wire 1 1$ \RAM1|ram~99_q\ $end
$var wire 1 2$ \RAM1|ram~745_combout\ $end
$var wire 1 3$ \RAM1|ram~746_combout\ $end
$var wire 1 4$ \RAM1|ram~107_q\ $end
$var wire 1 5$ \RAM1|ram~613_combout\ $end
$var wire 1 6$ \RAM1|ram~715_combout\ $end
$var wire 1 7$ \RAM1|ram~716_combout\ $end
$var wire 1 8$ \RAM1|ram~211_q\ $end
$var wire 1 9$ \RAM1|ram~723_combout\ $end
$var wire 1 :$ \RAM1|ram~724_combout\ $end
$var wire 1 ;$ \RAM1|ram~219_q\ $end
$var wire 1 <$ \RAM1|ram~747_combout\ $end
$var wire 1 =$ \RAM1|ram~748_combout\ $end
$var wire 1 >$ \RAM1|ram~227_q\ $end
$var wire 1 ?$ \RAM1|ram~749_combout\ $end
$var wire 1 @$ \RAM1|ram~750_combout\ $end
$var wire 1 A$ \RAM1|ram~235_q\ $end
$var wire 1 B$ \RAM1|ram~614_combout\ $end
$var wire 1 C$ \RAM1|ram~615_combout\ $end
$var wire 1 D$ \RAM1|ram~759_combout\ $end
$var wire 1 E$ \RAM1|ram~760_combout\ $end
$var wire 1 F$ \RAM1|ram~275_q\ $end
$var wire 1 G$ \RAM1|ram~775_combout\ $end
$var wire 1 H$ \RAM1|ram~776_combout\ $end
$var wire 1 I$ \RAM1|ram~403_q\ $end
$var wire 1 J$ \RAM1|ram~791_combout\ $end
$var wire 1 K$ \RAM1|ram~792_combout\ $end
$var wire 1 L$ \RAM1|ram~291_q\ $end
$var wire 1 M$ \RAM1|ram~795_combout\ $end
$var wire 1 N$ \RAM1|ram~796_combout\ $end
$var wire 1 O$ \RAM1|ram~419_q\ $end
$var wire 1 P$ \RAM1|ram~616_combout\ $end
$var wire 1 Q$ \RAM1|ram~767_combout\ $end
$var wire 1 R$ \RAM1|ram~768_combout\ $end
$var wire 1 S$ \RAM1|ram~283_q\ $end
$var wire 1 T$ \RAM1|ram~783_combout\ $end
$var wire 1 U$ \RAM1|ram~784_combout\ $end
$var wire 1 V$ \RAM1|ram~411_q\ $end
$var wire 1 W$ \RAM1|ram~793_combout\ $end
$var wire 1 X$ \RAM1|ram~794_combout\ $end
$var wire 1 Y$ \RAM1|ram~299_q\ $end
$var wire 1 Z$ \RAM1|ram~797_combout\ $end
$var wire 1 [$ \RAM1|ram~798_combout\ $end
$var wire 1 \$ \RAM1|ram~427_q\ $end
$var wire 1 ]$ \RAM1|ram~617_combout\ $end
$var wire 1 ^$ \RAM1|ram~763_combout\ $end
$var wire 1 _$ \RAM1|ram~764_combout\ $end
$var wire 1 `$ \RAM1|ram~339_q\ $end
$var wire 1 a$ \RAM1|ram~779_combout\ $end
$var wire 1 b$ \RAM1|ram~780_combout\ $end
$var wire 1 c$ \RAM1|ram~467_q\ $end
$var wire 1 d$ \RAM1|ram~807_combout\ $end
$var wire 1 e$ \RAM1|ram~808_combout\ $end
$var wire 1 f$ \RAM1|ram~355_q\ $end
$var wire 1 g$ \RAM1|ram~811_combout\ $end
$var wire 1 h$ \RAM1|ram~812_combout\ $end
$var wire 1 i$ \RAM1|ram~483_q\ $end
$var wire 1 j$ \RAM1|ram~618_combout\ $end
$var wire 1 k$ \RAM1|ram~771_combout\ $end
$var wire 1 l$ \RAM1|ram~772_combout\ $end
$var wire 1 m$ \RAM1|ram~347_q\ $end
$var wire 1 n$ \RAM1|ram~787_combout\ $end
$var wire 1 o$ \RAM1|ram~788_combout\ $end
$var wire 1 p$ \RAM1|ram~475_q\ $end
$var wire 1 q$ \RAM1|ram~809_combout\ $end
$var wire 1 r$ \RAM1|ram~810_combout\ $end
$var wire 1 s$ \RAM1|ram~363_q\ $end
$var wire 1 t$ \RAM1|ram~813_combout\ $end
$var wire 1 u$ \RAM1|ram~814_combout\ $end
$var wire 1 v$ \RAM1|ram~491_q\ $end
$var wire 1 w$ \RAM1|ram~619_combout\ $end
$var wire 1 x$ \RAM1|ram~620_combout\ $end
$var wire 1 y$ \RAM1|ram~697_combout\ $end
$var wire 1 z$ \RAM1|ram~698_combout\ $end
$var wire 1 {$ \RAM1|ram~51_q\ $end
$var wire 1 |$ \RAM1|ram~735_combout\ $end
$var wire 1 }$ \RAM1|ram~736_combout\ $end
$var wire 1 ~$ \RAM1|ram~67_q\ $end
$var wire 1 !% \RAM1|ram~713_combout\ $end
$var wire 1 "% \RAM1|ram~714_combout\ $end
$var wire 1 #% \RAM1|ram~115_q\ $end
$var wire 1 $% \RAM1|ram~751_combout\ $end
$var wire 1 %% \RAM1|ram~752_combout\ $end
$var wire 1 &% \RAM1|ram~131_q\ $end
$var wire 1 '% \RAM1|ram~621_combout\ $end
$var wire 1 (% \RAM1|ram~705_combout\ $end
$var wire 1 )% \RAM1|ram~706_combout\ $end
$var wire 1 *% \RAM1|ram~59_q\ $end
$var wire 1 +% \RAM1|ram~737_combout\ $end
$var wire 1 ,% \RAM1|ram~738_combout\ $end
$var wire 1 -% \RAM1|ram~75_q\ $end
$var wire 1 .% \RAM1|ram~721_combout\ $end
$var wire 1 /% \RAM1|ram~722_combout\ $end
$var wire 1 0% \RAM1|ram~123_q\ $end
$var wire 1 1% \RAM1|ram~753_combout\ $end
$var wire 1 2% \RAM1|ram~754_combout\ $end
$var wire 1 3% \RAM1|ram~139_q\ $end
$var wire 1 4% \RAM1|ram~622_combout\ $end
$var wire 1 5% \RAM1|ram~701_combout\ $end
$var wire 1 6% \RAM1|ram~702_combout\ $end
$var wire 1 7% \RAM1|ram~179_q\ $end
$var wire 1 8% \RAM1|ram~739_combout\ $end
$var wire 1 9% \RAM1|ram~740_combout\ $end
$var wire 1 :% \RAM1|ram~195_q\ $end
$var wire 1 ;% \RAM1|ram~717_combout\ $end
$var wire 1 <% \RAM1|ram~718_combout\ $end
$var wire 1 =% \RAM1|ram~243_q\ $end
$var wire 1 >% \RAM1|ram~755_combout\ $end
$var wire 1 ?% \RAM1|ram~756_combout\ $end
$var wire 1 @% \RAM1|ram~259_q\ $end
$var wire 1 A% \RAM1|ram~623_combout\ $end
$var wire 1 B% \RAM1|ram~709_combout\ $end
$var wire 1 C% \RAM1|ram~710_combout\ $end
$var wire 1 D% \RAM1|ram~187_q\ $end
$var wire 1 E% \RAM1|ram~741_combout\ $end
$var wire 1 F% \RAM1|ram~742_combout\ $end
$var wire 1 G% \RAM1|ram~203_q\ $end
$var wire 1 H% \RAM1|ram~725_combout\ $end
$var wire 1 I% \RAM1|ram~726_combout\ $end
$var wire 1 J% \RAM1|ram~251_q\ $end
$var wire 1 K% \RAM1|ram~757_combout\ $end
$var wire 1 L% \RAM1|ram~758_combout\ $end
$var wire 1 M% \RAM1|ram~267_q\ $end
$var wire 1 N% \RAM1|ram~624_combout\ $end
$var wire 1 O% \RAM1|ram~625_combout\ $end
$var wire 1 P% \RAM1|ram~761_combout\ $end
$var wire 1 Q% \RAM1|ram~762_combout\ $end
$var wire 1 R% \RAM1|ram~307_q\ $end
$var wire 1 S% \RAM1|ram~769_combout\ $end
$var wire 1 T% \RAM1|ram~770_combout\ $end
$var wire 1 U% \RAM1|ram~315_q\ $end
$var wire 1 V% \RAM1|ram~799_combout\ $end
$var wire 1 W% \RAM1|ram~800_combout\ $end
$var wire 1 X% \RAM1|ram~323_q\ $end
$var wire 1 Y% \RAM1|ram~801_combout\ $end
$var wire 1 Z% \RAM1|ram~802_combout\ $end
$var wire 1 [% \RAM1|ram~331_q\ $end
$var wire 1 \% \RAM1|ram~626_combout\ $end
$var wire 1 ]% \RAM1|ram~777_combout\ $end
$var wire 1 ^% \RAM1|ram~778_combout\ $end
$var wire 1 _% \RAM1|ram~435_q\ $end
$var wire 1 `% \RAM1|ram~785_combout\ $end
$var wire 1 a% \RAM1|ram~786_combout\ $end
$var wire 1 b% \RAM1|ram~443_q\ $end
$var wire 1 c% \RAM1|ram~803_combout\ $end
$var wire 1 d% \RAM1|ram~804_combout\ $end
$var wire 1 e% \RAM1|ram~451_q\ $end
$var wire 1 f% \RAM1|ram~805_combout\ $end
$var wire 1 g% \RAM1|ram~806_combout\ $end
$var wire 1 h% \RAM1|ram~459_q\ $end
$var wire 1 i% \RAM1|ram~627_combout\ $end
$var wire 1 j% \RAM1|ram~765_combout\ $end
$var wire 1 k% \RAM1|ram~766_combout\ $end
$var wire 1 l% \RAM1|ram~371_q\ $end
$var wire 1 m% \RAM1|ram~773_combout\ $end
$var wire 1 n% \RAM1|ram~774_combout\ $end
$var wire 1 o% \RAM1|ram~379_q\ $end
$var wire 1 p% \RAM1|ram~815_combout\ $end
$var wire 1 q% \RAM1|ram~816_combout\ $end
$var wire 1 r% \RAM1|ram~387_q\ $end
$var wire 1 s% \RAM1|ram~817_combout\ $end
$var wire 1 t% \RAM1|ram~818_combout\ $end
$var wire 1 u% \RAM1|ram~395_q\ $end
$var wire 1 v% \RAM1|ram~628_combout\ $end
$var wire 1 w% \RAM1|ram~781_combout\ $end
$var wire 1 x% \RAM1|ram~782_combout\ $end
$var wire 1 y% \RAM1|ram~499_q\ $end
$var wire 1 z% \RAM1|ram~789_combout\ $end
$var wire 1 {% \RAM1|ram~790_combout\ $end
$var wire 1 |% \RAM1|ram~507_q\ $end
$var wire 1 }% \RAM1|ram~819_combout\ $end
$var wire 1 ~% \RAM1|ram~820_combout\ $end
$var wire 1 !& \RAM1|ram~515_q\ $end
$var wire 1 "& \RAM1|ram~821_combout\ $end
$var wire 1 #& \RAM1|ram~822_combout\ $end
$var wire 1 $& \RAM1|ram~523_q\ $end
$var wire 1 %& \RAM1|ram~629_combout\ $end
$var wire 1 && \RAM1|ram~630_combout\ $end
$var wire 1 '& \RAM1|ram~631_combout\ $end
$var wire 1 (& \SW[4]~input_o\ $end
$var wire 1 )& \processador|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 *& \SW_0_7|saida[4]~19_combout\ $end
$var wire 1 +& \RAM1|ram~18_q\ $end
$var wire 1 ,& \RAM1|ram~26_q\ $end
$var wire 1 -& \RAM1|ram~50_q\ $end
$var wire 1 .& \RAM1|ram~58_q\ $end
$var wire 1 /& \RAM1|ram~590_combout\ $end
$var wire 1 0& \RAM1|ram~146_q\ $end
$var wire 1 1& \RAM1|ram~154_q\ $end
$var wire 1 2& \RAM1|ram~178_q\ $end
$var wire 1 3& \RAM1|ram~186_q\ $end
$var wire 1 4& \RAM1|ram~591_combout\ $end
$var wire 1 5& \RAM1|ram~82_q\ $end
$var wire 1 6& \RAM1|ram~90_q\ $end
$var wire 1 7& \RAM1|ram~114_q\ $end
$var wire 1 8& \RAM1|ram~122_q\ $end
$var wire 1 9& \RAM1|ram~592_combout\ $end
$var wire 1 :& \RAM1|ram~210_q\ $end
$var wire 1 ;& \RAM1|ram~218_q\ $end
$var wire 1 <& \RAM1|ram~242_q\ $end
$var wire 1 =& \RAM1|ram~250_q\ $end
$var wire 1 >& \RAM1|ram~593_combout\ $end
$var wire 1 ?& \RAM1|ram~594_combout\ $end
$var wire 1 @& \RAM1|ram~274_q\ $end
$var wire 1 A& \RAM1|ram~282_q\ $end
$var wire 1 B& \RAM1|ram~338_q\ $end
$var wire 1 C& \RAM1|ram~346_q\ $end
$var wire 1 D& \RAM1|ram~595_combout\ $end
$var wire 1 E& \RAM1|ram~306_q\ $end
$var wire 1 F& \RAM1|ram~314_q\ $end
$var wire 1 G& \RAM1|ram~370_q\ $end
$var wire 1 H& \RAM1|ram~378_q\ $end
$var wire 1 I& \RAM1|ram~596_combout\ $end
$var wire 1 J& \RAM1|ram~402_q\ $end
$var wire 1 K& \RAM1|ram~410_q\ $end
$var wire 1 L& \RAM1|ram~466_q\ $end
$var wire 1 M& \RAM1|ram~474_q\ $end
$var wire 1 N& \RAM1|ram~597_combout\ $end
$var wire 1 O& \RAM1|ram~434_q\ $end
$var wire 1 P& \RAM1|ram~442_q\ $end
$var wire 1 Q& \RAM1|ram~498_q\ $end
$var wire 1 R& \RAM1|ram~506_q\ $end
$var wire 1 S& \RAM1|ram~598_combout\ $end
$var wire 1 T& \RAM1|ram~599_combout\ $end
$var wire 1 U& \RAM1|ram~34_q\ $end
$var wire 1 V& \RAM1|ram~42_q\ $end
$var wire 1 W& \RAM1|ram~162_q\ $end
$var wire 1 X& \RAM1|ram~170_q\ $end
$var wire 1 Y& \RAM1|ram~600_combout\ $end
$var wire 1 Z& \RAM1|ram~66_q\ $end
$var wire 1 [& \RAM1|ram~74_q\ $end
$var wire 1 \& \RAM1|ram~194_q\ $end
$var wire 1 ]& \RAM1|ram~202_q\ $end
$var wire 1 ^& \RAM1|ram~601_combout\ $end
$var wire 1 _& \RAM1|ram~98_q\ $end
$var wire 1 `& \RAM1|ram~106_q\ $end
$var wire 1 a& \RAM1|ram~226_q\ $end
$var wire 1 b& \RAM1|ram~234_q\ $end
$var wire 1 c& \RAM1|ram~602_combout\ $end
$var wire 1 d& \RAM1|ram~130_q\ $end
$var wire 1 e& \RAM1|ram~138_q\ $end
$var wire 1 f& \RAM1|ram~258_q\ $end
$var wire 1 g& \RAM1|ram~266_q\ $end
$var wire 1 h& \RAM1|ram~603_combout\ $end
$var wire 1 i& \RAM1|ram~604_combout\ $end
$var wire 1 j& \RAM1|ram~290_q\ $end
$var wire 1 k& \RAM1|ram~298_q\ $end
$var wire 1 l& \RAM1|ram~322_q\ $end
$var wire 1 m& \RAM1|ram~330_q\ $end
$var wire 1 n& \RAM1|ram~605_combout\ $end
$var wire 1 o& \RAM1|ram~418_q\ $end
$var wire 1 p& \RAM1|ram~426_q\ $end
$var wire 1 q& \RAM1|ram~450_q\ $end
$var wire 1 r& \RAM1|ram~458_q\ $end
$var wire 1 s& \RAM1|ram~606_combout\ $end
$var wire 1 t& \RAM1|ram~354_q\ $end
$var wire 1 u& \RAM1|ram~362_q\ $end
$var wire 1 v& \RAM1|ram~386_q\ $end
$var wire 1 w& \RAM1|ram~394_q\ $end
$var wire 1 x& \RAM1|ram~607_combout\ $end
$var wire 1 y& \RAM1|ram~482_q\ $end
$var wire 1 z& \RAM1|ram~490_q\ $end
$var wire 1 {& \RAM1|ram~514_q\ $end
$var wire 1 |& \RAM1|ram~522_q\ $end
$var wire 1 }& \RAM1|ram~608_combout\ $end
$var wire 1 ~& \RAM1|ram~609_combout\ $end
$var wire 1 !' \RAM1|ram~610_combout\ $end
$var wire 1 "' \SW[3]~input_o\ $end
$var wire 1 #' \processador|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 $' \SW_0_7|saida[3]~18_combout\ $end
$var wire 1 %' \RAM1|ram~17_q\ $end
$var wire 1 &' \RAM1|ram~49_q\ $end
$var wire 1 '' \RAM1|ram~33_q\ $end
$var wire 1 (' \RAM1|ram~65_q\ $end
$var wire 1 )' \RAM1|ram~569_combout\ $end
$var wire 1 *' \RAM1|ram~145_q\ $end
$var wire 1 +' \RAM1|ram~177_q\ $end
$var wire 1 ,' \RAM1|ram~161_q\ $end
$var wire 1 -' \RAM1|ram~193_q\ $end
$var wire 1 .' \RAM1|ram~570_combout\ $end
$var wire 1 /' \RAM1|ram~81_q\ $end
$var wire 1 0' \RAM1|ram~113_q\ $end
$var wire 1 1' \RAM1|ram~97_q\ $end
$var wire 1 2' \RAM1|ram~129_q\ $end
$var wire 1 3' \RAM1|ram~571_combout\ $end
$var wire 1 4' \RAM1|ram~209_q\ $end
$var wire 1 5' \RAM1|ram~241_q\ $end
$var wire 1 6' \RAM1|ram~225_q\ $end
$var wire 1 7' \RAM1|ram~257_q\ $end
$var wire 1 8' \RAM1|ram~572_combout\ $end
$var wire 1 9' \RAM1|ram~573_combout\ $end
$var wire 1 :' \RAM1|ram~273_q\ $end
$var wire 1 ;' \RAM1|ram~305_q\ $end
$var wire 1 <' \RAM1|ram~401_q\ $end
$var wire 1 =' \RAM1|ram~433_q\ $end
$var wire 1 >' \RAM1|ram~574_combout\ $end
$var wire 1 ?' \RAM1|ram~289_q\ $end
$var wire 1 @' \RAM1|ram~321_q\ $end
$var wire 1 A' \RAM1|ram~417_q\ $end
$var wire 1 B' \RAM1|ram~449_q\ $end
$var wire 1 C' \RAM1|ram~575_combout\ $end
$var wire 1 D' \RAM1|ram~337_q\ $end
$var wire 1 E' \RAM1|ram~369_q\ $end
$var wire 1 F' \RAM1|ram~465_q\ $end
$var wire 1 G' \RAM1|ram~497_q\ $end
$var wire 1 H' \RAM1|ram~576_combout\ $end
$var wire 1 I' \RAM1|ram~353_q\ $end
$var wire 1 J' \RAM1|ram~385_q\ $end
$var wire 1 K' \RAM1|ram~481_q\ $end
$var wire 1 L' \RAM1|ram~513_q\ $end
$var wire 1 M' \RAM1|ram~577_combout\ $end
$var wire 1 N' \RAM1|ram~578_combout\ $end
$var wire 1 O' \RAM1|ram~25_q\ $end
$var wire 1 P' \RAM1|ram~57_q\ $end
$var wire 1 Q' \RAM1|ram~41_q\ $end
$var wire 1 R' \RAM1|ram~73_q\ $end
$var wire 1 S' \RAM1|ram~579_combout\ $end
$var wire 1 T' \RAM1|ram~153_q\ $end
$var wire 1 U' \RAM1|ram~185_q\ $end
$var wire 1 V' \RAM1|ram~169_q\ $end
$var wire 1 W' \RAM1|ram~201_q\ $end
$var wire 1 X' \RAM1|ram~580_combout\ $end
$var wire 1 Y' \RAM1|ram~89_q\ $end
$var wire 1 Z' \RAM1|ram~121_q\ $end
$var wire 1 [' \RAM1|ram~105_q\ $end
$var wire 1 \' \RAM1|ram~137_q\ $end
$var wire 1 ]' \RAM1|ram~581_combout\ $end
$var wire 1 ^' \RAM1|ram~217_q\ $end
$var wire 1 _' \RAM1|ram~249_q\ $end
$var wire 1 `' \RAM1|ram~233_q\ $end
$var wire 1 a' \RAM1|ram~265_q\ $end
$var wire 1 b' \RAM1|ram~582_combout\ $end
$var wire 1 c' \RAM1|ram~583_combout\ $end
$var wire 1 d' \RAM1|ram~281_q\ $end
$var wire 1 e' \RAM1|ram~313_q\ $end
$var wire 1 f' \RAM1|ram~345_q\ $end
$var wire 1 g' \RAM1|ram~377_q\ $end
$var wire 1 h' \RAM1|ram~584_combout\ $end
$var wire 1 i' \RAM1|ram~409_q\ $end
$var wire 1 j' \RAM1|ram~441_q\ $end
$var wire 1 k' \RAM1|ram~473_q\ $end
$var wire 1 l' \RAM1|ram~505_q\ $end
$var wire 1 m' \RAM1|ram~585_combout\ $end
$var wire 1 n' \RAM1|ram~297_q\ $end
$var wire 1 o' \RAM1|ram~329_q\ $end
$var wire 1 p' \RAM1|ram~361_q\ $end
$var wire 1 q' \RAM1|ram~393_q\ $end
$var wire 1 r' \RAM1|ram~586_combout\ $end
$var wire 1 s' \RAM1|ram~425_q\ $end
$var wire 1 t' \RAM1|ram~457_q\ $end
$var wire 1 u' \RAM1|ram~489_q\ $end
$var wire 1 v' \RAM1|ram~521_q\ $end
$var wire 1 w' \RAM1|ram~587_combout\ $end
$var wire 1 x' \RAM1|ram~588_combout\ $end
$var wire 1 y' \RAM1|ram~589_combout\ $end
$var wire 1 z' \SW[2]~input_o\ $end
$var wire 1 {' \processador|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 |' \SW_0_7|saida[2]~29_combout\ $end
$var wire 1 }' \SW_0_7|saida[2]~30_combout\ $end
$var wire 1 ~' \SW_0_7|saida[2]~25_combout\ $end
$var wire 1 !( \RAM1|ram~16_q\ $end
$var wire 1 "( \RAM1|ram~32_q\ $end
$var wire 1 #( \RAM1|ram~80_q\ $end
$var wire 1 $( \RAM1|ram~96_q\ $end
$var wire 1 %( \RAM1|ram~548_combout\ $end
$var wire 1 &( \RAM1|ram~24_q\ $end
$var wire 1 '( \RAM1|ram~40_q\ $end
$var wire 1 (( \RAM1|ram~88_q\ $end
$var wire 1 )( \RAM1|ram~104_q\ $end
$var wire 1 *( \RAM1|ram~549_combout\ $end
$var wire 1 +( \RAM1|ram~144_q\ $end
$var wire 1 ,( \RAM1|ram~160_q\ $end
$var wire 1 -( \RAM1|ram~208_q\ $end
$var wire 1 .( \RAM1|ram~224_q\ $end
$var wire 1 /( \RAM1|ram~550_combout\ $end
$var wire 1 0( \RAM1|ram~152_q\ $end
$var wire 1 1( \RAM1|ram~168_q\ $end
$var wire 1 2( \RAM1|ram~216_q\ $end
$var wire 1 3( \RAM1|ram~232_q\ $end
$var wire 1 4( \RAM1|ram~551_combout\ $end
$var wire 1 5( \RAM1|ram~552_combout\ $end
$var wire 1 6( \RAM1|ram~272_q\ $end
$var wire 1 7( \RAM1|ram~400_q\ $end
$var wire 1 8( \RAM1|ram~288_q\ $end
$var wire 1 9( \RAM1|ram~416_q\ $end
$var wire 1 :( \RAM1|ram~553_combout\ $end
$var wire 1 ;( \RAM1|ram~280_q\ $end
$var wire 1 <( \RAM1|ram~408_q\ $end
$var wire 1 =( \RAM1|ram~296_q\ $end
$var wire 1 >( \RAM1|ram~424_q\ $end
$var wire 1 ?( \RAM1|ram~554_combout\ $end
$var wire 1 @( \RAM1|ram~336_q\ $end
$var wire 1 A( \RAM1|ram~464_q\ $end
$var wire 1 B( \RAM1|ram~352_q\ $end
$var wire 1 C( \RAM1|ram~480_q\ $end
$var wire 1 D( \RAM1|ram~555_combout\ $end
$var wire 1 E( \RAM1|ram~344_q\ $end
$var wire 1 F( \RAM1|ram~472_q\ $end
$var wire 1 G( \RAM1|ram~360_q\ $end
$var wire 1 H( \RAM1|ram~488_q\ $end
$var wire 1 I( \RAM1|ram~556_combout\ $end
$var wire 1 J( \RAM1|ram~557_combout\ $end
$var wire 1 K( \RAM1|ram~48_q\ $end
$var wire 1 L( \RAM1|ram~56_q\ $end
$var wire 1 M( \RAM1|ram~64_q\ $end
$var wire 1 N( \RAM1|ram~72_q\ $end
$var wire 1 O( \RAM1|ram~558_combout\ $end
$var wire 1 P( \RAM1|ram~176_q\ $end
$var wire 1 Q( \RAM1|ram~184_q\ $end
$var wire 1 R( \RAM1|ram~192_q\ $end
$var wire 1 S( \RAM1|ram~200_q\ $end
$var wire 1 T( \RAM1|ram~559_combout\ $end
$var wire 1 U( \RAM1|ram~112_q\ $end
$var wire 1 V( \RAM1|ram~120_q\ $end
$var wire 1 W( \RAM1|ram~128_q\ $end
$var wire 1 X( \RAM1|ram~136_q\ $end
$var wire 1 Y( \RAM1|ram~560_combout\ $end
$var wire 1 Z( \RAM1|ram~240_q\ $end
$var wire 1 [( \RAM1|ram~248_q\ $end
$var wire 1 \( \RAM1|ram~256_q\ $end
$var wire 1 ]( \RAM1|ram~264_q\ $end
$var wire 1 ^( \RAM1|ram~561_combout\ $end
$var wire 1 _( \RAM1|ram~562_combout\ $end
$var wire 1 `( \RAM1|ram~304_q\ $end
$var wire 1 a( \RAM1|ram~320_q\ $end
$var wire 1 b( \RAM1|ram~368_q\ $end
$var wire 1 c( \RAM1|ram~384_q\ $end
$var wire 1 d( \RAM1|ram~563_combout\ $end
$var wire 1 e( \RAM1|ram~312_q\ $end
$var wire 1 f( \RAM1|ram~328_q\ $end
$var wire 1 g( \RAM1|ram~376_q\ $end
$var wire 1 h( \RAM1|ram~392_q\ $end
$var wire 1 i( \RAM1|ram~564_combout\ $end
$var wire 1 j( \RAM1|ram~432_q\ $end
$var wire 1 k( \RAM1|ram~448_q\ $end
$var wire 1 l( \RAM1|ram~496_q\ $end
$var wire 1 m( \RAM1|ram~512_q\ $end
$var wire 1 n( \RAM1|ram~565_combout\ $end
$var wire 1 o( \RAM1|ram~440_q\ $end
$var wire 1 p( \RAM1|ram~456_q\ $end
$var wire 1 q( \RAM1|ram~504_q\ $end
$var wire 1 r( \RAM1|ram~520_q\ $end
$var wire 1 s( \RAM1|ram~566_combout\ $end
$var wire 1 t( \RAM1|ram~567_combout\ $end
$var wire 1 u( \RAM1|ram~568_combout\ $end
$var wire 1 v( \SW[1]~input_o\ $end
$var wire 1 w( \processador|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 x( \SW_0_7|saida[1]~27_combout\ $end
$var wire 1 y( \SW_0_7|saida[1]~28_combout\ $end
$var wire 1 z( \SW_0_7|saida[1]~24_combout\ $end
$var wire 1 {( \RAM1|ram~15_q\ $end
$var wire 1 |( \RAM1|ram~47_q\ $end
$var wire 1 }( \RAM1|ram~143_q\ $end
$var wire 1 ~( \RAM1|ram~175_q\ $end
$var wire 1 !) \RAM1|ram~527_combout\ $end
$var wire 1 ") \RAM1|ram~23_q\ $end
$var wire 1 #) \RAM1|ram~55_q\ $end
$var wire 1 $) \RAM1|ram~151_q\ $end
$var wire 1 %) \RAM1|ram~183_q\ $end
$var wire 1 &) \RAM1|ram~528_combout\ $end
$var wire 1 ') \RAM1|ram~79_q\ $end
$var wire 1 () \RAM1|ram~111_q\ $end
$var wire 1 )) \RAM1|ram~207_q\ $end
$var wire 1 *) \RAM1|ram~239_q\ $end
$var wire 1 +) \RAM1|ram~529_combout\ $end
$var wire 1 ,) \RAM1|ram~87_q\ $end
$var wire 1 -) \RAM1|ram~119_q\ $end
$var wire 1 .) \RAM1|ram~215_q\ $end
$var wire 1 /) \RAM1|ram~247_q\ $end
$var wire 1 0) \RAM1|ram~530_combout\ $end
$var wire 1 1) \RAM1|ram~531_combout\ $end
$var wire 1 2) \RAM1|ram~31_q\ $end
$var wire 1 3) \RAM1|ram~39_q\ $end
$var wire 1 4) \RAM1|ram~159_q\ $end
$var wire 1 5) \RAM1|ram~167_q\ $end
$var wire 1 6) \RAM1|ram~532_combout\ $end
$var wire 1 7) \RAM1|ram~63_q\ $end
$var wire 1 8) \RAM1|ram~71_q\ $end
$var wire 1 9) \RAM1|ram~191_q\ $end
$var wire 1 :) \RAM1|ram~199_q\ $end
$var wire 1 ;) \RAM1|ram~533_combout\ $end
$var wire 1 <) \RAM1|ram~95_q\ $end
$var wire 1 =) \RAM1|ram~103_q\ $end
$var wire 1 >) \RAM1|ram~223_q\ $end
$var wire 1 ?) \RAM1|ram~231_q\ $end
$var wire 1 @) \RAM1|ram~534_combout\ $end
$var wire 1 A) \RAM1|ram~127_q\ $end
$var wire 1 B) \RAM1|ram~135_q\ $end
$var wire 1 C) \RAM1|ram~255_q\ $end
$var wire 1 D) \RAM1|ram~263_q\ $end
$var wire 1 E) \RAM1|ram~535_combout\ $end
$var wire 1 F) \RAM1|ram~536_combout\ $end
$var wire 1 G) \RAM1|ram~271_q\ $end
$var wire 1 H) \RAM1|ram~303_q\ $end
$var wire 1 I) \RAM1|ram~335_q\ $end
$var wire 1 J) \RAM1|ram~367_q\ $end
$var wire 1 K) \RAM1|ram~537_combout\ $end
$var wire 1 L) \RAM1|ram~279_q\ $end
$var wire 1 M) \RAM1|ram~311_q\ $end
$var wire 1 N) \RAM1|ram~343_q\ $end
$var wire 1 O) \RAM1|ram~375_q\ $end
$var wire 1 P) \RAM1|ram~538_combout\ $end
$var wire 1 Q) \RAM1|ram~399_q\ $end
$var wire 1 R) \RAM1|ram~431_q\ $end
$var wire 1 S) \RAM1|ram~463_q\ $end
$var wire 1 T) \RAM1|ram~495_q\ $end
$var wire 1 U) \RAM1|ram~539_combout\ $end
$var wire 1 V) \RAM1|ram~407_q\ $end
$var wire 1 W) \RAM1|ram~439_q\ $end
$var wire 1 X) \RAM1|ram~471_q\ $end
$var wire 1 Y) \RAM1|ram~503_q\ $end
$var wire 1 Z) \RAM1|ram~540_combout\ $end
$var wire 1 [) \RAM1|ram~541_combout\ $end
$var wire 1 \) \RAM1|ram~287_q\ $end
$var wire 1 ]) \RAM1|ram~295_q\ $end
$var wire 1 ^) \RAM1|ram~415_q\ $end
$var wire 1 _) \RAM1|ram~423_q\ $end
$var wire 1 `) \RAM1|ram~542_combout\ $end
$var wire 1 a) \RAM1|ram~319_q\ $end
$var wire 1 b) \RAM1|ram~327_q\ $end
$var wire 1 c) \RAM1|ram~447_q\ $end
$var wire 1 d) \RAM1|ram~455_q\ $end
$var wire 1 e) \RAM1|ram~543_combout\ $end
$var wire 1 f) \RAM1|ram~351_q\ $end
$var wire 1 g) \RAM1|ram~359_q\ $end
$var wire 1 h) \RAM1|ram~479_q\ $end
$var wire 1 i) \RAM1|ram~487_q\ $end
$var wire 1 j) \RAM1|ram~544_combout\ $end
$var wire 1 k) \RAM1|ram~383_q\ $end
$var wire 1 l) \RAM1|ram~391_q\ $end
$var wire 1 m) \RAM1|ram~511_q\ $end
$var wire 1 n) \RAM1|ram~519_q\ $end
$var wire 1 o) \RAM1|ram~545_combout\ $end
$var wire 1 p) \RAM1|ram~546_combout\ $end
$var wire 1 q) \RAM1|ram~547_combout\ $end
$var wire 1 r) \SW_0_7|saida[0]~8_combout\ $end
$var wire 1 s) \SW_0_7|saida[0]~9_combout\ $end
$var wire 1 t) \TIM_SEG_NORMAL_INC|Add0~93_sumout\ $end
$var wire 1 u) \TIM_SEG_NORMAL_INC|Add0~94\ $end
$var wire 1 v) \TIM_SEG_NORMAL_INC|Add0~97_sumout\ $end
$var wire 1 w) \TIM_SEG_NORMAL_INC|Add0~98\ $end
$var wire 1 x) \TIM_SEG_NORMAL_INC|Add0~61_sumout\ $end
$var wire 1 y) \TIM_SEG_NORMAL_INC|Add0~62\ $end
$var wire 1 z) \TIM_SEG_NORMAL_INC|Add0~33_sumout\ $end
$var wire 1 {) \TIM_SEG_NORMAL_INC|Add0~34\ $end
$var wire 1 |) \TIM_SEG_NORMAL_INC|Add0~37_sumout\ $end
$var wire 1 }) \TIM_SEG_NORMAL_INC|Add0~38\ $end
$var wire 1 ~) \TIM_SEG_NORMAL_INC|Add0~57_sumout\ $end
$var wire 1 !* \TIM_SEG_NORMAL_INC|Add0~58\ $end
$var wire 1 "* \TIM_SEG_NORMAL_INC|Add0~41_sumout\ $end
$var wire 1 #* \TIM_SEG_NORMAL_INC|Add0~42\ $end
$var wire 1 $* \TIM_SEG_NORMAL_INC|Add0~45_sumout\ $end
$var wire 1 %* \TIM_SEG_NORMAL_INC|Add0~46\ $end
$var wire 1 &* \TIM_SEG_NORMAL_INC|Add0~89_sumout\ $end
$var wire 1 '* \TIM_SEG_NORMAL_INC|Add0~90\ $end
$var wire 1 (* \TIM_SEG_NORMAL_INC|Add0~85_sumout\ $end
$var wire 1 )* \TIM_SEG_NORMAL_INC|Add0~86\ $end
$var wire 1 ** \TIM_SEG_NORMAL_INC|Add0~53_sumout\ $end
$var wire 1 +* \TIM_SEG_NORMAL_INC|Add0~54\ $end
$var wire 1 ,* \TIM_SEG_NORMAL_INC|Add0~81_sumout\ $end
$var wire 1 -* \TIM_SEG_NORMAL_INC|Add0~82\ $end
$var wire 1 .* \TIM_SEG_NORMAL_INC|Add0~77_sumout\ $end
$var wire 1 /* \TIM_SEG_NORMAL_INC|Add0~78\ $end
$var wire 1 0* \TIM_SEG_NORMAL_INC|Add0~17_sumout\ $end
$var wire 1 1* \TIM_SEG_NORMAL_INC|Add0~18\ $end
$var wire 1 2* \TIM_SEG_NORMAL_INC|Add0~49_sumout\ $end
$var wire 1 3* \TIM_SEG_NORMAL_INC|Add0~50\ $end
$var wire 1 4* \TIM_SEG_NORMAL_INC|Add0~69_sumout\ $end
$var wire 1 5* \TIM_SEG_NORMAL_INC|Add0~70\ $end
$var wire 1 6* \TIM_SEG_NORMAL_INC|Add0~73_sumout\ $end
$var wire 1 7* \TIM_SEG_NORMAL_INC|Add0~74\ $end
$var wire 1 8* \TIM_SEG_NORMAL_INC|Add0~65_sumout\ $end
$var wire 1 9* \TIM_SEG_NORMAL_INC|Add0~66\ $end
$var wire 1 :* \TIM_SEG_NORMAL_INC|Add0~1_sumout\ $end
$var wire 1 ;* \TIM_SEG_NORMAL_INC|Add0~2\ $end
$var wire 1 <* \TIM_SEG_NORMAL_INC|Add0~13_sumout\ $end
$var wire 1 =* \TIM_SEG_NORMAL_INC|Add0~14\ $end
$var wire 1 >* \TIM_SEG_NORMAL_INC|Add0~21_sumout\ $end
$var wire 1 ?* \TIM_SEG_NORMAL_INC|Add0~22\ $end
$var wire 1 @* \TIM_SEG_NORMAL_INC|Add0~25_sumout\ $end
$var wire 1 A* \TIM_SEG_NORMAL_INC|Add0~26\ $end
$var wire 1 B* \TIM_SEG_NORMAL_INC|Add0~29_sumout\ $end
$var wire 1 C* \TIM_SEG_NORMAL_INC|Add0~30\ $end
$var wire 1 D* \TIM_SEG_NORMAL_INC|Add0~5_sumout\ $end
$var wire 1 E* \TIM_SEG_NORMAL_INC|Add0~6\ $end
$var wire 1 F* \TIM_SEG_NORMAL_INC|Add0~9_sumout\ $end
$var wire 1 G* \TIM_SEG_NORMAL_INC|Equal0~0_combout\ $end
$var wire 1 H* \TIM_SEG_NORMAL_INC|Equal0~1_combout\ $end
$var wire 1 I* \TIM_SEG_NORMAL_INC|Equal0~2_combout\ $end
$var wire 1 J* \TIM_SEG_NORMAL_INC|Equal0~3_combout\ $end
$var wire 1 K* \TIM_SEG_NORMAL_INC|Equal0~4_combout\ $end
$var wire 1 L* \TIM_SEG_NORMAL_INC|Equal0~5_combout\ $end
$var wire 1 M* \TIM_SEG_NORMAL_INC|tick~0_combout\ $end
$var wire 1 N* \TIM_SEG_NORMAL_INC|tick~q\ $end
$var wire 1 O* \TIM_SEG_ACELERADO_INC|Add0~33_sumout\ $end
$var wire 1 P* \TIM_SEG_ACELERADO_INC|Add0~34\ $end
$var wire 1 Q* \TIM_SEG_ACELERADO_INC|Add0~29_sumout\ $end
$var wire 1 R* \TIM_SEG_ACELERADO_INC|Add0~30\ $end
$var wire 1 S* \TIM_SEG_ACELERADO_INC|Add0~1_sumout\ $end
$var wire 1 T* \TIM_SEG_ACELERADO_INC|Add0~2\ $end
$var wire 1 U* \TIM_SEG_ACELERADO_INC|Add0~41_sumout\ $end
$var wire 1 V* \TIM_SEG_ACELERADO_INC|Add0~42\ $end
$var wire 1 W* \TIM_SEG_ACELERADO_INC|Add0~45_sumout\ $end
$var wire 1 X* \TIM_SEG_ACELERADO_INC|Add0~46\ $end
$var wire 1 Y* \TIM_SEG_ACELERADO_INC|Add0~49_sumout\ $end
$var wire 1 Z* \TIM_SEG_ACELERADO_INC|Add0~50\ $end
$var wire 1 [* \TIM_SEG_ACELERADO_INC|Add0~53_sumout\ $end
$var wire 1 \* \TIM_SEG_ACELERADO_INC|Add0~54\ $end
$var wire 1 ]* \TIM_SEG_ACELERADO_INC|Add0~37_sumout\ $end
$var wire 1 ^* \TIM_SEG_ACELERADO_INC|Add0~38\ $end
$var wire 1 _* \TIM_SEG_ACELERADO_INC|Add0~17_sumout\ $end
$var wire 1 `* \TIM_SEG_ACELERADO_INC|Add0~18\ $end
$var wire 1 a* \TIM_SEG_ACELERADO_INC|Add0~25_sumout\ $end
$var wire 1 b* \TIM_SEG_ACELERADO_INC|Add0~26\ $end
$var wire 1 c* \TIM_SEG_ACELERADO_INC|Add0~21_sumout\ $end
$var wire 1 d* \TIM_SEG_ACELERADO_INC|Add0~22\ $end
$var wire 1 e* \TIM_SEG_ACELERADO_INC|Add0~13_sumout\ $end
$var wire 1 f* \TIM_SEG_ACELERADO_INC|Add0~14\ $end
$var wire 1 g* \TIM_SEG_ACELERADO_INC|Add0~9_sumout\ $end
$var wire 1 h* \TIM_SEG_ACELERADO_INC|Add0~10\ $end
$var wire 1 i* \TIM_SEG_ACELERADO_INC|Add0~5_sumout\ $end
$var wire 1 j* \TIM_SEG_ACELERADO_INC|Equal0~0_combout\ $end
$var wire 1 k* \TIM_SEG_ACELERADO_INC|Equal0~1_combout\ $end
$var wire 1 l* \TIM_SEG_ACELERADO_INC|Equal0~2_combout\ $end
$var wire 1 m* \TIM_SEG_ACELERADO_INC|tick~0_combout\ $end
$var wire 1 n* \TIM_SEG_ACELERADO_INC|tick~q\ $end
$var wire 1 o* \KEY[0]~input_o\ $end
$var wire 1 p* \RESET_508~0_combout\ $end
$var wire 1 q* \RESET_508~1_combout\ $end
$var wire 1 r* \RESET_511~0_combout\ $end
$var wire 1 s* \FF_DEBOUNCER_0|DOUT~q\ $end
$var wire 1 t* \logica_Seven_Seg|comb~1_combout\ $end
$var wire 1 u* \KEY_0|saida[0]~0_combout\ $end
$var wire 1 v* \SW[9]~input_o\ $end
$var wire 1 w* \SW_9|saida[0]~1_combout\ $end
$var wire 1 x* \SW_9|saida[0]~0_combout\ $end
$var wire 1 y* \SW[0]~input_o\ $end
$var wire 1 z* \SW[8]~input_o\ $end
$var wire 1 {* \SW_0_7|saida[0]~26_combout\ $end
$var wire 1 |* \SW_0_7|saida[0]~10_combout\ $end
$var wire 1 }* \FPGA_RESET_N~input_o\ $end
$var wire 1 ~* \FPGA_RESET|saida[0]~0_combout\ $end
$var wire 1 !+ \KEY[1]~input_o\ $end
$var wire 1 "+ \gravar:detectorSub1|saidaQ~0_combout\ $end
$var wire 1 #+ \gravar:detectorSub1|saidaQ~q\ $end
$var wire 1 $+ \gravar:detectorSub1|saida~combout\ $end
$var wire 1 %+ \RESET_510~0_combout\ $end
$var wire 1 &+ \FF_DEBOUNCER_1|DOUT~q\ $end
$var wire 1 '+ \KEY_1|saida[0]~0_combout\ $end
$var wire 1 (+ \KEY[2]~input_o\ $end
$var wire 1 )+ \gravar:detectorSub2|saidaQ~0_combout\ $end
$var wire 1 *+ \gravar:detectorSub2|saidaQ~q\ $end
$var wire 1 ++ \gravar:detectorSub2|saida~combout\ $end
$var wire 1 ,+ \RESET_509~0_combout\ $end
$var wire 1 -+ \FF_DEBOUNCER_2|DOUT~q\ $end
$var wire 1 .+ \KEY[3]~input_o\ $end
$var wire 1 /+ \gravar:detectorSub3|saidaQ~0_combout\ $end
$var wire 1 0+ \gravar:detectorSub3|saidaQ~q\ $end
$var wire 1 1+ \gravar:detectorSub3|saida~combout\ $end
$var wire 1 2+ \RESET_508~2_combout\ $end
$var wire 1 3+ \FF_DEBOUNCER_3|DOUT~q\ $end
$var wire 1 4+ \SW_0_7|saida[0]~11_combout\ $end
$var wire 1 5+ \SW_0_7|saida[0]~12_combout\ $end
$var wire 1 6+ \processador|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 7+ \SW_0_7|saida[0]~13_combout\ $end
$var wire 1 8+ \SW_0_7|saida[0]~23_combout\ $end
$var wire 1 9+ \processador|ULA1|Add0~1_sumout\ $end
$var wire 1 :+ \processador|ULA1|Add1~34_cout\ $end
$var wire 1 ;+ \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 <+ \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 =+ \ROM1|memROM~0_combout\ $end
$var wire 1 >+ \ROM1|memROM~1_combout\ $end
$var wire 1 ?+ \ROM1|memROM~2_combout\ $end
$var wire 1 @+ \ROM1|memROM~3_combout\ $end
$var wire 1 A+ \ROM1|memROM~4_combout\ $end
$var wire 1 B+ \ROM1|memROM~5_combout\ $end
$var wire 1 C+ \ROM1|memROM~6_combout\ $end
$var wire 1 D+ \ROM1|memROM~7_combout\ $end
$var wire 1 E+ \ROM1|memROM~8_combout\ $end
$var wire 1 F+ \ROM1|memROM~9_combout\ $end
$var wire 1 G+ \ROM1|memROM~10_combout\ $end
$var wire 1 H+ \ROM1|memROM~11_combout\ $end
$var wire 1 I+ \ROM1|memROM~103_combout\ $end
$var wire 1 J+ \ROM1|memROM~104_combout\ $end
$var wire 1 K+ \ROM1|memROM~110_combout\ $end
$var wire 1 L+ \ROM1|memROM~195_combout\ $end
$var wire 1 M+ \ROM1|memROM~162_combout\ $end
$var wire 1 N+ \ROM1|memROM~163_combout\ $end
$var wire 1 O+ \ROM1|memROM~194_combout\ $end
$var wire 1 P+ \ROM1|memROM~106_combout\ $end
$var wire 1 Q+ \ROM1|memROM~105_combout\ $end
$var wire 1 R+ \ROM1|memROM~12_combout\ $end
$var wire 1 S+ \processador|decoderInstru1|saida[6]~3_combout\ $end
$var wire 1 T+ \processador|BANCO_REGISTRADORES|registrador~51_combout\ $end
$var wire 1 U+ \processador|BANCO_REGISTRADORES|registrador~11_q\ $end
$var wire 1 V+ \processador|BANCO_REGISTRADORES|registrador~52_combout\ $end
$var wire 1 W+ \processador|BANCO_REGISTRADORES|registrador~19_q\ $end
$var wire 1 X+ \processador|BANCO_REGISTRADORES|registrador~53_combout\ $end
$var wire 1 Y+ \processador|BANCO_REGISTRADORES|registrador~27_q\ $end
$var wire 1 Z+ \processador|BANCO_REGISTRADORES|registrador~54_combout\ $end
$var wire 1 [+ \processador|BANCO_REGISTRADORES|registrador~35_q\ $end
$var wire 1 \+ \processador|BANCO_REGISTRADORES|registrador~43_combout\ $end
$var wire 1 ]+ \processador|ULA1|Add0~2\ $end
$var wire 1 ^+ \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 _+ \processador|ULA1|Add1~2\ $end
$var wire 1 `+ \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 a+ \processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 b+ \processador|BANCO_REGISTRADORES|registrador~12_q\ $end
$var wire 1 c+ \processador|BANCO_REGISTRADORES|registrador~20_q\ $end
$var wire 1 d+ \processador|BANCO_REGISTRADORES|registrador~28_q\ $end
$var wire 1 e+ \processador|BANCO_REGISTRADORES|registrador~36_q\ $end
$var wire 1 f+ \processador|BANCO_REGISTRADORES|registrador~44_combout\ $end
$var wire 1 g+ \processador|ULA1|Add0~6\ $end
$var wire 1 h+ \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 i+ \processador|ULA1|Add1~6\ $end
$var wire 1 j+ \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 k+ \processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 l+ \processador|BANCO_REGISTRADORES|registrador~13_q\ $end
$var wire 1 m+ \processador|BANCO_REGISTRADORES|registrador~21_q\ $end
$var wire 1 n+ \processador|BANCO_REGISTRADORES|registrador~29_q\ $end
$var wire 1 o+ \processador|BANCO_REGISTRADORES|registrador~37_q\ $end
$var wire 1 p+ \processador|BANCO_REGISTRADORES|registrador~45_combout\ $end
$var wire 1 q+ \processador|ULA1|Add0~10\ $end
$var wire 1 r+ \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 s+ \processador|ULA1|Add1~10\ $end
$var wire 1 t+ \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 u+ \processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 v+ \processador|BANCO_REGISTRADORES|registrador~14_q\ $end
$var wire 1 w+ \processador|BANCO_REGISTRADORES|registrador~22_q\ $end
$var wire 1 x+ \processador|BANCO_REGISTRADORES|registrador~30_q\ $end
$var wire 1 y+ \processador|BANCO_REGISTRADORES|registrador~38_q\ $end
$var wire 1 z+ \processador|BANCO_REGISTRADORES|registrador~46_combout\ $end
$var wire 1 {+ \processador|ULA1|Add0~14\ $end
$var wire 1 |+ \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 }+ \processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 ~+ \processador|BANCO_REGISTRADORES|registrador~15_q\ $end
$var wire 1 !, \processador|BANCO_REGISTRADORES|registrador~23_q\ $end
$var wire 1 ", \processador|BANCO_REGISTRADORES|registrador~31_q\ $end
$var wire 1 #, \processador|BANCO_REGISTRADORES|registrador~39_q\ $end
$var wire 1 $, \processador|BANCO_REGISTRADORES|registrador~47_combout\ $end
$var wire 1 %, \processador|ULA1|Add1~14\ $end
$var wire 1 &, \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 ', \RAM1|ram~20_q\ $end
$var wire 1 (, \RAM1|ram~52_q\ $end
$var wire 1 ), \RAM1|ram~84_q\ $end
$var wire 1 *, \RAM1|ram~116_q\ $end
$var wire 1 +, \RAM1|ram~632_combout\ $end
$var wire 1 ,, \RAM1|ram~148_q\ $end
$var wire 1 -, \RAM1|ram~180_q\ $end
$var wire 1 ., \RAM1|ram~212_q\ $end
$var wire 1 /, \RAM1|ram~244_q\ $end
$var wire 1 0, \RAM1|ram~633_combout\ $end
$var wire 1 1, \RAM1|ram~36_q\ $end
$var wire 1 2, \RAM1|ram~68_q\ $end
$var wire 1 3, \RAM1|ram~100_q\ $end
$var wire 1 4, \RAM1|ram~132_q\ $end
$var wire 1 5, \RAM1|ram~634_combout\ $end
$var wire 1 6, \RAM1|ram~164_q\ $end
$var wire 1 7, \RAM1|ram~196_q\ $end
$var wire 1 8, \RAM1|ram~228_q\ $end
$var wire 1 9, \RAM1|ram~260_q\ $end
$var wire 1 :, \RAM1|ram~635_combout\ $end
$var wire 1 ;, \RAM1|ram~636_combout\ $end
$var wire 1 <, \RAM1|ram~276_q\ $end
$var wire 1 =, \RAM1|ram~308_q\ $end
$var wire 1 >, \RAM1|ram~404_q\ $end
$var wire 1 ?, \RAM1|ram~436_q\ $end
$var wire 1 @, \RAM1|ram~637_combout\ $end
$var wire 1 A, \RAM1|ram~292_q\ $end
$var wire 1 B, \RAM1|ram~324_q\ $end
$var wire 1 C, \RAM1|ram~420_q\ $end
$var wire 1 D, \RAM1|ram~452_q\ $end
$var wire 1 E, \RAM1|ram~638_combout\ $end
$var wire 1 F, \RAM1|ram~340_q\ $end
$var wire 1 G, \RAM1|ram~372_q\ $end
$var wire 1 H, \RAM1|ram~468_q\ $end
$var wire 1 I, \RAM1|ram~500_q\ $end
$var wire 1 J, \RAM1|ram~639_combout\ $end
$var wire 1 K, \RAM1|ram~356_q\ $end
$var wire 1 L, \RAM1|ram~388_q\ $end
$var wire 1 M, \RAM1|ram~484_q\ $end
$var wire 1 N, \RAM1|ram~516_q\ $end
$var wire 1 O, \RAM1|ram~640_combout\ $end
$var wire 1 P, \RAM1|ram~641_combout\ $end
$var wire 1 Q, \RAM1|ram~28_q\ $end
$var wire 1 R, \RAM1|ram~60_q\ $end
$var wire 1 S, \RAM1|ram~44_q\ $end
$var wire 1 T, \RAM1|ram~76_q\ $end
$var wire 1 U, \RAM1|ram~642_combout\ $end
$var wire 1 V, \RAM1|ram~156_q\ $end
$var wire 1 W, \RAM1|ram~188_q\ $end
$var wire 1 X, \RAM1|ram~172_q\ $end
$var wire 1 Y, \RAM1|ram~204_q\ $end
$var wire 1 Z, \RAM1|ram~643_combout\ $end
$var wire 1 [, \RAM1|ram~92_q\ $end
$var wire 1 \, \RAM1|ram~124_q\ $end
$var wire 1 ], \RAM1|ram~108_q\ $end
$var wire 1 ^, \RAM1|ram~140_q\ $end
$var wire 1 _, \RAM1|ram~644_combout\ $end
$var wire 1 `, \RAM1|ram~220_q\ $end
$var wire 1 a, \RAM1|ram~252_q\ $end
$var wire 1 b, \RAM1|ram~236_q\ $end
$var wire 1 c, \RAM1|ram~268_q\ $end
$var wire 1 d, \RAM1|ram~645_combout\ $end
$var wire 1 e, \RAM1|ram~646_combout\ $end
$var wire 1 f, \RAM1|ram~284_q\ $end
$var wire 1 g, \RAM1|ram~412_q\ $end
$var wire 1 h, \RAM1|ram~348_q\ $end
$var wire 1 i, \RAM1|ram~476_q\ $end
$var wire 1 j, \RAM1|ram~647_combout\ $end
$var wire 1 k, \RAM1|ram~316_q\ $end
$var wire 1 l, \RAM1|ram~444_q\ $end
$var wire 1 m, \RAM1|ram~380_q\ $end
$var wire 1 n, \RAM1|ram~508_q\ $end
$var wire 1 o, \RAM1|ram~648_combout\ $end
$var wire 1 p, \RAM1|ram~300_q\ $end
$var wire 1 q, \RAM1|ram~428_q\ $end
$var wire 1 r, \RAM1|ram~364_q\ $end
$var wire 1 s, \RAM1|ram~492_q\ $end
$var wire 1 t, \RAM1|ram~649_combout\ $end
$var wire 1 u, \RAM1|ram~332_q\ $end
$var wire 1 v, \RAM1|ram~460_q\ $end
$var wire 1 w, \RAM1|ram~396_q\ $end
$var wire 1 x, \RAM1|ram~524_q\ $end
$var wire 1 y, \RAM1|ram~650_combout\ $end
$var wire 1 z, \RAM1|ram~651_combout\ $end
$var wire 1 {, \RAM1|ram~652_combout\ $end
$var wire 1 |, \SW[5]~input_o\ $end
$var wire 1 }, \processador|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 ~, \SW_0_7|saida[5]~20_combout\ $end
$var wire 1 !- \processador|ULA1|Add0~18\ $end
$var wire 1 "- \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 #- \processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 $- \processador|BANCO_REGISTRADORES|registrador~16_q\ $end
$var wire 1 %- \processador|BANCO_REGISTRADORES|registrador~24_q\ $end
$var wire 1 &- \processador|BANCO_REGISTRADORES|registrador~32_q\ $end
$var wire 1 '- \processador|BANCO_REGISTRADORES|registrador~40_q\ $end
$var wire 1 (- \processador|BANCO_REGISTRADORES|registrador~48_combout\ $end
$var wire 1 )- \processador|ULA1|Add1~18\ $end
$var wire 1 *- \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 +- \RAM1|ram~21_q\ $end
$var wire 1 ,- \RAM1|ram~277_q\ $end
$var wire 1 -- \RAM1|ram~37_q\ $end
$var wire 1 .- \RAM1|ram~293_q\ $end
$var wire 1 /- \RAM1|ram~653_combout\ $end
$var wire 1 0- \RAM1|ram~53_q\ $end
$var wire 1 1- \RAM1|ram~309_q\ $end
$var wire 1 2- \RAM1|ram~69_q\ $end
$var wire 1 3- \RAM1|ram~325_q\ $end
$var wire 1 4- \RAM1|ram~654_combout\ $end
$var wire 1 5- \RAM1|ram~85_q\ $end
$var wire 1 6- \RAM1|ram~341_q\ $end
$var wire 1 7- \RAM1|ram~101_q\ $end
$var wire 1 8- \RAM1|ram~357_q\ $end
$var wire 1 9- \RAM1|ram~655_combout\ $end
$var wire 1 :- \RAM1|ram~117_q\ $end
$var wire 1 ;- \RAM1|ram~373_q\ $end
$var wire 1 <- \RAM1|ram~133_q\ $end
$var wire 1 =- \RAM1|ram~389_q\ $end
$var wire 1 >- \RAM1|ram~656_combout\ $end
$var wire 1 ?- \RAM1|ram~657_combout\ $end
$var wire 1 @- \RAM1|ram~29_q\ $end
$var wire 1 A- \RAM1|ram~285_q\ $end
$var wire 1 B- \RAM1|ram~93_q\ $end
$var wire 1 C- \RAM1|ram~349_q\ $end
$var wire 1 D- \RAM1|ram~658_combout\ $end
$var wire 1 E- \RAM1|ram~61_q\ $end
$var wire 1 F- \RAM1|ram~317_q\ $end
$var wire 1 G- \RAM1|ram~125_q\ $end
$var wire 1 H- \RAM1|ram~381_q\ $end
$var wire 1 I- \RAM1|ram~659_combout\ $end
$var wire 1 J- \RAM1|ram~45_q\ $end
$var wire 1 K- \RAM1|ram~301_q\ $end
$var wire 1 L- \RAM1|ram~109_q\ $end
$var wire 1 M- \RAM1|ram~365_q\ $end
$var wire 1 N- \RAM1|ram~660_combout\ $end
$var wire 1 O- \RAM1|ram~77_q\ $end
$var wire 1 P- \RAM1|ram~333_q\ $end
$var wire 1 Q- \RAM1|ram~141_q\ $end
$var wire 1 R- \RAM1|ram~397_q\ $end
$var wire 1 S- \RAM1|ram~661_combout\ $end
$var wire 1 T- \RAM1|ram~662_combout\ $end
$var wire 1 U- \RAM1|ram~149_q\ $end
$var wire 1 V- \RAM1|ram~405_q\ $end
$var wire 1 W- \RAM1|ram~181_q\ $end
$var wire 1 X- \RAM1|ram~437_q\ $end
$var wire 1 Y- \RAM1|ram~663_combout\ $end
$var wire 1 Z- \RAM1|ram~165_q\ $end
$var wire 1 [- \RAM1|ram~421_q\ $end
$var wire 1 \- \RAM1|ram~197_q\ $end
$var wire 1 ]- \RAM1|ram~453_q\ $end
$var wire 1 ^- \RAM1|ram~664_combout\ $end
$var wire 1 _- \RAM1|ram~213_q\ $end
$var wire 1 `- \RAM1|ram~469_q\ $end
$var wire 1 a- \RAM1|ram~245_q\ $end
$var wire 1 b- \RAM1|ram~501_q\ $end
$var wire 1 c- \RAM1|ram~665_combout\ $end
$var wire 1 d- \RAM1|ram~229_q\ $end
$var wire 1 e- \RAM1|ram~485_q\ $end
$var wire 1 f- \RAM1|ram~261_q\ $end
$var wire 1 g- \RAM1|ram~517_q\ $end
$var wire 1 h- \RAM1|ram~666_combout\ $end
$var wire 1 i- \RAM1|ram~667_combout\ $end
$var wire 1 j- \RAM1|ram~157_q\ $end
$var wire 1 k- \RAM1|ram~413_q\ $end
$var wire 1 l- \RAM1|ram~173_q\ $end
$var wire 1 m- \RAM1|ram~429_q\ $end
$var wire 1 n- \RAM1|ram~668_combout\ $end
$var wire 1 o- \RAM1|ram~189_q\ $end
$var wire 1 p- \RAM1|ram~445_q\ $end
$var wire 1 q- \RAM1|ram~205_q\ $end
$var wire 1 r- \RAM1|ram~461_q\ $end
$var wire 1 s- \RAM1|ram~669_combout\ $end
$var wire 1 t- \RAM1|ram~221_q\ $end
$var wire 1 u- \RAM1|ram~477_q\ $end
$var wire 1 v- \RAM1|ram~237_q\ $end
$var wire 1 w- \RAM1|ram~493_q\ $end
$var wire 1 x- \RAM1|ram~670_combout\ $end
$var wire 1 y- \RAM1|ram~253_q\ $end
$var wire 1 z- \RAM1|ram~509_q\ $end
$var wire 1 {- \RAM1|ram~269_q\ $end
$var wire 1 |- \RAM1|ram~525_q\ $end
$var wire 1 }- \RAM1|ram~671_combout\ $end
$var wire 1 ~- \RAM1|ram~672_combout\ $end
$var wire 1 !. \RAM1|ram~673_combout\ $end
$var wire 1 ". \SW[6]~input_o\ $end
$var wire 1 #. \processador|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 $. \SW_0_7|saida[6]~21_combout\ $end
$var wire 1 %. \processador|ULA1|Add0~22\ $end
$var wire 1 &. \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 '. \processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 (. \processador|BANCO_REGISTRADORES|registrador~17_q\ $end
$var wire 1 ). \processador|BANCO_REGISTRADORES|registrador~25_q\ $end
$var wire 1 *. \processador|BANCO_REGISTRADORES|registrador~33_q\ $end
$var wire 1 +. \processador|BANCO_REGISTRADORES|registrador~41_q\ $end
$var wire 1 ,. \processador|BANCO_REGISTRADORES|registrador~49_combout\ $end
$var wire 1 -. \processador|ULA1|Add1~22\ $end
$var wire 1 .. \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 /. \RAM1|ram~22_q\ $end
$var wire 1 0. \RAM1|ram~278_q\ $end
$var wire 1 1. \RAM1|ram~30_q\ $end
$var wire 1 2. \RAM1|ram~286_q\ $end
$var wire 1 3. \RAM1|ram~674_combout\ $end
$var wire 1 4. \RAM1|ram~150_q\ $end
$var wire 1 5. \RAM1|ram~406_q\ $end
$var wire 1 6. \RAM1|ram~158_q\ $end
$var wire 1 7. \RAM1|ram~414_q\ $end
$var wire 1 8. \RAM1|ram~675_combout\ $end
$var wire 1 9. \RAM1|ram~86_q\ $end
$var wire 1 :. \RAM1|ram~342_q\ $end
$var wire 1 ;. \RAM1|ram~94_q\ $end
$var wire 1 <. \RAM1|ram~350_q\ $end
$var wire 1 =. \RAM1|ram~676_combout\ $end
$var wire 1 >. \RAM1|ram~214_q\ $end
$var wire 1 ?. \RAM1|ram~470_q\ $end
$var wire 1 @. \RAM1|ram~222_q\ $end
$var wire 1 A. \RAM1|ram~478_q\ $end
$var wire 1 B. \RAM1|ram~677_combout\ $end
$var wire 1 C. \RAM1|ram~678_combout\ $end
$var wire 1 D. \RAM1|ram~54_q\ $end
$var wire 1 E. \RAM1|ram~310_q\ $end
$var wire 1 F. \RAM1|ram~62_q\ $end
$var wire 1 G. \RAM1|ram~318_q\ $end
$var wire 1 H. \RAM1|ram~679_combout\ $end
$var wire 1 I. \RAM1|ram~182_q\ $end
$var wire 1 J. \RAM1|ram~438_q\ $end
$var wire 1 K. \RAM1|ram~190_q\ $end
$var wire 1 L. \RAM1|ram~446_q\ $end
$var wire 1 M. \RAM1|ram~680_combout\ $end
$var wire 1 N. \RAM1|ram~118_q\ $end
$var wire 1 O. \RAM1|ram~374_q\ $end
$var wire 1 P. \RAM1|ram~126_q\ $end
$var wire 1 Q. \RAM1|ram~382_q\ $end
$var wire 1 R. \RAM1|ram~681_combout\ $end
$var wire 1 S. \RAM1|ram~246_q\ $end
$var wire 1 T. \RAM1|ram~502_q\ $end
$var wire 1 U. \RAM1|ram~254_q\ $end
$var wire 1 V. \RAM1|ram~510_q\ $end
$var wire 1 W. \RAM1|ram~682_combout\ $end
$var wire 1 X. \RAM1|ram~683_combout\ $end
$var wire 1 Y. \RAM1|ram~38_q\ $end
$var wire 1 Z. \RAM1|ram~294_q\ $end
$var wire 1 [. \RAM1|ram~46_q\ $end
$var wire 1 \. \RAM1|ram~302_q\ $end
$var wire 1 ]. \RAM1|ram~684_combout\ $end
$var wire 1 ^. \RAM1|ram~166_q\ $end
$var wire 1 _. \RAM1|ram~422_q\ $end
$var wire 1 `. \RAM1|ram~174_q\ $end
$var wire 1 a. \RAM1|ram~430_q\ $end
$var wire 1 b. \RAM1|ram~685_combout\ $end
$var wire 1 c. \RAM1|ram~102_q\ $end
$var wire 1 d. \RAM1|ram~358_q\ $end
$var wire 1 e. \RAM1|ram~110_q\ $end
$var wire 1 f. \RAM1|ram~366_q\ $end
$var wire 1 g. \RAM1|ram~686_combout\ $end
$var wire 1 h. \RAM1|ram~230_q\ $end
$var wire 1 i. \RAM1|ram~486_q\ $end
$var wire 1 j. \RAM1|ram~238_q\ $end
$var wire 1 k. \RAM1|ram~494_q\ $end
$var wire 1 l. \RAM1|ram~687_combout\ $end
$var wire 1 m. \RAM1|ram~688_combout\ $end
$var wire 1 n. \RAM1|ram~70_q\ $end
$var wire 1 o. \RAM1|ram~326_q\ $end
$var wire 1 p. \RAM1|ram~198_q\ $end
$var wire 1 q. \RAM1|ram~454_q\ $end
$var wire 1 r. \RAM1|ram~689_combout\ $end
$var wire 1 s. \RAM1|ram~78_q\ $end
$var wire 1 t. \RAM1|ram~334_q\ $end
$var wire 1 u. \RAM1|ram~206_q\ $end
$var wire 1 v. \RAM1|ram~462_q\ $end
$var wire 1 w. \RAM1|ram~690_combout\ $end
$var wire 1 x. \RAM1|ram~134_q\ $end
$var wire 1 y. \RAM1|ram~390_q\ $end
$var wire 1 z. \RAM1|ram~262_q\ $end
$var wire 1 {. \RAM1|ram~518_q\ $end
$var wire 1 |. \RAM1|ram~691_combout\ $end
$var wire 1 }. \RAM1|ram~142_q\ $end
$var wire 1 ~. \RAM1|ram~398_q\ $end
$var wire 1 !/ \RAM1|ram~270_q\ $end
$var wire 1 "/ \RAM1|ram~526_q\ $end
$var wire 1 #/ \RAM1|ram~692_combout\ $end
$var wire 1 $/ \RAM1|ram~693_combout\ $end
$var wire 1 %/ \RAM1|ram~694_combout\ $end
$var wire 1 &/ \SW[7]~input_o\ $end
$var wire 1 '/ \processador|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 (/ \SW_0_7|saida[7]~22_combout\ $end
$var wire 1 )/ \processador|ULA1|Add0~26\ $end
$var wire 1 */ \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 +/ \processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 ,/ \processador|BANCO_REGISTRADORES|registrador~18_q\ $end
$var wire 1 -/ \processador|BANCO_REGISTRADORES|registrador~26_q\ $end
$var wire 1 ./ \processador|BANCO_REGISTRADORES|registrador~34_q\ $end
$var wire 1 // \processador|BANCO_REGISTRADORES|registrador~42_q\ $end
$var wire 1 0/ \processador|BANCO_REGISTRADORES|registrador~50_combout\ $end
$var wire 1 1/ \processador|ULA1|Add1~26\ $end
$var wire 1 2/ \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 3/ \processador|FLAG_IGUAL|DOUT~1_combout\ $end
$var wire 1 4/ \processador|FLAG_IGUAL|DOUT~2_combout\ $end
$var wire 1 5/ \processador|FLAG_IGUAL|DOUT~0_combout\ $end
$var wire 1 6/ \processador|FLAG_IGUAL|DOUT~q\ $end
$var wire 1 7/ \processador|FLAG_MENOR_QUE|DOUT~0_combout\ $end
$var wire 1 8/ \processador|FLAG_MENOR_QUE|DOUT~q\ $end
$var wire 1 9/ \processador|MUX2|Equal1~0_combout\ $end
$var wire 1 :/ \processador|incrementaPC|Add0~2\ $end
$var wire 1 ;/ \processador|incrementaPC|Add0~6\ $end
$var wire 1 </ \processador|incrementaPC|Add0~10\ $end
$var wire 1 =/ \processador|incrementaPC|Add0~14\ $end
$var wire 1 >/ \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 ?/ \processador|decoderInstru1|saida[10]~4_combout\ $end
$var wire 1 @/ \processador|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 A/ \ROM1|memROM~154_combout\ $end
$var wire 1 B/ \ROM1|memROM~155_combout\ $end
$var wire 1 C/ \ROM1|memROM~161_combout\ $end
$var wire 1 D/ \ROM1|memROM~186_combout\ $end
$var wire 1 E/ \ROM1|memROM~187_combout\ $end
$var wire 1 F/ \ROM1|memROM~189_combout\ $end
$var wire 1 G/ \ROM1|memROM~188_combout\ $end
$var wire 1 H/ \ROM1|memROM~157_combout\ $end
$var wire 1 I/ \ROM1|memROM~156_combout\ $end
$var wire 1 J/ \ROM1|memROM~69_combout\ $end
$var wire 1 K/ \processador|MUX2|Equal2~0_combout\ $end
$var wire 1 L/ \processador|incrementaPC|Add0~18\ $end
$var wire 1 M/ \processador|incrementaPC|Add0~22\ $end
$var wire 1 N/ \processador|incrementaPC|Add0~26\ $end
$var wire 1 O/ \processador|incrementaPC|Add0~30\ $end
$var wire 1 P/ \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 Q/ \processador|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 R/ \ROM1|memROM~55_combout\ $end
$var wire 1 S/ \ROM1|memROM~56_combout\ $end
$var wire 1 T/ \ROM1|memROM~58_combout\ $end
$var wire 1 U/ \ROM1|memROM~59_combout\ $end
$var wire 1 V/ \ROM1|memROM~190_combout\ $end
$var wire 1 W/ \ROM1|memROM~53_combout\ $end
$var wire 1 X/ \ROM1|memROM~54_combout\ $end
$var wire 1 Y/ \ROM1|memROM~57_combout\ $end
$var wire 1 Z/ \ROM1|memROM~191_combout\ $end
$var wire 1 [/ \ROM1|memROM~60_combout\ $end
$var wire 1 \/ \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 ]/ \processador|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 ^/ \ROM1|memROM~199_combout\ $end
$var wire 1 _/ \ROM1|memROM~118_combout\ $end
$var wire 1 `/ \ROM1|memROM~124_combout\ $end
$var wire 1 a/ \ROM1|memROM~168_combout\ $end
$var wire 1 b/ \ROM1|memROM~169_combout\ $end
$var wire 1 c/ \ROM1|memROM~170_combout\ $end
$var wire 1 d/ \ROM1|memROM~193_combout\ $end
$var wire 1 e/ \ROM1|memROM~120_combout\ $end
$var wire 1 f/ \ROM1|memROM~119_combout\ $end
$var wire 1 g/ \ROM1|memROM~20_combout\ $end
$var wire 1 h/ \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 i/ \processador|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 j/ \ROM1|memROM~197_combout\ $end
$var wire 1 k/ \ROM1|memROM~148_combout\ $end
$var wire 1 l/ \ROM1|memROM~153_combout\ $end
$var wire 1 m/ \ROM1|memROM~192_combout\ $end
$var wire 1 n/ \ROM1|memROM~183_combout\ $end
$var wire 1 o/ \ROM1|memROM~185_combout\ $end
$var wire 1 p/ \ROM1|memROM~184_combout\ $end
$var wire 1 q/ \ROM1|memROM~149_combout\ $end
$var wire 1 r/ \ROM1|memROM~196_combout\ $end
$var wire 1 s/ \ROM1|memROM~65_combout\ $end
$var wire 1 t/ \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 u/ \processador|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 v/ \ROM1|memROM~34_combout\ $end
$var wire 1 w/ \ROM1|memROM~39_combout\ $end
$var wire 1 x/ \ROM1|memROM~40_combout\ $end
$var wire 1 y/ \ROM1|memROM~41_combout\ $end
$var wire 1 z/ \ROM1|memROM~42_combout\ $end
$var wire 1 {/ \ROM1|memROM~43_combout\ $end
$var wire 1 |/ \ROM1|memROM~44_combout\ $end
$var wire 1 }/ \ROM1|memROM~45_combout\ $end
$var wire 1 ~/ \ROM1|memROM~46_combout\ $end
$var wire 1 !0 \ROM1|memROM~47_combout\ $end
$var wire 1 "0 \ROM1|memROM~48_combout\ $end
$var wire 1 #0 \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 $0 \processador|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 %0 \ROM1|memROM~133_combout\ $end
$var wire 1 &0 \ROM1|memROM~134_combout\ $end
$var wire 1 '0 \ROM1|memROM~140_combout\ $end
$var wire 1 (0 \ROM1|memROM~175_combout\ $end
$var wire 1 )0 \ROM1|memROM~176_combout\ $end
$var wire 1 *0 \ROM1|memROM~178_combout\ $end
$var wire 1 +0 \ROM1|memROM~177_combout\ $end
$var wire 1 ,0 \ROM1|memROM~136_combout\ $end
$var wire 1 -0 \ROM1|memROM~135_combout\ $end
$var wire 1 .0 \ROM1|memROM~49_combout\ $end
$var wire 1 /0 \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 00 \processador|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 10 \ROM1|memROM~125_combout\ $end
$var wire 1 20 \ROM1|memROM~126_combout\ $end
$var wire 1 30 \ROM1|memROM~132_combout\ $end
$var wire 1 40 \ROM1|memROM~171_combout\ $end
$var wire 1 50 \ROM1|memROM~172_combout\ $end
$var wire 1 60 \ROM1|memROM~174_combout\ $end
$var wire 1 70 \ROM1|memROM~173_combout\ $end
$var wire 1 80 \ROM1|memROM~128_combout\ $end
$var wire 1 90 \ROM1|memROM~127_combout\ $end
$var wire 1 :0 \ROM1|memROM~24_combout\ $end
$var wire 1 ;0 \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 <0 \processador|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 =0 \ROM1|memROM~28_combout\ $end
$var wire 1 >0 \ROM1|memROM~29_combout\ $end
$var wire 1 ?0 \ROM1|memROM~30_combout\ $end
$var wire 1 @0 \ROM1|memROM~31_combout\ $end
$var wire 1 A0 \ROM1|memROM~32_combout\ $end
$var wire 1 B0 \ROM1|memROM~33_combout\ $end
$var wire 1 C0 \ROM1|memROM~35_combout\ $end
$var wire 1 D0 \ROM1|memROM~36_combout\ $end
$var wire 1 E0 \ROM1|memROM~37_combout\ $end
$var wire 1 F0 \ROM1|memROM~38_combout\ $end
$var wire 1 G0 \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 H0 \processador|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 I0 \ROM1|memROM~111_combout\ $end
$var wire 1 J0 \ROM1|memROM~112_combout\ $end
$var wire 1 K0 \ROM1|memROM~117_combout\ $end
$var wire 1 L0 \ROM1|memROM~164_combout\ $end
$var wire 1 M0 \ROM1|memROM~165_combout\ $end
$var wire 1 N0 \ROM1|memROM~167_combout\ $end
$var wire 1 O0 \ROM1|memROM~166_combout\ $end
$var wire 1 P0 \ROM1|memROM~113_combout\ $end
$var wire 1 Q0 \ROM1|memROM~200_combout\ $end
$var wire 1 R0 \ROM1|memROM~16_combout\ $end
$var wire 1 S0 \RAM1|dado_out~0_combout\ $end
$var wire 1 T0 \SW_0_7|saida[0]~14_combout\ $end
$var wire 1 U0 \SW_0_7|saida[1]~15_combout\ $end
$var wire 1 V0 \SW_0_7|saida[1]~16_combout\ $end
$var wire 1 W0 \SW_0_7|saida[2]~17_combout\ $end
$var wire 1 X0 \logica_Seven_Seg|comb~0_combout\ $end
$var wire 1 Y0 \logica_LED|comb~0_combout\ $end
$var wire 1 Z0 \logica_LED|FlipFlop1|DOUT~0_combout\ $end
$var wire 1 [0 \logica_LED|FlipFlop1|DOUT~q\ $end
$var wire 1 \0 \logica_LED|FlipFlop2|DOUT~0_combout\ $end
$var wire 1 ]0 \logica_LED|FlipFlop2|DOUT~q\ $end
$var wire 1 ^0 \decoderBloco|Equal7~0_combout\ $end
$var wire 1 _0 \logica_Seven_Seg|comb~2_combout\ $end
$var wire 1 `0 \logica_Seven_Seg|H0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 a0 \logica_Seven_Seg|H0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 b0 \logica_Seven_Seg|H0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 c0 \logica_Seven_Seg|H0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 d0 \logica_Seven_Seg|H0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 e0 \logica_Seven_Seg|H0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 f0 \logica_Seven_Seg|H0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 g0 \logica_Seven_Seg|comb~3_combout\ $end
$var wire 1 h0 \logica_Seven_Seg|H1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 i0 \logica_Seven_Seg|H1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 j0 \logica_Seven_Seg|H1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 k0 \logica_Seven_Seg|H1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 l0 \logica_Seven_Seg|H1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 m0 \logica_Seven_Seg|H1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 n0 \logica_Seven_Seg|H1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 o0 \logica_Seven_Seg|comb~4_combout\ $end
$var wire 1 p0 \logica_Seven_Seg|H2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 q0 \logica_Seven_Seg|H2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 r0 \logica_Seven_Seg|H2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 s0 \logica_Seven_Seg|H2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 t0 \logica_Seven_Seg|H2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 u0 \logica_Seven_Seg|H2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 v0 \logica_Seven_Seg|H2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 w0 \logica_Seven_Seg|comb~5_combout\ $end
$var wire 1 x0 \logica_Seven_Seg|H3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 y0 \logica_Seven_Seg|H3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 z0 \logica_Seven_Seg|H3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 {0 \logica_Seven_Seg|H3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 |0 \logica_Seven_Seg|H3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 }0 \logica_Seven_Seg|H3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ~0 \logica_Seven_Seg|H3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 !1 \logica_Seven_Seg|comb~6_combout\ $end
$var wire 1 "1 \logica_Seven_Seg|comb~7_combout\ $end
$var wire 1 #1 \logica_Seven_Seg|H4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 $1 \logica_Seven_Seg|H4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 %1 \logica_Seven_Seg|H4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 &1 \logica_Seven_Seg|H4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 '1 \logica_Seven_Seg|H4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 (1 \logica_Seven_Seg|H4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 )1 \logica_Seven_Seg|H4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 *1 \logica_Seven_Seg|comb~8_combout\ $end
$var wire 1 +1 \logica_Seven_Seg|H5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ,1 \logica_Seven_Seg|H5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 -1 \logica_Seven_Seg|H5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 .1 \logica_Seven_Seg|H5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 /1 \logica_Seven_Seg|H5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 01 \logica_Seven_Seg|H5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 11 \logica_Seven_Seg|H5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 21 \logica_Seven_Seg|REG4|DOUT\ [3] $end
$var wire 1 31 \logica_Seven_Seg|REG4|DOUT\ [2] $end
$var wire 1 41 \logica_Seven_Seg|REG4|DOUT\ [1] $end
$var wire 1 51 \logica_Seven_Seg|REG4|DOUT\ [0] $end
$var wire 1 61 \processador|PC|DOUT\ [8] $end
$var wire 1 71 \processador|PC|DOUT\ [7] $end
$var wire 1 81 \processador|PC|DOUT\ [6] $end
$var wire 1 91 \processador|PC|DOUT\ [5] $end
$var wire 1 :1 \processador|PC|DOUT\ [4] $end
$var wire 1 ;1 \processador|PC|DOUT\ [3] $end
$var wire 1 <1 \processador|PC|DOUT\ [2] $end
$var wire 1 =1 \processador|PC|DOUT\ [1] $end
$var wire 1 >1 \processador|PC|DOUT\ [0] $end
$var wire 1 ?1 \logica_Seven_Seg|REG0|DOUT\ [3] $end
$var wire 1 @1 \logica_Seven_Seg|REG0|DOUT\ [2] $end
$var wire 1 A1 \logica_Seven_Seg|REG0|DOUT\ [1] $end
$var wire 1 B1 \logica_Seven_Seg|REG0|DOUT\ [0] $end
$var wire 1 C1 \logica_Seven_Seg|REG1|DOUT\ [3] $end
$var wire 1 D1 \logica_Seven_Seg|REG1|DOUT\ [2] $end
$var wire 1 E1 \logica_Seven_Seg|REG1|DOUT\ [1] $end
$var wire 1 F1 \logica_Seven_Seg|REG1|DOUT\ [0] $end
$var wire 1 G1 \TIM_SEG_NORMAL_INC|contador\ [24] $end
$var wire 1 H1 \TIM_SEG_NORMAL_INC|contador\ [23] $end
$var wire 1 I1 \TIM_SEG_NORMAL_INC|contador\ [22] $end
$var wire 1 J1 \TIM_SEG_NORMAL_INC|contador\ [21] $end
$var wire 1 K1 \TIM_SEG_NORMAL_INC|contador\ [20] $end
$var wire 1 L1 \TIM_SEG_NORMAL_INC|contador\ [19] $end
$var wire 1 M1 \TIM_SEG_NORMAL_INC|contador\ [18] $end
$var wire 1 N1 \TIM_SEG_NORMAL_INC|contador\ [17] $end
$var wire 1 O1 \TIM_SEG_NORMAL_INC|contador\ [16] $end
$var wire 1 P1 \TIM_SEG_NORMAL_INC|contador\ [15] $end
$var wire 1 Q1 \TIM_SEG_NORMAL_INC|contador\ [14] $end
$var wire 1 R1 \TIM_SEG_NORMAL_INC|contador\ [13] $end
$var wire 1 S1 \TIM_SEG_NORMAL_INC|contador\ [12] $end
$var wire 1 T1 \TIM_SEG_NORMAL_INC|contador\ [11] $end
$var wire 1 U1 \TIM_SEG_NORMAL_INC|contador\ [10] $end
$var wire 1 V1 \TIM_SEG_NORMAL_INC|contador\ [9] $end
$var wire 1 W1 \TIM_SEG_NORMAL_INC|contador\ [8] $end
$var wire 1 X1 \TIM_SEG_NORMAL_INC|contador\ [7] $end
$var wire 1 Y1 \TIM_SEG_NORMAL_INC|contador\ [6] $end
$var wire 1 Z1 \TIM_SEG_NORMAL_INC|contador\ [5] $end
$var wire 1 [1 \TIM_SEG_NORMAL_INC|contador\ [4] $end
$var wire 1 \1 \TIM_SEG_NORMAL_INC|contador\ [3] $end
$var wire 1 ]1 \TIM_SEG_NORMAL_INC|contador\ [2] $end
$var wire 1 ^1 \TIM_SEG_NORMAL_INC|contador\ [1] $end
$var wire 1 _1 \TIM_SEG_NORMAL_INC|contador\ [0] $end
$var wire 1 `1 \logica_Seven_Seg|REG3|DOUT\ [3] $end
$var wire 1 a1 \logica_Seven_Seg|REG3|DOUT\ [2] $end
$var wire 1 b1 \logica_Seven_Seg|REG3|DOUT\ [1] $end
$var wire 1 c1 \logica_Seven_Seg|REG3|DOUT\ [0] $end
$var wire 1 d1 \TIM_SEG_ACELERADO_INC|contador\ [13] $end
$var wire 1 e1 \TIM_SEG_ACELERADO_INC|contador\ [12] $end
$var wire 1 f1 \TIM_SEG_ACELERADO_INC|contador\ [11] $end
$var wire 1 g1 \TIM_SEG_ACELERADO_INC|contador\ [10] $end
$var wire 1 h1 \TIM_SEG_ACELERADO_INC|contador\ [9] $end
$var wire 1 i1 \TIM_SEG_ACELERADO_INC|contador\ [8] $end
$var wire 1 j1 \TIM_SEG_ACELERADO_INC|contador\ [7] $end
$var wire 1 k1 \TIM_SEG_ACELERADO_INC|contador\ [6] $end
$var wire 1 l1 \TIM_SEG_ACELERADO_INC|contador\ [5] $end
$var wire 1 m1 \TIM_SEG_ACELERADO_INC|contador\ [4] $end
$var wire 1 n1 \TIM_SEG_ACELERADO_INC|contador\ [3] $end
$var wire 1 o1 \TIM_SEG_ACELERADO_INC|contador\ [2] $end
$var wire 1 p1 \TIM_SEG_ACELERADO_INC|contador\ [1] $end
$var wire 1 q1 \TIM_SEG_ACELERADO_INC|contador\ [0] $end
$var wire 1 r1 \logica_LED|REG_LEDS|DOUT\ [7] $end
$var wire 1 s1 \logica_LED|REG_LEDS|DOUT\ [6] $end
$var wire 1 t1 \logica_LED|REG_LEDS|DOUT\ [5] $end
$var wire 1 u1 \logica_LED|REG_LEDS|DOUT\ [4] $end
$var wire 1 v1 \logica_LED|REG_LEDS|DOUT\ [3] $end
$var wire 1 w1 \logica_LED|REG_LEDS|DOUT\ [2] $end
$var wire 1 x1 \logica_LED|REG_LEDS|DOUT\ [1] $end
$var wire 1 y1 \logica_LED|REG_LEDS|DOUT\ [0] $end
$var wire 1 z1 \logica_Seven_Seg|REG2|DOUT\ [3] $end
$var wire 1 {1 \logica_Seven_Seg|REG2|DOUT\ [2] $end
$var wire 1 |1 \logica_Seven_Seg|REG2|DOUT\ [1] $end
$var wire 1 }1 \logica_Seven_Seg|REG2|DOUT\ [0] $end
$var wire 1 ~1 \logica_Seven_Seg|REG5|DOUT\ [3] $end
$var wire 1 !2 \logica_Seven_Seg|REG5|DOUT\ [2] $end
$var wire 1 "2 \logica_Seven_Seg|REG5|DOUT\ [1] $end
$var wire 1 #2 \logica_Seven_Seg|REG5|DOUT\ [0] $end
$var wire 1 $2 \processador|REG_RET|DOUT\ [8] $end
$var wire 1 %2 \processador|REG_RET|DOUT\ [7] $end
$var wire 1 &2 \processador|REG_RET|DOUT\ [6] $end
$var wire 1 '2 \processador|REG_RET|DOUT\ [5] $end
$var wire 1 (2 \processador|REG_RET|DOUT\ [4] $end
$var wire 1 )2 \processador|REG_RET|DOUT\ [3] $end
$var wire 1 *2 \processador|REG_RET|DOUT\ [2] $end
$var wire 1 +2 \processador|REG_RET|DOUT\ [1] $end
$var wire 1 ,2 \processador|REG_RET|DOUT\ [0] $end
$var wire 1 -2 \MUX1|saida_MUX\ [0] $end
$var wire 1 .2 \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 /2 \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 02 \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 12 \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 22 \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 32 \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 42 \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 52 \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 62 \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 72 \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 82 \processador|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 92 \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 :2 \ROM1|ALT_INV_memROM~65_combout\ $end
$var wire 1 ;2 \processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 <2 \processador|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 =2 \processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 >2 \processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ?2 \ROM1|ALT_INV_memROM~69_combout\ $end
$var wire 1 @2 \ROM1|ALT_INV_memROM~24_combout\ $end
$var wire 1 A2 \ROM1|ALT_INV_memROM~49_combout\ $end
$var wire 1 B2 \processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 C2 \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 D2 \ROM1|ALT_INV_memROM~61_combout\ $end
$var wire 1 E2 \processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 F2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [24] $end
$var wire 1 G2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [23] $end
$var wire 1 H2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [22] $end
$var wire 1 I2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [21] $end
$var wire 1 J2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [20] $end
$var wire 1 K2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [19] $end
$var wire 1 L2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [18] $end
$var wire 1 M2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [17] $end
$var wire 1 N2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [16] $end
$var wire 1 O2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [15] $end
$var wire 1 P2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [14] $end
$var wire 1 Q2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [13] $end
$var wire 1 R2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [12] $end
$var wire 1 S2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [11] $end
$var wire 1 T2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [10] $end
$var wire 1 U2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [9] $end
$var wire 1 V2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [8] $end
$var wire 1 W2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [7] $end
$var wire 1 X2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [6] $end
$var wire 1 Y2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [5] $end
$var wire 1 Z2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [4] $end
$var wire 1 [2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [3] $end
$var wire 1 \2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [2] $end
$var wire 1 ]2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [1] $end
$var wire 1 ^2 \TIM_SEG_NORMAL_INC|ALT_INV_contador\ [0] $end
$var wire 1 _2 \processador|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 `2 \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 a2 \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 b2 \processador|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 c2 \processador|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 d2 \processador|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 e2 \processador|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 f2 \processador|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 g2 \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 h2 \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 i2 \processador|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 j2 \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 k2 \processador|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 l2 \ROM1|ALT_INV_memROM~136_combout\ $end
$var wire 1 m2 \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 n2 \ROM1|ALT_INV_memROM~120_combout\ $end
$var wire 1 o2 \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 p2 \ROM1|ALT_INV_memROM~128_combout\ $end
$var wire 1 q2 \processador|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 r2 \ROM1|ALT_INV_memROM~149_combout\ $end
$var wire 1 s2 \ROM1|ALT_INV_memROM~106_combout\ $end
$var wire 1 t2 \processador|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 u2 \ROM1|ALT_INV_memROM~144_combout\ $end
$var wire 1 v2 \ROM1|ALT_INV_memROM~113_combout\ $end
$var wire 1 w2 \ROM1|ALT_INV_memROM~157_combout\ $end
$var wire 1 x2 \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 y2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [13] $end
$var wire 1 z2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [12] $end
$var wire 1 {2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [11] $end
$var wire 1 |2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [10] $end
$var wire 1 }2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [9] $end
$var wire 1 ~2 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [8] $end
$var wire 1 !3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [7] $end
$var wire 1 "3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [6] $end
$var wire 1 #3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [5] $end
$var wire 1 $3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [4] $end
$var wire 1 %3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [3] $end
$var wire 1 &3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [2] $end
$var wire 1 '3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [1] $end
$var wire 1 (3 \TIM_SEG_ACELERADO_INC|ALT_INV_contador\ [0] $end
$var wire 1 )3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~11_q\ $end
$var wire 1 *3 \logica_LED|FlipFlop2|ALT_INV_DOUT~q\ $end
$var wire 1 +3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~19_q\ $end
$var wire 1 ,3 \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 -3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~35_q\ $end
$var wire 1 .3 \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 /3 \logica_LED|FlipFlop1|ALT_INV_DOUT~q\ $end
$var wire 1 03 \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 13 \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 23 \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 33 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~27_q\ $end
$var wire 1 43 \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 53 \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 63 \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 73 \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 83 \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 93 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~46_combout\ $end
$var wire 1 :3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~38_q\ $end
$var wire 1 ;3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~39_q\ $end
$var wire 1 <3 \ROM1|ALT_INV_memROM~32_combout\ $end
$var wire 1 =3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~48_combout\ $end
$var wire 1 >3 \ROM1|ALT_INV_memROM~37_combout\ $end
$var wire 1 ?3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~13_q\ $end
$var wire 1 @3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~18_q\ $end
$var wire 1 A3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~34_q\ $end
$var wire 1 B3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~32_q\ $end
$var wire 1 C3 \ROM1|ALT_INV_memROM~40_combout\ $end
$var wire 1 D3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~43_combout\ $end
$var wire 1 E3 \ROM1|ALT_INV_memROM~41_combout\ $end
$var wire 1 F3 \ROM1|ALT_INV_memROM~43_combout\ $end
$var wire 1 G3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~21_q\ $end
$var wire 1 H3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~23_q\ $end
$var wire 1 I3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~31_q\ $end
$var wire 1 J3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~24_q\ $end
$var wire 1 K3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~40_q\ $end
$var wire 1 L3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~41_q\ $end
$var wire 1 M3 \ROM1|ALT_INV_memROM~30_combout\ $end
$var wire 1 N3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~16_q\ $end
$var wire 1 O3 \ROM1|ALT_INV_memROM~36_combout\ $end
$var wire 1 P3 \ROM1|ALT_INV_memROM~38_combout\ $end
$var wire 1 Q3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~29_q\ $end
$var wire 1 R3 \ROM1|ALT_INV_memROM~42_combout\ $end
$var wire 1 S3 \ROM1|ALT_INV_memROM~44_combout\ $end
$var wire 1 T3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~37_q\ $end
$var wire 1 U3 \ROM1|ALT_INV_memROM~45_combout\ $end
$var wire 1 V3 \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 W3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~14_q\ $end
$var wire 1 X3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~33_q\ $end
$var wire 1 Y3 \ROM1|ALT_INV_memROM~46_combout\ $end
$var wire 1 Z3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~49_combout\ $end
$var wire 1 [3 \ROM1|ALT_INV_memROM~47_combout\ $end
$var wire 1 \3 \ROM1|ALT_INV_memROM~48_combout\ $end
$var wire 1 ]3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~15_q\ $end
$var wire 1 ^3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~36_q\ $end
$var wire 1 _3 \ROM1|ALT_INV_memROM~53_combout\ $end
$var wire 1 `3 \ROM1|ALT_INV_memROM~34_combout\ $end
$var wire 1 a3 \ROM1|ALT_INV_memROM~28_combout\ $end
$var wire 1 b3 \ROM1|ALT_INV_memROM~31_combout\ $end
$var wire 1 c3 \ROM1|ALT_INV_memROM~33_combout\ $end
$var wire 1 d3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~50_combout\ $end
$var wire 1 e3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~47_combout\ $end
$var wire 1 f3 \ROM1|ALT_INV_memROM~35_combout\ $end
$var wire 1 g3 \ROM1|ALT_INV_memROM~54_combout\ $end
$var wire 1 h3 \ROM1|ALT_INV_memROM~55_combout\ $end
$var wire 1 i3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~30_q\ $end
$var wire 1 j3 \ROM1|ALT_INV_memROM~56_combout\ $end
$var wire 1 k3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~28_q\ $end
$var wire 1 l3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~12_q\ $end
$var wire 1 m3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~20_q\ $end
$var wire 1 n3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~25_q\ $end
$var wire 1 o3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~17_q\ $end
$var wire 1 p3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~45_combout\ $end
$var wire 1 q3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~26_q\ $end
$var wire 1 r3 \ROM1|ALT_INV_memROM~39_combout\ $end
$var wire 1 s3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~42_q\ $end
$var wire 1 t3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~44_combout\ $end
$var wire 1 u3 \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 v3 \processador|BANCO_REGISTRADORES|ALT_INV_registrador~22_q\ $end
$var wire 1 w3 \ROM1|ALT_INV_memROM~29_combout\ $end
$var wire 1 x3 \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [3] $end
$var wire 1 y3 \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [2] $end
$var wire 1 z3 \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [1] $end
$var wire 1 {3 \logica_Seven_Seg|REG2|ALT_INV_DOUT\ [0] $end
$var wire 1 |3 \ROM1|ALT_INV_memROM~58_combout\ $end
$var wire 1 }3 \ROM1|ALT_INV_memROM~57_combout\ $end
$var wire 1 ~3 \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [3] $end
$var wire 1 !4 \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [2] $end
$var wire 1 "4 \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [1] $end
$var wire 1 #4 \logica_Seven_Seg|REG0|ALT_INV_DOUT\ [0] $end
$var wire 1 $4 \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 %4 \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 &4 \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 '4 \logica_Seven_Seg|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 (4 \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [3] $end
$var wire 1 )4 \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [2] $end
$var wire 1 *4 \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [1] $end
$var wire 1 +4 \logica_Seven_Seg|REG3|ALT_INV_DOUT\ [0] $end
$var wire 1 ,4 \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [3] $end
$var wire 1 -4 \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [2] $end
$var wire 1 .4 \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [1] $end
$var wire 1 /4 \logica_Seven_Seg|REG4|ALT_INV_DOUT\ [0] $end
$var wire 1 04 \ROM1|ALT_INV_memROM~60_combout\ $end
$var wire 1 14 \ROM1|ALT_INV_memROM~59_combout\ $end
$var wire 1 24 \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [3] $end
$var wire 1 34 \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [2] $end
$var wire 1 44 \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [1] $end
$var wire 1 54 \logica_Seven_Seg|REG5|ALT_INV_DOUT\ [0] $end
$var wire 1 64 \ROM1|ALT_INV_memROM~76_combout\ $end
$var wire 1 74 \ROM1|ALT_INV_memROM~82_combout\ $end
$var wire 1 84 \ROM1|ALT_INV_memROM~90_combout\ $end
$var wire 1 94 \ROM1|ALT_INV_memROM~96_combout\ $end
$var wire 1 :4 \ROM1|ALT_INV_memROM~97_combout\ $end
$var wire 1 ;4 \ROM1|ALT_INV_memROM~99_combout\ $end
$var wire 1 <4 \processador|REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 =4 \processador|REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 >4 \processador|REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 ?4 \processador|REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 @4 \processador|REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 A4 \processador|REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 B4 \processador|REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 C4 \processador|REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 D4 \processador|REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 E4 \ROM1|ALT_INV_memROM~93_combout\ $end
$var wire 1 F4 \processador|MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 G4 \ROM1|ALT_INV_memROM~83_combout\ $end
$var wire 1 H4 \ROM1|ALT_INV_memROM~92_combout\ $end
$var wire 1 I4 \ROM1|ALT_INV_memROM~101_combout\ $end
$var wire 1 J4 \ROM1|ALT_INV_memROM~102_combout\ $end
$var wire 1 K4 \processador|FLAG_IGUAL|ALT_INV_DOUT~q\ $end
$var wire 1 L4 \ROM1|ALT_INV_memROM~77_combout\ $end
$var wire 1 M4 \ROM1|ALT_INV_memROM~89_combout\ $end
$var wire 1 N4 \processador|MUX2|ALT_INV_Equal2~0_combout\ $end
$var wire 1 O4 \ROM1|ALT_INV_memROM~100_combout\ $end
$var wire 1 P4 \ROM1|ALT_INV_memROM~84_combout\ $end
$var wire 1 Q4 \ROM1|ALT_INV_memROM~78_combout\ $end
$var wire 1 R4 \ROM1|ALT_INV_memROM~79_combout\ $end
$var wire 1 S4 \ROM1|ALT_INV_memROM~88_combout\ $end
$var wire 1 T4 \ROM1|ALT_INV_memROM~94_combout\ $end
$var wire 1 U4 \ROM1|ALT_INV_memROM~75_combout\ $end
$var wire 1 V4 \ROM1|ALT_INV_memROM~86_combout\ $end
$var wire 1 W4 \ROM1|ALT_INV_memROM~81_combout\ $end
$var wire 1 X4 \ROM1|ALT_INV_memROM~85_combout\ $end
$var wire 1 Y4 \ROM1|ALT_INV_memROM~87_combout\ $end
$var wire 1 Z4 \ROM1|ALT_INV_memROM~95_combout\ $end
$var wire 1 [4 \ROM1|ALT_INV_memROM~98_combout\ $end
$var wire 1 \4 \processador|FLAG_MENOR_QUE|ALT_INV_DOUT~q\ $end
$var wire 1 ]4 \ROM1|ALT_INV_memROM~80_combout\ $end
$var wire 1 ^4 \ROM1|ALT_INV_memROM~91_combout\ $end
$var wire 1 _4 \ROM1|ALT_INV_memROM~73_combout\ $end
$var wire 1 `4 \ROM1|ALT_INV_memROM~74_combout\ $end
$var wire 1 a4 \RAM1|ALT_INV_ram~183_q\ $end
$var wire 1 b4 \processador|decoderInstru1|ALT_INV_saida~0_combout\ $end
$var wire 1 c4 \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 d4 \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 e4 \processador|decoderInstru1|ALT_INV_Equal15~0_combout\ $end
$var wire 1 f4 \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 g4 \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 h4 \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 i4 \RAM1|ALT_INV_ram~239_q\ $end
$var wire 1 j4 \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 k4 \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 l4 \RAM1|ALT_INV_ram~143_q\ $end
$var wire 1 m4 \RAM1|ALT_INV_ram~167_q\ $end
$var wire 1 n4 \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 o4 \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 p4 \processador|decoderInstru1|ALT_INV_saida[7]~1_combout\ $end
$var wire 1 q4 \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 r4 \RAM1|ALT_INV_ram~191_q\ $end
$var wire 1 s4 \RAM1|ALT_INV_ram~247_q\ $end
$var wire 1 t4 \RAM1|ALT_INV_ram~199_q\ $end
$var wire 1 u4 \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 v4 \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 w4 \RAM1|ALT_INV_ram~303_q\ $end
$var wire 1 x4 \RAM1|ALT_INV_ram~335_q\ $end
$var wire 1 y4 \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 z4 \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 {4 \RAM1|ALT_INV_ram~367_q\ $end
$var wire 1 |4 \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 }4 \RAM1|ALT_INV_ram~215_q\ $end
$var wire 1 ~4 \RAM1|ALT_INV_ram~279_q\ $end
$var wire 1 !5 \RAM1|ALT_INV_ram~311_q\ $end
$var wire 1 "5 \RAM1|ALT_INV_ram~343_q\ $end
$var wire 1 #5 \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 $5 \RAM1|ALT_INV_ram~207_q\ $end
$var wire 1 %5 \RAM1|ALT_INV_dado_out~0_combout\ $end
$var wire 1 &5 \RAM1|ALT_INV_ram~255_q\ $end
$var wire 1 '5 \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 (5 \RAM1|ALT_INV_ram~271_q\ $end
$var wire 1 )5 \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 *5 \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 +5 \RAM1|ALT_INV_ram~375_q\ $end
$var wire 1 ,5 \RAM1|ALT_INV_ram~399_q\ $end
$var wire 1 -5 \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 .5 \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 /5 \processador|decoderInstru1|ALT_INV_Equal15~1_combout\ $end
$var wire 1 05 \RAM1|ALT_INV_ram~159_q\ $end
$var wire 1 15 \RAM1|ALT_INV_ram~223_q\ $end
$var wire 1 25 \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 35 \RAM1|ALT_INV_ram~151_q\ $end
$var wire 1 45 \RAM1|ALT_INV_ram~231_q\ $end
$var wire 1 55 \logica_Seven_Seg|ALT_INV_comb~0_combout\ $end
$var wire 1 65 \processador|decoderInstru1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 75 \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 85 \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 95 \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 :5 \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 ;5 \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 <5 \RAM1|ALT_INV_ram~175_q\ $end
$var wire 1 =5 \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 >5 \RAM1|ALT_INV_ram~263_q\ $end
$var wire 1 ?5 \RAM1|ALT_INV_ram~471_q\ $end
$var wire 1 @5 \SW_9|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 A5 \SW_0_7|ALT_INV_saida[0]~10_combout\ $end
$var wire 1 B5 \SW_0_7|ALT_INV_saida[0]~8_combout\ $end
$var wire 1 C5 \RAM1|ALT_INV_ram~295_q\ $end
$var wire 1 D5 \RAM1|ALT_INV_ram~495_q\ $end
$var wire 1 E5 \RAM1|ALT_INV_ram~391_q\ $end
$var wire 1 F5 \RAM1|ALT_INV_ram~511_q\ $end
$var wire 1 G5 \ALT_INV_comb~0_combout\ $end
$var wire 1 H5 \ROM1|ALT_INV_memROM~103_combout\ $end
$var wire 1 I5 \ROM1|ALT_INV_memROM~105_combout\ $end
$var wire 1 J5 \RAM1|ALT_INV_ram~431_q\ $end
$var wire 1 K5 \ALT_INV_comb~1_combout\ $end
$var wire 1 L5 \RAM1|ALT_INV_ram~383_q\ $end
$var wire 1 M5 \SW_0_7|ALT_INV_saida[0]~9_combout\ $end
$var wire 1 N5 \FF_DEBOUNCER_0|ALT_INV_DOUT~q\ $end
$var wire 1 O5 \ROM1|ALT_INV_memROM~104_combout\ $end
$var wire 1 P5 \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 Q5 \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 R5 \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 S5 \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 T5 \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 U5 \RAM1|ALT_INV_ram~415_q\ $end
$var wire 1 V5 \RAM1|ALT_INV_ram~519_q\ $end
$var wire 1 W5 \RAM1|ALT_INV_ram~439_q\ $end
$var wire 1 X5 \RAM1|ALT_INV_ram~319_q\ $end
$var wire 1 Y5 \FPGA_RESET|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 Z5 \KEY_1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 [5 \ROM1|ALT_INV_memROM~110_combout\ $end
$var wire 1 \5 \RAM1|ALT_INV_ram~407_q\ $end
$var wire 1 ]5 \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 ^5 \RAM1|ALT_INV_ram~503_q\ $end
$var wire 1 _5 \RAM1|ALT_INV_ram~447_q\ $end
$var wire 1 `5 \RAM1|ALT_INV_ram~455_q\ $end
$var wire 1 a5 \RAM1|ALT_INV_ram~359_q\ $end
$var wire 1 b5 \RAM1|ALT_INV_ram~479_q\ $end
$var wire 1 c5 \RAM1|ALT_INV_ram~487_q\ $end
$var wire 1 d5 \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 e5 \RAM1|ALT_INV_ram~423_q\ $end
$var wire 1 f5 \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 g5 \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 h5 \FF_DEBOUNCER_2|ALT_INV_DOUT~q\ $end
$var wire 1 i5 \KEY_0|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 j5 \SW_0_7|ALT_INV_saida[0]~11_combout\ $end
$var wire 1 k5 \SW_0_7|ALT_INV_saida[0]~12_combout\ $end
$var wire 1 l5 \processador|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 m5 \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 n5 \processador|decoderInstru1|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 o5 \FF_DEBOUNCER_1|ALT_INV_DOUT~q\ $end
$var wire 1 p5 \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 q5 \RAM1|ALT_INV_ram~327_q\ $end
$var wire 1 r5 \RAM1|ALT_INV_ram~287_q\ $end
$var wire 1 s5 \RAM1|ALT_INV_ram~351_q\ $end
$var wire 1 t5 \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 u5 \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 v5 \FF_DEBOUNCER_3|ALT_INV_DOUT~q\ $end
$var wire 1 w5 \RAM1|ALT_INV_ram~463_q\ $end
$var wire 1 x5 \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 y5 \logica_Seven_Seg|ALT_INV_comb~1_combout\ $end
$var wire 1 z5 \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 {5 \RAM1|ALT_INV_ram~288_q\ $end
$var wire 1 |5 \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 }5 \RAM1|ALT_INV_ram~558_combout\ $end
$var wire 1 ~5 \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 !6 \RAM1|ALT_INV_ram~272_q\ $end
$var wire 1 "6 \RAM1|ALT_INV_ram~336_q\ $end
$var wire 1 #6 \RAM1|ALT_INV_ram~352_q\ $end
$var wire 1 $6 \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 %6 \RAM1|ALT_INV_ram~296_q\ $end
$var wire 1 &6 \RAM1|ALT_INV_ram~280_q\ $end
$var wire 1 '6 \RAM1|ALT_INV_ram~200_q\ $end
$var wire 1 (6 \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 )6 \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 *6 \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 +6 \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 ,6 \RAM1|ALT_INV_ram~554_combout\ $end
$var wire 1 -6 \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 .6 \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 /6 \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 06 \RAM1|ALT_INV_ram~264_q\ $end
$var wire 1 16 \RAM1|ALT_INV_ram~561_combout\ $end
$var wire 1 26 \RAM1|ALT_INV_ram~320_q\ $end
$var wire 1 36 \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 46 \RAM1|ALT_INV_ram~144_q\ $end
$var wire 1 56 \RAM1|ALT_INV_ram~368_q\ $end
$var wire 1 66 \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 76 \RAM1|ALT_INV_ram~160_q\ $end
$var wire 1 86 \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 96 \RAM1|ALT_INV_ram~224_q\ $end
$var wire 1 :6 \RAM1|ALT_INV_ram~152_q\ $end
$var wire 1 ;6 \RAM1|ALT_INV_ram~416_q\ $end
$var wire 1 <6 \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 =6 \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 >6 \RAM1|ALT_INV_ram~232_q\ $end
$var wire 1 ?6 \RAM1|ALT_INV_ram~184_q\ $end
$var wire 1 @6 \RAM1|ALT_INV_ram~360_q\ $end
$var wire 1 A6 \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 B6 \RAM1|ALT_INV_ram~216_q\ $end
$var wire 1 C6 \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 D6 \RAM1|ALT_INV_ram~240_q\ $end
$var wire 1 E6 \RAM1|ALT_INV_ram~480_q\ $end
$var wire 1 F6 \RAM1|ALT_INV_ram~248_q\ $end
$var wire 1 G6 \RAM1|ALT_INV_ram~562_combout\ $end
$var wire 1 H6 \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 I6 \RAM1|ALT_INV_ram~344_q\ $end
$var wire 1 J6 \RAM1|ALT_INV_ram~256_q\ $end
$var wire 1 K6 \RAM1|ALT_INV_ram~384_q\ $end
$var wire 1 L6 \RAM1|ALT_INV_ram~304_q\ $end
$var wire 1 M6 \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 N6 \RAM1|ALT_INV_ram~312_q\ $end
$var wire 1 O6 \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 P6 \RAM1|ALT_INV_ram~488_q\ $end
$var wire 1 Q6 \RAM1|ALT_INV_ram~557_combout\ $end
$var wire 1 R6 \RAM1|ALT_INV_ram~192_q\ $end
$var wire 1 S6 \RAM1|ALT_INV_ram~176_q\ $end
$var wire 1 T6 \RAM1|ALT_INV_ram~208_q\ $end
$var wire 1 U6 \RAM1|ALT_INV_ram~168_q\ $end
$var wire 1 V6 \RAM1|ALT_INV_ram~400_q\ $end
$var wire 1 W6 \RAM1|ALT_INV_ram~408_q\ $end
$var wire 1 X6 \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 Y6 \RAM1|ALT_INV_ram~424_q\ $end
$var wire 1 Z6 \RAM1|ALT_INV_ram~464_q\ $end
$var wire 1 [6 \RAM1|ALT_INV_ram~472_q\ $end
$var wire 1 \6 \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 ]6 \RAM1|ALT_INV_ram~569_combout\ $end
$var wire 1 ^6 \RAM1|ALT_INV_ram~573_combout\ $end
$var wire 1 _6 \RAM1|ALT_INV_ram~520_q\ $end
$var wire 1 `6 \RAM1|ALT_INV_ram~567_combout\ $end
$var wire 1 a6 \RAM1|ALT_INV_ram~145_q\ $end
$var wire 1 b6 \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 c6 \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 d6 \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 e6 \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 f6 \RAM1|ALT_INV_ram~328_q\ $end
$var wire 1 g6 \RAM1|ALT_INV_ram~570_combout\ $end
$var wire 1 h6 \RAM1|ALT_INV_ram~305_q\ $end
$var wire 1 i6 \processador|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 j6 \RAM1|ALT_INV_ram~571_combout\ $end
$var wire 1 k6 \RAM1|ALT_INV_ram~565_combout\ $end
$var wire 1 l6 \RAM1|ALT_INV_ram~572_combout\ $end
$var wire 1 m6 \RAM1|ALT_INV_ram~401_q\ $end
$var wire 1 n6 \RAM1|ALT_INV_ram~417_q\ $end
$var wire 1 o6 \RAM1|ALT_INV_ram~504_q\ $end
$var wire 1 p6 \RAM1|ALT_INV_ram~449_q\ $end
$var wire 1 q6 \RAM1|ALT_INV_ram~465_q\ $end
$var wire 1 r6 \RAM1|ALT_INV_ram~497_q\ $end
$var wire 1 s6 \RAM1|ALT_INV_ram~574_combout\ $end
$var wire 1 t6 \RAM1|ALT_INV_ram~576_combout\ $end
$var wire 1 u6 \RAM1|ALT_INV_ram~353_q\ $end
$var wire 1 v6 \RAM1|ALT_INV_ram~512_q\ $end
$var wire 1 w6 \RAM1|ALT_INV_ram~385_q\ $end
$var wire 1 x6 \RAM1|ALT_INV_ram~481_q\ $end
$var wire 1 y6 \RAM1|ALT_INV_ram~577_combout\ $end
$var wire 1 z6 \RAM1|ALT_INV_ram~456_q\ $end
$var wire 1 {6 \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 |6 \RAM1|ALT_INV_ram~575_combout\ $end
$var wire 1 }6 \RAM1|ALT_INV_ram~432_q\ $end
$var wire 1 ~6 \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 !7 \RAM1|ALT_INV_ram~433_q\ $end
$var wire 1 "7 \RAM1|ALT_INV_ram~566_combout\ $end
$var wire 1 #7 \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 $7 \RAM1|ALT_INV_ram~337_q\ $end
$var wire 1 %7 \RAM1|ALT_INV_ram~369_q\ $end
$var wire 1 &7 \RAM1|ALT_INV_ram~289_q\ $end
$var wire 1 '7 \RAM1|ALT_INV_ram~241_q\ $end
$var wire 1 (7 \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 )7 \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 *7 \RAM1|ALT_INV_ram~440_q\ $end
$var wire 1 +7 \RAM1|ALT_INV_ram~392_q\ $end
$var wire 1 ,7 \RAM1|ALT_INV_ram~177_q\ $end
$var wire 1 -7 \RAM1|ALT_INV_ram~161_q\ $end
$var wire 1 .7 \RAM1|ALT_INV_ram~193_q\ $end
$var wire 1 /7 \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 07 \RAM1|ALT_INV_ram~209_q\ $end
$var wire 1 17 \RAM1|ALT_INV_ram~448_q\ $end
$var wire 1 27 \RAM1|ALT_INV_ram~225_q\ $end
$var wire 1 37 \RAM1|ALT_INV_ram~257_q\ $end
$var wire 1 47 \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 57 \RAM1|ALT_INV_ram~321_q\ $end
$var wire 1 67 \RAM1|ALT_INV_ram~496_q\ $end
$var wire 1 77 \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 87 \RAM1|ALT_INV_ram~273_q\ $end
$var wire 1 97 \RAM1|ALT_INV_ram~513_q\ $end
$var wire 1 :7 \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 ;7 \RAM1|ALT_INV_ram~376_q\ $end
$var wire 1 <7 \RAM1|ALT_INV_ram~578_combout\ $end
$var wire 1 =7 \RAM1|ALT_INV_ram~591_combout\ $end
$var wire 1 >7 \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 ?7 \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 @7 \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 A7 \RAM1|ALT_INV_ram~590_combout\ $end
$var wire 1 B7 \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 C7 \RAM1|ALT_INV_ram~589_combout\ $end
$var wire 1 D7 \RAM1|ALT_INV_ram~281_q\ $end
$var wire 1 E7 \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 F7 \RAM1|ALT_INV_ram~505_q\ $end
$var wire 1 G7 \RAM1|ALT_INV_ram~489_q\ $end
$var wire 1 H7 \RAM1|ALT_INV_ram~210_q\ $end
$var wire 1 I7 \RAM1|ALT_INV_ram~218_q\ $end
$var wire 1 J7 \RAM1|ALT_INV_ram~250_q\ $end
$var wire 1 K7 \RAM1|ALT_INV_ram~313_q\ $end
$var wire 1 L7 \RAM1|ALT_INV_ram~582_combout\ $end
$var wire 1 M7 \RAM1|ALT_INV_ram~377_q\ $end
$var wire 1 N7 \RAM1|ALT_INV_ram~457_q\ $end
$var wire 1 O7 \RAM1|ALT_INV_ram~425_q\ $end
$var wire 1 P7 \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 Q7 \RAM1|ALT_INV_ram~593_combout\ $end
$var wire 1 R7 \RAM1|ALT_INV_ram~594_combout\ $end
$var wire 1 S7 \RAM1|ALT_INV_ram~274_q\ $end
$var wire 1 T7 \RAM1|ALT_INV_ram~585_combout\ $end
$var wire 1 U7 \RAM1|ALT_INV_ram~146_q\ $end
$var wire 1 V7 \RAM1|ALT_INV_ram~581_combout\ $end
$var wire 1 W7 \RAM1|ALT_INV_ram~583_combout\ $end
$var wire 1 X7 \RAM1|ALT_INV_ram~329_q\ $end
$var wire 1 Y7 \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 Z7 \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 [7 \RAM1|ALT_INV_ram~154_q\ $end
$var wire 1 \7 \RAM1|ALT_INV_ram~592_combout\ $end
$var wire 1 ]7 \RAM1|ALT_INV_ram~242_q\ $end
$var wire 1 ^7 \RAM1|ALT_INV_ram~282_q\ $end
$var wire 1 _7 \RAM1|ALT_INV_ram~521_q\ $end
$var wire 1 `7 \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 a7 \RAM1|ALT_INV_ram~153_q\ $end
$var wire 1 b7 \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 c7 \RAM1|ALT_INV_ram~345_q\ $end
$var wire 1 d7 \RAM1|ALT_INV_ram~409_q\ $end
$var wire 1 e7 \RAM1|ALT_INV_ram~588_combout\ $end
$var wire 1 f7 \RAM1|ALT_INV_ram~217_q\ $end
$var wire 1 g7 \RAM1|ALT_INV_ram~361_q\ $end
$var wire 1 h7 \RAM1|ALT_INV_ram~580_combout\ $end
$var wire 1 i7 \RAM1|ALT_INV_ram~579_combout\ $end
$var wire 1 j7 \RAM1|ALT_INV_ram~169_q\ $end
$var wire 1 k7 \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 l7 \RAM1|ALT_INV_ram~586_combout\ $end
$var wire 1 m7 \RAM1|ALT_INV_ram~249_q\ $end
$var wire 1 n7 \RAM1|ALT_INV_ram~233_q\ $end
$var wire 1 o7 \RAM1|ALT_INV_ram~185_q\ $end
$var wire 1 p7 \RAM1|ALT_INV_ram~441_q\ $end
$var wire 1 q7 \RAM1|ALT_INV_ram~473_q\ $end
$var wire 1 r7 \RAM1|ALT_INV_ram~393_q\ $end
$var wire 1 s7 \RAM1|ALT_INV_ram~587_combout\ $end
$var wire 1 t7 \processador|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 u7 \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 v7 \RAM1|ALT_INV_ram~178_q\ $end
$var wire 1 w7 \RAM1|ALT_INV_ram~186_q\ $end
$var wire 1 x7 \RAM1|ALT_INV_ram~265_q\ $end
$var wire 1 y7 \RAM1|ALT_INV_ram~201_q\ $end
$var wire 1 z7 \RAM1|ALT_INV_ram~584_combout\ $end
$var wire 1 {7 \RAM1|ALT_INV_ram~297_q\ $end
$var wire 1 |7 \RAM1|ALT_INV_ram~266_q\ $end
$var wire 1 }7 \RAM1|ALT_INV_ram~234_q\ $end
$var wire 1 ~7 \RAM1|ALT_INV_ram~290_q\ $end
$var wire 1 !8 \RAM1|ALT_INV_ram~605_combout\ $end
$var wire 1 "8 \RAM1|ALT_INV_ram~170_q\ $end
$var wire 1 #8 \RAM1|ALT_INV_ram~306_q\ $end
$var wire 1 $8 \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 %8 \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 &8 \RAM1|ALT_INV_ram~597_combout\ $end
$var wire 1 '8 \RAM1|ALT_INV_ram~370_q\ $end
$var wire 1 (8 \RAM1|ALT_INV_ram~410_q\ $end
$var wire 1 )8 \RAM1|ALT_INV_ram~338_q\ $end
$var wire 1 *8 \RAM1|ALT_INV_ram~378_q\ $end
$var wire 1 +8 \RAM1|ALT_INV_ram~506_q\ $end
$var wire 1 ,8 \RAM1|ALT_INV_ram~314_q\ $end
$var wire 1 -8 \RAM1|ALT_INV_ram~162_q\ $end
$var wire 1 .8 \RAM1|ALT_INV_ram~474_q\ $end
$var wire 1 /8 \RAM1|ALT_INV_ram~598_combout\ $end
$var wire 1 08 \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 18 \RAM1|ALT_INV_ram~322_q\ $end
$var wire 1 28 \RAM1|ALT_INV_ram~402_q\ $end
$var wire 1 38 \RAM1|ALT_INV_ram~418_q\ $end
$var wire 1 48 \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 58 \RAM1|ALT_INV_ram~601_combout\ $end
$var wire 1 68 \RAM1|ALT_INV_ram~434_q\ $end
$var wire 1 78 \RAM1|ALT_INV_ram~194_q\ $end
$var wire 1 88 \RAM1|ALT_INV_ram~595_combout\ $end
$var wire 1 98 \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 :8 \RAM1|ALT_INV_ram~330_q\ $end
$var wire 1 ;8 \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 <8 \RAM1|ALT_INV_ram~604_combout\ $end
$var wire 1 =8 \RAM1|ALT_INV_ram~426_q\ $end
$var wire 1 >8 \RAM1|ALT_INV_ram~354_q\ $end
$var wire 1 ?8 \RAM1|ALT_INV_ram~226_q\ $end
$var wire 1 @8 \RAM1|ALT_INV_ram~606_combout\ $end
$var wire 1 A8 \RAM1|ALT_INV_ram~362_q\ $end
$var wire 1 B8 \RAM1|ALT_INV_ram~386_q\ $end
$var wire 1 C8 \RAM1|ALT_INV_ram~394_q\ $end
$var wire 1 D8 \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 E8 \RAM1|ALT_INV_ram~458_q\ $end
$var wire 1 F8 \RAM1|ALT_INV_ram~607_combout\ $end
$var wire 1 G8 \RAM1|ALT_INV_ram~482_q\ $end
$var wire 1 H8 \RAM1|ALT_INV_ram~466_q\ $end
$var wire 1 I8 \RAM1|ALT_INV_ram~450_q\ $end
$var wire 1 J8 \RAM1|ALT_INV_ram~346_q\ $end
$var wire 1 K8 \RAM1|ALT_INV_ram~599_combout\ $end
$var wire 1 L8 \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 M8 \RAM1|ALT_INV_ram~298_q\ $end
$var wire 1 N8 \RAM1|ALT_INV_ram~490_q\ $end
$var wire 1 O8 \RAM1|ALT_INV_ram~514_q\ $end
$var wire 1 P8 \RAM1|ALT_INV_ram~522_q\ $end
$var wire 1 Q8 \RAM1|ALT_INV_ram~600_combout\ $end
$var wire 1 R8 \RAM1|ALT_INV_ram~608_combout\ $end
$var wire 1 S8 \RAM1|ALT_INV_ram~602_combout\ $end
$var wire 1 T8 \RAM1|ALT_INV_ram~609_combout\ $end
$var wire 1 U8 \RAM1|ALT_INV_ram~610_combout\ $end
$var wire 1 V8 \RAM1|ALT_INV_ram~596_combout\ $end
$var wire 1 W8 \RAM1|ALT_INV_ram~442_q\ $end
$var wire 1 X8 \RAM1|ALT_INV_ram~498_q\ $end
$var wire 1 Y8 \RAM1|ALT_INV_ram~202_q\ $end
$var wire 1 Z8 \RAM1|ALT_INV_ram~258_q\ $end
$var wire 1 [8 \RAM1|ALT_INV_ram~603_combout\ $end
$var wire 1 \8 \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 ]8 \RAM1|ALT_INV_ram~612_combout\ $end
$var wire 1 ^8 \RAM1|ALT_INV_ram~403_q\ $end
$var wire 1 _8 \RAM1|ALT_INV_ram~483_q\ $end
$var wire 1 `8 \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 a8 \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 b8 \RAM1|ALT_INV_ram~171_q\ $end
$var wire 1 c8 \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 d8 \RAM1|ALT_INV_ram~616_combout\ $end
$var wire 1 e8 \RAM1|ALT_INV_ram~339_q\ $end
$var wire 1 f8 \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 g8 \RAM1|ALT_INV_ram~163_q\ $end
$var wire 1 h8 \RAM1|ALT_INV_ram~419_q\ $end
$var wire 1 i8 \RAM1|ALT_INV_ram~299_q\ $end
$var wire 1 j8 \RAM1|ALT_INV_ram~291_q\ $end
$var wire 1 k8 \RAM1|ALT_INV_ram~475_q\ $end
$var wire 1 l8 \RAM1|ALT_INV_ram~491_q\ $end
$var wire 1 m8 \RAM1|ALT_INV_ram~618_combout\ $end
$var wire 1 n8 \RAM1|ALT_INV_ram~347_q\ $end
$var wire 1 o8 \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 p8 \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 q8 \RAM1|ALT_INV_ram~411_q\ $end
$var wire 1 r8 \RAM1|ALT_INV_ram~363_q\ $end
$var wire 1 s8 \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 t8 \RAM1|ALT_INV_ram~621_combout\ $end
$var wire 1 u8 \RAM1|ALT_INV_ram~227_q\ $end
$var wire 1 v8 \RAM1|ALT_INV_ram~467_q\ $end
$var wire 1 w8 \RAM1|ALT_INV_ram~275_q\ $end
$var wire 1 x8 \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 y8 \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 z8 \RAM1|ALT_INV_ram~179_q\ $end
$var wire 1 {8 \RAM1|ALT_INV_ram~195_q\ $end
$var wire 1 |8 \RAM1|ALT_INV_ram~259_q\ $end
$var wire 1 }8 \RAM1|ALT_INV_ram~155_q\ $end
$var wire 1 ~8 \RAM1|ALT_INV_ram~615_combout\ $end
$var wire 1 !9 \RAM1|ALT_INV_ram~187_q\ $end
$var wire 1 "9 \RAM1|ALT_INV_ram~203_q\ $end
$var wire 1 #9 \RAM1|ALT_INV_ram~614_combout\ $end
$var wire 1 $9 \RAM1|ALT_INV_ram~623_combout\ $end
$var wire 1 %9 \RAM1|ALT_INV_ram~251_q\ $end
$var wire 1 &9 \RAM1|ALT_INV_ram~267_q\ $end
$var wire 1 '9 \RAM1|ALT_INV_ram~243_q\ $end
$var wire 1 (9 \RAM1|ALT_INV_ram~624_combout\ $end
$var wire 1 )9 \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 *9 \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 +9 \RAM1|ALT_INV_ram~613_combout\ $end
$var wire 1 ,9 \RAM1|ALT_INV_ram~427_q\ $end
$var wire 1 -9 \RAM1|ALT_INV_ram~617_combout\ $end
$var wire 1 .9 \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 /9 \RAM1|ALT_INV_ram~235_q\ $end
$var wire 1 09 \RAM1|ALT_INV_ram~211_q\ $end
$var wire 1 19 \RAM1|ALT_INV_ram~219_q\ $end
$var wire 1 29 \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 39 \RAM1|ALT_INV_ram~619_combout\ $end
$var wire 1 49 \RAM1|ALT_INV_ram~620_combout\ $end
$var wire 1 59 \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 69 \RAM1|ALT_INV_ram~622_combout\ $end
$var wire 1 79 \processador|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 89 \RAM1|ALT_INV_ram~147_q\ $end
$var wire 1 99 \RAM1|ALT_INV_ram~611_combout\ $end
$var wire 1 :9 \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 ;9 \RAM1|ALT_INV_ram~283_q\ $end
$var wire 1 <9 \RAM1|ALT_INV_ram~355_q\ $end
$var wire 1 =9 \RAM1|ALT_INV_ram~634_combout\ $end
$var wire 1 >9 \RAM1|ALT_INV_ram~164_q\ $end
$var wire 1 ?9 \RAM1|ALT_INV_ram~196_q\ $end
$var wire 1 @9 \RAM1|ALT_INV_ram~635_combout\ $end
$var wire 1 A9 \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 B9 \RAM1|ALT_INV_ram~633_combout\ $end
$var wire 1 C9 \RAM1|ALT_INV_ram~515_q\ $end
$var wire 1 D9 \RAM1|ALT_INV_ram~636_combout\ $end
$var wire 1 E9 \RAM1|ALT_INV_ram~308_q\ $end
$var wire 1 F9 \RAM1|ALT_INV_ram~323_q\ $end
$var wire 1 G9 \RAM1|ALT_INV_ram~632_combout\ $end
$var wire 1 H9 \RAM1|ALT_INV_ram~180_q\ $end
$var wire 1 I9 \RAM1|ALT_INV_ram~404_q\ $end
$var wire 1 J9 \RAM1|ALT_INV_ram~626_combout\ $end
$var wire 1 K9 \RAM1|ALT_INV_ram~459_q\ $end
$var wire 1 L9 \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 M9 \RAM1|ALT_INV_ram~436_q\ $end
$var wire 1 N9 \RAM1|ALT_INV_ram~435_q\ $end
$var wire 1 O9 \RAM1|ALT_INV_ram~443_q\ $end
$var wire 1 P9 \RAM1|ALT_INV_ram~451_q\ $end
$var wire 1 Q9 \RAM1|ALT_INV_ram~499_q\ $end
$var wire 1 R9 \RAM1|ALT_INV_ram~637_combout\ $end
$var wire 1 S9 \RAM1|ALT_INV_ram~324_q\ $end
$var wire 1 T9 \RAM1|ALT_INV_ram~628_combout\ $end
$var wire 1 U9 \RAM1|ALT_INV_ram~420_q\ $end
$var wire 1 V9 \RAM1|ALT_INV_ram~331_q\ $end
$var wire 1 W9 \RAM1|ALT_INV_ram~244_q\ $end
$var wire 1 X9 \RAM1|ALT_INV_ram~260_q\ $end
$var wire 1 Y9 \RAM1|ALT_INV_ram~452_q\ $end
$var wire 1 Z9 \RAM1|ALT_INV_ram~638_combout\ $end
$var wire 1 [9 \RAM1|ALT_INV_ram~630_combout\ $end
$var wire 1 \9 \RAM1|ALT_INV_ram~292_q\ $end
$var wire 1 ]9 \RAM1|ALT_INV_ram~340_q\ $end
$var wire 1 ^9 \RAM1|ALT_INV_ram~307_q\ $end
$var wire 1 _9 \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 `9 \RAM1|ALT_INV_ram~372_q\ $end
$var wire 1 a9 \RAM1|ALT_INV_ram~276_q\ $end
$var wire 1 b9 \RAM1|ALT_INV_ram~468_q\ $end
$var wire 1 c9 \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 d9 \RAM1|ALT_INV_ram~629_combout\ $end
$var wire 1 e9 \RAM1|ALT_INV_ram~500_q\ $end
$var wire 1 f9 \RAM1|ALT_INV_ram~395_q\ $end
$var wire 1 g9 \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 h9 \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 i9 \RAM1|ALT_INV_ram~639_combout\ $end
$var wire 1 j9 \RAM1|ALT_INV_ram~356_q\ $end
$var wire 1 k9 \RAM1|ALT_INV_ram~315_q\ $end
$var wire 1 l9 \RAM1|ALT_INV_ram~228_q\ $end
$var wire 1 m9 \RAM1|ALT_INV_ram~388_q\ $end
$var wire 1 n9 \RAM1|ALT_INV_ram~484_q\ $end
$var wire 1 o9 \RAM1|ALT_INV_ram~627_combout\ $end
$var wire 1 p9 \RAM1|ALT_INV_ram~631_combout\ $end
$var wire 1 q9 \RAM1|ALT_INV_ram~625_combout\ $end
$var wire 1 r9 \RAM1|ALT_INV_ram~379_q\ $end
$var wire 1 s9 \processador|MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 t9 \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 u9 \RAM1|ALT_INV_ram~387_q\ $end
$var wire 1 v9 \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 w9 \RAM1|ALT_INV_ram~148_q\ $end
$var wire 1 x9 \RAM1|ALT_INV_ram~523_q\ $end
$var wire 1 y9 \RAM1|ALT_INV_ram~371_q\ $end
$var wire 1 z9 \RAM1|ALT_INV_ram~507_q\ $end
$var wire 1 {9 \RAM1|ALT_INV_ram~212_q\ $end
$var wire 1 |9 \RAM1|ALT_INV_ram~252_q\ $end
$var wire 1 }9 \RAM1|ALT_INV_ram~648_combout\ $end
$var wire 1 ~9 \RAM1|ALT_INV_ram~649_combout\ $end
$var wire 1 !: \RAM1|ALT_INV_ram~651_combout\ $end
$var wire 1 ": \RAM1|ALT_INV_ram~516_q\ $end
$var wire 1 #: \RAM1|ALT_INV_ram~641_combout\ $end
$var wire 1 $: \RAM1|ALT_INV_ram~476_q\ $end
$var wire 1 %: \RAM1|ALT_INV_ram~172_q\ $end
$var wire 1 &: \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 ': \RAM1|ALT_INV_ram~316_q\ $end
$var wire 1 (: \RAM1|ALT_INV_ram~300_q\ $end
$var wire 1 ): \RAM1|ALT_INV_ram~524_q\ $end
$var wire 1 *: \RAM1|ALT_INV_ram~652_combout\ $end
$var wire 1 +: \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 ,: \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 -: \RAM1|ALT_INV_ram~204_q\ $end
$var wire 1 .: \RAM1|ALT_INV_ram~492_q\ $end
$var wire 1 /: \RAM1|ALT_INV_ram~277_q\ $end
$var wire 1 0: \RAM1|ALT_INV_ram~364_q\ $end
$var wire 1 1: \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 2: \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 3: \RAM1|ALT_INV_ram~293_q\ $end
$var wire 1 4: \RAM1|ALT_INV_ram~642_combout\ $end
$var wire 1 5: \RAM1|ALT_INV_ram~650_combout\ $end
$var wire 1 6: \RAM1|ALT_INV_ram~268_q\ $end
$var wire 1 7: \RAM1|ALT_INV_ram~380_q\ $end
$var wire 1 8: \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 9: \RAM1|ALT_INV_ram~646_combout\ $end
$var wire 1 :: \RAM1|ALT_INV_ram~309_q\ $end
$var wire 1 ;: \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 <: \RAM1|ALT_INV_ram~412_q\ $end
$var wire 1 =: \RAM1|ALT_INV_ram~643_combout\ $end
$var wire 1 >: \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 ?: \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 @: \RAM1|ALT_INV_ram~357_q\ $end
$var wire 1 A: \RAM1|ALT_INV_ram~640_combout\ $end
$var wire 1 B: \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 C: \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 D: \RAM1|ALT_INV_ram~332_q\ $end
$var wire 1 E: \RAM1|ALT_INV_ram~156_q\ $end
$var wire 1 F: \RAM1|ALT_INV_ram~428_q\ $end
$var wire 1 G: \RAM1|ALT_INV_ram~653_combout\ $end
$var wire 1 H: \RAM1|ALT_INV_ram~654_combout\ $end
$var wire 1 I: \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 J: \RAM1|ALT_INV_ram~341_q\ $end
$var wire 1 K: \RAM1|ALT_INV_ram~655_combout\ $end
$var wire 1 L: \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 M: \RAM1|ALT_INV_ram~236_q\ $end
$var wire 1 N: \RAM1|ALT_INV_ram~325_q\ $end
$var wire 1 O: \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 P: \processador|MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 Q: \RAM1|ALT_INV_ram~460_q\ $end
$var wire 1 R: \RAM1|ALT_INV_ram~396_q\ $end
$var wire 1 S: \RAM1|ALT_INV_ram~508_q\ $end
$var wire 1 T: \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 U: \RAM1|ALT_INV_ram~188_q\ $end
$var wire 1 V: \RAM1|ALT_INV_ram~220_q\ $end
$var wire 1 W: \RAM1|ALT_INV_ram~645_combout\ $end
$var wire 1 X: \RAM1|ALT_INV_ram~284_q\ $end
$var wire 1 Y: \RAM1|ALT_INV_ram~348_q\ $end
$var wire 1 Z: \RAM1|ALT_INV_ram~644_combout\ $end
$var wire 1 [: \RAM1|ALT_INV_ram~647_combout\ $end
$var wire 1 \: \RAM1|ALT_INV_ram~444_q\ $end
$var wire 1 ]: \RAM1|ALT_INV_ram~197_q\ $end
$var wire 1 ^: \RAM1|ALT_INV_ram~149_q\ $end
$var wire 1 _: \RAM1|ALT_INV_ram~229_q\ $end
$var wire 1 `: \RAM1|ALT_INV_ram~485_q\ $end
$var wire 1 a: \RAM1|ALT_INV_ram~656_combout\ $end
$var wire 1 b: \RAM1|ALT_INV_ram~381_q\ $end
$var wire 1 c: \RAM1|ALT_INV_ram~365_q\ $end
$var wire 1 d: \RAM1|ALT_INV_ram~663_combout\ $end
$var wire 1 e: \RAM1|ALT_INV_ram~666_combout\ $end
$var wire 1 f: \RAM1|ALT_INV_ram~667_combout\ $end
$var wire 1 g: \RAM1|ALT_INV_ram~373_q\ $end
$var wire 1 h: \RAM1|ALT_INV_ram~501_q\ $end
$var wire 1 i: \RAM1|ALT_INV_ram~453_q\ $end
$var wire 1 j: \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 k: \RAM1|ALT_INV_ram~665_combout\ $end
$var wire 1 l: \RAM1|ALT_INV_ram~157_q\ $end
$var wire 1 m: \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 n: \RAM1|ALT_INV_ram~429_q\ $end
$var wire 1 o: \RAM1|ALT_INV_ram~285_q\ $end
$var wire 1 p: \RAM1|ALT_INV_ram~301_q\ $end
$var wire 1 q: \RAM1|ALT_INV_ram~668_combout\ $end
$var wire 1 r: \RAM1|ALT_INV_ram~189_q\ $end
$var wire 1 s: \RAM1|ALT_INV_ram~205_q\ $end
$var wire 1 t: \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 u: \RAM1|ALT_INV_ram~461_q\ $end
$var wire 1 v: \RAM1|ALT_INV_ram~517_q\ $end
$var wire 1 w: \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 x: \RAM1|ALT_INV_ram~213_q\ $end
$var wire 1 y: \RAM1|ALT_INV_ram~349_q\ $end
$var wire 1 z: \RAM1|ALT_INV_ram~661_combout\ $end
$var wire 1 {: \RAM1|ALT_INV_ram~469_q\ $end
$var wire 1 |: \RAM1|ALT_INV_ram~261_q\ $end
$var wire 1 }: \RAM1|ALT_INV_ram~221_q\ $end
$var wire 1 ~: \RAM1|ALT_INV_ram~664_combout\ $end
$var wire 1 !; \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 "; \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 #; \RAM1|ALT_INV_ram~660_combout\ $end
$var wire 1 $; \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 %; \RAM1|ALT_INV_ram~662_combout\ $end
$var wire 1 &; \RAM1|ALT_INV_ram~405_q\ $end
$var wire 1 '; \RAM1|ALT_INV_ram~413_q\ $end
$var wire 1 (; \RAM1|ALT_INV_ram~669_combout\ $end
$var wire 1 ); \RAM1|ALT_INV_ram~477_q\ $end
$var wire 1 *; \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 +; \RAM1|ALT_INV_ram~493_q\ $end
$var wire 1 ,; \RAM1|ALT_INV_ram~670_combout\ $end
$var wire 1 -; \RAM1|ALT_INV_ram~421_q\ $end
$var wire 1 .; \RAM1|ALT_INV_ram~245_q\ $end
$var wire 1 /; \RAM1|ALT_INV_ram~445_q\ $end
$var wire 1 0; \RAM1|ALT_INV_ram~237_q\ $end
$var wire 1 1; \RAM1|ALT_INV_ram~181_q\ $end
$var wire 1 2; \RAM1|ALT_INV_ram~173_q\ $end
$var wire 1 3; \RAM1|ALT_INV_ram~253_q\ $end
$var wire 1 4; \RAM1|ALT_INV_ram~389_q\ $end
$var wire 1 5; \RAM1|ALT_INV_ram~658_combout\ $end
$var wire 1 6; \RAM1|ALT_INV_ram~659_combout\ $end
$var wire 1 7; \RAM1|ALT_INV_ram~333_q\ $end
$var wire 1 8; \RAM1|ALT_INV_ram~509_q\ $end
$var wire 1 9; \RAM1|ALT_INV_ram~657_combout\ $end
$var wire 1 :; \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 ;; \RAM1|ALT_INV_ram~317_q\ $end
$var wire 1 <; \RAM1|ALT_INV_ram~397_q\ $end
$var wire 1 =; \RAM1|ALT_INV_ram~165_q\ $end
$var wire 1 >; \RAM1|ALT_INV_ram~437_q\ $end
$var wire 1 ?; \RAM1|ALT_INV_ram~671_combout\ $end
$var wire 1 @; \RAM1|ALT_INV_ram~214_q\ $end
$var wire 1 A; \RAM1|ALT_INV_ram~478_q\ $end
$var wire 1 B; \RAM1|ALT_INV_ram~677_combout\ $end
$var wire 1 C; \processador|MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 D; \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 E; \RAM1|ALT_INV_ram~294_q\ $end
$var wire 1 F; \RAM1|ALT_INV_ram~684_combout\ $end
$var wire 1 G; \RAM1|ALT_INV_ram~422_q\ $end
$var wire 1 H; \RAM1|ALT_INV_ram~174_q\ $end
$var wire 1 I; \RAM1|ALT_INV_ram~158_q\ $end
$var wire 1 J; \RAM1|ALT_INV_ram~278_q\ $end
$var wire 1 K; \RAM1|ALT_INV_ram~685_combout\ $end
$var wire 1 L; \RAM1|ALT_INV_ram~470_q\ $end
$var wire 1 M; \RAM1|ALT_INV_ram~673_combout\ $end
$var wire 1 N; \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 O; \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 P; \RAM1|ALT_INV_ram~350_q\ $end
$var wire 1 Q; \RAM1|ALT_INV_ram~406_q\ $end
$var wire 1 R; \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 S; \RAM1|ALT_INV_ram~374_q\ $end
$var wire 1 T; \RAM1|ALT_INV_ram~358_q\ $end
$var wire 1 U; \RAM1|ALT_INV_ram~166_q\ $end
$var wire 1 V; \RAM1|ALT_INV_ram~686_combout\ $end
$var wire 1 W; \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 X; \RAM1|ALT_INV_ram~525_q\ $end
$var wire 1 Y; \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 Z; \RAM1|ALT_INV_ram~190_q\ $end
$var wire 1 [; \RAM1|ALT_INV_ram~150_q\ $end
$var wire 1 \; \RAM1|ALT_INV_ram~269_q\ $end
$var wire 1 ]; \RAM1|ALT_INV_ram~318_q\ $end
$var wire 1 ^; \RAM1|ALT_INV_ram~310_q\ $end
$var wire 1 _; \RAM1|ALT_INV_ram~679_combout\ $end
$var wire 1 `; \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 a; \RAM1|ALT_INV_ram~681_combout\ $end
$var wire 1 b; \RAM1|ALT_INV_ram~678_combout\ $end
$var wire 1 c; \RAM1|ALT_INV_ram~502_q\ $end
$var wire 1 d; \RAM1|ALT_INV_ram~342_q\ $end
$var wire 1 e; \RAM1|ALT_INV_ram~254_q\ $end
$var wire 1 f; \RAM1|ALT_INV_ram~302_q\ $end
$var wire 1 g; \RAM1|ALT_INV_ram~430_q\ $end
$var wire 1 h; \RAM1|ALT_INV_ram~446_q\ $end
$var wire 1 i; \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 j; \RAM1|ALT_INV_ram~674_combout\ $end
$var wire 1 k; \RAM1|ALT_INV_ram~680_combout\ $end
$var wire 1 l; \RAM1|ALT_INV_ram~286_q\ $end
$var wire 1 m; \RAM1|ALT_INV_ram~246_q\ $end
$var wire 1 n; \RAM1|ALT_INV_ram~682_combout\ $end
$var wire 1 o; \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 p; \RAM1|ALT_INV_ram~510_q\ $end
$var wire 1 q; \RAM1|ALT_INV_ram~222_q\ $end
$var wire 1 r; \RAM1|ALT_INV_ram~182_q\ $end
$var wire 1 s; \RAM1|ALT_INV_ram~683_combout\ $end
$var wire 1 t; \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 u; \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 v; \RAM1|ALT_INV_ram~366_q\ $end
$var wire 1 w; \RAM1|ALT_INV_ram~438_q\ $end
$var wire 1 x; \RAM1|ALT_INV_ram~672_combout\ $end
$var wire 1 y; \RAM1|ALT_INV_ram~675_combout\ $end
$var wire 1 z; \RAM1|ALT_INV_ram~382_q\ $end
$var wire 1 {; \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 |; \RAM1|ALT_INV_ram~414_q\ $end
$var wire 1 }; \RAM1|ALT_INV_ram~676_combout\ $end
$var wire 1 ~; \RAM1|ALT_INV_ram~518_q\ $end
$var wire 1 !< \RAM1|ALT_INV_ram~398_q\ $end
$var wire 1 "< \ROM1|ALT_INV_memROM~127_combout\ $end
$var wire 1 #< \RAM1|ALT_INV_ram~230_q\ $end
$var wire 1 $< \ROM1|ALT_INV_memROM~148_combout\ $end
$var wire 1 %< \SW_0_7|ALT_INV_saida[3]~18_combout\ $end
$var wire 1 &< \RAM1|ALT_INV_ram~390_q\ $end
$var wire 1 '< \ROM1|ALT_INV_memROM~142_combout\ $end
$var wire 1 (< \ROM1|ALT_INV_memROM~153_combout\ $end
$var wire 1 )< \RAM1|ALT_INV_ram~693_combout\ $end
$var wire 1 *< \RAM1|ALT_INV_ram~270_q\ $end
$var wire 1 +< \ROM1|ALT_INV_memROM~112_combout\ $end
$var wire 1 ,< \ROM1|ALT_INV_memROM~124_combout\ $end
$var wire 1 -< \SW_0_7|ALT_INV_saida[4]~19_combout\ $end
$var wire 1 .< \RAM1|ALT_INV_ram~454_q\ $end
$var wire 1 /< \SW_0_7|ALT_INV_saida[5]~20_combout\ $end
$var wire 1 0< \ROM1|ALT_INV_memROM~143_combout\ $end
$var wire 1 1< \SW_0_7|ALT_INV_saida[6]~21_combout\ $end
$var wire 1 2< \SW_0_7|ALT_INV_saida[7]~22_combout\ $end
$var wire 1 3< \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 4< \RAM1|ALT_INV_ram~206_q\ $end
$var wire 1 5< \ROM1|ALT_INV_memROM~132_combout\ $end
$var wire 1 6< \RAM1|ALT_INV_ram~462_q\ $end
$var wire 1 7< \RAM1|ALT_INV_ram~198_q\ $end
$var wire 1 8< \RAM1|ALT_INV_ram~692_combout\ $end
$var wire 1 9< \logica_Seven_Seg|ALT_INV_comb~6_combout\ $end
$var wire 1 :< \RAM1|ALT_INV_ram~334_q\ $end
$var wire 1 ;< \ROM1|ALT_INV_memROM~117_combout\ $end
$var wire 1 << \ROM1|ALT_INV_memROM~133_combout\ $end
$var wire 1 =< \RAM1|ALT_INV_ram~691_combout\ $end
$var wire 1 >< \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 ?< \ROM1|ALT_INV_memROM~126_combout\ $end
$var wire 1 @< \SW_0_7|ALT_INV_saida[0]~13_combout\ $end
$var wire 1 A< \ROM1|ALT_INV_memROM~118_combout\ $end
$var wire 1 B< \ROM1|ALT_INV_memROM~134_combout\ $end
$var wire 1 C< \RAM1|ALT_INV_ram~688_combout\ $end
$var wire 1 D< \RAM1|ALT_INV_ram~326_q\ $end
$var wire 1 E< \RAM1|ALT_INV_ram~238_q\ $end
$var wire 1 F< \ROM1|ALT_INV_memROM~111_combout\ $end
$var wire 1 G< \processador|MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 H< \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 I< \RAM1|ALT_INV_ram~690_combout\ $end
$var wire 1 J< \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 K< \ROM1|ALT_INV_memROM~119_combout\ $end
$var wire 1 L< \ROM1|ALT_INV_memROM~140_combout\ $end
$var wire 1 M< \ROM1|ALT_INV_memROM~141_combout\ $end
$var wire 1 N< \RAM1|ALT_INV_ram~689_combout\ $end
$var wire 1 O< \RAM1|ALT_INV_ram~694_combout\ $end
$var wire 1 P< \ROM1|ALT_INV_memROM~135_combout\ $end
$var wire 1 Q< \RAM1|ALT_INV_ram~526_q\ $end
$var wire 1 R< \RAM1|ALT_INV_ram~486_q\ $end
$var wire 1 S< \RAM1|ALT_INV_ram~494_q\ $end
$var wire 1 T< \RAM1|ALT_INV_ram~262_q\ $end
$var wire 1 U< \ROM1|ALT_INV_memROM~125_combout\ $end
$var wire 1 V< \RAM1|ALT_INV_ram~687_combout\ $end
$var wire 1 W< \ROM1|ALT_INV_memROM~155_combout\ $end
$var wire 1 X< \RAM1|ALT_INV_ram~729_combout\ $end
$var wire 1 Y< \RAM1|ALT_INV_ram~721_combout\ $end
$var wire 1 Z< \RAM1|ALT_INV_ram~723_combout\ $end
$var wire 1 [< \RAM1|ALT_INV_ram~717_combout\ $end
$var wire 1 \< \RAM1|ALT_INV_ram~727_combout\ $end
$var wire 1 ]< \RAM1|ALT_INV_ram~731_combout\ $end
$var wire 1 ^< \RAM1|ALT_INV_ram~699_combout\ $end
$var wire 1 _< \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 `< \RAM1|ALT_INV_ram~733_combout\ $end
$var wire 1 a< \ROM1|ALT_INV_memROM~161_combout\ $end
$var wire 1 b< \RAM1|ALT_INV_ram~743_combout\ $end
$var wire 1 c< \ROM1|ALT_INV_memROM~154_combout\ $end
$var wire 1 d< \RAM1|ALT_INV_ram~695_combout\ $end
$var wire 1 e< \RAM1|ALT_INV_ram~745_combout\ $end
$var wire 1 f< \RAM1|ALT_INV_ram~725_combout\ $end
$var wire 1 g< \RAM1|ALT_INV_ram~705_combout\ $end
$var wire 1 h< \RAM1|ALT_INV_ram~735_combout\ $end
$var wire 1 i< \RAM1|ALT_INV_ram~747_combout\ $end
$var wire 1 j< \RAM1|ALT_INV_ram~709_combout\ $end
$var wire 1 k< \RAM1|ALT_INV_ram~703_combout\ $end
$var wire 1 l< \RAM1|ALT_INV_ram~737_combout\ $end
$var wire 1 m< \RAM1|ALT_INV_ram~697_combout\ $end
$var wire 1 n< \RAM1|ALT_INV_ram~741_combout\ $end
$var wire 1 o< \RAM1|ALT_INV_ram~707_combout\ $end
$var wire 1 p< \RAM1|ALT_INV_ram~713_combout\ $end
$var wire 1 q< \RAM1|ALT_INV_ram~711_combout\ $end
$var wire 1 r< \RAM1|ALT_INV_ram~701_combout\ $end
$var wire 1 s< \RAM1|ALT_INV_ram~715_combout\ $end
$var wire 1 t< \RAM1|ALT_INV_ram~739_combout\ $end
$var wire 1 u< \ROM1|ALT_INV_memROM~156_combout\ $end
$var wire 1 v< \RAM1|ALT_INV_ram~719_combout\ $end
$var wire 1 w< \RAM1|ALT_INV_ram~793_combout\ $end
$var wire 1 x< \RAM1|ALT_INV_ram~797_combout\ $end
$var wire 1 y< \RAM1|ALT_INV_ram~795_combout\ $end
$var wire 1 z< \RAM1|ALT_INV_ram~777_combout\ $end
$var wire 1 {< \RAM1|ALT_INV_ram~785_combout\ $end
$var wire 1 |< \RAM1|ALT_INV_ram~759_combout\ $end
$var wire 1 }< \RAM1|ALT_INV_ram~753_combout\ $end
$var wire 1 ~< \RAM1|ALT_INV_ram~771_combout\ $end
$var wire 1 != \RAM1|ALT_INV_ram~801_combout\ $end
$var wire 1 "= \RAM1|ALT_INV_ram~803_combout\ $end
$var wire 1 #= \RAM1|ALT_INV_ram~805_combout\ $end
$var wire 1 $= \RAM1|ALT_INV_ram~779_combout\ $end
$var wire 1 %= \RAM1|ALT_INV_ram~755_combout\ $end
$var wire 1 &= \RAM1|ALT_INV_ram~811_combout\ $end
$var wire 1 '= \RAM1|ALT_INV_ram~807_combout\ $end
$var wire 1 (= \RAM1|ALT_INV_ram~809_combout\ $end
$var wire 1 )= \RAM1|ALT_INV_ram~765_combout\ $end
$var wire 1 *= \RAM1|ALT_INV_ram~799_combout\ $end
$var wire 1 += \RAM1|ALT_INV_ram~751_combout\ $end
$var wire 1 ,= \RAM1|ALT_INV_ram~757_combout\ $end
$var wire 1 -= \RAM1|ALT_INV_ram~773_combout\ $end
$var wire 1 .= \RAM1|ALT_INV_ram~775_combout\ $end
$var wire 1 /= \RAM1|ALT_INV_ram~749_combout\ $end
$var wire 1 0= \RAM1|ALT_INV_ram~761_combout\ $end
$var wire 1 1= \RAM1|ALT_INV_ram~767_combout\ $end
$var wire 1 2= \RAM1|ALT_INV_ram~769_combout\ $end
$var wire 1 3= \RAM1|ALT_INV_ram~781_combout\ $end
$var wire 1 4= \RAM1|ALT_INV_ram~783_combout\ $end
$var wire 1 5= \RAM1|ALT_INV_ram~763_combout\ $end
$var wire 1 6= \RAM1|ALT_INV_ram~787_combout\ $end
$var wire 1 7= \RAM1|ALT_INV_ram~789_combout\ $end
$var wire 1 8= \RAM1|ALT_INV_ram~791_combout\ $end
$var wire 1 9= \ALT_INV_RESET_508~1_combout\ $end
$var wire 1 := \ROM1|ALT_INV_memROM~171_combout\ $end
$var wire 1 ;= \ALT_INV_RESET_508~0_combout\ $end
$var wire 1 <= \ALT_INV_RESET_508~2_combout\ $end
$var wire 1 == \RAM1|ALT_INV_ram~821_combout\ $end
$var wire 1 >= \ALT_INV_RESET_511~0_combout\ $end
$var wire 1 ?= \ROM1|ALT_INV_memROM~168_combout\ $end
$var wire 1 @= \SW_0_7|ALT_INV_saida[2]~25_combout\ $end
$var wire 1 A= \ROM1|ALT_INV_memROM~172_combout\ $end
$var wire 1 B= \ROM1|ALT_INV_memROM~178_combout\ $end
$var wire 1 C= \ROM1|ALT_INV_memROM~185_combout\ $end
$var wire 1 D= \RAM1|ALT_INV_ram~817_combout\ $end
$var wire 1 E= \RAM1|ALT_INV_ram~815_combout\ $end
$var wire 1 F= \ROM1|ALT_INV_memROM~163_combout\ $end
$var wire 1 G= \SW_0_7|ALT_INV_saida[1]~24_combout\ $end
$var wire 1 H= \ROM1|ALT_INV_memROM~188_combout\ $end
$var wire 1 I= \ROM1|ALT_INV_memROM~176_combout\ $end
$var wire 1 J= \gravar:detectorSub2|ALT_INV_saidaQ~q\ $end
$var wire 1 K= \gravar:detectorSub3|ALT_INV_saidaQ~q\ $end
$var wire 1 L= \ALT_INV_RESET_510~0_combout\ $end
$var wire 1 M= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~0_combout\ $end
$var wire 1 N= \ROM1|ALT_INV_memROM~181_combout\ $end
$var wire 1 O= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~1_combout\ $end
$var wire 1 P= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~2_combout\ $end
$var wire 1 Q= \ROM1|ALT_INV_memROM~183_combout\ $end
$var wire 1 R= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~3_combout\ $end
$var wire 1 S= \ROM1|ALT_INV_memROM~186_combout\ $end
$var wire 1 T= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~4_combout\ $end
$var wire 1 U= \ROM1|ALT_INV_memROM~166_combout\ $end
$var wire 1 V= \ROM1|ALT_INV_memROM~167_combout\ $end
$var wire 1 W= \ROM1|ALT_INV_memROM~174_combout\ $end
$var wire 1 X= \TIM_SEG_ACELERADO_INC|ALT_INV_tick~q\ $end
$var wire 1 Y= \ROM1|ALT_INV_memROM~182_combout\ $end
$var wire 1 Z= \TIM_SEG_NORMAL_INC|ALT_INV_Equal0~5_combout\ $end
$var wire 1 [= \RAM1|ALT_INV_ram~813_combout\ $end
$var wire 1 \= \SW_0_7|ALT_INV_saida[0]~23_combout\ $end
$var wire 1 ]= \ROM1|ALT_INV_memROM~164_combout\ $end
$var wire 1 ^= \ALT_INV_RESET_509~0_combout\ $end
$var wire 1 _= \ROM1|ALT_INV_memROM~180_combout\ $end
$var wire 1 `= \ROM1|ALT_INV_memROM~175_combout\ $end
$var wire 1 a= \ROM1|ALT_INV_memROM~177_combout\ $end
$var wire 1 b= \ROM1|ALT_INV_memROM~184_combout\ $end
$var wire 1 c= \ROM1|ALT_INV_memROM~187_combout\ $end
$var wire 1 d= \ROM1|ALT_INV_memROM~179_combout\ $end
$var wire 1 e= \ROM1|ALT_INV_memROM~173_combout\ $end
$var wire 1 f= \ROM1|ALT_INV_memROM~189_combout\ $end
$var wire 1 g= \TIM_SEG_NORMAL_INC|ALT_INV_tick~q\ $end
$var wire 1 h= \ROM1|ALT_INV_memROM~162_combout\ $end
$var wire 1 i= \gravar:detectorSub1|ALT_INV_saidaQ~q\ $end
$var wire 1 j= \ROM1|ALT_INV_memROM~165_combout\ $end
$var wire 1 k= \RAM1|ALT_INV_ram~819_combout\ $end
$var wire 1 l= \ROM1|ALT_INV_memROM~169_combout\ $end
$var wire 1 m= \ROM1|ALT_INV_memROM~170_combout\ $end
$var wire 1 n= \ROM1|ALT_INV_memROM~194_combout\ $end
$var wire 1 o= \SW_0_7|ALT_INV_saida[2]~29_combout\ $end
$var wire 1 p= \ROM1|ALT_INV_memROM~196_combout\ $end
$var wire 1 q= \processador|ULA1|ALT_INV_saida[0]~9_combout\ $end
$var wire 1 r= \SW_0_7|ALT_INV_saida[1]~28_combout\ $end
$var wire 1 s= \ROM1|ALT_INV_memROM~200_combout\ $end
$var wire 1 t= \ROM1|ALT_INV_memROM~195_combout\ $end
$var wire 1 u= \processador|ULA1|ALT_INV_saida[0]~8_combout\ $end
$var wire 1 v= \SW_0_7|ALT_INV_saida[0]~26_combout\ $end
$var wire 1 w= \SW_0_7|ALT_INV_saida[2]~30_combout\ $end
$var wire 1 x= \ROM1|ALT_INV_memROM~193_combout\ $end
$var wire 1 y= \ROM1|ALT_INV_memROM~198_combout\ $end
$var wire 1 z= \ROM1|ALT_INV_memROM~191_combout\ $end
$var wire 1 {= \SW_0_7|ALT_INV_saida[1]~27_combout\ $end
$var wire 1 |= \processador|FLAG_IGUAL|ALT_INV_DOUT~2_combout\ $end
$var wire 1 }= \ROM1|ALT_INV_memROM~192_combout\ $end
$var wire 1 ~= \TIM_SEG_ACELERADO_INC|ALT_INV_Equal0~2_combout\ $end
$var wire 1 !> \processador|FLAG_IGUAL|ALT_INV_DOUT~1_combout\ $end
$var wire 1 "> \TIM_SEG_ACELERADO_INC|ALT_INV_Equal0~0_combout\ $end
$var wire 1 #> \ROM1|ALT_INV_memROM~199_combout\ $end
$var wire 1 $> \TIM_SEG_ACELERADO_INC|ALT_INV_Equal0~1_combout\ $end
$var wire 1 %> \ROM1|ALT_INV_memROM~190_combout\ $end
$var wire 1 &> \ROM1|ALT_INV_memROM~197_combout\ $end
$var wire 1 '> \SW_9|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 (> \ALT_INV_SW[8]~input_o\ $end
$var wire 1 )> \ALT_INV_SW[4]~input_o\ $end
$var wire 1 *> \ALT_INV_SW[7]~input_o\ $end
$var wire 1 +> \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 ,> \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 -> \ALT_INV_SW[0]~input_o\ $end
$var wire 1 .> \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 /> \ALT_INV_SW[2]~input_o\ $end
$var wire 1 0> \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 1> \ALT_INV_SW[9]~input_o\ $end
$var wire 1 2> \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 3> \ALT_INV_SW[1]~input_o\ $end
$var wire 1 4> \ALT_INV_SW[3]~input_o\ $end
$var wire 1 5> \ALT_INV_SW[5]~input_o\ $end
$var wire 1 6> \ALT_INV_SW[6]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0$
1%
0,!
1-!
1.!
1/!
10!
11!
12!
13!
14!
0C!
1_!
z?"
z@"
zA"
zB"
zC"
zD"
zE"
zF"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
19#
1:#
0;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
1G#
0H#
0I#
0J#
1K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
1X#
0Y#
1Z#
1[#
0\#
1]#
0^#
1_#
1`#
1a#
1b#
0c#
0d#
1e#
1f#
1g#
0h#
0i#
0j#
0k#
0l#
1m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
1)&
1*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
1#'
1$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
1{'
1|'
0}'
1~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
1w(
1x(
0y(
1z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
1t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
1J*
0K*
0L*
0M*
0N*
1O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
1j*
0k*
0l*
0m*
0n*
1o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
1{*
0|*
0}*
0~*
0!+
1"+
0#+
1$+
0%+
0&+
0'+
0(+
1)+
0*+
1++
0,+
0-+
0.+
1/+
00+
11+
02+
03+
04+
15+
16+
17+
18+
09+
1:+
0;+
0<+
0=+
0>+
0?+
0@+
1A+
0B+
0C+
0D+
0E+
1F+
0G+
0H+
1I+
0J+
1K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
1S+
1T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
1_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
1i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
1s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
1%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
1},
1~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
1)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
1#.
1$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
1-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
1'/
1(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
11/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
1A/
0B/
1C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
1R/
0S/
1T/
1U/
1V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
1_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
1z/
0{/
0|/
0}/
1~/
0!0
0"0
0#0
0$0
1%0
0&0
1'0
0(0
0)0
1*0
0+0
0,0
1-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
1?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
1G0
1H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
1T0
1U0
0V0
1W0
0X0
0Y0
0Z0
0[0
0\0
0]0
1^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
1f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
1n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
1v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
1~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
1)1
0*1
0+1
0,1
0-1
0.1
0/1
001
111
1.2
182
192
1:2
1;2
1<2
0=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
013
123
133
143
153
163
173
083
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
0M3
1N3
1O3
1P3
1Q3
0R3
1S3
1T3
1U3
1V3
1W3
1X3
0Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
0h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
0|3
1}3
104
014
164
174
184
194
0:4
0;4
1E4
1F4
1G4
0H4
0I4
0J4
1K4
1L4
1M4
1N4
0O4
1P4
1Q4
0R4
1S4
0T4
0U4
1V4
0W4
1X4
1Y4
0Z4
1[4
1\4
1]4
1^4
0_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
0p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
0H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
0[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
0k5
0l5
1m5
0n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
0i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
0t7
1u7
1v7
1w7
1x7
1y7
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
1+8
1,8
1-8
1.8
1/8
108
118
128
138
148
158
168
178
188
198
1:8
1;8
1<8
1=8
1>8
1?8
1@8
1A8
1B8
1C8
1D8
1E8
1F8
1G8
1H8
1I8
1J8
1K8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1T8
1U8
1V8
1W8
1X8
1Y8
1Z8
1[8
1\8
1]8
1^8
1_8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1k8
1l8
1m8
1n8
1o8
1p8
1q8
1r8
1s8
1t8
1u8
1v8
1w8
1x8
1y8
1z8
1{8
1|8
1}8
1~8
1!9
1"9
1#9
1$9
1%9
1&9
1'9
1(9
1)9
1*9
1+9
1,9
1-9
1.9
1/9
109
119
129
139
149
159
169
079
189
199
1:9
1;9
1<9
1=9
1>9
1?9
1@9
1A9
1B9
1C9
1D9
1E9
1F9
1G9
1H9
1I9
1J9
1K9
1L9
1M9
1N9
1O9
1P9
1Q9
1R9
1S9
1T9
1U9
1V9
1W9
1X9
1Y9
1Z9
1[9
1\9
1]9
1^9
1_9
1`9
1a9
1b9
1c9
1d9
1e9
1f9
1g9
1h9
1i9
1j9
1k9
1l9
1m9
1n9
1o9
1p9
1q9
1r9
0s9
1t9
1u9
1v9
1w9
1x9
1y9
1z9
1{9
1|9
1}9
1~9
1!:
1":
1#:
1$:
1%:
1&:
1':
1(:
1):
1*:
1+:
1,:
1-:
1.:
1/:
10:
11:
12:
13:
14:
15:
16:
17:
18:
19:
1::
1;:
1<:
1=:
1>:
1?:
1@:
1A:
1B:
1C:
1D:
1E:
1F:
1G:
1H:
1I:
1J:
1K:
1L:
1M:
1N:
1O:
0P:
1Q:
1R:
1S:
1T:
1U:
1V:
1W:
1X:
1Y:
1Z:
1[:
1\:
1]:
1^:
1_:
1`:
1a:
1b:
1c:
1d:
1e:
1f:
1g:
1h:
1i:
1j:
1k:
1l:
1m:
1n:
1o:
1p:
1q:
1r:
1s:
1t:
1u:
1v:
1w:
1x:
1y:
1z:
1{:
1|:
1}:
1~:
1!;
1";
1#;
1$;
1%;
1&;
1';
1(;
1);
1*;
1+;
1,;
1-;
1.;
1/;
10;
11;
12;
13;
14;
15;
16;
17;
18;
19;
1:;
1;;
1<;
1=;
1>;
1?;
1@;
1A;
1B;
0C;
1D;
1E;
1F;
1G;
1H;
1I;
1J;
1K;
1L;
1M;
1N;
1O;
1P;
1Q;
1R;
1S;
1T;
1U;
1V;
1W;
1X;
1Y;
1Z;
1[;
1\;
1];
1^;
1_;
1`;
1a;
1b;
1c;
1d;
1e;
1f;
1g;
1h;
1i;
1j;
1k;
1l;
1m;
1n;
1o;
1p;
1q;
1r;
1s;
1t;
1u;
1v;
1w;
1x;
1y;
1z;
1{;
1|;
1};
1~;
1!<
1"<
1#<
1$<
0%<
1&<
1'<
1(<
1)<
1*<
1+<
1,<
0-<
1.<
0/<
10<
01<
02<
13<
14<
15<
16<
17<
18<
19<
1:<
1;<
0<<
1=<
1><
1?<
0@<
0A<
1B<
1C<
1D<
1E<
1F<
0G<
1H<
1I<
1J<
1K<
0L<
1M<
1N<
1O<
0P<
1Q<
1R<
1S<
1T<
1U<
1V<
1W<
1X<
1Y<
1Z<
1[<
1\<
1]<
1^<
1_<
1`<
0a<
1b<
0c<
0d<
1e<
1f<
1g<
1h<
1i<
1j<
1k<
1l<
1m<
1n<
1o<
1p<
1q<
1r<
1s<
1t<
1u<
1v<
1w<
1x<
1y<
1z<
1{<
1|<
1}<
1~<
1!=
1"=
1#=
1$=
1%=
1&=
1'=
1(=
1)=
1*=
1+=
1,=
1-=
1.=
1/=
10=
11=
12=
13=
14=
15=
16=
17=
18=
19=
1:=
1;=
1<=
1==
1>=
1?=
0@=
1A=
0B=
1C=
1D=
1E=
1F=
0G=
1H=
1I=
1J=
1K=
1L=
1M=
1N=
1O=
1P=
1Q=
0R=
1S=
1T=
1U=
1V=
1W=
1X=
1Y=
1Z=
1[=
0\=
1]=
1^=
0_=
1`=
1a=
1b=
1c=
1d=
1e=
1f=
1g=
1h=
1i=
1j=
1k=
1l=
1m=
1n=
0o=
1p=
0q=
1r=
1s=
1t=
0u=
0v=
1w=
1x=
1y=
1z=
0{=
1|=
1}=
1~=
1!>
0">
1#>
1$>
0%>
1&>
1'>
1(>
1)>
1*>
1+>
1,>
1->
1.>
1/>
00>
11>
12>
13>
14>
15>
16>
0P
0Q
0R
1S
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
1/2
102
112
122
132
142
152
162
172
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1x3
1y3
1z3
1{3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
124
134
144
154
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
0"
0#
1&
0'
0(
0)
0*
0+
0,
1-
0.
0/
00
01
02
03
14
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
zg
zh
zi
zj
zk
zl
zm
zn
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
zi!
zj!
zk!
zl!
zm!
zn!
zo!
zp!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
$end
#500000
0!
0S
04!
08!
0o*
0:#
10>
#1000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1#+
1*+
10+
1>1
0^2
0(3
0i=
0J=
0K=
072
0G#
1H#
0K#
1V#
1\#
0_#
1=+
1C+
0F+
0K+
0G0
1:/
0A/
1B/
0C/
1E/
1S/
0U/
1^/
0_/
1f/
1y/
0z/
0~/
0'0
1(0
1=0
1>0
1@0
1C0
01+
0++
0$+
0O*
1P*
0j*
0t)
1u)
0J*
1U4
064
1R4
084
094
1;4
0,3
043
183
1[5
1=2
1c<
0W<
1a<
0c=
0j3
114
0#>
1A<
0K<
0E3
1R3
1Y3
1L<
0`=
0a3
0w3
0b3
0f3
1">
1R=
1G"
1v)
1Q*
1#0
1E0
1A0
0V/
0H0
1G+
1?+
1L!
0E2
0>3
0<3
1%>
0V3
053
1w
1$0
1H+
1F0
0u3
0P3
0m#
1p#
06+
19+
1;+
0_+
0T+
1V+
1d<
0k<
1l5
0i2
0o2
1c"
1l"
1`+
0i+
1<+
1h!
1r!
0`2
1j+
0s+
1f
1#
0j2
1t+
0%,
0h2
1&,
0)-
0a2
1*-
0-.
0m2
1..
01/
0x2
12/
0g2
#1500000
0!
0S
04!
08!
0o*
0:#
10>
#2000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1W+
1=1
0>1
1^2
0]2
1(3
0'3
0+3
062
172
1G0
0:/
1A/
0B/
1C/
0E/
1<#
1>#
1F#
1G#
0H#
1K#
1R#
1U#
0V#
1^#
1_#
0`#
0=+
1@+
0A+
0C+
1M+
1O+
0#0
1;/
0R/
0S/
0T/
0^/
0f/
1k/
1w/
0y/
1z/
1|/
0%0
1&0
1)0
1+0
0-0
0=0
0C0
1\+
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0=2
0c<
1W<
0a<
1c=
0'<
0d=
0`4
0U4
164
0R4
0V4
0M4
184
0[4
0;4
1O4
1,3
003
113
143
0h=
0n=
1E2
1h3
1j3
1|3
1#>
1K<
0$<
0r3
1E3
0R3
0S3
1<<
0B<
0I=
0a=
1P<
1a3
1f3
0D3
0G"
1H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
1#0
0;/
09+
1]+
0;+
1_+
0E0
0A0
1{/
0$0
0G+
0?+
0a#
1W#
1H0
0L!
1K!
0B2
0E2
1,0
1P+
0/0
0S*
0x)
1i2
1o2
1>3
1<3
0F3
1V3
153
1I4
0^4
0w
1v
1Z"
1$0
100
0`+
1i+
1^+
0l2
0s2
1B2
0H+
1"0
0F0
1^!
1`2
0q2
000
1R+
1.0
0j+
1s+
1u3
0\3
1P3
1!!
092
0A2
1j2
16+
19+
0]+
1;+
0p#
1s#
0w(
0^+
1g+
1`+
0i+
1T+
0V+
0\+
0t+
1%,
0s#
1|$
0{'
0{*
1h+
1j+
0s+
0T+
1X+
0l5
0i2
0o2
1k<
0\<
1i6
1q2
0`2
1D3
1h2
0c"
1d"
0l"
0&,
1)-
0j+
0h+
1q+
1^+
0g+
1\<
0h<
1t7
1v=
0d2
0j2
1e"
1m"
09+
0;+
1a+
0<+
1t+
0%,
0h!
1g!
0r!
1a2
1j2
1d2
0q2
1k+
1h+
0q+
1r+
0*-
1-.
1f!
1q!
1i2
1o2
0h2
0f
1e
0#
0Z"
1&,
0)-
0d2
0t2
1m2
1d
1"
0..
11/
0r+
0^!
0a2
1*-
0-.
1x2
1t2
0!!
02/
0m2
1..
01/
1g2
0x2
12/
0g2
#2500000
0!
0S
04!
08!
0o*
0:#
10>
#3000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1d+
1n+
1>1
0^2
0(3
0k3
0Q3
072
0F#
0G#
1H#
1J#
0K#
1L#
1P#
0R#
0U#
0Z#
0\#
1=+
1C+
1F+
1K+
0G0
1:/
0A/
1B/
0C/
1E/
1R/
1W/
1_/
1y/
0z/
1'0
0*0
0+0
0>0
0?0
1I0
1M0
1p+
1f+
0O*
1P*
0t)
1u)
1`4
1U4
064
0Q4
1R4
0]4
0P4
1V4
1M4
1T4
194
0,3
043
083
0[5
1=2
1c<
0W<
1a<
0c=
0h3
0_3
0A<
0E3
1R3
0L<
1B=
1a=
1w3
1M3
0F<
0j=
0p3
0t3
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
0^+
1g+
0`+
1i+
0h+
1q+
1j+
1Z/
0H0
1G+
1?+
0W#
0M#
1L!
1E2
0,0
1/0
1S*
1x)
1q2
1`2
1d2
0j2
0z=
0V3
053
1^4
1W4
1w
1["
1\"
0$0
1r+
0j+
1s+
1h+
1l2
0B2
1H+
1[/
1]!
1\!
0t2
1j2
0d2
100
0.0
0t+
1%,
0u3
004
1~
1}
1A2
1h2
0|$
1$%
0#'
0r+
1{+
1t+
0%,
0X+
1Z+
0f+
0p+
0&,
1)-
1/$
0$%
1{'
1{*
0h+
1j+
1h<
0+=
179
1t2
0h2
1t3
1p3
1a2
1f"
1l"
0*-
1-.
1&,
0)-
1|+
0b<
1+=
0t7
0v=
1d2
0j2
0e"
1h+
0q+
0j+
1^+
0g+
1`+
0i+
1u+
1e!
1r!
1m2
0a2
0e2
0k+
1*-
0-.
0..
11/
0f!
0d2
1j2
0q2
0`2
1c
1#
0\"
0["
1j+
0s+
0h+
1r+
0{+
0m2
1x2
0d
02/
1..
01/
0\!
0]!
0j2
1d2
0t2
0|+
0t+
1g2
0x2
0~
0}
12/
1e2
1h2
0g2
#3500000
0!
0S
04!
08!
0o*
0:#
10>
#4000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
1]1
0q1
0p1
1o1
1e+
1y+
0=1
1<1
0>1
1^2
1]2
0\2
1(3
1'3
0&3
0^3
0:3
162
052
172
1G0
0:/
0?+
0G+
0/0
1</
0B/
1D/
0<#
0>#
0?#
0E#
1G#
0H#
0J#
1K#
0L#
0[#
0_#
1`#
0=+
0@+
1A+
0C+
0K+
0M+
0O+
1#0
0;/
0R/
1S/
1T/
1U/
0W/
0k/
1l/
1n/
0w/
1x/
0y/
1z/
0|/
0&0
0'0
1>0
1?0
0@0
1C0
1D0
0I0
0M0
1O0
1z+
1f+
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
0=2
153
1V3
1B2
1W<
0S=
1'<
1d=
1_=
1_4
0U4
164
1Q4
0R4
1]4
1Z4
1;4
0O4
1,3
103
013
143
1[5
1h=
1n=
0E2
1h3
0j3
0|3
014
1_3
1$<
0(<
0Q=
1r3
0C3
1E3
0R3
1S3
1B<
1L<
0w3
0M3
1b3
0f3
0O3
1F<
1j=
0U=
093
0t3
0">
0R=
0G"
1I"
0H"
0v)
1x)
0y)
1z)
0Q*
1S*
0T*
1U*
1/0
0</
1\/
0#0
0^+
1g+
0`+
1i+
0r+
1{+
1t+
1E0
0{/
0Z/
1$0
1B+
1M#
1I#
000
0H+
1H0
0L!
1J!
0K!
0B2
082
1E2
1P0
0P+
0\/
0U*
0z)
1q2
1`2
1t2
0h2
0>3
1F3
1z=
023
0W4
0L4
1u3
0w
0v
1u
1["
1]"
0$0
1]/
100
1|+
0j+
1s+
1h+
0v2
1s2
182
1X+
0Z+
1p+
0z+
1N#
0f#
1k#
0[/
0"0
1]!
1[!
0e2
1j2
0d2
0]/
0R+
1R0
0t+
1%,
0p3
193
074
1u=
0e4
104
1\3
1~
1|
0l"
192
0C2
1h2
1w(
1^+
0g+
1`+
1m#
0/$
1#'
1l#
1c#
0e#
0S+
0{+
0u+
0h+
1q+
1j+
0&,
1)-
0r!
0l#
1w*
1X0
0^0
1T+
0X+
0f+
0p+
0i6
0q2
0`2
0d<
1b<
079
0_<
0b4
1q=
1n5
1d2
0j2
1a2
0#
0d"
0f"
0]"
1\"
0*-
1-.
1r+
0|+
1h+
0q+
1_<
0'>
055
1t3
1p3
1k"
0m"
0T+
1k+
1#-
1'.
1+/
0g#
19+
1;+
0_+
0^+
1g+
0`+
0h+
1q+
0j+
0r+
1{+
1t+
0%,
1|+
1&,
0)-
1"-
1*-
0-.
1&.
0..
1*/
02/
1n#
0g!
0e!
0[!
1\!
1m2
0t2
1e2
0d2
1h+
0q+
1j+
0s+
1^+
0g+
1`+
0i+
1Y0
0n#
1r+
0{+
1..
1`!
0q!
1p4
0i2
0o2
1q2
1`2
1d2
1j2
1t2
0h2
0e2
0a2
0f2
0m2
0c2
1x2
0b2
1g2
0e
0c
1}
0|
0#-
0..
0*-
0&,
0|+
1!-
0r+
1{+
0h+
1q+
0`+
0d2
0j2
0q2
0`2
0t2
0x2
1^
0"
0\"
0["
0b"
0+/
0'.
1#-
1}+
1u+
0k+
0a+
1<+
0)&
0#'
0{'
0w(
06+
0},
0#.
0'/
1|+
0!-
0j+
1h+
0q+
0t+
1r+
0{+
1x2
1m2
1a2
1e2
1t2
1d2
1`2
1'.
1a+
1k+
0r+
1{+
0|+
1!-
0"-
1%.
0\!
0]!
0_!
1s9
179
1t7
1i6
1l5
1P:
1C;
1G<
0e2
1j2
0d2
1h2
0t2
0a+
0}+
0#-
0'.
1|+
0!-
1r+
0{+
1"-
0%.
1t2
1e2
1f2
0~
0}
0%
0k+
0u+
0&.
1)/
0"-
1%.
0|+
1!-
0e2
0t2
0f2
1&.
0)/
1|+
0!-
1"-
0%.
1c2
1f2
1e2
0"-
1%.
0&.
1)/
0*/
0c2
0e2
0f2
1&.
0)/
1"-
0%.
1*/
1f2
1c2
1b2
0*/
0&.
1)/
0c2
0f2
0b2
1&.
0)/
1*/
1b2
1c2
0*/
0c2
0b2
1*/
1b2
0b2
#4500000
0!
0S
04!
08!
0o*
0:#
10>
#5000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0G#
1H#
1J#
0K#
1V#
1Z#
1\#
1_#
1=+
1C+
0F+
1N+
0G0
1:/
0D/
0S/
0U/
1V/
1^/
0_/
1f/
0x/
1y/
0z/
1|/
1}/
1%0
0(0
0)0
1*0
1=0
1@0
0C0
1Q0
0O*
1P*
0j*
0t)
1u)
0J*
1U4
064
0Q4
1R4
084
0T4
094
0;4
0,3
043
183
0F=
1=2
1S=
1j3
114
0%>
0#>
1A<
0K<
1C3
0E3
1R3
0S3
0U3
0<<
1`=
1I=
0B=
0a3
0b3
1f3
0s=
1">
1R=
1G"
1v)
1Q*
1#0
0E0
1A0
1!0
0H0
0M#
1L!
0E2
1>3
0<3
0[3
1W4
1w
1$0
1F0
0P3
0m#
1p#
0Y0
1d<
0k<
1c"
1h!
1f
#5500000
0!
0S
04!
08!
0o*
0:#
10>
#6000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1=1
0>1
1^2
0]2
1(3
0'3
062
172
1G0
0:/
1D/
0V/
1<#
0H#
0J#
0P#
1Q#
0V#
0Z#
0\#
0^#
0_#
0`#
0=+
1@+
0A+
0C+
0I+
1K+
1L+
0N+
0#0
1;/
1R/
0T/
0^/
0f/
0l/
1m/
0n/
1w/
1x/
0y/
0}/
1~/
0%0
1&0
1'0
1)0
0*0
0=0
0>0
0?0
0@0
1B0
0D0
1N0
0Q0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0=2
0S=
1%>
0'<
164
1Q4
1P4
0X4
184
1T4
194
1[4
1;4
1O4
1,3
003
113
143
1H5
0[5
0t=
1F=
1E2
0h3
1|3
1#>
1K<
1(<
0}=
1Q=
0r3
0C3
1E3
1U3
0Y3
1<<
0B<
0L<
0I=
1B=
1a3
1w3
1M3
1b3
0c3
1O3
0V=
1s=
0G"
1H"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0/0
1</
1#0
0;/
0A0
0!0
1{/
0$0
0B+
1a#
1M#
1H0
0L!
1K!
1B2
0E2
1/0
0</
1\/
1U*
1S*
0T*
1z)
1x)
0y)
1<3
1[3
0F3
123
0I4
0W4
0w
1v
1$0
000
0B2
082
1"0
0F0
0z)
0U*
0\/
1]/
100
0\3
1P3
182
0]/
0p#
1s#
1k<
0\<
0c"
1d"
0h!
1g!
0f
1e
#6500000
0!
0S
04!
08!
0o*
0:#
10>
#7000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
1G#
1H#
1J#
1K#
1R#
1\#
1_#
1=+
1C+
1F+
0K+
0G0
1:/
0D/
0R/
1_/
1q/
0w/
0x/
0|/
0~/
0&0
0)0
1>0
0B0
1C0
1I0
0O*
1P*
0t)
1u)
0U4
064
0Q4
0R4
0V4
094
0;4
0,3
043
083
1[5
1=2
1S=
1h3
0A<
0r2
1r3
1C3
1S3
1Y3
1B<
1I=
0w3
1c3
0f3
0F<
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
1E0
0{/
1s/
0H0
0M#
1L!
1E2
0/0
1</
0S*
1T*
0x)
1y)
0>3
1F3
0:2
1W4
1w
0$0
1B2
0s#
1J$
0|'
1}'
0x(
1y(
1o0
0"0
1z)
1U*
1\/
000
1\<
08=
1o=
0w=
1{=
0r=
1\3
082
1h"
1]/
1D$
0J$
1t*
0o0
1c!
0|<
18=
0y5
1a
0d"
1_0
0g!
0e
#7500000
0!
0S
04!
08!
0o*
0:#
10>
#8000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
0]1
1\1
0q1
0p1
0o1
1n1
1;1
0=1
0<1
0>1
1^2
1]2
1\2
0[2
1(3
1'3
1&3
0%3
042
162
152
172
1G0
0:/
0q/
1?+
1G+
1/0
0</
1A+
1I+
1K+
0L+
1#0
0;/
0<#
0G#
0H#
0K#
0Q#
0R#
1T#
1Z#
1[#
0\#
1`#
0C+
0F+
0\/
1=/
1D/
0E/
1R/
1U/
0_/
1`/
1l/
1o/
1p/
1}/
1~/
1&0
1*0
1=0
0>0
1@0
1B0
0C0
0U*
1V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0z)
1{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
0=2
1r2
053
0V3
0B2
013
0H5
0[5
1t=
0E2
1'<
1U4
164
1R4
1X4
1V4
0S4
0T4
0Z4
194
0O4
143
183
182
0S=
1c=
0h3
014
1A<
0,<
0(<
0C=
0b=
0U3
0Y3
0B<
0B=
0a3
1w3
0b3
0c3
1f3
0">
0R=
0G"
0I"
0H"
1J"
0v)
0x)
1z)
0{)
1|)
0Q*
0S*
1U*
0V*
1W*
1>/
0/0
1\/
0=/
0#0
0E0
1A0
1!0
1V/
0]/
0G+
1$0
100
1H+
0s/
1H0
0L!
0J!
0K!
1I!
0>2
1B2
082
1E2
1q/
0>/
0W*
0|)
1>3
0<3
0[3
0%>
1V3
0u3
1:2
0w
0v
0u
1t
0$0
1]/
000
1@/
0r2
1>2
1m#
0D$
1|'
0}'
1x(
0y(
0t*
1Y0
1\+
0H+
1F0
0@/
1s/
0d<
1|<
0o=
1w=
0{=
1r=
1y5
0D3
1u3
0P3
0h"
1l"
0:2
0m#
1p#
0Y0
0\+
09+
1]+
0;+
1_+
1Z0
0_0
0c!
1r!
0p#
1Q$
0x(
1y(
0Z0
1g0
1d<
0k<
1D3
1i2
1o2
0a
1#
1c"
0l"
1Z"
1`+
0^+
1g+
1k<
01=
1{=
0r=
1h"
19+
0]+
1;+
0_+
0<+
1h!
0r!
1^!
0`2
1q2
0h+
1q+
1c!
0i2
0o2
1f
0#
1!!
0Z"
1a+
0`+
1^+
0g+
1d2
1a
1<+
0r+
1{+
0^!
1`2
0q2
1h+
0q+
1t2
0!!
0a+
0|+
1!-
0d2
1r+
0{+
1e2
0"-
1%.
0t2
1|+
0!-
1f2
0&.
1)/
0e2
1"-
0%.
1c2
0*/
0f2
1&.
0)/
1b2
0c2
1*/
0b2
#8500000
0!
0S
04!
08!
0o*
0:#
10>
#9000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
1H#
1P#
1Q#
0T#
1V#
0Z#
0[#
1\#
1^#
0_#
1F+
0K+
0G0
1:/
1B/
0D/
0R/
1Y/
0`/
1f/
1w/
0'0
1(0
0*0
0=0
1>0
0B0
1C0
0I0
0N0
0O*
1P*
0j*
0t)
1u)
0J*
064
0P4
0X4
1S4
084
1T4
1Z4
094
0[4
1;4
083
1[5
1=2
0W<
1S=
1h3
0}3
1,<
0K<
0r3
1L<
0`=
1B=
1a3
0w3
1c3
0f3
1F<
1V=
1">
1R=
1G"
1v)
1Q*
1#0
1E0
0A0
1{/
0H0
0a#
1L!
0E2
0>3
1<3
0F3
1I4
1w
1$0
1"0
0F0
0\3
1P3
0|'
1}'
1J$
0Q$
0g0
1o0
1o=
0w=
08=
11=
0c"
1d"
0h!
1g!
0f
1e
#9500000
0!
0S
04!
08!
0o*
0:#
10>
#10000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1=1
0>1
1^2
0]2
1(3
0'3
062
172
1T#
1G0
0:/
0B/
1D/
1<#
1G#
0H#
0J#
1L#
0Q#
0V#
0\#
0`#
0=+
0@+
0A+
1D+
0F+
1M+
1O+
0#0
1;/
0U/
0Y/
1_/
0f/
0l/
1n/
0o/
1r/
1x/
1|/
0}/
0~/
1%0
0&0
1'0
1)0
1*0
1-0
1=0
1?0
0@0
1B0
0C0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0S4
0=2
1W<
0S=
0'<
0U4
164
1Q4
0]4
1X4
184
194
1O4
1,3
103
113
063
183
0h=
0n=
1E2
114
1}3
0A<
1K<
1(<
0Q=
1C=
0p=
0C3
0S3
1U3
1Y3
0<<
1B<
0L<
0I=
0B=
0P<
0a3
0M3
1b3
0c3
1f3
0G"
1H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
1#0
0;/
0E0
1A0
0!0
0V/
0$0
0?+
1M#
1H0
0L!
1K!
0B2
0E2
0/0
0S*
0x)
1>3
0<3
1[3
1%>
153
0W4
0w
1v
1$0
100
1B2
1F0
000
0P3
0J$
1W$
1|'
0}'
0o0
1w0
18=
0w<
0o=
1w=
1c"
1h!
1f
#10500000
0!
0S
04!
08!
0o*
0:#
10>
#11000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0G#
1H#
1J#
0L#
0T#
1Z#
1_#
1=+
0D+
1K+
0G0
1:/
1B/
0D/
1S/
0_/
1`/
0w/
0x/
1y/
0|/
1~/
0*0
1+0
0=0
0?0
1@0
1C0
1J0
1Q0
0O*
1P*
0t)
1u)
1U4
064
0Q4
1]4
1S4
0T4
0;4
0,3
163
0[5
1=2
0W<
1S=
0j3
1A<
0,<
1r3
1C3
0E3
1S3
0Y3
1B=
0a=
1a3
1M3
0b3
0f3
0+<
0s=
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
1E0
0A0
0{/
0H0
1?+
0M#
1L!
1E2
1,0
1/0
1S*
1x)
0>3
1<3
1F3
053
1W4
1w
0$0
0l2
0B2
0"0
0F0
100
1.0
1\3
1P3
0A2
0|'
1}'
1D$
0W$
1t*
0w0
0D$
1P%
1x(
0y(
1p*
0w*
0{*
0X0
1!1
1o=
0w=
0|<
1w<
0y5
0c"
0d"
1|<
00=
0{=
1r=
0;=
1'>
1v=
155
09<
1e"
1_0
0h!
0g!
1"1
0_0
1f!
0f
0e
1d
#11500000
0!
0S
04!
08!
0o*
0:#
10>
#12000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
1]1
0q1
0p1
1o1
0=1
1<1
0>1
1^2
1]2
0\2
1(3
1'3
0&3
162
052
172
1G0
0:/
1T#
0?+
0/0
1</
1A/
0B/
1D/
120
0<#
0H#
0J#
1L#
0P#
1Q#
0Z#
0^#
1`#
1@+
1A+
0K+
0M+
0O+
1#0
0;/
0S/
1U/
0m/
0n/
0r/
1x/
1z/
1|/
1}/
0-0
1=0
0>0
0@0
0B0
1D0
1I0
0J0
1N0
0Q0
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
0=2
0S4
153
1B2
0c<
1W<
0S=
0?<
1'<
164
1Q4
0]4
1P4
0X4
1T4
1[4
0O4
003
013
1[5
1h=
1n=
0E2
1j3
014
1}=
1Q=
1p=
0C3
0R3
0S3
0U3
1P<
0a3
1w3
1b3
1c3
0O3
0F<
1+<
0V=
1s=
0">
0R=
0G"
1I"
0H"
0v)
1x)
0y)
0z)
1{)
0Q*
1S*
0T*
0U*
1V*
1/0
0</
0\/
1=/
0#0
1A0
1!0
1$0
1a#
1M#
000
1H0
0L!
1J!
0K!
0B2
182
1E2
1>/
1\/
0=/
1W*
1U*
0V*
1|)
1z)
0{)
0<3
0[3
0I4
0W4
0w
0v
1u
0$0
0]/
100
0>2
082
1F0
0|)
0W*
0>/
1]/
1@/
0P3
1>2
0@/
0P%
1S%
1|'
0}'
0t*
1*1
10=
02=
0o=
1w=
1y5
1c"
0"1
1h!
1f
#12500000
0!
0S
04!
08!
0o*
0:#
10>
#13000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
1G#
1H#
0L#
0T#
1V#
1Z#
1\#
0_#
1F+
1N+
0G0
1:/
0A/
1B/
0D/
1E/
1R/
0`/
1f/
0q/
0y/
0z/
0|/
0}/
0~/
0%0
0'0
0(0
0+0
1-0
0=0
1B0
0C0
0I0
1M0
0O0
0O*
1P*
0j*
0t)
1u)
0J*
0U4
064
1]4
1S4
084
0T4
094
1;4
083
0F=
1=2
1c<
0W<
1S=
0c=
0h3
1,<
0K<
1r2
1E3
1R3
1S3
1U3
1Y3
1<<
1L<
1`=
1a=
0P<
1a3
0c3
1f3
1F<
0j=
1U=
1">
1R=
1G"
1v)
1Q*
1#0
0E0
0A0
0!0
0s/
0H0
1L!
0E2
0P0
0,0
1>3
1<3
1[3
1:2
1w
1$0
1v2
1l2
1(%
0S%
0*1
0F0
0.0
0R0
0g<
12=
1P3
0h"
1A2
1C2
1y$
0(%
0c!
1l#
1^0
1m#
0y$
0p*
1{*
0!1
0m<
1g<
0a
0c"
0_<
0d<
1m<
1;=
0v=
19<
0k"
0e"
0h!
1n#
0`!
0f!
0f
0d
0^
1b"
1_!
1%
#13500000
0!
0S
04!
08!
0o*
0:#
10>
#14000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1=1
0>1
1^2
0]2
1(3
0'3
062
172
1T#
1G0
0:/
1A/
0B/
1D/
0E/
1q/
1;#
1<#
1>#
1?#
0G#
0H#
1L#
0Q#
0V#
0Z#
1[#
0\#
0`#
0=+
0@+
0A+
1D+
0F+
0I+
1K+
1L+
0N+
0#0
1;/
0R/
0U/
1_/
0f/
1n/
1o/
0p/
0x/
1z/
1|/
1'0
1=0
1C0
0D0
1I0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0S4
0=2
0c<
1W<
0S=
1c=
0r2
0M<
0'<
0d=
0_=
1U4
164
0]4
1X4
184
1T4
0Z4
194
1O4
1,3
103
113
063
183
1H5
0[5
0t=
1F=
1E2
1h3
114
0A<
1K<
0Q=
0C=
1b=
1C3
0R3
0S3
0L<
0a3
0f3
1O3
0F<
0G"
1H"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0/0
1</
1#0
0;/
1E0
1A0
0$0
1s/
1H0
0L!
1K!
1B2
0E2
0q/
1/0
0</
0\/
1=/
0U*
1V*
1S*
0T*
0z)
1{)
1x)
0y)
0>3
0<3
0:2
0w
1v
1$0
000
1r2
0B2
182
0m#
1D$
0|'
1}'
0x(
1y(
1t*
1F0
1z)
0{)
1|)
1U*
0V*
1W*
1>/
1\/
0=/
0]/
100
0s/
1d<
0|<
1o=
0w=
1{=
0r=
0y5
0P3
0>2
082
1h"
0>/
0W*
0|)
1:2
1]/
1@/
0D$
1Q$
1|'
0}'
0t*
1E$
0n#
1c!
1>2
1p#
0Q$
1x(
0y(
1|<
01=
0o=
1w=
1y5
1a
1c"
0@/
0k<
11=
0{=
1r=
0h"
1R$
0E$
1h!
0R$
1q#
0c!
1f
0a
#14500000
0!
0S
04!
08!
0o*
0:#
10>
#15000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
1H#
1J#
0L#
1Q#
0T#
0[#
1^#
1_#
1=+
0D+
0K+
0G0
1:/
0A/
1B/
0D/
1E/
0_/
1`/
1w/
0z/
0|/
1}/
0'0
0)0
0=0
1@0
0C0
0I0
0M0
0N0
0O*
1P*
0t)
1u)
064
0Q4
1]4
0X4
1S4
1Z4
0[4
0;4
0,3
163
1[5
1=2
1c<
0W<
1S=
0c=
1A<
0,<
0r3
1R3
1S3
0U3
1L<
1I=
1a3
0b3
1f3
1F<
1j=
1V=
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
0E0
0A0
1!0
1{/
0H0
0a#
0M#
1L!
1E2
0/0
1</
0S*
1T*
0x)
1y)
1>3
1<3
0[3
0F3
1I4
1W4
1w
0$0
1B2
1"0
0F0
0z)
1{)
0U*
1V*
0\/
1=/
000
0\3
1P3
182
1>/
1W*
1|)
0]/
0p#
1s#
0>2
1k<
0\<
0c"
1d"
1@/
1t#
0q#
0h!
1g!
0f
1e
#15500000
0!
0S
04!
08!
0o*
0:#
10>
#16000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
0]1
0\1
1[1
0q1
0p1
0o1
0n1
1m1
1:1
0;1
0=1
0<1
0>1
1^2
1]2
1\2
1[2
0Z2
1(3
1'3
1&3
1%3
0$3
032
142
162
152
172
1G0
0:/
1/0
0</
1I+
1K+
0L+
1#0
0;/
0=+
1\/
0=/
1%0
1'0
1*0
0;#
0<#
1=#
0>#
0?#
1F#
1G#
0H#
0J#
1L#
0Q#
1T#
1U#
1Z#
1`#
1P+
0>/
1L/
1A/
0B/
0E/
1R/
1Y/
0`/
0o/
1x/
1z/
1~/
020
1=0
1?0
0@0
0B0
1C0
0W*
1X*
1U*
0V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0|)
1})
1z)
0{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
0=2
0B2
0H5
0[5
1t=
0E2
1,3
082
0<<
0L<
0B=
1M<
1'<
0y=
1d=
1_=
0`4
0U4
164
1Q4
0]4
1X4
0S4
0M4
0T4
0O4
0s2
1>2
0c<
1W<
1c=
0h3
0}3
1,<
1C=
0C3
0R3
0Y3
1?<
0a3
0M3
1b3
1c3
0f3
0">
0R=
0G"
0I"
0H"
0J"
1K"
0v)
0x)
0z)
1|)
0})
1~)
0Q*
0S*
0U*
1W*
0X*
1Y*
1t/
1>/
0L/
0/0
0\/
0#0
1E0
1A0
0@/
1W#
1M#
1]/
1$0
0P+
1R+
100
1H0
0L!
0J!
0K!
0I!
1H!
0;2
0>2
1B2
182
1E2
0t/
0Y*
0~)
0>3
0<3
0^4
0W4
1s2
092
0w
0v
0u
0t
1s
0$0
0]/
000
1@/
1u/
1;2
1f+
1p+
0R+
1F0
0u/
0t3
0p3
192
0P3
1m"
0s#
1v#
0f+
0p+
0h+
1q+
1j+
0^+
1g+
1`+
1q!
1\<
0X<
1t3
1p3
1d2
0j2
1q2
0`2
1"
1c"
0m"
1\"
1["
1h+
0r+
1{+
0h+
0j+
1k+
1^+
0g+
0`+
1a+
1w#
0t#
1h!
0q!
1\!
1]!
0d2
1t2
0|+
1!-
1d2
1j2
0q2
1`2
1f
0"
1~
1}
0\"
0["
1h+
0q+
1e2
0a+
0k+
0"-
1%.
0\!
0]!
0d2
1r+
0{+
1f2
0~
0}
0&.
1)/
0t2
1|+
0!-
1c2
0*/
0e2
1"-
0%.
1b2
0f2
1&.
0)/
0c2
1*/
0b2
#16500000
0!
0S
04!
08!
0o*
0:#
10>
#17000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0F#
0G#
1H#
0L#
1Q#
0T#
0U#
1V#
0Z#
0^#
0_#
1=+
1E+
0K+
0G0
1:/
0A/
1B/
1I/
0R/
0Y/
1_/
1`/
1f/
0w/
0x/
1|/
0}/
0~/
0'0
1(0
0=0
1@0
0C0
0O*
1P*
0j*
0t)
1u)
0J*
1`4
1U4
064
1]4
0X4
1S4
1M4
084
1T4
1[4
1;4
0,3
073
1[5
1=2
1c<
0W<
0u<
1h3
1}3
0A<
0,<
0K<
1r3
1C3
0S3
1U3
1Y3
1L<
0`=
1a3
0b3
1f3
1">
1R=
1G"
1v)
1Q*
1#0
0E0
0A0
1,0
0!0
0{/
0H0
1a#
0W#
1L!
0E2
1>3
1<3
0l2
1[3
1F3
0I4
1^4
1w
1$0
0"0
1.0
0F0
1\3
0A2
1P3
1p*
0{*
0v#
1y$
0;=
1v=
1X<
0m<
0c"
1e"
0d"
1z$
0w#
0h!
1f!
0g!
0f
0e
1d
#17500000
0!
0S
04!
08!
0o*
0:#
10>
#18000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1=1
0>1
1^2
0]2
1(3
0'3
062
172
1T#
1G0
0:/
1A/
0B/
0I/
1;#
1<#
0=#
1G#
0H#
1L#
0Q#
0V#
1Z#
1^#
0`#
0=+
1@+
1M+
1O+
0#0
1;/
1X/
0_/
0f/
0%0
1&0
1)0
1+0
0-0
1=0
1>0
0@0
1B0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0S4
0=2
0c<
1W<
1u<
0M<
0'<
1y=
0U4
164
0]4
1X4
184
0T4
0[4
1O4
1,3
003
0h=
0n=
1E2
0g3
1A<
1K<
1<<
0B<
0I=
0a=
1P<
0a3
0w3
1b3
0c3
0G"
1H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
1#0
0;/
1A0
0$0
0a#
1H0
0L!
1K!
0B2
0E2
0/0
0S*
0x)
0<3
1I4
0w
1v
1$0
100
1B2
1F0
000
0P3
0y$
1(%
1m<
0g<
1c"
1)%
0z$
1h!
1f
#18500000
0!
0S
04!
08!
0o*
0:#
10>
#19000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0G#
1H#
0L#
0T#
0Z#
0^#
1_#
1=+
0E+
1K+
0G0
1:/
0A/
1B/
1I/
1R/
0X/
1Y/
0`/
1w/
1y/
0z/
0|/
1~/
1'0
0*0
0+0
0=0
0>0
1@0
1C0
1I0
1M0
0O*
1P*
0t)
1u)
1U4
064
1]4
1S4
1T4
1[4
0;4
0,3
173
0[5
1=2
1c<
0W<
0u<
0h3
1g3
0}3
1,<
0r3
0E3
1R3
1S3
0Y3
0L<
1B=
1a=
1a3
1w3
0b3
0f3
0F<
0j=
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
1E0
0A0
1{/
0H0
1a#
1L!
1E2
1/0
1S*
1x)
0>3
1<3
0F3
0I4
1w
0$0
0B2
1"0
0F0
100
0\3
1P3
1|$
0(%
0h<
1g<
0c"
1d"
0)%
1}$
0h!
1g!
0f
1e
#19500000
0!
0S
04!
08!
0o*
0:#
10>
#20000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
1]1
0q1
0p1
1o1
0=1
1<1
0>1
1^2
1]2
0\2
1(3
1'3
0&3
162
052
172
1G0
0:/
1T#
0/0
1</
1A/
0B/
0;#
0<#
1F#
0H#
1K#
1L#
1Q#
1R#
1U#
1\#
1^#
1`#
0=+
0@+
0K+
0M+
0O+
1#0
0;/
1S/
1k/
0n/
1|/
0~/
0&0
0'0
1=0
1>0
0?0
0@0
0B0
0C0
1D0
0I0
0M0
1O0
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
0=2
0S4
1B2
0c<
1W<
1M<
1'<
0`4
164
0R4
0]4
0X4
0V4
0M4
094
0[4
0O4
1,3
103
1[5
1h=
1n=
0E2
0j3
0$<
1Q=
0S3
1Y3
1B<
1L<
0a3
0w3
1M3
1b3
1c3
1f3
0O3
1F<
1j=
0U=
0">
0R=
0G"
1I"
0H"
0v)
1x)
0y)
1z)
0Q*
1S*
0T*
1U*
1/0
0</
1\/
0#0
0E0
1A0
1$0
0a#
1W#
000
1H0
0L!
1J!
0K!
0B2
082
1E2
0\/
0U*
0z)
1>3
0<3
1I4
0^4
0w
0v
1u
0$0
1]/
100
182
1F0
0]/
0P3
0|$
1+%
1h<
0l<
1c"
1,%
0}$
1h!
1f
#20500000
0!
0S
04!
08!
0o*
0:#
10>
#21000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0F#
1G#
1H#
0K#
0L#
0R#
0T#
0U#
1V#
1Z#
0\#
0_#
1=+
1E+
1N+
0G0
1:/
0A/
1B/
1E/
0I/
0S/
1W/
0Y/
1_/
1`/
1f/
0w/
0y/
1}/
1~/
1%0
0(0
0)0
1*0
0=0
0>0
1B0
1C0
1Q0
0O*
1P*
0j*
0t)
1u)
0J*
1`4
0U4
064
1R4
1]4
1V4
1S4
1M4
084
0T4
194
1;4
0,3
073
0F=
1=2
1c<
0W<
0c=
1u<
1j3
0_3
1}3
0A<
0,<
0K<
1r3
1E3
0U3
0Y3
0<<
1`=
1I=
0B=
1a3
1w3
0c3
0f3
0s=
1">
1R=
1G"
1v)
1Q*
1#0
1E0
0A0
0,0
1!0
0{/
1Z/
0H0
1G+
0W#
1L!
0E2
0>3
1<3
1l2
0[3
1F3
0z=
0V3
1^4
1w
1$0
1H+
1[/
0"0
0.0
0F0
0u3
004
1\3
1A2
1P3
0p*
1{*
1)$
0+%
1\+
1;=
0v=
0q<
1l<
0D3
0c"
0e"
0d"
1f"
1l"
09+
1]+
0;+
1_+
0,%
1*$
0h!
0f!
0g!
1e!
1r!
1i2
1o2
0f
0e
0d
1c
1#
1Z"
1`+
0^+
1g+
0<+
1^!
0`2
1q2
0h+
1q+
1!!
1a+
1d2
0r+
1{+
1t2
0|+
1!-
1e2
0"-
1%.
1f2
0&.
1)/
1c2
0*/
1b2
#21500000
0!
0S
04!
08!
0o*
0:#
10>
#22000000
1!
1S
14!
18!
1o*
1:#
00>
1')
0_1
1^1
0q1
1p1
1=1
0>1
0=5
1^2
0]2
1(3
0'3
062
172
1T#
1G0
0:/
1A/
0B/
0E/
1I/
1;#
1<#
1>#
0G#
0H#
1J#
1L#
1P#
0Q#
0V#
1[#
1\#
0^#
0`#
0=+
1@+
0I+
1K+
1L+
0N+
0#0
1;/
0R/
0_/
0f/
0k/
1n/
1o/
1y/
1z/
0}/
0~/
0%0
1&0
1'0
1)0
0*0
1=0
1>0
1?0
0C0
0D0
1N0
0Q0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
1+)
0S4
0=2
0c<
1W<
1c=
0u<
0M<
0'<
0d=
1U4
164
0Q4
0]4
0P4
1X4
184
0Z4
094
1[4
1O4
1,3
003
1H5
0[5
0t=
1F=
1E2
1h3
1A<
1K<
1$<
0Q=
0C=
0E3
0R3
1U3
1Y3
1<<
0B<
0L<
0I=
1B=
0a3
0w3
0M3
1f3
1O3
0V=
1s=
0)5
0G"
1H"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0/0
1</
1#0
0;/
11)
0E0
1A0
0!0
0$0
1P+
1a#
0M#
1H0
0L!
1K!
1B2
0E2
1/0
0</
1\/
1U*
1S*
0T*
1z)
1x)
0y)
0q4
1>3
0<3
1[3
0s2
0I4
1W4
0w
1v
1$0
000
0B2
082
1R+
1F0
1q)
0z)
0U*
0\/
1]/
100
092
0P3
0g5
182
0]/
0)$
1,$
01)
0\+
1f+
1z+
1q<
0v<
1q4
1D3
0t3
093
1c"
1m"
1r+
1t+
1^+
0`+
1i+
19+
0]+
1;+
0_+
0q)
1-$
0*$
1h!
1q!
0t2
0h2
0q2
1`2
0i2
0o2
1g5
1f
1"
1]"
1["
0Z"
1`+
0i+
0^+
1j+
1<+
0a+
1u+
1[!
1]!
0^!
0`2
1q2
0j2
0j+
0!!
1~
1|
1k+
1a+
1j2
0k+
#22500000
0!
0S
04!
08!
0o*
0:#
10>
#23000000
1!
1S
14!
18!
1o*
1:#
00>
16&
1((
1_1
1q1
1>1
0?7
086
0^2
0(3
072
1H#
0J#
0L#
0P#
1Q#
0T#
0Z#
0[#
0\#
1_#
1=+
0E+
0K+
0G0
1:/
0A/
1B/
1E/
0I/
1R/
1S/
0`/
1w/
1x/
0y/
0z/
0|/
0&0
0)0
0=0
1C0
1I0
0O*
1P*
0t)
1u)
1*(
19&
064
1Q4
1]4
1P4
0X4
1S4
1T4
1Z4
194
0;4
0,3
173
1[5
1=2
1c<
0W<
0c=
1u<
0h3
0j3
1,<
0r3
0C3
1E3
1R3
1S3
1B<
1I=
1a3
0f3
0F<
0~5
0\7
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
1?&
15(
1E0
0A0
1{/
0H0
0G+
1M#
1L!
1E2
0/0
1</
0S*
1T*
0x)
1y)
0R7
0+6
0>3
1<3
0F3
1V3
0W4
1w
0$0
1B2
0H+
1"0
0F0
1u(
0x(
1!'
1z)
1U*
1\/
000
1u3
0\3
1P3
0b6
1{=
0U8
082
1]/
09&
05(
11)
0,$
1/$
0!'
0*(
1p+
0z+
1\7
1+6
0q4
1v<
0b<
1U8
1~5
0p3
193
0c"
1d"
0l"
0r+
0t+
1h+
1j+
10$
0-$
0u(
1x(
0?&
0h!
1g!
0r!
1t2
1h2
0d2
0j2
1b6
0{=
1R7
0f
1e
0#
0]"
1\"
1k+
0u+
0[!
1\!
1}
0|
#23500000
0!
0S
04!
08!
0o*
0:#
10>
#24000000
1!
1S
14!
18!
1o*
1:#
00>
11'
1$(
0_1
0^1
0]1
1\1
0q1
0p1
0o1
1n1
1;1
0=1
0<1
0>1
0c6
0S5
1^2
1]2
1\2
0[2
1(3
1'3
1&3
0%3
042
162
152
172
1G0
0:/
1/0
0</
1I+
1K+
0L+
1#0
0;/
0;#
0<#
0>#
0H#
1J#
1L#
0Q#
1\#
1`#
0R+
0\/
1=/
1A/
0B/
1D/
0E/
0R/
0S/
1U/
1_/
1`/
1l/
0n/
0x/
1z/
1}/
1&0
1*0
190
1=0
0>0
0?0
1@0
0B0
0C0
0U*
1V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0z)
1{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
1%(
13'
0=2
0B2
0H5
0[5
1t=
0E2
1M<
1'<
1d=
164
0Q4
0]4
1X4
094
0O4
192
182
0c<
1W<
0S=
1c=
1h3
1j3
014
0A<
0,<
0(<
1Q=
1C3
0R3
0U3
0B<
0B=
0"<
0a3
1w3
1M3
0b3
1c3
1f3
0">
0R=
0T5
0j6
0G"
0I"
0H"
1J"
0v)
0x)
1z)
0{)
0|)
1})
0Q*
0S*
1U*
0V*
0W*
1X*
0>/
1L/
0/0
1\/
0=/
0#0
19'
15(
0E0
1A0
1!0
1V/
0]/
0f+
0p+
0M#
1$0
1R+
100
1H0
0L!
0J!
0K!
1I!
1>2
1B2
082
1E2
1>/
0L/
1t/
1Y*
1W*
0X*
1~)
1|)
0})
0^6
0+6
1>3
0<3
0[3
0%>
1t3
1p3
1W4
092
0w
0v
0u
1t
0m"
0$0
1]/
000
0@/
0>2
0;2
1f+
1p+
0h+
0j+
1^+
0g+
0`+
1F0
1u(
0x(
1y'
0|'
0~)
0Y*
0t/
0q!
1u/
1@/
0t3
0p3
1d2
1j2
0q2
1`2
0P3
0b6
1{=
0C7
1o=
1;2
0"
1m"
0\"
0["
1h+
0q+
0u/
0/$
12$
19&
0y'
1|'
05(
01)
0h+
1q+
1j+
0k+
0^+
1g+
1`+
0a+
1q!
0\!
0]!
0d2
1r+
0{+
1b<
0e<
0\7
1C7
0o=
1+6
1q4
1d2
0j2
1q2
0`2
1"
0~
0}
1c"
1\"
1["
1h+
0r+
1{+
0t2
1a+
1k+
0u(
1x(
1?&
13$
00$
1|+
0!-
1h!
1\!
1]!
0d2
1t2
0|+
1!-
1b6
0{=
0R7
0e2
1f
1~
1}
1"-
0%.
1e2
0"-
1%.
0f2
1&.
0)/
1f2
0&.
1)/
0c2
1*/
1c2
0*/
0b2
1b2
#24500000
0!
0S
04!
08!
0o*
0:#
10>
#25000000
1!
1S
14!
18!
1o*
1:#
00>
1['
1)(
1_1
1q1
1>1
0@7
066
0^2
0(3
072
0J#
0L#
1Q#
1R#
1T#
1Z#
0_#
0`#
0K+
0G0
1:/
0A/
1B/
0D/
1E/
1R/
0_/
0`/
1f/
0w/
0z/
1|/
0'0
1(0
0*0
0=0
1>0
1B0
1C0
0I0
0N0
0O*
1P*
0j*
0t)
1u)
0J*
1*(
1]'
1Q4
1]4
0X4
0V4
0S4
0T4
1;4
1O4
1[5
1=2
1c<
0W<
1S=
0c=
0h3
1A<
1,<
0K<
1r3
1R3
0S3
1L<
0`=
1B=
1a3
0w3
0c3
0f3
1F<
1V=
1">
1R=
0~5
0V7
1G"
1v)
1Q*
1#0
1c'
15(
1E0
0A0
1,0
0{/
0H0
1M#
1L!
0E2
0W7
0+6
0>3
1<3
0l2
1F3
0W4
1w
1$0
0"0
1.0
0F0
1u(
0x(
1y'
0|'
1\3
0A2
1P3
0b6
1{=
0C7
1o=
11)
09&
0u(
1x(
0+)
1p*
0{*
02$
1!%
1!'
03'
0]'
0%(
0q4
1\7
1b6
0{=
1)5
0;=
1v=
1e<
0p<
0U8
1j6
1V7
1T5
0c"
1e"
0d"
05(
0c'
09'
1"%
03$
01)
0?&
1q)
0h!
1f!
0g!
1+6
1W7
1^6
1q4
1R7
0g5
0f
0e
1d
0!'
0q)
0y'
1|'
1U8
1g5
1C7
0o=
#25500000
0!
0S
04!
08!
0o*
0:#
10>
#26000000
1!
1S
14!
18!
1o*
1:#
00>
10'
1U(
0_1
1^1
0q1
1p1
1=1
0>1
0~6
0.6
1^2
0]2
1(3
0'3
062
172
0T#
1G0
0:/
1A/
0B/
1D/
0E/
1<#
1?#
1G#
1H#
1J#
1K#
1P#
1V#
1_#
1`#
0=+
0@+
1M+
1O+
0#0
1;/
0R/
0U/
0f/
0l/
1n/
0o/
1y/
0}/
1~/
1%0
0&0
1'0
1)0
1*0
1-0
1=0
0B0
0C0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
1Y(
13'
1S4
0=2
0c<
1W<
0S=
1c=
0'<
0_=
0U4
064
0Q4
0R4
0P4
084
0;4
0O4
1,3
103
0h=
0n=
1E2
1h3
114
1K<
1(<
0Q=
1C=
0E3
1U3
0Y3
0<<
1B<
0L<
0I=
0B=
0P<
0a3
1c3
1f3
0*6
0j6
0G"
1H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
1#0
0;/
19'
1_(
0E0
1A0
0!0
0V/
0$0
0M#
1H0
0L!
1K!
0B2
0E2
0/0
0S*
0x)
0^6
0G6
1>3
0<3
1[3
1%>
1W4
0w
1v
1$0
100
1B2
1F0
1u(
0x(
1y'
0|'
000
0P3
0b6
1{=
0C7
1o=
0!%
1.%
0y'
1|'
15(
0Y(
1p<
0Y<
1C7
0o=
0+6
1*6
1c"
0_(
1/%
0"%
1h!
1G6
1f
0u(
1x(
1b6
0{=
#26500000
0!
0S
04!
08!
0o*
0:#
10>
#27000000
1!
1S
14!
18!
1o*
1:#
00>
1Z'
1V(
1_1
1q1
1>1
0E7
0H6
0^2
0(3
072
0G#
0H#
0J#
0K#
1L#
0P#
0Q#
0R#
1T#
0V#
0Z#
1[#
0_#
0`#
1=+
1K+
0G0
1:/
0A/
1B/
0D/
1E/
1R/
1_/
1`/
1w/
1x/
1z/
0|/
0~/
0*0
1+0
0=0
1?0
0@0
1C0
1J0
1Q0
0O*
1P*
0t)
1u)
1Y(
1]'
1U4
164
1Q4
1R4
0]4
1P4
1X4
1V4
0S4
184
1T4
0Z4
1;4
1O4
0,3
0[5
1=2
1c<
0W<
1S=
0c=
0h3
0A<
0,<
0r3
0C3
0R3
1S3
1Y3
1B=
0a=
1a3
0M3
1b3
0f3
0+<
0s=
0*6
0V7
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
1c'
1_(
1E0
0A0
1{/
0H0
1M#
1L!
1E2
1/0
1S*
1x)
0W7
0G6
0>3
1<3
0F3
0W4
1w
0$0
0B2
1"0
0F0
1u(
0x(
1y'
0|'
100
0\3
1P3
0b6
1{=
0C7
1o=
05(
1$%
0.%
03'
0]'
1%(
0Y(
1+6
0+=
1Y<
1j6
1V7
0T5
1*6
0c"
1d"
0_(
15(
0c'
09'
0/%
1%%
0h!
1g!
1G6
0+6
1W7
1^6
0f
1e
0y'
1|'
0u(
1x(
1C7
0o=
1b6
0{=
#27500000
0!
0S
04!
08!
0o*
0:#
10>
#28000000
1!
1S
14!
18!
1o*
1:#
00>
12'
1W(
0_1
0^1
1]1
0q1
0p1
1o1
0=1
1<1
0>1
0/7
0C6
1^2
1]2
0\2
1(3
1'3
0&3
162
052
172
1G0
0:/
0T#
0/0
1</
0B/
1D/
0E/
0<#
1>#
0?#
1@#
1J#
1Q#
0[#
0\#
1@+
0K+
0M+
0O+
1#0
0;/
1U/
1l/
0n/
1o/
1}/
1~/
0-0
1=0
0>0
0?0
0C0
1I0
0J0
1N0
0Q0
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
1Y(
13'
0=2
1S4
1B2
1W<
0S=
1c=
1'<
0d=
1_=
0Y=
0Q4
0X4
1Z4
194
003
1[5
1h=
1n=
0E2
014
0(<
1Q=
0C=
0U3
0Y3
1P<
0a3
1w3
1M3
1f3
0F<
1+<
0V=
1s=
0">
0R=
0*6
0j6
0G"
1I"
0H"
0v)
1x)
0y)
0z)
1{)
0Q*
1S*
0T*
0U*
1V*
1/0
0</
0\/
1=/
0#0
19'
1_(
0E0
1A0
1!0
1$0
0M#
000
1H0
0L!
1J!
0K!
0B2
182
1E2
0>/
1L/
1\/
0=/
0W*
1X*
1U*
0V*
0|)
1})
1z)
0{)
0^6
0G6
1>3
0<3
0[3
1W4
0w
0v
1u
0$0
0]/
100
1>2
082
1F0
1u(
0x(
1y'
0|'
1|)
0})
1~)
1W*
0X*
1Y*
1>/
0L/
1t/
1]/
0@/
0P3
0b6
1{=
0C7
1o=
0>2
0;2
0t/
0Y*
0~)
1u/
1@/
0$%
11%
0y'
1|'
0Y(
1;2
1+=
0}<
1C7
0o=
1*6
1c"
0u/
0_(
12%
0%%
1h!
1G6
1f
0u(
1x(
1b6
0{=
#28500000
0!
0S
04!
08!
0o*
0:#
10>
#29000000
1!
1S
14!
18!
1o*
1:#
00>
1\'
1X(
1_1
1q1
1>1
0b7
0/6
0^2
0(3
072
1B#
1G#
1H#
0J#
0Q#
1V#
1Z#
1`#
1N+
0G0
1:/
1C/
0D/
1E/
0W/
1Y/
0_/
0`/
1f/
0w/
0z/
0}/
0~/
0%0
0'0
0(0
0+0
1-0
0=0
1?0
1C0
1D0
0I0
1M0
0O0
0O*
1P*
0j*
0t)
1u)
0J*
1Y(
1]'
0u2
0U4
064
1Q4
1X4
084
0T4
0O4
0F=
1=2
0a<
1S=
0c=
1_3
0}3
1A<
1,<
0K<
1r3
1R3
1U3
1Y3
1<<
1L<
1`=
1a=
0P<
1a3
0M3
0f3
0O3
1F<
0j=
1U=
1">
1R=
0*6
0V7
1G"
1v)
1Q*
1#0
1c'
1_(
1E0
0A0
0,0
0!0
0{/
0Z/
0H0
1M#
1D#
1L!
0E2
0W7
0G6
0>3
1<3
1l2
1[3
1F3
1z=
0W4
0D2
1w
1$0
01%
1K%
09'
0c'
05(
0_(
0[/
0"0
0.0
0F0
1u(
0x(
1y'
0|'
1}<
0,=
1^6
1W7
1+6
1G6
104
1\3
1A2
1P3
0b6
1{=
0C7
1o=
1g"
0p*
1{*
03'
0]'
1z#
0K%
0%(
0*(
0u(
1x(
0y'
1|'
1L%
02%
1d!
1;=
0v=
1j6
1V7
0^<
1,=
1T5
1~5
1b6
0{=
1C7
0o=
1b
0c"
0e"
0d"
0f"
0L%
1{#
0h!
0f!
0g!
0e!
0f
0e
0d
0c
#29500000
0!
0S
04!
08!
0o*
0:#
10>
#30000000
1!
1S
14!
18!
1o*
1:#
00>
1*'
1+(
0_1
1^1
0q1
1p1
1=1
0>1
0a6
046
1^2
0]2
1(3
0'3
062
172
0B#
1G0
0:/
0C/
1D/
0E/
0>#
1E#
0G#
0H#
1J#
1P#
0V#
0`#
0=+
0@+
0I+
1K+
1L+
0N+
0#0
1;/
0R/
0U/
0Y/
0f/
1j/
1k/
1w/
0x/
1}/
1~/
1'0
1>0
0C0
0D0
1I0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
1/(
1.'
1u2
0=2
1a<
0S=
1c=
1d=
0_4
1U4
164
0Q4
0P4
184
1O4
1,3
103
1H5
0[5
0t=
1F=
1E2
1h3
114
1}3
1K<
0&>
0$<
0r3
1C3
0U3
0Y3
0L<
0w3
1f3
1O3
0F<
0A6
0g6
0G"
1H"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0/0
1</
1#0
0;/
19'
15(
0E0
1!0
1{/
0$0
0R+
0M#
0I#
1H0
0D#
0L!
1K!
1B2
0E2
1/0
0</
0\/
1=/
0U*
1V*
1S*
0T*
0z)
1{)
1x)
0y)
0^6
0+6
1>3
0[3
0F3
192
1W4
1L4
1D2
0w
1v
1$0
000
0B2
182
1m#
0z#
09'
05(
1+)
0N#
1f#
0k#
0f+
0p+
1"0
1u(
0x(
1y'
0|'
1z)
0{)
0|)
1})
1U*
0V*
0W*
1X*
0>/
1L/
1\/
0=/
0]/
100
0d<
1^<
1^6
1+6
0)5
174
0u=
1e4
1t3
1p3
0\3
0b6
1{=
0C7
1o=
1>2
082
0g"
0m"
1>/
0L/
1t/
1Y*
1W*
0X*
1~)
1|)
0})
1]/
0@/
0m#
1s#
0.'
13'
1]'
0/(
0h+
0j+
1^+
0g+
0`+
0l#
0a+
0c#
1e#
1S+
0u(
1x(
0y'
1|'
0{#
1n#
0d!
0q!
0>2
0;2
0~)
0Y*
0t/
1d<
0\<
1g6
0j6
0V7
1A6
1d2
1j2
0q2
1`2
1_<
1b4
0q=
0n5
1b6
0{=
1C7
0o=
0b
0"
1d"
0\"
0["
1u/
1@/
1h+
0q+
1;2
1T+
1u+
1}+
1#-
1'.
1+/
1g#
09+
0;+
1_+
0h+
1j+
1r+
0{+
1t+
1|+
0!-
1&,
1"-
0%.
1*-
1&.
0)/
1..
1*/
12/
1a+
0n#
1g!
0\!
0]!
0d2
0u/
0r+
0p4
1i2
1o2
1d2
0j2
0t2
0h2
0e2
0a2
0f2
0m2
0c2
0x2
0b2
0g2
1e
0~
0}
0*/
0&.
0"-
0|+
1`+
1t2
1)&
1#'
1{'
16+
1},
1#.
1'/
1b2
1c2
1f2
1e2
0`2
0s9
079
0t7
0l5
0P:
0C;
0G<
0+/
0'.
0#-
0<+
0k+
0u+
0}+
#30500000
0!
0S
04!
08!
0o*
0:#
10>
#31000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1b+
1>1
0^2
0(3
0l3
072
1B#
0E#
1F#
0J#
0P#
1Q#
1U#
0Z#
1^#
1`#
1=+
0K+
0G0
1:/
1C/
0D/
1E/
1_/
1`/
0w/
1x/
0y/
0}/
0'0
0)0
1=0
0?0
1D0
0I0
0M0
0N0
1f+
0O*
1P*
0t)
1u)
0u2
1_4
0`4
1Q4
1P4
0X4
0M4
1T4
0[4
0O4
0,3
1[5
1=2
0a<
1S=
0c=
0A<
0,<
1r3
0C3
1E3
1U3
1L<
1I=
0a3
1M3
0O3
1F<
1j=
1V=
0t3
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
0^+
1g+
0`+
1i+
1A0
0!0
0{/
0H0
0a#
1W#
1M#
1I#
1D#
1L!
1E2
0/0
1</
0S*
1T*
0x)
1y)
1q2
1`2
0<3
1[3
1F3
1I4
0^4
0W4
0L4
0D2
1w
1["
0$0
0j+
1s+
1h+
1B2
0s#
1"$
0)&
0+)
1|+
0&,
1N#
0f#
1k#
0"0
1F0
0z)
1{)
0U*
1V*
0\/
1=/
1]!
1j2
0d2
000
0t+
1%,
1\<
0]<
1s9
1)5
0e2
1a2
074
1u=
0e4
1\3
0P3
182
1~
1g"
0>/
1L/
0W*
1X*
0|)
1})
1h2
0]/
19&
06+
19+
1;+
0_+
1}#
0"$
1.'
03'
0]'
1/(
1w(
1^+
0g+
1`+
1l#
1c#
0e#
0S+
1&,
1d!
1>2
1~)
1Y*
1t/
0\7
1l5
0i2
0o2
0o<
1]<
0g6
1j6
1V7
0A6
0i6
0q2
0`2
0_<
0b4
1q=
1n5
0a2
1b
1c"
0d"
0@/
0h+
0`+
0;2
0T+
1}+
1#-
1'.
1+/
0g#
0^+
1g+
1`+
0i+
1h+
1j+
0s+
1r+
1t+
0%,
1"-
0*-
1&.
0..
1*/
02/
19'
1~#
1<+
1h!
0g!
1d2
1`2
1u/
1p4
1q2
0`2
0d2
0j2
0t2
0h2
0f2
1m2
0c2
1x2
0b2
1g2
0^6
1f
0e
0a+
0&,
0t+
0j+
0h+
1q+
0+/
0'.
0#-
1u+
1k+
1a+
0#'
0{'
0w(
0},
0#.
0'/
1a2
1h2
1j2
1d2
0r+
1{+
179
1t7
1i6
1P:
1C;
1G<
0k+
0u+
0}+
1t2
0|+
1!-
1e2
0"-
1%.
1f2
0&.
1)/
1c2
0*/
1b2
#31500000
0!
0S
04!
08!
0o*
0:#
10>
#32000000
1!
1S
14!
18!
1o*
1:#
00>
10(
0_1
0^1
0]1
0\1
0[1
1Z1
0q1
0p1
0o1
0n1
0m1
1l1
0:1
0;1
191
0=1
0<1
0>1
0:6
1^2
1]2
1\2
1[2
1Z2
0Y2
1(3
1'3
1&3
1%3
1$3
0#3
132
142
022
162
152
172
1G0
0:/
1/0
0</
1#0
0;/
0B#
1S#
0W#
0]#
1I+
1J+
1K+
0L+
0t/
1M/
1q/
1E0
0=+
1@+
1R+
1\/
0=/
1%0
1)0
1*0
1+0
0-0
1?#
0@#
1E#
0F#
1G#
1K#
0L#
0Q#
0U#
1Z#
1[#
0^#
1_#
1?+
1F+
0P+
1>/
0L/
1D/
0E/
1X/
0_/
0`/
0j/
0k/
0l/
0o/
0x/
1z/
1}/
0~/
0=0
0>0
1?0
0D0
0Y*
1Z*
1W*
0X*
1U*
0V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0~)
1!*
1|)
0})
1z)
0{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
14(
0=2
0B2
0E2
1u2
0Y4
1^4
1:4
0H5
0O5
0[5
1t=
1;2
0r2
0>3
1,3
003
092
082
0<<
0I=
0B=
0a=
1P<
0_=
1Y=
0_4
1`4
0U4
0R4
1]4
1X4
1M4
0T4
0Z4
1[4
0;4
053
083
1s2
0>2
0S=
1c=
0g3
1A<
1,<
1&>
1$<
1(<
1C=
1C3
0R3
0U3
1Y3
1a3
1w3
0M3
1O3
0">
0R=
0X6
0G"
0I"
0H"
1L"
0J"
0K"
0v)
0x)
0z)
0|)
1~)
0!*
1"*
0Q*
0S*
0U*
0W*
1Y*
0Z*
1[*
1t/
0M/
0>/
1h/
0/0
0\/
0#0
15(
0E0
0A0
1!0
0q/
1@/
1]#
0S#
0M#
0I#
1]/
1p+
0?+
1s/
0u/
0R+
0b#
1e#
0X#
0D#
1$0
100
1H0
0L!
0J!
0K!
1G!
0I!
0H!
0;2
1>2
0<2
1B2
182
1E2
1,0
0h/
0[*
0"*
0+6
1>3
1<3
0[3
1r2
0:4
1Y4
1W4
1L4
0p3
153
0:2
192
1J4
0q=
1H4
1D2
0w
0v
0u
0t
0s
1r
1m"
0$0
0]/
000
1i/
0@/
1u/
0l2
1<2
09'
05(
1+)
0<+
0c#
19/
1K/
0p+
0}#
1Q$
1y(
1h+
1j+
1k+
0N#
1h#
0k#
13/
1X#
1b#
0e#
0s/
0F0
0x(
1q!
0i/
1.0
1^6
1+6
0)5
1b4
0F4
0N4
1p3
1o<
01=
0r=
0d2
0j2
174
065
1e4
0!>
0H4
0J4
1q=
1:2
1P3
1{=
1"
0g"
0m"
1h"
1\"
0A2
09&
1m#
0Q$
0y(
1<+
1f#
0h#
03/
0l#
1S0
1e#
1S+
09/
0K/
1R$
0~#
0u/
0H0
1g#
09+
0;+
1_+
1^+
0g+
0`+
1i+
0q+
1r+
0{+
1t+
1|+
0!-
1&,
1"-
0%.
1*-
1&.
0)/
1..
1*/
12/
1x(
0d!
0q!
1c!
1\!
0m#
1y$
0.'
13'
1]'
0+)
0{*
0h+
1q+
0j+
100
1\7
0d<
11=
1r=
0u=
165
1!>
1_<
0%5
0q=
0n5
1F4
1N4
0p4
1i2
1o2
0q2
1`2
0t2
0h2
0e2
0a2
0f2
0m2
0c2
0x2
0b2
0g2
0{=
0b
1a
0"
1}
0c"
0h"
0\"
0*/
0&.
0"-
0|+
0r+
1j+
1h+
0q+
1`+
1d<
0m<
1g6
0j6
0V7
1)5
1v=
1d2
1j2
1e"
1u/
000
1H0
1T+
1)&
0*&
1#'
0$'
0~'
1w(
1s)
16+
1},
0~,
1#.
0$.
1'/
0(/
0T0
0U0
1V0
0W0
0S0
1u+
1}+
1#-
1'.
1+/
0z(
0R$
1r+
0h!
0c!
0\!
1b2
1c2
1f2
1e2
1t2
0j2
0d2
0`2
0r+
1f!
0s9
1-<
079
1%<
1@=
0i6
0M5
0l5
0P:
1/<
0C;
11<
0G<
12<
1%5
1G=
0t2
0f
0a
0}
1t2
1d
1*&
1$'
1~'
1z(
0s)
1~,
1$.
1(/
1T0
1U0
0V0
1W0
0+/
0'.
0#-
0<+
0a+
0u+
0}+
0-<
0%<
0@=
0G=
1M5
0/<
01<
02<
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
0n
0m
0l
0k
0j
0i
0h
0g
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
zn
zm
zl
zk
zj
zi
zh
zg
#32500000
0!
0S
04!
08!
0o*
0:#
10>
#33000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
0b+
1l+
1>1
0^2
0(3
1l3
0?3
072
1B#
0G#
1H#
0K#
1V#
1\#
0_#
0@+
0G0
1:/
0D/
1E/
1R/
0X/
1_/
1a/
1f/
1w/
1x/
0z/
0}/
0+0
1=0
1>0
1@0
1C0
1p+
0f+
0O*
1P*
0j*
0t)
1u)
0J*
0u2
1U4
064
1R4
084
094
1;4
103
1=2
1S=
0c=
0h3
1g3
0A<
0?=
0K<
0r3
0C3
1R3
1U3
1a=
0a3
0w3
0b3
0f3
0p3
1t3
1">
1R=
1G"
1v)
1Q*
1#0
0^+
0`+
0h+
1q+
0j+
1s+
0!0
1{/
0H0
1W#
1M#
1I#
1D#
1L!
0E2
0,0
1q2
1`2
1d2
1j2
1[3
0F3
0^4
0W4
0L4
0D2
1w
0["
1\"
1$0
0t+
1%,
1r+
1l2
0y$
15%
0)&
15(
1|+
0&,
1N#
0f#
1k#
1"0
0]!
1\!
1h2
0t2
0.0
1&,
1m<
0r<
1s9
0+6
0e2
1a2
074
1u=
0e4
0\3
0~
1}
1g"
1A2
0a2
05%
18%
0/(
04(
0w(
1^+
1`+
0i+
1l#
1p*
1c#
0e#
0S+
1d!
1"$
08%
1{'
1u(
0x(
0p*
1{*
1h+
0q+
1j+
1r<
0t<
1A6
1X6
1i6
0q2
0`2
0_<
0;=
0b4
1q=
1n5
1b
1d"
0j+
0]<
1t<
0t7
0b6
1{=
1;=
0v=
0d2
0j2
0e"
0T+
0k+
1}+
1#-
1'.
1+/
0g#
19+
1;+
0_+
0h+
1q+
1j+
0s+
1t+
0%,
1"-
0*-
1&.
0..
1*/
02/
1a+
05(
19%
1g!
1j2
1k+
09%
1#$
0f!
1p4
0i2
0o2
1d2
0j2
0h2
0f2
1m2
0c2
1x2
0b2
1g2
1+6
1e
0k+
0&,
0t+
0r+
1{+
0`+
0d
0u(
1x(
0+/
0'.
0#-
1u+
1k+
1<+
0#'
0{'
06+
0},
0#.
0'/
1a2
1h2
1t2
1`2
0|+
1!-
1b6
0{=
179
1t7
1l5
1P:
1C;
1G<
0a+
0u+
0}+
1e2
0"-
1%.
1f2
0&.
1)/
1c2
0*/
1b2
#33500000
0!
0S
04!
08!
0o*
0:#
10>
#34000000
1!
1S
14!
18!
1o*
1:#
00>
1,'
0_1
1^1
0q1
1p1
1=1
0>1
0-7
1^2
0]2
1(3
0'3
062
172
0B#
1G0
0:/
1D/
0E/
1<#
1>#
1F#
1G#
0H#
1K#
1R#
1U#
0V#
1^#
1_#
0`#
1@+
0F+
0J+
0K+
0#0
1;/
0R/
1W/
1`/
0a/
0f/
1k/
0w/
0x/
1y/
1z/
1|/
1-0
0=0
0C0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
1.'
1u2
0=2
0S=
1c=
0'<
0d=
0`4
0U4
164
0R4
0V4
0M4
184
0[4
0;4
1O4
003
183
1O5
1[5
1E2
1h3
0_3
0,<
1?=
1K<
0$<
1r3
1C3
0E3
0R3
0S3
0P<
1a3
1f3
0g6
0G"
1H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
1#0
0;/
19'
0{/
1Z/
0$0
1a#
0W#
0M#
0I#
1B#
1H0
0D#
0L!
1K!
0B2
0E2
0/0
0S*
0x)
0^6
1F3
0z=
0I4
1^4
1W4
1L4
0u2
1D2
0w
1v
1$0
100
1B2
1s#
0"$
09'
1+)
1D#
0N#
1f#
0k#
1[/
0"0
1y'
0|'
000
0\<
1]<
1^6
0)5
0D2
174
0u=
1e4
004
1\3
0C7
1o=
0g"
03'
0]'
1*(
0l#
1a+
0k+
0c#
1e#
1S+
0s#
16$
0+)
11)
0y'
1|'
0#$
1t#
0d!
1j6
1V7
0~5
1_<
1b4
0q=
0n5
1\<
0s<
1)5
0q4
1C7
0o=
0b
0d"
1f"
1g"
1q)
01)
1T+
1k+
1u+
1}+
1#-
1'.
1+/
1g#
09+
0;+
1_+
0^+
1`+
1h+
0q+
0j+
1s+
1"-
0%.
1*-
1&.
0)/
1..
1*/
12/
0t#
0g!
1e!
1d!
0g5
1q4
0p4
1i2
1o2
1q2
0`2
0d2
1j2
0f2
0m2
0c2
0x2
0b2
0g2
0e
1c
1b
0*/
0&.
1t+
1r+
0{+
0`+
1i+
1{'
1w(
1},
1#.
1'/
0q)
16+
1b2
1c2
0h2
0t2
1`2
1j+
1|+
0!-
0t7
0i6
0P:
0C;
0G<
1g5
0l5
0j2
0e2
0<+
0+/
0'.
0#-
0a+
0k+
0"-
1f2
#34500000
0!
0S
04!
08!
0o*
0:#
10>
#35000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
0l+
1v+
1~+
1>1
0^2
0(3
1?3
0W3
0]3
072
0F#
0G#
1H#
1J#
0K#
1L#
1P#
0R#
0U#
0Z#
0\#
0@+
0I+
0G0
1:/
0D/
1E/
0W/
1X/
0_/
0`/
1w/
1x/
0z/
1}/
0%0
0-0
0>0
0?0
1I0
1M0
1$,
1z+
0p+
0O*
1P*
0t)
1u)
1`4
1U4
064
0Q4
1R4
0]4
0P4
1V4
1M4
1T4
194
103
1H5
1=2
1S=
0c=
1_3
0g3
1A<
1,<
0r3
0C3
1R3
0U3
1<<
1P<
1w3
1M3
0F<
0j=
0e3
093
1p3
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
0h+
0j+
0r+
1{+
0t+
1%,
0|+
1!-
1&,
1A0
1!0
1{/
0Z/
0H0
1M#
1I#
1L!
1E2
1/0
1S*
1x)
1d2
1j2
1t2
1h2
1e2
0a2
0<3
0[3
0F3
1z=
0W4
0L4
1w
0\"
1]"
1^"
0$0
1"-
0&,
1)-
1|+
0B2
1N#
0f#
1k#
0[/
1"0
1F0
0\!
1[!
1Z!
0f2
1a2
0e2
100
0*-
1-.
074
1u=
0e4
104
0\3
0P3
0}
1|
1{
1m2
19&
06+
19+
1;+
0_+
13'
1]'
0w(
1^+
1`+
0i+
1%$
06$
1#'
19'
0*(
1r+
0{+
1t+
1l#
1c#
0e#
0S+
0..
11/
0\7
1l5
0i2
0o2
0j6
0V7
1i6
0q2
0`2
0`<
1s<
079
0^6
1~5
0t2
0h2
0_<
0b4
1q=
1n5
1x2
1c"
1d"
0f"
02/
0|+
1j+
0s+
0`+
0T+
0}+
1+/
0g#
1h+
0j+
0r+
1{+
0t+
0"-
1%.
1*-
0-.
1&.
1..
01/
1*/
12/
1&$
1a+
1<+
1h!
1g!
0e!
1g2
1e2
0j2
1`2
1t+
0%,
1p4
0d2
1j2
1t2
1h2
1f2
0m2
0c2
0x2
0b2
0g2
1f
1e
0c
0a+
1k+
0+/
02/
0..
0&.
1)/
1|+
0h2
1+/
1'.
1#-
0u+
0k+
0#'
0{'
0},
0#.
0'/
1&,
0)-
1g2
1x2
1c2
0e2
1u+
0*/
179
1t7
1P:
1C;
1G<
0a2
0'.
0+/
0*-
1b2
1}+
1m2
0#-
#35500000
0!
0S
04!
08!
0o*
0:#
10>
#36000000
1!
1S
14!
18!
1o*
1:#
00>
1'$
1X&
0_1
0^1
1]1
0q1
0p1
1o1
0=1
1<1
0>1
0b8
0"8
1^2
1]2
0\2
1(3
1'3
0&3
162
052
172
1G0
0:/
0/0
1</
1D/
0E/
1F/
0<#
0>#
0?#
0E#
1G#
0H#
0J#
1K#
0L#
0[#
0_#
1`#
1@+
1F+
1J+
1K+
1#0
0;/
1Y/
0k/
1l/
1n/
0w/
1z/
0|/
1~/
1%0
0)0
0*0
1>0
1?0
0@0
1C0
1D0
0I0
0M0
1O0
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
1Y&
1($
0=2
1B2
0S=
1c=
0f=
1'<
1d=
1_=
1_4
0U4
164
1Q4
0R4
1]4
1Z4
1;4
0O4
003
083
0O5
0[5
0E2
0}3
1$<
0(<
0Q=
1r3
0R3
1S3
0Y3
0<<
1I=
1B=
0w3
0M3
1b3
0f3
0O3
1F<
1j=
0U=
0">
0R=
0Q8
0]8
0G"
1I"
0H"
0v)
1x)
0y)
1z)
0Q*
1S*
0T*
1U*
1/0
0</
1\/
0#0
1C$
1i&
1E0
0A0
0{/
1$0
0a#
0]#
0M#
0I#
0B#
000
1H0
0L!
1J!
0K!
0B2
082
1E2
0\/
0U*
0z)
0~8
0<8
0>3
1<3
1F3
1I4
1:4
1W4
1L4
1u2
0w
0v
1u
0$0
1]/
100
182
0D#
0N#
1f#
0k#
0b#
1e#
0"0
0F0
1!'
1'&
0]/
1D2
174
0u=
1e4
1J4
0q=
1\3
1P3
0U8
0p9
09&
1y'
0|'
0($
0!'
03'
0]'
1/(
14(
0f#
0l#
1a+
1k+
1#-
1'.
1+/
0c#
0e#
1m#
0%$
0C$
0Y&
09'
1+)
1\7
0C7
1o=
1]8
1U8
1j6
1V7
0A6
0X6
1u=
1_<
1b4
1q=
0d<
1`<
1~8
1Q8
1^6
0)5
0c"
0d"
0g"
0y'
1|'
0i&
0'&
1g#
09+
0;+
1_+
0^+
1`+
0h+
1j+
1r+
0{+
0t+
1%,
0|+
0&,
1)-
1"-
0%.
1*-
1&.
0)/
1..
1*/
12/
0&$
0a+
0k+
0#-
0'.
0+/
0h!
0g!
0d!
1C7
0o=
1<8
1p9
0p4
1i2
1o2
1q2
0`2
1d2
0j2
0t2
1h2
1e2
1a2
0f2
0m2
0c2
0x2
0b2
0g2
0f
0e
0b
0*/
0&.
0*-
1-.
1&,
1|+
0!-
0`+
1i+
1+/
1'.
1#-
0}+
0u+
1k+
1a+
0<+
1#'
1w(
16+
1},
1#.
1'/
1)&
1{'
1b2
1c2
1m2
0a2
0e2
1`2
0j+
1s+
0"-
0..
11/
079
0i6
0l5
0P:
0C;
0G<
0s9
0t7
0a+
1}+
0#-
1j2
1f2
1x2
02/
1t+
0'.
0k+
1g2
0h2
1u+
0+/
#36500000
0!
0S
04!
08!
0o*
0:#
10>
#37000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
0G#
1H#
1J#
0K#
1V#
1Z#
1\#
1_#
0@+
0G0
1:/
0D/
1E/
0F/
0X/
0Y/
1_/
1a/
1f/
1q/
0x/
0z/
1|/
0}/
0~/
1(0
1)0
1*0
1=0
1@0
0C0
1Q0
0O*
1P*
0j*
0t)
1u)
0J*
1U4
064
0Q4
1R4
084
0T4
094
0;4
103
1=2
1S=
0c=
1f=
1g3
1}3
0A<
0?=
0K<
0r2
1C3
1R3
0S3
1U3
1Y3
0`=
0I=
0B=
0a3
0b3
1f3
0s=
1">
1R=
1G"
1v)
1Q*
1#0
0!0
1s/
1e/
0H0
1W#
1M#
1I#
1L!
0E2
1R0
1[3
0:2
0n2
0^4
0W4
0L4
1w
1$0
0C2
1N#
1f#
1h#
1g/
0m#
1D$
0|'
1}'
0x(
1y(
1t*
0},
1"-
1*-
0-.
1w*
0^0
074
0u=
065
0.2
1d<
0|<
1o=
0w=
1{=
0r=
0y5
1P:
0f2
0m2
1h"
1..
01/
0'>
1k"
0#.
1&.
0..
1i#
1r)
1'+
1#-
1d#
1e#
1S+
1c!
0x2
12/
1`!
1C;
0c2
1x2
0G5
0B5
0Z5
0/5
0q=
0n5
1a
1i"
0g2
1^
0b"
1T+
0u+
0}+
0g#
19+
1;+
0_+
1^+
1`+
0i+
1h+
1j+
0s+
0r+
1{+
0t+
0|+
1!-
0&,
1*/
02/
1s)
1u*
07+
1'.
1b!
0_!
1p4
0i2
0o2
0q2
0`2
0d2
0j2
1t2
1h2
1e2
1a2
0b2
1g2
0M5
0i5
1@<
1`
0"-
1%.
1|+
1t+
0%,
0j+
0`+
0%
0T0
05+
08+
0)&
0#'
0{'
0w(
06+
0'/
1f2
0e2
0h2
1j2
1`2
1&,
0)-
0&.
1)/
1k5
1\=
1s9
179
1t7
1i6
1l5
1G<
1?"
0a2
1c2
1+/
1<+
1a+
1k+
1u+
1}+
09+
0;+
1_+
16+
0*/
0*-
1p!
1i2
1o2
0l5
1b2
1m2
1n
0?"
1`+
0<+
0p!
0`2
0n
#37500000
0!
0S
04!
08!
0o*
0:#
10>
#38000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1b+
1l+
1$-
1(.
1,/
1=1
0>1
1^2
0]2
1(3
0'3
0l3
0?3
0N3
0o3
0@3
062
172
1G0
0:/
1D/
0E/
1F/
0q/
1<#
0H#
0J#
0P#
1Q#
0V#
0Z#
0\#
0^#
0_#
0`#
1@+
0F+
1I+
0J+
0K+
0#0
1;/
1X/
1`/
0a/
0f/
0l/
1m/
0n/
0y/
0%0
0(0
0)0
0*0
0=0
0>0
0?0
0@0
1B0
0D0
1N0
0Q0
10/
1,.
1(-
1p+
1f+
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0=2
0S=
1c=
0f=
1r2
0'<
164
1Q4
1P4
0X4
184
1T4
194
1[4
1;4
1O4
003
183
0H5
1O5
1[5
1E2
0g3
0,<
1?=
1K<
1(<
0}=
1Q=
1E3
1<<
1`=
1I=
1B=
1a3
1w3
1M3
1b3
0c3
1O3
0V=
1s=
0d3
0Z3
0=3
0p3
0t3
0G"
1H"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0/0
1</
1#0
0;/
0^+
1g+
0`+
1i+
0h+
1q+
1j+
1"-
1*-
1&.
1..
1*/
12/
0E0
1A0
0e/
0$0
1a#
0W#
1S#
0s/
1H/
1H0
0L!
1K!
1B2
0E2
0R0
1/0
0</
1\/
1U*
1S*
0T*
1z)
1x)
0y)
1q2
1`2
1d2
0j2
0f2
0m2
0c2
0x2
0b2
0g2
1>3
0<3
1n2
0I4
1^4
0Y4
1:2
0w2
0w
1v
1["
1\"
1_"
1`"
1a"
1$0
000
1r+
0j+
1s+
1h+
1C2
0B2
082
1J/
1j#
1m#
0D$
1|'
0}'
1x(
0y(
0t*
1|*
0'+
1V0
0X#
0g/
1F0
0z)
0U*
0\/
1]!
1\!
1Y!
1X!
1W!
0t2
1j2
0d2
1]/
100
0i#
0r)
0w*
0|*
0t+
1%,
0?2
0K5
0d<
1|<
0o=
1w=
0{=
1r=
1y5
0A5
1Z5
1H4
1.2
0P3
182
1~
1}
1z
1y
1x
0h"
1G5
1B5
1'>
1A5
1h2
0k"
0]/
0j#
0m#
1p#
19&
0V0
1S0
1^0
0u*
1)&
0*&
1#'
0$'
1{'
0~'
1w(
0z(
1},
0~,
1#.
0$.
1'/
0(/
0U0
0W0
0d#
0f#
0&,
1)-
0c!
0s)
17+
0`!
1K5
1d<
0k<
0\7
0%5
1i5
0s9
1-<
079
1%<
0t7
1@=
0i6
1G=
0P:
1/<
0C;
11<
0G<
12<
1/5
1u=
1a2
0a
1c"
0i"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
0*-
1-.
1M5
0@<
0^
1g#
19+
1;+
0_+
0*/
02/
0+/
0&.
0..
11/
0'.
0"-
1*-
0#-
1^+
0g+
1`+
0a+
0h+
1j+
0k+
0r+
1t+
0u+
0|+
1&,
0}+
15+
1s)
1V0
1h!
0b!
1o!
1n!
1m!
1l!
1k!
1j!
1i!
1m2
06+
18+
1..
0p4
0i2
0o2
1b2
1g2
1c2
1x2
1f2
0m2
0q2
0`2
1d2
0j2
1t2
0h2
1e2
0a2
0k5
0M5
1f
0`
1m
1l
1k
1j
1i
1h
1g
1b"
z@"
zA"
zB"
zC"
zD"
zE"
zF"
1h+
0q+
12/
0`+
1l5
0\=
0x2
08+
z?"
1_!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
0d2
0g2
1`2
1r+
0{+
1\=
zp!
1%
zm
zl
zk
zj
zi
zh
zg
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0?"
0t2
zn
1|+
0!-
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0p!
0e2
0n
0m
0l
0k
0j
0i
0h
0g
1"-
0%.
0f2
1&.
0)/
0c2
1*/
0b2
#38500000
0!
0S
04!
08!
0o*
0:#
10>
#39000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
0b+
0l+
0v+
0~+
0$-
0(.
0,/
1>1
0^2
0(3
1l3
1?3
1W3
1]3
1N3
1o3
1@3
072
1G#
1H#
1J#
1K#
1R#
1\#
1_#
0@+
1J+
0G0
1:/
0D/
1E/
0F/
1Y/
0_/
0`/
1w/
1x/
0|/
1}/
1+0
1>0
0B0
1C0
1I0
00/
0,.
0(-
0$,
0z+
0p+
0f+
0O*
1P*
0t)
1u)
0U4
064
0Q4
0R4
0V4
094
0;4
103
0O5
1=2
1S=
0c=
1f=
0}3
1A<
1,<
0r3
0C3
1S3
0U3
0a=
0w3
1c3
0f3
0F<
1d3
1Z3
1=3
1e3
193
1p3
1t3
1G"
0v)
1w)
0Q*
1R*
0#0
1;/
0^+
1`+
0i+
0h+
0j+
0r+
0t+
0|+
0&,
0"-
0*-
0&.
0..
0*/
02/
1!0
1{/
0H/
0H0
0M#
0I#
1L!
1E2
1,0
0/0
1</
0S*
1T*
0x)
1y)
1q2
0`2
1d2
1j2
1t2
1h2
1e2
1a2
1f2
1m2
1c2
1x2
1b2
1g2
0[3
0F3
1w2
1W4
1L4
1w
0["
0\"
0]"
0^"
0_"
0`"
0a"
0$0
1j+
0s+
0l2
1B2
0N#
0h#
0J/
1"0
1z)
1U*
1\/
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0j2
000
1.0
1t+
0%,
174
165
1?2
0\3
082
0~
0}
0|
0{
0z
0y
0x
0A2
0h2
1]/
0p#
1v#
1($
13'
1]'
0/(
04(
0w(
1^+
0`+
1h#
13/
0S0
1c#
0e#
0S+
1&,
0)-
0v#
1+%
09&
0.'
0{'
0+)
0{*
1h+
0j+
1k<
0X<
0]8
0j6
0V7
1A6
1X6
1i6
0q2
1`2
065
0!>
1%5
0b4
1q=
1n5
0a2
1d"
1*-
0-.
1X<
0l<
1\7
1g6
1t7
1)5
1v=
0d2
1j2
1e"
0T+
1<+
1k+
1u+
1}+
0g#
09+
0;+
1_+
0^+
1`+
0h+
1j+
1*&
1$'
1~'
1z(
0s)
18+
1~,
1$.
1(/
1T0
1U0
0V0
1W0
1S0
1g!
0m2
0k+
1..
01/
1f!
1p4
1i2
1o2
1q2
0`2
1d2
0j2
0-<
0%<
0@=
0G=
1M5
0\=
0/<
01<
02<
0%5
1e
1#-
0`+
1i+
0x2
1d
0*&
0$'
0~'
0z(
1s)
0~,
0$.
0(/
0T0
0U0
1V0
0W0
1*/
1&.
0..
1"-
0*-
19+
1;+
0_+
1^+
1`+
0i+
1h+
0j+
1r+
0t+
1|+
0&,
1k+
1a+
0<+
1{'
1w(
1`2
1'.
1j+
1-<
1%<
1@=
1G=
0M5
1/<
11<
12<
0b2
0c2
1x2
0f2
1m2
0i2
0o2
0q2
0`2
0d2
1j2
0t2
1h2
0e2
1a2
0t7
0i6
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
0a+
0j+
0`+
0j2
0}+
0u+
0k+
1a+
1<+
0#-
0'.
0*/
12/
0&.
1..
0"-
1*-
16+
08+
0^+
1`+
0h+
1j+
0r+
1t+
0|+
1&,
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
1j2
1`2
1k+
1b2
0g2
1c2
0x2
1f2
0m2
0l5
1\=
1q2
0`2
1d2
0j2
1t2
0h2
1e2
0a2
zn
zm
zl
zk
zj
zi
zh
zg
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
0a+
0k+
1}+
1u+
1k+
1a+
09+
0;+
1_+
1#-
1'.
1+/
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
1i2
1o2
0n
0m
0l
0k
0j
0i
0h
0g
0`+
1i+
0<+
1`2
0j+
1s+
0a+
1j2
0t+
1%,
0k+
1h2
0&,
1)-
0u+
14/
1a2
0*-
1-.
0|=
0}+
1m2
0..
11/
0#-
1x2
02/
0'.
1g2
0+/
15/
#39500000
0!
0S
04!
08!
0o*
0:#
10>
#40000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
0]1
1\1
0q1
0p1
0o1
1n1
16/
1;1
0=1
0<1
0>1
1^2
1]2
1\2
0[2
1(3
1'3
1&3
0%3
0K4
042
162
152
172
1G0
0:/
1/0
0</
1K+
1#0
0;/
0<#
0G#
0H#
0K#
0Q#
0R#
1T#
1Z#
1[#
0\#
1`#
1E+
1F+
0\/
1=/
0E/
1G/
1R/
1W/
0Y/
1_/
1l/
1o/
1p/
1y/
0}/
1~/
1*0
0+0
1-0
1=0
0>0
1@0
1B0
0C0
0U*
1V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0z)
1{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
0=2
0B2
0[5
0E2
1'<
1U4
164
1R4
1X4
1V4
0S4
0T4
0Z4
194
0O4
073
083
182
1c=
0H=
0h3
0_3
1}3
0A<
0(<
0C=
0b=
0E3
1U3
0Y3
0B=
1a=
0P<
0a3
1w3
0b3
0c3
1f3
0">
0R=
0G"
0I"
0H"
1J"
0v)
0x)
1z)
0{)
1|)
0Q*
0S*
1U*
0V*
1W*
1>/
0/0
1\/
0=/
0#0
0!0
1q/
1Z/
0]/
0a#
1]#
0S#
1M#
1I#
1$0
100
1H0
0L!
0J!
0K!
1I!
0>2
1B2
082
1E2
0,0
1H/
0>/
0W*
0|)
1[3
0r2
0z=
1I4
0:4
1Y4
0W4
0L4
0w
0v
0u
1t
0$0
1]/
000
1@/
1l2
0w2
1>2
1N#
0h#
03/
1?/
1X#
1b#
1[/
1s/
0@/
1J/
0.0
074
165
1!>
0H4
0J4
004
0:2
0?2
1A2
0+%
1s%
19'
1c'
1%(
1*(
1_(
1k#
0?/
0S0
1q$
0s%
19&
1.'
0x(
1y(
1+)
1{*
0c#
0k#
19/
1K/
1l<
0D=
0^6
0W7
0T5
0~5
0G6
0e4
1%5
1h"
1f"
0(=
1D=
0\7
0g6
1{=
0r=
0)5
0v=
1b4
1e4
0F4
0N4
0e"
0)&
1*&
0#'
1$'
0{'
1~'
0w(
1z(
0s)
06+
18+
0},
1~,
0#.
1$.
0'/
1(/
1T0
1U0
0V0
1W0
1l#
15(
1c!
1e!
1$0
0l#
1g#
19+
1;+
0_+
1^+
1`+
0i+
1r+
1t+
0%,
1"-
1*-
0-.
1?&
0f!
1s9
0-<
179
0%<
1t7
0@=
1i6
0G=
1M5
1l5
0\=
1P:
0/<
1C;
01<
1G<
02<
0_<
0+6
1c
1a
1_<
0p4
0i2
0o2
0q2
0`2
0t2
0h2
0f2
0m2
0R7
0d
1r$
1..
01/
1&,
0)-
1j+
0s+
0`+
1#-
1u+
1a+
1<+
1)&
1{'
1#.
1'/
0r$
0x2
0a2
0j2
1`2
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
0t+
0*-
12/
0s9
0t7
0C;
0G<
0a+
1k+
1}+
1'.
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
1h2
1m2
0g2
zn
zm
zl
zk
zj
zi
zh
zg
1+/
0#-
0u+
#40500000
0!
0S
04!
08!
0o*
0:#
10>
#41000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1=1
1>1
0^2
0(3
062
072
0T#
0G0
1:/
0G/
0q/
1<#
1H#
1P#
0[#
1^#
0`#
1C+
0E+
0F+
0I+
0J+
0K+
1#0
0H/
0R/
0W/
1d/
1f/
0l/
1n/
0o/
1r/
0w/
0y/
1}/
0~/
1%0
1(0
0*0
0-0
0=0
1>0
1C0
0I0
1J0
0N0
1Q0
0O*
1P*
0j*
0t)
1u)
0J*
1S4
1=2
1H=
1r2
0'<
064
0P4
1Z4
0[4
1O4
043
173
183
1H5
1O5
1[5
0E2
1w2
1h3
1_3
0x=
0K<
1(<
0Q=
1C=
0p=
1r3
1E3
0U3
1Y3
0<<
0`=
1B=
1P<
1a3
0w3
0f3
1F<
0+<
1V=
0s=
1">
1R=
1G"
1H"
1v)
1Q*
0#0
1;/
1!0
0{/
1q/
0Z/
0J/
1G+
1a#
0]#
0s/
1L!
1K!
1E2
1R0
1e/
1/0
0[3
1F3
0r2
1z=
1?2
0V3
0I4
1:4
1:2
1w
1v
0C2
0n2
0B2
12$
0q$
1y'
0|'
1u(
0y(
1},
0"-
1*-
0u/
0b#
1H+
1c#
1e#
1k#
09/
0K/
0[/
1s/
0"0
1g/
1w*
1Q/
0^0
0e<
1(=
0C7
1o=
0b6
1r=
0P:
1f2
0m2
1J4
0u3
0b4
0q=
0e4
1F4
1N4
104
0:2
1\3
0h"
0.2
0'>
1k"
0($
03'
0]'
0y'
1|'
0u(
1y(
0},
02$
1Q$
0?&
1#'
09'
0c'
0%(
0*(
1/(
14(
0_(
0Q/
1u/
0$0
100
0H0
1X0
0<+
0k+
0}+
0'.
0+/
0g#
1h+
0j+
1|+
0&,
1"-
0*-
1&.
0..
1*/
02/
1\+
0c#
1d#
1f#
1h#
0k#
1S+
1w(
0c!
0#.
0X0
1`!
1]8
1j6
1V7
1C7
0o=
1b6
0r=
1P:
1e<
01=
1R7
079
1^6
1W7
1T5
1~5
0A6
0X6
1G6
055
1p4
0d2
1j2
0e2
1a2
0f2
1m2
0c2
1x2
0b2
1g2
0D3
1b4
0/5
0u=
065
1e4
0n5
0i6
0a
0d"
1h"
0f"
1l"
1C;
155
1^
0b"
1i"
1V+
1i#
1r)
1'+
09+
1]+
0;+
1_+
1<+
0)&
0#'
0'/
1g0
05(
1#-
0w(
0{'
0g!
1c!
0e!
1r!
0g0
1'.
0_!
1b!
0G5
0B5
0Z5
1i2
1o2
1s9
179
1G<
1+6
1i6
1t7
0e
0c
1a
1#
1Z"
1`+
0^+
1g+
0%
1`
1k+
1a+
1+/
1u+
1}+
14+
1s)
1^!
0`2
1q2
0h+
1q+
0j5
0M5
1!!
1d2
05+
08+
0T0
0r+
1{+
1k5
1\=
1t2
1?"
0|+
1!-
19+
0]+
1;+
16+
1p!
1e2
0"-
1%.
0i2
0o2
0l5
1n
0?"
1^+
0g+
1f2
0<+
0&.
1)/
0p!
0q2
1h+
0q+
1c2
0n
0*/
0d2
1r+
0{+
1b2
0t2
1|+
0!-
0e2
1"-
0%.
0f2
1&.
0)/
0c2
1*/
0b2
#41500000
0!
0S
04!
08!
0o*
0:#
10>
#42000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
0W+
1c+
1m+
1w+
1!,
1%-
1).
1-/
0=1
1<1
0>1
1^2
0]2
1(3
0'3
1+3
0m3
0G3
0v3
0H3
0J3
0n3
0q3
162
052
172
1G0
0:/
0q/
1T#
0G+
0/0
1</
1F/
1G/
0e/
150
090
0<#
0H#
0J#
1L#
0P#
1Q#
0Z#
0^#
1`#
0C+
1E+
1F+
1J+
1K+
1#0
0;/
0d/
0f/
0m/
0n/
0r/
0x/
1z/
1|/
0}/
1)0
1-0
1=0
0>0
0@0
0B0
1D0
1I0
0J0
1N0
0Q0
10/
1,.
1(-
1$,
1z+
1p+
1f+
0\+
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
0=2
1r2
0S4
1V3
1B2
0f=
0H=
1n2
0A=
1"<
1'<
164
1Q4
0]4
1P4
0X4
1T4
1[4
0O4
143
073
083
0O5
0[5
0E2
1x=
1K<
1}=
1Q=
1p=
1C3
0R3
0S3
1U3
0I=
0P<
0a3
1w3
1b3
1c3
0O3
0F<
1+<
0V=
1s=
0d3
0Z3
0=3
0e3
093
0p3
0t3
1D3
0G"
1I"
0H"
1v)
0w)
1x)
1Q*
0R*
1S*
1/0
0</
0\/
1=/
0#0
09+
0;+
0^+
1g+
0`+
1i+
0h+
1q+
1j+
0r+
1{+
1t+
0|+
1!-
1&,
0"-
1%.
1*-
0&.
1)/
1..
0*/
12/
1E0
0!0
1$0
1G+
0a#
1S#
0g/
000
0H+
0s/
1H0
0L!
1J!
0K!
0B2
182
1E2
0R0
1H/
1>/
1\/
0=/
0S*
0x)
1i2
1o2
1q2
1`2
1d2
0j2
1t2
0h2
1e2
0a2
1f2
0m2
1c2
0x2
1b2
0g2
0>3
1[3
0V3
1I4
0Y4
1.2
1u3
1:2
0w
0v
1u
0Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
0$0
0]/
100
1*/
1&.
1"-
1|+
1r+
0j+
1s+
1h+
1C2
0w2
0>2
082
1p#
0Q$
1x(
0y(
1T+
0V+
0f+
0p+
0z+
0$,
0(-
0,.
00/
0i#
0r)
0'+
0X#
1H+
0>/
0^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1W!
0b2
0c2
0f2
0e2
0t2
1j2
0d2
1]/
1@/
1J/
0w*
1S0
1^0
0t+
1%,
0k<
11=
0{=
1r=
1t3
1p3
193
1e3
1=3
1Z3
1d3
1G5
1B5
1Z5
1H4
0u3
1>2
0!!
1~
1}
1|
1{
1z
1y
1x
0h"
0l"
0i"
0?2
1'>
0%5
1h2
0k"
0@/
0T+
1V+
1f+
1p+
1z+
1$,
1(-
1,.
10/
0d#
0e#
0f#
0h#
0S+
19/
1?/
1K/
04+
0s)
0*/
02/
0&.
0..
0"-
0*-
0|+
0r+
1t+
0%,
0h+
1j+
0s+
1^+
0g+
1`+
0i+
0c!
0r!
0b!
1)&
0*&
1#'
0$'
1{'
0~'
1w(
0z(
1s)
1},
0~,
1#.
0$.
1'/
0(/
0U0
1V0
0W0
1e#
1h#
1S+
09/
0?/
0K/
0`!
0t3
0p3
093
0e3
0=3
0Z3
0d3
1/5
1q=
1u=
165
1n5
0F4
0N4
1j5
1M5
1b2
1g2
1c2
1x2
1f2
1m2
1e2
1t2
0h2
1d2
0j2
0q2
0`2
0a
0`
0#
1l"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0j+
1h+
0q+
0t+
0&,
0s9
1-<
079
1%<
0t7
1@=
0i6
1G=
0M5
0P:
1/<
0C;
11<
0G<
12<
0q=
065
0n5
1F4
1N4
0^
1b"
06+
15+
18+
0]/
0u/
000
0V+
0S0
1g#
19+
1;+
0_+
0+/
0'.
11/
0#-
1-.
1)-
1%,
1s+
1i+
1r!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1j2
0d2
1h2
1a2
1]/
1u/
100
1V+
1S0
16+
08+
0a+
0k+
0u+
0}+
1r+
0{+
1_!
1l5
0k5
0\=
1%5
0p4
0i2
0o2
1#
0~
0}
0|
0{
0z
0y
0x
z?"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1j+
1t+
1&,
1*-
1..
12/
0`+
0%5
0l5
1\=
0t2
1%
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
1*&
1$'
1~'
1z(
0s)
18+
1~,
1$.
1(/
1T0
1U0
0V0
1W0
06+
1|+
0!-
zp!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
0j2
0h2
0a2
0m2
0x2
0g2
1`2
0*&
0$'
0~'
0z(
1s)
08+
0~,
0$.
0(/
0T0
0U0
1V0
0W0
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
0-<
0%<
0@=
0G=
1M5
0\=
0/<
01<
02<
1l5
0e2
zn
1~
1}
1|
1{
1z
1y
1x
1"-
0%.
1-<
1%<
1@=
1G=
0M5
1\=
1/<
11<
12<
0n
0m
0l
0k
0j
0i
0h
0g
18+
0f2
08+
1&.
0)/
0\=
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
1\=
0c2
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
1*/
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
0b2
zn
zm
zl
zk
zj
zi
zh
zg
0n
0m
0l
0k
0j
0i
0h
0g
#42500000
0!
0S
04!
08!
0o*
0:#
10>
#43000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
0c+
0m+
0w+
0!,
0%-
0).
0-/
1>1
0^2
0(3
1m3
1G3
1v3
1H3
1J3
1n3
1q3
072
1G#
1H#
0L#
0T#
1V#
1Z#
1\#
0_#
0G0
1:/
0F/
0G/
1U/
0X/
0_/
1`/
1d/
1f/
1w/
1x/
1y/
0z/
0|/
1}/
0(0
0)0
1+0
0-0
0=0
1B0
0C0
0I0
1M0
0O0
00/
0,.
0(-
0$,
0z+
0p+
0f+
0O*
1P*
0t)
1u)
0U4
064
1]4
1S4
084
0T4
094
1;4
1=2
1f=
1H=
014
1g3
1A<
0,<
0x=
0K<
0r3
0C3
0E3
1R3
1S3
0U3
1`=
1I=
0a=
1P<
1a3
0c3
1f3
1F<
0j=
1U=
1d3
1Z3
1=3
1e3
193
1p3
1t3
1G"
0v)
1w)
0Q*
1R*
1#0
0^+
1`+
0i+
0h+
0j+
0r+
0t+
0|+
0&,
0"-
0*-
0&.
0..
0*/
02/
1!0
1{/
0H0
1W#
0I#
1L!
0E2
1,0
0H/
1S*
1x)
1q2
0`2
1d2
1j2
1t2
1h2
1e2
1a2
1f2
1m2
1c2
1x2
1b2
1g2
0[3
0F3
0^4
1L4
1w
0["
0\"
0]"
0^"
0_"
0`"
0a"
1$0
1j+
0s+
0l2
1w2
0N#
0h#
1"0
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0j2
0J/
1.0
1t+
0%,
174
165
0\3
0~
0}
0|
0{
0z
0y
0x
1?2
0A2
0h2
0p#
1v#
1($
13'
1]'
0/(
04(
0w(
1^+
0`+
0S0
0e#
0S+
1K/
1&,
0)-
0v#
1+%
09&
0.'
0{'
0+)
0{*
1h+
0j+
1c#
1h#
13/
0K/
1k<
0X<
0]8
0j6
0V7
1A6
1X6
1i6
0q2
1`2
1%5
1q=
1n5
0N4
0a2
1d"
1*-
0-.
1X<
0l<
1\7
1g6
1t7
1)5
1v=
0d2
1j2
0b4
065
0!>
1N4
1e"
0]/
0u/
0$0
000
0V+
1<+
1k+
1u+
1}+
1*&
1$'
1~'
1z(
0s)
18+
1~,
1$.
1(/
1T0
1U0
0V0
1W0
1g!
0m2
1]/
1u/
1$0
100
05/
1S0
0g#
09+
0;+
1_+
0^+
1`+
0h+
1j+
04/
0k+
1..
01/
1f!
0-<
0%<
0@=
0G=
1M5
0\=
0/<
01<
02<
1e
1#-
0%5
1p4
1i2
1o2
1q2
0`2
1d2
0j2
1|=
0x2
1d
1*/
1&.
0..
1"-
0*-
19+
1;+
0_+
1^+
1h+
0j+
1r+
0t+
1|+
0&,
1'.
1k+
1a+
0<+
0*&
0$'
1{'
0~'
1w(
0z(
1s)
0~,
0$.
0(/
0T0
0U0
1V0
0W0
0b2
0c2
1x2
0f2
1m2
0i2
0o2
0q2
0d2
1j2
0t2
1h2
0e2
1a2
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
0`+
1-<
1%<
0t7
1@=
0i6
1G=
0M5
1/<
11<
12<
0}+
0u+
0k+
1<+
0#-
0'.
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
1`2
0*/
12/
0&.
1..
0"-
1*-
16+
08+
0^+
1`+
0h+
1j+
0r+
1t+
0|+
1&,
zn
zm
zl
zk
zj
zi
zh
zg
0a+
1b2
0g2
1c2
0x2
1f2
0m2
0l5
1\=
1q2
0`2
1d2
0j2
1t2
0h2
1e2
0a2
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
1}+
1u+
1k+
1a+
09+
0;+
1_+
1#-
1'.
1+/
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
1i2
1o2
0n
0m
0l
0k
0j
0i
0h
0g
0`+
1i+
0<+
1`2
0j+
1s+
0a+
1j2
0t+
1%,
0k+
1h2
0&,
1)-
0u+
14/
1a2
0*-
1-.
0|=
0}+
1m2
0..
11/
0#-
1x2
02/
0'.
1g2
0+/
15/
#43500000
0!
0S
04!
08!
0o*
0:#
10>
#44000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
1]1
0q1
0p1
1o1
1=1
0>1
1^2
1]2
0\2
1(3
1'3
0&3
062
172
1T#
1G0
0:/
1F/
1G/
1;#
1<#
1>#
1?#
0G#
0H#
1L#
0Q#
0V#
0Z#
1[#
0\#
0`#
1@+
0E+
0F+
1I+
0J+
0K+
0#0
1;/
1R/
1Y/
0`/
0d/
0f/
1n/
1o/
0p/
0w/
0x/
0y/
1|/
0}/
1~/
0%0
1(0
0+0
1=0
1C0
0D0
1I0
0S*
1T*
1Q*
0R*
1O*
0P*
1j*
0x)
1y)
1v)
0w)
1t)
0u)
1J*
0S4
0=2
0f=
0H=
0M<
0'<
0d=
0_=
1U4
164
0]4
1X4
184
1T4
0Z4
194
1O4
003
173
183
0H5
1O5
1[5
1E2
0h3
0}3
1,<
1x=
1K<
0Q=
0C=
1b=
1r3
1C3
1E3
0S3
1U3
0Y3
1<<
0`=
1a=
0a3
0f3
1O3
0F<
0">
0R=
0G"
1H"
0v)
1x)
0y)
0z)
1{)
0Q*
1S*
0T*
0U*
1V*
0/0
1</
1#0
0;/
0E0
0!0
0{/
1q/
0$0
0G+
1a#
1]#
0W#
0S#
1I#
1B#
1H/
1H0
0L!
1K!
1B2
0E2
0,0
1/0
0</
0\/
1=/
1W*
1U*
0V*
1|)
1z)
0{)
1>3
1[3
1F3
0r2
1V3
0I4
0:4
1^4
1Y4
0L4
0u2
0w2
0w
1v
1$0
000
1l2
0B2
182
1J/
1D#
1N#
0h#
03/
1?/
1X#
1b#
0H+
1s/
0"0
0|)
0W*
1>/
1\/
0=/
0]/
100
0.0
0?2
0D2
074
165
1!>
0H4
0J4
1u3
0:2
1\3
0>2
082
0>/
1A2
1]/
0($
1/(
14(
0S0
1C$
0+%
1`%
1Y&
1@/
0c#
19/
0?/
1K/
1>2
1T$
0`%
19&
1.'
03'
0]'
0x(
1y(
1{*
1]8
0A6
0X6
1%5
0~8
1l<
0{<
0Q8
1b4
0F4
0N4
0d"
1h"
0l"
1g"
0@/
04=
1{<
0\7
0g6
1j6
1V7
1{=
0r=
0v=
0e"
1@/
0]/
0$0
000
1g#
19+
1;+
0_+
1|+
1&,
0)-
1"-
1*-
0-.
1i&
0)&
1*&
0#'
1$'
0{'
1~'
0w(
1z(
0s)
06+
18+
0},
1~,
0#.
1$.
0'/
1(/
1T0
1U0
0V0
1W0
15(
0C$
0g!
1c!
0r!
1d!
19'
0f!
0p4
0i2
0o2
0e2
0a2
0f2
0m2
0<8
1s9
0-<
179
0%<
1t7
0@=
1i6
0G=
1M5
1l5
0\=
1P:
0/<
1C;
01<
1G<
02<
0+6
1~8
0e
1b
1a
0#
1..
01/
0*-
1`+
0i+
0^6
0d
1#-
1}+
1<+
1#'
1{'
1w(
1#.
1'/
0x2
1m2
0`2
1j+
0s+
12/
079
0t7
0i6
0C;
0G<
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
1a+
0#-
1'.
0j2
0g2
1t+
0%,
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
1+/
1k+
0h2
zn
zm
zl
zk
zj
zi
zh
zg
0&,
1u+
1a2
0}+
#44500000
0!
0S
04!
08!
0o*
0:#
10>
#45000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1:1
0;1
0=1
0<1
1>1
0^2
0(3
032
142
162
152
072
0G0
1:/
0/0
1V/
1J+
1K+
0#0
0@+
0\/
1%0
0(0
1)0
1*0
0I0
0M0
0N0
0;#
0<#
1=#
0>#
0?#
1H#
0L#
1Q#
0T#
1V#
0[#
1`#
1F+
1>/
0F/
0G/
0o/
1x/
1,0
140
050
0=0
1?0
1@0
0B0
0C0
1P0
0O*
1P*
0j*
0t)
1u)
0J*
1=2
1B2
0%>
0O5
0[5
1E2
103
182
0<<
1`=
0I=
0B=
1F<
1j=
1V=
1M<
1'<
0y=
1d=
1_=
064
1]4
0X4
1S4
084
1Z4
0O4
083
0>2
1f=
1H=
1C=
0C3
0l2
0:=
1A=
1a3
0M3
0b3
1c3
1f3
0v2
1">
1R=
1G"
0I"
0H"
0J"
1K"
1v)
1Q*
1#0
0A0
180
0a#
0]#
1W#
1S#
0B#
0,0
1.0
1L!
0J!
0K!
0I!
1H!
0E2
0H/
1<3
0p2
1I4
1:4
0^4
0Y4
1u2
1l2
0A2
1w
0v
0u
0t
1s
1w2
0T$
1`%
09&
0i&
0.'
13'
1]'
0{'
1x(
0y(
0{*
1h+
0j+
100
0.0
0D#
0X#
0b#
1:0
0F0
0J/
14=
0{<
1\7
1<8
1g6
0j6
0V7
1t7
0{=
1r=
1v=
0d2
1j2
1A2
1D2
1H4
1J4
0@2
1P3
1e"
1?2
0|'
1}'
1t*
16+
09+
0;+
1_+
0H0
0'/
1*/
02/
1<0
0^0
1e#
1h#
1S+
09/
0K/
1)&
0Y&
05(
0|+
1&,
0@/
1D$
0`%
1i&
1.'
03'
0]'
1{'
0x(
1y(
1+)
0h+
1j+
000
0k+
09'
1f!
0e#
0h#
0S+
19/
1?/
1K/
1o=
0w=
0y5
0l5
1i2
1o2
1G<
0b2
1g2
0q=
065
0n5
1F4
1N4
0s9
1Q8
1+6
1e2
0a2
0|<
1{<
0<8
0g6
1j6
1V7
0t7
1{=
0r=
0)5
1d2
0j2
1^6
1d
0c"
1j"
0g"
0e"
0`+
1i+
1q=
165
1n5
0F4
0N4
0i&
1@/
1$0
0<0
1T+
0a+
0u+
0'.
0+/
0<+
0h!
1a!
0d!
0f!
1`2
0@/
0$0
1<0
0T+
1a+
1k+
1u+
1}+
1'.
0j+
1s+
1<8
0f
0d
0b
1_
0b"
0a+
1j2
0t+
1%,
0_!
0k+
1h2
0%
0&,
1)-
0u+
1a2
1*-
0}+
0m2
1#-
#45500000
0!
0S
04!
08!
0o*
0:#
10>
#46000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
1^1
0q1
1p1
1(2
0:1
1'2
1+2
171
0>1
1^2
0]2
1(3
0'3
0@4
132
0?4
0C4
002
172
1@+
1G0
0:/
0q/
1+0
080
1B#
0I#
0M#
1;0
0=#
1?#
1E#
1G#
0H#
1K#
0Q#
0V#
1Z#
1[#
1_#
0>/
1D/
0R/
1X/
0Y/
0n/
0x/
1z/
0|/
1}/
0~/
040
150
160
0@0
0P0
0Q*
1R*
1O*
0P*
0v)
1w)
1t)
0u)
003
0=2
1r2
0a=
1p2
0u2
1L4
1W4
0k2
1y=
0_=
0_4
0U4
164
0R4
1X4
184
0T4
0Z4
0;4
1>2
0S=
1h3
0g3
1}3
1Q=
1C3
0R3
1S3
0U3
1Y3
1:=
0A=
0W=
1b3
1v2
0G"
1N"
0K"
1v)
0w)
0x)
1y)
1Q*
0R*
0S*
1T*
0#0
1!0
1Z/
1]#
0W#
0S#
1I#
0N#
1h#
13/
0?/
0:0
0s/
0L!
1E!
0H!
1E2
0U*
1V*
1S*
0T*
0z)
1{)
1x)
0y)
0[3
0z=
0:4
1^4
1Y4
0L4
174
065
0!>
1@2
1:2
0w
0s
1p
1m#
0D$
1|'
0}'
1x(
0y(
0t*
1},
0"-
0*-
1-.
0u/
1{*
1'/
0*/
12/
0<0
1^0
05/
1S0
1c#
09/
0K/
1N#
0h#
03/
1?/
1X#
1[/
1"0
1z)
0{)
1|)
1U*
0V*
1W*
0d<
1|<
0o=
1w=
0{=
1r=
1y5
0P:
1f2
1m2
0v=
0G<
1b2
0g2
0%5
0b4
1F4
1N4
074
165
1!>
0H4
004
0\3
0h"
0j"
0W*
0|)
0..
11/
13'
1]'
0m#
1/$
1%(
1*(
0/(
04(
1_(
11)
1f#
1h#
0?/
0S0
0c#
1d#
1e#
1S+
1u/
1<0
1H0
0g#
19+
1;+
0_+
1^+
1`+
0i+
1h+
1j+
0s+
1r+
1t+
0%,
1|+
1&,
0)-
1"-
1*-
0-.
1&.
1..
01/
1*/
02/
0*&
0#'
0$'
0w(
1s)
0~,
0$.
0(/
0T0
0U0
1V0
0W0
1+/
15/
0#-
0z(
0~'
0c!
0a!
1x2
12/
0j6
0V7
1d<
0b<
0T5
0~5
1A6
1X6
0G6
0q4
0u=
065
1%5
1b4
0/5
0q=
0n5
1p4
0i2
0o2
0q2
0`2
0d2
0j2
0t2
0h2
0e2
0a2
0f2
0m2
0c2
0x2
0b2
1g2
1-<
179
1%<
1i6
0M5
1/<
11<
12<
1G=
1@=
0a
0_
1d"
1f"
1b"
0'.
02/
0..
0*-
0&,
0t+
0j+
0`+
0g2
1T+
0^+
1`+
0h+
1j+
0r+
1t+
0|+
1&,
0"-
1*-
0&.
1..
0*/
12/
0)&
1*&
1$'
0{'
1~'
1z(
0s)
06+
0},
1~,
0#.
1$.
0'/
1(/
1T0
1U0
0V0
1W0
1S0
1a+
1u+
0+/
15(
1c'
19'
1g!
1e!
1_!
1g2
1x2
1m2
1a2
1h2
1j2
1`2
1q2
0`2
1d2
0j2
1t2
0h2
1e2
0a2
1f2
0m2
1c2
0x2
1b2
0g2
1s9
0-<
0%<
1t7
0@=
0G=
1M5
1l5
1P:
0/<
1C;
01<
1G<
02<
0%5
0+6
0W7
0^6
1e
1c
1%
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
1y'
0|'
1u(
0x(
1)&
0*&
1#'
0$'
1{'
0~'
1w(
0z(
1s)
1},
0~,
1#.
0$.
1'/
0(/
0T0
0U0
1V0
0W0
1*/
02/
1&.
0..
1"-
0*-
1<+
1^+
0`+
1h+
0j+
1r+
0t+
1|+
0&,
1+/
1'.
1#-
1}+
1k+
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
0C7
1o=
0b6
1{=
0s9
1-<
079
1%<
0t7
1@=
0i6
1G=
0M5
0P:
1/<
0C;
11<
0G<
12<
0b2
1g2
0c2
1x2
0f2
1m2
0q2
1`2
0d2
1j2
0t2
1h2
0e2
1a2
0n
0m
0l
0k
0j
0i
0h
0g
zA"
z@"
zF"
zE"
zD"
z?"
zB"
zC"
0*/
12/
0+/
0&.
1..
0'.
0"-
1*-
0#-
16+
08+
0^+
1`+
0a+
0h+
1j+
0k+
0r+
1t+
0u+
0|+
1&,
0}+
1z(
0w(
1U0
1~'
0{'
1W0
zn!
zo!
zi!
zj!
zk!
zp!
zm!
zl!
1b2
0g2
1c2
0x2
1f2
0m2
0l5
1\=
1q2
0`2
1d2
0j2
1t2
0h2
1e2
0a2
0G=
1i6
0@=
1t7
zn
zm
zl
zk
zj
zi
zh
zg
0A"
0@"
0F"
0E"
0D"
0?"
0B"
0C"
1h+
0j+
1^+
0`+
1k+
1a+
09+
0;+
1_+
0<+
0n!
0o!
0i!
0j!
0k!
0p!
0m!
0l!
0d2
1j2
0q2
1`2
1i2
1o2
0n
0m
0l
0k
0j
0i
0h
0g
1A"
1@"
1`+
1n!
1o!
0`2
1m
1l
#46500000
0!
0S
04!
08!
0o*
0:#
10>
#47000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1b+
1l+
1>1
0^2
0(3
0l3
0?3
072
0G#
1H#
0K#
1V#
1\#
0_#
0@+
0G0
1:/
0D/
1E/
1R/
0U/
0X/
1_/
1a/
1f/
1w/
1x/
0z/
0}/
0+0
1=0
1>0
1@0
1C0
1p+
1f+
0O*
1P*
0t)
1u)
1U4
064
1R4
084
094
1;4
103
1=2
1S=
0c=
0h3
114
1g3
0A<
0?=
0K<
0r3
0C3
1R3
1U3
1a=
0a3
0w3
0b3
0f3
0p3
0t3
1G"
0v)
1w)
0Q*
1R*
1#0
0^+
1g+
0`+
1i+
0h+
1q+
1j+
0!0
1{/
0Z/
0V/
0H0
1W#
0I#
1L!
0E2
0S*
1T*
0x)
1y)
1q2
1`2
1d2
0j2
1[3
0F3
1z=
1%>
0^4
1L4
1w
1["
1\"
1$0
1r+
0j+
1s+
1h+
0N#
0f#
0h#
0X#
0[/
0"0
0z)
1{)
0U*
1V*
1]!
1\!
0t2
1j2
0d2
0t+
1%,
174
1u=
165
1H4
104
1\3
1~
1}
1W*
1|)
1h2
03'
0]'
1q)
1m#
0/$
09'
0c'
0%(
0*(
1/(
14(
0_(
01)
1h#
13/
0S0
1c#
0d#
0e#
0S+
0&,
1)-
1j6
1V7
0g5
0d<
1b<
1^6
1W7
1T5
1~5
0A6
0X6
1G6
1q4
065
0!>
1%5
0b4
1/5
1q=
1n5
1a2
0d"
0f"
0*-
1-.
0T+
0a+
0k+
1#-
1'.
1+/
0)&
1*&
0#'
1$'
0s)
0},
1~,
0#.
1$.
0'/
1(/
0V0
05/
1S0
0q)
05(
0y'
1|'
06+
18+
1T0
0g!
0e!
1m2
0..
11/
1s9
0-<
179
0%<
1M5
1P:
0/<
1C;
01<
1G<
02<
0%5
1g5
1+6
1C7
0o=
1l5
0\=
0e
0c
0#-
1x2
19+
1;+
0_+
0u(
1x(
1)&
0*&
1#'
0$'
1{'
0~'
1s)
1},
0~,
1#.
0$.
1'/
0(/
0T0
1V0
0W0
1*/
1&.
1..
01/
1"-
1*-
0-.
0r+
1{+
1t+
0%,
1|+
1&,
0)-
0'.
0i2
0o2
1b6
0{=
0s9
1-<
079
1%<
0t7
1@=
0M5
0P:
1/<
0C;
11<
0G<
12<
0b2
0c2
0x2
0f2
0m2
1t2
0h2
0e2
0a2
z@"
zA"
zF"
zE"
zD"
z?"
zB"
zC"
0*-
0&,
0|+
1!-
0..
02/
1`+
0i+
0*/
12/
0&.
1..
1'.
0"-
1*-
1#-
16+
08+
0h+
1j+
1r+
0{+
0t+
1%,
1u+
1|+
0!-
1&,
1}+
0z(
1w(
0U0
04/
1<+
zo!
zn!
zi!
zj!
zk!
zp!
zm!
zl!
1m2
1a2
1e2
1x2
1g2
0`2
0j+
1"-
1b2
0g2
1c2
0x2
1f2
0m2
0l5
1\=
1d2
0j2
0t2
1h2
0e2
0a2
1G=
0i6
1|=
zn
zm
zl
zk
zj
zi
zh
zg
1@"
0A"
0F"
0E"
0D"
0?"
0B"
0C"
1a+
0+/
0'.
0}+
0#-
15/
0"-
0&,
1)-
0|+
1j2
0f2
1^+
0g+
0`+
1i+
1}+
0u+
1k+
09+
0;+
1_+
1#-
1'.
05/
1+/
1o!
0n!
0i!
0j!
0k!
0p!
0m!
0l!
1f2
1a2
1e2
0k+
0*-
1-.
0q2
1`2
1i2
1o2
0n
1m
0l
0k
0j
0i
0h
0g
0@"
0}+
1`+
1j+
1h+
0q+
1m2
0<+
14/
0a+
0..
11/
0o!
0`2
0j2
0d2
0#-
0r+
0|=
1x2
0m
1k+
1a+
04/
02/
1t2
0'.
1|=
1g2
0+/
#47500000
0!
0S
04!
08!
0o*
0:#
10>
#48000000
1!
1S
14!
18!
1o*
1:#
00>
0_1
0^1
0]1
0\1
1[1
0q1
0p1
0o1
0n1
1m1
06/
1=1
0>1
1^2
1]2
1\2
1[2
0Z2
1(3
1'3
1&3
1%3
0$3
1K4
062
172
1G0
0:/
1D/
0E/
1<#
1>#
1F#
1G#
0H#
1K#
1R#
1U#
0V#
1^#
1_#
0`#
1@+
0F+
0J+
0K+
0#0
1;/
1J/
0R/
1T/
1W/
1`/
0a/
0f/
1j/
1n/
1o/
0w/
0x/
1y/
1z/
1|/
1-0
180
0=0
0C0
0W*
1X*
1U*
0V*
1S*
0T*
1Q*
0R*
1O*
0P*
1j*
0|)
1})
1z)
0{)
1x)
0y)
1v)
0w)
1t)
0u)
1J*
0=2
0S=
1c=
0'<
0d=
0`4
0U4
164
0R4
0V4
0M4
184
0[4
0;4
1O4
003
183
1O5
1[5
1E2
0?2
1h3
0|3
0_3
0,<
1?=
1K<
0&>
0Q=
0C=
1r3
1C3
0E3
0R3
0S3
0P<
0p2
1a3
1f3
0">
0R=
0G"
1H"
0v)
0x)
0z)
1|)
0})
0~)
1!*
0Q*
0S*
0U*
1W*
0X*
0Y*
1Z*
1/0
1#0
0;/
1:0
0{/
1q/
0c#
0h#
03/
1K/
0$0
1a#
0W#
1I#
1H0
0L!
1K!
0B2
0E2
1.0
0/0
1[*
1Y*
0Z*
1"*
1~)
0!*
0@2
1F3
0r2
1b4
165
1!>
0N4
0I4
1^4
0L4
0w
1v
1$0
100
0A2
1B2
1N#
1h#
1X#
1b#
1@/
000
0H0
1g#
1s/
0{*
1*/
12/
0<0
0S0
0^0
0"*
0[*
0m#
1y$
0.'
13'
1]'
0+)
0h+
1q+
0j+
074
065
0H4
0J4
0p4
0:2
1v=
0b2
0g2
1%5
1j"
1d<
0m<
1g6
0j6
0V7
1)5
1d2
1j2
1e"
1*&
1$'
1~'
1z(
18+
1~,
1$.
1(/
1T0
1U0
1W0
1+/
0y$
1P%
0|'
1}'
0s)
1t*
1"-
1*-
0-.
0V0
0{'
0},
0'/
0h#
0K/
1r+
1a!
0k+
1f!
0-<
0%<
0@=
0G=
0\=
0/<
01<
02<
1m<
00=
1o=
0w=
1M5
0y5
0f2
0m2
1t7
1P:
1G<
165
1N4
0t2
1_
0b"
1h"
1..
01/
1d
0@/
1<0
1H0
1#-
0_!
1c!
0x2
02/
0%
1a
zA"
z@"
z?"
zF"
zE"
zD"
zB"
zC"
1'.
1g2
zn!
zo!
zp!
zi!
zj!
zk!
zm!
zl!
0+/
zn
zm
zl
zk
zj
zi
zh
zg
#48500000
0!
0S
04!
08!
0o*
0:#
10>
#49000000
1!
1S
14!
18!
1o*
1:#
00>
1_1
1q1
1>1
0^2
0(3
072
1D#
0F#
0G#
1H#
1J#
0K#
1L#
1P#
0R#
0U#
0Z#
0\#
0@+
0I+
0G0
1:/
0D/
1E/
0W/
1X/
0_/
0`/
1w/
1x/
0z/
1}/
0%0
0-0
0>0
0?0
1I0
1M0
0O*
1P*
0j*
0t)
1u)
0J*
0D2
1`4
1U4
064
0Q4
1R4
0]4
0P4
1V4
1M4
1T4
194
103
1H5
1=2
1S=
0c=
1_3
0g3
1A<
1,<
0r3
0C3
1R3
0U3
1<<
1P<
1w3
1M3
0F<
0j=
1">
1R=
1G"
1v)
1Q*
0#0
1;/
1A0
1!0
1{/
1Z/
0H0
0I#
0P%
1]%
0)&
15(
1|+
1&,
0)-
1L!
1E2
0.0
1/0
0<3
0[3
0F3
0z=
1L4
10=
0z<
1s9
0+6
0e2
0a2
1w
1g"
0$0
0*-
1A2
0B2
1}+
0N#
1[/
1"0
1d!
1m2
1G$
0]%
1.'
03'
0]'
1{'
0x(
1y(
1h+
0q+
1j+
100
174
004
0\3
1b
0#-
0.=
1z<
0g6
1j6
1V7
0t7
1{=
0r=
0d2
0j2
0e"
13'
1]'
0w(
0t*
0^+
1g+
0`+
0G$
1g$
0#'
1%(
1*(
0/(
04(
1q*
1t+
0%,
19/
1K/
1k+
0f!
0j6
0V7
1i6
1y5
1q2
1`2
1.=
0&=
179
0T5
0~5
1A6
1X6
09=
0h2
0F4
0N4
1d"
1f"
0&,
0h+
1q+
0d
1@/
1]/
1$0
000
05(
1u+
0a+
1g!
1e!
1a2
1d2
0r+
1{+
1+6
1e
1c
0}+
1t2
0|+
1!-
1e2
0"-
1%.
1f2
1&.
0c2
#49500000
0!
0S
04!
08!
0o*
0:#
10>
#50000000
