

================================================================
== Vitis HLS Report for 'layer3_Pipeline_BIAS_LOOP'
================================================================
* Date:           Tue Aug 29 22:27:53 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BIAS_LOOP  |      513|      513|         3|          1|          1|   512|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 6 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln90"   --->   Operation 7 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i63 %sext_ln90_read"   --->   Operation 8 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_24, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %f"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%f_2 = load i10 %f" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 12 'load' 'f_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln90_cast" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 13 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_eq  i10 %f_2, i10 512" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 15 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln90 = add i10 %f_2, i10 1" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 16 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %_ZN7layer_39load_biasEP8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.exitStub" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 17 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln90 = store i10 %add_ln90, i10 %f" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 18 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [vhls_src/layer3_utils.cpp:92->vhls_src/layer3_layer3.cpp:52]   --->   Operation 19 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%f_cast = zext i10 %f_2" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 20 'zext' 'f_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 22 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%conv_bias_buf_addr = getelementptr i16 %conv_bias_buf, i64 0, i64 %f_cast" [vhls_src/layer3_utils.cpp:92->vhls_src/layer3_layer3.cpp:52]   --->   Operation 23 'getelementptr' 'conv_bias_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.23ns)   --->   "%store_ln92 = store i16 %wt_addr_read, i9 %conv_bias_buf_addr" [vhls_src/layer3_utils.cpp:92->vhls_src/layer3_layer3.cpp:52]   --->   Operation 24 'store' 'store_ln92' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [vhls_src/layer3_utils.cpp:90->vhls_src/layer3_layer3.cpp:52]   --->   Operation 25 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
f                      (alloca           ) [ 0100]
sext_ln90_read         (read             ) [ 0000]
sext_ln90_cast         (sext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
f_2                    (load             ) [ 0111]
wt_addr                (getelementptr    ) [ 0110]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln90              (icmp             ) [ 0110]
add_ln90               (add              ) [ 0000]
br_ln90                (br               ) [ 0000]
store_ln90             (store            ) [ 0000]
wt_addr_read           (read             ) [ 0101]
f_cast                 (zext             ) [ 0000]
speclooptripcount_ln90 (speclooptripcount) [ 0000]
specloopname_ln90      (specloopname     ) [ 0000]
conv_bias_buf_addr     (getelementptr    ) [ 0000]
store_ln92             (store            ) [ 0000]
br_ln90                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln90">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_bias_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="f_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln90_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="63" slack="0"/>
<pin id="54" dir="0" index="1" bw="63" slack="0"/>
<pin id="55" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln90_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="wt_addr_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="1"/>
<pin id="61" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="conv_bias_buf_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="0"/>
<pin id="67" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_buf_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln92_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="1"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln90_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="63" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="f_2_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="wt_addr_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="63" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln90_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln90_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln90_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="f_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="2"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="f_cast/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="f_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="122" class="1005" name="f_2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="2"/>
<pin id="124" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="f_2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="wt_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln90_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="136" class="1005" name="wt_addr_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="76" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="118"><net_src comp="48" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="125"><net_src comp="85" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="130"><net_src comp="88" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="135"><net_src comp="94" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="58" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="70" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_bias_buf | {3 }
 - Input state : 
	Port: layer3_Pipeline_BIAS_LOOP : wt | {2 }
	Port: layer3_Pipeline_BIAS_LOOP : sext_ln90 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		f_2 : 1
		wt_addr : 1
		icmp_ln90 : 2
		add_ln90 : 2
		br_ln90 : 3
		store_ln90 : 3
	State 2
	State 3
		conv_bias_buf_addr : 1
		store_ln92 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln90_fu_94      |    0    |    17   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln90_fu_100      |    0    |    17   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln90_read_read_fu_52 |    0    |    0    |
|          |  wt_addr_read_read_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln90_cast_fu_76   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       f_cast_fu_111       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    34   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     f_2_reg_122    |   10   |
|      f_reg_115     |   10   |
|  icmp_ln90_reg_132 |    1   |
|wt_addr_read_reg_136|   16   |
|   wt_addr_reg_127  |   16   |
+--------------------+--------+
|        Total       |   53   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   53   |    -   |
+-----------+--------+--------+
|   Total   |   53   |   34   |
+-----------+--------+--------+
