### Please refer to the 2023_VLSI_HW1.pdf & HW1_111063517_report.pdf for details.

# **HW1 : Inverter simulation**  

  #### In this assignment, I will design the size of the inverter and perform simulations using 180nm and 14nm process technologies. The simulations will be simulated under three process corners (TT, SS, FF). Design the transfer curve with ğ‘‰ğ·ğ· = 1ğ‘‰ and transition point ğ‘‰ğ‘€ = 0.5ğ‘‰ğ·ğ·. (ğ‘‰ğ‘œğ‘¢ğ‘¡ = 0.5ğ‘‰ğ·ğ·@ğ‘‰ğ‘–ğ‘› = 0.5ğ‘‰ğ·ğ·)

  ## 180nm
### Specification
###### VDD = 1V  
###### NMOS : (W/L) = 1um/0.18um  

### Result
| Corner | PMOS size (W/L) |
| -----  |     --------    |
|  TT    |    5.4u/0.18u   |
|  SS    |    4.4u/0.18u   |
|  FF    |    5.4u/0.18u   |



  ## 14nm
### Specification
###### VDD = 0.8V  

### Result
| Corner |     NMOS fin    |     PMOS fin    |
| -----  |     --------    |     --------    |
|  TT    |        2        |        2        |        
|  SS    |        6        |        5        | 
|  FF    |        2        |        2        | 



## Compare
#####  Since the number of fins can be adjusted in the 14nm process, it is more challenging to find the Vm. In the 180nm process, the inverter achieves better output waveforms in the FF corner, whereas in the 14nm process, the output waveform is better restored to the input in the SS corner. This suggests that with larger process technologies, the components need to operate at high voltage and low temperature, while as the process size shrinks, better performance is achieved at low voltage and high temperature.
###### å› ä½¿ç”¨ 14nm çš„è£½ç¨‹å¯èª¿æ•´çš„æ˜¯ fin çš„æ•¸é‡ï¼Œæ‰€ä»¥åœ¨èª¿æ•´ Vm æ™‚æœƒè¼ƒé›£å°‡æ•¸å€¼èª¿æ•´åˆ°æ¥è¿‘çš„å€¼ã€‚åœ¨ 180nm æ™‚ï¼Œinverter åœ¨ FF corner å¯ä»¥é”åˆ°è¼ƒä½³çš„è¼¸å‡ºæ³¢å‹ï¼Œè€Œ 14nm çš„å‰‡ç›¸åï¼Œåœ¨ SS corner çš„è¼¸å‡ºæ³¢å‹è¼ƒè¼ƒé‚„åŸè¼¸å…¥ï¼Œç”±æ­¤æ¨æ¸¬ï¼Œè¼ƒå¤§çš„è£½ç¨‹ä¸‹ï¼Œå…ƒä»¶éœ€è¦åœ¨é«˜é›»å£“ã€ä½æº«é‹ä½œï¼Œè€Œè£½æˆç¸®å°å¾Œè®Šæˆåœ¨ä½é›»å£“ã€é«˜æº«æ™‚æœ‰è¼ƒä½³çš„æ•ˆèƒ½ã€‚
