
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module Equiv</title>
<meta name="description" content="Documentation of Coq module Equiv" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module Equiv</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html">PeanoNat</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.FunctionalExtensionality.html">Logic</a></span>.<span class="vernacular">FunctionalExtensionality</span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html">Expr</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html">ExprPath</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html">Spec</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html">TypeSystem</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat">Nat</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Compare_dec.html">Compare_dec</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr">Expr</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath">ExprPath</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec">Spec</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem">TypeSystem</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Module</span><span class="id"> </span><span id="Equiv" class="id"><a name="Equiv" class="">Equiv</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Equiv.synth_determine" class="id"><a name="Equiv.synth_determine" class="" title="Equiv.synth_determine not a defined object.
">synth_determine</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:1" class="id"><a name="e:1" class="">e</a></span><span class="id">,</span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:2" class="id"><a name="f:2" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.Equiv.html#e:1">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:1">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#f:2">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> repeat</span><span class="id"> existsHyp;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e1</span>) (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e2</span>))<span class="gallina-kwd"> as</span><span class="id"> [[H1</span><span class="id"> H2]|[H1</span><span class="id"> H2]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H2</span>). <span class="id">eexists</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H2</span>). <span class="id">eexists</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e1</span>) (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e2</span>))<span class="gallina-kwd"> as</span><span class="id"> [[H1</span><span class="id"> H2]|[H1</span><span class="id"> H2]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Compare_dec.html#le_gt_dec">le_gt_dec</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e</span>)<span class="id"> op</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> l</span>). <span class="id">eexists</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.LAssignS">LAssignS</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> eexists</span>. <span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.RAssignS">RAssignS</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e2</span>) (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e3</span>))<span class="gallina-kwd"> as</span><span class="id"> [[H2</span><span class="id"> H3]|[H2</span><span class="id"> H3]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H3</span>). <span class="id">eexists</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.LCondS">LCondS</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H3</span>). <span class="id">eexists</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.RCondS">RCondS</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> assert</span> (<span class="id">Hfs:</span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="fs:8" class="id"><span id="fs:3" class="id"><a name="fs:8" class="">fs</a></span></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#fs:3">fs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> args</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:9" class="id"><span id="n:4" class="id"><a name="n:9" class="">n</a></span></span><span class="id"> </span><span id="e:10" class="id"><span id="e:5" class="id"><a name="e:10" class="">e</a></span></span><span class="id"> </span><span id="t:11" class="id"><span id="t:6" class="id"><a name="t:11" class="">t</a></span></span><span class="id"> </span><span id="f:12" class="id"><span id="f:7" class="id"><a name="f:12" class="">f</a></span></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#n:4">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:5">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Lists.ListDef.html#map">map</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> args</span>)<span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#n:4">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#t:6">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#fs:3">fs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#n:4">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:7">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#e:5">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:6">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#f:7">f</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> induction</span><span class="id"> args</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> eexists</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>. <span class="id">split</span>. <span class="id">reflexivity</span>. <span class="id">intros</span><span class="id"> [];</span><span class="id"> intros;</span><span class="id"> discriminate</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> edestruct</span><span class="id"> IHargs</span>. <span class="id">intros</span>. <span class="id">destruct</span> (<span class="id">H</span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#S">S</a></span><span class="id"> n</span>)<span class="id"> e</span><span class="id"> H0</span>). <span class="gallina-kwd">exists</span><span class="id"> x</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> H0</span>. <span class="id">destruct</span> (<span class="id">H</span><span class="id"> 0</span><span class="id"> a</span>). <span class="id">reflexivity</span>. <span class="gallina-kwd">exists</span> (<span class="id">x0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">x</span>). <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">--</span><span class="id"> simpl</span>. <span class="id">rewrite</span><span class="id"> H0</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">--</span><span class="id"> intros</span>. <span class="id">destruct</span><span class="id"> n</span>. <span class="id">inv</span><span class="id"> H3</span>. <span class="id">inv</span><span class="id"> H4</span>. <span class="id">inv</span><span class="id"> H5</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">simpl</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span><span class="id"> Hfs</span><span class="gallina-kwd"> as</span><span class="id"> [fs</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">eexists</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ConcatS">ConcatS</a></span><span class="gallina-kwd"> with</span> (<span class="id">ts</span><span class="id"> :=</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Lists.ListDef.html#map">map</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> args</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> symmetry</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#length_map">length_map</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> symmetry</span>. <span class="id">eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Equiv.synth_must_be_determine" class="id"><a name="Equiv.synth_must_be_determine" class="" title="Equiv.synth_must_be_determine not a defined object.
">synth_must_be_determine</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:13" class="id"><a name="e:13" class="">e</a></span><span class="id"> </span><span id="t:14" class="id"><a name="t:14" class="">t</a></span><span class="id"> </span><span id="f:15" class="id"><a name="f:15" class="">f</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Equiv.html#e:13">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:14">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#f:15">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:14">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:13">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Equiv.html#f:15">f</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:13">e</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">splitAnd</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_determine">synth_determine</a></span><span class="id"> e</span>). <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_inj">synth_inj</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> rewrite</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_root">synth_root</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>). <span class="id">subst</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Equiv.synth_check_determine_order" class="id"><a name="Equiv.synth_check_determine_order" class="" title="Equiv.synth_check_determine_order not a defined object.
">synth_check_determine_order</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e1:16" class="id"><a name="e1:16" class="">e1</a></span><span class="id"> </span><span id="e2:17" class="id"><a name="e2:17" class="">e2</a></span><span class="id"> </span><span id="t1:18" class="id"><a name="t1:18" class="">t1</a></span><span class="id"> </span><span id="t2:19" class="id"><a name="t2:19" class="">t2</a></span><span class="id"> </span><span id="f1:20" class="id"><a name="f1:20" class="">f1</a></span><span class="id"> </span><span id="f2:21" class="id"><a name="f2:21" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Equiv.html#e1:16">e1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#t1:18">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#f1:20">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#e2:17">e2</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.Equiv.html#t2:19">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.Equiv.html#f2:21">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#t2:19">t2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.Equiv.html#t1:18">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e2:17">e2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e1:16">e1</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_must_be_determine">synth_must_be_determine</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<span class="gallina-kwd"> as</span><span class="id"> [Ht</span><span class="id"> Hf]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">subst</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_determine">synth_determine</a></span><span class="id"> e2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_order">synth_check_order</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span>)<span class="gallina-kwd"> in</span><span class="id"> H0</span>. <span class="id">apply</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_trans">le_trans</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H1</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Equiv.synth_and_order" class="id"><a name="Equiv.synth_and_order" class="" title="Equiv.synth_and_order not a defined object.
">synth_and_order</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:22" class="id"><a name="e:22" class="">e</a></span><span class="id"> </span><span id="f:23" class="id"><a name="f:23" class="">f</a></span><span class="id"> </span><span id="t:24" class="id"><a name="t:24" class="">t</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Equiv.html#e:22">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:24">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.Equiv.html#f:23">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:24">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:22">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:22">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:24">t</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_antisymm">le_antisymm</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.always_synth">always_synth</a></span><span class="id"> e</span>)<span class="gallina-kwd"> as</span><span class="id"> [t1</span><span class="id"> [f1</span><span class="id"> H1]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_must_be_determine">synth_must_be_determine</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">subst</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_order">synth_check_order</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _gen_rel</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> ?e1</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> F:</span><span class="id"> ?e2</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> nH</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">nH:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e1</span>)<span class="gallina-kwd"> by</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_check_determine_order">synth_check_determine_order</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> F</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_refl">le_refl</a></span><span class="id"> _</span>))<span class="id">;</span><span class="id"> try</span><span class="id"> antisym</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> F:</span><span class="id"> ?t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> ?e</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> nH</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">nH:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">t</span>)<span class="gallina-kwd"> by</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_and_order">synth_and_order</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> F</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _ts_gen</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?f</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_must_be_determine">synth_must_be_determine</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<span class="id">;</span><span class="id"> subst;</span><span class="id"> clear</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?f</span><span class="id"> |-</span> <span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_root">check_root</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">He:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> ?e,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">Ht:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> ?t,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">Hf:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> ?f</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> He</span><span class="id"> Ht</span><span class="id"> Hf</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> rewrite</span><span class="id"> H</span><span class="gallina-kwd"> in</span><span class="id"> *</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Equiv.spec_implies_ts" class="id"><a name="Equiv.spec_implies_ts" class="" title="Equiv.spec_implies_ts not a defined object.
">spec_implies_ts</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="e:25" class="id"><a name="e:25" class="">e</a></span><span class="id"> </span><span id="f:26" class="id"><a name="f:26" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:25">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:26">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#e:25">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:25">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:25">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:26">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="f1:28" class="id"><span id="f1:27" class="id"><a name="f1:28" class="">f1</a></span></span><span class="id">,</span><span class="id"> e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#f1:27">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#f1:27">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> e</span><span class="id"> f</span>). <span class="id">{</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.FunctionalExtensionality.html#functional_extensionality">functional_extensionality</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> x</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path_ind">path_ind</a></span><span class="id">;</span><span class="id"> prop_split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> prop_gen_eq</span>. <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> e</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_must_be_determine">synth_must_be_determine</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>). <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> exfalso</span>. <span class="id">apply</span><span class="id"> n</span>. <span class="id">constructor</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> e</span> (<span class="id">x0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_chunk">IsPath_chunk</a></span><span class="gallina-kwd"> in</span><span class="id"> i</span>. <span class="id">destruct</span><span class="id"> i</span><span class="gallina-kwd"> as</span><span class="id"> [e'</span><span class="id"> [Hse</span><span class="id"> Hp]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> e</span><span class="id"> x0</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> destruct</span> (<span class="id">n</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hse</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_sub_expr">synth_sub_expr</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> Hse</span>)<span class="gallina-kwd"> as</span><span class="id"> [t'</span><span class="id"> [f'</span><span class="id"> [[H3|H3]</span><span class="id"> H4]]];</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> H4;</span><span class="id"> specialize</span> (<span class="id">H4</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_nil_r">app_nil_r</a></span><span class="gallina-kwd"> in</span><span class="id"> H4;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> H4;</span><span class="id"> destruct</span><span class="id"> e';</span><span class="id"> inv</span><span class="id"> Hp;</span><span class="id"> inv_ts;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><span class="id"> repeat</span><span class="id"> prop_gen_eq;</span><span class="id"> repeat</span><span class="id"> splitMax;</span><span class="id"> try</span><span class="id"> _gen_rel;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> gen_nth;</span><span class="id"> repeat</span><span class="id"> _ts_gen;</span><span class="id"> congruence</span><span class="id"> ||</span><span class="id"> lia</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id">f1</span> (<span class="id">x0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>))<span class="id"> eqn:Hf;</span><span class="id"> auto</span>. <span class="id">destruct</span><span class="id"> n</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_f_path">synth_f_path</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">}</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_determine">synth_determine</a></span><span class="id"> e</span>). <span class="id">rewrite</span><span class="id"> &lt;-</span> (<span class="id">H0</span><span class="id"> _</span><span class="id"> H1</span>). <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Equiv.ts_implies_spec" class="id"><a name="Equiv.ts_implies_spec" class="" title="Equiv.ts_implies_spec not a defined object.
">ts_implies_spec</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:29" class="id"><a name="e:29" class="">e</a></span><span class="id"> </span><span id="f:30" class="id"><a name="f:30" class="">f</a></span><span class="id"> </span><span id="t:31" class="id"><a name="t:31" class="">t</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:29">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Equiv.html#t:31">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:29">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:30">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:29">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:30">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _ts_spec</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">?p</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> ?f</span> (<span class="id">?p</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">?x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Hpx:</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> e</span> (<span class="id">p</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>))<span class="gallina-kwd"> by</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_chunk">IsPath_chunk</a></span><span class="id">;</span><span class="id"> eexists;</span><span class="id"> split;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">[apply</span><span class="id"> H</span><span class="id"> |</span><span class="id"> econstructor;</span><span class="id"> try</span><span class="id"> eassumption;</span><span class="id"> constructor]</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Hp:</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> e</span><span class="id"> p</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> _</span><span class="id"> _,</span><span class="id"> F:</span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> F</span><span class="gallina-kwd"> in</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _,</span> <span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> ?f</span> (<span class="id">?p</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">?x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>)<span class="gallina-kwd"> as</span><span class="id"> HNil;</span><span class="id"> rewrite</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_nil_r">app_nil_r</a></span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">x</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="gallina-kwd"> as</span><span class="id"> Hx</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _crunch_ts_imp_spec</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_sub_expr">synth_sub_expr</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> F</span>)<span class="gallina-kwd"> as</span><span class="id"> [t'</span><span class="id"> [f'</span><span class="id"> [[H3|H3]</span><span class="id"> H4]]];</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> _ts_spec;</span><span class="id"> inv_ts;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><span class="id"> repeat</span><span class="id"> gen_nth;</span><span class="id"> repeat</span><span class="id"> splitMax;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> _gen_rel;</span><span class="id"> repeat</span><span class="id"> _ts_gen;</span><span class="id"> congruence</span><span class="id"> ||</span><span class="id"> lia</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> e</span><span class="id"> f</span>. <span class="id">assert</span> (<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:33" class="id"><span id="p:32" class="id"><a name="p:33" class="">p</a></span></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> e</span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#p:32">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> e</span><span class="id"> f</span>)<span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#p:32">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id">f</span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#p:32">p</a></span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> intros;</span><span class="id"> unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id">;</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> e</span><span class="id"> p</span>)<span class="id">;</span><span class="id"> firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> autounfold</span><span class="gallina-kwd"> with</span><span class="id"> Spec</span>. <span class="id">repeat</span><span class="id"> split;</span><span class="id"> intros;</span><span class="id"> try</span><span class="id"> _crunch_ts_imp_spec</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.synth_must_be_determine">synth_must_be_determine</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>)<span class="id">;</span><span class="id"> specialize</span> (<span class="id">H</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.P_Empty">P_Empty</a></span><span class="id"> _</span>))<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Equiv.ts_equiv_spec" class="id"><a name="Equiv.ts_equiv_spec" class="" title="Equiv.ts_equiv_spec not a defined object.
">ts_equiv_spec</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:34" class="id"><a name="e:34" class="">e</a></span><span class="id"> </span><span id="f:35" class="id"><a name="f:35" class="">f</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:34">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:35">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Equiv.html#e:34">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:34">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#e:34">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#f:35">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.spec_implies_ts">spec_implies_ts</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.Equiv.html#Equiv.ts_implies_spec">ts_implies_spec</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.Equiv.html#Equiv">Equiv</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
