@W: MT462 :"c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v":8:0:8:5|Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@W: MT462 :"c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v":8:0:8:5|Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@W: MT532 :"c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v":8:0:8:5|Found signal identified as System clock which controls 51 sequential elements including clock_divider_100_1.counter[6:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT462 :"c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v":8:0:8:5|Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@W: MT462 :"c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v":8:0:8:5|Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
