TJ Kim
HW 2 Submission

Multiplexor Behavioral
<pre>
in0 in1 in2 in3| address0 address1 | out
 0   0   0   0 |     0      0      | 0
 0   0   0   0 |     0      1      | 0
 0   0   0   0 |     1      0      | 0
 0   0   0   0 |     1      1      | 0
 0   0   0   1 |     0      0      | 0
 0   0   0   1 |     0      1      | 0
 0   0   0   1 |     1      0      | 0
 0   0   0   1 |     1      1      | 1
 0   0   1   0 |     0      0      | 0
 0   0   1   0 |     0      1      | 1
 0   0   1   0 |     1      0      | 0
 0   0   1   0 |     1      1      | 0
 0   0   1   1 |     0      0      | 0
 0   0   1   1 |     0      1      | 1
 0   0   1   1 |     1      0      | 0
 0   0   1   1 |     1      1      | 1
 0   1   0   0 |     0      0      | 0
 0   1   0   0 |     0      1      | 0
 0   1   0   0 |     1      0      | 1
 0   1   0   0 |     1      1      | 0
 0   1   0   1 |     0      0      | 0
 0   1   0   1 |     0      1      | 0
 0   1   0   1 |     1      0      | 1
 0   1   0   1 |     1      1      | 1
 0   1   1   0 |     0      0      | 0
 0   1   1   0 |     0      1      | 1
 0   1   1   0 |     1      0      | 1
 0   1   1   0 |     1      1      | 0
 0   1   1   1 |     0      0      | 0
 0   1   1   1 |     0      1      | 1
 0   1   1   1 |     1      0      | 1
 0   1   1   1 |     1      1      | 1
 1   0   0   0 |     0      0      | 1
 1   0   0   0 |     0      1      | 0
 1   0   0   0 |     1      0      | 0
 1   0   0   0 |     1      1      | 0
 1   0   0   1 |     0      0      | 1
 1   0   0   1 |     0      1      | 0
 1   0   0   1 |     1      0      | 0
 1   0   0   1 |     1      1      | 1
 1   0   1   0 |     0      0      | 1
 1   0   1   0 |     0      1      | 1
 1   0   1   0 |     1      0      | 0
 1   0   1   0 |     1      1      | 0
 1   0   1   1 |     0      0      | 1
 1   0   1   1 |     0      1      | 1
 1   0   1   1 |     1      0      | 0
 1   0   1   1 |     1      1      | 1
 1   1   0   0 |     0      0      | 1
 1   1   0   0 |     0      1      | 0
 1   1   0   0 |     1      0      | 1
 1   1   0   0 |     1      1      | 0
 1   1   0   1 |     0      0      | 1
 1   1   0   1 |     0      1      | 0
 1   1   0   1 |     1      0      | 1
 1   1   0   1 |     1      1      | 1
 1   1   1   0 |     0      0      | 1
 1   1   1   0 |     0      1      | 1
 1   1   1   0 |     1      0      | 1
 1   1   1   0 |     1      1      | 0
 1   1   1   1 |     0      0      | 1
 1   1   1   1 |     0      1      | 1
 1   1   1   1 |     1      0      | 1
 1   1   1   1 |     1      1      | 1
</pre>

Multiplexer Structural
<pre>
 0   0   0   0 |     0      0      | 0
 0   0   0   0 |     0      1      | 0
 0   0   0   0 |     1      0      | 0
 0   0   0   0 |     1      1      | 0
 0   0   0   1 |     0      0      | 0
 0   0   0   1 |     0      1      | 0
 0   0   0   1 |     1      0      | 0
 0   0   0   1 |     1      1      | 1
 0   0   1   0 |     0      0      | 0
 0   0   1   0 |     0      1      | 1
 0   0   1   0 |     1      0      | 0
 0   0   1   0 |     1      1      | 0
 0   0   1   1 |     0      0      | 0
 0   0   1   1 |     0      1      | 1
 0   0   1   1 |     1      0      | 0
 0   0   1   1 |     1      1      | 1
 0   1   0   0 |     0      0      | 0
 0   1   0   0 |     0      1      | 0
 0   1   0   0 |     1      0      | 1
 0   1   0   0 |     1      1      | 0
 0   1   0   1 |     0      0      | 0
 0   1   0   1 |     0      1      | 0
 0   1   0   1 |     1      0      | 1
 0   1   0   1 |     1      1      | 1
 0   1   1   0 |     0      0      | 0
 0   1   1   0 |     0      1      | 1
 0   1   1   0 |     1      0      | 1
 0   1   1   0 |     1      1      | 0
 0   1   1   1 |     0      0      | 0
 0   1   1   1 |     0      1      | 1
 0   1   1   1 |     1      0      | 1
 0   1   1   1 |     1      1      | 1
 1   0   0   0 |     0      0      | 1
 1   0   0   0 |     0      1      | 0
 1   0   0   0 |     1      0      | 0
 1   0   0   0 |     1      1      | 0
 1   0   0   1 |     0      0      | 1
 1   0   0   1 |     0      1      | 0
 1   0   0   1 |     1      0      | 0
 1   0   0   1 |     1      1      | 1
 1   0   1   0 |     0      0      | 1
 1   0   1   0 |     0      1      | 1
 1   0   1   0 |     1      0      | 0
 1   0   1   0 |     1      1      | 0
 1   0   1   1 |     0      0      | 1
 1   0   1   1 |     0      1      | 1
 1   0   1   1 |     1      0      | 0
 1   0   1   1 |     1      1      | 1
 1   1   0   0 |     0      0      | 1
 1   1   0   0 |     0      1      | 0
 1   1   0   0 |     1      0      | 1
 1   1   0   0 |     1      1      | 0
 1   1   0   1 |     0      0      | 1
 1   1   0   1 |     0      1      | 0
 1   1   0   1 |     1      0      | 1
 1   1   0   1 |     1      1      | 1
 1   1   1   0 |     0      0      | 1
 1   1   1   0 |     0      1      | 1
 1   1   1   0 |     1      0      | 1
 1   1   1   0 |     1      1      | 0
 1   1   1   1 |     0      0      | 1
 1   1   1   1 |     0      1      | 1
 1   1   1   1 |     1      0      | 1
 1   1   1   1 |     1      1      | 1
</pre>

Multiplex Timing Diagram
![Multiplexer Timing Diagram](multiplexer.png)


Adder Behavioral
<pre>
A  B  C_in|  S  C_out
0  0   0  |  0  0
1  0   0  |  1  0
0  1   0  |  1  0
0  0   1  |  1  0
1  1   0  |  0  1
1  0   1  |  0  1
0  1   1  |  0  1
1  1   1  |  1  1
</pre>

Adder Structural
<pre>
A  B  C_in|  S  C_out
0  0   0  |  0  0
1  0   0  |  1  0
0  1   0  |  1  0
0  0   1  |  1  0
1  1   0  |  0  1
1  0   1  |  0  1
0  1   1  |  0  1
1  1   1  |  1  1
</pre>

Adder Timing Diagram
![Adder Timing Diagram](adder.png)


Decoder Behavioral
<pre>
En A0 A1| O0 O1 O2 O3 | Expected Output
0  0  0 |  0  0  0  0 | All false
0  1  0 |  0  0  0  0 | All false
0  0  1 |  0  0  0  0 | All false
0  1  1 |  0  0  0  0 | All false
1  0  0 |  1  0  0  0 | O0 Only
1  1  0 |  0  1  0  0 | O1 Only
1  0  1 |  0  0  1  0 | O2 Only
1  1  1 |  0  0  0  1 | O3 Only
</pre>

Decoder Structural
<pre>
En A0 A1| O0 O1 O2 O3 | Expected Output
0  0  0 |  0  0  0  0 | All false
0  1  0 |  0  0  0  0 | All false
0  0  1 |  0  0  0  0 | All false
0  1  1 |  0  0  0  0 | All false
1  0  0 |  1  0  0  0 | O0 Only
1  1  0 |  0  1  0  0 | O1 Only
1  0  1 |  0  0  1  0 | O2 Only
1  1  1 |  0  0  0  1 | O3 Only
</pre>

Decoder Timing Diagram
![Decoder Timing Diagram](decoder.png)
