Search.setIndex({"docnames": ["index", "xc2c/bitstream", "xc2c/index", "xc2c/intro", "xc2c/jtag", "xc2c/structure", "xc9500/bitstream-xc9500", "xc9500/bitstream-xc9500xl", "xc9500/index", "xc9500/intro", "xc9500/jtag", "xc9500/structure", "xpla3/bitstream", "xpla3/index", "xpla3/intro", "xpla3/jtag", "xpla3/structure"], "filenames": ["index.rst", "xc2c/bitstream.rst", "xc2c/index.rst", "xc2c/intro.rst", "xc2c/jtag.rst", "xc2c/structure.rst", "xc9500/bitstream-xc9500.rst", "xc9500/bitstream-xc9500xl.rst", "xc9500/index.rst", "xc9500/intro.rst", "xc9500/jtag.rst", "xc9500/structure.rst", "xpla3/bitstream.rst", "xpla3/index.rst", "xpla3/intro.rst", "xpla3/jtag.rst", "xpla3/structure.rst"], "titles": ["Project Combine", "Bitstream structure", "Xilinx Coolrunner II CPLDs", "Introduction", "JTAG interface", "Device structure", "Bitstream structure \u2014 XC9500", "Bitstream structure \u2014 XC9500XL/XV", "Xilinx XC9500, XC9500XL, XC9500XV CPLDs", "Introduction", "JTAG interface", "Device structure", "Bitstream structure", "Xilinx XPLA3 CPLDs", "Introduction", "JTAG interface", "Device structure"], "terms": {"xilinx": [0, 3, 9, 14], "xc9500": [0, 3, 7, 9], "xc9500xl": [0, 9], "xc9500xv": [0, 9, 10, 11], "cpld": [0, 3, 9, 11, 14], "xpla3": [0, 3, 14, 16], "coolrunn": [0, 3, 5], "ii": [0, 3, 5], "write": [1, 4, 5, 10, 11, 12, 15, 16], "me": [1, 4, 5, 10, 12, 15, 16], "introduct": [2, 8, 13], "devic": [2, 6, 7, 8, 10, 13], "packag": [2, 8, 11, 13], "pin": [2, 5, 8, 11, 13, 16], "structur": [2, 8, 13], "overview": [2, 8, 13], "aim": 2, "fb": [2, 3, 8, 9, 10, 13, 14], "input": [2, 3, 8, 9, 10, 13, 14], "product": [2, 8, 13], "term": [2, 8, 13], "sum": [2, 8, 13], "xor": [2, 8], "gate": [2, 3, 8, 16], "regist": [2, 8, 11, 13], "macrocel": [2, 3, 8, 9, 13, 14], "iob": [2, 10, 11, 13], "output": [2, 3, 8, 9, 10, 13], "buffer": [2, 3, 8, 9, 13], "global": [2, 3, 8, 16], "network": [2, 3, 8, 9, 13, 14], "clock": [2, 3, 9, 10, 11, 14, 16], "divid": [2, 3], "bank": [2, 3, 9], "configur": [2, 3, 6, 8, 9, 13], "misc": [2, 8, 13], "bitstream": [2, 3, 8, 9, 10, 11, 13], "jtag": [2, 3, 5, 6, 7, 8, 9, 11, 13, 14, 16], "interfac": [2, 8, 13], "ir": [2, 8, 13], "boundari": [2, 8, 13], "scan": [2, 8, 13], "isp": [2, 8, 13, 14], "instruct": [2, 8, 11, 13], "program": [2, 5, 6, 7, 8, 11, 13, 14, 16], "sequenc": [2, 8, 11, 13], "i": [3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16], "famili": [3, 9, 11, 14], "flash": [3, 9, 14], "base": [3, 9, 14], "1": [3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16], "8v": [3, 9], "manufactur": [3, 9, 14], "It": [3, 9, 11, 14], "deriv": [3, 9, 14], "both": [3, 10, 11, 14, 16], "The": [3, 4, 6, 7, 9, 10, 11, 14, 15], "follow": [3, 4, 6, 7, 9, 10, 11, 14, 15], "exist": [3, 4, 7, 9, 10, 14, 15], "function": [3, 5, 6, 7, 9, 10, 11, 14, 16], "block": [3, 5, 9, 11, 14, 16], "o": [3, 9, 11, 14, 16], "vref": [3, 5], "data": [3, 5, 10, 16], "xc2c32": 3, "2": [3, 4, 5, 6, 7, 9, 10, 11, 14, 16], "xc2c32a": 3, "xc2c64": 3, "4": [3, 5, 6, 7, 9, 10, 11, 14, 15, 16], "xc2c64a": 3, "xc2c128": 3, "8": [3, 4, 5, 6, 7, 9, 10, 14], "x": [3, 9, 14], "xc2c256": 3, "16": [3, 5, 6, 7, 9, 10, 11, 14, 16], "xc2c384": 3, "24": [3, 6, 7, 14], "xc2c512": 3, "32": [3, 5, 6, 7, 11, 14, 16], "xa2c32a": 3, "xa2c64a": 3, "xa2c128": 3, "xa2c256": 3, "xa2c384": 3, "part": [3, 9], "start": [3, 9, 10], "xa": [3, 9], "ar": [3, 4, 6, 7, 9, 10, 11, 16], "automot": [3, 9], "version": [3, 7, 9, 11], "thei": [3, 9], "complet": [3, 4, 7, 9, 11, 14, 15], "ident": [3, 9], "correspond": [3, 5, 6, 7, 9, 10, 11, 16], "xc": [3, 9], "name": [3, 11], "end": [3, 11], "A": [3, 5, 11], "revis": 3, "origin": [3, 9], "design": [3, 11], "fulli": [3, 11], "backward": 3, "compat": [3, 9, 14], "them": [3, 5, 9, 11, 14, 16], "includ": [3, 5, 6, 9, 10, 11, 14, 16], "thu": [3, 6, 7, 11], "eg": 3, "can": [3, 5, 9, 10, 11, 14, 16], "alwai": [3, 5, 11, 16], "us": [3, 5, 6, 7, 9, 10, 11, 14, 16], "place": [3, 11], "an": [3, 5, 6, 9, 11, 14, 16], "come": [3, 9, 11, 14], "plcc": [3, 9, 14], "pc44": [3, 9, 14], "jedec": [3, 9, 14], "mo": [3, 9, 14], "047": [3, 9, 14], "qfn": 3, "qf32": 3, "qf48": 3, "qfp": [3, 9, 14], "veri": [3, 9, 11, 14], "thin": [3, 9, 14], "1mm": [3, 9, 14], "thick": [3, 9, 14], "vq44": [3, 9, 14], "0": [3, 4, 5, 6, 7, 9, 10, 11, 14, 15, 16], "8mm": [3, 9, 14], "pitch": [3, 9, 14], "m": [3, 9, 14], "026": [3, 9, 14], "acb": [3, 9, 14], "vq100": [3, 14], "5mm": [3, 9, 14], "AED": [3, 14], "4mm": [3, 9, 14], "tq144": [3, 9, 14], "bfb": [3, 9, 14], "plastic": [3, 9, 14], "pq208": [3, 9, 14], "3": [3, 5, 6, 7, 9, 10, 11, 14], "029": [3, 9, 14], "fa": [3, 9, 14], "bga": [3, 9, 14], "fine": [3, 9, 14], "fg324": [3, 14], "ft256": [3, 14], "chip": [3, 9, 11, 14], "scale": [3, 9, 14], "cp56": [3, 14], "cp132": 3, "cv64": 3, "cv100": 3, "bare": 3, "die": 3, "di": 3, "di44": 3, "di81": 3, "di126": 3, "di222": 3, "di288": 3, "di324": 3, "maintain": [3, 9, 14], "across": [3, 9, 11, 14], "within": [3, 9, 11, 14, 16], "singl": [3, 9, 11, 14], "have": [3, 5, 6, 7, 9, 10, 11, 14, 16], "gnd": [3, 6, 7, 9, 11, 14], "ground": [3, 5, 9, 11, 14], "vccint": [3, 9], "core": [3, 9, 11, 14], "power": [3, 9, 11, 14, 16], "ha": [3, 5, 6, 7, 9, 11, 14, 16], "vccio": [3, 9], "5v": [3, 9], "v": [3, 11], "3v": [3, 9, 14], "vccaux": 3, "dedic": [3, 5, 9, 11, 14, 16], "_mc": [3, 9, 11, 14], "j": [3, 6, 7, 9, 10, 11, 14], "gener": [3, 9, 14, 16], "purpos": [3, 6, 9, 10, 14, 16], "associ": [3, 9, 11, 14], "some": [3, 5, 6, 7, 9, 10, 11, 14], "also": [3, 5, 9, 11, 14, 16], "special": [3, 5, 6, 7, 9, 11, 14, 16], "addit": [3, 5, 9, 11, 16], "instead": [3, 5, 7, 9, 11, 14, 16], "plain": [3, 9, 14], "gclk": [3, 5, 6, 9, 11, 14, 16], "capabl": [3, 9], "drive": [3, 5, 9, 10, 11, 14, 16], "fclk": [3, 5, 6, 7, 9, 11, 13, 14], "fast": [3, 5, 6, 7, 9, 11, 14, 16], "gsr": [3, 5, 9, 11], "fsr": [3, 5, 6, 7, 9, 11], "set": [3, 5, 9, 11, 14, 16], "reset": [3, 5, 9, 11, 16], "goe": [3, 5, 6, 9, 11], "foe": [3, 5, 6, 7, 9, 11], "enabl": [3, 5, 7, 8, 9, 10, 11, 14, 16], "dge": [3, 5], "larger": [3, 5, 9, 11, 16], "control": [3, 5, 11], "option": [3, 5, 9, 11, 16], "latch": [3, 5, 16], "all": [3, 5, 6, 7, 9, 10, 11, 16], "cdrst": [3, 5], "when": [3, 6, 7, 10, 11, 14, 16], "driver": [3, 9], "rail": [3, 9], "voltag": [3, 5, 9], "determin": [3, 9, 11], "On": [3, 6, 7, 11], "pad": [3, 5, 6, 7, 9, 11, 14, 16], "standard": [3, 5, 9, 11], "curious": [3, 9], "preassign": 3, "mostli": 3, "arbitrarili": 3, "subject": 3, "constraint": 3, "per": [3, 5, 8, 9, 11, 16], "ipad0": 3, "without": 3, "present": 3, "onli": [3, 7, 10, 11, 14, 16], "its": [3, 6, 7, 11], "variant": [3, 9], "quantiti": 3, "one": [3, 5, 6, 7, 9, 11, 14, 16], "tck": [3, 9, 14], "tm": [3, 9, 14], "tdi": [3, 9, 14], "tdo": [3, 9, 14], "stuff": 3, "bit": [4, 5, 8, 9, 10, 11, 15, 16], "long": [4, 6, 7, 10, 15], "00000000": [4, 10], "extest": [4, 10, 15], "00000001": [4, 10], "idcod": [4, 10, 15], "00000010": [4, 10], "intest": [4, 10, 15], "00000011": 4, "sampl": [4, 10, 15], "00010001": 4, "test_en": 4, "datareg": 4, "00010010": 4, "bulkprog": 4, "00010011": 4, "mverifi": 4, "00010100": 4, "erase_al": 4, "00010101": 4, "test_dis": 4, "00010110": 4, "stctest": 4, "stc": 4, "11000000": 4, "isc_dis": 4, "11100000": 4, "isc_noop": 4, "bypass": [4, 10, 15], "11100100": 4, "isc_enable_otf": 4, "11100110": 4, "isc_sram_writ": 4, "11100111": 4, "isc_sram_read": 4, "11101000": [4, 10], "isc_en": 4, "11101001": [4, 10], "isc_enable_clamp": 4, "11101010": [4, 10], "isc_program": 4, "11101101": [4, 10], "isc_eras": 4, "11101110": [4, 10], "isc_read": 4, "11110000": [4, 10], "isc_init": 4, "11111100": [4, 10], "highz": [4, 10, 15], "11111101": [4, 10], "usercod": [4, 5, 6, 7, 10, 11], "11111111": [4, 10], "statu": [4, 10, 15], "const": [4, 5, 10, 11, 15, 16], "7": [4, 6, 7, 10, 16], "unverifi": [4, 15], "from": [4, 5, 6, 7, 9, 11, 15, 16], "bsdl": [4, 15], "dr": 4, "assign": [4, 6, 7], "suspect": 4, "made": [5, 6, 7, 11, 14, 16], "advanc": 5, "interconnect": [5, 11, 16], "matrix": [5, 11], "which": [5, 6, 10, 11, 16], "rout": [5, 11, 16], "mc": [5, 6, 7, 10, 11, 16], "each": [5, 6, 7, 9, 11, 16], "40": [5, 6, 7, 16], "routabl": [5, 11, 16], "56": 5, "pt": [5, 6, 7, 16], "share": [5, 16], "between": [5, 11, 16], "most": [5, 11], "being": [5, 11, 16], "pt4": 5, "known": 5, "ctc": 5, "clk": [5, 11, 16], "thi": [5, 6, 11, 16], "pt5": 5, "ctr": 5, "rst": [5, 11, 16], "pt6": 5, "ct": 5, "pt7": 5, "cte": 5, "pta": 5, "given": [5, 11], "": [5, 11, 16], "9": [5, 6, 7, 10], "ptb": 5, "10": [5, 6, 7, 10], "ptc": 5, "ce": [5, 11, 16], "arbitrari": [5, 11, 16], "subset": [5, 10, 11, 16], "invert": [5, 6, 7, 11, 16], "d": [5, 11, 16], "ti": [5, 9, 16], "either": [5, 11, 16], "sidestep": [5, 16], "zia": [5, 13], "mode": [5, 11, 16], "dff": [5, 6, 7, 11, 16], "tff": [5, 6, 7, 11, 16], "freeli": [5, 11, 16], "async": [5, 11, 16], "dual": [5, 14], "edg": 5, "initi": [5, 10, 11, 16], "valu": [5, 6, 7, 10, 11, 16], "combinatori": [5, 11, 16], "q": [5, 16], "sever": [5, 6, 7, 11], "cmo": 5, "schmitt": 5, "trigger": 5, "differenti": 5, "refer": 5, "select": [5, 11, 16], "independ": [5, 16], "replac": 5, "normal": [5, 10, 11], "mechan": 5, "open": 5, "drain": 5, "slew": [5, 6, 7, 11, 16], "rate": [5, 11, 16], "slow": [5, 6, 7, 11, 16], "termin": 5, "individu": [5, 11], "fclk2": [5, 6, 7, 11], "net": 5, "driven": [5, 11], "gclk2": [5, 11], "6": [5, 6, 7, 9, 10], "12": [5, 6, 7, 9], "14": [5, 6, 7], "directli": [5, 7, 11, 16], "delai": 5, "signal": [5, 10, 11, 16], "hardwir": [5, 11], "except": [5, 11, 14], "go": [5, 10, 11], "through": [5, 11], "high": [5, 6, 7, 10, 11], "low": [5, 6, 7, 11], "read": [5, 6, 7, 11, 16], "protect": [5, 8, 11, 16], "done": [5, 8, 9, 10, 11], "level": [6, 7], "whole": [6, 7, 16], "split": [6, 7], "area": [6, 7], "two": [6, 9, 11, 16], "contain": [6, 9], "other": [6, 9, 10, 11], "main": [6, 7, 11], "everyth": [6, 7], "els": [6, 7, 11], "72": [6, 7], "row": [6, 7], "15": [6, 7, 16], "column": [6, 7], "while": [6, 7, 10], "everi": [6, 7, 10], "store": [6, 7, 10], "mask": [6, 7], "turn": 6, "subarea": 6, "18": [6, 7, 10, 11], "5": [6, 7, 10, 11, 15, 16], "make": 6, "36": [6, 7, 9, 11], "total": 6, "via": [6, 7, 11], "transmit": [6, 7], "byte": [6, 7, 10], "address": [6, 7, 10], "Not": [6, 7, 11], "valid": [6, 7, 10], "contigu": [6, 7], "17": [6, 7, 10, 11], "field": [6, 7, 16], "13": [6, 7], "index": [6, 7, 11], "kind": 6, "config": [6, 7], "11": [6, 7], "sourc": [6, 11], "unprogram": [6, 7], "state": [6, 7, 10, 11], "whenev": [6, 7], "boolean": [6, 7], "mention": [6, 7], "document": [6, 7], "true": [6, 7, 11], "actual": [6, 7], "repres": [6, 7], "In": [6, 7, 11], "simpli": [6, 7], "concaten": [6, 7], "order": [6, 7], "skip": [6, 7], "over": [6, 7], "invalid": [6, 7], "nativ": [6, 7], "size": [6, 7, 16], "convert": [6, 7], "involv": [6, 7, 11], "complex": [6, 7], "calcul": [6, 7], "main_row_bit": 6, "uim_row_bit": 6, "main_area_bit": 6, "uim_subarea_bit": 6, "uim_area_bit": 6, "num_fb": [6, 7, 10], "fb_bit": 6, "total_bit": [6, 7], "def": [6, 7], "jed_to_jtag": [6, 7], "return": [6, 7], "jtag_to_j": [6, 7], "addr": [6, 7], "0xf": 6, "assert": [6, 7], "0x7f": [6, 7], "col_hi": [6, 7], "col_lo": [6, 7], "cfuse": [6, 7], "0x1f": 6, "formula": [6, 7], "k": [6, 7, 11], "im": [6, 7, 11], "l": [6, 7, 11], "p": [6, 7, 11], "n": [6, 7, 11], "54": [6, 9, 11], "mc_idx": [6, 7], "alloc": [6, 7, 11], "19": [6, 7], "20": [6, 7, 9], "21": [6, 7], "22": [6, 7], "inv": [6, 7, 11], "23": [6, 7], "import_up_alloc": [6, 7, 11], "import_down_alloc": [6, 7, 11], "25": [6, 7], "export_dir": [6, 7, 11], "26": [6, 7, 10], "sum_hp": [6, 7, 11], "27": [6, 7, 10], "iob_oe_mux": [6, 11], "28": [6, 7], "29": [6, 7], "oe_mux": [6, 7, 11], "30": [6, 7, 9], "31": [6, 7, 16], "34": [6, 7], "unus": [6, 7, 11], "35": [6, 7], "out_mux": [6, 7, 11], "clk_mux": [6, 7, 11], "37": [6, 7], "38": [6, 7], "39": [6, 7], "reg_mod": [6, 7, 11], "41": [6, 7], "rst_mux": [6, 7, 11], "42": [6, 7], "set_mux": [6, 7, 11], "43": [6, 7], "init": [6, 7, 11], "44": [6, 7], "uim_oe_mux": [6, 11], "45": [6, 7], "46": [6, 7], "uim_out_inv": [6, 11], "47": [6, 7, 16], "48": [6, 7, 16], "49": [6, 7], "50": [6, 7], "hp": [6, 7, 11], "51": 6, "52": 6, "53": 6, "combin": [6, 7, 11], "none": [6, 7, 11], "or_main": [6, 7, 11], "01": [6, 7], "or_export": [6, 7, 11], "00": [6, 7], "import_": [6, 7, 11], "_alloc": [6, 7], "up": [6, 7, 8, 10, 16], "down": [6, 7, 11], "vcc": [6, 11, 14], "comb": [6, 7, 11], "ff": [6, 7, 9, 11], "111": 6, "110": 6, "foe0": [6, 11], "101": 6, "foe1": [6, 11], "100": 6, "foe2": [6, 11], "011": 6, "foe3": [6, 11], "fclk1": [6, 7, 11], "fclk0": [6, 7, 11, 16], "fals": [6, 7], "mux": [6, 7, 11], "configuraton": [6, 7], "55": 6, "66": 6, "exact": [6, 7, 11], "irregular": [6, 7], "should": [6, 7, 11], "obtain": [6, 7], "databas": [6, 7, 9], "67": 6, "68": 6, "export_en": [6, 7, 11], "pullup_dis": [6, 7, 11], "fsr_inv": [6, 7], "small": 6, "larg": 6, "xc95288": [6, 9, 11], "ibuf_en": [6, 11], "manner": 6, "duplic": 6, "twice": 6, "onc": [6, 7, 11], "unknown": [6, 9, 10], "consult": 6, "read_prot_a": 6, "read_prot_b": 6, "write_prot": [6, 7, 10, 11], "differ": [7, 11, 14], "uim": [7, 8, 9], "wire": [7, 8, 9, 11], "AND": [7, 8, 9, 11], "gone": 7, "108": 7, "sens": 7, "load": [7, 10], "sequenti": 7, "parallel": 7, "unit": 7, "word": [7, 10, 11], "likewis": [7, 11], "interleav": 7, "row_bit": 7, "unchang": 7, "now": [7, 9], "more": [7, 11], "oe_inv": [7, 11], "33": 7, "clk_inv": [7, 11], "ce_mux": [7, 11], "pt2": [7, 11], "pt3": [7, 11], "76": 7, "coordin": [7, 11], "otherwis": [7, 11], "78": 7, "en": [7, 11], "keeper": [7, 8, 9], "read_prot": [7, 10, 11], "xv": 8, "fuse": [8, 9, 14], "flip": 8, "flop": 8, "pull": [8, 10, 16], "bu": [8, 9], "jed": 8, "format": 8, "map": [8, 9, 11], "earlier": [9, 14], "xc7200": 9, "xc7300": 9, "epld": 9, "three": [9, 11], "logic": [9, 11], "toler": 9, "chang": 9, "longer": 9, "polar": [9, 11], "multiplex": 9, "invers": [9, 11, 16], "been": [9, 14], "remov": 9, "weak": [9, 10, 11], "minor": 9, "four": [9, 11], "separ": 9, "isc_don": 9, "prevent": 9, "problem": 9, "partial": 9, "note": [9, 10], "xc9536": [9, 11], "doe": [9, 11], "feedback": [9, 11], "xc9572": [9, 11], "vari": [9, 11, 16], "xc95108": [9, 11], "xc95144": [9, 11], "xc95216": [9, 11], "xc9536xl": 9, "xc9572xl": 9, "xc95144xl": 9, "xc95288xl": 9, "xa9536xl": 9, "xa9572xl": 9, "xa95144xl": 9, "xc9536xv": 9, "xc9572xv": 9, "xc95144xv": 9, "xc95288xv": 9, "pc84": 9, "vq64": 9, "acd": 9, "tq100": 9, "bed": 9, "pq100": 9, "7mm": 9, "non": [9, 11], "squar": 9, "65mm": 9, "022": 9, "gc1": 9, "pq160": 9, "dd1": 9, "platic": 9, "heat": 9, "sink": 9, "hq208": 9, "same": [9, 11], "footprint": 9, "27mm": 9, "bg256": 9, "034": 9, "bal": [9, 14], "bg352": 9, "fg256": 9, "cs48": [9, 14], "cs144": [9, 14], "216": [9, 14], "bag": [9, 14], "cs280": [9, 14], "addition": [9, 11], "smaller": 9, "how": 9, "exactli": [9, 11], "work": [9, 11], "For": [9, 10], "support": 9, "regardless": [9, 11], "notabl": 9, "inform": 9, "11100101": 10, "fblank": 10, "ispaddress": 10, "ispen": 10, "ispenc": 10, "fpgm": 10, "ispconfigur": 10, "11101011": 10, "fpgmi": 10, "ispdata": 10, "11101100": 10, "feras": 10, "fbulk": 10, "fvfy": 10, "11101111": 10, "fvfyi": 10, "ispex": 10, "11111010": 10, "clamp": [10, 15], "11111110": 10, "verifi": [10, 11], "consist": [10, 11], "Such": 10, "even": 10, "do": [10, 11], "indic": 10, "bc_1": 10, "type": 10, "cell": 10, "detail": 10, "connect": [10, 11, 16], "semant": [10, 11], "content": 10, "unclear": 10, "strobe": 10, "autoincr": 10, "describ": 10, "num_sb": 10, "befor": [10, 11], "ani": [10, 11], "readout": 10, "need": [10, 11], "put": 10, "Its": 10, "mean": [10, 11], "To": [10, 11], "shift": 10, "run": 10, "test": 10, "idl": 10, "least": [10, 11], "If": [10, 11], "z": 10, "activ": [10, 11], "snapshot": 10, "continu": 10, "last": [10, 11], "itself": 10, "oper": 10, "see": 10, "anyth": 10, "figur": [10, 11], "out": [10, 11], "about": 10, "univers": 11, "perform": 11, "router": 11, "neighbour": 11, "oe": [11, 16], "depend": 11, "borrow": 11, "programm": [11, 16], "meant": 11, "unconfigur": [11, 14], "quit": 11, "appropri": 11, "intern": 11, "than": 11, "entir": 11, "togeth": 11, "emul": 11, "tri": 11, "buse": 11, "howev": 11, "less": 11, "extern": 11, "path": 11, "straight": 11, "redund": 11, "much": 11, "faster": 11, "we": 11, "call": 11, "what": 11, "empti": 11, "constant": 11, "second": 11, "relev": 11, "fbk_mc": 11, "pad_fb": 11, "allow": 11, "don": 11, "t": 11, "particip": 11, "out_uim": 11, "These": 11, "check": 11, "fbk": 11, "doesn": 11, "realli": 11, "classic": 11, "90": 11, "form": [11, 16], "affect": 11, "propag": 11, "time": 11, "destin": 11, "OR": 11, "equal": 11, "export_": 11, "direct": 11, "toward": 11, "lower": 11, "number": 11, "wraparound": 11, "higher": 11, "accordingli": 11, "import_down": 11, "export_down": 11, "import_up": 11, "export_up": 11, "further": 11, "downward": 11, "upward": 11, "abov": 11, "whose": [11, 14], "potenti": 11, "ie": [11, 16], "negedg": 11, "substitut": 11, "case": 11, "endcas": 11, "pretend": 11, "usual": 11, "synth": 11, "sim": 11, "mismatch": 11, "happen": 11, "posedg": 11, "particular": 11, "shenanigan": 11, "uim_o": 11, "iob_o": 11, "implement": [11, 16], "tristat": 11, "conjunct": 11, "suppos": 11, "unset": 11, "xl": 11, "thing": 11, "resistor": 11, "disabl": [11, 16], "pre": 11, "g": 11, "gclk0": 11, "gclk1": 11, "goe0": 11, "goe1": 11, "goe2": 11, "goe3": 11, "similarli": 11, "readabl": 11, "read_prot_": 11, "b": 11, "eras": 11, "mark": 11, "boot": 11, "due": 11, "after": 11, "lut2": 13, "xpla": 14, "architectur": 14, "phillip": 14, "divis": 14, "acquir": 14, "group": 14, "xcr3032xl": [14, 16], "xcr3064xl": 14, "xcr3128xl": 14, "xcr3256xl": 14, "xcr3384xl": 14, "xcr3512xl": 14, "isp_dis": [14, 15], "port_en": 14, "uncondition": 14, "00000": 15, "00001": 15, "00010": 15, "00011": 15, "00101": 15, "00110": 15, "00111": 15, "isp_writ": 15, "misr": 15, "01001": 15, "isp_en": 15, "01010": 15, "isp_eras": 15, "01011": 15, "isp_program": 15, "01100": 15, "isp_verifi": 15, "01101": 15, "isp_init": 15, "01110": 15, "isp_read": 15, "10000": 15, "10001": 15, "test_mod": 15, "11111": 15, "zero": 16, "arrai": 16, "variou": 16, "por": 16, "puls": 16, "startup": 16, "pt0": 16, "lct": 16, "possibl": 16, "lct0": 16, "lct3": 16, "lct4": 16, "lct5": 16, "lct6": 16, "uct": 16, "lct7": 16, "pt8": 16, "foldback": 16, "nand": 16, "fed": 16, "back": 16, "pt16": 16, "mc0": 16, "respect": 16, "pt32": 16, "uct0": 16, "uct2": 16, "uct3": 16, "uct1": 16, "throughout": 16, "tap": 16, "user": 16, "electron": 16, "signatur": 16, "free": 16}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"project": 0, "combin": 0, "content": [0, 2, 8, 13], "bitstream": [1, 6, 7, 12], "structur": [1, 5, 6, 7, 11, 12, 16], "todo": [1, 3, 4, 5, 9, 10, 11, 12, 15, 16], "xilinx": [2, 8, 13], "coolrunn": 2, "ii": 2, "cpld": [2, 8, 13], "introduct": [3, 9, 14], "devic": [3, 5, 9, 11, 14, 16], "packag": [3, 9, 14], "pin": [3, 9, 14], "jtag": [4, 10, 15], "interfac": [4, 10, 15], "ir": [4, 10, 15], "boundari": [4, 10, 15], "scan": [4, 10, 15], "regist": [4, 5, 10, 15, 16], "isp": [4, 10, 15], "instruct": [4, 10, 15], "program": [4, 10, 15], "sequenc": [4, 10, 15], "overview": [5, 11, 16], "aim": 5, "fb": [5, 6, 7, 11, 16], "input": [5, 6, 7, 11, 16], "product": [5, 6, 7, 11, 16], "term": [5, 6, 7, 11, 16], "sum": [5, 11, 16], "xor": [5, 11], "gate": [5, 11], "macrocel": [5, 6, 7, 11, 16], "iob": [5, 16], "output": [5, 11, 16], "buffer": [5, 6, 11, 16], "global": [5, 6, 7, 11], "network": [5, 11, 16], "clock": 5, "divid": 5, "bank": 5, "configur": [5, 11, 16], "misc": [5, 11, 16], "xc9500": [6, 8, 10, 11], "jed": [6, 7], "format": [6, 7], "map": [6, 7], "fuse": [6, 7, 10, 11], "per": [6, 7], "bit": [6, 7], "enabl": 6, "protect": [6, 7], "uim": [6, 11], "wire": 6, "AND": 6, "xc9500xl": [7, 8, 10, 11], "xv": [7, 10, 11], "done": 7, "xc9500xv": 8, "dr": 10, "enter": 10, "exit": 10, "mode": 10, "eras": 10, "read": 10, "blank": 10, "check": 10, "pt": 11, "import": 11, "export": 11, "flip": 11, "flop": 11, "pull": 11, "up": 11, "bu": 11, "keeper": 11, "xpla3": 13, "zia": 16, "fclk": 16, "local": 16, "control": 16, "univers": 16, "lut2": 16}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Project Combine": [[0, "project-combine"]], "Contents:": [[0, null], [2, null], [8, null], [13, null]], "Bitstream structure": [[1, "bitstream-structure"], [12, "bitstream-structure"]], "Todo": [[1, "id1"], [3, "id1"], [4, "id1"], [4, "id2"], [4, "id3"], [4, "id4"], [5, "id1"], [5, "id2"], [5, "id3"], [5, "id4"], [5, "id5"], [5, "id6"], [5, "id7"], [5, "id8"], [5, "id9"], [5, "id10"], [9, "id1"], [10, "id1"], [10, "id2"], [10, "id3"], [10, "id4"], [10, "id5"], [10, "id6"], [10, "id7"], [10, "id8"], [10, "id9"], [11, "id1"], [11, "id2"], [11, "id3"], [11, "id4"], [11, "id5"], [11, "id6"], [11, "id7"], [11, "id8"], [11, "id9"], [11, "id10"], [11, "id11"], [11, "id12"], [12, "id1"], [15, "id1"], [15, "id2"], [15, "id3"], [15, "id4"], [16, "id1"], [16, "id2"], [16, "id3"], [16, "id4"], [16, "id5"], [16, "id6"], [16, "id7"], [16, "id8"], [16, "id9"], [16, "id10"]], "Xilinx Coolrunner II CPLDs": [[2, "xilinx-coolrunner-ii-cplds"]], "Introduction": [[3, "introduction"], [9, "introduction"], [14, "introduction"]], "Devices": [[3, "devices"], [9, "devices"], [14, "devices"]], "Packages": [[3, "packages"], [9, "packages"], [14, "packages"]], "Device pins": [[3, "device-pins"], [9, "device-pins"], [14, "device-pins"]], "JTAG interface": [[4, "jtag-interface"], [10, "jtag-interface"], [15, "jtag-interface"]], "IR": [[4, "ir"], [10, "ir"], [15, "ir"]], "Boundary scan register": [[4, "boundary-scan-register"], [10, "boundary-scan-register"], [15, "boundary-scan-register"]], "ISP instructions": [[4, "isp-instructions"], [10, "isp-instructions"], [15, "isp-instructions"]], "Programming sequence": [[4, "programming-sequence"], [10, "programming-sequence"], [15, "programming-sequence"]], "Device structure": [[5, "device-structure"], [11, "device-structure"], [16, "device-structure"]], "Overview": [[5, "overview"], [11, "overview"], [16, "overview"]], "AIM and FB inputs": [[5, "aim-and-fb-inputs"]], "Product terms": [[5, "product-terms"], [11, "product-terms"], [16, "product-terms"]], "Sum term, XOR gate": [[5, "sum-term-xor-gate"], [11, "sum-term-xor-gate"]], "Register": [[5, "register"], [16, "register"]], "Macrocell and IOB outputs": [[5, "macrocell-and-iob-outputs"], [16, "macrocell-and-iob-outputs"]], "Input/output buffer": [[5, "input-output-buffer"], [11, "input-output-buffer"], [16, "input-output-buffer"]], "Global networks": [[5, "global-networks"]], "Clock divider": [[5, "clock-divider"]], "Bank configuration": [[5, "bank-configuration"]], "Misc configuration": [[5, "misc-configuration"], [11, "misc-configuration"], [16, "misc-configuration"]], "Bitstream structure \u2014 XC9500": [[6, "bitstream-structure-xc9500"]], "JED format mapping": [[6, "jed-format-mapping"], [7, "jed-format-mapping"]], "Fuses \u2014 product terms": [[6, "fuses-product-terms"], [7, "fuses-product-terms"]], "Fuses \u2014 macrocells": [[6, "fuses-macrocells"], [7, "fuses-macrocells"]], "Fuses \u2014 FB inputs": [[6, "fuses-fb-inputs"], [7, "fuses-fb-inputs"]], "Fuses \u2014 per-FB bits and globals": [[6, "fuses-per-fb-bits-and-globals"], [7, "fuses-per-fb-bits-and-globals"]], "Fuses \u2014 input buffer enable": [[6, "fuses-input-buffer-enable"]], "Fuses \u2014 protection bits": [[6, "fuses-protection-bits"]], "Fuses \u2014 UIM wire-AND": [[6, "fuses-uim-wire-and"]], "Bitstream structure \u2014 XC9500XL/XV": [[7, "bitstream-structure-xc9500xl-xv"]], "Fuses \u2014 protection bits, DONE": [[7, "fuses-protection-bits-done"]], "Xilinx XC9500, XC9500XL, XC9500XV CPLDs": [[8, "xilinx-xc9500-xc9500xl-xc9500xv-cplds"]], "ISP DR registers \u2014 XC9500": [[10, "isp-dr-registers-xc9500"]], "ISP DR registers \u2014 XC9500XL/XV": [[10, "isp-dr-registers-xc9500xl-xv"]], "Entering and exiting ISP mode": [[10, "entering-and-exiting-isp-mode"]], "Erasing fuses": [[10, "erasing-fuses"]], "Programming fuses": [[10, "programming-fuses"]], "Reading fuses": [[10, "reading-fuses"]], "Blank check": [[10, "blank-check"]], "UIM and FB inputs \u2014 XC9500": [[11, "uim-and-fb-inputs-xc9500"]], "UIM and FB inputs \u2014 XC9500XL/XV": [[11, "uim-and-fb-inputs-xc9500xl-xv"]], "FB global fuses": [[11, "fb-global-fuses"]], "PT import/export": [[11, "pt-import-export"]], "Flip-flop": [[11, "flip-flop"]], "Macrocell output \u2014 XC9500": [[11, "macrocell-output-xc9500"]], "Macrocell output \u2014 XC9500XL/XV": [[11, "macrocell-output-xc9500xl-xv"]], "Configuration pull-ups": [[11, "configuration-pull-ups"]], "XC9500XL/XV bus keeper": [[11, "xc9500xl-xv-bus-keeper"]], "Global networks \u2014 XC9500": [[11, "global-networks-xc9500"]], "Global networks \u2014 XC9500XL/XV": [[11, "global-networks-xc9500xl-xv"]], "Xilinx XPLA3 CPLDs": [[13, "xilinx-xpla3-cplds"]], "ZIA and FB inputs": [[16, "zia-and-fb-inputs"]], "FCLK networks": [[16, "fclk-networks"]], "Local control terms": [[16, "local-control-terms"]], "Universal control terms": [[16, "universal-control-terms"]], "Sum term, LUT2": [[16, "sum-term-lut2"]]}, "indexentries": {}})