#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 20 21:52:31 2018
# Process ID: 2980
# Current directory: C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9948 C:\Users\shree\OneDrive\Desktop\LABS\vhdl\myproject\creeping\creeping.xpr
# Log file: C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/vivado.log
# Journal file: C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 762.781 ; gain = 65.348
update_compile_order -fileset sources_1fexit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 21:54:34 2018...
eeping.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.srcs/sim_1/new/tb.vhd w ]
add_files -fileset sim_1 C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.srcs/sim_1/new/tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4b27a2eb10b84844a8935c88ef6b526e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 20 22:31:29 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.383 ; gain = 1.012
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 20 22:31:29 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 812.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shree/OneDrive/Desktop/LABS/vhdl/myproject/creeping/creeping.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 827.195 ; gain = 15.125
update_compile_order -fileset sim_1
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 831.031 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 831.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 831.031 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 22:35:17 2018...
