
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00002a8e  00002b22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080007a  0080007a  00002b3c  2**0
                  ALLOC
  3 .stab         000029f4  00000000  00000000  00002b3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001429  00000000  00000000  00005530  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006959  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006a99  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006c09  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008852  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000973d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a4ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a64c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a8d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b0a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 68 12 	jmp	0x24d0	; 0x24d0 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 35 12 	jmp	0x246a	; 0x246a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e8       	ldi	r30, 0x8E	; 142
      68:	fa e2       	ldi	r31, 0x2A	; 42
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2a 12 	call	0x2454	; 0x2454 <main>
      8a:	0c 94 45 15 	jmp	0x2a8a	; 0x2a8a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0e 15 	jmp	0x2a1c	; 0x2a1c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2a 15 	jmp	0x2a54	; 0x2a54 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1a 15 	jmp	0x2a34	; 0x2a34 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1a 15 	jmp	0x2a34	; 0x2a34 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0e 15 	jmp	0x2a1c	; 0x2a1c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2a 15 	jmp	0x2a54	; 0x2a54 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1a 15 	jmp	0x2a34	; 0x2a34 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1a 15 	jmp	0x2a34	; 0x2a34 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1a 15 	jmp	0x2a34	; 0x2a34 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 1e 15 	jmp	0x2a3c	; 0x2a3c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3a 15 	jmp	0x2a74	; 0x2a74 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
  *******************************************************************************/
/*
 * description: Setup the direction for the buzzer pin as output pin through the GPIO driver
 * Turn off the buzzer through the GPIO
 */
void Buzzer_init(){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	//setup direction  pin
	GPIO_setupPinDirection(BUZZER_PORT_ID,BUZZER_PIN_ID, PIN_OUTPUT);
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 c6 06 	call	0xd8c	; 0xd8c <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);//to turn off buzzer
     b58:	81 e0       	ldi	r24, 0x01	; 1
     b5a:	60 e0       	ldi	r22, 0x00	; 0
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_on>:
/*
 *Function to enable the Buzzer through the GPIO.
 */
void Buzzer_on(void){
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62

	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	60 e0       	ldi	r22, 0x00	; 0
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>

}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_off>:
/*
 * description: turn off buzzer
 */
void Buzzer_off(void){
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	60 e0       	ldi	r22, 0x00	; 0
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <DcMotor_Init>:
/*
 * description
 * The Function responsible for setup the direction for the two motor pins through the GPIO driver.
 *  Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void){
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
	//set up direction of motor pins
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_PIN_1_ID, PIN_OUTPUT);
     ba0:	82 e0       	ldi	r24, 0x02	; 2
     ba2:	64 e0       	ldi	r22, 0x04	; 4
     ba4:	41 e0       	ldi	r20, 0x01	; 1
     ba6:	0e 94 c6 06 	call	0xd8c	; 0xd8c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_PIN_2_ID, PIN_OUTPUT);
     baa:	82 e0       	ldi	r24, 0x02	; 2
     bac:	65 e0       	ldi	r22, 0x05	; 5
     bae:	41 e0       	ldi	r20, 0x01	; 1
     bb0:	0e 94 c6 06 	call	0xd8c	; 0xd8c <GPIO_setupPinDirection>
	//make intial state of motor as stop by writing 0 on both pins
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     bb4:	82 e0       	ldi	r24, 0x02	; 2
     bb6:	64 e0       	ldi	r22, 0x04	; 4
     bb8:	40 e0       	ldi	r20, 0x00	; 0
     bba:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     bbe:	82 e0       	ldi	r24, 0x02	; 2
     bc0:	65 e0       	ldi	r22, 0x05	; 5
     bc2:	40 e0       	ldi	r20, 0x00	; 0
     bc4:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
}
     bc8:	cf 91       	pop	r28
     bca:	df 91       	pop	r29
     bcc:	08 95       	ret

00000bce <DcMotor_Rotate>:
 * The function responsible for rotate the DC Motor CW/ or A_CW or stop the motor based
 * on the state input state value.
 * inputs:
 * state: The required DC Motor state, it should be CW or A-CW or stop.
 */
void DcMotor_Rotate(DcMotor_State state){
     bce:	df 93       	push	r29
     bd0:	cf 93       	push	r28
     bd2:	0f 92       	push	r0
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
     bd8:	89 83       	std	Y+1, r24	; 0x01
	if (state == CW){
     bda:	89 81       	ldd	r24, Y+1	; 0x01
     bdc:	88 23       	and	r24, r24
     bde:	59 f4       	brne	.+22     	; 0xbf6 <DcMotor_Rotate+0x28>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     be0:	82 e0       	ldi	r24, 0x02	; 2
     be2:	64 e0       	ldi	r22, 0x04	; 4
     be4:	40 e0       	ldi	r20, 0x00	; 0
     be6:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_HIGH);
     bea:	82 e0       	ldi	r24, 0x02	; 2
     bec:	65 e0       	ldi	r22, 0x05	; 5
     bee:	41 e0       	ldi	r20, 0x01	; 1
     bf0:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
     bf4:	26 c0       	rjmp	.+76     	; 0xc42 <DcMotor_Rotate+0x74>
	}
	else if (state==A_CW) {
     bf6:	89 81       	ldd	r24, Y+1	; 0x01
     bf8:	81 30       	cpi	r24, 0x01	; 1
     bfa:	59 f4       	brne	.+22     	; 0xc12 <DcMotor_Rotate+0x44>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_HIGH);
     bfc:	82 e0       	ldi	r24, 0x02	; 2
     bfe:	64 e0       	ldi	r22, 0x04	; 4
     c00:	41 e0       	ldi	r20, 0x01	; 1
     c02:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     c06:	82 e0       	ldi	r24, 0x02	; 2
     c08:	65 e0       	ldi	r22, 0x05	; 5
     c0a:	40 e0       	ldi	r20, 0x00	; 0
     c0c:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
     c10:	18 c0       	rjmp	.+48     	; 0xc42 <DcMotor_Rotate+0x74>
	}
	else if(state==STOP){
     c12:	89 81       	ldd	r24, Y+1	; 0x01
     c14:	82 30       	cpi	r24, 0x02	; 2
     c16:	59 f4       	brne	.+22     	; 0xc2e <DcMotor_Rotate+0x60>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     c18:	82 e0       	ldi	r24, 0x02	; 2
     c1a:	64 e0       	ldi	r22, 0x04	; 4
     c1c:	40 e0       	ldi	r20, 0x00	; 0
     c1e:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     c22:	82 e0       	ldi	r24, 0x02	; 2
     c24:	65 e0       	ldi	r22, 0x05	; 5
     c26:	40 e0       	ldi	r20, 0x00	; 0
     c28:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
     c2c:	0a c0       	rjmp	.+20     	; 0xc42 <DcMotor_Rotate+0x74>
	}
	else{
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     c2e:	82 e0       	ldi	r24, 0x02	; 2
     c30:	64 e0       	ldi	r22, 0x04	; 4
     c32:	40 e0       	ldi	r20, 0x00	; 0
     c34:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     c38:	82 e0       	ldi	r24, 0x02	; 2
     c3a:	65 e0       	ldi	r22, 0x05	; 5
     c3c:	40 e0       	ldi	r20, 0x00	; 0
     c3e:	0e 94 b1 07 	call	0xf62	; 0xf62 <GPIO_writePin>
	}
}
     c42:	0f 90       	pop	r0
     c44:	cf 91       	pop	r28
     c46:	df 91       	pop	r29
     c48:	08 95       	ret

00000c4a <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
     c4a:	df 93       	push	r29
     c4c:	cf 93       	push	r28
     c4e:	00 d0       	rcall	.+0      	; 0xc50 <EEPROM_writeByte+0x6>
     c50:	00 d0       	rcall	.+0      	; 0xc52 <EEPROM_writeByte+0x8>
     c52:	cd b7       	in	r28, 0x3d	; 61
     c54:	de b7       	in	r29, 0x3e	; 62
     c56:	9a 83       	std	Y+2, r25	; 0x02
     c58:	89 83       	std	Y+1, r24	; 0x01
     c5a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     c5c:	0e 94 64 13 	call	0x26c8	; 0x26c8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     c60:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     c64:	88 30       	cpi	r24, 0x08	; 8
     c66:	11 f0       	breq	.+4      	; 0xc6c <EEPROM_writeByte+0x22>
        return ERROR;
     c68:	1c 82       	std	Y+4, r1	; 0x04
     c6a:	28 c0       	rjmp	.+80     	; 0xcbc <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
     c6c:	89 81       	ldd	r24, Y+1	; 0x01
     c6e:	9a 81       	ldd	r25, Y+2	; 0x02
     c70:	80 70       	andi	r24, 0x00	; 0
     c72:	97 70       	andi	r25, 0x07	; 7
     c74:	88 0f       	add	r24, r24
     c76:	89 2f       	mov	r24, r25
     c78:	88 1f       	adc	r24, r24
     c7a:	99 0b       	sbc	r25, r25
     c7c:	91 95       	neg	r25
     c7e:	80 6a       	ori	r24, 0xA0	; 160
     c80:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     c84:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     c88:	88 31       	cpi	r24, 0x18	; 24
     c8a:	11 f0       	breq	.+4      	; 0xc90 <EEPROM_writeByte+0x46>
        return ERROR; 
     c8c:	1c 82       	std	Y+4, r1	; 0x04
     c8e:	16 c0       	rjmp	.+44     	; 0xcbc <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     c90:	89 81       	ldd	r24, Y+1	; 0x01
     c92:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     c96:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     c9a:	88 32       	cpi	r24, 0x28	; 40
     c9c:	11 f0       	breq	.+4      	; 0xca2 <EEPROM_writeByte+0x58>
        return ERROR;
     c9e:	1c 82       	std	Y+4, r1	; 0x04
     ca0:	0d c0       	rjmp	.+26     	; 0xcbc <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
     ca2:	8b 81       	ldd	r24, Y+3	; 0x03
     ca4:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     ca8:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     cac:	88 32       	cpi	r24, 0x28	; 40
     cae:	11 f0       	breq	.+4      	; 0xcb4 <EEPROM_writeByte+0x6a>
        return ERROR;
     cb0:	1c 82       	std	Y+4, r1	; 0x04
     cb2:	04 c0       	rjmp	.+8      	; 0xcbc <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
     cb4:	0e 94 74 13 	call	0x26e8	; 0x26e8 <TWI_stop>
	
    return SUCCESS;
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	8c 83       	std	Y+4, r24	; 0x04
     cbc:	8c 81       	ldd	r24, Y+4	; 0x04
}
     cbe:	0f 90       	pop	r0
     cc0:	0f 90       	pop	r0
     cc2:	0f 90       	pop	r0
     cc4:	0f 90       	pop	r0
     cc6:	cf 91       	pop	r28
     cc8:	df 91       	pop	r29
     cca:	08 95       	ret

00000ccc <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
     ccc:	df 93       	push	r29
     cce:	cf 93       	push	r28
     cd0:	00 d0       	rcall	.+0      	; 0xcd2 <EEPROM_readByte+0x6>
     cd2:	00 d0       	rcall	.+0      	; 0xcd4 <EEPROM_readByte+0x8>
     cd4:	0f 92       	push	r0
     cd6:	cd b7       	in	r28, 0x3d	; 61
     cd8:	de b7       	in	r29, 0x3e	; 62
     cda:	9a 83       	std	Y+2, r25	; 0x02
     cdc:	89 83       	std	Y+1, r24	; 0x01
     cde:	7c 83       	std	Y+4, r23	; 0x04
     ce0:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     ce2:	0e 94 64 13 	call	0x26c8	; 0x26c8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     ce6:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     cea:	88 30       	cpi	r24, 0x08	; 8
     cec:	11 f0       	breq	.+4      	; 0xcf2 <EEPROM_readByte+0x26>
        return ERROR;
     cee:	1d 82       	std	Y+5, r1	; 0x05
     cf0:	44 c0       	rjmp	.+136    	; 0xd7a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
     cf2:	89 81       	ldd	r24, Y+1	; 0x01
     cf4:	9a 81       	ldd	r25, Y+2	; 0x02
     cf6:	80 70       	andi	r24, 0x00	; 0
     cf8:	97 70       	andi	r25, 0x07	; 7
     cfa:	88 0f       	add	r24, r24
     cfc:	89 2f       	mov	r24, r25
     cfe:	88 1f       	adc	r24, r24
     d00:	99 0b       	sbc	r25, r25
     d02:	91 95       	neg	r25
     d04:	80 6a       	ori	r24, 0xA0	; 160
     d06:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     d0a:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     d0e:	88 31       	cpi	r24, 0x18	; 24
     d10:	11 f0       	breq	.+4      	; 0xd16 <EEPROM_readByte+0x4a>
        return ERROR;
     d12:	1d 82       	std	Y+5, r1	; 0x05
     d14:	32 c0       	rjmp	.+100    	; 0xd7a <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     d16:	89 81       	ldd	r24, Y+1	; 0x01
     d18:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     d1c:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     d20:	88 32       	cpi	r24, 0x28	; 40
     d22:	11 f0       	breq	.+4      	; 0xd28 <EEPROM_readByte+0x5c>
        return ERROR;
     d24:	1d 82       	std	Y+5, r1	; 0x05
     d26:	29 c0       	rjmp	.+82     	; 0xd7a <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
     d28:	0e 94 64 13 	call	0x26c8	; 0x26c8 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
     d2c:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     d30:	80 31       	cpi	r24, 0x10	; 16
     d32:	11 f0       	breq	.+4      	; 0xd38 <EEPROM_readByte+0x6c>
        return ERROR;
     d34:	1d 82       	std	Y+5, r1	; 0x05
     d36:	21 c0       	rjmp	.+66     	; 0xd7a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
     d38:	89 81       	ldd	r24, Y+1	; 0x01
     d3a:	9a 81       	ldd	r25, Y+2	; 0x02
     d3c:	80 70       	andi	r24, 0x00	; 0
     d3e:	97 70       	andi	r25, 0x07	; 7
     d40:	88 0f       	add	r24, r24
     d42:	89 2f       	mov	r24, r25
     d44:	88 1f       	adc	r24, r24
     d46:	99 0b       	sbc	r25, r25
     d48:	91 95       	neg	r25
     d4a:	81 6a       	ori	r24, 0xA1	; 161
     d4c:	0e 94 7f 13 	call	0x26fe	; 0x26fe <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
     d50:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     d54:	80 34       	cpi	r24, 0x40	; 64
     d56:	11 f0       	breq	.+4      	; 0xd5c <EEPROM_readByte+0x90>
        return ERROR;
     d58:	1d 82       	std	Y+5, r1	; 0x05
     d5a:	0f c0       	rjmp	.+30     	; 0xd7a <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
     d5c:	0e 94 a9 13 	call	0x2752	; 0x2752 <TWI_readByteWithNACK>
     d60:	eb 81       	ldd	r30, Y+3	; 0x03
     d62:	fc 81       	ldd	r31, Y+4	; 0x04
     d64:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
     d66:	0e 94 bc 13 	call	0x2778	; 0x2778 <TWI_getStatus>
     d6a:	88 35       	cpi	r24, 0x58	; 88
     d6c:	11 f0       	breq	.+4      	; 0xd72 <EEPROM_readByte+0xa6>
        return ERROR;
     d6e:	1d 82       	std	Y+5, r1	; 0x05
     d70:	04 c0       	rjmp	.+8      	; 0xd7a <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
     d72:	0e 94 74 13 	call	0x26e8	; 0x26e8 <TWI_stop>

    return SUCCESS;
     d76:	81 e0       	ldi	r24, 0x01	; 1
     d78:	8d 83       	std	Y+5, r24	; 0x05
     d7a:	8d 81       	ldd	r24, Y+5	; 0x05
}
     d7c:	0f 90       	pop	r0
     d7e:	0f 90       	pop	r0
     d80:	0f 90       	pop	r0
     d82:	0f 90       	pop	r0
     d84:	0f 90       	pop	r0
     d86:	cf 91       	pop	r28
     d88:	df 91       	pop	r29
     d8a:	08 95       	ret

00000d8c <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     d8c:	df 93       	push	r29
     d8e:	cf 93       	push	r28
     d90:	00 d0       	rcall	.+0      	; 0xd92 <GPIO_setupPinDirection+0x6>
     d92:	00 d0       	rcall	.+0      	; 0xd94 <GPIO_setupPinDirection+0x8>
     d94:	0f 92       	push	r0
     d96:	cd b7       	in	r28, 0x3d	; 61
     d98:	de b7       	in	r29, 0x3e	; 62
     d9a:	89 83       	std	Y+1, r24	; 0x01
     d9c:	6a 83       	std	Y+2, r22	; 0x02
     d9e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     da0:	8a 81       	ldd	r24, Y+2	; 0x02
     da2:	88 30       	cpi	r24, 0x08	; 8
     da4:	08 f0       	brcs	.+2      	; 0xda8 <GPIO_setupPinDirection+0x1c>
     da6:	d5 c0       	rjmp	.+426    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
     da8:	89 81       	ldd	r24, Y+1	; 0x01
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	08 f0       	brcs	.+2      	; 0xdb0 <GPIO_setupPinDirection+0x24>
     dae:	d1 c0       	rjmp	.+418    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     db0:	89 81       	ldd	r24, Y+1	; 0x01
     db2:	28 2f       	mov	r18, r24
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	3d 83       	std	Y+5, r19	; 0x05
     db8:	2c 83       	std	Y+4, r18	; 0x04
     dba:	8c 81       	ldd	r24, Y+4	; 0x04
     dbc:	9d 81       	ldd	r25, Y+5	; 0x05
     dbe:	81 30       	cpi	r24, 0x01	; 1
     dc0:	91 05       	cpc	r25, r1
     dc2:	09 f4       	brne	.+2      	; 0xdc6 <GPIO_setupPinDirection+0x3a>
     dc4:	43 c0       	rjmp	.+134    	; 0xe4c <GPIO_setupPinDirection+0xc0>
     dc6:	2c 81       	ldd	r18, Y+4	; 0x04
     dc8:	3d 81       	ldd	r19, Y+5	; 0x05
     dca:	22 30       	cpi	r18, 0x02	; 2
     dcc:	31 05       	cpc	r19, r1
     dce:	2c f4       	brge	.+10     	; 0xdda <GPIO_setupPinDirection+0x4e>
     dd0:	8c 81       	ldd	r24, Y+4	; 0x04
     dd2:	9d 81       	ldd	r25, Y+5	; 0x05
     dd4:	00 97       	sbiw	r24, 0x00	; 0
     dd6:	71 f0       	breq	.+28     	; 0xdf4 <GPIO_setupPinDirection+0x68>
     dd8:	bc c0       	rjmp	.+376    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
     dda:	2c 81       	ldd	r18, Y+4	; 0x04
     ddc:	3d 81       	ldd	r19, Y+5	; 0x05
     dde:	22 30       	cpi	r18, 0x02	; 2
     de0:	31 05       	cpc	r19, r1
     de2:	09 f4       	brne	.+2      	; 0xde6 <GPIO_setupPinDirection+0x5a>
     de4:	5f c0       	rjmp	.+190    	; 0xea4 <GPIO_setupPinDirection+0x118>
     de6:	8c 81       	ldd	r24, Y+4	; 0x04
     de8:	9d 81       	ldd	r25, Y+5	; 0x05
     dea:	83 30       	cpi	r24, 0x03	; 3
     dec:	91 05       	cpc	r25, r1
     dee:	09 f4       	brne	.+2      	; 0xdf2 <GPIO_setupPinDirection+0x66>
     df0:	85 c0       	rjmp	.+266    	; 0xefc <GPIO_setupPinDirection+0x170>
     df2:	af c0       	rjmp	.+350    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     df4:	8b 81       	ldd	r24, Y+3	; 0x03
     df6:	81 30       	cpi	r24, 0x01	; 1
     df8:	a1 f4       	brne	.+40     	; 0xe22 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     dfa:	aa e3       	ldi	r26, 0x3A	; 58
     dfc:	b0 e0       	ldi	r27, 0x00	; 0
     dfe:	ea e3       	ldi	r30, 0x3A	; 58
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	48 2f       	mov	r20, r24
     e06:	8a 81       	ldd	r24, Y+2	; 0x02
     e08:	28 2f       	mov	r18, r24
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	02 2e       	mov	r0, r18
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <GPIO_setupPinDirection+0x8c>
     e14:	88 0f       	add	r24, r24
     e16:	99 1f       	adc	r25, r25
     e18:	0a 94       	dec	r0
     e1a:	e2 f7       	brpl	.-8      	; 0xe14 <GPIO_setupPinDirection+0x88>
     e1c:	84 2b       	or	r24, r20
     e1e:	8c 93       	st	X, r24
     e20:	98 c0       	rjmp	.+304    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     e22:	aa e3       	ldi	r26, 0x3A	; 58
     e24:	b0 e0       	ldi	r27, 0x00	; 0
     e26:	ea e3       	ldi	r30, 0x3A	; 58
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	48 2f       	mov	r20, r24
     e2e:	8a 81       	ldd	r24, Y+2	; 0x02
     e30:	28 2f       	mov	r18, r24
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	02 2e       	mov	r0, r18
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <GPIO_setupPinDirection+0xb4>
     e3c:	88 0f       	add	r24, r24
     e3e:	99 1f       	adc	r25, r25
     e40:	0a 94       	dec	r0
     e42:	e2 f7       	brpl	.-8      	; 0xe3c <GPIO_setupPinDirection+0xb0>
     e44:	80 95       	com	r24
     e46:	84 23       	and	r24, r20
     e48:	8c 93       	st	X, r24
     e4a:	83 c0       	rjmp	.+262    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	81 30       	cpi	r24, 0x01	; 1
     e50:	a1 f4       	brne	.+40     	; 0xe7a <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     e52:	a7 e3       	ldi	r26, 0x37	; 55
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e7 e3       	ldi	r30, 0x37	; 55
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	48 2f       	mov	r20, r24
     e5e:	8a 81       	ldd	r24, Y+2	; 0x02
     e60:	28 2f       	mov	r18, r24
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	81 e0       	ldi	r24, 0x01	; 1
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	02 2e       	mov	r0, r18
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <GPIO_setupPinDirection+0xe4>
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <GPIO_setupPinDirection+0xe0>
     e74:	84 2b       	or	r24, r20
     e76:	8c 93       	st	X, r24
     e78:	6c c0       	rjmp	.+216    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     e7a:	a7 e3       	ldi	r26, 0x37	; 55
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	e7 e3       	ldi	r30, 0x37	; 55
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	48 2f       	mov	r20, r24
     e86:	8a 81       	ldd	r24, Y+2	; 0x02
     e88:	28 2f       	mov	r18, r24
     e8a:	30 e0       	ldi	r19, 0x00	; 0
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	02 2e       	mov	r0, r18
     e92:	02 c0       	rjmp	.+4      	; 0xe98 <GPIO_setupPinDirection+0x10c>
     e94:	88 0f       	add	r24, r24
     e96:	99 1f       	adc	r25, r25
     e98:	0a 94       	dec	r0
     e9a:	e2 f7       	brpl	.-8      	; 0xe94 <GPIO_setupPinDirection+0x108>
     e9c:	80 95       	com	r24
     e9e:	84 23       	and	r24, r20
     ea0:	8c 93       	st	X, r24
     ea2:	57 c0       	rjmp	.+174    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     ea4:	8b 81       	ldd	r24, Y+3	; 0x03
     ea6:	81 30       	cpi	r24, 0x01	; 1
     ea8:	a1 f4       	brne	.+40     	; 0xed2 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     eaa:	a4 e3       	ldi	r26, 0x34	; 52
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e4 e3       	ldi	r30, 0x34	; 52
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	48 2f       	mov	r20, r24
     eb6:	8a 81       	ldd	r24, Y+2	; 0x02
     eb8:	28 2f       	mov	r18, r24
     eba:	30 e0       	ldi	r19, 0x00	; 0
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	02 2e       	mov	r0, r18
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <GPIO_setupPinDirection+0x13c>
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	0a 94       	dec	r0
     eca:	e2 f7       	brpl	.-8      	; 0xec4 <GPIO_setupPinDirection+0x138>
     ecc:	84 2b       	or	r24, r20
     ece:	8c 93       	st	X, r24
     ed0:	40 c0       	rjmp	.+128    	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     ed2:	a4 e3       	ldi	r26, 0x34	; 52
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	e4 e3       	ldi	r30, 0x34	; 52
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	48 2f       	mov	r20, r24
     ede:	8a 81       	ldd	r24, Y+2	; 0x02
     ee0:	28 2f       	mov	r18, r24
     ee2:	30 e0       	ldi	r19, 0x00	; 0
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	02 2e       	mov	r0, r18
     eea:	02 c0       	rjmp	.+4      	; 0xef0 <GPIO_setupPinDirection+0x164>
     eec:	88 0f       	add	r24, r24
     eee:	99 1f       	adc	r25, r25
     ef0:	0a 94       	dec	r0
     ef2:	e2 f7       	brpl	.-8      	; 0xeec <GPIO_setupPinDirection+0x160>
     ef4:	80 95       	com	r24
     ef6:	84 23       	and	r24, r20
     ef8:	8c 93       	st	X, r24
     efa:	2b c0       	rjmp	.+86     	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     efc:	8b 81       	ldd	r24, Y+3	; 0x03
     efe:	81 30       	cpi	r24, 0x01	; 1
     f00:	a1 f4       	brne	.+40     	; 0xf2a <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     f02:	a1 e3       	ldi	r26, 0x31	; 49
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e1 e3       	ldi	r30, 0x31	; 49
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	48 2f       	mov	r20, r24
     f0e:	8a 81       	ldd	r24, Y+2	; 0x02
     f10:	28 2f       	mov	r18, r24
     f12:	30 e0       	ldi	r19, 0x00	; 0
     f14:	81 e0       	ldi	r24, 0x01	; 1
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	02 2e       	mov	r0, r18
     f1a:	02 c0       	rjmp	.+4      	; 0xf20 <GPIO_setupPinDirection+0x194>
     f1c:	88 0f       	add	r24, r24
     f1e:	99 1f       	adc	r25, r25
     f20:	0a 94       	dec	r0
     f22:	e2 f7       	brpl	.-8      	; 0xf1c <GPIO_setupPinDirection+0x190>
     f24:	84 2b       	or	r24, r20
     f26:	8c 93       	st	X, r24
     f28:	14 c0       	rjmp	.+40     	; 0xf52 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
     f2a:	a1 e3       	ldi	r26, 0x31	; 49
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	e1 e3       	ldi	r30, 0x31	; 49
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	48 2f       	mov	r20, r24
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	28 2f       	mov	r18, r24
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	02 2e       	mov	r0, r18
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <GPIO_setupPinDirection+0x1bc>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <GPIO_setupPinDirection+0x1b8>
     f4c:	80 95       	com	r24
     f4e:	84 23       	and	r24, r20
     f50:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	0f 90       	pop	r0
     f58:	0f 90       	pop	r0
     f5a:	0f 90       	pop	r0
     f5c:	cf 91       	pop	r28
     f5e:	df 91       	pop	r29
     f60:	08 95       	ret

00000f62 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
     f62:	df 93       	push	r29
     f64:	cf 93       	push	r28
     f66:	00 d0       	rcall	.+0      	; 0xf68 <GPIO_writePin+0x6>
     f68:	00 d0       	rcall	.+0      	; 0xf6a <GPIO_writePin+0x8>
     f6a:	0f 92       	push	r0
     f6c:	cd b7       	in	r28, 0x3d	; 61
     f6e:	de b7       	in	r29, 0x3e	; 62
     f70:	89 83       	std	Y+1, r24	; 0x01
     f72:	6a 83       	std	Y+2, r22	; 0x02
     f74:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     f76:	8a 81       	ldd	r24, Y+2	; 0x02
     f78:	88 30       	cpi	r24, 0x08	; 8
     f7a:	08 f0       	brcs	.+2      	; 0xf7e <GPIO_writePin+0x1c>
     f7c:	d5 c0       	rjmp	.+426    	; 0x1128 <GPIO_writePin+0x1c6>
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	84 30       	cpi	r24, 0x04	; 4
     f82:	08 f0       	brcs	.+2      	; 0xf86 <GPIO_writePin+0x24>
     f84:	d1 c0       	rjmp	.+418    	; 0x1128 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
     f86:	89 81       	ldd	r24, Y+1	; 0x01
     f88:	28 2f       	mov	r18, r24
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	3d 83       	std	Y+5, r19	; 0x05
     f8e:	2c 83       	std	Y+4, r18	; 0x04
     f90:	8c 81       	ldd	r24, Y+4	; 0x04
     f92:	9d 81       	ldd	r25, Y+5	; 0x05
     f94:	81 30       	cpi	r24, 0x01	; 1
     f96:	91 05       	cpc	r25, r1
     f98:	09 f4       	brne	.+2      	; 0xf9c <GPIO_writePin+0x3a>
     f9a:	43 c0       	rjmp	.+134    	; 0x1022 <GPIO_writePin+0xc0>
     f9c:	2c 81       	ldd	r18, Y+4	; 0x04
     f9e:	3d 81       	ldd	r19, Y+5	; 0x05
     fa0:	22 30       	cpi	r18, 0x02	; 2
     fa2:	31 05       	cpc	r19, r1
     fa4:	2c f4       	brge	.+10     	; 0xfb0 <GPIO_writePin+0x4e>
     fa6:	8c 81       	ldd	r24, Y+4	; 0x04
     fa8:	9d 81       	ldd	r25, Y+5	; 0x05
     faa:	00 97       	sbiw	r24, 0x00	; 0
     fac:	71 f0       	breq	.+28     	; 0xfca <GPIO_writePin+0x68>
     fae:	bc c0       	rjmp	.+376    	; 0x1128 <GPIO_writePin+0x1c6>
     fb0:	2c 81       	ldd	r18, Y+4	; 0x04
     fb2:	3d 81       	ldd	r19, Y+5	; 0x05
     fb4:	22 30       	cpi	r18, 0x02	; 2
     fb6:	31 05       	cpc	r19, r1
     fb8:	09 f4       	brne	.+2      	; 0xfbc <GPIO_writePin+0x5a>
     fba:	5f c0       	rjmp	.+190    	; 0x107a <GPIO_writePin+0x118>
     fbc:	8c 81       	ldd	r24, Y+4	; 0x04
     fbe:	9d 81       	ldd	r25, Y+5	; 0x05
     fc0:	83 30       	cpi	r24, 0x03	; 3
     fc2:	91 05       	cpc	r25, r1
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <GPIO_writePin+0x66>
     fc6:	85 c0       	rjmp	.+266    	; 0x10d2 <GPIO_writePin+0x170>
     fc8:	af c0       	rjmp	.+350    	; 0x1128 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
     fca:	8b 81       	ldd	r24, Y+3	; 0x03
     fcc:	81 30       	cpi	r24, 0x01	; 1
     fce:	a1 f4       	brne	.+40     	; 0xff8 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
     fd0:	ab e3       	ldi	r26, 0x3B	; 59
     fd2:	b0 e0       	ldi	r27, 0x00	; 0
     fd4:	eb e3       	ldi	r30, 0x3B	; 59
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	48 2f       	mov	r20, r24
     fdc:	8a 81       	ldd	r24, Y+2	; 0x02
     fde:	28 2f       	mov	r18, r24
     fe0:	30 e0       	ldi	r19, 0x00	; 0
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	02 2e       	mov	r0, r18
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <GPIO_writePin+0x8c>
     fea:	88 0f       	add	r24, r24
     fec:	99 1f       	adc	r25, r25
     fee:	0a 94       	dec	r0
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <GPIO_writePin+0x88>
     ff2:	84 2b       	or	r24, r20
     ff4:	8c 93       	st	X, r24
     ff6:	98 c0       	rjmp	.+304    	; 0x1128 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
     ff8:	ab e3       	ldi	r26, 0x3B	; 59
     ffa:	b0 e0       	ldi	r27, 0x00	; 0
     ffc:	eb e3       	ldi	r30, 0x3B	; 59
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	80 81       	ld	r24, Z
    1002:	48 2f       	mov	r20, r24
    1004:	8a 81       	ldd	r24, Y+2	; 0x02
    1006:	28 2f       	mov	r18, r24
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	02 2e       	mov	r0, r18
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <GPIO_writePin+0xb4>
    1012:	88 0f       	add	r24, r24
    1014:	99 1f       	adc	r25, r25
    1016:	0a 94       	dec	r0
    1018:	e2 f7       	brpl	.-8      	; 0x1012 <GPIO_writePin+0xb0>
    101a:	80 95       	com	r24
    101c:	84 23       	and	r24, r20
    101e:	8c 93       	st	X, r24
    1020:	83 c0       	rjmp	.+262    	; 0x1128 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1022:	8b 81       	ldd	r24, Y+3	; 0x03
    1024:	81 30       	cpi	r24, 0x01	; 1
    1026:	a1 f4       	brne	.+40     	; 0x1050 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1028:	a8 e3       	ldi	r26, 0x38	; 56
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	e8 e3       	ldi	r30, 0x38	; 56
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	80 81       	ld	r24, Z
    1032:	48 2f       	mov	r20, r24
    1034:	8a 81       	ldd	r24, Y+2	; 0x02
    1036:	28 2f       	mov	r18, r24
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	81 e0       	ldi	r24, 0x01	; 1
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	02 2e       	mov	r0, r18
    1040:	02 c0       	rjmp	.+4      	; 0x1046 <GPIO_writePin+0xe4>
    1042:	88 0f       	add	r24, r24
    1044:	99 1f       	adc	r25, r25
    1046:	0a 94       	dec	r0
    1048:	e2 f7       	brpl	.-8      	; 0x1042 <GPIO_writePin+0xe0>
    104a:	84 2b       	or	r24, r20
    104c:	8c 93       	st	X, r24
    104e:	6c c0       	rjmp	.+216    	; 0x1128 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1050:	a8 e3       	ldi	r26, 0x38	; 56
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	e8 e3       	ldi	r30, 0x38	; 56
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	48 2f       	mov	r20, r24
    105c:	8a 81       	ldd	r24, Y+2	; 0x02
    105e:	28 2f       	mov	r18, r24
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	02 2e       	mov	r0, r18
    1068:	02 c0       	rjmp	.+4      	; 0x106e <GPIO_writePin+0x10c>
    106a:	88 0f       	add	r24, r24
    106c:	99 1f       	adc	r25, r25
    106e:	0a 94       	dec	r0
    1070:	e2 f7       	brpl	.-8      	; 0x106a <GPIO_writePin+0x108>
    1072:	80 95       	com	r24
    1074:	84 23       	and	r24, r20
    1076:	8c 93       	st	X, r24
    1078:	57 c0       	rjmp	.+174    	; 0x1128 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    107a:	8b 81       	ldd	r24, Y+3	; 0x03
    107c:	81 30       	cpi	r24, 0x01	; 1
    107e:	a1 f4       	brne	.+40     	; 0x10a8 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1080:	a5 e3       	ldi	r26, 0x35	; 53
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	e5 e3       	ldi	r30, 0x35	; 53
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	48 2f       	mov	r20, r24
    108c:	8a 81       	ldd	r24, Y+2	; 0x02
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	81 e0       	ldi	r24, 0x01	; 1
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	02 2e       	mov	r0, r18
    1098:	02 c0       	rjmp	.+4      	; 0x109e <GPIO_writePin+0x13c>
    109a:	88 0f       	add	r24, r24
    109c:	99 1f       	adc	r25, r25
    109e:	0a 94       	dec	r0
    10a0:	e2 f7       	brpl	.-8      	; 0x109a <GPIO_writePin+0x138>
    10a2:	84 2b       	or	r24, r20
    10a4:	8c 93       	st	X, r24
    10a6:	40 c0       	rjmp	.+128    	; 0x1128 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    10a8:	a5 e3       	ldi	r26, 0x35	; 53
    10aa:	b0 e0       	ldi	r27, 0x00	; 0
    10ac:	e5 e3       	ldi	r30, 0x35	; 53
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	80 81       	ld	r24, Z
    10b2:	48 2f       	mov	r20, r24
    10b4:	8a 81       	ldd	r24, Y+2	; 0x02
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	02 2e       	mov	r0, r18
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <GPIO_writePin+0x164>
    10c2:	88 0f       	add	r24, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	0a 94       	dec	r0
    10c8:	e2 f7       	brpl	.-8      	; 0x10c2 <GPIO_writePin+0x160>
    10ca:	80 95       	com	r24
    10cc:	84 23       	and	r24, r20
    10ce:	8c 93       	st	X, r24
    10d0:	2b c0       	rjmp	.+86     	; 0x1128 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    10d2:	8b 81       	ldd	r24, Y+3	; 0x03
    10d4:	81 30       	cpi	r24, 0x01	; 1
    10d6:	a1 f4       	brne	.+40     	; 0x1100 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    10d8:	a2 e3       	ldi	r26, 0x32	; 50
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	e2 e3       	ldi	r30, 0x32	; 50
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	48 2f       	mov	r20, r24
    10e4:	8a 81       	ldd	r24, Y+2	; 0x02
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	81 e0       	ldi	r24, 0x01	; 1
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	02 2e       	mov	r0, r18
    10f0:	02 c0       	rjmp	.+4      	; 0x10f6 <GPIO_writePin+0x194>
    10f2:	88 0f       	add	r24, r24
    10f4:	99 1f       	adc	r25, r25
    10f6:	0a 94       	dec	r0
    10f8:	e2 f7       	brpl	.-8      	; 0x10f2 <GPIO_writePin+0x190>
    10fa:	84 2b       	or	r24, r20
    10fc:	8c 93       	st	X, r24
    10fe:	14 c0       	rjmp	.+40     	; 0x1128 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1100:	a2 e3       	ldi	r26, 0x32	; 50
    1102:	b0 e0       	ldi	r27, 0x00	; 0
    1104:	e2 e3       	ldi	r30, 0x32	; 50
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	48 2f       	mov	r20, r24
    110c:	8a 81       	ldd	r24, Y+2	; 0x02
    110e:	28 2f       	mov	r18, r24
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	81 e0       	ldi	r24, 0x01	; 1
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	02 2e       	mov	r0, r18
    1118:	02 c0       	rjmp	.+4      	; 0x111e <GPIO_writePin+0x1bc>
    111a:	88 0f       	add	r24, r24
    111c:	99 1f       	adc	r25, r25
    111e:	0a 94       	dec	r0
    1120:	e2 f7       	brpl	.-8      	; 0x111a <GPIO_writePin+0x1b8>
    1122:	80 95       	com	r24
    1124:	84 23       	and	r24, r20
    1126:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	0f 90       	pop	r0
    112e:	0f 90       	pop	r0
    1130:	0f 90       	pop	r0
    1132:	cf 91       	pop	r28
    1134:	df 91       	pop	r29
    1136:	08 95       	ret

00001138 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1138:	df 93       	push	r29
    113a:	cf 93       	push	r28
    113c:	00 d0       	rcall	.+0      	; 0x113e <GPIO_readPin+0x6>
    113e:	00 d0       	rcall	.+0      	; 0x1140 <GPIO_readPin+0x8>
    1140:	0f 92       	push	r0
    1142:	cd b7       	in	r28, 0x3d	; 61
    1144:	de b7       	in	r29, 0x3e	; 62
    1146:	8a 83       	std	Y+2, r24	; 0x02
    1148:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    114a:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    114c:	8b 81       	ldd	r24, Y+3	; 0x03
    114e:	88 30       	cpi	r24, 0x08	; 8
    1150:	08 f0       	brcs	.+2      	; 0x1154 <GPIO_readPin+0x1c>
    1152:	84 c0       	rjmp	.+264    	; 0x125c <GPIO_readPin+0x124>
    1154:	8a 81       	ldd	r24, Y+2	; 0x02
    1156:	84 30       	cpi	r24, 0x04	; 4
    1158:	08 f0       	brcs	.+2      	; 0x115c <GPIO_readPin+0x24>
    115a:	80 c0       	rjmp	.+256    	; 0x125c <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    115c:	8a 81       	ldd	r24, Y+2	; 0x02
    115e:	28 2f       	mov	r18, r24
    1160:	30 e0       	ldi	r19, 0x00	; 0
    1162:	3d 83       	std	Y+5, r19	; 0x05
    1164:	2c 83       	std	Y+4, r18	; 0x04
    1166:	4c 81       	ldd	r20, Y+4	; 0x04
    1168:	5d 81       	ldd	r21, Y+5	; 0x05
    116a:	41 30       	cpi	r20, 0x01	; 1
    116c:	51 05       	cpc	r21, r1
    116e:	79 f1       	breq	.+94     	; 0x11ce <GPIO_readPin+0x96>
    1170:	8c 81       	ldd	r24, Y+4	; 0x04
    1172:	9d 81       	ldd	r25, Y+5	; 0x05
    1174:	82 30       	cpi	r24, 0x02	; 2
    1176:	91 05       	cpc	r25, r1
    1178:	34 f4       	brge	.+12     	; 0x1186 <GPIO_readPin+0x4e>
    117a:	2c 81       	ldd	r18, Y+4	; 0x04
    117c:	3d 81       	ldd	r19, Y+5	; 0x05
    117e:	21 15       	cp	r18, r1
    1180:	31 05       	cpc	r19, r1
    1182:	69 f0       	breq	.+26     	; 0x119e <GPIO_readPin+0x66>
    1184:	6b c0       	rjmp	.+214    	; 0x125c <GPIO_readPin+0x124>
    1186:	4c 81       	ldd	r20, Y+4	; 0x04
    1188:	5d 81       	ldd	r21, Y+5	; 0x05
    118a:	42 30       	cpi	r20, 0x02	; 2
    118c:	51 05       	cpc	r21, r1
    118e:	b9 f1       	breq	.+110    	; 0x11fe <GPIO_readPin+0xc6>
    1190:	8c 81       	ldd	r24, Y+4	; 0x04
    1192:	9d 81       	ldd	r25, Y+5	; 0x05
    1194:	83 30       	cpi	r24, 0x03	; 3
    1196:	91 05       	cpc	r25, r1
    1198:	09 f4       	brne	.+2      	; 0x119c <GPIO_readPin+0x64>
    119a:	49 c0       	rjmp	.+146    	; 0x122e <GPIO_readPin+0xf6>
    119c:	5f c0       	rjmp	.+190    	; 0x125c <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    119e:	e9 e3       	ldi	r30, 0x39	; 57
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	28 2f       	mov	r18, r24
    11a6:	30 e0       	ldi	r19, 0x00	; 0
    11a8:	8b 81       	ldd	r24, Y+3	; 0x03
    11aa:	88 2f       	mov	r24, r24
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	a9 01       	movw	r20, r18
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <GPIO_readPin+0x7e>
    11b2:	55 95       	asr	r21
    11b4:	47 95       	ror	r20
    11b6:	8a 95       	dec	r24
    11b8:	e2 f7       	brpl	.-8      	; 0x11b2 <GPIO_readPin+0x7a>
    11ba:	ca 01       	movw	r24, r20
    11bc:	81 70       	andi	r24, 0x01	; 1
    11be:	90 70       	andi	r25, 0x00	; 0
    11c0:	88 23       	and	r24, r24
    11c2:	19 f0       	breq	.+6      	; 0x11ca <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    11c4:	81 e0       	ldi	r24, 0x01	; 1
    11c6:	89 83       	std	Y+1, r24	; 0x01
    11c8:	49 c0       	rjmp	.+146    	; 0x125c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    11ca:	19 82       	std	Y+1, r1	; 0x01
    11cc:	47 c0       	rjmp	.+142    	; 0x125c <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    11ce:	e6 e3       	ldi	r30, 0x36	; 54
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	28 2f       	mov	r18, r24
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	8b 81       	ldd	r24, Y+3	; 0x03
    11da:	88 2f       	mov	r24, r24
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	a9 01       	movw	r20, r18
    11e0:	02 c0       	rjmp	.+4      	; 0x11e6 <GPIO_readPin+0xae>
    11e2:	55 95       	asr	r21
    11e4:	47 95       	ror	r20
    11e6:	8a 95       	dec	r24
    11e8:	e2 f7       	brpl	.-8      	; 0x11e2 <GPIO_readPin+0xaa>
    11ea:	ca 01       	movw	r24, r20
    11ec:	81 70       	andi	r24, 0x01	; 1
    11ee:	90 70       	andi	r25, 0x00	; 0
    11f0:	88 23       	and	r24, r24
    11f2:	19 f0       	breq	.+6      	; 0x11fa <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    11f4:	81 e0       	ldi	r24, 0x01	; 1
    11f6:	89 83       	std	Y+1, r24	; 0x01
    11f8:	31 c0       	rjmp	.+98     	; 0x125c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    11fa:	19 82       	std	Y+1, r1	; 0x01
    11fc:	2f c0       	rjmp	.+94     	; 0x125c <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    11fe:	e3 e3       	ldi	r30, 0x33	; 51
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	28 2f       	mov	r18, r24
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	8b 81       	ldd	r24, Y+3	; 0x03
    120a:	88 2f       	mov	r24, r24
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	a9 01       	movw	r20, r18
    1210:	02 c0       	rjmp	.+4      	; 0x1216 <GPIO_readPin+0xde>
    1212:	55 95       	asr	r21
    1214:	47 95       	ror	r20
    1216:	8a 95       	dec	r24
    1218:	e2 f7       	brpl	.-8      	; 0x1212 <GPIO_readPin+0xda>
    121a:	ca 01       	movw	r24, r20
    121c:	81 70       	andi	r24, 0x01	; 1
    121e:	90 70       	andi	r25, 0x00	; 0
    1220:	88 23       	and	r24, r24
    1222:	19 f0       	breq	.+6      	; 0x122a <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	89 83       	std	Y+1, r24	; 0x01
    1228:	19 c0       	rjmp	.+50     	; 0x125c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    122a:	19 82       	std	Y+1, r1	; 0x01
    122c:	17 c0       	rjmp	.+46     	; 0x125c <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    122e:	e0 e3       	ldi	r30, 0x30	; 48
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	8b 81       	ldd	r24, Y+3	; 0x03
    123a:	88 2f       	mov	r24, r24
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	a9 01       	movw	r20, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <GPIO_readPin+0x10e>
    1242:	55 95       	asr	r21
    1244:	47 95       	ror	r20
    1246:	8a 95       	dec	r24
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <GPIO_readPin+0x10a>
    124a:	ca 01       	movw	r24, r20
    124c:	81 70       	andi	r24, 0x01	; 1
    124e:	90 70       	andi	r25, 0x00	; 0
    1250:	88 23       	and	r24, r24
    1252:	19 f0       	breq	.+6      	; 0x125a <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	89 83       	std	Y+1, r24	; 0x01
    1258:	01 c0       	rjmp	.+2      	; 0x125c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    125a:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    125c:	89 81       	ldd	r24, Y+1	; 0x01
}
    125e:	0f 90       	pop	r0
    1260:	0f 90       	pop	r0
    1262:	0f 90       	pop	r0
    1264:	0f 90       	pop	r0
    1266:	0f 90       	pop	r0
    1268:	cf 91       	pop	r28
    126a:	df 91       	pop	r29
    126c:	08 95       	ret

0000126e <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    126e:	df 93       	push	r29
    1270:	cf 93       	push	r28
    1272:	00 d0       	rcall	.+0      	; 0x1274 <GPIO_setupPortDirection+0x6>
    1274:	00 d0       	rcall	.+0      	; 0x1276 <GPIO_setupPortDirection+0x8>
    1276:	cd b7       	in	r28, 0x3d	; 61
    1278:	de b7       	in	r29, 0x3e	; 62
    127a:	89 83       	std	Y+1, r24	; 0x01
    127c:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    127e:	89 81       	ldd	r24, Y+1	; 0x01
    1280:	84 30       	cpi	r24, 0x04	; 4
    1282:	90 f5       	brcc	.+100    	; 0x12e8 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1284:	89 81       	ldd	r24, Y+1	; 0x01
    1286:	28 2f       	mov	r18, r24
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	3c 83       	std	Y+4, r19	; 0x04
    128c:	2b 83       	std	Y+3, r18	; 0x03
    128e:	8b 81       	ldd	r24, Y+3	; 0x03
    1290:	9c 81       	ldd	r25, Y+4	; 0x04
    1292:	81 30       	cpi	r24, 0x01	; 1
    1294:	91 05       	cpc	r25, r1
    1296:	d1 f0       	breq	.+52     	; 0x12cc <GPIO_setupPortDirection+0x5e>
    1298:	2b 81       	ldd	r18, Y+3	; 0x03
    129a:	3c 81       	ldd	r19, Y+4	; 0x04
    129c:	22 30       	cpi	r18, 0x02	; 2
    129e:	31 05       	cpc	r19, r1
    12a0:	2c f4       	brge	.+10     	; 0x12ac <GPIO_setupPortDirection+0x3e>
    12a2:	8b 81       	ldd	r24, Y+3	; 0x03
    12a4:	9c 81       	ldd	r25, Y+4	; 0x04
    12a6:	00 97       	sbiw	r24, 0x00	; 0
    12a8:	61 f0       	breq	.+24     	; 0x12c2 <GPIO_setupPortDirection+0x54>
    12aa:	1e c0       	rjmp	.+60     	; 0x12e8 <GPIO_setupPortDirection+0x7a>
    12ac:	2b 81       	ldd	r18, Y+3	; 0x03
    12ae:	3c 81       	ldd	r19, Y+4	; 0x04
    12b0:	22 30       	cpi	r18, 0x02	; 2
    12b2:	31 05       	cpc	r19, r1
    12b4:	81 f0       	breq	.+32     	; 0x12d6 <GPIO_setupPortDirection+0x68>
    12b6:	8b 81       	ldd	r24, Y+3	; 0x03
    12b8:	9c 81       	ldd	r25, Y+4	; 0x04
    12ba:	83 30       	cpi	r24, 0x03	; 3
    12bc:	91 05       	cpc	r25, r1
    12be:	81 f0       	breq	.+32     	; 0x12e0 <GPIO_setupPortDirection+0x72>
    12c0:	13 c0       	rjmp	.+38     	; 0x12e8 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    12c2:	ea e3       	ldi	r30, 0x3A	; 58
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	8a 81       	ldd	r24, Y+2	; 0x02
    12c8:	80 83       	st	Z, r24
    12ca:	0e c0       	rjmp	.+28     	; 0x12e8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    12cc:	e7 e3       	ldi	r30, 0x37	; 55
    12ce:	f0 e0       	ldi	r31, 0x00	; 0
    12d0:	8a 81       	ldd	r24, Y+2	; 0x02
    12d2:	80 83       	st	Z, r24
    12d4:	09 c0       	rjmp	.+18     	; 0x12e8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    12d6:	e4 e3       	ldi	r30, 0x34	; 52
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	8a 81       	ldd	r24, Y+2	; 0x02
    12dc:	80 83       	st	Z, r24
    12de:	04 c0       	rjmp	.+8      	; 0x12e8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    12e0:	e1 e3       	ldi	r30, 0x31	; 49
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	8a 81       	ldd	r24, Y+2	; 0x02
    12e6:	80 83       	st	Z, r24
			break;
		}
	}
}
    12e8:	0f 90       	pop	r0
    12ea:	0f 90       	pop	r0
    12ec:	0f 90       	pop	r0
    12ee:	0f 90       	pop	r0
    12f0:	cf 91       	pop	r28
    12f2:	df 91       	pop	r29
    12f4:	08 95       	ret

000012f6 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    12f6:	df 93       	push	r29
    12f8:	cf 93       	push	r28
    12fa:	00 d0       	rcall	.+0      	; 0x12fc <GPIO_writePort+0x6>
    12fc:	00 d0       	rcall	.+0      	; 0x12fe <GPIO_writePort+0x8>
    12fe:	cd b7       	in	r28, 0x3d	; 61
    1300:	de b7       	in	r29, 0x3e	; 62
    1302:	89 83       	std	Y+1, r24	; 0x01
    1304:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1306:	89 81       	ldd	r24, Y+1	; 0x01
    1308:	84 30       	cpi	r24, 0x04	; 4
    130a:	90 f5       	brcc	.+100    	; 0x1370 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    130c:	89 81       	ldd	r24, Y+1	; 0x01
    130e:	28 2f       	mov	r18, r24
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	3c 83       	std	Y+4, r19	; 0x04
    1314:	2b 83       	std	Y+3, r18	; 0x03
    1316:	8b 81       	ldd	r24, Y+3	; 0x03
    1318:	9c 81       	ldd	r25, Y+4	; 0x04
    131a:	81 30       	cpi	r24, 0x01	; 1
    131c:	91 05       	cpc	r25, r1
    131e:	d1 f0       	breq	.+52     	; 0x1354 <GPIO_writePort+0x5e>
    1320:	2b 81       	ldd	r18, Y+3	; 0x03
    1322:	3c 81       	ldd	r19, Y+4	; 0x04
    1324:	22 30       	cpi	r18, 0x02	; 2
    1326:	31 05       	cpc	r19, r1
    1328:	2c f4       	brge	.+10     	; 0x1334 <GPIO_writePort+0x3e>
    132a:	8b 81       	ldd	r24, Y+3	; 0x03
    132c:	9c 81       	ldd	r25, Y+4	; 0x04
    132e:	00 97       	sbiw	r24, 0x00	; 0
    1330:	61 f0       	breq	.+24     	; 0x134a <GPIO_writePort+0x54>
    1332:	1e c0       	rjmp	.+60     	; 0x1370 <GPIO_writePort+0x7a>
    1334:	2b 81       	ldd	r18, Y+3	; 0x03
    1336:	3c 81       	ldd	r19, Y+4	; 0x04
    1338:	22 30       	cpi	r18, 0x02	; 2
    133a:	31 05       	cpc	r19, r1
    133c:	81 f0       	breq	.+32     	; 0x135e <GPIO_writePort+0x68>
    133e:	8b 81       	ldd	r24, Y+3	; 0x03
    1340:	9c 81       	ldd	r25, Y+4	; 0x04
    1342:	83 30       	cpi	r24, 0x03	; 3
    1344:	91 05       	cpc	r25, r1
    1346:	81 f0       	breq	.+32     	; 0x1368 <GPIO_writePort+0x72>
    1348:	13 c0       	rjmp	.+38     	; 0x1370 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    134a:	eb e3       	ldi	r30, 0x3B	; 59
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	8a 81       	ldd	r24, Y+2	; 0x02
    1350:	80 83       	st	Z, r24
    1352:	0e c0       	rjmp	.+28     	; 0x1370 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1354:	e8 e3       	ldi	r30, 0x38	; 56
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	80 83       	st	Z, r24
    135c:	09 c0       	rjmp	.+18     	; 0x1370 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    135e:	e5 e3       	ldi	r30, 0x35	; 53
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	8a 81       	ldd	r24, Y+2	; 0x02
    1364:	80 83       	st	Z, r24
    1366:	04 c0       	rjmp	.+8      	; 0x1370 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1368:	e2 e3       	ldi	r30, 0x32	; 50
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	8a 81       	ldd	r24, Y+2	; 0x02
    136e:	80 83       	st	Z, r24
			break;
		}
	}
}
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	0f 90       	pop	r0
    1376:	0f 90       	pop	r0
    1378:	cf 91       	pop	r28
    137a:	df 91       	pop	r29
    137c:	08 95       	ret

0000137e <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    137e:	df 93       	push	r29
    1380:	cf 93       	push	r28
    1382:	00 d0       	rcall	.+0      	; 0x1384 <GPIO_readPort+0x6>
    1384:	00 d0       	rcall	.+0      	; 0x1386 <GPIO_readPort+0x8>
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
    138a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    138c:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    138e:	8a 81       	ldd	r24, Y+2	; 0x02
    1390:	84 30       	cpi	r24, 0x04	; 4
    1392:	90 f5       	brcc	.+100    	; 0x13f8 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1394:	8a 81       	ldd	r24, Y+2	; 0x02
    1396:	28 2f       	mov	r18, r24
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	3c 83       	std	Y+4, r19	; 0x04
    139c:	2b 83       	std	Y+3, r18	; 0x03
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	9c 81       	ldd	r25, Y+4	; 0x04
    13a2:	81 30       	cpi	r24, 0x01	; 1
    13a4:	91 05       	cpc	r25, r1
    13a6:	d1 f0       	breq	.+52     	; 0x13dc <GPIO_readPort+0x5e>
    13a8:	2b 81       	ldd	r18, Y+3	; 0x03
    13aa:	3c 81       	ldd	r19, Y+4	; 0x04
    13ac:	22 30       	cpi	r18, 0x02	; 2
    13ae:	31 05       	cpc	r19, r1
    13b0:	2c f4       	brge	.+10     	; 0x13bc <GPIO_readPort+0x3e>
    13b2:	8b 81       	ldd	r24, Y+3	; 0x03
    13b4:	9c 81       	ldd	r25, Y+4	; 0x04
    13b6:	00 97       	sbiw	r24, 0x00	; 0
    13b8:	61 f0       	breq	.+24     	; 0x13d2 <GPIO_readPort+0x54>
    13ba:	1e c0       	rjmp	.+60     	; 0x13f8 <GPIO_readPort+0x7a>
    13bc:	2b 81       	ldd	r18, Y+3	; 0x03
    13be:	3c 81       	ldd	r19, Y+4	; 0x04
    13c0:	22 30       	cpi	r18, 0x02	; 2
    13c2:	31 05       	cpc	r19, r1
    13c4:	81 f0       	breq	.+32     	; 0x13e6 <GPIO_readPort+0x68>
    13c6:	8b 81       	ldd	r24, Y+3	; 0x03
    13c8:	9c 81       	ldd	r25, Y+4	; 0x04
    13ca:	83 30       	cpi	r24, 0x03	; 3
    13cc:	91 05       	cpc	r25, r1
    13ce:	81 f0       	breq	.+32     	; 0x13f0 <GPIO_readPort+0x72>
    13d0:	13 c0       	rjmp	.+38     	; 0x13f8 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    13d2:	e9 e3       	ldi	r30, 0x39	; 57
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	89 83       	std	Y+1, r24	; 0x01
    13da:	0e c0       	rjmp	.+28     	; 0x13f8 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    13dc:	e6 e3       	ldi	r30, 0x36	; 54
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	80 81       	ld	r24, Z
    13e2:	89 83       	std	Y+1, r24	; 0x01
    13e4:	09 c0       	rjmp	.+18     	; 0x13f8 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    13e6:	e3 e3       	ldi	r30, 0x33	; 51
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	89 83       	std	Y+1, r24	; 0x01
    13ee:	04 c0       	rjmp	.+8      	; 0x13f8 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    13f0:	e0 e3       	ldi	r30, 0x30	; 48
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    13f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    13fa:	0f 90       	pop	r0
    13fc:	0f 90       	pop	r0
    13fe:	0f 90       	pop	r0
    1400:	0f 90       	pop	r0
    1402:	cf 91       	pop	r28
    1404:	df 91       	pop	r29
    1406:	08 95       	ret

00001408 <start>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
/*
 *description the function that will be included in the main of the Control_ECU
 */
void start(void){
    1408:	0f 93       	push	r16
    140a:	1f 93       	push	r17
    140c:	df 93       	push	r29
    140e:	cf 93       	push	r28
    1410:	cd b7       	in	r28, 0x3d	; 61
    1412:	de b7       	in	r29, 0x3e	; 62
    1414:	c0 58       	subi	r28, 0x80	; 128
    1416:	d0 40       	sbci	r29, 0x00	; 0
    1418:	0f b6       	in	r0, 0x3f	; 63
    141a:	f8 94       	cli
    141c:	de bf       	out	0x3e, r29	; 62
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	cd bf       	out	0x3d, r28	; 61
	//Enable I-bit
	SREG|=(1<<7);
    1422:	af e5       	ldi	r26, 0x5F	; 95
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	ef e5       	ldi	r30, 0x5F	; 95
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	80 68       	ori	r24, 0x80	; 128
    142e:	8c 93       	st	X, r24
	uint8 password[5] , confirmPassword[5] , passwordVerified , command;
	//Initialize buzzer
	Buzzer_init();
    1430:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>
	//Initialize DC Motor
	DcMotor_Init();
    1434:	0e 94 cc 05 	call	0xb98	; 0xb98 <DcMotor_Init>
	//Initialize UART
	UART_init(&Config);
    1438:	88 e6       	ldi	r24, 0x68	; 104
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	0e 94 cb 13 	call	0x2796	; 0x2796 <UART_init>
	//Initialize I2C
	TWI_init(&twi_config);
    1440:	8f e6       	ldi	r24, 0x6F	; 111
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	0e 94 2c 13 	call	0x2658	; 0x2658 <TWI_init>
    1448:	d1 c0       	rjmp	.+418    	; 0x15ec <start+0x1e4>

	while(passwordVerified == 0)
	{
		receivePassword(password);
    144a:	ce 01       	movw	r24, r28
    144c:	8d 58       	subi	r24, 0x8D	; 141
    144e:	9f 4f       	sbci	r25, 0xFF	; 255
    1450:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>

		receivePassword(confirmPassword);
    1454:	ce 01       	movw	r24, r28
    1456:	88 58       	subi	r24, 0x88	; 136
    1458:	9f 4f       	sbci	r25, 0xFF	; 255
    145a:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>

		passwordVerified = verifyPassword(password, confirmPassword);
    145e:	ce 01       	movw	r24, r28
    1460:	8d 58       	subi	r24, 0x8D	; 141
    1462:	9f 4f       	sbci	r25, 0xFF	; 255
    1464:	9e 01       	movw	r18, r28
    1466:	28 58       	subi	r18, 0x88	; 136
    1468:	3f 4f       	sbci	r19, 0xFF	; 255
    146a:	b9 01       	movw	r22, r18
    146c:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <verifyPassword>
    1470:	fe 01       	movw	r30, r28
    1472:	ee 58       	subi	r30, 0x8E	; 142
    1474:	ff 4f       	sbci	r31, 0xFF	; 255
    1476:	80 83       	st	Z, r24
		UART_sendByte(passwordVerified);
    1478:	fe 01       	movw	r30, r28
    147a:	ee 58       	subi	r30, 0x8E	; 142
    147c:	ff 4f       	sbci	r31, 0xFF	; 255
    147e:	80 81       	ld	r24, Z
    1480:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
    1484:	fe 01       	movw	r30, r28
    1486:	e3 59       	subi	r30, 0x93	; 147
    1488:	ff 4f       	sbci	r31, 0xFF	; 255
    148a:	80 e0       	ldi	r24, 0x00	; 0
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	a2 e0       	ldi	r26, 0x02	; 2
    1490:	b3 e4       	ldi	r27, 0x43	; 67
    1492:	80 83       	st	Z, r24
    1494:	91 83       	std	Z+1, r25	; 0x01
    1496:	a2 83       	std	Z+2, r26	; 0x02
    1498:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    149a:	8e 01       	movw	r16, r28
    149c:	07 59       	subi	r16, 0x97	; 151
    149e:	1f 4f       	sbci	r17, 0xFF	; 255
    14a0:	fe 01       	movw	r30, r28
    14a2:	e3 59       	subi	r30, 0x93	; 147
    14a4:	ff 4f       	sbci	r31, 0xFF	; 255
    14a6:	60 81       	ld	r22, Z
    14a8:	71 81       	ldd	r23, Z+1	; 0x01
    14aa:	82 81       	ldd	r24, Z+2	; 0x02
    14ac:	93 81       	ldd	r25, Z+3	; 0x03
    14ae:	20 e0       	ldi	r18, 0x00	; 0
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	4a ef       	ldi	r20, 0xFA	; 250
    14b4:	54 e4       	ldi	r21, 0x44	; 68
    14b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14ba:	dc 01       	movw	r26, r24
    14bc:	cb 01       	movw	r24, r22
    14be:	f8 01       	movw	r30, r16
    14c0:	80 83       	st	Z, r24
    14c2:	91 83       	std	Z+1, r25	; 0x01
    14c4:	a2 83       	std	Z+2, r26	; 0x02
    14c6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    14c8:	fe 01       	movw	r30, r28
    14ca:	e7 59       	subi	r30, 0x97	; 151
    14cc:	ff 4f       	sbci	r31, 0xFF	; 255
    14ce:	60 81       	ld	r22, Z
    14d0:	71 81       	ldd	r23, Z+1	; 0x01
    14d2:	82 81       	ldd	r24, Z+2	; 0x02
    14d4:	93 81       	ldd	r25, Z+3	; 0x03
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	40 e8       	ldi	r20, 0x80	; 128
    14dc:	5f e3       	ldi	r21, 0x3F	; 63
    14de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14e2:	88 23       	and	r24, r24
    14e4:	44 f4       	brge	.+16     	; 0x14f6 <start+0xee>
		__ticks = 1;
    14e6:	fe 01       	movw	r30, r28
    14e8:	e9 59       	subi	r30, 0x99	; 153
    14ea:	ff 4f       	sbci	r31, 0xFF	; 255
    14ec:	81 e0       	ldi	r24, 0x01	; 1
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	91 83       	std	Z+1, r25	; 0x01
    14f2:	80 83       	st	Z, r24
    14f4:	64 c0       	rjmp	.+200    	; 0x15be <start+0x1b6>
	else if (__tmp > 65535)
    14f6:	fe 01       	movw	r30, r28
    14f8:	e7 59       	subi	r30, 0x97	; 151
    14fa:	ff 4f       	sbci	r31, 0xFF	; 255
    14fc:	60 81       	ld	r22, Z
    14fe:	71 81       	ldd	r23, Z+1	; 0x01
    1500:	82 81       	ldd	r24, Z+2	; 0x02
    1502:	93 81       	ldd	r25, Z+3	; 0x03
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	3f ef       	ldi	r19, 0xFF	; 255
    1508:	4f e7       	ldi	r20, 0x7F	; 127
    150a:	57 e4       	ldi	r21, 0x47	; 71
    150c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1510:	18 16       	cp	r1, r24
    1512:	0c f0       	brlt	.+2      	; 0x1516 <start+0x10e>
    1514:	43 c0       	rjmp	.+134    	; 0x159c <start+0x194>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1516:	fe 01       	movw	r30, r28
    1518:	e3 59       	subi	r30, 0x93	; 147
    151a:	ff 4f       	sbci	r31, 0xFF	; 255
    151c:	60 81       	ld	r22, Z
    151e:	71 81       	ldd	r23, Z+1	; 0x01
    1520:	82 81       	ldd	r24, Z+2	; 0x02
    1522:	93 81       	ldd	r25, Z+3	; 0x03
    1524:	20 e0       	ldi	r18, 0x00	; 0
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	40 e2       	ldi	r20, 0x20	; 32
    152a:	51 e4       	ldi	r21, 0x41	; 65
    152c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1530:	dc 01       	movw	r26, r24
    1532:	cb 01       	movw	r24, r22
    1534:	8e 01       	movw	r16, r28
    1536:	09 59       	subi	r16, 0x99	; 153
    1538:	1f 4f       	sbci	r17, 0xFF	; 255
    153a:	bc 01       	movw	r22, r24
    153c:	cd 01       	movw	r24, r26
    153e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1542:	dc 01       	movw	r26, r24
    1544:	cb 01       	movw	r24, r22
    1546:	f8 01       	movw	r30, r16
    1548:	91 83       	std	Z+1, r25	; 0x01
    154a:	80 83       	st	Z, r24
    154c:	1f c0       	rjmp	.+62     	; 0x158c <start+0x184>
    154e:	fe 01       	movw	r30, r28
    1550:	eb 59       	subi	r30, 0x9B	; 155
    1552:	ff 4f       	sbci	r31, 0xFF	; 255
    1554:	88 ec       	ldi	r24, 0xC8	; 200
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	91 83       	std	Z+1, r25	; 0x01
    155a:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    155c:	fe 01       	movw	r30, r28
    155e:	eb 59       	subi	r30, 0x9B	; 155
    1560:	ff 4f       	sbci	r31, 0xFF	; 255
    1562:	80 81       	ld	r24, Z
    1564:	91 81       	ldd	r25, Z+1	; 0x01
    1566:	01 97       	sbiw	r24, 0x01	; 1
    1568:	f1 f7       	brne	.-4      	; 0x1566 <start+0x15e>
    156a:	fe 01       	movw	r30, r28
    156c:	eb 59       	subi	r30, 0x9B	; 155
    156e:	ff 4f       	sbci	r31, 0xFF	; 255
    1570:	91 83       	std	Z+1, r25	; 0x01
    1572:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1574:	de 01       	movw	r26, r28
    1576:	a9 59       	subi	r26, 0x99	; 153
    1578:	bf 4f       	sbci	r27, 0xFF	; 255
    157a:	fe 01       	movw	r30, r28
    157c:	e9 59       	subi	r30, 0x99	; 153
    157e:	ff 4f       	sbci	r31, 0xFF	; 255
    1580:	80 81       	ld	r24, Z
    1582:	91 81       	ldd	r25, Z+1	; 0x01
    1584:	01 97       	sbiw	r24, 0x01	; 1
    1586:	11 96       	adiw	r26, 0x01	; 1
    1588:	9c 93       	st	X, r25
    158a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    158c:	fe 01       	movw	r30, r28
    158e:	e9 59       	subi	r30, 0x99	; 153
    1590:	ff 4f       	sbci	r31, 0xFF	; 255
    1592:	80 81       	ld	r24, Z
    1594:	91 81       	ldd	r25, Z+1	; 0x01
    1596:	00 97       	sbiw	r24, 0x00	; 0
    1598:	d1 f6       	brne	.-76     	; 0x154e <start+0x146>
    159a:	28 c0       	rjmp	.+80     	; 0x15ec <start+0x1e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    159c:	8e 01       	movw	r16, r28
    159e:	09 59       	subi	r16, 0x99	; 153
    15a0:	1f 4f       	sbci	r17, 0xFF	; 255
    15a2:	fe 01       	movw	r30, r28
    15a4:	e7 59       	subi	r30, 0x97	; 151
    15a6:	ff 4f       	sbci	r31, 0xFF	; 255
    15a8:	60 81       	ld	r22, Z
    15aa:	71 81       	ldd	r23, Z+1	; 0x01
    15ac:	82 81       	ldd	r24, Z+2	; 0x02
    15ae:	93 81       	ldd	r25, Z+3	; 0x03
    15b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15b4:	dc 01       	movw	r26, r24
    15b6:	cb 01       	movw	r24, r22
    15b8:	f8 01       	movw	r30, r16
    15ba:	91 83       	std	Z+1, r25	; 0x01
    15bc:	80 83       	st	Z, r24
    15be:	de 01       	movw	r26, r28
    15c0:	ad 59       	subi	r26, 0x9D	; 157
    15c2:	bf 4f       	sbci	r27, 0xFF	; 255
    15c4:	fe 01       	movw	r30, r28
    15c6:	e9 59       	subi	r30, 0x99	; 153
    15c8:	ff 4f       	sbci	r31, 0xFF	; 255
    15ca:	80 81       	ld	r24, Z
    15cc:	91 81       	ldd	r25, Z+1	; 0x01
    15ce:	11 96       	adiw	r26, 0x01	; 1
    15d0:	9c 93       	st	X, r25
    15d2:	8e 93       	st	-X, r24
    15d4:	fe 01       	movw	r30, r28
    15d6:	ed 59       	subi	r30, 0x9D	; 157
    15d8:	ff 4f       	sbci	r31, 0xFF	; 255
    15da:	80 81       	ld	r24, Z
    15dc:	91 81       	ldd	r25, Z+1	; 0x01
    15de:	01 97       	sbiw	r24, 0x01	; 1
    15e0:	f1 f7       	brne	.-4      	; 0x15de <start+0x1d6>
    15e2:	fe 01       	movw	r30, r28
    15e4:	ed 59       	subi	r30, 0x9D	; 157
    15e6:	ff 4f       	sbci	r31, 0xFF	; 255
    15e8:	91 83       	std	Z+1, r25	; 0x01
    15ea:	80 83       	st	Z, r24
	//Initialize UART
	UART_init(&Config);
	//Initialize I2C
	TWI_init(&twi_config);

	while(passwordVerified == 0)
    15ec:	fe 01       	movw	r30, r28
    15ee:	ee 58       	subi	r30, 0x8E	; 142
    15f0:	ff 4f       	sbci	r31, 0xFF	; 255
    15f2:	80 81       	ld	r24, Z
    15f4:	88 23       	and	r24, r24
    15f6:	09 f4       	brne	.+2      	; 0x15fa <start+0x1f2>
    15f8:	28 cf       	rjmp	.-432    	; 0x144a <start+0x42>

		_delay_ms(UART_DELAY);
	}


	storePasswordeeprom(password);
    15fa:	ce 01       	movw	r24, r28
    15fc:	8d 58       	subi	r24, 0x8D	; 141
    15fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1600:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <storePasswordeeprom>


	while(1)
	{
		uint8 passwordEEPROM[4];
		readPasswordeeprom(passwordEEPROM);
    1604:	ce 01       	movw	r24, r28
    1606:	83 58       	subi	r24, 0x83	; 131
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	0e 94 0e 11 	call	0x221c	; 0x221c <readPasswordeeprom>
		command = UART_recieveByte();
    160e:	0e 94 71 14 	call	0x28e2	; 0x28e2 <UART_recieveByte>
    1612:	fe 01       	movw	r30, r28
    1614:	ef 58       	subi	r30, 0x8F	; 143
    1616:	ff 4f       	sbci	r31, 0xFF	; 255
    1618:	80 83       	st	Z, r24
    161a:	fe 01       	movw	r30, r28
    161c:	e1 5a       	subi	r30, 0xA1	; 161
    161e:	ff 4f       	sbci	r31, 0xFF	; 255
    1620:	80 e0       	ldi	r24, 0x00	; 0
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	a2 e0       	ldi	r26, 0x02	; 2
    1626:	b3 e4       	ldi	r27, 0x43	; 67
    1628:	80 83       	st	Z, r24
    162a:	91 83       	std	Z+1, r25	; 0x01
    162c:	a2 83       	std	Z+2, r26	; 0x02
    162e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1630:	8e 01       	movw	r16, r28
    1632:	05 5a       	subi	r16, 0xA5	; 165
    1634:	1f 4f       	sbci	r17, 0xFF	; 255
    1636:	fe 01       	movw	r30, r28
    1638:	e1 5a       	subi	r30, 0xA1	; 161
    163a:	ff 4f       	sbci	r31, 0xFF	; 255
    163c:	60 81       	ld	r22, Z
    163e:	71 81       	ldd	r23, Z+1	; 0x01
    1640:	82 81       	ldd	r24, Z+2	; 0x02
    1642:	93 81       	ldd	r25, Z+3	; 0x03
    1644:	20 e0       	ldi	r18, 0x00	; 0
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	4a ef       	ldi	r20, 0xFA	; 250
    164a:	54 e4       	ldi	r21, 0x44	; 68
    164c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1650:	dc 01       	movw	r26, r24
    1652:	cb 01       	movw	r24, r22
    1654:	f8 01       	movw	r30, r16
    1656:	80 83       	st	Z, r24
    1658:	91 83       	std	Z+1, r25	; 0x01
    165a:	a2 83       	std	Z+2, r26	; 0x02
    165c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    165e:	fe 01       	movw	r30, r28
    1660:	e5 5a       	subi	r30, 0xA5	; 165
    1662:	ff 4f       	sbci	r31, 0xFF	; 255
    1664:	60 81       	ld	r22, Z
    1666:	71 81       	ldd	r23, Z+1	; 0x01
    1668:	82 81       	ldd	r24, Z+2	; 0x02
    166a:	93 81       	ldd	r25, Z+3	; 0x03
    166c:	20 e0       	ldi	r18, 0x00	; 0
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	40 e8       	ldi	r20, 0x80	; 128
    1672:	5f e3       	ldi	r21, 0x3F	; 63
    1674:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1678:	88 23       	and	r24, r24
    167a:	44 f4       	brge	.+16     	; 0x168c <start+0x284>
		__ticks = 1;
    167c:	fe 01       	movw	r30, r28
    167e:	e7 5a       	subi	r30, 0xA7	; 167
    1680:	ff 4f       	sbci	r31, 0xFF	; 255
    1682:	81 e0       	ldi	r24, 0x01	; 1
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	91 83       	std	Z+1, r25	; 0x01
    1688:	80 83       	st	Z, r24
    168a:	64 c0       	rjmp	.+200    	; 0x1754 <start+0x34c>
	else if (__tmp > 65535)
    168c:	fe 01       	movw	r30, r28
    168e:	e5 5a       	subi	r30, 0xA5	; 165
    1690:	ff 4f       	sbci	r31, 0xFF	; 255
    1692:	60 81       	ld	r22, Z
    1694:	71 81       	ldd	r23, Z+1	; 0x01
    1696:	82 81       	ldd	r24, Z+2	; 0x02
    1698:	93 81       	ldd	r25, Z+3	; 0x03
    169a:	20 e0       	ldi	r18, 0x00	; 0
    169c:	3f ef       	ldi	r19, 0xFF	; 255
    169e:	4f e7       	ldi	r20, 0x7F	; 127
    16a0:	57 e4       	ldi	r21, 0x47	; 71
    16a2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16a6:	18 16       	cp	r1, r24
    16a8:	0c f0       	brlt	.+2      	; 0x16ac <start+0x2a4>
    16aa:	43 c0       	rjmp	.+134    	; 0x1732 <start+0x32a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16ac:	fe 01       	movw	r30, r28
    16ae:	e1 5a       	subi	r30, 0xA1	; 161
    16b0:	ff 4f       	sbci	r31, 0xFF	; 255
    16b2:	60 81       	ld	r22, Z
    16b4:	71 81       	ldd	r23, Z+1	; 0x01
    16b6:	82 81       	ldd	r24, Z+2	; 0x02
    16b8:	93 81       	ldd	r25, Z+3	; 0x03
    16ba:	20 e0       	ldi	r18, 0x00	; 0
    16bc:	30 e0       	ldi	r19, 0x00	; 0
    16be:	40 e2       	ldi	r20, 0x20	; 32
    16c0:	51 e4       	ldi	r21, 0x41	; 65
    16c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16c6:	dc 01       	movw	r26, r24
    16c8:	cb 01       	movw	r24, r22
    16ca:	8e 01       	movw	r16, r28
    16cc:	07 5a       	subi	r16, 0xA7	; 167
    16ce:	1f 4f       	sbci	r17, 0xFF	; 255
    16d0:	bc 01       	movw	r22, r24
    16d2:	cd 01       	movw	r24, r26
    16d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16d8:	dc 01       	movw	r26, r24
    16da:	cb 01       	movw	r24, r22
    16dc:	f8 01       	movw	r30, r16
    16de:	91 83       	std	Z+1, r25	; 0x01
    16e0:	80 83       	st	Z, r24
    16e2:	1f c0       	rjmp	.+62     	; 0x1722 <start+0x31a>
    16e4:	fe 01       	movw	r30, r28
    16e6:	e9 5a       	subi	r30, 0xA9	; 169
    16e8:	ff 4f       	sbci	r31, 0xFF	; 255
    16ea:	88 ec       	ldi	r24, 0xC8	; 200
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	91 83       	std	Z+1, r25	; 0x01
    16f0:	80 83       	st	Z, r24
    16f2:	fe 01       	movw	r30, r28
    16f4:	e9 5a       	subi	r30, 0xA9	; 169
    16f6:	ff 4f       	sbci	r31, 0xFF	; 255
    16f8:	80 81       	ld	r24, Z
    16fa:	91 81       	ldd	r25, Z+1	; 0x01
    16fc:	01 97       	sbiw	r24, 0x01	; 1
    16fe:	f1 f7       	brne	.-4      	; 0x16fc <start+0x2f4>
    1700:	fe 01       	movw	r30, r28
    1702:	e9 5a       	subi	r30, 0xA9	; 169
    1704:	ff 4f       	sbci	r31, 0xFF	; 255
    1706:	91 83       	std	Z+1, r25	; 0x01
    1708:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    170a:	de 01       	movw	r26, r28
    170c:	a7 5a       	subi	r26, 0xA7	; 167
    170e:	bf 4f       	sbci	r27, 0xFF	; 255
    1710:	fe 01       	movw	r30, r28
    1712:	e7 5a       	subi	r30, 0xA7	; 167
    1714:	ff 4f       	sbci	r31, 0xFF	; 255
    1716:	80 81       	ld	r24, Z
    1718:	91 81       	ldd	r25, Z+1	; 0x01
    171a:	01 97       	sbiw	r24, 0x01	; 1
    171c:	11 96       	adiw	r26, 0x01	; 1
    171e:	9c 93       	st	X, r25
    1720:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1722:	fe 01       	movw	r30, r28
    1724:	e7 5a       	subi	r30, 0xA7	; 167
    1726:	ff 4f       	sbci	r31, 0xFF	; 255
    1728:	80 81       	ld	r24, Z
    172a:	91 81       	ldd	r25, Z+1	; 0x01
    172c:	00 97       	sbiw	r24, 0x00	; 0
    172e:	d1 f6       	brne	.-76     	; 0x16e4 <start+0x2dc>
    1730:	28 c0       	rjmp	.+80     	; 0x1782 <start+0x37a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1732:	8e 01       	movw	r16, r28
    1734:	07 5a       	subi	r16, 0xA7	; 167
    1736:	1f 4f       	sbci	r17, 0xFF	; 255
    1738:	fe 01       	movw	r30, r28
    173a:	e5 5a       	subi	r30, 0xA5	; 165
    173c:	ff 4f       	sbci	r31, 0xFF	; 255
    173e:	60 81       	ld	r22, Z
    1740:	71 81       	ldd	r23, Z+1	; 0x01
    1742:	82 81       	ldd	r24, Z+2	; 0x02
    1744:	93 81       	ldd	r25, Z+3	; 0x03
    1746:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    174a:	dc 01       	movw	r26, r24
    174c:	cb 01       	movw	r24, r22
    174e:	f8 01       	movw	r30, r16
    1750:	91 83       	std	Z+1, r25	; 0x01
    1752:	80 83       	st	Z, r24
    1754:	de 01       	movw	r26, r28
    1756:	ab 5a       	subi	r26, 0xAB	; 171
    1758:	bf 4f       	sbci	r27, 0xFF	; 255
    175a:	fe 01       	movw	r30, r28
    175c:	e7 5a       	subi	r30, 0xA7	; 167
    175e:	ff 4f       	sbci	r31, 0xFF	; 255
    1760:	80 81       	ld	r24, Z
    1762:	91 81       	ldd	r25, Z+1	; 0x01
    1764:	11 96       	adiw	r26, 0x01	; 1
    1766:	9c 93       	st	X, r25
    1768:	8e 93       	st	-X, r24
    176a:	fe 01       	movw	r30, r28
    176c:	eb 5a       	subi	r30, 0xAB	; 171
    176e:	ff 4f       	sbci	r31, 0xFF	; 255
    1770:	80 81       	ld	r24, Z
    1772:	91 81       	ldd	r25, Z+1	; 0x01
    1774:	01 97       	sbiw	r24, 0x01	; 1
    1776:	f1 f7       	brne	.-4      	; 0x1774 <start+0x36c>
    1778:	fe 01       	movw	r30, r28
    177a:	eb 5a       	subi	r30, 0xAB	; 171
    177c:	ff 4f       	sbci	r31, 0xFF	; 255
    177e:	91 83       	std	Z+1, r25	; 0x01
    1780:	80 83       	st	Z, r24
		_delay_ms(UART_DELAY);

		if(command == '+')
    1782:	fe 01       	movw	r30, r28
    1784:	ef 58       	subi	r30, 0x8F	; 143
    1786:	ff 4f       	sbci	r31, 0xFF	; 255
    1788:	80 81       	ld	r24, Z
    178a:	8b 32       	cpi	r24, 0x2B	; 43
    178c:	09 f0       	breq	.+2      	; 0x1790 <start+0x388>
    178e:	da c1       	rjmp	.+948    	; 0x1b44 <start+0x73c>
		{
			receivePassword(password);
    1790:	ce 01       	movw	r24, r28
    1792:	8d 58       	subi	r24, 0x8D	; 141
    1794:	9f 4f       	sbci	r25, 0xFF	; 255
    1796:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>

			if(verifyPassword(password, passwordEEPROM))
    179a:	ce 01       	movw	r24, r28
    179c:	8d 58       	subi	r24, 0x8D	; 141
    179e:	9f 4f       	sbci	r25, 0xFF	; 255
    17a0:	9e 01       	movw	r18, r28
    17a2:	23 58       	subi	r18, 0x83	; 131
    17a4:	3f 4f       	sbci	r19, 0xFF	; 255
    17a6:	b9 01       	movw	r22, r18
    17a8:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <verifyPassword>
    17ac:	88 23       	and	r24, r24
    17ae:	09 f4       	brne	.+2      	; 0x17b2 <start+0x3aa>
    17b0:	bd c0       	rjmp	.+378    	; 0x192c <start+0x524>
			{
				falsePasswords = 0;
    17b2:	10 92 81 00 	sts	0x0081, r1
    17b6:	10 92 80 00 	sts	0x0080, r1
				UART_sendByte(1);
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
    17c0:	fe 01       	movw	r30, r28
    17c2:	ef 5a       	subi	r30, 0xAF	; 175
    17c4:	ff 4f       	sbci	r31, 0xFF	; 255
    17c6:	80 e0       	ldi	r24, 0x00	; 0
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	a2 e0       	ldi	r26, 0x02	; 2
    17cc:	b3 e4       	ldi	r27, 0x43	; 67
    17ce:	80 83       	st	Z, r24
    17d0:	91 83       	std	Z+1, r25	; 0x01
    17d2:	a2 83       	std	Z+2, r26	; 0x02
    17d4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17d6:	8e 01       	movw	r16, r28
    17d8:	03 5b       	subi	r16, 0xB3	; 179
    17da:	1f 4f       	sbci	r17, 0xFF	; 255
    17dc:	fe 01       	movw	r30, r28
    17de:	ef 5a       	subi	r30, 0xAF	; 175
    17e0:	ff 4f       	sbci	r31, 0xFF	; 255
    17e2:	60 81       	ld	r22, Z
    17e4:	71 81       	ldd	r23, Z+1	; 0x01
    17e6:	82 81       	ldd	r24, Z+2	; 0x02
    17e8:	93 81       	ldd	r25, Z+3	; 0x03
    17ea:	20 e0       	ldi	r18, 0x00	; 0
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	4a ef       	ldi	r20, 0xFA	; 250
    17f0:	54 e4       	ldi	r21, 0x44	; 68
    17f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17f6:	dc 01       	movw	r26, r24
    17f8:	cb 01       	movw	r24, r22
    17fa:	f8 01       	movw	r30, r16
    17fc:	80 83       	st	Z, r24
    17fe:	91 83       	std	Z+1, r25	; 0x01
    1800:	a2 83       	std	Z+2, r26	; 0x02
    1802:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1804:	fe 01       	movw	r30, r28
    1806:	e3 5b       	subi	r30, 0xB3	; 179
    1808:	ff 4f       	sbci	r31, 0xFF	; 255
    180a:	60 81       	ld	r22, Z
    180c:	71 81       	ldd	r23, Z+1	; 0x01
    180e:	82 81       	ldd	r24, Z+2	; 0x02
    1810:	93 81       	ldd	r25, Z+3	; 0x03
    1812:	20 e0       	ldi	r18, 0x00	; 0
    1814:	30 e0       	ldi	r19, 0x00	; 0
    1816:	40 e8       	ldi	r20, 0x80	; 128
    1818:	5f e3       	ldi	r21, 0x3F	; 63
    181a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    181e:	88 23       	and	r24, r24
    1820:	44 f4       	brge	.+16     	; 0x1832 <start+0x42a>
		__ticks = 1;
    1822:	fe 01       	movw	r30, r28
    1824:	e5 5b       	subi	r30, 0xB5	; 181
    1826:	ff 4f       	sbci	r31, 0xFF	; 255
    1828:	81 e0       	ldi	r24, 0x01	; 1
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	91 83       	std	Z+1, r25	; 0x01
    182e:	80 83       	st	Z, r24
    1830:	64 c0       	rjmp	.+200    	; 0x18fa <start+0x4f2>
	else if (__tmp > 65535)
    1832:	fe 01       	movw	r30, r28
    1834:	e3 5b       	subi	r30, 0xB3	; 179
    1836:	ff 4f       	sbci	r31, 0xFF	; 255
    1838:	60 81       	ld	r22, Z
    183a:	71 81       	ldd	r23, Z+1	; 0x01
    183c:	82 81       	ldd	r24, Z+2	; 0x02
    183e:	93 81       	ldd	r25, Z+3	; 0x03
    1840:	20 e0       	ldi	r18, 0x00	; 0
    1842:	3f ef       	ldi	r19, 0xFF	; 255
    1844:	4f e7       	ldi	r20, 0x7F	; 127
    1846:	57 e4       	ldi	r21, 0x47	; 71
    1848:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    184c:	18 16       	cp	r1, r24
    184e:	0c f0       	brlt	.+2      	; 0x1852 <start+0x44a>
    1850:	43 c0       	rjmp	.+134    	; 0x18d8 <start+0x4d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1852:	fe 01       	movw	r30, r28
    1854:	ef 5a       	subi	r30, 0xAF	; 175
    1856:	ff 4f       	sbci	r31, 0xFF	; 255
    1858:	60 81       	ld	r22, Z
    185a:	71 81       	ldd	r23, Z+1	; 0x01
    185c:	82 81       	ldd	r24, Z+2	; 0x02
    185e:	93 81       	ldd	r25, Z+3	; 0x03
    1860:	20 e0       	ldi	r18, 0x00	; 0
    1862:	30 e0       	ldi	r19, 0x00	; 0
    1864:	40 e2       	ldi	r20, 0x20	; 32
    1866:	51 e4       	ldi	r21, 0x41	; 65
    1868:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    186c:	dc 01       	movw	r26, r24
    186e:	cb 01       	movw	r24, r22
    1870:	8e 01       	movw	r16, r28
    1872:	05 5b       	subi	r16, 0xB5	; 181
    1874:	1f 4f       	sbci	r17, 0xFF	; 255
    1876:	bc 01       	movw	r22, r24
    1878:	cd 01       	movw	r24, r26
    187a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    187e:	dc 01       	movw	r26, r24
    1880:	cb 01       	movw	r24, r22
    1882:	f8 01       	movw	r30, r16
    1884:	91 83       	std	Z+1, r25	; 0x01
    1886:	80 83       	st	Z, r24
    1888:	1f c0       	rjmp	.+62     	; 0x18c8 <start+0x4c0>
    188a:	fe 01       	movw	r30, r28
    188c:	e7 5b       	subi	r30, 0xB7	; 183
    188e:	ff 4f       	sbci	r31, 0xFF	; 255
    1890:	88 ec       	ldi	r24, 0xC8	; 200
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	91 83       	std	Z+1, r25	; 0x01
    1896:	80 83       	st	Z, r24
    1898:	fe 01       	movw	r30, r28
    189a:	e7 5b       	subi	r30, 0xB7	; 183
    189c:	ff 4f       	sbci	r31, 0xFF	; 255
    189e:	80 81       	ld	r24, Z
    18a0:	91 81       	ldd	r25, Z+1	; 0x01
    18a2:	01 97       	sbiw	r24, 0x01	; 1
    18a4:	f1 f7       	brne	.-4      	; 0x18a2 <start+0x49a>
    18a6:	fe 01       	movw	r30, r28
    18a8:	e7 5b       	subi	r30, 0xB7	; 183
    18aa:	ff 4f       	sbci	r31, 0xFF	; 255
    18ac:	91 83       	std	Z+1, r25	; 0x01
    18ae:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18b0:	de 01       	movw	r26, r28
    18b2:	a5 5b       	subi	r26, 0xB5	; 181
    18b4:	bf 4f       	sbci	r27, 0xFF	; 255
    18b6:	fe 01       	movw	r30, r28
    18b8:	e5 5b       	subi	r30, 0xB5	; 181
    18ba:	ff 4f       	sbci	r31, 0xFF	; 255
    18bc:	80 81       	ld	r24, Z
    18be:	91 81       	ldd	r25, Z+1	; 0x01
    18c0:	01 97       	sbiw	r24, 0x01	; 1
    18c2:	11 96       	adiw	r26, 0x01	; 1
    18c4:	9c 93       	st	X, r25
    18c6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18c8:	fe 01       	movw	r30, r28
    18ca:	e5 5b       	subi	r30, 0xB5	; 181
    18cc:	ff 4f       	sbci	r31, 0xFF	; 255
    18ce:	80 81       	ld	r24, Z
    18d0:	91 81       	ldd	r25, Z+1	; 0x01
    18d2:	00 97       	sbiw	r24, 0x00	; 0
    18d4:	d1 f6       	brne	.-76     	; 0x188a <start+0x482>
    18d6:	27 c0       	rjmp	.+78     	; 0x1926 <start+0x51e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18d8:	8e 01       	movw	r16, r28
    18da:	05 5b       	subi	r16, 0xB5	; 181
    18dc:	1f 4f       	sbci	r17, 0xFF	; 255
    18de:	fe 01       	movw	r30, r28
    18e0:	e3 5b       	subi	r30, 0xB3	; 179
    18e2:	ff 4f       	sbci	r31, 0xFF	; 255
    18e4:	60 81       	ld	r22, Z
    18e6:	71 81       	ldd	r23, Z+1	; 0x01
    18e8:	82 81       	ldd	r24, Z+2	; 0x02
    18ea:	93 81       	ldd	r25, Z+3	; 0x03
    18ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	f8 01       	movw	r30, r16
    18f6:	91 83       	std	Z+1, r25	; 0x01
    18f8:	80 83       	st	Z, r24
    18fa:	de 01       	movw	r26, r28
    18fc:	a9 5b       	subi	r26, 0xB9	; 185
    18fe:	bf 4f       	sbci	r27, 0xFF	; 255
    1900:	fe 01       	movw	r30, r28
    1902:	e5 5b       	subi	r30, 0xB5	; 181
    1904:	ff 4f       	sbci	r31, 0xFF	; 255
    1906:	80 81       	ld	r24, Z
    1908:	91 81       	ldd	r25, Z+1	; 0x01
    190a:	8d 93       	st	X+, r24
    190c:	9c 93       	st	X, r25
    190e:	fe 01       	movw	r30, r28
    1910:	e9 5b       	subi	r30, 0xB9	; 185
    1912:	ff 4f       	sbci	r31, 0xFF	; 255
    1914:	80 81       	ld	r24, Z
    1916:	91 81       	ldd	r25, Z+1	; 0x01
    1918:	01 97       	sbiw	r24, 0x01	; 1
    191a:	f1 f7       	brne	.-4      	; 0x1918 <start+0x510>
    191c:	fe 01       	movw	r30, r28
    191e:	e9 5b       	subi	r30, 0xB9	; 185
    1920:	ff 4f       	sbci	r31, 0xFF	; 255
    1922:	91 83       	std	Z+1, r25	; 0x01
    1924:	80 83       	st	Z, r24
				_delay_ms(UART_DELAY);
				openDoor();
    1926:	0e 94 32 10 	call	0x2064	; 0x2064 <openDoor>
    192a:	6c ce       	rjmp	.-808    	; 0x1604 <start+0x1fc>
			}

			else
			{
				UART_sendByte(0);
    192c:	80 e0       	ldi	r24, 0x00	; 0
    192e:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
    1932:	fe 01       	movw	r30, r28
    1934:	ed 5b       	subi	r30, 0xBD	; 189
    1936:	ff 4f       	sbci	r31, 0xFF	; 255
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	a2 e0       	ldi	r26, 0x02	; 2
    193e:	b3 e4       	ldi	r27, 0x43	; 67
    1940:	80 83       	st	Z, r24
    1942:	91 83       	std	Z+1, r25	; 0x01
    1944:	a2 83       	std	Z+2, r26	; 0x02
    1946:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1948:	8e 01       	movw	r16, r28
    194a:	01 5c       	subi	r16, 0xC1	; 193
    194c:	1f 4f       	sbci	r17, 0xFF	; 255
    194e:	fe 01       	movw	r30, r28
    1950:	ed 5b       	subi	r30, 0xBD	; 189
    1952:	ff 4f       	sbci	r31, 0xFF	; 255
    1954:	60 81       	ld	r22, Z
    1956:	71 81       	ldd	r23, Z+1	; 0x01
    1958:	82 81       	ldd	r24, Z+2	; 0x02
    195a:	93 81       	ldd	r25, Z+3	; 0x03
    195c:	20 e0       	ldi	r18, 0x00	; 0
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	4a ef       	ldi	r20, 0xFA	; 250
    1962:	54 e4       	ldi	r21, 0x44	; 68
    1964:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1968:	dc 01       	movw	r26, r24
    196a:	cb 01       	movw	r24, r22
    196c:	f8 01       	movw	r30, r16
    196e:	80 83       	st	Z, r24
    1970:	91 83       	std	Z+1, r25	; 0x01
    1972:	a2 83       	std	Z+2, r26	; 0x02
    1974:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1976:	fe 01       	movw	r30, r28
    1978:	ff 96       	adiw	r30, 0x3f	; 63
    197a:	60 81       	ld	r22, Z
    197c:	71 81       	ldd	r23, Z+1	; 0x01
    197e:	82 81       	ldd	r24, Z+2	; 0x02
    1980:	93 81       	ldd	r25, Z+3	; 0x03
    1982:	20 e0       	ldi	r18, 0x00	; 0
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	40 e8       	ldi	r20, 0x80	; 128
    1988:	5f e3       	ldi	r21, 0x3F	; 63
    198a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    198e:	88 23       	and	r24, r24
    1990:	2c f4       	brge	.+10     	; 0x199c <start+0x594>
		__ticks = 1;
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	9e af       	std	Y+62, r25	; 0x3e
    1998:	8d af       	std	Y+61, r24	; 0x3d
    199a:	46 c0       	rjmp	.+140    	; 0x1a28 <start+0x620>
	else if (__tmp > 65535)
    199c:	fe 01       	movw	r30, r28
    199e:	ff 96       	adiw	r30, 0x3f	; 63
    19a0:	60 81       	ld	r22, Z
    19a2:	71 81       	ldd	r23, Z+1	; 0x01
    19a4:	82 81       	ldd	r24, Z+2	; 0x02
    19a6:	93 81       	ldd	r25, Z+3	; 0x03
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	3f ef       	ldi	r19, 0xFF	; 255
    19ac:	4f e7       	ldi	r20, 0x7F	; 127
    19ae:	57 e4       	ldi	r21, 0x47	; 71
    19b0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19b4:	18 16       	cp	r1, r24
    19b6:	64 f5       	brge	.+88     	; 0x1a10 <start+0x608>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19b8:	fe 01       	movw	r30, r28
    19ba:	ed 5b       	subi	r30, 0xBD	; 189
    19bc:	ff 4f       	sbci	r31, 0xFF	; 255
    19be:	60 81       	ld	r22, Z
    19c0:	71 81       	ldd	r23, Z+1	; 0x01
    19c2:	82 81       	ldd	r24, Z+2	; 0x02
    19c4:	93 81       	ldd	r25, Z+3	; 0x03
    19c6:	20 e0       	ldi	r18, 0x00	; 0
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	40 e2       	ldi	r20, 0x20	; 32
    19cc:	51 e4       	ldi	r21, 0x41	; 65
    19ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19d2:	dc 01       	movw	r26, r24
    19d4:	cb 01       	movw	r24, r22
    19d6:	bc 01       	movw	r22, r24
    19d8:	cd 01       	movw	r24, r26
    19da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19de:	dc 01       	movw	r26, r24
    19e0:	cb 01       	movw	r24, r22
    19e2:	9e af       	std	Y+62, r25	; 0x3e
    19e4:	8d af       	std	Y+61, r24	; 0x3d
    19e6:	0f c0       	rjmp	.+30     	; 0x1a06 <start+0x5fe>
    19e8:	88 ec       	ldi	r24, 0xC8	; 200
    19ea:	90 e0       	ldi	r25, 0x00	; 0
    19ec:	9c af       	std	Y+60, r25	; 0x3c
    19ee:	8b af       	std	Y+59, r24	; 0x3b
    19f0:	8b ad       	ldd	r24, Y+59	; 0x3b
    19f2:	9c ad       	ldd	r25, Y+60	; 0x3c
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <start+0x5ec>
    19f8:	9c af       	std	Y+60, r25	; 0x3c
    19fa:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19fc:	8d ad       	ldd	r24, Y+61	; 0x3d
    19fe:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a00:	01 97       	sbiw	r24, 0x01	; 1
    1a02:	9e af       	std	Y+62, r25	; 0x3e
    1a04:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a06:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a08:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a0a:	00 97       	sbiw	r24, 0x00	; 0
    1a0c:	69 f7       	brne	.-38     	; 0x19e8 <start+0x5e0>
    1a0e:	16 c0       	rjmp	.+44     	; 0x1a3c <start+0x634>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a10:	fe 01       	movw	r30, r28
    1a12:	ff 96       	adiw	r30, 0x3f	; 63
    1a14:	60 81       	ld	r22, Z
    1a16:	71 81       	ldd	r23, Z+1	; 0x01
    1a18:	82 81       	ldd	r24, Z+2	; 0x02
    1a1a:	93 81       	ldd	r25, Z+3	; 0x03
    1a1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a20:	dc 01       	movw	r26, r24
    1a22:	cb 01       	movw	r24, r22
    1a24:	9e af       	std	Y+62, r25	; 0x3e
    1a26:	8d af       	std	Y+61, r24	; 0x3d
    1a28:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a2a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a2c:	9a af       	std	Y+58, r25	; 0x3a
    1a2e:	89 af       	std	Y+57, r24	; 0x39
    1a30:	89 ad       	ldd	r24, Y+57	; 0x39
    1a32:	9a ad       	ldd	r25, Y+58	; 0x3a
    1a34:	01 97       	sbiw	r24, 0x01	; 1
    1a36:	f1 f7       	brne	.-4      	; 0x1a34 <start+0x62c>
    1a38:	9a af       	std	Y+58, r25	; 0x3a
    1a3a:	89 af       	std	Y+57, r24	; 0x39
				_delay_ms(UART_DELAY);
				falsePasswords++;
    1a3c:	80 91 80 00 	lds	r24, 0x0080
    1a40:	90 91 81 00 	lds	r25, 0x0081
    1a44:	01 96       	adiw	r24, 0x01	; 1
    1a46:	90 93 81 00 	sts	0x0081, r25
    1a4a:	80 93 80 00 	sts	0x0080, r24
				UART_sendByte(falsePasswords);
    1a4e:	80 91 80 00 	lds	r24, 0x0080
    1a52:	90 91 81 00 	lds	r25, 0x0081
    1a56:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
    1a5a:	80 e0       	ldi	r24, 0x00	; 0
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	a2 e0       	ldi	r26, 0x02	; 2
    1a60:	b3 e4       	ldi	r27, 0x43	; 67
    1a62:	8d ab       	std	Y+53, r24	; 0x35
    1a64:	9e ab       	std	Y+54, r25	; 0x36
    1a66:	af ab       	std	Y+55, r26	; 0x37
    1a68:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a6a:	6d a9       	ldd	r22, Y+53	; 0x35
    1a6c:	7e a9       	ldd	r23, Y+54	; 0x36
    1a6e:	8f a9       	ldd	r24, Y+55	; 0x37
    1a70:	98 ad       	ldd	r25, Y+56	; 0x38
    1a72:	20 e0       	ldi	r18, 0x00	; 0
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	4a ef       	ldi	r20, 0xFA	; 250
    1a78:	54 e4       	ldi	r21, 0x44	; 68
    1a7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a7e:	dc 01       	movw	r26, r24
    1a80:	cb 01       	movw	r24, r22
    1a82:	89 ab       	std	Y+49, r24	; 0x31
    1a84:	9a ab       	std	Y+50, r25	; 0x32
    1a86:	ab ab       	std	Y+51, r26	; 0x33
    1a88:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1a8a:	69 a9       	ldd	r22, Y+49	; 0x31
    1a8c:	7a a9       	ldd	r23, Y+50	; 0x32
    1a8e:	8b a9       	ldd	r24, Y+51	; 0x33
    1a90:	9c a9       	ldd	r25, Y+52	; 0x34
    1a92:	20 e0       	ldi	r18, 0x00	; 0
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	40 e8       	ldi	r20, 0x80	; 128
    1a98:	5f e3       	ldi	r21, 0x3F	; 63
    1a9a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a9e:	88 23       	and	r24, r24
    1aa0:	2c f4       	brge	.+10     	; 0x1aac <start+0x6a4>
		__ticks = 1;
    1aa2:	81 e0       	ldi	r24, 0x01	; 1
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	98 ab       	std	Y+48, r25	; 0x30
    1aa8:	8f a7       	std	Y+47, r24	; 0x2f
    1aaa:	3f c0       	rjmp	.+126    	; 0x1b2a <start+0x722>
	else if (__tmp > 65535)
    1aac:	69 a9       	ldd	r22, Y+49	; 0x31
    1aae:	7a a9       	ldd	r23, Y+50	; 0x32
    1ab0:	8b a9       	ldd	r24, Y+51	; 0x33
    1ab2:	9c a9       	ldd	r25, Y+52	; 0x34
    1ab4:	20 e0       	ldi	r18, 0x00	; 0
    1ab6:	3f ef       	ldi	r19, 0xFF	; 255
    1ab8:	4f e7       	ldi	r20, 0x7F	; 127
    1aba:	57 e4       	ldi	r21, 0x47	; 71
    1abc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ac0:	18 16       	cp	r1, r24
    1ac2:	4c f5       	brge	.+82     	; 0x1b16 <start+0x70e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ac4:	6d a9       	ldd	r22, Y+53	; 0x35
    1ac6:	7e a9       	ldd	r23, Y+54	; 0x36
    1ac8:	8f a9       	ldd	r24, Y+55	; 0x37
    1aca:	98 ad       	ldd	r25, Y+56	; 0x38
    1acc:	20 e0       	ldi	r18, 0x00	; 0
    1ace:	30 e0       	ldi	r19, 0x00	; 0
    1ad0:	40 e2       	ldi	r20, 0x20	; 32
    1ad2:	51 e4       	ldi	r21, 0x41	; 65
    1ad4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad8:	dc 01       	movw	r26, r24
    1ada:	cb 01       	movw	r24, r22
    1adc:	bc 01       	movw	r22, r24
    1ade:	cd 01       	movw	r24, r26
    1ae0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ae4:	dc 01       	movw	r26, r24
    1ae6:	cb 01       	movw	r24, r22
    1ae8:	98 ab       	std	Y+48, r25	; 0x30
    1aea:	8f a7       	std	Y+47, r24	; 0x2f
    1aec:	0f c0       	rjmp	.+30     	; 0x1b0c <start+0x704>
    1aee:	88 ec       	ldi	r24, 0xC8	; 200
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	9e a7       	std	Y+46, r25	; 0x2e
    1af4:	8d a7       	std	Y+45, r24	; 0x2d
    1af6:	8d a5       	ldd	r24, Y+45	; 0x2d
    1af8:	9e a5       	ldd	r25, Y+46	; 0x2e
    1afa:	01 97       	sbiw	r24, 0x01	; 1
    1afc:	f1 f7       	brne	.-4      	; 0x1afa <start+0x6f2>
    1afe:	9e a7       	std	Y+46, r25	; 0x2e
    1b00:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b02:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b04:	98 a9       	ldd	r25, Y+48	; 0x30
    1b06:	01 97       	sbiw	r24, 0x01	; 1
    1b08:	98 ab       	std	Y+48, r25	; 0x30
    1b0a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b0c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b0e:	98 a9       	ldd	r25, Y+48	; 0x30
    1b10:	00 97       	sbiw	r24, 0x00	; 0
    1b12:	69 f7       	brne	.-38     	; 0x1aee <start+0x6e6>
    1b14:	14 c0       	rjmp	.+40     	; 0x1b3e <start+0x736>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b16:	69 a9       	ldd	r22, Y+49	; 0x31
    1b18:	7a a9       	ldd	r23, Y+50	; 0x32
    1b1a:	8b a9       	ldd	r24, Y+51	; 0x33
    1b1c:	9c a9       	ldd	r25, Y+52	; 0x34
    1b1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b22:	dc 01       	movw	r26, r24
    1b24:	cb 01       	movw	r24, r22
    1b26:	98 ab       	std	Y+48, r25	; 0x30
    1b28:	8f a7       	std	Y+47, r24	; 0x2f
    1b2a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b2c:	98 a9       	ldd	r25, Y+48	; 0x30
    1b2e:	9c a7       	std	Y+44, r25	; 0x2c
    1b30:	8b a7       	std	Y+43, r24	; 0x2b
    1b32:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b34:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b36:	01 97       	sbiw	r24, 0x01	; 1
    1b38:	f1 f7       	brne	.-4      	; 0x1b36 <start+0x72e>
    1b3a:	9c a7       	std	Y+44, r25	; 0x2c
    1b3c:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(UART_DELAY);
				falsePassword();
    1b3e:	0e 94 51 10 	call	0x20a2	; 0x20a2 <falsePassword>
    1b42:	60 cd       	rjmp	.-1344   	; 0x1604 <start+0x1fc>

			}
		}

		else if(command == '-')
    1b44:	fe 01       	movw	r30, r28
    1b46:	ef 58       	subi	r30, 0x8F	; 143
    1b48:	ff 4f       	sbci	r31, 0xFF	; 255
    1b4a:	80 81       	ld	r24, Z
    1b4c:	8d 32       	cpi	r24, 0x2D	; 45
    1b4e:	09 f0       	breq	.+2      	; 0x1b52 <start+0x74a>
    1b50:	59 cd       	rjmp	.-1358   	; 0x1604 <start+0x1fc>
		{
			receivePassword(password);
    1b52:	ce 01       	movw	r24, r28
    1b54:	8d 58       	subi	r24, 0x8D	; 141
    1b56:	9f 4f       	sbci	r25, 0xFF	; 255
    1b58:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>


			passwordVerified = verifyPassword(password, passwordEEPROM);
    1b5c:	ce 01       	movw	r24, r28
    1b5e:	8d 58       	subi	r24, 0x8D	; 141
    1b60:	9f 4f       	sbci	r25, 0xFF	; 255
    1b62:	9e 01       	movw	r18, r28
    1b64:	23 58       	subi	r18, 0x83	; 131
    1b66:	3f 4f       	sbci	r19, 0xFF	; 255
    1b68:	b9 01       	movw	r22, r18
    1b6a:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <verifyPassword>
    1b6e:	fe 01       	movw	r30, r28
    1b70:	ee 58       	subi	r30, 0x8E	; 142
    1b72:	ff 4f       	sbci	r31, 0xFF	; 255
    1b74:	80 83       	st	Z, r24
    1b76:	80 e0       	ldi	r24, 0x00	; 0
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	a2 e0       	ldi	r26, 0x02	; 2
    1b7c:	b3 e4       	ldi	r27, 0x43	; 67
    1b7e:	8f a3       	std	Y+39, r24	; 0x27
    1b80:	98 a7       	std	Y+40, r25	; 0x28
    1b82:	a9 a7       	std	Y+41, r26	; 0x29
    1b84:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b86:	6f a1       	ldd	r22, Y+39	; 0x27
    1b88:	78 a5       	ldd	r23, Y+40	; 0x28
    1b8a:	89 a5       	ldd	r24, Y+41	; 0x29
    1b8c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b8e:	20 e0       	ldi	r18, 0x00	; 0
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	4a ef       	ldi	r20, 0xFA	; 250
    1b94:	54 e4       	ldi	r21, 0x44	; 68
    1b96:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b9a:	dc 01       	movw	r26, r24
    1b9c:	cb 01       	movw	r24, r22
    1b9e:	8b a3       	std	Y+35, r24	; 0x23
    1ba0:	9c a3       	std	Y+36, r25	; 0x24
    1ba2:	ad a3       	std	Y+37, r26	; 0x25
    1ba4:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1ba6:	6b a1       	ldd	r22, Y+35	; 0x23
    1ba8:	7c a1       	ldd	r23, Y+36	; 0x24
    1baa:	8d a1       	ldd	r24, Y+37	; 0x25
    1bac:	9e a1       	ldd	r25, Y+38	; 0x26
    1bae:	20 e0       	ldi	r18, 0x00	; 0
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	40 e8       	ldi	r20, 0x80	; 128
    1bb4:	5f e3       	ldi	r21, 0x3F	; 63
    1bb6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bba:	88 23       	and	r24, r24
    1bbc:	2c f4       	brge	.+10     	; 0x1bc8 <start+0x7c0>
		__ticks = 1;
    1bbe:	81 e0       	ldi	r24, 0x01	; 1
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	9a a3       	std	Y+34, r25	; 0x22
    1bc4:	89 a3       	std	Y+33, r24	; 0x21
    1bc6:	3f c0       	rjmp	.+126    	; 0x1c46 <start+0x83e>
	else if (__tmp > 65535)
    1bc8:	6b a1       	ldd	r22, Y+35	; 0x23
    1bca:	7c a1       	ldd	r23, Y+36	; 0x24
    1bcc:	8d a1       	ldd	r24, Y+37	; 0x25
    1bce:	9e a1       	ldd	r25, Y+38	; 0x26
    1bd0:	20 e0       	ldi	r18, 0x00	; 0
    1bd2:	3f ef       	ldi	r19, 0xFF	; 255
    1bd4:	4f e7       	ldi	r20, 0x7F	; 127
    1bd6:	57 e4       	ldi	r21, 0x47	; 71
    1bd8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bdc:	18 16       	cp	r1, r24
    1bde:	4c f5       	brge	.+82     	; 0x1c32 <start+0x82a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1be0:	6f a1       	ldd	r22, Y+39	; 0x27
    1be2:	78 a5       	ldd	r23, Y+40	; 0x28
    1be4:	89 a5       	ldd	r24, Y+41	; 0x29
    1be6:	9a a5       	ldd	r25, Y+42	; 0x2a
    1be8:	20 e0       	ldi	r18, 0x00	; 0
    1bea:	30 e0       	ldi	r19, 0x00	; 0
    1bec:	40 e2       	ldi	r20, 0x20	; 32
    1bee:	51 e4       	ldi	r21, 0x41	; 65
    1bf0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bf4:	dc 01       	movw	r26, r24
    1bf6:	cb 01       	movw	r24, r22
    1bf8:	bc 01       	movw	r22, r24
    1bfa:	cd 01       	movw	r24, r26
    1bfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c00:	dc 01       	movw	r26, r24
    1c02:	cb 01       	movw	r24, r22
    1c04:	9a a3       	std	Y+34, r25	; 0x22
    1c06:	89 a3       	std	Y+33, r24	; 0x21
    1c08:	0f c0       	rjmp	.+30     	; 0x1c28 <start+0x820>
    1c0a:	88 ec       	ldi	r24, 0xC8	; 200
    1c0c:	90 e0       	ldi	r25, 0x00	; 0
    1c0e:	98 a3       	std	Y+32, r25	; 0x20
    1c10:	8f 8f       	std	Y+31, r24	; 0x1f
    1c12:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c14:	98 a1       	ldd	r25, Y+32	; 0x20
    1c16:	01 97       	sbiw	r24, 0x01	; 1
    1c18:	f1 f7       	brne	.-4      	; 0x1c16 <start+0x80e>
    1c1a:	98 a3       	std	Y+32, r25	; 0x20
    1c1c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c1e:	89 a1       	ldd	r24, Y+33	; 0x21
    1c20:	9a a1       	ldd	r25, Y+34	; 0x22
    1c22:	01 97       	sbiw	r24, 0x01	; 1
    1c24:	9a a3       	std	Y+34, r25	; 0x22
    1c26:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c28:	89 a1       	ldd	r24, Y+33	; 0x21
    1c2a:	9a a1       	ldd	r25, Y+34	; 0x22
    1c2c:	00 97       	sbiw	r24, 0x00	; 0
    1c2e:	69 f7       	brne	.-38     	; 0x1c0a <start+0x802>
    1c30:	14 c0       	rjmp	.+40     	; 0x1c5a <start+0x852>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c32:	6b a1       	ldd	r22, Y+35	; 0x23
    1c34:	7c a1       	ldd	r23, Y+36	; 0x24
    1c36:	8d a1       	ldd	r24, Y+37	; 0x25
    1c38:	9e a1       	ldd	r25, Y+38	; 0x26
    1c3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c3e:	dc 01       	movw	r26, r24
    1c40:	cb 01       	movw	r24, r22
    1c42:	9a a3       	std	Y+34, r25	; 0x22
    1c44:	89 a3       	std	Y+33, r24	; 0x21
    1c46:	89 a1       	ldd	r24, Y+33	; 0x21
    1c48:	9a a1       	ldd	r25, Y+34	; 0x22
    1c4a:	9e 8f       	std	Y+30, r25	; 0x1e
    1c4c:	8d 8f       	std	Y+29, r24	; 0x1d
    1c4e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c50:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1c52:	01 97       	sbiw	r24, 0x01	; 1
    1c54:	f1 f7       	brne	.-4      	; 0x1c52 <start+0x84a>
    1c56:	9e 8f       	std	Y+30, r25	; 0x1e
    1c58:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(UART_DELAY);
			UART_sendByte(passwordVerified);
    1c5a:	fe 01       	movw	r30, r28
    1c5c:	ee 58       	subi	r30, 0x8E	; 142
    1c5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c60:	80 81       	ld	r24, Z
    1c62:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>

			if(passwordVerified)
    1c66:	fe 01       	movw	r30, r28
    1c68:	ee 58       	subi	r30, 0x8E	; 142
    1c6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6c:	80 81       	ld	r24, Z
    1c6e:	88 23       	and	r24, r24
    1c70:	09 f4       	brne	.+2      	; 0x1c74 <start+0x86c>
    1c72:	a0 c0       	rjmp	.+320    	; 0x1db4 <start+0x9ac>
			{
				falsePasswords = 0;
    1c74:	10 92 81 00 	sts	0x0081, r1
    1c78:	10 92 80 00 	sts	0x0080, r1
				receivePassword(password);
    1c7c:	ce 01       	movw	r24, r28
    1c7e:	8d 58       	subi	r24, 0x8D	; 141
    1c80:	9f 4f       	sbci	r25, 0xFF	; 255
    1c82:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>


				receivePassword(confirmPassword);
    1c86:	ce 01       	movw	r24, r28
    1c88:	88 58       	subi	r24, 0x88	; 136
    1c8a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c8c:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <receivePassword>

				passwordVerified = verifyPassword(password, confirmPassword);
    1c90:	ce 01       	movw	r24, r28
    1c92:	8d 58       	subi	r24, 0x8D	; 141
    1c94:	9f 4f       	sbci	r25, 0xFF	; 255
    1c96:	9e 01       	movw	r18, r28
    1c98:	28 58       	subi	r18, 0x88	; 136
    1c9a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c9c:	b9 01       	movw	r22, r18
    1c9e:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <verifyPassword>
    1ca2:	fe 01       	movw	r30, r28
    1ca4:	ee 58       	subi	r30, 0x8E	; 142
    1ca6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ca8:	80 83       	st	Z, r24
    1caa:	80 e0       	ldi	r24, 0x00	; 0
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	a2 e0       	ldi	r26, 0x02	; 2
    1cb0:	b3 e4       	ldi	r27, 0x43	; 67
    1cb2:	89 8f       	std	Y+25, r24	; 0x19
    1cb4:	9a 8f       	std	Y+26, r25	; 0x1a
    1cb6:	ab 8f       	std	Y+27, r26	; 0x1b
    1cb8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cba:	69 8d       	ldd	r22, Y+25	; 0x19
    1cbc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cbe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cc0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	4a ef       	ldi	r20, 0xFA	; 250
    1cc8:	54 e4       	ldi	r21, 0x44	; 68
    1cca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cce:	dc 01       	movw	r26, r24
    1cd0:	cb 01       	movw	r24, r22
    1cd2:	8d 8b       	std	Y+21, r24	; 0x15
    1cd4:	9e 8b       	std	Y+22, r25	; 0x16
    1cd6:	af 8b       	std	Y+23, r26	; 0x17
    1cd8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cda:	6d 89       	ldd	r22, Y+21	; 0x15
    1cdc:	7e 89       	ldd	r23, Y+22	; 0x16
    1cde:	8f 89       	ldd	r24, Y+23	; 0x17
    1ce0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	40 e8       	ldi	r20, 0x80	; 128
    1ce8:	5f e3       	ldi	r21, 0x3F	; 63
    1cea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cee:	88 23       	and	r24, r24
    1cf0:	2c f4       	brge	.+10     	; 0x1cfc <start+0x8f4>
		__ticks = 1;
    1cf2:	81 e0       	ldi	r24, 0x01	; 1
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	9c 8b       	std	Y+20, r25	; 0x14
    1cf8:	8b 8b       	std	Y+19, r24	; 0x13
    1cfa:	3f c0       	rjmp	.+126    	; 0x1d7a <start+0x972>
	else if (__tmp > 65535)
    1cfc:	6d 89       	ldd	r22, Y+21	; 0x15
    1cfe:	7e 89       	ldd	r23, Y+22	; 0x16
    1d00:	8f 89       	ldd	r24, Y+23	; 0x17
    1d02:	98 8d       	ldd	r25, Y+24	; 0x18
    1d04:	20 e0       	ldi	r18, 0x00	; 0
    1d06:	3f ef       	ldi	r19, 0xFF	; 255
    1d08:	4f e7       	ldi	r20, 0x7F	; 127
    1d0a:	57 e4       	ldi	r21, 0x47	; 71
    1d0c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d10:	18 16       	cp	r1, r24
    1d12:	4c f5       	brge	.+82     	; 0x1d66 <start+0x95e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d14:	69 8d       	ldd	r22, Y+25	; 0x19
    1d16:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d18:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d1a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d1c:	20 e0       	ldi	r18, 0x00	; 0
    1d1e:	30 e0       	ldi	r19, 0x00	; 0
    1d20:	40 e2       	ldi	r20, 0x20	; 32
    1d22:	51 e4       	ldi	r21, 0x41	; 65
    1d24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d28:	dc 01       	movw	r26, r24
    1d2a:	cb 01       	movw	r24, r22
    1d2c:	bc 01       	movw	r22, r24
    1d2e:	cd 01       	movw	r24, r26
    1d30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d34:	dc 01       	movw	r26, r24
    1d36:	cb 01       	movw	r24, r22
    1d38:	9c 8b       	std	Y+20, r25	; 0x14
    1d3a:	8b 8b       	std	Y+19, r24	; 0x13
    1d3c:	0f c0       	rjmp	.+30     	; 0x1d5c <start+0x954>
    1d3e:	88 ec       	ldi	r24, 0xC8	; 200
    1d40:	90 e0       	ldi	r25, 0x00	; 0
    1d42:	9a 8b       	std	Y+18, r25	; 0x12
    1d44:	89 8b       	std	Y+17, r24	; 0x11
    1d46:	89 89       	ldd	r24, Y+17	; 0x11
    1d48:	9a 89       	ldd	r25, Y+18	; 0x12
    1d4a:	01 97       	sbiw	r24, 0x01	; 1
    1d4c:	f1 f7       	brne	.-4      	; 0x1d4a <start+0x942>
    1d4e:	9a 8b       	std	Y+18, r25	; 0x12
    1d50:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d52:	8b 89       	ldd	r24, Y+19	; 0x13
    1d54:	9c 89       	ldd	r25, Y+20	; 0x14
    1d56:	01 97       	sbiw	r24, 0x01	; 1
    1d58:	9c 8b       	std	Y+20, r25	; 0x14
    1d5a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d5c:	8b 89       	ldd	r24, Y+19	; 0x13
    1d5e:	9c 89       	ldd	r25, Y+20	; 0x14
    1d60:	00 97       	sbiw	r24, 0x00	; 0
    1d62:	69 f7       	brne	.-38     	; 0x1d3e <start+0x936>
    1d64:	14 c0       	rjmp	.+40     	; 0x1d8e <start+0x986>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d66:	6d 89       	ldd	r22, Y+21	; 0x15
    1d68:	7e 89       	ldd	r23, Y+22	; 0x16
    1d6a:	8f 89       	ldd	r24, Y+23	; 0x17
    1d6c:	98 8d       	ldd	r25, Y+24	; 0x18
    1d6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d72:	dc 01       	movw	r26, r24
    1d74:	cb 01       	movw	r24, r22
    1d76:	9c 8b       	std	Y+20, r25	; 0x14
    1d78:	8b 8b       	std	Y+19, r24	; 0x13
    1d7a:	8b 89       	ldd	r24, Y+19	; 0x13
    1d7c:	9c 89       	ldd	r25, Y+20	; 0x14
    1d7e:	98 8b       	std	Y+16, r25	; 0x10
    1d80:	8f 87       	std	Y+15, r24	; 0x0f
    1d82:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d84:	98 89       	ldd	r25, Y+16	; 0x10
    1d86:	01 97       	sbiw	r24, 0x01	; 1
    1d88:	f1 f7       	brne	.-4      	; 0x1d86 <start+0x97e>
    1d8a:	98 8b       	std	Y+16, r25	; 0x10
    1d8c:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(UART_DELAY);
				UART_sendByte(passwordVerified);
    1d8e:	fe 01       	movw	r30, r28
    1d90:	ee 58       	subi	r30, 0x8E	; 142
    1d92:	ff 4f       	sbci	r31, 0xFF	; 255
    1d94:	80 81       	ld	r24, Z
    1d96:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>

				if(passwordVerified)
    1d9a:	fe 01       	movw	r30, r28
    1d9c:	ee 58       	subi	r30, 0x8E	; 142
    1d9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1da0:	80 81       	ld	r24, Z
    1da2:	88 23       	and	r24, r24
    1da4:	09 f4       	brne	.+2      	; 0x1da8 <start+0x9a0>
    1da6:	2e cc       	rjmp	.-1956   	; 0x1604 <start+0x1fc>
				{
					storePasswordeeprom(password);
    1da8:	ce 01       	movw	r24, r28
    1daa:	8d 58       	subi	r24, 0x8D	; 141
    1dac:	9f 4f       	sbci	r25, 0xFF	; 255
    1dae:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <storePasswordeeprom>
    1db2:	28 cc       	rjmp	.-1968   	; 0x1604 <start+0x1fc>

			}

			else
			{
				falsePasswords++;
    1db4:	80 91 80 00 	lds	r24, 0x0080
    1db8:	90 91 81 00 	lds	r25, 0x0081
    1dbc:	01 96       	adiw	r24, 0x01	; 1
    1dbe:	90 93 81 00 	sts	0x0081, r25
    1dc2:	80 93 80 00 	sts	0x0080, r24
				UART_sendByte(falsePasswords);
    1dc6:	80 91 80 00 	lds	r24, 0x0080
    1dca:	90 91 81 00 	lds	r25, 0x0081
    1dce:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
    1dd2:	80 e0       	ldi	r24, 0x00	; 0
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	a2 e0       	ldi	r26, 0x02	; 2
    1dd8:	b3 e4       	ldi	r27, 0x43	; 67
    1dda:	8b 87       	std	Y+11, r24	; 0x0b
    1ddc:	9c 87       	std	Y+12, r25	; 0x0c
    1dde:	ad 87       	std	Y+13, r26	; 0x0d
    1de0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1de2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1de4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1de6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1de8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dea:	20 e0       	ldi	r18, 0x00	; 0
    1dec:	30 e0       	ldi	r19, 0x00	; 0
    1dee:	4a ef       	ldi	r20, 0xFA	; 250
    1df0:	54 e4       	ldi	r21, 0x44	; 68
    1df2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1df6:	dc 01       	movw	r26, r24
    1df8:	cb 01       	movw	r24, r22
    1dfa:	8f 83       	std	Y+7, r24	; 0x07
    1dfc:	98 87       	std	Y+8, r25	; 0x08
    1dfe:	a9 87       	std	Y+9, r26	; 0x09
    1e00:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e02:	6f 81       	ldd	r22, Y+7	; 0x07
    1e04:	78 85       	ldd	r23, Y+8	; 0x08
    1e06:	89 85       	ldd	r24, Y+9	; 0x09
    1e08:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e0a:	20 e0       	ldi	r18, 0x00	; 0
    1e0c:	30 e0       	ldi	r19, 0x00	; 0
    1e0e:	40 e8       	ldi	r20, 0x80	; 128
    1e10:	5f e3       	ldi	r21, 0x3F	; 63
    1e12:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e16:	88 23       	and	r24, r24
    1e18:	2c f4       	brge	.+10     	; 0x1e24 <start+0xa1c>
		__ticks = 1;
    1e1a:	81 e0       	ldi	r24, 0x01	; 1
    1e1c:	90 e0       	ldi	r25, 0x00	; 0
    1e1e:	9e 83       	std	Y+6, r25	; 0x06
    1e20:	8d 83       	std	Y+5, r24	; 0x05
    1e22:	3f c0       	rjmp	.+126    	; 0x1ea2 <start+0xa9a>
	else if (__tmp > 65535)
    1e24:	6f 81       	ldd	r22, Y+7	; 0x07
    1e26:	78 85       	ldd	r23, Y+8	; 0x08
    1e28:	89 85       	ldd	r24, Y+9	; 0x09
    1e2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e2c:	20 e0       	ldi	r18, 0x00	; 0
    1e2e:	3f ef       	ldi	r19, 0xFF	; 255
    1e30:	4f e7       	ldi	r20, 0x7F	; 127
    1e32:	57 e4       	ldi	r21, 0x47	; 71
    1e34:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e38:	18 16       	cp	r1, r24
    1e3a:	4c f5       	brge	.+82     	; 0x1e8e <start+0xa86>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e40:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e42:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e44:	20 e0       	ldi	r18, 0x00	; 0
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	40 e2       	ldi	r20, 0x20	; 32
    1e4a:	51 e4       	ldi	r21, 0x41	; 65
    1e4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e50:	dc 01       	movw	r26, r24
    1e52:	cb 01       	movw	r24, r22
    1e54:	bc 01       	movw	r22, r24
    1e56:	cd 01       	movw	r24, r26
    1e58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e5c:	dc 01       	movw	r26, r24
    1e5e:	cb 01       	movw	r24, r22
    1e60:	9e 83       	std	Y+6, r25	; 0x06
    1e62:	8d 83       	std	Y+5, r24	; 0x05
    1e64:	0f c0       	rjmp	.+30     	; 0x1e84 <start+0xa7c>
    1e66:	88 ec       	ldi	r24, 0xC8	; 200
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	9c 83       	std	Y+4, r25	; 0x04
    1e6c:	8b 83       	std	Y+3, r24	; 0x03
    1e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e70:	9c 81       	ldd	r25, Y+4	; 0x04
    1e72:	01 97       	sbiw	r24, 0x01	; 1
    1e74:	f1 f7       	brne	.-4      	; 0x1e72 <start+0xa6a>
    1e76:	9c 83       	std	Y+4, r25	; 0x04
    1e78:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1e7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1e7e:	01 97       	sbiw	r24, 0x01	; 1
    1e80:	9e 83       	std	Y+6, r25	; 0x06
    1e82:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e84:	8d 81       	ldd	r24, Y+5	; 0x05
    1e86:	9e 81       	ldd	r25, Y+6	; 0x06
    1e88:	00 97       	sbiw	r24, 0x00	; 0
    1e8a:	69 f7       	brne	.-38     	; 0x1e66 <start+0xa5e>
    1e8c:	14 c0       	rjmp	.+40     	; 0x1eb6 <start+0xaae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e8e:	6f 81       	ldd	r22, Y+7	; 0x07
    1e90:	78 85       	ldd	r23, Y+8	; 0x08
    1e92:	89 85       	ldd	r24, Y+9	; 0x09
    1e94:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e9a:	dc 01       	movw	r26, r24
    1e9c:	cb 01       	movw	r24, r22
    1e9e:	9e 83       	std	Y+6, r25	; 0x06
    1ea0:	8d 83       	std	Y+5, r24	; 0x05
    1ea2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ea4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ea6:	9a 83       	std	Y+2, r25	; 0x02
    1ea8:	89 83       	std	Y+1, r24	; 0x01
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	9a 81       	ldd	r25, Y+2	; 0x02
    1eae:	01 97       	sbiw	r24, 0x01	; 1
    1eb0:	f1 f7       	brne	.-4      	; 0x1eae <start+0xaa6>
    1eb2:	9a 83       	std	Y+2, r25	; 0x02
    1eb4:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(UART_DELAY);
				falsePassword();
    1eb6:	0e 94 51 10 	call	0x20a2	; 0x20a2 <falsePassword>
    1eba:	a4 cb       	rjmp	.-2232   	; 0x1604 <start+0x1fc>

00001ebc <receivePassword>:

/*
 * description : this function will receive the password from HIMI_ECU
 */
void receivePassword (uint8 password[])
{
    1ebc:	0f 93       	push	r16
    1ebe:	1f 93       	push	r17
    1ec0:	df 93       	push	r29
    1ec2:	cf 93       	push	r28
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62
    1ec8:	61 97       	sbiw	r28, 0x11	; 17
    1eca:	0f b6       	in	r0, 0x3f	; 63
    1ecc:	f8 94       	cli
    1ece:	de bf       	out	0x3e, r29	; 62
    1ed0:	0f be       	out	0x3f, r0	; 63
    1ed2:	cd bf       	out	0x3d, r28	; 61
    1ed4:	99 8b       	std	Y+17, r25	; 0x11
    1ed6:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1ed8:	1f 86       	std	Y+15, r1	; 0x0f
    1eda:	0f c0       	rjmp	.+30     	; 0x1efa <receivePassword+0x3e>
	{
		password [i] = UART_recieveByte();
    1edc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ede:	28 2f       	mov	r18, r24
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	88 89       	ldd	r24, Y+16	; 0x10
    1ee4:	99 89       	ldd	r25, Y+17	; 0x11
    1ee6:	8c 01       	movw	r16, r24
    1ee8:	02 0f       	add	r16, r18
    1eea:	13 1f       	adc	r17, r19
    1eec:	0e 94 71 14 	call	0x28e2	; 0x28e2 <UART_recieveByte>
    1ef0:	f8 01       	movw	r30, r16
    1ef2:	80 83       	st	Z, r24
 */
void receivePassword (uint8 password[])
{
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1ef4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ef6:	8f 5f       	subi	r24, 0xFF	; 255
    1ef8:	8f 87       	std	Y+15, r24	; 0x0f
    1efa:	8f 85       	ldd	r24, Y+15	; 0x0f
    1efc:	85 30       	cpi	r24, 0x05	; 5
    1efe:	70 f3       	brcs	.-36     	; 0x1edc <receivePassword+0x20>
    1f00:	80 e0       	ldi	r24, 0x00	; 0
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	a2 e0       	ldi	r26, 0x02	; 2
    1f06:	b3 e4       	ldi	r27, 0x43	; 67
    1f08:	8b 87       	std	Y+11, r24	; 0x0b
    1f0a:	9c 87       	std	Y+12, r25	; 0x0c
    1f0c:	ad 87       	std	Y+13, r26	; 0x0d
    1f0e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f10:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f12:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f14:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f16:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f18:	20 e0       	ldi	r18, 0x00	; 0
    1f1a:	30 e0       	ldi	r19, 0x00	; 0
    1f1c:	4a ef       	ldi	r20, 0xFA	; 250
    1f1e:	54 e4       	ldi	r21, 0x44	; 68
    1f20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f24:	dc 01       	movw	r26, r24
    1f26:	cb 01       	movw	r24, r22
    1f28:	8f 83       	std	Y+7, r24	; 0x07
    1f2a:	98 87       	std	Y+8, r25	; 0x08
    1f2c:	a9 87       	std	Y+9, r26	; 0x09
    1f2e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f30:	6f 81       	ldd	r22, Y+7	; 0x07
    1f32:	78 85       	ldd	r23, Y+8	; 0x08
    1f34:	89 85       	ldd	r24, Y+9	; 0x09
    1f36:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f38:	20 e0       	ldi	r18, 0x00	; 0
    1f3a:	30 e0       	ldi	r19, 0x00	; 0
    1f3c:	40 e8       	ldi	r20, 0x80	; 128
    1f3e:	5f e3       	ldi	r21, 0x3F	; 63
    1f40:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f44:	88 23       	and	r24, r24
    1f46:	2c f4       	brge	.+10     	; 0x1f52 <receivePassword+0x96>
		__ticks = 1;
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	90 e0       	ldi	r25, 0x00	; 0
    1f4c:	9e 83       	std	Y+6, r25	; 0x06
    1f4e:	8d 83       	std	Y+5, r24	; 0x05
    1f50:	3f c0       	rjmp	.+126    	; 0x1fd0 <receivePassword+0x114>
	else if (__tmp > 65535)
    1f52:	6f 81       	ldd	r22, Y+7	; 0x07
    1f54:	78 85       	ldd	r23, Y+8	; 0x08
    1f56:	89 85       	ldd	r24, Y+9	; 0x09
    1f58:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f5a:	20 e0       	ldi	r18, 0x00	; 0
    1f5c:	3f ef       	ldi	r19, 0xFF	; 255
    1f5e:	4f e7       	ldi	r20, 0x7F	; 127
    1f60:	57 e4       	ldi	r21, 0x47	; 71
    1f62:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f66:	18 16       	cp	r1, r24
    1f68:	4c f5       	brge	.+82     	; 0x1fbc <receivePassword+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f6a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f6c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f6e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f70:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f72:	20 e0       	ldi	r18, 0x00	; 0
    1f74:	30 e0       	ldi	r19, 0x00	; 0
    1f76:	40 e2       	ldi	r20, 0x20	; 32
    1f78:	51 e4       	ldi	r21, 0x41	; 65
    1f7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f7e:	dc 01       	movw	r26, r24
    1f80:	cb 01       	movw	r24, r22
    1f82:	bc 01       	movw	r22, r24
    1f84:	cd 01       	movw	r24, r26
    1f86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f8a:	dc 01       	movw	r26, r24
    1f8c:	cb 01       	movw	r24, r22
    1f8e:	9e 83       	std	Y+6, r25	; 0x06
    1f90:	8d 83       	std	Y+5, r24	; 0x05
    1f92:	0f c0       	rjmp	.+30     	; 0x1fb2 <receivePassword+0xf6>
    1f94:	88 ec       	ldi	r24, 0xC8	; 200
    1f96:	90 e0       	ldi	r25, 0x00	; 0
    1f98:	9c 83       	std	Y+4, r25	; 0x04
    1f9a:	8b 83       	std	Y+3, r24	; 0x03
    1f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa0:	01 97       	sbiw	r24, 0x01	; 1
    1fa2:	f1 f7       	brne	.-4      	; 0x1fa0 <receivePassword+0xe4>
    1fa4:	9c 83       	std	Y+4, r25	; 0x04
    1fa6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fa8:	8d 81       	ldd	r24, Y+5	; 0x05
    1faa:	9e 81       	ldd	r25, Y+6	; 0x06
    1fac:	01 97       	sbiw	r24, 0x01	; 1
    1fae:	9e 83       	std	Y+6, r25	; 0x06
    1fb0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fb2:	8d 81       	ldd	r24, Y+5	; 0x05
    1fb4:	9e 81       	ldd	r25, Y+6	; 0x06
    1fb6:	00 97       	sbiw	r24, 0x00	; 0
    1fb8:	69 f7       	brne	.-38     	; 0x1f94 <receivePassword+0xd8>
    1fba:	14 c0       	rjmp	.+40     	; 0x1fe4 <receivePassword+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fbc:	6f 81       	ldd	r22, Y+7	; 0x07
    1fbe:	78 85       	ldd	r23, Y+8	; 0x08
    1fc0:	89 85       	ldd	r24, Y+9	; 0x09
    1fc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc8:	dc 01       	movw	r26, r24
    1fca:	cb 01       	movw	r24, r22
    1fcc:	9e 83       	std	Y+6, r25	; 0x06
    1fce:	8d 83       	std	Y+5, r24	; 0x05
    1fd0:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd2:	9e 81       	ldd	r25, Y+6	; 0x06
    1fd4:	9a 83       	std	Y+2, r25	; 0x02
    1fd6:	89 83       	std	Y+1, r24	; 0x01
    1fd8:	89 81       	ldd	r24, Y+1	; 0x01
    1fda:	9a 81       	ldd	r25, Y+2	; 0x02
    1fdc:	01 97       	sbiw	r24, 0x01	; 1
    1fde:	f1 f7       	brne	.-4      	; 0x1fdc <receivePassword+0x120>
    1fe0:	9a 83       	std	Y+2, r25	; 0x02
    1fe2:	89 83       	std	Y+1, r24	; 0x01
	{
		password [i] = UART_recieveByte();
	}
	_delay_ms (UART_DELAY);
}
    1fe4:	61 96       	adiw	r28, 0x11	; 17
    1fe6:	0f b6       	in	r0, 0x3f	; 63
    1fe8:	f8 94       	cli
    1fea:	de bf       	out	0x3e, r29	; 62
    1fec:	0f be       	out	0x3f, r0	; 63
    1fee:	cd bf       	out	0x3d, r28	; 61
    1ff0:	cf 91       	pop	r28
    1ff2:	df 91       	pop	r29
    1ff4:	1f 91       	pop	r17
    1ff6:	0f 91       	pop	r16
    1ff8:	08 95       	ret

00001ffa <verifyPassword>:
/*
 *description : this function will be used to verify the password with the stored password in eeprom
 */
uint8 verifyPassword (uint8 password[] , uint8 confirmPassword[])
{
    1ffa:	df 93       	push	r29
    1ffc:	cf 93       	push	r28
    1ffe:	00 d0       	rcall	.+0      	; 0x2000 <verifyPassword+0x6>
    2000:	00 d0       	rcall	.+0      	; 0x2002 <verifyPassword+0x8>
    2002:	00 d0       	rcall	.+0      	; 0x2004 <verifyPassword+0xa>
    2004:	cd b7       	in	r28, 0x3d	; 61
    2006:	de b7       	in	r29, 0x3e	; 62
    2008:	9b 83       	std	Y+3, r25	; 0x03
    200a:	8a 83       	std	Y+2, r24	; 0x02
    200c:	7d 83       	std	Y+5, r23	; 0x05
    200e:	6c 83       	std	Y+4, r22	; 0x04
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    2010:	19 82       	std	Y+1, r1	; 0x01
    2012:	19 c0       	rjmp	.+50     	; 0x2046 <verifyPassword+0x4c>
	{
		if (password[i] != confirmPassword[i])
    2014:	89 81       	ldd	r24, Y+1	; 0x01
    2016:	28 2f       	mov	r18, r24
    2018:	30 e0       	ldi	r19, 0x00	; 0
    201a:	8a 81       	ldd	r24, Y+2	; 0x02
    201c:	9b 81       	ldd	r25, Y+3	; 0x03
    201e:	fc 01       	movw	r30, r24
    2020:	e2 0f       	add	r30, r18
    2022:	f3 1f       	adc	r31, r19
    2024:	40 81       	ld	r20, Z
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	28 2f       	mov	r18, r24
    202a:	30 e0       	ldi	r19, 0x00	; 0
    202c:	8c 81       	ldd	r24, Y+4	; 0x04
    202e:	9d 81       	ldd	r25, Y+5	; 0x05
    2030:	fc 01       	movw	r30, r24
    2032:	e2 0f       	add	r30, r18
    2034:	f3 1f       	adc	r31, r19
    2036:	80 81       	ld	r24, Z
    2038:	48 17       	cp	r20, r24
    203a:	11 f0       	breq	.+4      	; 0x2040 <verifyPassword+0x46>
		{
			return 0;
    203c:	1e 82       	std	Y+6, r1	; 0x06
    203e:	08 c0       	rjmp	.+16     	; 0x2050 <verifyPassword+0x56>
 */
uint8 verifyPassword (uint8 password[] , uint8 confirmPassword[])
{
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    2040:	89 81       	ldd	r24, Y+1	; 0x01
    2042:	8f 5f       	subi	r24, 0xFF	; 255
    2044:	89 83       	std	Y+1, r24	; 0x01
    2046:	89 81       	ldd	r24, Y+1	; 0x01
    2048:	85 30       	cpi	r24, 0x05	; 5
    204a:	20 f3       	brcs	.-56     	; 0x2014 <verifyPassword+0x1a>
		if (password[i] != confirmPassword[i])
		{
			return 0;
		}
	}
	return 1;
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	8e 83       	std	Y+6, r24	; 0x06
    2050:	8e 81       	ldd	r24, Y+6	; 0x06
}
    2052:	26 96       	adiw	r28, 0x06	; 6
    2054:	0f b6       	in	r0, 0x3f	; 63
    2056:	f8 94       	cli
    2058:	de bf       	out	0x3e, r29	; 62
    205a:	0f be       	out	0x3f, r0	; 63
    205c:	cd bf       	out	0x3d, r28	; 61
    205e:	cf 91       	pop	r28
    2060:	df 91       	pop	r29
    2062:	08 95       	ret

00002064 <openDoor>:
/*
 *
 */
void openDoor (void)
{
    2064:	df 93       	push	r29
    2066:	cf 93       	push	r28
    2068:	cd b7       	in	r28, 0x3d	; 61
    206a:	de b7       	in	r29, 0x3e	; 62

	DcMotor_Rotate(CW);
    206c:	80 e0       	ldi	r24, 0x00	; 0
    206e:	0e 94 e7 05 	call	0xbce	; 0xbce <DcMotor_Rotate>
	wait(15);//wait 15 sec
    2072:	8f e0       	ldi	r24, 0x0F	; 15
    2074:	90 e0       	ldi	r25, 0x00	; 0
    2076:	0e 94 c9 11 	call	0x2392	; 0x2392 <wait>

	DcMotor_Rotate(STOP);
    207a:	82 e0       	ldi	r24, 0x02	; 2
    207c:	0e 94 e7 05 	call	0xbce	; 0xbce <DcMotor_Rotate>
	wait(3);//wait 3 sec
    2080:	83 e0       	ldi	r24, 0x03	; 3
    2082:	90 e0       	ldi	r25, 0x00	; 0
    2084:	0e 94 c9 11 	call	0x2392	; 0x2392 <wait>


	DcMotor_Rotate(A_CW);
    2088:	81 e0       	ldi	r24, 0x01	; 1
    208a:	0e 94 e7 05 	call	0xbce	; 0xbce <DcMotor_Rotate>
	wait(15);//wait 15 sec
    208e:	8f e0       	ldi	r24, 0x0F	; 15
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	0e 94 c9 11 	call	0x2392	; 0x2392 <wait>

	DcMotor_Rotate(STOP);
    2096:	82 e0       	ldi	r24, 0x02	; 2
    2098:	0e 94 e7 05 	call	0xbce	; 0xbce <DcMotor_Rotate>
}
    209c:	cf 91       	pop	r28
    209e:	df 91       	pop	r29
    20a0:	08 95       	ret

000020a2 <falsePassword>:
/*
 * description: this function will be used to make procedures of failing to enter password 3 times
 * activate buzzer for 1 minute the deactivate it
 */
void falsePassword (void)
{
    20a2:	df 93       	push	r29
    20a4:	cf 93       	push	r28
    20a6:	cd b7       	in	r28, 0x3d	; 61
    20a8:	de b7       	in	r29, 0x3e	; 62
	if (falsePasswords >= 3)
    20aa:	80 91 80 00 	lds	r24, 0x0080
    20ae:	90 91 81 00 	lds	r25, 0x0081
    20b2:	83 30       	cpi	r24, 0x03	; 3
    20b4:	91 05       	cpc	r25, r1
    20b6:	64 f0       	brlt	.+24     	; 0x20d0 <falsePassword+0x2e>
	{
		falsePasswords = 0;
    20b8:	10 92 81 00 	sts	0x0081, r1
    20bc:	10 92 80 00 	sts	0x0080, r1
		Buzzer_on();
    20c0:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_on>
		wait(60);//wait for 1 minute
    20c4:	8c e3       	ldi	r24, 0x3C	; 60
    20c6:	90 e0       	ldi	r25, 0x00	; 0
    20c8:	0e 94 c9 11 	call	0x2392	; 0x2392 <wait>
		Buzzer_off();
    20cc:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_off>
	}
}
    20d0:	cf 91       	pop	r28
    20d2:	df 91       	pop	r29
    20d4:	08 95       	ret

000020d6 <storePasswordeeprom>:
/*
 * description: store the password in the eeprom
 */
void storePasswordeeprom (uint8 password[])
{
    20d6:	df 93       	push	r29
    20d8:	cf 93       	push	r28
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
    20de:	61 97       	sbiw	r28, 0x11	; 17
    20e0:	0f b6       	in	r0, 0x3f	; 63
    20e2:	f8 94       	cli
    20e4:	de bf       	out	0x3e, r29	; 62
    20e6:	0f be       	out	0x3f, r0	; 63
    20e8:	cd bf       	out	0x3d, r28	; 61
    20ea:	99 8b       	std	Y+17, r25	; 0x11
    20ec:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    20ee:	1f 86       	std	Y+15, r1	; 0x0f
    20f0:	88 c0       	rjmp	.+272    	; 0x2202 <storePasswordeeprom+0x12c>
	{
	EEPROM_writeByte ((0X0090 + i) , (password[i]));
    20f2:	8f 85       	ldd	r24, Y+15	; 0x0f
    20f4:	88 2f       	mov	r24, r24
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	80 57       	subi	r24, 0x70	; 112
    20fa:	9f 4f       	sbci	r25, 0xFF	; 255
    20fc:	ac 01       	movw	r20, r24
    20fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    2100:	28 2f       	mov	r18, r24
    2102:	30 e0       	ldi	r19, 0x00	; 0
    2104:	88 89       	ldd	r24, Y+16	; 0x10
    2106:	99 89       	ldd	r25, Y+17	; 0x11
    2108:	fc 01       	movw	r30, r24
    210a:	e2 0f       	add	r30, r18
    210c:	f3 1f       	adc	r31, r19
    210e:	20 81       	ld	r18, Z
    2110:	ca 01       	movw	r24, r20
    2112:	62 2f       	mov	r22, r18
    2114:	0e 94 25 06 	call	0xc4a	; 0xc4a <EEPROM_writeByte>
    2118:	80 e0       	ldi	r24, 0x00	; 0
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	a2 e0       	ldi	r26, 0x02	; 2
    211e:	b3 e4       	ldi	r27, 0x43	; 67
    2120:	8b 87       	std	Y+11, r24	; 0x0b
    2122:	9c 87       	std	Y+12, r25	; 0x0c
    2124:	ad 87       	std	Y+13, r26	; 0x0d
    2126:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2128:	6b 85       	ldd	r22, Y+11	; 0x0b
    212a:	7c 85       	ldd	r23, Y+12	; 0x0c
    212c:	8d 85       	ldd	r24, Y+13	; 0x0d
    212e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2130:	20 e0       	ldi	r18, 0x00	; 0
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	4a ef       	ldi	r20, 0xFA	; 250
    2136:	54 e4       	ldi	r21, 0x44	; 68
    2138:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    213c:	dc 01       	movw	r26, r24
    213e:	cb 01       	movw	r24, r22
    2140:	8f 83       	std	Y+7, r24	; 0x07
    2142:	98 87       	std	Y+8, r25	; 0x08
    2144:	a9 87       	std	Y+9, r26	; 0x09
    2146:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2148:	6f 81       	ldd	r22, Y+7	; 0x07
    214a:	78 85       	ldd	r23, Y+8	; 0x08
    214c:	89 85       	ldd	r24, Y+9	; 0x09
    214e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2150:	20 e0       	ldi	r18, 0x00	; 0
    2152:	30 e0       	ldi	r19, 0x00	; 0
    2154:	40 e8       	ldi	r20, 0x80	; 128
    2156:	5f e3       	ldi	r21, 0x3F	; 63
    2158:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    215c:	88 23       	and	r24, r24
    215e:	2c f4       	brge	.+10     	; 0x216a <storePasswordeeprom+0x94>
		__ticks = 1;
    2160:	81 e0       	ldi	r24, 0x01	; 1
    2162:	90 e0       	ldi	r25, 0x00	; 0
    2164:	9e 83       	std	Y+6, r25	; 0x06
    2166:	8d 83       	std	Y+5, r24	; 0x05
    2168:	3f c0       	rjmp	.+126    	; 0x21e8 <storePasswordeeprom+0x112>
	else if (__tmp > 65535)
    216a:	6f 81       	ldd	r22, Y+7	; 0x07
    216c:	78 85       	ldd	r23, Y+8	; 0x08
    216e:	89 85       	ldd	r24, Y+9	; 0x09
    2170:	9a 85       	ldd	r25, Y+10	; 0x0a
    2172:	20 e0       	ldi	r18, 0x00	; 0
    2174:	3f ef       	ldi	r19, 0xFF	; 255
    2176:	4f e7       	ldi	r20, 0x7F	; 127
    2178:	57 e4       	ldi	r21, 0x47	; 71
    217a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    217e:	18 16       	cp	r1, r24
    2180:	4c f5       	brge	.+82     	; 0x21d4 <storePasswordeeprom+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2182:	6b 85       	ldd	r22, Y+11	; 0x0b
    2184:	7c 85       	ldd	r23, Y+12	; 0x0c
    2186:	8d 85       	ldd	r24, Y+13	; 0x0d
    2188:	9e 85       	ldd	r25, Y+14	; 0x0e
    218a:	20 e0       	ldi	r18, 0x00	; 0
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	40 e2       	ldi	r20, 0x20	; 32
    2190:	51 e4       	ldi	r21, 0x41	; 65
    2192:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2196:	dc 01       	movw	r26, r24
    2198:	cb 01       	movw	r24, r22
    219a:	bc 01       	movw	r22, r24
    219c:	cd 01       	movw	r24, r26
    219e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21a2:	dc 01       	movw	r26, r24
    21a4:	cb 01       	movw	r24, r22
    21a6:	9e 83       	std	Y+6, r25	; 0x06
    21a8:	8d 83       	std	Y+5, r24	; 0x05
    21aa:	0f c0       	rjmp	.+30     	; 0x21ca <storePasswordeeprom+0xf4>
    21ac:	88 ec       	ldi	r24, 0xC8	; 200
    21ae:	90 e0       	ldi	r25, 0x00	; 0
    21b0:	9c 83       	std	Y+4, r25	; 0x04
    21b2:	8b 83       	std	Y+3, r24	; 0x03
    21b4:	8b 81       	ldd	r24, Y+3	; 0x03
    21b6:	9c 81       	ldd	r25, Y+4	; 0x04
    21b8:	01 97       	sbiw	r24, 0x01	; 1
    21ba:	f1 f7       	brne	.-4      	; 0x21b8 <storePasswordeeprom+0xe2>
    21bc:	9c 83       	std	Y+4, r25	; 0x04
    21be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21c0:	8d 81       	ldd	r24, Y+5	; 0x05
    21c2:	9e 81       	ldd	r25, Y+6	; 0x06
    21c4:	01 97       	sbiw	r24, 0x01	; 1
    21c6:	9e 83       	std	Y+6, r25	; 0x06
    21c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21ca:	8d 81       	ldd	r24, Y+5	; 0x05
    21cc:	9e 81       	ldd	r25, Y+6	; 0x06
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	69 f7       	brne	.-38     	; 0x21ac <storePasswordeeprom+0xd6>
    21d2:	14 c0       	rjmp	.+40     	; 0x21fc <storePasswordeeprom+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21d4:	6f 81       	ldd	r22, Y+7	; 0x07
    21d6:	78 85       	ldd	r23, Y+8	; 0x08
    21d8:	89 85       	ldd	r24, Y+9	; 0x09
    21da:	9a 85       	ldd	r25, Y+10	; 0x0a
    21dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21e0:	dc 01       	movw	r26, r24
    21e2:	cb 01       	movw	r24, r22
    21e4:	9e 83       	std	Y+6, r25	; 0x06
    21e6:	8d 83       	std	Y+5, r24	; 0x05
    21e8:	8d 81       	ldd	r24, Y+5	; 0x05
    21ea:	9e 81       	ldd	r25, Y+6	; 0x06
    21ec:	9a 83       	std	Y+2, r25	; 0x02
    21ee:	89 83       	std	Y+1, r24	; 0x01
    21f0:	89 81       	ldd	r24, Y+1	; 0x01
    21f2:	9a 81       	ldd	r25, Y+2	; 0x02
    21f4:	01 97       	sbiw	r24, 0x01	; 1
    21f6:	f1 f7       	brne	.-4      	; 0x21f4 <storePasswordeeprom+0x11e>
    21f8:	9a 83       	std	Y+2, r25	; 0x02
    21fa:	89 83       	std	Y+1, r24	; 0x01
 * description: store the password in the eeprom
 */
void storePasswordeeprom (uint8 password[])
{
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    21fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    21fe:	8f 5f       	subi	r24, 0xFF	; 255
    2200:	8f 87       	std	Y+15, r24	; 0x0f
    2202:	8f 85       	ldd	r24, Y+15	; 0x0f
    2204:	85 30       	cpi	r24, 0x05	; 5
    2206:	08 f4       	brcc	.+2      	; 0x220a <storePasswordeeprom+0x134>
    2208:	74 cf       	rjmp	.-280    	; 0x20f2 <storePasswordeeprom+0x1c>
	{
	EEPROM_writeByte ((0X0090 + i) , (password[i]));
	_delay_ms(UART_DELAY);
	}
}
    220a:	61 96       	adiw	r28, 0x11	; 17
    220c:	0f b6       	in	r0, 0x3f	; 63
    220e:	f8 94       	cli
    2210:	de bf       	out	0x3e, r29	; 62
    2212:	0f be       	out	0x3f, r0	; 63
    2214:	cd bf       	out	0x3d, r28	; 61
    2216:	cf 91       	pop	r28
    2218:	df 91       	pop	r29
    221a:	08 95       	ret

0000221c <readPasswordeeprom>:
/*
 * description: retrieve the password from the eeprom
 */
void readPasswordeeprom (uint8 password [])
{
    221c:	df 93       	push	r29
    221e:	cf 93       	push	r28
    2220:	cd b7       	in	r28, 0x3d	; 61
    2222:	de b7       	in	r29, 0x3e	; 62
    2224:	61 97       	sbiw	r28, 0x11	; 17
    2226:	0f b6       	in	r0, 0x3f	; 63
    2228:	f8 94       	cli
    222a:	de bf       	out	0x3e, r29	; 62
    222c:	0f be       	out	0x3f, r0	; 63
    222e:	cd bf       	out	0x3d, r28	; 61
    2230:	99 8b       	std	Y+17, r25	; 0x11
    2232:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    2234:	1f 86       	std	Y+15, r1	; 0x0f
    2236:	86 c0       	rjmp	.+268    	; 0x2344 <readPasswordeeprom+0x128>
	{
		EEPROM_readByte ((0x0090 + i) , (password + i));
    2238:	8f 85       	ldd	r24, Y+15	; 0x0f
    223a:	88 2f       	mov	r24, r24
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	80 57       	subi	r24, 0x70	; 112
    2240:	9f 4f       	sbci	r25, 0xFF	; 255
    2242:	ac 01       	movw	r20, r24
    2244:	8f 85       	ldd	r24, Y+15	; 0x0f
    2246:	28 2f       	mov	r18, r24
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	88 89       	ldd	r24, Y+16	; 0x10
    224c:	99 89       	ldd	r25, Y+17	; 0x11
    224e:	28 0f       	add	r18, r24
    2250:	39 1f       	adc	r19, r25
    2252:	ca 01       	movw	r24, r20
    2254:	b9 01       	movw	r22, r18
    2256:	0e 94 66 06 	call	0xccc	; 0xccc <EEPROM_readByte>
    225a:	80 e0       	ldi	r24, 0x00	; 0
    225c:	90 e0       	ldi	r25, 0x00	; 0
    225e:	a8 ec       	ldi	r26, 0xC8	; 200
    2260:	b2 e4       	ldi	r27, 0x42	; 66
    2262:	8b 87       	std	Y+11, r24	; 0x0b
    2264:	9c 87       	std	Y+12, r25	; 0x0c
    2266:	ad 87       	std	Y+13, r26	; 0x0d
    2268:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    226a:	6b 85       	ldd	r22, Y+11	; 0x0b
    226c:	7c 85       	ldd	r23, Y+12	; 0x0c
    226e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2270:	9e 85       	ldd	r25, Y+14	; 0x0e
    2272:	20 e0       	ldi	r18, 0x00	; 0
    2274:	30 e0       	ldi	r19, 0x00	; 0
    2276:	4a ef       	ldi	r20, 0xFA	; 250
    2278:	54 e4       	ldi	r21, 0x44	; 68
    227a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    227e:	dc 01       	movw	r26, r24
    2280:	cb 01       	movw	r24, r22
    2282:	8f 83       	std	Y+7, r24	; 0x07
    2284:	98 87       	std	Y+8, r25	; 0x08
    2286:	a9 87       	std	Y+9, r26	; 0x09
    2288:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    228a:	6f 81       	ldd	r22, Y+7	; 0x07
    228c:	78 85       	ldd	r23, Y+8	; 0x08
    228e:	89 85       	ldd	r24, Y+9	; 0x09
    2290:	9a 85       	ldd	r25, Y+10	; 0x0a
    2292:	20 e0       	ldi	r18, 0x00	; 0
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	40 e8       	ldi	r20, 0x80	; 128
    2298:	5f e3       	ldi	r21, 0x3F	; 63
    229a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    229e:	88 23       	and	r24, r24
    22a0:	2c f4       	brge	.+10     	; 0x22ac <readPasswordeeprom+0x90>
		__ticks = 1;
    22a2:	81 e0       	ldi	r24, 0x01	; 1
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	9e 83       	std	Y+6, r25	; 0x06
    22a8:	8d 83       	std	Y+5, r24	; 0x05
    22aa:	3f c0       	rjmp	.+126    	; 0x232a <readPasswordeeprom+0x10e>
	else if (__tmp > 65535)
    22ac:	6f 81       	ldd	r22, Y+7	; 0x07
    22ae:	78 85       	ldd	r23, Y+8	; 0x08
    22b0:	89 85       	ldd	r24, Y+9	; 0x09
    22b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    22b4:	20 e0       	ldi	r18, 0x00	; 0
    22b6:	3f ef       	ldi	r19, 0xFF	; 255
    22b8:	4f e7       	ldi	r20, 0x7F	; 127
    22ba:	57 e4       	ldi	r21, 0x47	; 71
    22bc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22c0:	18 16       	cp	r1, r24
    22c2:	4c f5       	brge	.+82     	; 0x2316 <readPasswordeeprom+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    22c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    22c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    22ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    22cc:	20 e0       	ldi	r18, 0x00	; 0
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	40 e2       	ldi	r20, 0x20	; 32
    22d2:	51 e4       	ldi	r21, 0x41	; 65
    22d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22d8:	dc 01       	movw	r26, r24
    22da:	cb 01       	movw	r24, r22
    22dc:	bc 01       	movw	r22, r24
    22de:	cd 01       	movw	r24, r26
    22e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22e4:	dc 01       	movw	r26, r24
    22e6:	cb 01       	movw	r24, r22
    22e8:	9e 83       	std	Y+6, r25	; 0x06
    22ea:	8d 83       	std	Y+5, r24	; 0x05
    22ec:	0f c0       	rjmp	.+30     	; 0x230c <readPasswordeeprom+0xf0>
    22ee:	88 ec       	ldi	r24, 0xC8	; 200
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	9c 83       	std	Y+4, r25	; 0x04
    22f4:	8b 83       	std	Y+3, r24	; 0x03
    22f6:	8b 81       	ldd	r24, Y+3	; 0x03
    22f8:	9c 81       	ldd	r25, Y+4	; 0x04
    22fa:	01 97       	sbiw	r24, 0x01	; 1
    22fc:	f1 f7       	brne	.-4      	; 0x22fa <readPasswordeeprom+0xde>
    22fe:	9c 83       	std	Y+4, r25	; 0x04
    2300:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2302:	8d 81       	ldd	r24, Y+5	; 0x05
    2304:	9e 81       	ldd	r25, Y+6	; 0x06
    2306:	01 97       	sbiw	r24, 0x01	; 1
    2308:	9e 83       	std	Y+6, r25	; 0x06
    230a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    230c:	8d 81       	ldd	r24, Y+5	; 0x05
    230e:	9e 81       	ldd	r25, Y+6	; 0x06
    2310:	00 97       	sbiw	r24, 0x00	; 0
    2312:	69 f7       	brne	.-38     	; 0x22ee <readPasswordeeprom+0xd2>
    2314:	14 c0       	rjmp	.+40     	; 0x233e <readPasswordeeprom+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2316:	6f 81       	ldd	r22, Y+7	; 0x07
    2318:	78 85       	ldd	r23, Y+8	; 0x08
    231a:	89 85       	ldd	r24, Y+9	; 0x09
    231c:	9a 85       	ldd	r25, Y+10	; 0x0a
    231e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2322:	dc 01       	movw	r26, r24
    2324:	cb 01       	movw	r24, r22
    2326:	9e 83       	std	Y+6, r25	; 0x06
    2328:	8d 83       	std	Y+5, r24	; 0x05
    232a:	8d 81       	ldd	r24, Y+5	; 0x05
    232c:	9e 81       	ldd	r25, Y+6	; 0x06
    232e:	9a 83       	std	Y+2, r25	; 0x02
    2330:	89 83       	std	Y+1, r24	; 0x01
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	9a 81       	ldd	r25, Y+2	; 0x02
    2336:	01 97       	sbiw	r24, 0x01	; 1
    2338:	f1 f7       	brne	.-4      	; 0x2336 <readPasswordeeprom+0x11a>
    233a:	9a 83       	std	Y+2, r25	; 0x02
    233c:	89 83       	std	Y+1, r24	; 0x01
 * description: retrieve the password from the eeprom
 */
void readPasswordeeprom (uint8 password [])
{
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    233e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2340:	8f 5f       	subi	r24, 0xFF	; 255
    2342:	8f 87       	std	Y+15, r24	; 0x0f
    2344:	8f 85       	ldd	r24, Y+15	; 0x0f
    2346:	85 30       	cpi	r24, 0x05	; 5
    2348:	08 f4       	brcc	.+2      	; 0x234c <readPasswordeeprom+0x130>
    234a:	76 cf       	rjmp	.-276    	; 0x2238 <readPasswordeeprom+0x1c>
	{
		EEPROM_readByte ((0x0090 + i) , (password + i));
		_delay_ms(100);
	}
}
    234c:	61 96       	adiw	r28, 0x11	; 17
    234e:	0f b6       	in	r0, 0x3f	; 63
    2350:	f8 94       	cli
    2352:	de bf       	out	0x3e, r29	; 62
    2354:	0f be       	out	0x3f, r0	; 63
    2356:	cd bf       	out	0x3d, r28	; 61
    2358:	cf 91       	pop	r28
    235a:	df 91       	pop	r29
    235c:	08 95       	ret

0000235e <timer_tick>:

/* Function Description
 * call back function that increase the tick every call*/
void timer_tick(void){
    235e:	df 93       	push	r29
    2360:	cf 93       	push	r28
    2362:	cd b7       	in	r28, 0x3d	; 61
    2364:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    2366:	80 91 7a 00 	lds	r24, 0x007A
    236a:	90 91 7b 00 	lds	r25, 0x007B
    236e:	a0 91 7c 00 	lds	r26, 0x007C
    2372:	b0 91 7d 00 	lds	r27, 0x007D
    2376:	01 96       	adiw	r24, 0x01	; 1
    2378:	a1 1d       	adc	r26, r1
    237a:	b1 1d       	adc	r27, r1
    237c:	80 93 7a 00 	sts	0x007A, r24
    2380:	90 93 7b 00 	sts	0x007B, r25
    2384:	a0 93 7c 00 	sts	0x007C, r26
    2388:	b0 93 7d 00 	sts	0x007D, r27
}
    238c:	cf 91       	pop	r28
    238e:	df 91       	pop	r29
    2390:	08 95       	ret

00002392 <wait>:
/* Function Description
 * wait until specified time in seconds */
void wait(uint16 seconds){
    2392:	df 93       	push	r29
    2394:	cf 93       	push	r28
    2396:	cd b7       	in	r28, 0x3d	; 61
    2398:	de b7       	in	r29, 0x3e	; 62
    239a:	61 97       	sbiw	r28, 0x11	; 17
    239c:	0f b6       	in	r0, 0x3f	; 63
    239e:	f8 94       	cli
    23a0:	de bf       	out	0x3e, r29	; 62
    23a2:	0f be       	out	0x3f, r0	; 63
    23a4:	cd bf       	out	0x3d, r28	; 61
    23a6:	9c 87       	std	Y+12, r25	; 0x0c
    23a8:	8b 87       	std	Y+11, r24	; 0x0b
	g_tick=0;
    23aa:	10 92 7a 00 	sts	0x007A, r1
    23ae:	10 92 7b 00 	sts	0x007B, r1
    23b2:	10 92 7c 00 	sts	0x007C, r1
    23b6:	10 92 7d 00 	sts	0x007D, r1
	uint32 counter=seconds;/*the seconds required to be waited */
    23ba:	8b 85       	ldd	r24, Y+11	; 0x0b
    23bc:	9c 85       	ldd	r25, Y+12	; 0x0c
    23be:	cc 01       	movw	r24, r24
    23c0:	a0 e0       	ldi	r26, 0x00	; 0
    23c2:	b0 e0       	ldi	r27, 0x00	; 0
    23c4:	89 83       	std	Y+1, r24	; 0x01
    23c6:	9a 83       	std	Y+2, r25	; 0x02
    23c8:	ab 83       	std	Y+3, r26	; 0x03
    23ca:	bc 83       	std	Y+4, r27	; 0x04
	Timer1_ConfigType timerS={0,7813,F_CPU_1024,CTC};
    23cc:	ce 01       	movw	r24, r28
    23ce:	05 96       	adiw	r24, 0x05	; 5
    23d0:	9e 87       	std	Y+14, r25	; 0x0e
    23d2:	8d 87       	std	Y+13, r24	; 0x0d
    23d4:	e4 e7       	ldi	r30, 0x74	; 116
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	f8 8b       	std	Y+16, r31	; 0x10
    23da:	ef 87       	std	Y+15, r30	; 0x0f
    23dc:	f6 e0       	ldi	r31, 0x06	; 6
    23de:	f9 8b       	std	Y+17, r31	; 0x11
    23e0:	ef 85       	ldd	r30, Y+15	; 0x0f
    23e2:	f8 89       	ldd	r31, Y+16	; 0x10
    23e4:	00 80       	ld	r0, Z
    23e6:	8f 85       	ldd	r24, Y+15	; 0x0f
    23e8:	98 89       	ldd	r25, Y+16	; 0x10
    23ea:	01 96       	adiw	r24, 0x01	; 1
    23ec:	98 8b       	std	Y+16, r25	; 0x10
    23ee:	8f 87       	std	Y+15, r24	; 0x0f
    23f0:	ed 85       	ldd	r30, Y+13	; 0x0d
    23f2:	fe 85       	ldd	r31, Y+14	; 0x0e
    23f4:	00 82       	st	Z, r0
    23f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    23f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    23fa:	01 96       	adiw	r24, 0x01	; 1
    23fc:	9e 87       	std	Y+14, r25	; 0x0e
    23fe:	8d 87       	std	Y+13, r24	; 0x0d
    2400:	99 89       	ldd	r25, Y+17	; 0x11
    2402:	91 50       	subi	r25, 0x01	; 1
    2404:	99 8b       	std	Y+17, r25	; 0x11
    2406:	e9 89       	ldd	r30, Y+17	; 0x11
    2408:	ee 23       	and	r30, r30
    240a:	51 f7       	brne	.-44     	; 0x23e0 <wait+0x4e>
	Timer1_init(&timerS);
    240c:	ce 01       	movw	r24, r28
    240e:	05 96       	adiw	r24, 0x05	; 5
    2410:	0e 94 9b 12 	call	0x2536	; 0x2536 <Timer1_init>
	Timer1_setCallBack(timer_tick);
    2414:	8f ea       	ldi	r24, 0xAF	; 175
    2416:	91 e1       	ldi	r25, 0x11	; 17
    2418:	0e 94 05 13 	call	0x260a	; 0x260a <Timer1_setCallBack>
	while(g_tick<counter);
    241c:	20 91 7a 00 	lds	r18, 0x007A
    2420:	30 91 7b 00 	lds	r19, 0x007B
    2424:	40 91 7c 00 	lds	r20, 0x007C
    2428:	50 91 7d 00 	lds	r21, 0x007D
    242c:	89 81       	ldd	r24, Y+1	; 0x01
    242e:	9a 81       	ldd	r25, Y+2	; 0x02
    2430:	ab 81       	ldd	r26, Y+3	; 0x03
    2432:	bc 81       	ldd	r27, Y+4	; 0x04
    2434:	28 17       	cp	r18, r24
    2436:	39 07       	cpc	r19, r25
    2438:	4a 07       	cpc	r20, r26
    243a:	5b 07       	cpc	r21, r27
    243c:	78 f3       	brcs	.-34     	; 0x241c <wait+0x8a>
	Timer1_deInit();
    243e:	0e 94 17 13 	call	0x262e	; 0x262e <Timer1_deInit>
}
    2442:	61 96       	adiw	r28, 0x11	; 17
    2444:	0f b6       	in	r0, 0x3f	; 63
    2446:	f8 94       	cli
    2448:	de bf       	out	0x3e, r29	; 62
    244a:	0f be       	out	0x3f, r0	; 63
    244c:	cd bf       	out	0x3d, r28	; 61
    244e:	cf 91       	pop	r28
    2450:	df 91       	pop	r29
    2452:	08 95       	ret

00002454 <main>:

/*******************************************************************************
 *                              MAIN Function                                  *
 *******************************************************************************/
int main()
{
    2454:	df 93       	push	r29
    2456:	cf 93       	push	r28
    2458:	cd b7       	in	r28, 0x3d	; 61
    245a:	de b7       	in	r29, 0x3e	; 62
	start();
    245c:	0e 94 04 0a 	call	0x1408	; 0x1408 <start>
    2460:	80 e0       	ldi	r24, 0x00	; 0
    2462:	90 e0       	ldi	r25, 0x00	; 0
}
    2464:	cf 91       	pop	r28
    2466:	df 91       	pop	r29
    2468:	08 95       	ret

0000246a <__vector_9>:
static volatile void (*g_callBackPtrT1)(void) = NULL_PTR;
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/
 // in case of using overflow mode
 ISR(TIMER1_OVF_vect){
    246a:	1f 92       	push	r1
    246c:	0f 92       	push	r0
    246e:	0f b6       	in	r0, 0x3f	; 63
    2470:	0f 92       	push	r0
    2472:	11 24       	eor	r1, r1
    2474:	2f 93       	push	r18
    2476:	3f 93       	push	r19
    2478:	4f 93       	push	r20
    247a:	5f 93       	push	r21
    247c:	6f 93       	push	r22
    247e:	7f 93       	push	r23
    2480:	8f 93       	push	r24
    2482:	9f 93       	push	r25
    2484:	af 93       	push	r26
    2486:	bf 93       	push	r27
    2488:	ef 93       	push	r30
    248a:	ff 93       	push	r31
    248c:	df 93       	push	r29
    248e:	cf 93       	push	r28
    2490:	cd b7       	in	r28, 0x3d	; 61
    2492:	de b7       	in	r29, 0x3e	; 62
		if(g_callBackPtrT1!=NULL_PTR)
    2494:	80 91 7e 00 	lds	r24, 0x007E
    2498:	90 91 7f 00 	lds	r25, 0x007F
    249c:	00 97       	sbiw	r24, 0x00	; 0
    249e:	29 f0       	breq	.+10     	; 0x24aa <__vector_9+0x40>
			(*g_callBackPtrT1)();
    24a0:	e0 91 7e 00 	lds	r30, 0x007E
    24a4:	f0 91 7f 00 	lds	r31, 0x007F
    24a8:	09 95       	icall
 }
    24aa:	cf 91       	pop	r28
    24ac:	df 91       	pop	r29
    24ae:	ff 91       	pop	r31
    24b0:	ef 91       	pop	r30
    24b2:	bf 91       	pop	r27
    24b4:	af 91       	pop	r26
    24b6:	9f 91       	pop	r25
    24b8:	8f 91       	pop	r24
    24ba:	7f 91       	pop	r23
    24bc:	6f 91       	pop	r22
    24be:	5f 91       	pop	r21
    24c0:	4f 91       	pop	r20
    24c2:	3f 91       	pop	r19
    24c4:	2f 91       	pop	r18
    24c6:	0f 90       	pop	r0
    24c8:	0f be       	out	0x3f, r0	; 63
    24ca:	0f 90       	pop	r0
    24cc:	1f 90       	pop	r1
    24ce:	18 95       	reti

000024d0 <__vector_7>:
 // in case of using CTC mode
 ISR(TIMER1_COMPA_vect){
    24d0:	1f 92       	push	r1
    24d2:	0f 92       	push	r0
    24d4:	0f b6       	in	r0, 0x3f	; 63
    24d6:	0f 92       	push	r0
    24d8:	11 24       	eor	r1, r1
    24da:	2f 93       	push	r18
    24dc:	3f 93       	push	r19
    24de:	4f 93       	push	r20
    24e0:	5f 93       	push	r21
    24e2:	6f 93       	push	r22
    24e4:	7f 93       	push	r23
    24e6:	8f 93       	push	r24
    24e8:	9f 93       	push	r25
    24ea:	af 93       	push	r26
    24ec:	bf 93       	push	r27
    24ee:	ef 93       	push	r30
    24f0:	ff 93       	push	r31
    24f2:	df 93       	push	r29
    24f4:	cf 93       	push	r28
    24f6:	cd b7       	in	r28, 0x3d	; 61
    24f8:	de b7       	in	r29, 0x3e	; 62
 	if(g_callBackPtrT1!=NULL_PTR)
    24fa:	80 91 7e 00 	lds	r24, 0x007E
    24fe:	90 91 7f 00 	lds	r25, 0x007F
    2502:	00 97       	sbiw	r24, 0x00	; 0
    2504:	29 f0       	breq	.+10     	; 0x2510 <__vector_7+0x40>
 		(*g_callBackPtrT1)();
    2506:	e0 91 7e 00 	lds	r30, 0x007E
    250a:	f0 91 7f 00 	lds	r31, 0x007F
    250e:	09 95       	icall
 }
    2510:	cf 91       	pop	r28
    2512:	df 91       	pop	r29
    2514:	ff 91       	pop	r31
    2516:	ef 91       	pop	r30
    2518:	bf 91       	pop	r27
    251a:	af 91       	pop	r26
    251c:	9f 91       	pop	r25
    251e:	8f 91       	pop	r24
    2520:	7f 91       	pop	r23
    2522:	6f 91       	pop	r22
    2524:	5f 91       	pop	r21
    2526:	4f 91       	pop	r20
    2528:	3f 91       	pop	r19
    252a:	2f 91       	pop	r18
    252c:	0f 90       	pop	r0
    252e:	0f be       	out	0x3f, r0	; 63
    2530:	0f 90       	pop	r0
    2532:	1f 90       	pop	r1
    2534:	18 95       	reti

00002536 <Timer1_init>:

 /*******************************************************************************
  *                           Function Definition                                  *
  *******************************************************************************/
 void Timer1_init(const Timer1_ConfigType * Config_Ptr){
    2536:	df 93       	push	r29
    2538:	cf 93       	push	r28
    253a:	00 d0       	rcall	.+0      	; 0x253c <Timer1_init+0x6>
    253c:	cd b7       	in	r28, 0x3d	; 61
    253e:	de b7       	in	r29, 0x3e	; 62
    2540:	9a 83       	std	Y+2, r25	; 0x02
    2542:	89 83       	std	Y+1, r24	; 0x01
	 if(Config_Ptr->mode==OVERFLOW){
    2544:	e9 81       	ldd	r30, Y+1	; 0x01
    2546:	fa 81       	ldd	r31, Y+2	; 0x02
    2548:	85 81       	ldd	r24, Z+5	; 0x05
    254a:	88 23       	and	r24, r24
    254c:	29 f5       	brne	.+74     	; 0x2598 <Timer1_init+0x62>
		 TCCR1A|=(1<<FOC1A);//The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode.
    254e:	af e4       	ldi	r26, 0x4F	; 79
    2550:	b0 e0       	ldi	r27, 0x00	; 0
    2552:	ef e4       	ldi	r30, 0x4F	; 79
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	80 81       	ld	r24, Z
    2558:	88 60       	ori	r24, 0x08	; 8
    255a:	8c 93       	st	X, r24
		 TCCR1B=((TCCR1B) &(0xF8))|((Config_Ptr->prescaler)&(0x07));//to set bits CS0 CS1 CS 2 to set clk
    255c:	ae e4       	ldi	r26, 0x4E	; 78
    255e:	b0 e0       	ldi	r27, 0x00	; 0
    2560:	ee e4       	ldi	r30, 0x4E	; 78
    2562:	f0 e0       	ldi	r31, 0x00	; 0
    2564:	80 81       	ld	r24, Z
    2566:	98 2f       	mov	r25, r24
    2568:	98 7f       	andi	r25, 0xF8	; 248
    256a:	e9 81       	ldd	r30, Y+1	; 0x01
    256c:	fa 81       	ldd	r31, Y+2	; 0x02
    256e:	84 81       	ldd	r24, Z+4	; 0x04
    2570:	87 70       	andi	r24, 0x07	; 7
    2572:	89 2b       	or	r24, r25
    2574:	8c 93       	st	X, r24
		 TCNT1=Config_Ptr->initial_value;
    2576:	ac e4       	ldi	r26, 0x4C	; 76
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	e9 81       	ldd	r30, Y+1	; 0x01
    257c:	fa 81       	ldd	r31, Y+2	; 0x02
    257e:	80 81       	ld	r24, Z
    2580:	91 81       	ldd	r25, Z+1	; 0x01
    2582:	11 96       	adiw	r26, 0x01	; 1
    2584:	9c 93       	st	X, r25
    2586:	8e 93       	st	-X, r24
		 TIMSK|=(1<<TOIE1);//enable interrupt for the overflow mode
    2588:	a9 e5       	ldi	r26, 0x59	; 89
    258a:	b0 e0       	ldi	r27, 0x00	; 0
    258c:	e9 e5       	ldi	r30, 0x59	; 89
    258e:	f0 e0       	ldi	r31, 0x00	; 0
    2590:	80 81       	ld	r24, Z
    2592:	84 60       	ori	r24, 0x04	; 4
    2594:	8c 93       	st	X, r24
    2596:	34 c0       	rjmp	.+104    	; 0x2600 <Timer1_init+0xca>
		 //TOV1 is automatically cleared when the Timer/Counter1 Overflow interrupt vector is executed
	 }else{
		 TCCR1A|=(1<<FOC1A);//The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode.
    2598:	af e4       	ldi	r26, 0x4F	; 79
    259a:	b0 e0       	ldi	r27, 0x00	; 0
    259c:	ef e4       	ldi	r30, 0x4F	; 79
    259e:	f0 e0       	ldi	r31, 0x00	; 0
    25a0:	80 81       	ld	r24, Z
    25a2:	88 60       	ori	r24, 0x08	; 8
    25a4:	8c 93       	st	X, r24
		 TCCR1B|=(1<<WGM12);//Choose mode 4 CTC
    25a6:	ae e4       	ldi	r26, 0x4E	; 78
    25a8:	b0 e0       	ldi	r27, 0x00	; 0
    25aa:	ee e4       	ldi	r30, 0x4E	; 78
    25ac:	f0 e0       	ldi	r31, 0x00	; 0
    25ae:	80 81       	ld	r24, Z
    25b0:	88 60       	ori	r24, 0x08	; 8
    25b2:	8c 93       	st	X, r24
		 TCCR1B=((TCCR1B) &(0xF8))|((Config_Ptr->prescaler)&(0x07));//to set bits CS0 CS1 CS 2 to set clk
    25b4:	ae e4       	ldi	r26, 0x4E	; 78
    25b6:	b0 e0       	ldi	r27, 0x00	; 0
    25b8:	ee e4       	ldi	r30, 0x4E	; 78
    25ba:	f0 e0       	ldi	r31, 0x00	; 0
    25bc:	80 81       	ld	r24, Z
    25be:	98 2f       	mov	r25, r24
    25c0:	98 7f       	andi	r25, 0xF8	; 248
    25c2:	e9 81       	ldd	r30, Y+1	; 0x01
    25c4:	fa 81       	ldd	r31, Y+2	; 0x02
    25c6:	84 81       	ldd	r24, Z+4	; 0x04
    25c8:	87 70       	andi	r24, 0x07	; 7
    25ca:	89 2b       	or	r24, r25
    25cc:	8c 93       	st	X, r24
		 TCNT1=Config_Ptr->initial_value;
    25ce:	ac e4       	ldi	r26, 0x4C	; 76
    25d0:	b0 e0       	ldi	r27, 0x00	; 0
    25d2:	e9 81       	ldd	r30, Y+1	; 0x01
    25d4:	fa 81       	ldd	r31, Y+2	; 0x02
    25d6:	80 81       	ld	r24, Z
    25d8:	91 81       	ldd	r25, Z+1	; 0x01
    25da:	11 96       	adiw	r26, 0x01	; 1
    25dc:	9c 93       	st	X, r25
    25de:	8e 93       	st	-X, r24
		 OCR1A=Config_Ptr->compare_value;
    25e0:	aa e4       	ldi	r26, 0x4A	; 74
    25e2:	b0 e0       	ldi	r27, 0x00	; 0
    25e4:	e9 81       	ldd	r30, Y+1	; 0x01
    25e6:	fa 81       	ldd	r31, Y+2	; 0x02
    25e8:	82 81       	ldd	r24, Z+2	; 0x02
    25ea:	93 81       	ldd	r25, Z+3	; 0x03
    25ec:	11 96       	adiw	r26, 0x01	; 1
    25ee:	9c 93       	st	X, r25
    25f0:	8e 93       	st	-X, r24
		 TIMSK|=(1<<OCIE1A);//enable interrupt for CTC module
    25f2:	a9 e5       	ldi	r26, 0x59	; 89
    25f4:	b0 e0       	ldi	r27, 0x00	; 0
    25f6:	e9 e5       	ldi	r30, 0x59	; 89
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	80 81       	ld	r24, Z
    25fc:	80 61       	ori	r24, 0x10	; 16
    25fe:	8c 93       	st	X, r24
		 	When this bit is written to one, and the I-flag in the Status Register
		 	is set (interrupts globally enabled), the Timer/Counter1 Output Compare A match interrupt is enable
		 	*/
		 //OCF1A is automatically cleared when the Output Compare Match A Interrupt Vector is executed.
	 }
 }
    2600:	0f 90       	pop	r0
    2602:	0f 90       	pop	r0
    2604:	cf 91       	pop	r28
    2606:	df 91       	pop	r29
    2608:	08 95       	ret

0000260a <Timer1_setCallBack>:
 void Timer1_setCallBack(void(*a_ptr)(void)){
    260a:	df 93       	push	r29
    260c:	cf 93       	push	r28
    260e:	00 d0       	rcall	.+0      	; 0x2610 <Timer1_setCallBack+0x6>
    2610:	cd b7       	in	r28, 0x3d	; 61
    2612:	de b7       	in	r29, 0x3e	; 62
    2614:	9a 83       	std	Y+2, r25	; 0x02
    2616:	89 83       	std	Y+1, r24	; 0x01
	 g_callBackPtrT1=a_ptr;
    2618:	89 81       	ldd	r24, Y+1	; 0x01
    261a:	9a 81       	ldd	r25, Y+2	; 0x02
    261c:	90 93 7f 00 	sts	0x007F, r25
    2620:	80 93 7e 00 	sts	0x007E, r24
 }
    2624:	0f 90       	pop	r0
    2626:	0f 90       	pop	r0
    2628:	cf 91       	pop	r28
    262a:	df 91       	pop	r29
    262c:	08 95       	ret

0000262e <Timer1_deInit>:
 void Timer1_deInit(void){
    262e:	df 93       	push	r29
    2630:	cf 93       	push	r28
    2632:	cd b7       	in	r28, 0x3d	; 61
    2634:	de b7       	in	r29, 0x3e	; 62
		TCCR1A=0;
    2636:	ef e4       	ldi	r30, 0x4F	; 79
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	10 82       	st	Z, r1
		TCCR1B= 0; //stop the clock
    263c:	ee e4       	ldi	r30, 0x4E	; 78
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	10 82       	st	Z, r1
		TCNT1=0;
    2642:	ec e4       	ldi	r30, 0x4C	; 76
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	11 82       	std	Z+1, r1	; 0x01
    2648:	10 82       	st	Z, r1
		OCR1A=0;
    264a:	ea e4       	ldi	r30, 0x4A	; 74
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	11 82       	std	Z+1, r1	; 0x01
    2650:	10 82       	st	Z, r1
 }
    2652:	cf 91       	pop	r28
    2654:	df 91       	pop	r29
    2656:	08 95       	ret

00002658 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(TWI_ConfigType * Config_Ptr)
{
    2658:	0f 93       	push	r16
    265a:	1f 93       	push	r17
    265c:	df 93       	push	r29
    265e:	cf 93       	push	r28
    2660:	00 d0       	rcall	.+0      	; 0x2662 <TWI_init+0xa>
    2662:	cd b7       	in	r28, 0x3d	; 61
    2664:	de b7       	in	r29, 0x3e	; 62
    2666:	9a 83       	std	Y+2, r25	; 0x02
    2668:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: from 100.000 to 400.000 kbps
     * using zero prescaler TWPS=00 and actual F_CPU
     * and rate is resulted based on configuration data*/
	TWBR=((F_CPU/Config_Ptr->bit_rate)-16)/(2);
    266a:	00 e2       	ldi	r16, 0x20	; 32
    266c:	10 e0       	ldi	r17, 0x00	; 0
    266e:	e9 81       	ldd	r30, Y+1	; 0x01
    2670:	fa 81       	ldd	r31, Y+2	; 0x02
    2672:	21 81       	ldd	r18, Z+1	; 0x01
    2674:	32 81       	ldd	r19, Z+2	; 0x02
    2676:	43 81       	ldd	r20, Z+3	; 0x03
    2678:	54 81       	ldd	r21, Z+4	; 0x04
    267a:	80 e0       	ldi	r24, 0x00	; 0
    267c:	92 e1       	ldi	r25, 0x12	; 18
    267e:	aa e7       	ldi	r26, 0x7A	; 122
    2680:	b0 e0       	ldi	r27, 0x00	; 0
    2682:	bc 01       	movw	r22, r24
    2684:	cd 01       	movw	r24, r26
    2686:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <__udivmodsi4>
    268a:	da 01       	movw	r26, r20
    268c:	c9 01       	movw	r24, r18
    268e:	40 97       	sbiw	r24, 0x10	; 16
    2690:	a1 09       	sbc	r26, r1
    2692:	b1 09       	sbc	r27, r1
    2694:	b6 95       	lsr	r27
    2696:	a7 95       	ror	r26
    2698:	97 95       	ror	r25
    269a:	87 95       	ror	r24
    269c:	f8 01       	movw	r30, r16
    269e:	80 83       	st	Z, r24
	//TWBR = 0x02;
	TWSR = 0x00;
    26a0:	e1 e2       	ldi	r30, 0x21	; 33
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR =  Config_Ptr->myAddress; // my address = 0x01 :)
    26a6:	a2 e2       	ldi	r26, 0x22	; 34
    26a8:	b0 e0       	ldi	r27, 0x00	; 0
    26aa:	e9 81       	ldd	r30, Y+1	; 0x01
    26ac:	fa 81       	ldd	r31, Y+2	; 0x02
    26ae:	80 81       	ld	r24, Z
    26b0:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    26b2:	e6 e5       	ldi	r30, 0x56	; 86
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	84 e0       	ldi	r24, 0x04	; 4
    26b8:	80 83       	st	Z, r24
}
    26ba:	0f 90       	pop	r0
    26bc:	0f 90       	pop	r0
    26be:	cf 91       	pop	r28
    26c0:	df 91       	pop	r29
    26c2:	1f 91       	pop	r17
    26c4:	0f 91       	pop	r16
    26c6:	08 95       	ret

000026c8 <TWI_start>:

void TWI_start(void)
{
    26c8:	df 93       	push	r29
    26ca:	cf 93       	push	r28
    26cc:	cd b7       	in	r28, 0x3d	; 61
    26ce:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    26d0:	e6 e5       	ldi	r30, 0x56	; 86
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	84 ea       	ldi	r24, 0xA4	; 164
    26d6:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    26d8:	e6 e5       	ldi	r30, 0x56	; 86
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	80 81       	ld	r24, Z
    26de:	88 23       	and	r24, r24
    26e0:	dc f7       	brge	.-10     	; 0x26d8 <TWI_start+0x10>
}
    26e2:	cf 91       	pop	r28
    26e4:	df 91       	pop	r29
    26e6:	08 95       	ret

000026e8 <TWI_stop>:

void TWI_stop(void)
{
    26e8:	df 93       	push	r29
    26ea:	cf 93       	push	r28
    26ec:	cd b7       	in	r28, 0x3d	; 61
    26ee:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    26f0:	e6 e5       	ldi	r30, 0x56	; 86
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	84 e9       	ldi	r24, 0x94	; 148
    26f6:	80 83       	st	Z, r24
}
    26f8:	cf 91       	pop	r28
    26fa:	df 91       	pop	r29
    26fc:	08 95       	ret

000026fe <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    26fe:	df 93       	push	r29
    2700:	cf 93       	push	r28
    2702:	0f 92       	push	r0
    2704:	cd b7       	in	r28, 0x3d	; 61
    2706:	de b7       	in	r29, 0x3e	; 62
    2708:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    270a:	e3 e2       	ldi	r30, 0x23	; 35
    270c:	f0 e0       	ldi	r31, 0x00	; 0
    270e:	89 81       	ldd	r24, Y+1	; 0x01
    2710:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2712:	e6 e5       	ldi	r30, 0x56	; 86
    2714:	f0 e0       	ldi	r31, 0x00	; 0
    2716:	84 e8       	ldi	r24, 0x84	; 132
    2718:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    271a:	e6 e5       	ldi	r30, 0x56	; 86
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 81       	ld	r24, Z
    2720:	88 23       	and	r24, r24
    2722:	dc f7       	brge	.-10     	; 0x271a <TWI_writeByte+0x1c>
}
    2724:	0f 90       	pop	r0
    2726:	cf 91       	pop	r28
    2728:	df 91       	pop	r29
    272a:	08 95       	ret

0000272c <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    272c:	df 93       	push	r29
    272e:	cf 93       	push	r28
    2730:	cd b7       	in	r28, 0x3d	; 61
    2732:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2734:	e6 e5       	ldi	r30, 0x56	; 86
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	84 ec       	ldi	r24, 0xC4	; 196
    273a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    273c:	e6 e5       	ldi	r30, 0x56	; 86
    273e:	f0 e0       	ldi	r31, 0x00	; 0
    2740:	80 81       	ld	r24, Z
    2742:	88 23       	and	r24, r24
    2744:	dc f7       	brge	.-10     	; 0x273c <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2746:	e3 e2       	ldi	r30, 0x23	; 35
    2748:	f0 e0       	ldi	r31, 0x00	; 0
    274a:	80 81       	ld	r24, Z
}
    274c:	cf 91       	pop	r28
    274e:	df 91       	pop	r29
    2750:	08 95       	ret

00002752 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2752:	df 93       	push	r29
    2754:	cf 93       	push	r28
    2756:	cd b7       	in	r28, 0x3d	; 61
    2758:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    275a:	e6 e5       	ldi	r30, 0x56	; 86
    275c:	f0 e0       	ldi	r31, 0x00	; 0
    275e:	84 e8       	ldi	r24, 0x84	; 132
    2760:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2762:	e6 e5       	ldi	r30, 0x56	; 86
    2764:	f0 e0       	ldi	r31, 0x00	; 0
    2766:	80 81       	ld	r24, Z
    2768:	88 23       	and	r24, r24
    276a:	dc f7       	brge	.-10     	; 0x2762 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    276c:	e3 e2       	ldi	r30, 0x23	; 35
    276e:	f0 e0       	ldi	r31, 0x00	; 0
    2770:	80 81       	ld	r24, Z
}
    2772:	cf 91       	pop	r28
    2774:	df 91       	pop	r29
    2776:	08 95       	ret

00002778 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2778:	df 93       	push	r29
    277a:	cf 93       	push	r28
    277c:	0f 92       	push	r0
    277e:	cd b7       	in	r28, 0x3d	; 61
    2780:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2782:	e1 e2       	ldi	r30, 0x21	; 33
    2784:	f0 e0       	ldi	r31, 0x00	; 0
    2786:	80 81       	ld	r24, Z
    2788:	88 7f       	andi	r24, 0xF8	; 248
    278a:	89 83       	std	Y+1, r24	; 0x01
    return status;
    278c:	89 81       	ldd	r24, Y+1	; 0x01
}
    278e:	0f 90       	pop	r0
    2790:	cf 91       	pop	r28
    2792:	df 91       	pop	r29
    2794:	08 95       	ret

00002796 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    2796:	df 93       	push	r29
    2798:	cf 93       	push	r28
    279a:	cd b7       	in	r28, 0x3d	; 61
    279c:	de b7       	in	r29, 0x3e	; 62
    279e:	28 97       	sbiw	r28, 0x08	; 8
    27a0:	0f b6       	in	r0, 0x3f	; 63
    27a2:	f8 94       	cli
    27a4:	de bf       	out	0x3e, r29	; 62
    27a6:	0f be       	out	0x3f, r0	; 63
    27a8:	cd bf       	out	0x3d, r28	; 61
    27aa:	98 87       	std	Y+8, r25	; 0x08
    27ac:	8f 83       	std	Y+7, r24	; 0x07
	uint16 ubrr_value = 0;
    27ae:	1e 82       	std	Y+6, r1	; 0x06
    27b0:	1d 82       	std	Y+5, r1	; 0x05

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    27b2:	eb e2       	ldi	r30, 0x2B	; 43
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	82 e0       	ldi	r24, 0x02	; 2
    27b8:	80 83       	st	Z, r24
	//set baud rate
	uint32 baud_rate=Config_Ptr->baud_rate;
    27ba:	ef 81       	ldd	r30, Y+7	; 0x07
    27bc:	f8 85       	ldd	r31, Y+8	; 0x08
    27be:	83 81       	ldd	r24, Z+3	; 0x03
    27c0:	94 81       	ldd	r25, Z+4	; 0x04
    27c2:	a5 81       	ldd	r26, Z+5	; 0x05
    27c4:	b6 81       	ldd	r27, Z+6	; 0x06
    27c6:	89 83       	std	Y+1, r24	; 0x01
    27c8:	9a 83       	std	Y+2, r25	; 0x02
    27ca:	ab 83       	std	Y+3, r26	; 0x03
    27cc:	bc 83       	std	Y+4, r27	; 0x04
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    27ce:	ea e2       	ldi	r30, 0x2A	; 42
    27d0:	f0 e0       	ldi	r31, 0x00	; 0
    27d2:	88 e1       	ldi	r24, 0x18	; 24
    27d4:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    27d6:	e0 e4       	ldi	r30, 0x40	; 64
    27d8:	f0 e0       	ldi	r31, 0x00	; 0
    27da:	80 e8       	ldi	r24, 0x80	; 128
    27dc:	80 83       	st	Z, r24
	UCSRC = (UCSRC & 0XF9) | ((Config_Ptr->bit_data) << 1);
    27de:	a0 e4       	ldi	r26, 0x40	; 64
    27e0:	b0 e0       	ldi	r27, 0x00	; 0
    27e2:	e0 e4       	ldi	r30, 0x40	; 64
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	80 81       	ld	r24, Z
    27e8:	28 2f       	mov	r18, r24
    27ea:	29 7f       	andi	r18, 0xF9	; 249
    27ec:	ef 81       	ldd	r30, Y+7	; 0x07
    27ee:	f8 85       	ldd	r31, Y+8	; 0x08
    27f0:	80 81       	ld	r24, Z
    27f2:	88 2f       	mov	r24, r24
    27f4:	90 e0       	ldi	r25, 0x00	; 0
    27f6:	88 0f       	add	r24, r24
    27f8:	99 1f       	adc	r25, r25
    27fa:	82 2b       	or	r24, r18
    27fc:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XF7) | ((Config_Ptr->stop_bit) << 3);
    27fe:	a0 e4       	ldi	r26, 0x40	; 64
    2800:	b0 e0       	ldi	r27, 0x00	; 0
    2802:	e0 e4       	ldi	r30, 0x40	; 64
    2804:	f0 e0       	ldi	r31, 0x00	; 0
    2806:	80 81       	ld	r24, Z
    2808:	28 2f       	mov	r18, r24
    280a:	27 7f       	andi	r18, 0xF7	; 247
    280c:	ef 81       	ldd	r30, Y+7	; 0x07
    280e:	f8 85       	ldd	r31, Y+8	; 0x08
    2810:	82 81       	ldd	r24, Z+2	; 0x02
    2812:	88 2f       	mov	r24, r24
    2814:	90 e0       	ldi	r25, 0x00	; 0
    2816:	88 0f       	add	r24, r24
    2818:	99 1f       	adc	r25, r25
    281a:	88 0f       	add	r24, r24
    281c:	99 1f       	adc	r25, r25
    281e:	88 0f       	add	r24, r24
    2820:	99 1f       	adc	r25, r25
    2822:	82 2b       	or	r24, r18
    2824:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XCF) | ((Config_Ptr->parity) << 4);
    2826:	a0 e4       	ldi	r26, 0x40	; 64
    2828:	b0 e0       	ldi	r27, 0x00	; 0
    282a:	e0 e4       	ldi	r30, 0x40	; 64
    282c:	f0 e0       	ldi	r31, 0x00	; 0
    282e:	80 81       	ld	r24, Z
    2830:	28 2f       	mov	r18, r24
    2832:	2f 7c       	andi	r18, 0xCF	; 207
    2834:	ef 81       	ldd	r30, Y+7	; 0x07
    2836:	f8 85       	ldd	r31, Y+8	; 0x08
    2838:	81 81       	ldd	r24, Z+1	; 0x01
    283a:	88 2f       	mov	r24, r24
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	82 95       	swap	r24
    2840:	92 95       	swap	r25
    2842:	90 7f       	andi	r25, 0xF0	; 240
    2844:	98 27       	eor	r25, r24
    2846:	80 7f       	andi	r24, 0xF0	; 240
    2848:	98 27       	eor	r25, r24
    284a:	82 2b       	or	r24, r18
    284c:	8c 93       	st	X, r24
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((baud_rate) * 8UL))) - 1);
    284e:	89 81       	ldd	r24, Y+1	; 0x01
    2850:	9a 81       	ldd	r25, Y+2	; 0x02
    2852:	ab 81       	ldd	r26, Y+3	; 0x03
    2854:	bc 81       	ldd	r27, Y+4	; 0x04
    2856:	88 0f       	add	r24, r24
    2858:	99 1f       	adc	r25, r25
    285a:	aa 1f       	adc	r26, r26
    285c:	bb 1f       	adc	r27, r27
    285e:	88 0f       	add	r24, r24
    2860:	99 1f       	adc	r25, r25
    2862:	aa 1f       	adc	r26, r26
    2864:	bb 1f       	adc	r27, r27
    2866:	88 0f       	add	r24, r24
    2868:	99 1f       	adc	r25, r25
    286a:	aa 1f       	adc	r26, r26
    286c:	bb 1f       	adc	r27, r27
    286e:	9c 01       	movw	r18, r24
    2870:	ad 01       	movw	r20, r26
    2872:	80 e0       	ldi	r24, 0x00	; 0
    2874:	92 e1       	ldi	r25, 0x12	; 18
    2876:	aa e7       	ldi	r26, 0x7A	; 122
    2878:	b0 e0       	ldi	r27, 0x00	; 0
    287a:	bc 01       	movw	r22, r24
    287c:	cd 01       	movw	r24, r26
    287e:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <__udivmodsi4>
    2882:	da 01       	movw	r26, r20
    2884:	c9 01       	movw	r24, r18
    2886:	01 97       	sbiw	r24, 0x01	; 1
    2888:	9e 83       	std	Y+6, r25	; 0x06
    288a:	8d 83       	std	Y+5, r24	; 0x05

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    288c:	e0 e4       	ldi	r30, 0x40	; 64
    288e:	f0 e0       	ldi	r31, 0x00	; 0
    2890:	8d 81       	ldd	r24, Y+5	; 0x05
    2892:	9e 81       	ldd	r25, Y+6	; 0x06
    2894:	89 2f       	mov	r24, r25
    2896:	99 27       	eor	r25, r25
    2898:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    289a:	e9 e2       	ldi	r30, 0x29	; 41
    289c:	f0 e0       	ldi	r31, 0x00	; 0
    289e:	8d 81       	ldd	r24, Y+5	; 0x05
    28a0:	80 83       	st	Z, r24
}
    28a2:	28 96       	adiw	r28, 0x08	; 8
    28a4:	0f b6       	in	r0, 0x3f	; 63
    28a6:	f8 94       	cli
    28a8:	de bf       	out	0x3e, r29	; 62
    28aa:	0f be       	out	0x3f, r0	; 63
    28ac:	cd bf       	out	0x3d, r28	; 61
    28ae:	cf 91       	pop	r28
    28b0:	df 91       	pop	r29
    28b2:	08 95       	ret

000028b4 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    28b4:	df 93       	push	r29
    28b6:	cf 93       	push	r28
    28b8:	0f 92       	push	r0
    28ba:	cd b7       	in	r28, 0x3d	; 61
    28bc:	de b7       	in	r29, 0x3e	; 62
    28be:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    28c0:	eb e2       	ldi	r30, 0x2B	; 43
    28c2:	f0 e0       	ldi	r31, 0x00	; 0
    28c4:	80 81       	ld	r24, Z
    28c6:	88 2f       	mov	r24, r24
    28c8:	90 e0       	ldi	r25, 0x00	; 0
    28ca:	80 72       	andi	r24, 0x20	; 32
    28cc:	90 70       	andi	r25, 0x00	; 0
    28ce:	00 97       	sbiw	r24, 0x00	; 0
    28d0:	b9 f3       	breq	.-18     	; 0x28c0 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    28d2:	ec e2       	ldi	r30, 0x2C	; 44
    28d4:	f0 e0       	ldi	r31, 0x00	; 0
    28d6:	89 81       	ldd	r24, Y+1	; 0x01
    28d8:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    28da:	0f 90       	pop	r0
    28dc:	cf 91       	pop	r28
    28de:	df 91       	pop	r29
    28e0:	08 95       	ret

000028e2 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    28e2:	df 93       	push	r29
    28e4:	cf 93       	push	r28
    28e6:	cd b7       	in	r28, 0x3d	; 61
    28e8:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    28ea:	eb e2       	ldi	r30, 0x2B	; 43
    28ec:	f0 e0       	ldi	r31, 0x00	; 0
    28ee:	80 81       	ld	r24, Z
    28f0:	88 23       	and	r24, r24
    28f2:	dc f7       	brge	.-10     	; 0x28ea <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    28f4:	ec e2       	ldi	r30, 0x2C	; 44
    28f6:	f0 e0       	ldi	r31, 0x00	; 0
    28f8:	80 81       	ld	r24, Z
}
    28fa:	cf 91       	pop	r28
    28fc:	df 91       	pop	r29
    28fe:	08 95       	ret

00002900 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2900:	df 93       	push	r29
    2902:	cf 93       	push	r28
    2904:	00 d0       	rcall	.+0      	; 0x2906 <UART_sendString+0x6>
    2906:	0f 92       	push	r0
    2908:	cd b7       	in	r28, 0x3d	; 61
    290a:	de b7       	in	r29, 0x3e	; 62
    290c:	9b 83       	std	Y+3, r25	; 0x03
    290e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2910:	19 82       	std	Y+1, r1	; 0x01
    2912:	0e c0       	rjmp	.+28     	; 0x2930 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2914:	89 81       	ldd	r24, Y+1	; 0x01
    2916:	28 2f       	mov	r18, r24
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	8a 81       	ldd	r24, Y+2	; 0x02
    291c:	9b 81       	ldd	r25, Y+3	; 0x03
    291e:	fc 01       	movw	r30, r24
    2920:	e2 0f       	add	r30, r18
    2922:	f3 1f       	adc	r31, r19
    2924:	80 81       	ld	r24, Z
    2926:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <UART_sendByte>
		i++;
    292a:	89 81       	ldd	r24, Y+1	; 0x01
    292c:	8f 5f       	subi	r24, 0xFF	; 255
    292e:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2930:	89 81       	ldd	r24, Y+1	; 0x01
    2932:	28 2f       	mov	r18, r24
    2934:	30 e0       	ldi	r19, 0x00	; 0
    2936:	8a 81       	ldd	r24, Y+2	; 0x02
    2938:	9b 81       	ldd	r25, Y+3	; 0x03
    293a:	fc 01       	movw	r30, r24
    293c:	e2 0f       	add	r30, r18
    293e:	f3 1f       	adc	r31, r19
    2940:	80 81       	ld	r24, Z
    2942:	88 23       	and	r24, r24
    2944:	39 f7       	brne	.-50     	; 0x2914 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    2946:	0f 90       	pop	r0
    2948:	0f 90       	pop	r0
    294a:	0f 90       	pop	r0
    294c:	cf 91       	pop	r28
    294e:	df 91       	pop	r29
    2950:	08 95       	ret

00002952 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2952:	0f 93       	push	r16
    2954:	1f 93       	push	r17
    2956:	df 93       	push	r29
    2958:	cf 93       	push	r28
    295a:	00 d0       	rcall	.+0      	; 0x295c <UART_receiveString+0xa>
    295c:	0f 92       	push	r0
    295e:	cd b7       	in	r28, 0x3d	; 61
    2960:	de b7       	in	r29, 0x3e	; 62
    2962:	9b 83       	std	Y+3, r25	; 0x03
    2964:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2966:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    2968:	89 81       	ldd	r24, Y+1	; 0x01
    296a:	28 2f       	mov	r18, r24
    296c:	30 e0       	ldi	r19, 0x00	; 0
    296e:	8a 81       	ldd	r24, Y+2	; 0x02
    2970:	9b 81       	ldd	r25, Y+3	; 0x03
    2972:	8c 01       	movw	r16, r24
    2974:	02 0f       	add	r16, r18
    2976:	13 1f       	adc	r17, r19
    2978:	0e 94 71 14 	call	0x28e2	; 0x28e2 <UART_recieveByte>
    297c:	f8 01       	movw	r30, r16
    297e:	80 83       	st	Z, r24
    2980:	0f c0       	rjmp	.+30     	; 0x29a0 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2982:	89 81       	ldd	r24, Y+1	; 0x01
    2984:	8f 5f       	subi	r24, 0xFF	; 255
    2986:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    2988:	89 81       	ldd	r24, Y+1	; 0x01
    298a:	28 2f       	mov	r18, r24
    298c:	30 e0       	ldi	r19, 0x00	; 0
    298e:	8a 81       	ldd	r24, Y+2	; 0x02
    2990:	9b 81       	ldd	r25, Y+3	; 0x03
    2992:	8c 01       	movw	r16, r24
    2994:	02 0f       	add	r16, r18
    2996:	13 1f       	adc	r17, r19
    2998:	0e 94 71 14 	call	0x28e2	; 0x28e2 <UART_recieveByte>
    299c:	f8 01       	movw	r30, r16
    299e:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    29a0:	89 81       	ldd	r24, Y+1	; 0x01
    29a2:	28 2f       	mov	r18, r24
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	8a 81       	ldd	r24, Y+2	; 0x02
    29a8:	9b 81       	ldd	r25, Y+3	; 0x03
    29aa:	fc 01       	movw	r30, r24
    29ac:	e2 0f       	add	r30, r18
    29ae:	f3 1f       	adc	r31, r19
    29b0:	80 81       	ld	r24, Z
    29b2:	83 32       	cpi	r24, 0x23	; 35
    29b4:	31 f7       	brne	.-52     	; 0x2982 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    29b6:	89 81       	ldd	r24, Y+1	; 0x01
    29b8:	28 2f       	mov	r18, r24
    29ba:	30 e0       	ldi	r19, 0x00	; 0
    29bc:	8a 81       	ldd	r24, Y+2	; 0x02
    29be:	9b 81       	ldd	r25, Y+3	; 0x03
    29c0:	fc 01       	movw	r30, r24
    29c2:	e2 0f       	add	r30, r18
    29c4:	f3 1f       	adc	r31, r19
    29c6:	10 82       	st	Z, r1
}
    29c8:	0f 90       	pop	r0
    29ca:	0f 90       	pop	r0
    29cc:	0f 90       	pop	r0
    29ce:	cf 91       	pop	r28
    29d0:	df 91       	pop	r29
    29d2:	1f 91       	pop	r17
    29d4:	0f 91       	pop	r16
    29d6:	08 95       	ret

000029d8 <__udivmodsi4>:
    29d8:	a1 e2       	ldi	r26, 0x21	; 33
    29da:	1a 2e       	mov	r1, r26
    29dc:	aa 1b       	sub	r26, r26
    29de:	bb 1b       	sub	r27, r27
    29e0:	fd 01       	movw	r30, r26
    29e2:	0d c0       	rjmp	.+26     	; 0x29fe <__udivmodsi4_ep>

000029e4 <__udivmodsi4_loop>:
    29e4:	aa 1f       	adc	r26, r26
    29e6:	bb 1f       	adc	r27, r27
    29e8:	ee 1f       	adc	r30, r30
    29ea:	ff 1f       	adc	r31, r31
    29ec:	a2 17       	cp	r26, r18
    29ee:	b3 07       	cpc	r27, r19
    29f0:	e4 07       	cpc	r30, r20
    29f2:	f5 07       	cpc	r31, r21
    29f4:	20 f0       	brcs	.+8      	; 0x29fe <__udivmodsi4_ep>
    29f6:	a2 1b       	sub	r26, r18
    29f8:	b3 0b       	sbc	r27, r19
    29fa:	e4 0b       	sbc	r30, r20
    29fc:	f5 0b       	sbc	r31, r21

000029fe <__udivmodsi4_ep>:
    29fe:	66 1f       	adc	r22, r22
    2a00:	77 1f       	adc	r23, r23
    2a02:	88 1f       	adc	r24, r24
    2a04:	99 1f       	adc	r25, r25
    2a06:	1a 94       	dec	r1
    2a08:	69 f7       	brne	.-38     	; 0x29e4 <__udivmodsi4_loop>
    2a0a:	60 95       	com	r22
    2a0c:	70 95       	com	r23
    2a0e:	80 95       	com	r24
    2a10:	90 95       	com	r25
    2a12:	9b 01       	movw	r18, r22
    2a14:	ac 01       	movw	r20, r24
    2a16:	bd 01       	movw	r22, r26
    2a18:	cf 01       	movw	r24, r30
    2a1a:	08 95       	ret

00002a1c <__prologue_saves__>:
    2a1c:	2f 92       	push	r2
    2a1e:	3f 92       	push	r3
    2a20:	4f 92       	push	r4
    2a22:	5f 92       	push	r5
    2a24:	6f 92       	push	r6
    2a26:	7f 92       	push	r7
    2a28:	8f 92       	push	r8
    2a2a:	9f 92       	push	r9
    2a2c:	af 92       	push	r10
    2a2e:	bf 92       	push	r11
    2a30:	cf 92       	push	r12
    2a32:	df 92       	push	r13
    2a34:	ef 92       	push	r14
    2a36:	ff 92       	push	r15
    2a38:	0f 93       	push	r16
    2a3a:	1f 93       	push	r17
    2a3c:	cf 93       	push	r28
    2a3e:	df 93       	push	r29
    2a40:	cd b7       	in	r28, 0x3d	; 61
    2a42:	de b7       	in	r29, 0x3e	; 62
    2a44:	ca 1b       	sub	r28, r26
    2a46:	db 0b       	sbc	r29, r27
    2a48:	0f b6       	in	r0, 0x3f	; 63
    2a4a:	f8 94       	cli
    2a4c:	de bf       	out	0x3e, r29	; 62
    2a4e:	0f be       	out	0x3f, r0	; 63
    2a50:	cd bf       	out	0x3d, r28	; 61
    2a52:	09 94       	ijmp

00002a54 <__epilogue_restores__>:
    2a54:	2a 88       	ldd	r2, Y+18	; 0x12
    2a56:	39 88       	ldd	r3, Y+17	; 0x11
    2a58:	48 88       	ldd	r4, Y+16	; 0x10
    2a5a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2a5c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2a5e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2a60:	8c 84       	ldd	r8, Y+12	; 0x0c
    2a62:	9b 84       	ldd	r9, Y+11	; 0x0b
    2a64:	aa 84       	ldd	r10, Y+10	; 0x0a
    2a66:	b9 84       	ldd	r11, Y+9	; 0x09
    2a68:	c8 84       	ldd	r12, Y+8	; 0x08
    2a6a:	df 80       	ldd	r13, Y+7	; 0x07
    2a6c:	ee 80       	ldd	r14, Y+6	; 0x06
    2a6e:	fd 80       	ldd	r15, Y+5	; 0x05
    2a70:	0c 81       	ldd	r16, Y+4	; 0x04
    2a72:	1b 81       	ldd	r17, Y+3	; 0x03
    2a74:	aa 81       	ldd	r26, Y+2	; 0x02
    2a76:	b9 81       	ldd	r27, Y+1	; 0x01
    2a78:	ce 0f       	add	r28, r30
    2a7a:	d1 1d       	adc	r29, r1
    2a7c:	0f b6       	in	r0, 0x3f	; 63
    2a7e:	f8 94       	cli
    2a80:	de bf       	out	0x3e, r29	; 62
    2a82:	0f be       	out	0x3f, r0	; 63
    2a84:	cd bf       	out	0x3d, r28	; 61
    2a86:	ed 01       	movw	r28, r26
    2a88:	08 95       	ret

00002a8a <_exit>:
    2a8a:	f8 94       	cli

00002a8c <__stop_program>:
    2a8c:	ff cf       	rjmp	.-2      	; 0x2a8c <__stop_program>
