<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_drv.c<span style="font-size: 80%;"> (source / <a href="amdgpu_drv.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntry">302</td>
            <td class="headerCovTableEntryLo">3.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryLo">4.3 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * All Rights Reserved.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="7"><span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="8"><span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="9"><span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice (including the next</a>
<a name="13"><span class="lineNum">      13 </span>            :  * paragraph) shall be included in all copies or substantial portions of the</a>
<a name="14"><span class="lineNum">      14 </span>            :  * Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="17"><span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="18"><span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="19"><span class="lineNum">      19 </span>            :  * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="22"><span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;drm/drm_aperture.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;drm/drm_drv.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;drm/drm_gem.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;drm/drm_vblank.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;drm/drm_managed.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_drv.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;drm/drm_pciids.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;linux/pm_runtime.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;linux/vga_switcheroo.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;drm/drm_probe_helper.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &lt;linux/mmu_notifier.h&gt;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &lt;linux/suspend.h&gt;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &lt;linux/cc_platform.h&gt;</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;amdgpu_irq.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;amdgpu_dma_buf.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;amdgpu_sched.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;amdgpu_fdinfo.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;amdgpu_amdkfd.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &quot;amdgpu_xgmi.h&quot;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;amdgpu_reset.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : /*</a>
<a name="54"><span class="lineNum">      54 </span>            :  * KMS wrapper.</a>
<a name="55"><span class="lineNum">      55 </span>            :  * - 3.0.0 - initial driver</a>
<a name="56"><span class="lineNum">      56 </span>            :  * - 3.1.0 - allow reading more status registers (GRBM, SRBM, SDMA, CP)</a>
<a name="57"><span class="lineNum">      57 </span>            :  * - 3.2.0 - GFX8: Uses EOP_TC_WB_ACTION_EN, so UMDs don't have to do the same</a>
<a name="58"><span class="lineNum">      58 </span>            :  *           at the end of IBs.</a>
<a name="59"><span class="lineNum">      59 </span>            :  * - 3.3.0 - Add VM support for UVD on supported hardware.</a>
<a name="60"><span class="lineNum">      60 </span>            :  * - 3.4.0 - Add AMDGPU_INFO_NUM_EVICTIONS.</a>
<a name="61"><span class="lineNum">      61 </span>            :  * - 3.5.0 - Add support for new UVD_NO_OP register.</a>
<a name="62"><span class="lineNum">      62 </span>            :  * - 3.6.0 - kmd involves use CONTEXT_CONTROL in ring buffer.</a>
<a name="63"><span class="lineNum">      63 </span>            :  * - 3.7.0 - Add support for VCE clock list packet</a>
<a name="64"><span class="lineNum">      64 </span>            :  * - 3.8.0 - Add support raster config init in the kernel</a>
<a name="65"><span class="lineNum">      65 </span>            :  * - 3.9.0 - Add support for memory query info about VRAM and GTT.</a>
<a name="66"><span class="lineNum">      66 </span>            :  * - 3.10.0 - Add support for new fences ioctl, new gem ioctl flags</a>
<a name="67"><span class="lineNum">      67 </span>            :  * - 3.11.0 - Add support for sensor query info (clocks, temp, etc).</a>
<a name="68"><span class="lineNum">      68 </span>            :  * - 3.12.0 - Add query for double offchip LDS buffers</a>
<a name="69"><span class="lineNum">      69 </span>            :  * - 3.13.0 - Add PRT support</a>
<a name="70"><span class="lineNum">      70 </span>            :  * - 3.14.0 - Fix race in amdgpu_ctx_get_fence() and note new functionality</a>
<a name="71"><span class="lineNum">      71 </span>            :  * - 3.15.0 - Export more gpu info for gfx9</a>
<a name="72"><span class="lineNum">      72 </span>            :  * - 3.16.0 - Add reserved vmid support</a>
<a name="73"><span class="lineNum">      73 </span>            :  * - 3.17.0 - Add AMDGPU_NUM_VRAM_CPU_PAGE_FAULTS.</a>
<a name="74"><span class="lineNum">      74 </span>            :  * - 3.18.0 - Export gpu always on cu bitmap</a>
<a name="75"><span class="lineNum">      75 </span>            :  * - 3.19.0 - Add support for UVD MJPEG decode</a>
<a name="76"><span class="lineNum">      76 </span>            :  * - 3.20.0 - Add support for local BOs</a>
<a name="77"><span class="lineNum">      77 </span>            :  * - 3.21.0 - Add DRM_AMDGPU_FENCE_TO_HANDLE ioctl</a>
<a name="78"><span class="lineNum">      78 </span>            :  * - 3.22.0 - Add DRM_AMDGPU_SCHED ioctl</a>
<a name="79"><span class="lineNum">      79 </span>            :  * - 3.23.0 - Add query for VRAM lost counter</a>
<a name="80"><span class="lineNum">      80 </span>            :  * - 3.24.0 - Add high priority compute support for gfx9</a>
<a name="81"><span class="lineNum">      81 </span>            :  * - 3.25.0 - Add support for sensor query info (stable pstate sclk/mclk).</a>
<a name="82"><span class="lineNum">      82 </span>            :  * - 3.26.0 - GFX9: Process AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE.</a>
<a name="83"><span class="lineNum">      83 </span>            :  * - 3.27.0 - Add new chunk to AMDGPU_CS to enable BO_LIST creation.</a>
<a name="84"><span class="lineNum">      84 </span>            :  * - 3.28.0 - Add AMDGPU_CHUNK_ID_SCHEDULED_DEPENDENCIES</a>
<a name="85"><span class="lineNum">      85 </span>            :  * - 3.29.0 - Add AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID</a>
<a name="86"><span class="lineNum">      86 </span>            :  * - 3.30.0 - Add AMDGPU_SCHED_OP_CONTEXT_PRIORITY_OVERRIDE.</a>
<a name="87"><span class="lineNum">      87 </span>            :  * - 3.31.0 - Add support for per-flip tiling attribute changes with DC</a>
<a name="88"><span class="lineNum">      88 </span>            :  * - 3.32.0 - Add syncobj timeline support to AMDGPU_CS.</a>
<a name="89"><span class="lineNum">      89 </span>            :  * - 3.33.0 - Fixes for GDS ENOMEM failures in AMDGPU_CS.</a>
<a name="90"><span class="lineNum">      90 </span>            :  * - 3.34.0 - Non-DC can flip correctly between buffers with different pitches</a>
<a name="91"><span class="lineNum">      91 </span>            :  * - 3.35.0 - Add drm_amdgpu_info_device::tcc_disabled_mask</a>
<a name="92"><span class="lineNum">      92 </span>            :  * - 3.36.0 - Allow reading more status registers on si/cik</a>
<a name="93"><span class="lineNum">      93 </span>            :  * - 3.37.0 - L2 is invalidated before SDMA IBs, needed for correctness</a>
<a name="94"><span class="lineNum">      94 </span>            :  * - 3.38.0 - Add AMDGPU_IB_FLAG_EMIT_MEM_SYNC</a>
<a name="95"><span class="lineNum">      95 </span>            :  * - 3.39.0 - DMABUF implicit sync does a full pipeline sync</a>
<a name="96"><span class="lineNum">      96 </span>            :  * - 3.40.0 - Add AMDGPU_IDS_FLAGS_TMZ</a>
<a name="97"><span class="lineNum">      97 </span>            :  * - 3.41.0 - Add video codec query</a>
<a name="98"><span class="lineNum">      98 </span>            :  * - 3.42.0 - Add 16bpc fixed point display support</a>
<a name="99"><span class="lineNum">      99 </span>            :  * - 3.43.0 - Add device hot plug/unplug support</a>
<a name="100"><span class="lineNum">     100 </span>            :  * - 3.44.0 - DCN3 supports DCC independent block settings: !64B &amp;&amp; 128B, 64B &amp;&amp; 128B</a>
<a name="101"><span class="lineNum">     101 </span>            :  * - 3.45.0 - Add context ioctl stable pstate interface</a>
<a name="102"><span class="lineNum">     102 </span>            :  * - 3.46.0 - To enable hot plug amdgpu tests in libdrm</a>
<a name="103"><span class="lineNum">     103 </span>            :  * - 3.47.0 - Add AMDGPU_GEM_CREATE_DISCARDABLE and AMDGPU_VM_NOALLOC flags</a>
<a name="104"><span class="lineNum">     104 </span>            :  * - 3.48.0 - Add IP discovery version info to HW INFO</a>
<a name="105"><span class="lineNum">     105 </span>            :  */</a>
<a name="106"><span class="lineNum">     106 </span>            : #define KMS_DRIVER_MAJOR        3</a>
<a name="107"><span class="lineNum">     107 </span>            : #define KMS_DRIVER_MINOR        48</a>
<a name="108"><span class="lineNum">     108 </span>            : #define KMS_DRIVER_PATCHLEVEL   0</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : int amdgpu_vram_limit;</a>
<a name="111"><span class="lineNum">     111 </span>            : int amdgpu_vis_vram_limit;</a>
<a name="112"><span class="lineNum">     112 </span>            : int amdgpu_gart_size = -1; /* auto */</a>
<a name="113"><span class="lineNum">     113 </span>            : int amdgpu_gtt_size = -1; /* auto */</a>
<a name="114"><span class="lineNum">     114 </span>            : int amdgpu_moverate = -1; /* auto */</a>
<a name="115"><span class="lineNum">     115 </span>            : int amdgpu_audio = -1;</a>
<a name="116"><span class="lineNum">     116 </span>            : int amdgpu_disp_priority;</a>
<a name="117"><span class="lineNum">     117 </span>            : int amdgpu_hw_i2c;</a>
<a name="118"><span class="lineNum">     118 </span>            : int amdgpu_pcie_gen2 = -1;</a>
<a name="119"><span class="lineNum">     119 </span>            : int amdgpu_msi = -1;</a>
<a name="120"><span class="lineNum">     120 </span>            : char amdgpu_lockup_timeout[AMDGPU_MAX_TIMEOUT_PARAM_LENGTH];</a>
<a name="121"><span class="lineNum">     121 </span>            : int amdgpu_dpm = -1;</a>
<a name="122"><span class="lineNum">     122 </span>            : int amdgpu_fw_load_type = -1;</a>
<a name="123"><span class="lineNum">     123 </span>            : int amdgpu_aspm = -1;</a>
<a name="124"><span class="lineNum">     124 </span>            : int amdgpu_runtime_pm = -1;</a>
<a name="125"><span class="lineNum">     125 </span>            : uint amdgpu_ip_block_mask = 0xffffffff;</a>
<a name="126"><span class="lineNum">     126 </span>            : int amdgpu_bapm = -1;</a>
<a name="127"><span class="lineNum">     127 </span>            : int amdgpu_deep_color;</a>
<a name="128"><span class="lineNum">     128 </span>            : int amdgpu_vm_size = -1;</a>
<a name="129"><span class="lineNum">     129 </span>            : int amdgpu_vm_fragment_size = -1;</a>
<a name="130"><span class="lineNum">     130 </span>            : int amdgpu_vm_block_size = -1;</a>
<a name="131"><span class="lineNum">     131 </span>            : int amdgpu_vm_fault_stop;</a>
<a name="132"><span class="lineNum">     132 </span>            : int amdgpu_vm_debug;</a>
<a name="133"><span class="lineNum">     133 </span>            : int amdgpu_vm_update_mode = -1;</a>
<a name="134"><span class="lineNum">     134 </span>            : int amdgpu_exp_hw_support;</a>
<a name="135"><span class="lineNum">     135 </span>            : int amdgpu_dc = -1;</a>
<a name="136"><span class="lineNum">     136 </span>            : int amdgpu_sched_jobs = 32;</a>
<a name="137"><span class="lineNum">     137 </span>            : int amdgpu_sched_hw_submission = 2;</a>
<a name="138"><span class="lineNum">     138 </span>            : uint amdgpu_pcie_gen_cap;</a>
<a name="139"><span class="lineNum">     139 </span>            : uint amdgpu_pcie_lane_cap;</a>
<a name="140"><span class="lineNum">     140 </span>            : u64 amdgpu_cg_mask = 0xffffffffffffffff;</a>
<a name="141"><span class="lineNum">     141 </span>            : uint amdgpu_pg_mask = 0xffffffff;</a>
<a name="142"><span class="lineNum">     142 </span>            : uint amdgpu_sdma_phase_quantum = 32;</a>
<a name="143"><span class="lineNum">     143 </span>            : char *amdgpu_disable_cu = NULL;</a>
<a name="144"><span class="lineNum">     144 </span>            : char *amdgpu_virtual_display = NULL;</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : /*</a>
<a name="147"><span class="lineNum">     147 </span>            :  * OverDrive(bit 14) disabled by default</a>
<a name="148"><span class="lineNum">     148 </span>            :  * GFX DCS(bit 19) disabled by default</a>
<a name="149"><span class="lineNum">     149 </span>            :  */</a>
<a name="150"><span class="lineNum">     150 </span>            : uint amdgpu_pp_feature_mask = 0xfff7bfff;</a>
<a name="151"><span class="lineNum">     151 </span>            : uint amdgpu_force_long_training;</a>
<a name="152"><span class="lineNum">     152 </span>            : int amdgpu_job_hang_limit;</a>
<a name="153"><span class="lineNum">     153 </span>            : int amdgpu_lbpw = -1;</a>
<a name="154"><span class="lineNum">     154 </span>            : int amdgpu_compute_multipipe = -1;</a>
<a name="155"><span class="lineNum">     155 </span>            : int amdgpu_gpu_recovery = -1; /* auto */</a>
<a name="156"><span class="lineNum">     156 </span>            : int amdgpu_emu_mode;</a>
<a name="157"><span class="lineNum">     157 </span>            : uint amdgpu_smu_memory_pool_size;</a>
<a name="158"><span class="lineNum">     158 </span>            : int amdgpu_smu_pptable_id = -1;</a>
<a name="159"><span class="lineNum">     159 </span>            : /*</a>
<a name="160"><span class="lineNum">     160 </span>            :  * FBC (bit 0) disabled by default</a>
<a name="161"><span class="lineNum">     161 </span>            :  * MULTI_MON_PP_MCLK_SWITCH (bit 1) enabled by default</a>
<a name="162"><span class="lineNum">     162 </span>            :  *   - With this, for multiple monitors in sync(e.g. with the same model),</a>
<a name="163"><span class="lineNum">     163 </span>            :  *     mclk switching will be allowed. And the mclk will be not foced to the</a>
<a name="164"><span class="lineNum">     164 </span>            :  *     highest. That helps saving some idle power.</a>
<a name="165"><span class="lineNum">     165 </span>            :  * DISABLE_FRACTIONAL_PWM (bit 2) disabled by default</a>
<a name="166"><span class="lineNum">     166 </span>            :  * PSR (bit 3) disabled by default</a>
<a name="167"><span class="lineNum">     167 </span>            :  * EDP NO POWER SEQUENCING (bit 4) disabled by default</a>
<a name="168"><span class="lineNum">     168 </span>            :  */</a>
<a name="169"><span class="lineNum">     169 </span>            : uint amdgpu_dc_feature_mask = 2;</a>
<a name="170"><span class="lineNum">     170 </span>            : uint amdgpu_dc_debug_mask;</a>
<a name="171"><span class="lineNum">     171 </span>            : uint amdgpu_dc_visual_confirm;</a>
<a name="172"><span class="lineNum">     172 </span>            : int amdgpu_async_gfx_ring = 1;</a>
<a name="173"><span class="lineNum">     173 </span>            : int amdgpu_mcbp;</a>
<a name="174"><span class="lineNum">     174 </span>            : int amdgpu_discovery = -1;</a>
<a name="175"><span class="lineNum">     175 </span>            : int amdgpu_mes;</a>
<a name="176"><span class="lineNum">     176 </span>            : int amdgpu_mes_kiq;</a>
<a name="177"><span class="lineNum">     177 </span>            : int amdgpu_noretry = -1;</a>
<a name="178"><span class="lineNum">     178 </span>            : int amdgpu_force_asic_type = -1;</a>
<a name="179"><span class="lineNum">     179 </span>            : int amdgpu_tmz = -1; /* auto */</a>
<a name="180"><span class="lineNum">     180 </span>            : int amdgpu_reset_method = -1; /* auto */</a>
<a name="181"><span class="lineNum">     181 </span>            : int amdgpu_num_kcq = -1;</a>
<a name="182"><span class="lineNum">     182 </span>            : int amdgpu_smartshift_bias;</a>
<a name="183"><span class="lineNum">     183 </span>            : int amdgpu_use_xgmi_p2p = 1;</a>
<a name="184"><span class="lineNum">     184 </span>            : int amdgpu_vcnfw_log;</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            : static void amdgpu_drv_delayed_reset_work_handler(struct work_struct *work);</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : struct amdgpu_mgpu_info mgpu_info = {</a>
<a name="189"><span class="lineNum">     189 </span>            :         .mutex = __MUTEX_INITIALIZER(mgpu_info.mutex),</a>
<a name="190"><span class="lineNum">     190 </span>            :         .delayed_reset_work = __DELAYED_WORK_INITIALIZER(</a>
<a name="191"><span class="lineNum">     191 </span>            :                         mgpu_info.delayed_reset_work,</a>
<a name="192"><span class="lineNum">     192 </span>            :                         amdgpu_drv_delayed_reset_work_handler, 0),</a>
<a name="193"><span class="lineNum">     193 </span>            : };</a>
<a name="194"><span class="lineNum">     194 </span>            : int amdgpu_ras_enable = -1;</a>
<a name="195"><span class="lineNum">     195 </span>            : uint amdgpu_ras_mask = 0xffffffff;</a>
<a name="196"><span class="lineNum">     196 </span>            : int amdgpu_bad_page_threshold = -1;</a>
<a name="197"><span class="lineNum">     197 </span>            : struct amdgpu_watchdog_timer amdgpu_watchdog_timer = {</a>
<a name="198"><span class="lineNum">     198 </span>            :         .timeout_fatal_disable = false,</a>
<a name="199"><span class="lineNum">     199 </span>            :         .period = 0x0, /* default to 0x0 (timeout disable) */</a>
<a name="200"><span class="lineNum">     200 </span>            : };</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : /**</a>
<a name="203"><span class="lineNum">     203 </span>            :  * DOC: vramlimit (int)</a>
<a name="204"><span class="lineNum">     204 </span>            :  * Restrict the total amount of VRAM in MiB for testing.  The default is 0 (Use full VRAM).</a>
<a name="205"><span class="lineNum">     205 </span>            :  */</a>
<a name="206"><span class="lineNum">     206 </span>            : MODULE_PARM_DESC(vramlimit, &quot;Restrict VRAM for testing, in megabytes&quot;);</a>
<a name="207"><span class="lineNum">     207 </span>            : module_param_named(vramlimit, amdgpu_vram_limit, int, 0600);</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : /**</a>
<a name="210"><span class="lineNum">     210 </span>            :  * DOC: vis_vramlimit (int)</a>
<a name="211"><span class="lineNum">     211 </span>            :  * Restrict the amount of CPU visible VRAM in MiB for testing.  The default is 0 (Use full CPU visible VRAM).</a>
<a name="212"><span class="lineNum">     212 </span>            :  */</a>
<a name="213"><span class="lineNum">     213 </span>            : MODULE_PARM_DESC(vis_vramlimit, &quot;Restrict visible VRAM for testing, in megabytes&quot;);</a>
<a name="214"><span class="lineNum">     214 </span>            : module_param_named(vis_vramlimit, amdgpu_vis_vram_limit, int, 0444);</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : /**</a>
<a name="217"><span class="lineNum">     217 </span>            :  * DOC: gartsize (uint)</a>
<a name="218"><span class="lineNum">     218 </span>            :  * Restrict the size of GART in Mib (32, 64, etc.) for testing. The default is -1 (The size depends on asic).</a>
<a name="219"><span class="lineNum">     219 </span>            :  */</a>
<a name="220"><span class="lineNum">     220 </span>            : MODULE_PARM_DESC(gartsize, &quot;Size of GART to setup in megabytes (32, 64, etc., -1=auto)&quot;);</a>
<a name="221"><span class="lineNum">     221 </span>            : module_param_named(gartsize, amdgpu_gart_size, uint, 0600);</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : /**</a>
<a name="224"><span class="lineNum">     224 </span>            :  * DOC: gttsize (int)</a>
<a name="225"><span class="lineNum">     225 </span>            :  * Restrict the size of GTT domain in MiB for testing. The default is -1 (It's VRAM size if 3GB &lt; VRAM &lt; 3/4 RAM,</a>
<a name="226"><span class="lineNum">     226 </span>            :  * otherwise 3/4 RAM size).</a>
<a name="227"><span class="lineNum">     227 </span>            :  */</a>
<a name="228"><span class="lineNum">     228 </span>            : MODULE_PARM_DESC(gttsize, &quot;Size of the GTT domain in megabytes (-1 = auto)&quot;);</a>
<a name="229"><span class="lineNum">     229 </span>            : module_param_named(gttsize, amdgpu_gtt_size, int, 0600);</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : /**</a>
<a name="232"><span class="lineNum">     232 </span>            :  * DOC: moverate (int)</a>
<a name="233"><span class="lineNum">     233 </span>            :  * Set maximum buffer migration rate in MB/s. The default is -1 (8 MB/s).</a>
<a name="234"><span class="lineNum">     234 </span>            :  */</a>
<a name="235"><span class="lineNum">     235 </span>            : MODULE_PARM_DESC(moverate, &quot;Maximum buffer migration rate in MB/s. (32, 64, etc., -1=auto, 0=1=disabled)&quot;);</a>
<a name="236"><span class="lineNum">     236 </span>            : module_param_named(moverate, amdgpu_moverate, int, 0600);</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            : /**</a>
<a name="239"><span class="lineNum">     239 </span>            :  * DOC: audio (int)</a>
<a name="240"><span class="lineNum">     240 </span>            :  * Set HDMI/DPAudio. Only affects non-DC display handling. The default is -1 (Enabled), set 0 to disabled it.</a>
<a name="241"><span class="lineNum">     241 </span>            :  */</a>
<a name="242"><span class="lineNum">     242 </span>            : MODULE_PARM_DESC(audio, &quot;Audio enable (-1 = auto, 0 = disable, 1 = enable)&quot;);</a>
<a name="243"><span class="lineNum">     243 </span>            : module_param_named(audio, amdgpu_audio, int, 0444);</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            : /**</a>
<a name="246"><span class="lineNum">     246 </span>            :  * DOC: disp_priority (int)</a>
<a name="247"><span class="lineNum">     247 </span>            :  * Set display Priority (1 = normal, 2 = high). Only affects non-DC display handling. The default is 0 (auto).</a>
<a name="248"><span class="lineNum">     248 </span>            :  */</a>
<a name="249"><span class="lineNum">     249 </span>            : MODULE_PARM_DESC(disp_priority, &quot;Display Priority (0 = auto, 1 = normal, 2 = high)&quot;);</a>
<a name="250"><span class="lineNum">     250 </span>            : module_param_named(disp_priority, amdgpu_disp_priority, int, 0444);</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : /**</a>
<a name="253"><span class="lineNum">     253 </span>            :  * DOC: hw_i2c (int)</a>
<a name="254"><span class="lineNum">     254 </span>            :  * To enable hw i2c engine. Only affects non-DC display handling. The default is 0 (Disabled).</a>
<a name="255"><span class="lineNum">     255 </span>            :  */</a>
<a name="256"><span class="lineNum">     256 </span>            : MODULE_PARM_DESC(hw_i2c, &quot;hw i2c engine enable (0 = disable)&quot;);</a>
<a name="257"><span class="lineNum">     257 </span>            : module_param_named(hw_i2c, amdgpu_hw_i2c, int, 0444);</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            : /**</a>
<a name="260"><span class="lineNum">     260 </span>            :  * DOC: pcie_gen2 (int)</a>
<a name="261"><span class="lineNum">     261 </span>            :  * To disable PCIE Gen2/3 mode (0 = disable, 1 = enable). The default is -1 (auto, enabled).</a>
<a name="262"><span class="lineNum">     262 </span>            :  */</a>
<a name="263"><span class="lineNum">     263 </span>            : MODULE_PARM_DESC(pcie_gen2, &quot;PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)&quot;);</a>
<a name="264"><span class="lineNum">     264 </span>            : module_param_named(pcie_gen2, amdgpu_pcie_gen2, int, 0444);</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            : /**</a>
<a name="267"><span class="lineNum">     267 </span>            :  * DOC: msi (int)</a>
<a name="268"><span class="lineNum">     268 </span>            :  * To disable Message Signaled Interrupts (MSI) functionality (1 = enable, 0 = disable). The default is -1 (auto, enabled).</a>
<a name="269"><span class="lineNum">     269 </span>            :  */</a>
<a name="270"><span class="lineNum">     270 </span>            : MODULE_PARM_DESC(msi, &quot;MSI support (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="271"><span class="lineNum">     271 </span>            : module_param_named(msi, amdgpu_msi, int, 0444);</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : /**</a>
<a name="274"><span class="lineNum">     274 </span>            :  * DOC: lockup_timeout (string)</a>
<a name="275"><span class="lineNum">     275 </span>            :  * Set GPU scheduler timeout value in ms.</a>
<a name="276"><span class="lineNum">     276 </span>            :  *</a>
<a name="277"><span class="lineNum">     277 </span>            :  * The format can be [Non-Compute] or [GFX,Compute,SDMA,Video]. That is there can be one or</a>
<a name="278"><span class="lineNum">     278 </span>            :  * multiple values specified. 0 and negative values are invalidated. They will be adjusted</a>
<a name="279"><span class="lineNum">     279 </span>            :  * to the default timeout.</a>
<a name="280"><span class="lineNum">     280 </span>            :  *</a>
<a name="281"><span class="lineNum">     281 </span>            :  * - With one value specified, the setting will apply to all non-compute jobs.</a>
<a name="282"><span class="lineNum">     282 </span>            :  * - With multiple values specified, the first one will be for GFX.</a>
<a name="283"><span class="lineNum">     283 </span>            :  *   The second one is for Compute. The third and fourth ones are</a>
<a name="284"><span class="lineNum">     284 </span>            :  *   for SDMA and Video.</a>
<a name="285"><span class="lineNum">     285 </span>            :  *</a>
<a name="286"><span class="lineNum">     286 </span>            :  * By default(with no lockup_timeout settings), the timeout for all non-compute(GFX, SDMA and Video)</a>
<a name="287"><span class="lineNum">     287 </span>            :  * jobs is 10000. The timeout for compute is 60000.</a>
<a name="288"><span class="lineNum">     288 </span>            :  */</a>
<a name="289"><span class="lineNum">     289 </span>            : MODULE_PARM_DESC(lockup_timeout, &quot;GPU lockup timeout in ms (default: for bare metal 10000 for non-compute jobs and 60000 for compute jobs; &quot;</a>
<a name="290"><span class="lineNum">     290 </span>            :                 &quot;for passthrough or sriov, 10000 for all jobs.&quot;</a>
<a name="291"><span class="lineNum">     291 </span>            :                 &quot; 0: keep default value. negative: infinity timeout), &quot;</a>
<a name="292"><span class="lineNum">     292 </span>            :                 &quot;format: for bare metal [Non-Compute] or [GFX,Compute,SDMA,Video]; &quot;</a>
<a name="293"><span class="lineNum">     293 </span>            :                 &quot;for passthrough or sriov [all jobs] or [GFX,Compute,SDMA,Video].&quot;);</a>
<a name="294"><span class="lineNum">     294 </span>            : module_param_string(lockup_timeout, amdgpu_lockup_timeout, sizeof(amdgpu_lockup_timeout), 0444);</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span>            : /**</a>
<a name="297"><span class="lineNum">     297 </span>            :  * DOC: dpm (int)</a>
<a name="298"><span class="lineNum">     298 </span>            :  * Override for dynamic power management setting</a>
<a name="299"><span class="lineNum">     299 </span>            :  * (0 = disable, 1 = enable)</a>
<a name="300"><span class="lineNum">     300 </span>            :  * The default is -1 (auto).</a>
<a name="301"><span class="lineNum">     301 </span>            :  */</a>
<a name="302"><span class="lineNum">     302 </span>            : MODULE_PARM_DESC(dpm, &quot;DPM support (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="303"><span class="lineNum">     303 </span>            : module_param_named(dpm, amdgpu_dpm, int, 0444);</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span>            : /**</a>
<a name="306"><span class="lineNum">     306 </span>            :  * DOC: fw_load_type (int)</a>
<a name="307"><span class="lineNum">     307 </span>            :  * Set different firmware loading type for debugging, if supported.</a>
<a name="308"><span class="lineNum">     308 </span>            :  * Set to 0 to force direct loading if supported by the ASIC.  Set</a>
<a name="309"><span class="lineNum">     309 </span>            :  * to -1 to select the default loading mode for the ASIC, as defined</a>
<a name="310"><span class="lineNum">     310 </span>            :  * by the driver.  The default is -1 (auto).</a>
<a name="311"><span class="lineNum">     311 </span>            :  */</a>
<a name="312"><span class="lineNum">     312 </span>            : MODULE_PARM_DESC(fw_load_type, &quot;firmware loading type (3 = rlc backdoor autoload if supported, 2 = smu load if supported, 1 = psp load, 0 = force direct if supported, -1 = auto)&quot;);</a>
<a name="313"><span class="lineNum">     313 </span>            : module_param_named(fw_load_type, amdgpu_fw_load_type, int, 0444);</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : /**</a>
<a name="316"><span class="lineNum">     316 </span>            :  * DOC: aspm (int)</a>
<a name="317"><span class="lineNum">     317 </span>            :  * To disable ASPM (1 = enable, 0 = disable). The default is -1 (auto, enabled).</a>
<a name="318"><span class="lineNum">     318 </span>            :  */</a>
<a name="319"><span class="lineNum">     319 </span>            : MODULE_PARM_DESC(aspm, &quot;ASPM support (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="320"><span class="lineNum">     320 </span>            : module_param_named(aspm, amdgpu_aspm, int, 0444);</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            : /**</a>
<a name="323"><span class="lineNum">     323 </span>            :  * DOC: runpm (int)</a>
<a name="324"><span class="lineNum">     324 </span>            :  * Override for runtime power management control for dGPUs. The amdgpu driver can dynamically power down</a>
<a name="325"><span class="lineNum">     325 </span>            :  * the dGPUs when they are idle if supported. The default is -1 (auto enable).</a>
<a name="326"><span class="lineNum">     326 </span>            :  * Setting the value to 0 disables this functionality.</a>
<a name="327"><span class="lineNum">     327 </span>            :  */</a>
<a name="328"><span class="lineNum">     328 </span>            : MODULE_PARM_DESC(runpm, &quot;PX runtime pm (2 = force enable with BAMACO, 1 = force enable with BACO, 0 = disable, -1 = auto)&quot;);</a>
<a name="329"><span class="lineNum">     329 </span>            : module_param_named(runpm, amdgpu_runtime_pm, int, 0444);</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : /**</a>
<a name="332"><span class="lineNum">     332 </span>            :  * DOC: ip_block_mask (uint)</a>
<a name="333"><span class="lineNum">     333 </span>            :  * Override what IP blocks are enabled on the GPU. Each GPU is a collection of IP blocks (gfx, display, video, etc.).</a>
<a name="334"><span class="lineNum">     334 </span>            :  * Use this parameter to disable specific blocks. Note that the IP blocks do not have a fixed index. Some asics may not have</a>
<a name="335"><span class="lineNum">     335 </span>            :  * some IPs or may include multiple instances of an IP so the ordering various from asic to asic. See the driver output in</a>
<a name="336"><span class="lineNum">     336 </span>            :  * the kernel log for the list of IPs on the asic. The default is 0xffffffff (enable all blocks on a device).</a>
<a name="337"><span class="lineNum">     337 </span>            :  */</a>
<a name="338"><span class="lineNum">     338 </span>            : MODULE_PARM_DESC(ip_block_mask, &quot;IP Block Mask (all blocks enabled (default))&quot;);</a>
<a name="339"><span class="lineNum">     339 </span>            : module_param_named(ip_block_mask, amdgpu_ip_block_mask, uint, 0444);</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : /**</a>
<a name="342"><span class="lineNum">     342 </span>            :  * DOC: bapm (int)</a>
<a name="343"><span class="lineNum">     343 </span>            :  * Bidirectional Application Power Management (BAPM) used to dynamically share TDP between CPU and GPU. Set value 0 to disable it.</a>
<a name="344"><span class="lineNum">     344 </span>            :  * The default -1 (auto, enabled)</a>
<a name="345"><span class="lineNum">     345 </span>            :  */</a>
<a name="346"><span class="lineNum">     346 </span>            : MODULE_PARM_DESC(bapm, &quot;BAPM support (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="347"><span class="lineNum">     347 </span>            : module_param_named(bapm, amdgpu_bapm, int, 0444);</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            : /**</a>
<a name="350"><span class="lineNum">     350 </span>            :  * DOC: deep_color (int)</a>
<a name="351"><span class="lineNum">     351 </span>            :  * Set 1 to enable Deep Color support. Only affects non-DC display handling. The default is 0 (disabled).</a>
<a name="352"><span class="lineNum">     352 </span>            :  */</a>
<a name="353"><span class="lineNum">     353 </span>            : MODULE_PARM_DESC(deep_color, &quot;Deep Color support (1 = enable, 0 = disable (default))&quot;);</a>
<a name="354"><span class="lineNum">     354 </span>            : module_param_named(deep_color, amdgpu_deep_color, int, 0444);</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : /**</a>
<a name="357"><span class="lineNum">     357 </span>            :  * DOC: vm_size (int)</a>
<a name="358"><span class="lineNum">     358 </span>            :  * Override the size of the GPU's per client virtual address space in GiB.  The default is -1 (automatic for each asic).</a>
<a name="359"><span class="lineNum">     359 </span>            :  */</a>
<a name="360"><span class="lineNum">     360 </span>            : MODULE_PARM_DESC(vm_size, &quot;VM address space size in gigabytes (default 64GB)&quot;);</a>
<a name="361"><span class="lineNum">     361 </span>            : module_param_named(vm_size, amdgpu_vm_size, int, 0444);</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            : /**</a>
<a name="364"><span class="lineNum">     364 </span>            :  * DOC: vm_fragment_size (int)</a>
<a name="365"><span class="lineNum">     365 </span>            :  * Override VM fragment size in bits (4, 5, etc. 4 = 64K, 9 = 2M). The default is -1 (automatic for each asic).</a>
<a name="366"><span class="lineNum">     366 </span>            :  */</a>
<a name="367"><span class="lineNum">     367 </span>            : MODULE_PARM_DESC(vm_fragment_size, &quot;VM fragment size in bits (4, 5, etc. 4 = 64K (default), Max 9 = 2M)&quot;);</a>
<a name="368"><span class="lineNum">     368 </span>            : module_param_named(vm_fragment_size, amdgpu_vm_fragment_size, int, 0444);</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            : /**</a>
<a name="371"><span class="lineNum">     371 </span>            :  * DOC: vm_block_size (int)</a>
<a name="372"><span class="lineNum">     372 </span>            :  * Override VM page table size in bits (default depending on vm_size and hw setup). The default is -1 (automatic for each asic).</a>
<a name="373"><span class="lineNum">     373 </span>            :  */</a>
<a name="374"><span class="lineNum">     374 </span>            : MODULE_PARM_DESC(vm_block_size, &quot;VM page table size in bits (default depending on vm_size)&quot;);</a>
<a name="375"><span class="lineNum">     375 </span>            : module_param_named(vm_block_size, amdgpu_vm_block_size, int, 0444);</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            : /**</a>
<a name="378"><span class="lineNum">     378 </span>            :  * DOC: vm_fault_stop (int)</a>
<a name="379"><span class="lineNum">     379 </span>            :  * Stop on VM fault for debugging (0 = never, 1 = print first, 2 = always). The default is 0 (No stop).</a>
<a name="380"><span class="lineNum">     380 </span>            :  */</a>
<a name="381"><span class="lineNum">     381 </span>            : MODULE_PARM_DESC(vm_fault_stop, &quot;Stop on VM fault (0 = never (default), 1 = print first, 2 = always)&quot;);</a>
<a name="382"><span class="lineNum">     382 </span>            : module_param_named(vm_fault_stop, amdgpu_vm_fault_stop, int, 0444);</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            : /**</a>
<a name="385"><span class="lineNum">     385 </span>            :  * DOC: vm_debug (int)</a>
<a name="386"><span class="lineNum">     386 </span>            :  * Debug VM handling (0 = disabled, 1 = enabled). The default is 0 (Disabled).</a>
<a name="387"><span class="lineNum">     387 </span>            :  */</a>
<a name="388"><span class="lineNum">     388 </span>            : MODULE_PARM_DESC(vm_debug, &quot;Debug VM handling (0 = disabled (default), 1 = enabled)&quot;);</a>
<a name="389"><span class="lineNum">     389 </span>            : module_param_named(vm_debug, amdgpu_vm_debug, int, 0644);</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            : /**</a>
<a name="392"><span class="lineNum">     392 </span>            :  * DOC: vm_update_mode (int)</a>
<a name="393"><span class="lineNum">     393 </span>            :  * Override VM update mode. VM updated by using CPU (0 = never, 1 = Graphics only, 2 = Compute only, 3 = Both). The default</a>
<a name="394"><span class="lineNum">     394 </span>            :  * is -1 (Only in large BAR(LB) systems Compute VM tables will be updated by CPU, otherwise 0, never).</a>
<a name="395"><span class="lineNum">     395 </span>            :  */</a>
<a name="396"><span class="lineNum">     396 </span>            : MODULE_PARM_DESC(vm_update_mode, &quot;VM update using CPU (0 = never (default except for large BAR(LB)), 1 = Graphics only, 2 = Compute only (default for LB), 3 = Both&quot;);</a>
<a name="397"><span class="lineNum">     397 </span>            : module_param_named(vm_update_mode, amdgpu_vm_update_mode, int, 0444);</a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span>            : /**</a>
<a name="400"><span class="lineNum">     400 </span>            :  * DOC: exp_hw_support (int)</a>
<a name="401"><span class="lineNum">     401 </span>            :  * Enable experimental hw support (1 = enable). The default is 0 (disabled).</a>
<a name="402"><span class="lineNum">     402 </span>            :  */</a>
<a name="403"><span class="lineNum">     403 </span>            : MODULE_PARM_DESC(exp_hw_support, &quot;experimental hw support (1 = enable, 0 = disable (default))&quot;);</a>
<a name="404"><span class="lineNum">     404 </span>            : module_param_named(exp_hw_support, amdgpu_exp_hw_support, int, 0444);</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            : /**</a>
<a name="407"><span class="lineNum">     407 </span>            :  * DOC: dc (int)</a>
<a name="408"><span class="lineNum">     408 </span>            :  * Disable/Enable Display Core driver for debugging (1 = enable, 0 = disable). The default is -1 (automatic for each asic).</a>
<a name="409"><span class="lineNum">     409 </span>            :  */</a>
<a name="410"><span class="lineNum">     410 </span>            : MODULE_PARM_DESC(dc, &quot;Display Core driver (1 = enable, 0 = disable, -1 = auto (default))&quot;);</a>
<a name="411"><span class="lineNum">     411 </span>            : module_param_named(dc, amdgpu_dc, int, 0444);</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            : /**</a>
<a name="414"><span class="lineNum">     414 </span>            :  * DOC: sched_jobs (int)</a>
<a name="415"><span class="lineNum">     415 </span>            :  * Override the max number of jobs supported in the sw queue. The default is 32.</a>
<a name="416"><span class="lineNum">     416 </span>            :  */</a>
<a name="417"><span class="lineNum">     417 </span>            : MODULE_PARM_DESC(sched_jobs, &quot;the max number of jobs supported in the sw queue (default 32)&quot;);</a>
<a name="418"><span class="lineNum">     418 </span>            : module_param_named(sched_jobs, amdgpu_sched_jobs, int, 0444);</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            : /**</a>
<a name="421"><span class="lineNum">     421 </span>            :  * DOC: sched_hw_submission (int)</a>
<a name="422"><span class="lineNum">     422 </span>            :  * Override the max number of HW submissions. The default is 2.</a>
<a name="423"><span class="lineNum">     423 </span>            :  */</a>
<a name="424"><span class="lineNum">     424 </span>            : MODULE_PARM_DESC(sched_hw_submission, &quot;the max number of HW submissions (default 2)&quot;);</a>
<a name="425"><span class="lineNum">     425 </span>            : module_param_named(sched_hw_submission, amdgpu_sched_hw_submission, int, 0444);</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            : /**</a>
<a name="428"><span class="lineNum">     428 </span>            :  * DOC: ppfeaturemask (hexint)</a>
<a name="429"><span class="lineNum">     429 </span>            :  * Override power features enabled. See enum PP_FEATURE_MASK in drivers/gpu/drm/amd/include/amd_shared.h.</a>
<a name="430"><span class="lineNum">     430 </span>            :  * The default is the current set of stable power features.</a>
<a name="431"><span class="lineNum">     431 </span>            :  */</a>
<a name="432"><span class="lineNum">     432 </span>            : MODULE_PARM_DESC(ppfeaturemask, &quot;all power features enabled (default))&quot;);</a>
<a name="433"><span class="lineNum">     433 </span>            : module_param_named(ppfeaturemask, amdgpu_pp_feature_mask, hexint, 0444);</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            : /**</a>
<a name="436"><span class="lineNum">     436 </span>            :  * DOC: forcelongtraining (uint)</a>
<a name="437"><span class="lineNum">     437 </span>            :  * Force long memory training in resume.</a>
<a name="438"><span class="lineNum">     438 </span>            :  * The default is zero, indicates short training in resume.</a>
<a name="439"><span class="lineNum">     439 </span>            :  */</a>
<a name="440"><span class="lineNum">     440 </span>            : MODULE_PARM_DESC(forcelongtraining, &quot;force memory long training&quot;);</a>
<a name="441"><span class="lineNum">     441 </span>            : module_param_named(forcelongtraining, amdgpu_force_long_training, uint, 0444);</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            : /**</a>
<a name="444"><span class="lineNum">     444 </span>            :  * DOC: pcie_gen_cap (uint)</a>
<a name="445"><span class="lineNum">     445 </span>            :  * Override PCIE gen speed capabilities. See the CAIL flags in drivers/gpu/drm/amd/include/amd_pcie.h.</a>
<a name="446"><span class="lineNum">     446 </span>            :  * The default is 0 (automatic for each asic).</a>
<a name="447"><span class="lineNum">     447 </span>            :  */</a>
<a name="448"><span class="lineNum">     448 </span>            : MODULE_PARM_DESC(pcie_gen_cap, &quot;PCIE Gen Caps (0: autodetect (default))&quot;);</a>
<a name="449"><span class="lineNum">     449 </span>            : module_param_named(pcie_gen_cap, amdgpu_pcie_gen_cap, uint, 0444);</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            : /**</a>
<a name="452"><span class="lineNum">     452 </span>            :  * DOC: pcie_lane_cap (uint)</a>
<a name="453"><span class="lineNum">     453 </span>            :  * Override PCIE lanes capabilities. See the CAIL flags in drivers/gpu/drm/amd/include/amd_pcie.h.</a>
<a name="454"><span class="lineNum">     454 </span>            :  * The default is 0 (automatic for each asic).</a>
<a name="455"><span class="lineNum">     455 </span>            :  */</a>
<a name="456"><span class="lineNum">     456 </span>            : MODULE_PARM_DESC(pcie_lane_cap, &quot;PCIE Lane Caps (0: autodetect (default))&quot;);</a>
<a name="457"><span class="lineNum">     457 </span>            : module_param_named(pcie_lane_cap, amdgpu_pcie_lane_cap, uint, 0444);</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            : /**</a>
<a name="460"><span class="lineNum">     460 </span>            :  * DOC: cg_mask (ullong)</a>
<a name="461"><span class="lineNum">     461 </span>            :  * Override Clockgating features enabled on GPU (0 = disable clock gating). See the AMD_CG_SUPPORT flags in</a>
<a name="462"><span class="lineNum">     462 </span>            :  * drivers/gpu/drm/amd/include/amd_shared.h. The default is 0xffffffffffffffff (all enabled).</a>
<a name="463"><span class="lineNum">     463 </span>            :  */</a>
<a name="464"><span class="lineNum">     464 </span>            : MODULE_PARM_DESC(cg_mask, &quot;Clockgating flags mask (0 = disable clock gating)&quot;);</a>
<a name="465"><span class="lineNum">     465 </span>            : module_param_named(cg_mask, amdgpu_cg_mask, ullong, 0444);</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            : /**</a>
<a name="468"><span class="lineNum">     468 </span>            :  * DOC: pg_mask (uint)</a>
<a name="469"><span class="lineNum">     469 </span>            :  * Override Powergating features enabled on GPU (0 = disable power gating). See the AMD_PG_SUPPORT flags in</a>
<a name="470"><span class="lineNum">     470 </span>            :  * drivers/gpu/drm/amd/include/amd_shared.h. The default is 0xffffffff (all enabled).</a>
<a name="471"><span class="lineNum">     471 </span>            :  */</a>
<a name="472"><span class="lineNum">     472 </span>            : MODULE_PARM_DESC(pg_mask, &quot;Powergating flags mask (0 = disable power gating)&quot;);</a>
<a name="473"><span class="lineNum">     473 </span>            : module_param_named(pg_mask, amdgpu_pg_mask, uint, 0444);</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            : /**</a>
<a name="476"><span class="lineNum">     476 </span>            :  * DOC: sdma_phase_quantum (uint)</a>
<a name="477"><span class="lineNum">     477 </span>            :  * Override SDMA context switch phase quantum (x 1K GPU clock cycles, 0 = no change). The default is 32.</a>
<a name="478"><span class="lineNum">     478 </span>            :  */</a>
<a name="479"><span class="lineNum">     479 </span>            : MODULE_PARM_DESC(sdma_phase_quantum, &quot;SDMA context switch phase quantum (x 1K GPU clock cycles, 0 = no change (default 32))&quot;);</a>
<a name="480"><span class="lineNum">     480 </span>            : module_param_named(sdma_phase_quantum, amdgpu_sdma_phase_quantum, uint, 0444);</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : /**</a>
<a name="483"><span class="lineNum">     483 </span>            :  * DOC: disable_cu (charp)</a>
<a name="484"><span class="lineNum">     484 </span>            :  * Set to disable CUs (It's set like se.sh.cu,...). The default is NULL.</a>
<a name="485"><span class="lineNum">     485 </span>            :  */</a>
<a name="486"><span class="lineNum">     486 </span>            : MODULE_PARM_DESC(disable_cu, &quot;Disable CUs (se.sh.cu,...)&quot;);</a>
<a name="487"><span class="lineNum">     487 </span>            : module_param_named(disable_cu, amdgpu_disable_cu, charp, 0444);</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            : /**</a>
<a name="490"><span class="lineNum">     490 </span>            :  * DOC: virtual_display (charp)</a>
<a name="491"><span class="lineNum">     491 </span>            :  * Set to enable virtual display feature. This feature provides a virtual display hardware on headless boards</a>
<a name="492"><span class="lineNum">     492 </span>            :  * or in virtualized environments. It will be set like xxxx:xx:xx.x,x;xxxx:xx:xx.x,x. It's the pci address of</a>
<a name="493"><span class="lineNum">     493 </span>            :  * the device, plus the number of crtcs to expose. E.g., 0000:26:00.0,4 would enable 4 virtual crtcs on the pci</a>
<a name="494"><span class="lineNum">     494 </span>            :  * device at 26:00.0. The default is NULL.</a>
<a name="495"><span class="lineNum">     495 </span>            :  */</a>
<a name="496"><span class="lineNum">     496 </span>            : MODULE_PARM_DESC(virtual_display,</a>
<a name="497"><span class="lineNum">     497 </span>            :                  &quot;Enable virtual display feature (the virtual_display will be set like xxxx:xx:xx.x,x;xxxx:xx:xx.x,x)&quot;);</a>
<a name="498"><span class="lineNum">     498 </span>            : module_param_named(virtual_display, amdgpu_virtual_display, charp, 0444);</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : /**</a>
<a name="501"><span class="lineNum">     501 </span>            :  * DOC: job_hang_limit (int)</a>
<a name="502"><span class="lineNum">     502 </span>            :  * Set how much time allow a job hang and not drop it. The default is 0.</a>
<a name="503"><span class="lineNum">     503 </span>            :  */</a>
<a name="504"><span class="lineNum">     504 </span>            : MODULE_PARM_DESC(job_hang_limit, &quot;how much time allow a job hang and not drop it (default 0)&quot;);</a>
<a name="505"><span class="lineNum">     505 </span>            : module_param_named(job_hang_limit, amdgpu_job_hang_limit, int ,0444);</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            : /**</a>
<a name="508"><span class="lineNum">     508 </span>            :  * DOC: lbpw (int)</a>
<a name="509"><span class="lineNum">     509 </span>            :  * Override Load Balancing Per Watt (LBPW) support (1 = enable, 0 = disable). The default is -1 (auto, enabled).</a>
<a name="510"><span class="lineNum">     510 </span>            :  */</a>
<a name="511"><span class="lineNum">     511 </span>            : MODULE_PARM_DESC(lbpw, &quot;Load Balancing Per Watt (LBPW) support (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="512"><span class="lineNum">     512 </span>            : module_param_named(lbpw, amdgpu_lbpw, int, 0444);</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            : MODULE_PARM_DESC(compute_multipipe, &quot;Force compute queues to be spread across pipes (1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="515"><span class="lineNum">     515 </span>            : module_param_named(compute_multipipe, amdgpu_compute_multipipe, int, 0444);</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            : /**</a>
<a name="518"><span class="lineNum">     518 </span>            :  * DOC: gpu_recovery (int)</a>
<a name="519"><span class="lineNum">     519 </span>            :  * Set to enable GPU recovery mechanism (1 = enable, 0 = disable). The default is -1 (auto, disabled except SRIOV).</a>
<a name="520"><span class="lineNum">     520 </span>            :  */</a>
<a name="521"><span class="lineNum">     521 </span>            : MODULE_PARM_DESC(gpu_recovery, &quot;Enable GPU recovery mechanism, (2 = advanced tdr mode, 1 = enable, 0 = disable, -1 = auto)&quot;);</a>
<a name="522"><span class="lineNum">     522 </span>            : module_param_named(gpu_recovery, amdgpu_gpu_recovery, int, 0444);</a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            : /**</a>
<a name="525"><span class="lineNum">     525 </span>            :  * DOC: emu_mode (int)</a>
<a name="526"><span class="lineNum">     526 </span>            :  * Set value 1 to enable emulation mode. This is only needed when running on an emulator. The default is 0 (disabled).</a>
<a name="527"><span class="lineNum">     527 </span>            :  */</a>
<a name="528"><span class="lineNum">     528 </span>            : MODULE_PARM_DESC(emu_mode, &quot;Emulation mode, (1 = enable, 0 = disable)&quot;);</a>
<a name="529"><span class="lineNum">     529 </span>            : module_param_named(emu_mode, amdgpu_emu_mode, int, 0444);</a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span>            : /**</a>
<a name="532"><span class="lineNum">     532 </span>            :  * DOC: ras_enable (int)</a>
<a name="533"><span class="lineNum">     533 </span>            :  * Enable RAS features on the GPU (0 = disable, 1 = enable, -1 = auto (default))</a>
<a name="534"><span class="lineNum">     534 </span>            :  */</a>
<a name="535"><span class="lineNum">     535 </span>            : MODULE_PARM_DESC(ras_enable, &quot;Enable RAS features on the GPU (0 = disable, 1 = enable, -1 = auto (default))&quot;);</a>
<a name="536"><span class="lineNum">     536 </span>            : module_param_named(ras_enable, amdgpu_ras_enable, int, 0444);</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : /**</a>
<a name="539"><span class="lineNum">     539 </span>            :  * DOC: ras_mask (uint)</a>
<a name="540"><span class="lineNum">     540 </span>            :  * Mask of RAS features to enable (default 0xffffffff), only valid when ras_enable == 1</a>
<a name="541"><span class="lineNum">     541 </span>            :  * See the flags in drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h</a>
<a name="542"><span class="lineNum">     542 </span>            :  */</a>
<a name="543"><span class="lineNum">     543 </span>            : MODULE_PARM_DESC(ras_mask, &quot;Mask of RAS features to enable (default 0xffffffff), only valid when ras_enable == 1&quot;);</a>
<a name="544"><span class="lineNum">     544 </span>            : module_param_named(ras_mask, amdgpu_ras_mask, uint, 0444);</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            : /**</a>
<a name="547"><span class="lineNum">     547 </span>            :  * DOC: timeout_fatal_disable (bool)</a>
<a name="548"><span class="lineNum">     548 </span>            :  * Disable Watchdog timeout fatal error event</a>
<a name="549"><span class="lineNum">     549 </span>            :  */</a>
<a name="550"><span class="lineNum">     550 </span>            : MODULE_PARM_DESC(timeout_fatal_disable, &quot;disable watchdog timeout fatal error (false = default)&quot;);</a>
<a name="551"><span class="lineNum">     551 </span>            : module_param_named(timeout_fatal_disable, amdgpu_watchdog_timer.timeout_fatal_disable, bool, 0644);</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            : /**</a>
<a name="554"><span class="lineNum">     554 </span>            :  * DOC: timeout_period (uint)</a>
<a name="555"><span class="lineNum">     555 </span>            :  * Modify the watchdog timeout max_cycles as (1 &lt;&lt; period)</a>
<a name="556"><span class="lineNum">     556 </span>            :  */</a>
<a name="557"><span class="lineNum">     557 </span>            : MODULE_PARM_DESC(timeout_period, &quot;watchdog timeout period (0 = timeout disabled, 1 ~ 0x23 = timeout maxcycles = (1 &lt;&lt; period)&quot;);</a>
<a name="558"><span class="lineNum">     558 </span>            : module_param_named(timeout_period, amdgpu_watchdog_timer.period, uint, 0644);</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : /**</a>
<a name="561"><span class="lineNum">     561 </span>            :  * DOC: si_support (int)</a>
<a name="562"><span class="lineNum">     562 </span>            :  * Set SI support driver. This parameter works after set config CONFIG_DRM_AMDGPU_SI. For SI asic, when radeon driver is enabled,</a>
<a name="563"><span class="lineNum">     563 </span>            :  * set value 0 to use radeon driver, while set value 1 to use amdgpu driver. The default is using radeon driver when it available,</a>
<a name="564"><span class="lineNum">     564 </span>            :  * otherwise using amdgpu driver.</a>
<a name="565"><span class="lineNum">     565 </span>            :  */</a>
<a name="566"><span class="lineNum">     566 </span>            : #ifdef CONFIG_DRM_AMDGPU_SI</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            : #if defined(CONFIG_DRM_RADEON) || defined(CONFIG_DRM_RADEON_MODULE)</a>
<a name="569"><span class="lineNum">     569 </span>            : int amdgpu_si_support = 0;</a>
<a name="570"><span class="lineNum">     570 </span>            : MODULE_PARM_DESC(si_support, &quot;SI support (1 = enabled, 0 = disabled (default))&quot;);</a>
<a name="571"><span class="lineNum">     571 </span>            : #else</a>
<a name="572"><span class="lineNum">     572 </span>            : int amdgpu_si_support = 1;</a>
<a name="573"><span class="lineNum">     573 </span>            : MODULE_PARM_DESC(si_support, &quot;SI support (1 = enabled (default), 0 = disabled)&quot;);</a>
<a name="574"><span class="lineNum">     574 </span>            : #endif</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            : module_param_named(si_support, amdgpu_si_support, int, 0444);</a>
<a name="577"><span class="lineNum">     577 </span>            : #endif</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            : /**</a>
<a name="580"><span class="lineNum">     580 </span>            :  * DOC: cik_support (int)</a>
<a name="581"><span class="lineNum">     581 </span>            :  * Set CIK support driver. This parameter works after set config CONFIG_DRM_AMDGPU_CIK. For CIK asic, when radeon driver is enabled,</a>
<a name="582"><span class="lineNum">     582 </span>            :  * set value 0 to use radeon driver, while set value 1 to use amdgpu driver. The default is using radeon driver when it available,</a>
<a name="583"><span class="lineNum">     583 </span>            :  * otherwise using amdgpu driver.</a>
<a name="584"><span class="lineNum">     584 </span>            :  */</a>
<a name="585"><span class="lineNum">     585 </span>            : #ifdef CONFIG_DRM_AMDGPU_CIK</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            : #if defined(CONFIG_DRM_RADEON) || defined(CONFIG_DRM_RADEON_MODULE)</a>
<a name="588"><span class="lineNum">     588 </span>            : int amdgpu_cik_support = 0;</a>
<a name="589"><span class="lineNum">     589 </span>            : MODULE_PARM_DESC(cik_support, &quot;CIK support (1 = enabled, 0 = disabled (default))&quot;);</a>
<a name="590"><span class="lineNum">     590 </span>            : #else</a>
<a name="591"><span class="lineNum">     591 </span>            : int amdgpu_cik_support = 1;</a>
<a name="592"><span class="lineNum">     592 </span>            : MODULE_PARM_DESC(cik_support, &quot;CIK support (1 = enabled (default), 0 = disabled)&quot;);</a>
<a name="593"><span class="lineNum">     593 </span>            : #endif</a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            : module_param_named(cik_support, amdgpu_cik_support, int, 0444);</a>
<a name="596"><span class="lineNum">     596 </span>            : #endif</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span>            : /**</a>
<a name="599"><span class="lineNum">     599 </span>            :  * DOC: smu_memory_pool_size (uint)</a>
<a name="600"><span class="lineNum">     600 </span>            :  * It is used to reserve gtt for smu debug usage, setting value 0 to disable it. The actual size is value * 256MiB.</a>
<a name="601"><span class="lineNum">     601 </span>            :  * E.g. 0x1 = 256Mbyte, 0x2 = 512Mbyte, 0x4 = 1 Gbyte, 0x8 = 2GByte. The default is 0 (disabled).</a>
<a name="602"><span class="lineNum">     602 </span>            :  */</a>
<a name="603"><span class="lineNum">     603 </span>            : MODULE_PARM_DESC(smu_memory_pool_size,</a>
<a name="604"><span class="lineNum">     604 </span>            :         &quot;reserve gtt for smu debug usage, 0 = disable,&quot;</a>
<a name="605"><span class="lineNum">     605 </span>            :                 &quot;0x1 = 256Mbyte, 0x2 = 512Mbyte, 0x4 = 1 Gbyte, 0x8 = 2GByte&quot;);</a>
<a name="606"><span class="lineNum">     606 </span>            : module_param_named(smu_memory_pool_size, amdgpu_smu_memory_pool_size, uint, 0444);</a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            : /**</a>
<a name="609"><span class="lineNum">     609 </span>            :  * DOC: async_gfx_ring (int)</a>
<a name="610"><span class="lineNum">     610 </span>            :  * It is used to enable gfx rings that could be configured with different prioritites or equal priorities</a>
<a name="611"><span class="lineNum">     611 </span>            :  */</a>
<a name="612"><span class="lineNum">     612 </span>            : MODULE_PARM_DESC(async_gfx_ring,</a>
<a name="613"><span class="lineNum">     613 </span>            :         &quot;Asynchronous GFX rings that could be configured with either different priorities (HP3D ring and LP3D ring), or equal priorities (0 = disabled, 1 = enabled (default))&quot;);</a>
<a name="614"><span class="lineNum">     614 </span>            : module_param_named(async_gfx_ring, amdgpu_async_gfx_ring, int, 0444);</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            : /**</a>
<a name="617"><span class="lineNum">     617 </span>            :  * DOC: mcbp (int)</a>
<a name="618"><span class="lineNum">     618 </span>            :  * It is used to enable mid command buffer preemption. (0 = disabled (default), 1 = enabled)</a>
<a name="619"><span class="lineNum">     619 </span>            :  */</a>
<a name="620"><span class="lineNum">     620 </span>            : MODULE_PARM_DESC(mcbp,</a>
<a name="621"><span class="lineNum">     621 </span>            :         &quot;Enable Mid-command buffer preemption (0 = disabled (default), 1 = enabled)&quot;);</a>
<a name="622"><span class="lineNum">     622 </span>            : module_param_named(mcbp, amdgpu_mcbp, int, 0444);</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : /**</a>
<a name="625"><span class="lineNum">     625 </span>            :  * DOC: discovery (int)</a>
<a name="626"><span class="lineNum">     626 </span>            :  * Allow driver to discover hardware IP information from IP Discovery table at the top of VRAM.</a>
<a name="627"><span class="lineNum">     627 </span>            :  * (-1 = auto (default), 0 = disabled, 1 = enabled, 2 = use ip_discovery table from file)</a>
<a name="628"><span class="lineNum">     628 </span>            :  */</a>
<a name="629"><span class="lineNum">     629 </span>            : MODULE_PARM_DESC(discovery,</a>
<a name="630"><span class="lineNum">     630 </span>            :         &quot;Allow driver to discover hardware IPs from IP Discovery table at the top of VRAM&quot;);</a>
<a name="631"><span class="lineNum">     631 </span>            : module_param_named(discovery, amdgpu_discovery, int, 0444);</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            : /**</a>
<a name="634"><span class="lineNum">     634 </span>            :  * DOC: mes (int)</a>
<a name="635"><span class="lineNum">     635 </span>            :  * Enable Micro Engine Scheduler. This is a new hw scheduling engine for gfx, sdma, and compute.</a>
<a name="636"><span class="lineNum">     636 </span>            :  * (0 = disabled (default), 1 = enabled)</a>
<a name="637"><span class="lineNum">     637 </span>            :  */</a>
<a name="638"><span class="lineNum">     638 </span>            : MODULE_PARM_DESC(mes,</a>
<a name="639"><span class="lineNum">     639 </span>            :         &quot;Enable Micro Engine Scheduler (0 = disabled (default), 1 = enabled)&quot;);</a>
<a name="640"><span class="lineNum">     640 </span>            : module_param_named(mes, amdgpu_mes, int, 0444);</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            : /**</a>
<a name="643"><span class="lineNum">     643 </span>            :  * DOC: mes_kiq (int)</a>
<a name="644"><span class="lineNum">     644 </span>            :  * Enable Micro Engine Scheduler KIQ. This is a new engine pipe for kiq.</a>
<a name="645"><span class="lineNum">     645 </span>            :  * (0 = disabled (default), 1 = enabled)</a>
<a name="646"><span class="lineNum">     646 </span>            :  */</a>
<a name="647"><span class="lineNum">     647 </span>            : MODULE_PARM_DESC(mes_kiq,</a>
<a name="648"><span class="lineNum">     648 </span>            :         &quot;Enable Micro Engine Scheduler KIQ (0 = disabled (default), 1 = enabled)&quot;);</a>
<a name="649"><span class="lineNum">     649 </span>            : module_param_named(mes_kiq, amdgpu_mes_kiq, int, 0444);</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span>            : /**</a>
<a name="652"><span class="lineNum">     652 </span>            :  * DOC: noretry (int)</a>
<a name="653"><span class="lineNum">     653 </span>            :  * Disable XNACK retry in the SQ by default on GFXv9 hardware. On ASICs that</a>
<a name="654"><span class="lineNum">     654 </span>            :  * do not support per-process XNACK this also disables retry page faults.</a>
<a name="655"><span class="lineNum">     655 </span>            :  * (0 = retry enabled, 1 = retry disabled, -1 auto (default))</a>
<a name="656"><span class="lineNum">     656 </span>            :  */</a>
<a name="657"><span class="lineNum">     657 </span>            : MODULE_PARM_DESC(noretry,</a>
<a name="658"><span class="lineNum">     658 </span>            :         &quot;Disable retry faults (0 = retry enabled, 1 = retry disabled, -1 auto (default))&quot;);</a>
<a name="659"><span class="lineNum">     659 </span>            : module_param_named(noretry, amdgpu_noretry, int, 0644);</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            : /**</a>
<a name="662"><span class="lineNum">     662 </span>            :  * DOC: force_asic_type (int)</a>
<a name="663"><span class="lineNum">     663 </span>            :  * A non negative value used to specify the asic type for all supported GPUs.</a>
<a name="664"><span class="lineNum">     664 </span>            :  */</a>
<a name="665"><span class="lineNum">     665 </span>            : MODULE_PARM_DESC(force_asic_type,</a>
<a name="666"><span class="lineNum">     666 </span>            :         &quot;A non negative value used to specify the asic type for all supported GPUs&quot;);</a>
<a name="667"><span class="lineNum">     667 </span>            : module_param_named(force_asic_type, amdgpu_force_asic_type, int, 0444);</a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span>            : /**</a>
<a name="670"><span class="lineNum">     670 </span>            :  * DOC: use_xgmi_p2p (int)</a>
<a name="671"><span class="lineNum">     671 </span>            :  * Enables/disables XGMI P2P interface (0 = disable, 1 = enable).</a>
<a name="672"><span class="lineNum">     672 </span>            :  */</a>
<a name="673"><span class="lineNum">     673 </span>            : MODULE_PARM_DESC(use_xgmi_p2p,</a>
<a name="674"><span class="lineNum">     674 </span>            :         &quot;Enable XGMI P2P interface (0 = disable; 1 = enable (default))&quot;);</a>
<a name="675"><span class="lineNum">     675 </span>            : module_param_named(use_xgmi_p2p, amdgpu_use_xgmi_p2p, int, 0444);</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            : #ifdef CONFIG_HSA_AMD</a>
<a name="679"><span class="lineNum">     679 </span>            : /**</a>
<a name="680"><span class="lineNum">     680 </span>            :  * DOC: sched_policy (int)</a>
<a name="681"><span class="lineNum">     681 </span>            :  * Set scheduling policy. Default is HWS(hardware scheduling) with over-subscription.</a>
<a name="682"><span class="lineNum">     682 </span>            :  * Setting 1 disables over-subscription. Setting 2 disables HWS and statically</a>
<a name="683"><span class="lineNum">     683 </span>            :  * assigns queues to HQDs.</a>
<a name="684"><span class="lineNum">     684 </span>            :  */</a>
<a name="685"><span class="lineNum">     685 </span>            : int sched_policy = KFD_SCHED_POLICY_HWS;</a>
<a name="686"><span class="lineNum">     686 </span>            : module_param(sched_policy, int, 0444);</a>
<a name="687"><span class="lineNum">     687 </span>            : MODULE_PARM_DESC(sched_policy,</a>
<a name="688"><span class="lineNum">     688 </span>            :         &quot;Scheduling policy (0 = HWS (Default), 1 = HWS without over-subscription, 2 = Non-HWS (Used for debugging only)&quot;);</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span>            : /**</a>
<a name="691"><span class="lineNum">     691 </span>            :  * DOC: hws_max_conc_proc (int)</a>
<a name="692"><span class="lineNum">     692 </span>            :  * Maximum number of processes that HWS can schedule concurrently. The maximum is the</a>
<a name="693"><span class="lineNum">     693 </span>            :  * number of VMIDs assigned to the HWS, which is also the default.</a>
<a name="694"><span class="lineNum">     694 </span>            :  */</a>
<a name="695"><span class="lineNum">     695 </span>            : int hws_max_conc_proc = -1;</a>
<a name="696"><span class="lineNum">     696 </span>            : module_param(hws_max_conc_proc, int, 0444);</a>
<a name="697"><span class="lineNum">     697 </span>            : MODULE_PARM_DESC(hws_max_conc_proc,</a>
<a name="698"><span class="lineNum">     698 </span>            :         &quot;Max # processes HWS can execute concurrently when sched_policy=0 (0 = no concurrency, #VMIDs for KFD = Maximum(default))&quot;);</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : /**</a>
<a name="701"><span class="lineNum">     701 </span>            :  * DOC: cwsr_enable (int)</a>
<a name="702"><span class="lineNum">     702 </span>            :  * CWSR(compute wave store and resume) allows the GPU to preempt shader execution in</a>
<a name="703"><span class="lineNum">     703 </span>            :  * the middle of a compute wave. Default is 1 to enable this feature. Setting 0</a>
<a name="704"><span class="lineNum">     704 </span>            :  * disables it.</a>
<a name="705"><span class="lineNum">     705 </span>            :  */</a>
<a name="706"><span class="lineNum">     706 </span>            : int cwsr_enable = 1;</a>
<a name="707"><span class="lineNum">     707 </span>            : module_param(cwsr_enable, int, 0444);</a>
<a name="708"><span class="lineNum">     708 </span>            : MODULE_PARM_DESC(cwsr_enable, &quot;CWSR enable (0 = Off, 1 = On (Default))&quot;);</a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            : /**</a>
<a name="711"><span class="lineNum">     711 </span>            :  * DOC: max_num_of_queues_per_device (int)</a>
<a name="712"><span class="lineNum">     712 </span>            :  * Maximum number of queues per device. Valid setting is between 1 and 4096. Default</a>
<a name="713"><span class="lineNum">     713 </span>            :  * is 4096.</a>
<a name="714"><span class="lineNum">     714 </span>            :  */</a>
<a name="715"><span class="lineNum">     715 </span>            : int max_num_of_queues_per_device = KFD_MAX_NUM_OF_QUEUES_PER_DEVICE_DEFAULT;</a>
<a name="716"><span class="lineNum">     716 </span>            : module_param(max_num_of_queues_per_device, int, 0444);</a>
<a name="717"><span class="lineNum">     717 </span>            : MODULE_PARM_DESC(max_num_of_queues_per_device,</a>
<a name="718"><span class="lineNum">     718 </span>            :         &quot;Maximum number of supported queues per device (1 = Minimum, 4096 = default)&quot;);</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span>            : /**</a>
<a name="721"><span class="lineNum">     721 </span>            :  * DOC: send_sigterm (int)</a>
<a name="722"><span class="lineNum">     722 </span>            :  * Send sigterm to HSA process on unhandled exceptions. Default is not to send sigterm</a>
<a name="723"><span class="lineNum">     723 </span>            :  * but just print errors on dmesg. Setting 1 enables sending sigterm.</a>
<a name="724"><span class="lineNum">     724 </span>            :  */</a>
<a name="725"><span class="lineNum">     725 </span>            : int send_sigterm;</a>
<a name="726"><span class="lineNum">     726 </span>            : module_param(send_sigterm, int, 0444);</a>
<a name="727"><span class="lineNum">     727 </span>            : MODULE_PARM_DESC(send_sigterm,</a>
<a name="728"><span class="lineNum">     728 </span>            :         &quot;Send sigterm to HSA process on unhandled exception (0 = disable, 1 = enable)&quot;);</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            : /**</a>
<a name="731"><span class="lineNum">     731 </span>            :  * DOC: debug_largebar (int)</a>
<a name="732"><span class="lineNum">     732 </span>            :  * Set debug_largebar as 1 to enable simulating large-bar capability on non-large bar</a>
<a name="733"><span class="lineNum">     733 </span>            :  * system. This limits the VRAM size reported to ROCm applications to the visible</a>
<a name="734"><span class="lineNum">     734 </span>            :  * size, usually 256MB.</a>
<a name="735"><span class="lineNum">     735 </span>            :  * Default value is 0, diabled.</a>
<a name="736"><span class="lineNum">     736 </span>            :  */</a>
<a name="737"><span class="lineNum">     737 </span>            : int debug_largebar;</a>
<a name="738"><span class="lineNum">     738 </span>            : module_param(debug_largebar, int, 0444);</a>
<a name="739"><span class="lineNum">     739 </span>            : MODULE_PARM_DESC(debug_largebar,</a>
<a name="740"><span class="lineNum">     740 </span>            :         &quot;Debug large-bar flag used to simulate large-bar capability on non-large bar machine (0 = disable, 1 = enable)&quot;);</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            : /**</a>
<a name="743"><span class="lineNum">     743 </span>            :  * DOC: ignore_crat (int)</a>
<a name="744"><span class="lineNum">     744 </span>            :  * Ignore CRAT table during KFD initialization. By default, KFD uses the ACPI CRAT</a>
<a name="745"><span class="lineNum">     745 </span>            :  * table to get information about AMD APUs. This option can serve as a workaround on</a>
<a name="746"><span class="lineNum">     746 </span>            :  * systems with a broken CRAT table.</a>
<a name="747"><span class="lineNum">     747 </span>            :  *</a>
<a name="748"><span class="lineNum">     748 </span>            :  * Default is auto (according to asic type, iommu_v2, and crat table, to decide</a>
<a name="749"><span class="lineNum">     749 </span>            :  * whether use CRAT)</a>
<a name="750"><span class="lineNum">     750 </span>            :  */</a>
<a name="751"><span class="lineNum">     751 </span>            : int ignore_crat;</a>
<a name="752"><span class="lineNum">     752 </span>            : module_param(ignore_crat, int, 0444);</a>
<a name="753"><span class="lineNum">     753 </span>            : MODULE_PARM_DESC(ignore_crat,</a>
<a name="754"><span class="lineNum">     754 </span>            :         &quot;Ignore CRAT table during KFD initialization (0 = auto (default), 1 = ignore CRAT)&quot;);</a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span>            : /**</a>
<a name="757"><span class="lineNum">     757 </span>            :  * DOC: halt_if_hws_hang (int)</a>
<a name="758"><span class="lineNum">     758 </span>            :  * Halt if HWS hang is detected. Default value, 0, disables the halt on hang.</a>
<a name="759"><span class="lineNum">     759 </span>            :  * Setting 1 enables halt on hang.</a>
<a name="760"><span class="lineNum">     760 </span>            :  */</a>
<a name="761"><span class="lineNum">     761 </span>            : int halt_if_hws_hang;</a>
<a name="762"><span class="lineNum">     762 </span>            : module_param(halt_if_hws_hang, int, 0644);</a>
<a name="763"><span class="lineNum">     763 </span>            : MODULE_PARM_DESC(halt_if_hws_hang, &quot;Halt if HWS hang is detected (0 = off (default), 1 = on)&quot;);</a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span>            : /**</a>
<a name="766"><span class="lineNum">     766 </span>            :  * DOC: hws_gws_support(bool)</a>
<a name="767"><span class="lineNum">     767 </span>            :  * Assume that HWS supports GWS barriers regardless of what firmware version</a>
<a name="768"><span class="lineNum">     768 </span>            :  * check says. Default value: false (rely on MEC2 firmware version check).</a>
<a name="769"><span class="lineNum">     769 </span>            :  */</a>
<a name="770"><span class="lineNum">     770 </span>            : bool hws_gws_support;</a>
<a name="771"><span class="lineNum">     771 </span>            : module_param(hws_gws_support, bool, 0444);</a>
<a name="772"><span class="lineNum">     772 </span>            : MODULE_PARM_DESC(hws_gws_support, &quot;Assume MEC2 FW supports GWS barriers (false = rely on FW version check (Default), true = force supported)&quot;);</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span>            : /**</a>
<a name="775"><span class="lineNum">     775 </span>            :   * DOC: queue_preemption_timeout_ms (int)</a>
<a name="776"><span class="lineNum">     776 </span>            :   * queue preemption timeout in ms (1 = Minimum, 9000 = default)</a>
<a name="777"><span class="lineNum">     777 </span>            :   */</a>
<a name="778"><span class="lineNum">     778 </span>            : int queue_preemption_timeout_ms = 9000;</a>
<a name="779"><span class="lineNum">     779 </span>            : module_param(queue_preemption_timeout_ms, int, 0644);</a>
<a name="780"><span class="lineNum">     780 </span>            : MODULE_PARM_DESC(queue_preemption_timeout_ms, &quot;queue preemption timeout in ms (1 = Minimum, 9000 = default)&quot;);</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span>            : /**</a>
<a name="783"><span class="lineNum">     783 </span>            :  * DOC: debug_evictions(bool)</a>
<a name="784"><span class="lineNum">     784 </span>            :  * Enable extra debug messages to help determine the cause of evictions</a>
<a name="785"><span class="lineNum">     785 </span>            :  */</a>
<a name="786"><span class="lineNum">     786 </span>            : bool debug_evictions;</a>
<a name="787"><span class="lineNum">     787 </span>            : module_param(debug_evictions, bool, 0644);</a>
<a name="788"><span class="lineNum">     788 </span>            : MODULE_PARM_DESC(debug_evictions, &quot;enable eviction debug messages (false = default)&quot;);</a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span>            : /**</a>
<a name="791"><span class="lineNum">     791 </span>            :  * DOC: no_system_mem_limit(bool)</a>
<a name="792"><span class="lineNum">     792 </span>            :  * Disable system memory limit, to support multiple process shared memory</a>
<a name="793"><span class="lineNum">     793 </span>            :  */</a>
<a name="794"><span class="lineNum">     794 </span>            : bool no_system_mem_limit;</a>
<a name="795"><span class="lineNum">     795 </span>            : module_param(no_system_mem_limit, bool, 0644);</a>
<a name="796"><span class="lineNum">     796 </span>            : MODULE_PARM_DESC(no_system_mem_limit, &quot;disable system memory limit (false = default)&quot;);</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span>            : /**</a>
<a name="799"><span class="lineNum">     799 </span>            :  * DOC: no_queue_eviction_on_vm_fault (int)</a>
<a name="800"><span class="lineNum">     800 </span>            :  * If set, process queues will not be evicted on gpuvm fault. This is to keep the wavefront context for debugging (0 = queue eviction, 1 = no queue eviction). The default is 0 (queue eviction).</a>
<a name="801"><span class="lineNum">     801 </span>            :  */</a>
<a name="802"><span class="lineNum">     802 </span>            : int amdgpu_no_queue_eviction_on_vm_fault = 0;</a>
<a name="803"><span class="lineNum">     803 </span>            : MODULE_PARM_DESC(no_queue_eviction_on_vm_fault, &quot;No queue eviction on VM fault (0 = queue eviction, 1 = no queue eviction)&quot;);</a>
<a name="804"><span class="lineNum">     804 </span>            : module_param_named(no_queue_eviction_on_vm_fault, amdgpu_no_queue_eviction_on_vm_fault, int, 0444);</a>
<a name="805"><span class="lineNum">     805 </span>            : #endif</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            : /**</a>
<a name="808"><span class="lineNum">     808 </span>            :  * DOC: pcie_p2p (bool)</a>
<a name="809"><span class="lineNum">     809 </span>            :  * Enable PCIe P2P (requires large-BAR). Default value: true (on)</a>
<a name="810"><span class="lineNum">     810 </span>            :  */</a>
<a name="811"><span class="lineNum">     811 </span>            : #ifdef CONFIG_HSA_AMD_P2P</a>
<a name="812"><span class="lineNum">     812 </span>            : bool pcie_p2p = true;</a>
<a name="813"><span class="lineNum">     813 </span>            : module_param(pcie_p2p, bool, 0444);</a>
<a name="814"><span class="lineNum">     814 </span>            : MODULE_PARM_DESC(pcie_p2p, &quot;Enable PCIe P2P (requires large-BAR). (N = off, Y = on(default))&quot;);</a>
<a name="815"><span class="lineNum">     815 </span>            : #endif</a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            : /**</a>
<a name="818"><span class="lineNum">     818 </span>            :  * DOC: dcfeaturemask (uint)</a>
<a name="819"><span class="lineNum">     819 </span>            :  * Override display features enabled. See enum DC_FEATURE_MASK in drivers/gpu/drm/amd/include/amd_shared.h.</a>
<a name="820"><span class="lineNum">     820 </span>            :  * The default is the current set of stable display features.</a>
<a name="821"><span class="lineNum">     821 </span>            :  */</a>
<a name="822"><span class="lineNum">     822 </span>            : MODULE_PARM_DESC(dcfeaturemask, &quot;all stable DC features enabled (default))&quot;);</a>
<a name="823"><span class="lineNum">     823 </span>            : module_param_named(dcfeaturemask, amdgpu_dc_feature_mask, uint, 0444);</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : /**</a>
<a name="826"><span class="lineNum">     826 </span>            :  * DOC: dcdebugmask (uint)</a>
<a name="827"><span class="lineNum">     827 </span>            :  * Override display features enabled. See enum DC_DEBUG_MASK in drivers/gpu/drm/amd/include/amd_shared.h.</a>
<a name="828"><span class="lineNum">     828 </span>            :  */</a>
<a name="829"><span class="lineNum">     829 </span>            : MODULE_PARM_DESC(dcdebugmask, &quot;all debug options disabled (default))&quot;);</a>
<a name="830"><span class="lineNum">     830 </span>            : module_param_named(dcdebugmask, amdgpu_dc_debug_mask, uint, 0444);</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span>            : MODULE_PARM_DESC(visualconfirm, &quot;Visual confirm (0 = off (default), 1 = MPO, 5 = PSR)&quot;);</a>
<a name="833"><span class="lineNum">     833 </span>            : module_param_named(visualconfirm, amdgpu_dc_visual_confirm, uint, 0444);</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            : /**</a>
<a name="836"><span class="lineNum">     836 </span>            :  * DOC: abmlevel (uint)</a>
<a name="837"><span class="lineNum">     837 </span>            :  * Override the default ABM (Adaptive Backlight Management) level used for DC</a>
<a name="838"><span class="lineNum">     838 </span>            :  * enabled hardware. Requires DMCU to be supported and loaded.</a>
<a name="839"><span class="lineNum">     839 </span>            :  * Valid levels are 0-4. A value of 0 indicates that ABM should be disabled by</a>
<a name="840"><span class="lineNum">     840 </span>            :  * default. Values 1-4 control the maximum allowable brightness reduction via</a>
<a name="841"><span class="lineNum">     841 </span>            :  * the ABM algorithm, with 1 being the least reduction and 4 being the most</a>
<a name="842"><span class="lineNum">     842 </span>            :  * reduction.</a>
<a name="843"><span class="lineNum">     843 </span>            :  *</a>
<a name="844"><span class="lineNum">     844 </span>            :  * Defaults to 0, or disabled. Userspace can still override this level later</a>
<a name="845"><span class="lineNum">     845 </span>            :  * after boot.</a>
<a name="846"><span class="lineNum">     846 </span>            :  */</a>
<a name="847"><span class="lineNum">     847 </span>            : uint amdgpu_dm_abm_level;</a>
<a name="848"><span class="lineNum">     848 </span>            : MODULE_PARM_DESC(abmlevel, &quot;ABM level (0 = off (default), 1-4 = backlight reduction level) &quot;);</a>
<a name="849"><span class="lineNum">     849 </span>            : module_param_named(abmlevel, amdgpu_dm_abm_level, uint, 0444);</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span>            : int amdgpu_backlight = -1;</a>
<a name="852"><span class="lineNum">     852 </span>            : MODULE_PARM_DESC(backlight, &quot;Backlight control (0 = pwm, 1 = aux, -1 auto (default))&quot;);</a>
<a name="853"><span class="lineNum">     853 </span>            : module_param_named(backlight, amdgpu_backlight, bint, 0444);</a>
<a name="854"><span class="lineNum">     854 </span>            : </a>
<a name="855"><span class="lineNum">     855 </span>            : /**</a>
<a name="856"><span class="lineNum">     856 </span>            :  * DOC: tmz (int)</a>
<a name="857"><span class="lineNum">     857 </span>            :  * Trusted Memory Zone (TMZ) is a method to protect data being written</a>
<a name="858"><span class="lineNum">     858 </span>            :  * to or read from memory.</a>
<a name="859"><span class="lineNum">     859 </span>            :  *</a>
<a name="860"><span class="lineNum">     860 </span>            :  * The default value: 0 (off).  TODO: change to auto till it is completed.</a>
<a name="861"><span class="lineNum">     861 </span>            :  */</a>
<a name="862"><span class="lineNum">     862 </span>            : MODULE_PARM_DESC(tmz, &quot;Enable TMZ feature (-1 = auto (default), 0 = off, 1 = on)&quot;);</a>
<a name="863"><span class="lineNum">     863 </span>            : module_param_named(tmz, amdgpu_tmz, int, 0444);</a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span>            : /**</a>
<a name="866"><span class="lineNum">     866 </span>            :  * DOC: reset_method (int)</a>
<a name="867"><span class="lineNum">     867 </span>            :  * GPU reset method (-1 = auto (default), 0 = legacy, 1 = mode0, 2 = mode1, 3 = mode2, 4 = baco)</a>
<a name="868"><span class="lineNum">     868 </span>            :  */</a>
<a name="869"><span class="lineNum">     869 </span>            : MODULE_PARM_DESC(reset_method, &quot;GPU reset method (-1 = auto (default), 0 = legacy, 1 = mode0, 2 = mode1, 3 = mode2, 4 = baco/bamaco)&quot;);</a>
<a name="870"><span class="lineNum">     870 </span>            : module_param_named(reset_method, amdgpu_reset_method, int, 0444);</a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span>            : /**</a>
<a name="873"><span class="lineNum">     873 </span>            :  * DOC: bad_page_threshold (int) Bad page threshold is specifies the</a>
<a name="874"><span class="lineNum">     874 </span>            :  * threshold value of faulty pages detected by RAS ECC, which may</a>
<a name="875"><span class="lineNum">     875 </span>            :  * result in the GPU entering bad status when the number of total</a>
<a name="876"><span class="lineNum">     876 </span>            :  * faulty pages by ECC exceeds the threshold value.</a>
<a name="877"><span class="lineNum">     877 </span>            :  */</a>
<a name="878"><span class="lineNum">     878 </span>            : MODULE_PARM_DESC(bad_page_threshold, &quot;Bad page threshold(-1 = auto(default value), 0 = disable bad page retirement, -2 = ignore bad page threshold)&quot;);</a>
<a name="879"><span class="lineNum">     879 </span>            : module_param_named(bad_page_threshold, amdgpu_bad_page_threshold, int, 0444);</a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span>            : MODULE_PARM_DESC(num_kcq, &quot;number of kernel compute queue user want to setup (8 if set to greater than 8 or less than 0, only affect gfx 8+)&quot;);</a>
<a name="882"><span class="lineNum">     882 </span>            : module_param_named(num_kcq, amdgpu_num_kcq, int, 0444);</a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span>            : /**</a>
<a name="885"><span class="lineNum">     885 </span>            :  * DOC: vcnfw_log (int)</a>
<a name="886"><span class="lineNum">     886 </span>            :  * Enable vcnfw log output for debugging, the default is disabled.</a>
<a name="887"><span class="lineNum">     887 </span>            :  */</a>
<a name="888"><span class="lineNum">     888 </span>            : MODULE_PARM_DESC(vcnfw_log, &quot;Enable vcnfw log(0 = disable (default value), 1 = enable)&quot;);</a>
<a name="889"><span class="lineNum">     889 </span>            : module_param_named(vcnfw_log, amdgpu_vcnfw_log, int, 0444);</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span>            : /**</a>
<a name="892"><span class="lineNum">     892 </span>            :  * DOC: smu_pptable_id (int)</a>
<a name="893"><span class="lineNum">     893 </span>            :  * Used to override pptable id. id = 0 use VBIOS pptable.</a>
<a name="894"><span class="lineNum">     894 </span>            :  * id &gt; 0 use the soft pptable with specicfied id.</a>
<a name="895"><span class="lineNum">     895 </span>            :  */</a>
<a name="896"><span class="lineNum">     896 </span>            : MODULE_PARM_DESC(smu_pptable_id,</a>
<a name="897"><span class="lineNum">     897 </span>            :         &quot;specify pptable id to be used (-1 = auto(default) value, 0 = use pptable from vbios, &gt; 0 = soft pptable id)&quot;);</a>
<a name="898"><span class="lineNum">     898 </span>            : module_param_named(smu_pptable_id, amdgpu_smu_pptable_id, int, 0444);</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            : /* These devices are not supported by amdgpu.</a>
<a name="901"><span class="lineNum">     901 </span>            :  * They are supported by the mach64, r128, radeon drivers</a>
<a name="902"><span class="lineNum">     902 </span>            :  */</a>
<a name="903"><span class="lineNum">     903 </span>            : static const u16 amdgpu_unsupported_pciidlist[] = {</a>
<a name="904"><span class="lineNum">     904 </span>            :         /* mach64 */</a>
<a name="905"><span class="lineNum">     905 </span>            :         0x4354,</a>
<a name="906"><span class="lineNum">     906 </span>            :         0x4358,</a>
<a name="907"><span class="lineNum">     907 </span>            :         0x4554,</a>
<a name="908"><span class="lineNum">     908 </span>            :         0x4742,</a>
<a name="909"><span class="lineNum">     909 </span>            :         0x4744,</a>
<a name="910"><span class="lineNum">     910 </span>            :         0x4749,</a>
<a name="911"><span class="lineNum">     911 </span>            :         0x474C,</a>
<a name="912"><span class="lineNum">     912 </span>            :         0x474D,</a>
<a name="913"><span class="lineNum">     913 </span>            :         0x474E,</a>
<a name="914"><span class="lineNum">     914 </span>            :         0x474F,</a>
<a name="915"><span class="lineNum">     915 </span>            :         0x4750,</a>
<a name="916"><span class="lineNum">     916 </span>            :         0x4751,</a>
<a name="917"><span class="lineNum">     917 </span>            :         0x4752,</a>
<a name="918"><span class="lineNum">     918 </span>            :         0x4753,</a>
<a name="919"><span class="lineNum">     919 </span>            :         0x4754,</a>
<a name="920"><span class="lineNum">     920 </span>            :         0x4755,</a>
<a name="921"><span class="lineNum">     921 </span>            :         0x4756,</a>
<a name="922"><span class="lineNum">     922 </span>            :         0x4757,</a>
<a name="923"><span class="lineNum">     923 </span>            :         0x4758,</a>
<a name="924"><span class="lineNum">     924 </span>            :         0x4759,</a>
<a name="925"><span class="lineNum">     925 </span>            :         0x475A,</a>
<a name="926"><span class="lineNum">     926 </span>            :         0x4C42,</a>
<a name="927"><span class="lineNum">     927 </span>            :         0x4C44,</a>
<a name="928"><span class="lineNum">     928 </span>            :         0x4C47,</a>
<a name="929"><span class="lineNum">     929 </span>            :         0x4C49,</a>
<a name="930"><span class="lineNum">     930 </span>            :         0x4C4D,</a>
<a name="931"><span class="lineNum">     931 </span>            :         0x4C4E,</a>
<a name="932"><span class="lineNum">     932 </span>            :         0x4C50,</a>
<a name="933"><span class="lineNum">     933 </span>            :         0x4C51,</a>
<a name="934"><span class="lineNum">     934 </span>            :         0x4C52,</a>
<a name="935"><span class="lineNum">     935 </span>            :         0x4C53,</a>
<a name="936"><span class="lineNum">     936 </span>            :         0x5654,</a>
<a name="937"><span class="lineNum">     937 </span>            :         0x5655,</a>
<a name="938"><span class="lineNum">     938 </span>            :         0x5656,</a>
<a name="939"><span class="lineNum">     939 </span>            :         /* r128 */</a>
<a name="940"><span class="lineNum">     940 </span>            :         0x4c45,</a>
<a name="941"><span class="lineNum">     941 </span>            :         0x4c46,</a>
<a name="942"><span class="lineNum">     942 </span>            :         0x4d46,</a>
<a name="943"><span class="lineNum">     943 </span>            :         0x4d4c,</a>
<a name="944"><span class="lineNum">     944 </span>            :         0x5041,</a>
<a name="945"><span class="lineNum">     945 </span>            :         0x5042,</a>
<a name="946"><span class="lineNum">     946 </span>            :         0x5043,</a>
<a name="947"><span class="lineNum">     947 </span>            :         0x5044,</a>
<a name="948"><span class="lineNum">     948 </span>            :         0x5045,</a>
<a name="949"><span class="lineNum">     949 </span>            :         0x5046,</a>
<a name="950"><span class="lineNum">     950 </span>            :         0x5047,</a>
<a name="951"><span class="lineNum">     951 </span>            :         0x5048,</a>
<a name="952"><span class="lineNum">     952 </span>            :         0x5049,</a>
<a name="953"><span class="lineNum">     953 </span>            :         0x504A,</a>
<a name="954"><span class="lineNum">     954 </span>            :         0x504B,</a>
<a name="955"><span class="lineNum">     955 </span>            :         0x504C,</a>
<a name="956"><span class="lineNum">     956 </span>            :         0x504D,</a>
<a name="957"><span class="lineNum">     957 </span>            :         0x504E,</a>
<a name="958"><span class="lineNum">     958 </span>            :         0x504F,</a>
<a name="959"><span class="lineNum">     959 </span>            :         0x5050,</a>
<a name="960"><span class="lineNum">     960 </span>            :         0x5051,</a>
<a name="961"><span class="lineNum">     961 </span>            :         0x5052,</a>
<a name="962"><span class="lineNum">     962 </span>            :         0x5053,</a>
<a name="963"><span class="lineNum">     963 </span>            :         0x5054,</a>
<a name="964"><span class="lineNum">     964 </span>            :         0x5055,</a>
<a name="965"><span class="lineNum">     965 </span>            :         0x5056,</a>
<a name="966"><span class="lineNum">     966 </span>            :         0x5057,</a>
<a name="967"><span class="lineNum">     967 </span>            :         0x5058,</a>
<a name="968"><span class="lineNum">     968 </span>            :         0x5245,</a>
<a name="969"><span class="lineNum">     969 </span>            :         0x5246,</a>
<a name="970"><span class="lineNum">     970 </span>            :         0x5247,</a>
<a name="971"><span class="lineNum">     971 </span>            :         0x524b,</a>
<a name="972"><span class="lineNum">     972 </span>            :         0x524c,</a>
<a name="973"><span class="lineNum">     973 </span>            :         0x534d,</a>
<a name="974"><span class="lineNum">     974 </span>            :         0x5446,</a>
<a name="975"><span class="lineNum">     975 </span>            :         0x544C,</a>
<a name="976"><span class="lineNum">     976 </span>            :         0x5452,</a>
<a name="977"><span class="lineNum">     977 </span>            :         /* radeon */</a>
<a name="978"><span class="lineNum">     978 </span>            :         0x3150,</a>
<a name="979"><span class="lineNum">     979 </span>            :         0x3151,</a>
<a name="980"><span class="lineNum">     980 </span>            :         0x3152,</a>
<a name="981"><span class="lineNum">     981 </span>            :         0x3154,</a>
<a name="982"><span class="lineNum">     982 </span>            :         0x3155,</a>
<a name="983"><span class="lineNum">     983 </span>            :         0x3E50,</a>
<a name="984"><span class="lineNum">     984 </span>            :         0x3E54,</a>
<a name="985"><span class="lineNum">     985 </span>            :         0x4136,</a>
<a name="986"><span class="lineNum">     986 </span>            :         0x4137,</a>
<a name="987"><span class="lineNum">     987 </span>            :         0x4144,</a>
<a name="988"><span class="lineNum">     988 </span>            :         0x4145,</a>
<a name="989"><span class="lineNum">     989 </span>            :         0x4146,</a>
<a name="990"><span class="lineNum">     990 </span>            :         0x4147,</a>
<a name="991"><span class="lineNum">     991 </span>            :         0x4148,</a>
<a name="992"><span class="lineNum">     992 </span>            :         0x4149,</a>
<a name="993"><span class="lineNum">     993 </span>            :         0x414A,</a>
<a name="994"><span class="lineNum">     994 </span>            :         0x414B,</a>
<a name="995"><span class="lineNum">     995 </span>            :         0x4150,</a>
<a name="996"><span class="lineNum">     996 </span>            :         0x4151,</a>
<a name="997"><span class="lineNum">     997 </span>            :         0x4152,</a>
<a name="998"><span class="lineNum">     998 </span>            :         0x4153,</a>
<a name="999"><span class="lineNum">     999 </span>            :         0x4154,</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         0x4155,</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         0x4156,</a>
<a name="1002"><span class="lineNum">    1002 </span>            :         0x4237,</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         0x4242,</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         0x4336,</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         0x4337,</a>
<a name="1006"><span class="lineNum">    1006 </span>            :         0x4437,</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         0x4966,</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         0x4967,</a>
<a name="1009"><span class="lineNum">    1009 </span>            :         0x4A48,</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         0x4A49,</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         0x4A4A,</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         0x4A4B,</a>
<a name="1013"><span class="lineNum">    1013 </span>            :         0x4A4C,</a>
<a name="1014"><span class="lineNum">    1014 </span>            :         0x4A4D,</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         0x4A4E,</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         0x4A4F,</a>
<a name="1017"><span class="lineNum">    1017 </span>            :         0x4A50,</a>
<a name="1018"><span class="lineNum">    1018 </span>            :         0x4A54,</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         0x4B48,</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         0x4B49,</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         0x4B4A,</a>
<a name="1022"><span class="lineNum">    1022 </span>            :         0x4B4B,</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         0x4B4C,</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         0x4C57,</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         0x4C58,</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         0x4C59,</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         0x4C5A,</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         0x4C64,</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         0x4C66,</a>
<a name="1030"><span class="lineNum">    1030 </span>            :         0x4C67,</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         0x4E44,</a>
<a name="1032"><span class="lineNum">    1032 </span>            :         0x4E45,</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         0x4E46,</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         0x4E47,</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         0x4E48,</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         0x4E49,</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         0x4E4A,</a>
<a name="1038"><span class="lineNum">    1038 </span>            :         0x4E4B,</a>
<a name="1039"><span class="lineNum">    1039 </span>            :         0x4E50,</a>
<a name="1040"><span class="lineNum">    1040 </span>            :         0x4E51,</a>
<a name="1041"><span class="lineNum">    1041 </span>            :         0x4E52,</a>
<a name="1042"><span class="lineNum">    1042 </span>            :         0x4E53,</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         0x4E54,</a>
<a name="1044"><span class="lineNum">    1044 </span>            :         0x4E56,</a>
<a name="1045"><span class="lineNum">    1045 </span>            :         0x5144,</a>
<a name="1046"><span class="lineNum">    1046 </span>            :         0x5145,</a>
<a name="1047"><span class="lineNum">    1047 </span>            :         0x5146,</a>
<a name="1048"><span class="lineNum">    1048 </span>            :         0x5147,</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         0x5148,</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         0x514C,</a>
<a name="1051"><span class="lineNum">    1051 </span>            :         0x514D,</a>
<a name="1052"><span class="lineNum">    1052 </span>            :         0x5157,</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         0x5158,</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         0x5159,</a>
<a name="1055"><span class="lineNum">    1055 </span>            :         0x515A,</a>
<a name="1056"><span class="lineNum">    1056 </span>            :         0x515E,</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         0x5460,</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         0x5462,</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         0x5464,</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         0x5548,</a>
<a name="1061"><span class="lineNum">    1061 </span>            :         0x5549,</a>
<a name="1062"><span class="lineNum">    1062 </span>            :         0x554A,</a>
<a name="1063"><span class="lineNum">    1063 </span>            :         0x554B,</a>
<a name="1064"><span class="lineNum">    1064 </span>            :         0x554C,</a>
<a name="1065"><span class="lineNum">    1065 </span>            :         0x554D,</a>
<a name="1066"><span class="lineNum">    1066 </span>            :         0x554E,</a>
<a name="1067"><span class="lineNum">    1067 </span>            :         0x554F,</a>
<a name="1068"><span class="lineNum">    1068 </span>            :         0x5550,</a>
<a name="1069"><span class="lineNum">    1069 </span>            :         0x5551,</a>
<a name="1070"><span class="lineNum">    1070 </span>            :         0x5552,</a>
<a name="1071"><span class="lineNum">    1071 </span>            :         0x5554,</a>
<a name="1072"><span class="lineNum">    1072 </span>            :         0x564A,</a>
<a name="1073"><span class="lineNum">    1073 </span>            :         0x564B,</a>
<a name="1074"><span class="lineNum">    1074 </span>            :         0x564F,</a>
<a name="1075"><span class="lineNum">    1075 </span>            :         0x5652,</a>
<a name="1076"><span class="lineNum">    1076 </span>            :         0x5653,</a>
<a name="1077"><span class="lineNum">    1077 </span>            :         0x5657,</a>
<a name="1078"><span class="lineNum">    1078 </span>            :         0x5834,</a>
<a name="1079"><span class="lineNum">    1079 </span>            :         0x5835,</a>
<a name="1080"><span class="lineNum">    1080 </span>            :         0x5954,</a>
<a name="1081"><span class="lineNum">    1081 </span>            :         0x5955,</a>
<a name="1082"><span class="lineNum">    1082 </span>            :         0x5974,</a>
<a name="1083"><span class="lineNum">    1083 </span>            :         0x5975,</a>
<a name="1084"><span class="lineNum">    1084 </span>            :         0x5960,</a>
<a name="1085"><span class="lineNum">    1085 </span>            :         0x5961,</a>
<a name="1086"><span class="lineNum">    1086 </span>            :         0x5962,</a>
<a name="1087"><span class="lineNum">    1087 </span>            :         0x5964,</a>
<a name="1088"><span class="lineNum">    1088 </span>            :         0x5965,</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         0x5969,</a>
<a name="1090"><span class="lineNum">    1090 </span>            :         0x5a41,</a>
<a name="1091"><span class="lineNum">    1091 </span>            :         0x5a42,</a>
<a name="1092"><span class="lineNum">    1092 </span>            :         0x5a61,</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         0x5a62,</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         0x5b60,</a>
<a name="1095"><span class="lineNum">    1095 </span>            :         0x5b62,</a>
<a name="1096"><span class="lineNum">    1096 </span>            :         0x5b63,</a>
<a name="1097"><span class="lineNum">    1097 </span>            :         0x5b64,</a>
<a name="1098"><span class="lineNum">    1098 </span>            :         0x5b65,</a>
<a name="1099"><span class="lineNum">    1099 </span>            :         0x5c61,</a>
<a name="1100"><span class="lineNum">    1100 </span>            :         0x5c63,</a>
<a name="1101"><span class="lineNum">    1101 </span>            :         0x5d48,</a>
<a name="1102"><span class="lineNum">    1102 </span>            :         0x5d49,</a>
<a name="1103"><span class="lineNum">    1103 </span>            :         0x5d4a,</a>
<a name="1104"><span class="lineNum">    1104 </span>            :         0x5d4c,</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         0x5d4d,</a>
<a name="1106"><span class="lineNum">    1106 </span>            :         0x5d4e,</a>
<a name="1107"><span class="lineNum">    1107 </span>            :         0x5d4f,</a>
<a name="1108"><span class="lineNum">    1108 </span>            :         0x5d50,</a>
<a name="1109"><span class="lineNum">    1109 </span>            :         0x5d52,</a>
<a name="1110"><span class="lineNum">    1110 </span>            :         0x5d57,</a>
<a name="1111"><span class="lineNum">    1111 </span>            :         0x5e48,</a>
<a name="1112"><span class="lineNum">    1112 </span>            :         0x5e4a,</a>
<a name="1113"><span class="lineNum">    1113 </span>            :         0x5e4b,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         0x5e4c,</a>
<a name="1115"><span class="lineNum">    1115 </span>            :         0x5e4d,</a>
<a name="1116"><span class="lineNum">    1116 </span>            :         0x5e4f,</a>
<a name="1117"><span class="lineNum">    1117 </span>            :         0x6700,</a>
<a name="1118"><span class="lineNum">    1118 </span>            :         0x6701,</a>
<a name="1119"><span class="lineNum">    1119 </span>            :         0x6702,</a>
<a name="1120"><span class="lineNum">    1120 </span>            :         0x6703,</a>
<a name="1121"><span class="lineNum">    1121 </span>            :         0x6704,</a>
<a name="1122"><span class="lineNum">    1122 </span>            :         0x6705,</a>
<a name="1123"><span class="lineNum">    1123 </span>            :         0x6706,</a>
<a name="1124"><span class="lineNum">    1124 </span>            :         0x6707,</a>
<a name="1125"><span class="lineNum">    1125 </span>            :         0x6708,</a>
<a name="1126"><span class="lineNum">    1126 </span>            :         0x6709,</a>
<a name="1127"><span class="lineNum">    1127 </span>            :         0x6718,</a>
<a name="1128"><span class="lineNum">    1128 </span>            :         0x6719,</a>
<a name="1129"><span class="lineNum">    1129 </span>            :         0x671c,</a>
<a name="1130"><span class="lineNum">    1130 </span>            :         0x671d,</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         0x671f,</a>
<a name="1132"><span class="lineNum">    1132 </span>            :         0x6720,</a>
<a name="1133"><span class="lineNum">    1133 </span>            :         0x6721,</a>
<a name="1134"><span class="lineNum">    1134 </span>            :         0x6722,</a>
<a name="1135"><span class="lineNum">    1135 </span>            :         0x6723,</a>
<a name="1136"><span class="lineNum">    1136 </span>            :         0x6724,</a>
<a name="1137"><span class="lineNum">    1137 </span>            :         0x6725,</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         0x6726,</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         0x6727,</a>
<a name="1140"><span class="lineNum">    1140 </span>            :         0x6728,</a>
<a name="1141"><span class="lineNum">    1141 </span>            :         0x6729,</a>
<a name="1142"><span class="lineNum">    1142 </span>            :         0x6738,</a>
<a name="1143"><span class="lineNum">    1143 </span>            :         0x6739,</a>
<a name="1144"><span class="lineNum">    1144 </span>            :         0x673e,</a>
<a name="1145"><span class="lineNum">    1145 </span>            :         0x6740,</a>
<a name="1146"><span class="lineNum">    1146 </span>            :         0x6741,</a>
<a name="1147"><span class="lineNum">    1147 </span>            :         0x6742,</a>
<a name="1148"><span class="lineNum">    1148 </span>            :         0x6743,</a>
<a name="1149"><span class="lineNum">    1149 </span>            :         0x6744,</a>
<a name="1150"><span class="lineNum">    1150 </span>            :         0x6745,</a>
<a name="1151"><span class="lineNum">    1151 </span>            :         0x6746,</a>
<a name="1152"><span class="lineNum">    1152 </span>            :         0x6747,</a>
<a name="1153"><span class="lineNum">    1153 </span>            :         0x6748,</a>
<a name="1154"><span class="lineNum">    1154 </span>            :         0x6749,</a>
<a name="1155"><span class="lineNum">    1155 </span>            :         0x674A,</a>
<a name="1156"><span class="lineNum">    1156 </span>            :         0x6750,</a>
<a name="1157"><span class="lineNum">    1157 </span>            :         0x6751,</a>
<a name="1158"><span class="lineNum">    1158 </span>            :         0x6758,</a>
<a name="1159"><span class="lineNum">    1159 </span>            :         0x6759,</a>
<a name="1160"><span class="lineNum">    1160 </span>            :         0x675B,</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         0x675D,</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         0x675F,</a>
<a name="1163"><span class="lineNum">    1163 </span>            :         0x6760,</a>
<a name="1164"><span class="lineNum">    1164 </span>            :         0x6761,</a>
<a name="1165"><span class="lineNum">    1165 </span>            :         0x6762,</a>
<a name="1166"><span class="lineNum">    1166 </span>            :         0x6763,</a>
<a name="1167"><span class="lineNum">    1167 </span>            :         0x6764,</a>
<a name="1168"><span class="lineNum">    1168 </span>            :         0x6765,</a>
<a name="1169"><span class="lineNum">    1169 </span>            :         0x6766,</a>
<a name="1170"><span class="lineNum">    1170 </span>            :         0x6767,</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         0x6768,</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         0x6770,</a>
<a name="1173"><span class="lineNum">    1173 </span>            :         0x6771,</a>
<a name="1174"><span class="lineNum">    1174 </span>            :         0x6772,</a>
<a name="1175"><span class="lineNum">    1175 </span>            :         0x6778,</a>
<a name="1176"><span class="lineNum">    1176 </span>            :         0x6779,</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         0x677B,</a>
<a name="1178"><span class="lineNum">    1178 </span>            :         0x6840,</a>
<a name="1179"><span class="lineNum">    1179 </span>            :         0x6841,</a>
<a name="1180"><span class="lineNum">    1180 </span>            :         0x6842,</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         0x6843,</a>
<a name="1182"><span class="lineNum">    1182 </span>            :         0x6849,</a>
<a name="1183"><span class="lineNum">    1183 </span>            :         0x684C,</a>
<a name="1184"><span class="lineNum">    1184 </span>            :         0x6850,</a>
<a name="1185"><span class="lineNum">    1185 </span>            :         0x6858,</a>
<a name="1186"><span class="lineNum">    1186 </span>            :         0x6859,</a>
<a name="1187"><span class="lineNum">    1187 </span>            :         0x6880,</a>
<a name="1188"><span class="lineNum">    1188 </span>            :         0x6888,</a>
<a name="1189"><span class="lineNum">    1189 </span>            :         0x6889,</a>
<a name="1190"><span class="lineNum">    1190 </span>            :         0x688A,</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         0x688C,</a>
<a name="1192"><span class="lineNum">    1192 </span>            :         0x688D,</a>
<a name="1193"><span class="lineNum">    1193 </span>            :         0x6898,</a>
<a name="1194"><span class="lineNum">    1194 </span>            :         0x6899,</a>
<a name="1195"><span class="lineNum">    1195 </span>            :         0x689b,</a>
<a name="1196"><span class="lineNum">    1196 </span>            :         0x689c,</a>
<a name="1197"><span class="lineNum">    1197 </span>            :         0x689d,</a>
<a name="1198"><span class="lineNum">    1198 </span>            :         0x689e,</a>
<a name="1199"><span class="lineNum">    1199 </span>            :         0x68a0,</a>
<a name="1200"><span class="lineNum">    1200 </span>            :         0x68a1,</a>
<a name="1201"><span class="lineNum">    1201 </span>            :         0x68a8,</a>
<a name="1202"><span class="lineNum">    1202 </span>            :         0x68a9,</a>
<a name="1203"><span class="lineNum">    1203 </span>            :         0x68b0,</a>
<a name="1204"><span class="lineNum">    1204 </span>            :         0x68b8,</a>
<a name="1205"><span class="lineNum">    1205 </span>            :         0x68b9,</a>
<a name="1206"><span class="lineNum">    1206 </span>            :         0x68ba,</a>
<a name="1207"><span class="lineNum">    1207 </span>            :         0x68be,</a>
<a name="1208"><span class="lineNum">    1208 </span>            :         0x68bf,</a>
<a name="1209"><span class="lineNum">    1209 </span>            :         0x68c0,</a>
<a name="1210"><span class="lineNum">    1210 </span>            :         0x68c1,</a>
<a name="1211"><span class="lineNum">    1211 </span>            :         0x68c7,</a>
<a name="1212"><span class="lineNum">    1212 </span>            :         0x68c8,</a>
<a name="1213"><span class="lineNum">    1213 </span>            :         0x68c9,</a>
<a name="1214"><span class="lineNum">    1214 </span>            :         0x68d8,</a>
<a name="1215"><span class="lineNum">    1215 </span>            :         0x68d9,</a>
<a name="1216"><span class="lineNum">    1216 </span>            :         0x68da,</a>
<a name="1217"><span class="lineNum">    1217 </span>            :         0x68de,</a>
<a name="1218"><span class="lineNum">    1218 </span>            :         0x68e0,</a>
<a name="1219"><span class="lineNum">    1219 </span>            :         0x68e1,</a>
<a name="1220"><span class="lineNum">    1220 </span>            :         0x68e4,</a>
<a name="1221"><span class="lineNum">    1221 </span>            :         0x68e5,</a>
<a name="1222"><span class="lineNum">    1222 </span>            :         0x68e8,</a>
<a name="1223"><span class="lineNum">    1223 </span>            :         0x68e9,</a>
<a name="1224"><span class="lineNum">    1224 </span>            :         0x68f1,</a>
<a name="1225"><span class="lineNum">    1225 </span>            :         0x68f2,</a>
<a name="1226"><span class="lineNum">    1226 </span>            :         0x68f8,</a>
<a name="1227"><span class="lineNum">    1227 </span>            :         0x68f9,</a>
<a name="1228"><span class="lineNum">    1228 </span>            :         0x68fa,</a>
<a name="1229"><span class="lineNum">    1229 </span>            :         0x68fe,</a>
<a name="1230"><span class="lineNum">    1230 </span>            :         0x7100,</a>
<a name="1231"><span class="lineNum">    1231 </span>            :         0x7101,</a>
<a name="1232"><span class="lineNum">    1232 </span>            :         0x7102,</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         0x7103,</a>
<a name="1234"><span class="lineNum">    1234 </span>            :         0x7104,</a>
<a name="1235"><span class="lineNum">    1235 </span>            :         0x7105,</a>
<a name="1236"><span class="lineNum">    1236 </span>            :         0x7106,</a>
<a name="1237"><span class="lineNum">    1237 </span>            :         0x7108,</a>
<a name="1238"><span class="lineNum">    1238 </span>            :         0x7109,</a>
<a name="1239"><span class="lineNum">    1239 </span>            :         0x710A,</a>
<a name="1240"><span class="lineNum">    1240 </span>            :         0x710B,</a>
<a name="1241"><span class="lineNum">    1241 </span>            :         0x710C,</a>
<a name="1242"><span class="lineNum">    1242 </span>            :         0x710E,</a>
<a name="1243"><span class="lineNum">    1243 </span>            :         0x710F,</a>
<a name="1244"><span class="lineNum">    1244 </span>            :         0x7140,</a>
<a name="1245"><span class="lineNum">    1245 </span>            :         0x7141,</a>
<a name="1246"><span class="lineNum">    1246 </span>            :         0x7142,</a>
<a name="1247"><span class="lineNum">    1247 </span>            :         0x7143,</a>
<a name="1248"><span class="lineNum">    1248 </span>            :         0x7144,</a>
<a name="1249"><span class="lineNum">    1249 </span>            :         0x7145,</a>
<a name="1250"><span class="lineNum">    1250 </span>            :         0x7146,</a>
<a name="1251"><span class="lineNum">    1251 </span>            :         0x7147,</a>
<a name="1252"><span class="lineNum">    1252 </span>            :         0x7149,</a>
<a name="1253"><span class="lineNum">    1253 </span>            :         0x714A,</a>
<a name="1254"><span class="lineNum">    1254 </span>            :         0x714B,</a>
<a name="1255"><span class="lineNum">    1255 </span>            :         0x714C,</a>
<a name="1256"><span class="lineNum">    1256 </span>            :         0x714D,</a>
<a name="1257"><span class="lineNum">    1257 </span>            :         0x714E,</a>
<a name="1258"><span class="lineNum">    1258 </span>            :         0x714F,</a>
<a name="1259"><span class="lineNum">    1259 </span>            :         0x7151,</a>
<a name="1260"><span class="lineNum">    1260 </span>            :         0x7152,</a>
<a name="1261"><span class="lineNum">    1261 </span>            :         0x7153,</a>
<a name="1262"><span class="lineNum">    1262 </span>            :         0x715E,</a>
<a name="1263"><span class="lineNum">    1263 </span>            :         0x715F,</a>
<a name="1264"><span class="lineNum">    1264 </span>            :         0x7180,</a>
<a name="1265"><span class="lineNum">    1265 </span>            :         0x7181,</a>
<a name="1266"><span class="lineNum">    1266 </span>            :         0x7183,</a>
<a name="1267"><span class="lineNum">    1267 </span>            :         0x7186,</a>
<a name="1268"><span class="lineNum">    1268 </span>            :         0x7187,</a>
<a name="1269"><span class="lineNum">    1269 </span>            :         0x7188,</a>
<a name="1270"><span class="lineNum">    1270 </span>            :         0x718A,</a>
<a name="1271"><span class="lineNum">    1271 </span>            :         0x718B,</a>
<a name="1272"><span class="lineNum">    1272 </span>            :         0x718C,</a>
<a name="1273"><span class="lineNum">    1273 </span>            :         0x718D,</a>
<a name="1274"><span class="lineNum">    1274 </span>            :         0x718F,</a>
<a name="1275"><span class="lineNum">    1275 </span>            :         0x7193,</a>
<a name="1276"><span class="lineNum">    1276 </span>            :         0x7196,</a>
<a name="1277"><span class="lineNum">    1277 </span>            :         0x719B,</a>
<a name="1278"><span class="lineNum">    1278 </span>            :         0x719F,</a>
<a name="1279"><span class="lineNum">    1279 </span>            :         0x71C0,</a>
<a name="1280"><span class="lineNum">    1280 </span>            :         0x71C1,</a>
<a name="1281"><span class="lineNum">    1281 </span>            :         0x71C2,</a>
<a name="1282"><span class="lineNum">    1282 </span>            :         0x71C3,</a>
<a name="1283"><span class="lineNum">    1283 </span>            :         0x71C4,</a>
<a name="1284"><span class="lineNum">    1284 </span>            :         0x71C5,</a>
<a name="1285"><span class="lineNum">    1285 </span>            :         0x71C6,</a>
<a name="1286"><span class="lineNum">    1286 </span>            :         0x71C7,</a>
<a name="1287"><span class="lineNum">    1287 </span>            :         0x71CD,</a>
<a name="1288"><span class="lineNum">    1288 </span>            :         0x71CE,</a>
<a name="1289"><span class="lineNum">    1289 </span>            :         0x71D2,</a>
<a name="1290"><span class="lineNum">    1290 </span>            :         0x71D4,</a>
<a name="1291"><span class="lineNum">    1291 </span>            :         0x71D5,</a>
<a name="1292"><span class="lineNum">    1292 </span>            :         0x71D6,</a>
<a name="1293"><span class="lineNum">    1293 </span>            :         0x71DA,</a>
<a name="1294"><span class="lineNum">    1294 </span>            :         0x71DE,</a>
<a name="1295"><span class="lineNum">    1295 </span>            :         0x7200,</a>
<a name="1296"><span class="lineNum">    1296 </span>            :         0x7210,</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         0x7211,</a>
<a name="1298"><span class="lineNum">    1298 </span>            :         0x7240,</a>
<a name="1299"><span class="lineNum">    1299 </span>            :         0x7243,</a>
<a name="1300"><span class="lineNum">    1300 </span>            :         0x7244,</a>
<a name="1301"><span class="lineNum">    1301 </span>            :         0x7245,</a>
<a name="1302"><span class="lineNum">    1302 </span>            :         0x7246,</a>
<a name="1303"><span class="lineNum">    1303 </span>            :         0x7247,</a>
<a name="1304"><span class="lineNum">    1304 </span>            :         0x7248,</a>
<a name="1305"><span class="lineNum">    1305 </span>            :         0x7249,</a>
<a name="1306"><span class="lineNum">    1306 </span>            :         0x724A,</a>
<a name="1307"><span class="lineNum">    1307 </span>            :         0x724B,</a>
<a name="1308"><span class="lineNum">    1308 </span>            :         0x724C,</a>
<a name="1309"><span class="lineNum">    1309 </span>            :         0x724D,</a>
<a name="1310"><span class="lineNum">    1310 </span>            :         0x724E,</a>
<a name="1311"><span class="lineNum">    1311 </span>            :         0x724F,</a>
<a name="1312"><span class="lineNum">    1312 </span>            :         0x7280,</a>
<a name="1313"><span class="lineNum">    1313 </span>            :         0x7281,</a>
<a name="1314"><span class="lineNum">    1314 </span>            :         0x7283,</a>
<a name="1315"><span class="lineNum">    1315 </span>            :         0x7284,</a>
<a name="1316"><span class="lineNum">    1316 </span>            :         0x7287,</a>
<a name="1317"><span class="lineNum">    1317 </span>            :         0x7288,</a>
<a name="1318"><span class="lineNum">    1318 </span>            :         0x7289,</a>
<a name="1319"><span class="lineNum">    1319 </span>            :         0x728B,</a>
<a name="1320"><span class="lineNum">    1320 </span>            :         0x728C,</a>
<a name="1321"><span class="lineNum">    1321 </span>            :         0x7290,</a>
<a name="1322"><span class="lineNum">    1322 </span>            :         0x7291,</a>
<a name="1323"><span class="lineNum">    1323 </span>            :         0x7293,</a>
<a name="1324"><span class="lineNum">    1324 </span>            :         0x7297,</a>
<a name="1325"><span class="lineNum">    1325 </span>            :         0x7834,</a>
<a name="1326"><span class="lineNum">    1326 </span>            :         0x7835,</a>
<a name="1327"><span class="lineNum">    1327 </span>            :         0x791e,</a>
<a name="1328"><span class="lineNum">    1328 </span>            :         0x791f,</a>
<a name="1329"><span class="lineNum">    1329 </span>            :         0x793f,</a>
<a name="1330"><span class="lineNum">    1330 </span>            :         0x7941,</a>
<a name="1331"><span class="lineNum">    1331 </span>            :         0x7942,</a>
<a name="1332"><span class="lineNum">    1332 </span>            :         0x796c,</a>
<a name="1333"><span class="lineNum">    1333 </span>            :         0x796d,</a>
<a name="1334"><span class="lineNum">    1334 </span>            :         0x796e,</a>
<a name="1335"><span class="lineNum">    1335 </span>            :         0x796f,</a>
<a name="1336"><span class="lineNum">    1336 </span>            :         0x9400,</a>
<a name="1337"><span class="lineNum">    1337 </span>            :         0x9401,</a>
<a name="1338"><span class="lineNum">    1338 </span>            :         0x9402,</a>
<a name="1339"><span class="lineNum">    1339 </span>            :         0x9403,</a>
<a name="1340"><span class="lineNum">    1340 </span>            :         0x9405,</a>
<a name="1341"><span class="lineNum">    1341 </span>            :         0x940A,</a>
<a name="1342"><span class="lineNum">    1342 </span>            :         0x940B,</a>
<a name="1343"><span class="lineNum">    1343 </span>            :         0x940F,</a>
<a name="1344"><span class="lineNum">    1344 </span>            :         0x94A0,</a>
<a name="1345"><span class="lineNum">    1345 </span>            :         0x94A1,</a>
<a name="1346"><span class="lineNum">    1346 </span>            :         0x94A3,</a>
<a name="1347"><span class="lineNum">    1347 </span>            :         0x94B1,</a>
<a name="1348"><span class="lineNum">    1348 </span>            :         0x94B3,</a>
<a name="1349"><span class="lineNum">    1349 </span>            :         0x94B4,</a>
<a name="1350"><span class="lineNum">    1350 </span>            :         0x94B5,</a>
<a name="1351"><span class="lineNum">    1351 </span>            :         0x94B9,</a>
<a name="1352"><span class="lineNum">    1352 </span>            :         0x9440,</a>
<a name="1353"><span class="lineNum">    1353 </span>            :         0x9441,</a>
<a name="1354"><span class="lineNum">    1354 </span>            :         0x9442,</a>
<a name="1355"><span class="lineNum">    1355 </span>            :         0x9443,</a>
<a name="1356"><span class="lineNum">    1356 </span>            :         0x9444,</a>
<a name="1357"><span class="lineNum">    1357 </span>            :         0x9446,</a>
<a name="1358"><span class="lineNum">    1358 </span>            :         0x944A,</a>
<a name="1359"><span class="lineNum">    1359 </span>            :         0x944B,</a>
<a name="1360"><span class="lineNum">    1360 </span>            :         0x944C,</a>
<a name="1361"><span class="lineNum">    1361 </span>            :         0x944E,</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         0x9450,</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         0x9452,</a>
<a name="1364"><span class="lineNum">    1364 </span>            :         0x9456,</a>
<a name="1365"><span class="lineNum">    1365 </span>            :         0x945A,</a>
<a name="1366"><span class="lineNum">    1366 </span>            :         0x945B,</a>
<a name="1367"><span class="lineNum">    1367 </span>            :         0x945E,</a>
<a name="1368"><span class="lineNum">    1368 </span>            :         0x9460,</a>
<a name="1369"><span class="lineNum">    1369 </span>            :         0x9462,</a>
<a name="1370"><span class="lineNum">    1370 </span>            :         0x946A,</a>
<a name="1371"><span class="lineNum">    1371 </span>            :         0x946B,</a>
<a name="1372"><span class="lineNum">    1372 </span>            :         0x947A,</a>
<a name="1373"><span class="lineNum">    1373 </span>            :         0x947B,</a>
<a name="1374"><span class="lineNum">    1374 </span>            :         0x9480,</a>
<a name="1375"><span class="lineNum">    1375 </span>            :         0x9487,</a>
<a name="1376"><span class="lineNum">    1376 </span>            :         0x9488,</a>
<a name="1377"><span class="lineNum">    1377 </span>            :         0x9489,</a>
<a name="1378"><span class="lineNum">    1378 </span>            :         0x948A,</a>
<a name="1379"><span class="lineNum">    1379 </span>            :         0x948F,</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         0x9490,</a>
<a name="1381"><span class="lineNum">    1381 </span>            :         0x9491,</a>
<a name="1382"><span class="lineNum">    1382 </span>            :         0x9495,</a>
<a name="1383"><span class="lineNum">    1383 </span>            :         0x9498,</a>
<a name="1384"><span class="lineNum">    1384 </span>            :         0x949C,</a>
<a name="1385"><span class="lineNum">    1385 </span>            :         0x949E,</a>
<a name="1386"><span class="lineNum">    1386 </span>            :         0x949F,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :         0x94C0,</a>
<a name="1388"><span class="lineNum">    1388 </span>            :         0x94C1,</a>
<a name="1389"><span class="lineNum">    1389 </span>            :         0x94C3,</a>
<a name="1390"><span class="lineNum">    1390 </span>            :         0x94C4,</a>
<a name="1391"><span class="lineNum">    1391 </span>            :         0x94C5,</a>
<a name="1392"><span class="lineNum">    1392 </span>            :         0x94C6,</a>
<a name="1393"><span class="lineNum">    1393 </span>            :         0x94C7,</a>
<a name="1394"><span class="lineNum">    1394 </span>            :         0x94C8,</a>
<a name="1395"><span class="lineNum">    1395 </span>            :         0x94C9,</a>
<a name="1396"><span class="lineNum">    1396 </span>            :         0x94CB,</a>
<a name="1397"><span class="lineNum">    1397 </span>            :         0x94CC,</a>
<a name="1398"><span class="lineNum">    1398 </span>            :         0x94CD,</a>
<a name="1399"><span class="lineNum">    1399 </span>            :         0x9500,</a>
<a name="1400"><span class="lineNum">    1400 </span>            :         0x9501,</a>
<a name="1401"><span class="lineNum">    1401 </span>            :         0x9504,</a>
<a name="1402"><span class="lineNum">    1402 </span>            :         0x9505,</a>
<a name="1403"><span class="lineNum">    1403 </span>            :         0x9506,</a>
<a name="1404"><span class="lineNum">    1404 </span>            :         0x9507,</a>
<a name="1405"><span class="lineNum">    1405 </span>            :         0x9508,</a>
<a name="1406"><span class="lineNum">    1406 </span>            :         0x9509,</a>
<a name="1407"><span class="lineNum">    1407 </span>            :         0x950F,</a>
<a name="1408"><span class="lineNum">    1408 </span>            :         0x9511,</a>
<a name="1409"><span class="lineNum">    1409 </span>            :         0x9515,</a>
<a name="1410"><span class="lineNum">    1410 </span>            :         0x9517,</a>
<a name="1411"><span class="lineNum">    1411 </span>            :         0x9519,</a>
<a name="1412"><span class="lineNum">    1412 </span>            :         0x9540,</a>
<a name="1413"><span class="lineNum">    1413 </span>            :         0x9541,</a>
<a name="1414"><span class="lineNum">    1414 </span>            :         0x9542,</a>
<a name="1415"><span class="lineNum">    1415 </span>            :         0x954E,</a>
<a name="1416"><span class="lineNum">    1416 </span>            :         0x954F,</a>
<a name="1417"><span class="lineNum">    1417 </span>            :         0x9552,</a>
<a name="1418"><span class="lineNum">    1418 </span>            :         0x9553,</a>
<a name="1419"><span class="lineNum">    1419 </span>            :         0x9555,</a>
<a name="1420"><span class="lineNum">    1420 </span>            :         0x9557,</a>
<a name="1421"><span class="lineNum">    1421 </span>            :         0x955f,</a>
<a name="1422"><span class="lineNum">    1422 </span>            :         0x9580,</a>
<a name="1423"><span class="lineNum">    1423 </span>            :         0x9581,</a>
<a name="1424"><span class="lineNum">    1424 </span>            :         0x9583,</a>
<a name="1425"><span class="lineNum">    1425 </span>            :         0x9586,</a>
<a name="1426"><span class="lineNum">    1426 </span>            :         0x9587,</a>
<a name="1427"><span class="lineNum">    1427 </span>            :         0x9588,</a>
<a name="1428"><span class="lineNum">    1428 </span>            :         0x9589,</a>
<a name="1429"><span class="lineNum">    1429 </span>            :         0x958A,</a>
<a name="1430"><span class="lineNum">    1430 </span>            :         0x958B,</a>
<a name="1431"><span class="lineNum">    1431 </span>            :         0x958C,</a>
<a name="1432"><span class="lineNum">    1432 </span>            :         0x958D,</a>
<a name="1433"><span class="lineNum">    1433 </span>            :         0x958E,</a>
<a name="1434"><span class="lineNum">    1434 </span>            :         0x958F,</a>
<a name="1435"><span class="lineNum">    1435 </span>            :         0x9590,</a>
<a name="1436"><span class="lineNum">    1436 </span>            :         0x9591,</a>
<a name="1437"><span class="lineNum">    1437 </span>            :         0x9593,</a>
<a name="1438"><span class="lineNum">    1438 </span>            :         0x9595,</a>
<a name="1439"><span class="lineNum">    1439 </span>            :         0x9596,</a>
<a name="1440"><span class="lineNum">    1440 </span>            :         0x9597,</a>
<a name="1441"><span class="lineNum">    1441 </span>            :         0x9598,</a>
<a name="1442"><span class="lineNum">    1442 </span>            :         0x9599,</a>
<a name="1443"><span class="lineNum">    1443 </span>            :         0x959B,</a>
<a name="1444"><span class="lineNum">    1444 </span>            :         0x95C0,</a>
<a name="1445"><span class="lineNum">    1445 </span>            :         0x95C2,</a>
<a name="1446"><span class="lineNum">    1446 </span>            :         0x95C4,</a>
<a name="1447"><span class="lineNum">    1447 </span>            :         0x95C5,</a>
<a name="1448"><span class="lineNum">    1448 </span>            :         0x95C6,</a>
<a name="1449"><span class="lineNum">    1449 </span>            :         0x95C7,</a>
<a name="1450"><span class="lineNum">    1450 </span>            :         0x95C9,</a>
<a name="1451"><span class="lineNum">    1451 </span>            :         0x95CC,</a>
<a name="1452"><span class="lineNum">    1452 </span>            :         0x95CD,</a>
<a name="1453"><span class="lineNum">    1453 </span>            :         0x95CE,</a>
<a name="1454"><span class="lineNum">    1454 </span>            :         0x95CF,</a>
<a name="1455"><span class="lineNum">    1455 </span>            :         0x9610,</a>
<a name="1456"><span class="lineNum">    1456 </span>            :         0x9611,</a>
<a name="1457"><span class="lineNum">    1457 </span>            :         0x9612,</a>
<a name="1458"><span class="lineNum">    1458 </span>            :         0x9613,</a>
<a name="1459"><span class="lineNum">    1459 </span>            :         0x9614,</a>
<a name="1460"><span class="lineNum">    1460 </span>            :         0x9615,</a>
<a name="1461"><span class="lineNum">    1461 </span>            :         0x9616,</a>
<a name="1462"><span class="lineNum">    1462 </span>            :         0x9640,</a>
<a name="1463"><span class="lineNum">    1463 </span>            :         0x9641,</a>
<a name="1464"><span class="lineNum">    1464 </span>            :         0x9642,</a>
<a name="1465"><span class="lineNum">    1465 </span>            :         0x9643,</a>
<a name="1466"><span class="lineNum">    1466 </span>            :         0x9644,</a>
<a name="1467"><span class="lineNum">    1467 </span>            :         0x9645,</a>
<a name="1468"><span class="lineNum">    1468 </span>            :         0x9647,</a>
<a name="1469"><span class="lineNum">    1469 </span>            :         0x9648,</a>
<a name="1470"><span class="lineNum">    1470 </span>            :         0x9649,</a>
<a name="1471"><span class="lineNum">    1471 </span>            :         0x964a,</a>
<a name="1472"><span class="lineNum">    1472 </span>            :         0x964b,</a>
<a name="1473"><span class="lineNum">    1473 </span>            :         0x964c,</a>
<a name="1474"><span class="lineNum">    1474 </span>            :         0x964e,</a>
<a name="1475"><span class="lineNum">    1475 </span>            :         0x964f,</a>
<a name="1476"><span class="lineNum">    1476 </span>            :         0x9710,</a>
<a name="1477"><span class="lineNum">    1477 </span>            :         0x9711,</a>
<a name="1478"><span class="lineNum">    1478 </span>            :         0x9712,</a>
<a name="1479"><span class="lineNum">    1479 </span>            :         0x9713,</a>
<a name="1480"><span class="lineNum">    1480 </span>            :         0x9714,</a>
<a name="1481"><span class="lineNum">    1481 </span>            :         0x9715,</a>
<a name="1482"><span class="lineNum">    1482 </span>            :         0x9802,</a>
<a name="1483"><span class="lineNum">    1483 </span>            :         0x9803,</a>
<a name="1484"><span class="lineNum">    1484 </span>            :         0x9804,</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         0x9805,</a>
<a name="1486"><span class="lineNum">    1486 </span>            :         0x9806,</a>
<a name="1487"><span class="lineNum">    1487 </span>            :         0x9807,</a>
<a name="1488"><span class="lineNum">    1488 </span>            :         0x9808,</a>
<a name="1489"><span class="lineNum">    1489 </span>            :         0x9809,</a>
<a name="1490"><span class="lineNum">    1490 </span>            :         0x980A,</a>
<a name="1491"><span class="lineNum">    1491 </span>            :         0x9900,</a>
<a name="1492"><span class="lineNum">    1492 </span>            :         0x9901,</a>
<a name="1493"><span class="lineNum">    1493 </span>            :         0x9903,</a>
<a name="1494"><span class="lineNum">    1494 </span>            :         0x9904,</a>
<a name="1495"><span class="lineNum">    1495 </span>            :         0x9905,</a>
<a name="1496"><span class="lineNum">    1496 </span>            :         0x9906,</a>
<a name="1497"><span class="lineNum">    1497 </span>            :         0x9907,</a>
<a name="1498"><span class="lineNum">    1498 </span>            :         0x9908,</a>
<a name="1499"><span class="lineNum">    1499 </span>            :         0x9909,</a>
<a name="1500"><span class="lineNum">    1500 </span>            :         0x990A,</a>
<a name="1501"><span class="lineNum">    1501 </span>            :         0x990B,</a>
<a name="1502"><span class="lineNum">    1502 </span>            :         0x990C,</a>
<a name="1503"><span class="lineNum">    1503 </span>            :         0x990D,</a>
<a name="1504"><span class="lineNum">    1504 </span>            :         0x990E,</a>
<a name="1505"><span class="lineNum">    1505 </span>            :         0x990F,</a>
<a name="1506"><span class="lineNum">    1506 </span>            :         0x9910,</a>
<a name="1507"><span class="lineNum">    1507 </span>            :         0x9913,</a>
<a name="1508"><span class="lineNum">    1508 </span>            :         0x9917,</a>
<a name="1509"><span class="lineNum">    1509 </span>            :         0x9918,</a>
<a name="1510"><span class="lineNum">    1510 </span>            :         0x9919,</a>
<a name="1511"><span class="lineNum">    1511 </span>            :         0x9990,</a>
<a name="1512"><span class="lineNum">    1512 </span>            :         0x9991,</a>
<a name="1513"><span class="lineNum">    1513 </span>            :         0x9992,</a>
<a name="1514"><span class="lineNum">    1514 </span>            :         0x9993,</a>
<a name="1515"><span class="lineNum">    1515 </span>            :         0x9994,</a>
<a name="1516"><span class="lineNum">    1516 </span>            :         0x9995,</a>
<a name="1517"><span class="lineNum">    1517 </span>            :         0x9996,</a>
<a name="1518"><span class="lineNum">    1518 </span>            :         0x9997,</a>
<a name="1519"><span class="lineNum">    1519 </span>            :         0x9998,</a>
<a name="1520"><span class="lineNum">    1520 </span>            :         0x9999,</a>
<a name="1521"><span class="lineNum">    1521 </span>            :         0x999A,</a>
<a name="1522"><span class="lineNum">    1522 </span>            :         0x999B,</a>
<a name="1523"><span class="lineNum">    1523 </span>            :         0x999C,</a>
<a name="1524"><span class="lineNum">    1524 </span>            :         0x999D,</a>
<a name="1525"><span class="lineNum">    1525 </span>            :         0x99A0,</a>
<a name="1526"><span class="lineNum">    1526 </span>            :         0x99A2,</a>
<a name="1527"><span class="lineNum">    1527 </span>            :         0x99A4,</a>
<a name="1528"><span class="lineNum">    1528 </span>            :         /* radeon secondary ids */</a>
<a name="1529"><span class="lineNum">    1529 </span>            :         0x3171,</a>
<a name="1530"><span class="lineNum">    1530 </span>            :         0x3e70,</a>
<a name="1531"><span class="lineNum">    1531 </span>            :         0x4164,</a>
<a name="1532"><span class="lineNum">    1532 </span>            :         0x4165,</a>
<a name="1533"><span class="lineNum">    1533 </span>            :         0x4166,</a>
<a name="1534"><span class="lineNum">    1534 </span>            :         0x4168,</a>
<a name="1535"><span class="lineNum">    1535 </span>            :         0x4170,</a>
<a name="1536"><span class="lineNum">    1536 </span>            :         0x4171,</a>
<a name="1537"><span class="lineNum">    1537 </span>            :         0x4172,</a>
<a name="1538"><span class="lineNum">    1538 </span>            :         0x4173,</a>
<a name="1539"><span class="lineNum">    1539 </span>            :         0x496e,</a>
<a name="1540"><span class="lineNum">    1540 </span>            :         0x4a69,</a>
<a name="1541"><span class="lineNum">    1541 </span>            :         0x4a6a,</a>
<a name="1542"><span class="lineNum">    1542 </span>            :         0x4a6b,</a>
<a name="1543"><span class="lineNum">    1543 </span>            :         0x4a70,</a>
<a name="1544"><span class="lineNum">    1544 </span>            :         0x4a74,</a>
<a name="1545"><span class="lineNum">    1545 </span>            :         0x4b69,</a>
<a name="1546"><span class="lineNum">    1546 </span>            :         0x4b6b,</a>
<a name="1547"><span class="lineNum">    1547 </span>            :         0x4b6c,</a>
<a name="1548"><span class="lineNum">    1548 </span>            :         0x4c6e,</a>
<a name="1549"><span class="lineNum">    1549 </span>            :         0x4e64,</a>
<a name="1550"><span class="lineNum">    1550 </span>            :         0x4e65,</a>
<a name="1551"><span class="lineNum">    1551 </span>            :         0x4e66,</a>
<a name="1552"><span class="lineNum">    1552 </span>            :         0x4e67,</a>
<a name="1553"><span class="lineNum">    1553 </span>            :         0x4e68,</a>
<a name="1554"><span class="lineNum">    1554 </span>            :         0x4e69,</a>
<a name="1555"><span class="lineNum">    1555 </span>            :         0x4e6a,</a>
<a name="1556"><span class="lineNum">    1556 </span>            :         0x4e71,</a>
<a name="1557"><span class="lineNum">    1557 </span>            :         0x4f73,</a>
<a name="1558"><span class="lineNum">    1558 </span>            :         0x5569,</a>
<a name="1559"><span class="lineNum">    1559 </span>            :         0x556b,</a>
<a name="1560"><span class="lineNum">    1560 </span>            :         0x556d,</a>
<a name="1561"><span class="lineNum">    1561 </span>            :         0x556f,</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         0x5571,</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         0x5854,</a>
<a name="1564"><span class="lineNum">    1564 </span>            :         0x5874,</a>
<a name="1565"><span class="lineNum">    1565 </span>            :         0x5940,</a>
<a name="1566"><span class="lineNum">    1566 </span>            :         0x5941,</a>
<a name="1567"><span class="lineNum">    1567 </span>            :         0x5b72,</a>
<a name="1568"><span class="lineNum">    1568 </span>            :         0x5b73,</a>
<a name="1569"><span class="lineNum">    1569 </span>            :         0x5b74,</a>
<a name="1570"><span class="lineNum">    1570 </span>            :         0x5b75,</a>
<a name="1571"><span class="lineNum">    1571 </span>            :         0x5d44,</a>
<a name="1572"><span class="lineNum">    1572 </span>            :         0x5d45,</a>
<a name="1573"><span class="lineNum">    1573 </span>            :         0x5d6d,</a>
<a name="1574"><span class="lineNum">    1574 </span>            :         0x5d6f,</a>
<a name="1575"><span class="lineNum">    1575 </span>            :         0x5d72,</a>
<a name="1576"><span class="lineNum">    1576 </span>            :         0x5d77,</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         0x5e6b,</a>
<a name="1578"><span class="lineNum">    1578 </span>            :         0x5e6d,</a>
<a name="1579"><span class="lineNum">    1579 </span>            :         0x7120,</a>
<a name="1580"><span class="lineNum">    1580 </span>            :         0x7124,</a>
<a name="1581"><span class="lineNum">    1581 </span>            :         0x7129,</a>
<a name="1582"><span class="lineNum">    1582 </span>            :         0x712e,</a>
<a name="1583"><span class="lineNum">    1583 </span>            :         0x712f,</a>
<a name="1584"><span class="lineNum">    1584 </span>            :         0x7162,</a>
<a name="1585"><span class="lineNum">    1585 </span>            :         0x7163,</a>
<a name="1586"><span class="lineNum">    1586 </span>            :         0x7166,</a>
<a name="1587"><span class="lineNum">    1587 </span>            :         0x7167,</a>
<a name="1588"><span class="lineNum">    1588 </span>            :         0x7172,</a>
<a name="1589"><span class="lineNum">    1589 </span>            :         0x7173,</a>
<a name="1590"><span class="lineNum">    1590 </span>            :         0x71a0,</a>
<a name="1591"><span class="lineNum">    1591 </span>            :         0x71a1,</a>
<a name="1592"><span class="lineNum">    1592 </span>            :         0x71a3,</a>
<a name="1593"><span class="lineNum">    1593 </span>            :         0x71a7,</a>
<a name="1594"><span class="lineNum">    1594 </span>            :         0x71bb,</a>
<a name="1595"><span class="lineNum">    1595 </span>            :         0x71e0,</a>
<a name="1596"><span class="lineNum">    1596 </span>            :         0x71e1,</a>
<a name="1597"><span class="lineNum">    1597 </span>            :         0x71e2,</a>
<a name="1598"><span class="lineNum">    1598 </span>            :         0x71e6,</a>
<a name="1599"><span class="lineNum">    1599 </span>            :         0x71e7,</a>
<a name="1600"><span class="lineNum">    1600 </span>            :         0x71f2,</a>
<a name="1601"><span class="lineNum">    1601 </span>            :         0x7269,</a>
<a name="1602"><span class="lineNum">    1602 </span>            :         0x726b,</a>
<a name="1603"><span class="lineNum">    1603 </span>            :         0x726e,</a>
<a name="1604"><span class="lineNum">    1604 </span>            :         0x72a0,</a>
<a name="1605"><span class="lineNum">    1605 </span>            :         0x72a8,</a>
<a name="1606"><span class="lineNum">    1606 </span>            :         0x72b1,</a>
<a name="1607"><span class="lineNum">    1607 </span>            :         0x72b3,</a>
<a name="1608"><span class="lineNum">    1608 </span>            :         0x793f,</a>
<a name="1609"><span class="lineNum">    1609 </span>            : };</a>
<a name="1610"><span class="lineNum">    1610 </span>            : </a>
<a name="1611"><span class="lineNum">    1611 </span>            : static const struct pci_device_id pciidlist[] = {</a>
<a name="1612"><span class="lineNum">    1612 </span>            : #ifdef  CONFIG_DRM_AMDGPU_SI</a>
<a name="1613"><span class="lineNum">    1613 </span>            :         {0x1002, 0x6780, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         {0x1002, 0x6784, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1615"><span class="lineNum">    1615 </span>            :         {0x1002, 0x6788, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1616"><span class="lineNum">    1616 </span>            :         {0x1002, 0x678A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1617"><span class="lineNum">    1617 </span>            :         {0x1002, 0x6790, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1618"><span class="lineNum">    1618 </span>            :         {0x1002, 0x6791, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1619"><span class="lineNum">    1619 </span>            :         {0x1002, 0x6792, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1620"><span class="lineNum">    1620 </span>            :         {0x1002, 0x6798, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1621"><span class="lineNum">    1621 </span>            :         {0x1002, 0x6799, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1622"><span class="lineNum">    1622 </span>            :         {0x1002, 0x679A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1623"><span class="lineNum">    1623 </span>            :         {0x1002, 0x679B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1624"><span class="lineNum">    1624 </span>            :         {0x1002, 0x679E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1625"><span class="lineNum">    1625 </span>            :         {0x1002, 0x679F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},</a>
<a name="1626"><span class="lineNum">    1626 </span>            :         {0x1002, 0x6800, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},</a>
<a name="1627"><span class="lineNum">    1627 </span>            :         {0x1002, 0x6801, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},</a>
<a name="1628"><span class="lineNum">    1628 </span>            :         {0x1002, 0x6802, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},</a>
<a name="1629"><span class="lineNum">    1629 </span>            :         {0x1002, 0x6806, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         {0x1002, 0x6808, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1631"><span class="lineNum">    1631 </span>            :         {0x1002, 0x6809, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1632"><span class="lineNum">    1632 </span>            :         {0x1002, 0x6810, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1633"><span class="lineNum">    1633 </span>            :         {0x1002, 0x6811, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1634"><span class="lineNum">    1634 </span>            :         {0x1002, 0x6816, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1635"><span class="lineNum">    1635 </span>            :         {0x1002, 0x6817, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1636"><span class="lineNum">    1636 </span>            :         {0x1002, 0x6818, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1637"><span class="lineNum">    1637 </span>            :         {0x1002, 0x6819, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},</a>
<a name="1638"><span class="lineNum">    1638 </span>            :         {0x1002, 0x6600, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1639"><span class="lineNum">    1639 </span>            :         {0x1002, 0x6601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1640"><span class="lineNum">    1640 </span>            :         {0x1002, 0x6602, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1641"><span class="lineNum">    1641 </span>            :         {0x1002, 0x6603, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1642"><span class="lineNum">    1642 </span>            :         {0x1002, 0x6604, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1643"><span class="lineNum">    1643 </span>            :         {0x1002, 0x6605, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1644"><span class="lineNum">    1644 </span>            :         {0x1002, 0x6606, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1645"><span class="lineNum">    1645 </span>            :         {0x1002, 0x6607, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1646"><span class="lineNum">    1646 </span>            :         {0x1002, 0x6608, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},</a>
<a name="1647"><span class="lineNum">    1647 </span>            :         {0x1002, 0x6610, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},</a>
<a name="1648"><span class="lineNum">    1648 </span>            :         {0x1002, 0x6611, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},</a>
<a name="1649"><span class="lineNum">    1649 </span>            :         {0x1002, 0x6613, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},</a>
<a name="1650"><span class="lineNum">    1650 </span>            :         {0x1002, 0x6617, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1651"><span class="lineNum">    1651 </span>            :         {0x1002, 0x6620, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         {0x1002, 0x6621, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1653"><span class="lineNum">    1653 </span>            :         {0x1002, 0x6623, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         {0x1002, 0x6631, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},</a>
<a name="1655"><span class="lineNum">    1655 </span>            :         {0x1002, 0x6820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1656"><span class="lineNum">    1656 </span>            :         {0x1002, 0x6821, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1657"><span class="lineNum">    1657 </span>            :         {0x1002, 0x6822, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1658"><span class="lineNum">    1658 </span>            :         {0x1002, 0x6823, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1659"><span class="lineNum">    1659 </span>            :         {0x1002, 0x6824, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1660"><span class="lineNum">    1660 </span>            :         {0x1002, 0x6825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1661"><span class="lineNum">    1661 </span>            :         {0x1002, 0x6826, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1662"><span class="lineNum">    1662 </span>            :         {0x1002, 0x6827, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1663"><span class="lineNum">    1663 </span>            :         {0x1002, 0x6828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1664"><span class="lineNum">    1664 </span>            :         {0x1002, 0x6829, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1665"><span class="lineNum">    1665 </span>            :         {0x1002, 0x682A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1666"><span class="lineNum">    1666 </span>            :         {0x1002, 0x682B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1667"><span class="lineNum">    1667 </span>            :         {0x1002, 0x682C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1668"><span class="lineNum">    1668 </span>            :         {0x1002, 0x682D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1669"><span class="lineNum">    1669 </span>            :         {0x1002, 0x682F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1670"><span class="lineNum">    1670 </span>            :         {0x1002, 0x6830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1671"><span class="lineNum">    1671 </span>            :         {0x1002, 0x6831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},</a>
<a name="1672"><span class="lineNum">    1672 </span>            :         {0x1002, 0x6835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1673"><span class="lineNum">    1673 </span>            :         {0x1002, 0x6837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1674"><span class="lineNum">    1674 </span>            :         {0x1002, 0x6838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1675"><span class="lineNum">    1675 </span>            :         {0x1002, 0x6839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1676"><span class="lineNum">    1676 </span>            :         {0x1002, 0x683B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1677"><span class="lineNum">    1677 </span>            :         {0x1002, 0x683D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1678"><span class="lineNum">    1678 </span>            :         {0x1002, 0x683F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},</a>
<a name="1679"><span class="lineNum">    1679 </span>            :         {0x1002, 0x6660, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1680"><span class="lineNum">    1680 </span>            :         {0x1002, 0x6663, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1681"><span class="lineNum">    1681 </span>            :         {0x1002, 0x6664, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1682"><span class="lineNum">    1682 </span>            :         {0x1002, 0x6665, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1683"><span class="lineNum">    1683 </span>            :         {0x1002, 0x6667, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1684"><span class="lineNum">    1684 </span>            :         {0x1002, 0x666F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},</a>
<a name="1685"><span class="lineNum">    1685 </span>            : #endif</a>
<a name="1686"><span class="lineNum">    1686 </span>            : #ifdef CONFIG_DRM_AMDGPU_CIK</a>
<a name="1687"><span class="lineNum">    1687 </span>            :         /* Kaveri */</a>
<a name="1688"><span class="lineNum">    1688 </span>            :         {0x1002, 0x1304, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1689"><span class="lineNum">    1689 </span>            :         {0x1002, 0x1305, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1690"><span class="lineNum">    1690 </span>            :         {0x1002, 0x1306, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1691"><span class="lineNum">    1691 </span>            :         {0x1002, 0x1307, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1692"><span class="lineNum">    1692 </span>            :         {0x1002, 0x1309, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1693"><span class="lineNum">    1693 </span>            :         {0x1002, 0x130A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1694"><span class="lineNum">    1694 </span>            :         {0x1002, 0x130B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1695"><span class="lineNum">    1695 </span>            :         {0x1002, 0x130C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1696"><span class="lineNum">    1696 </span>            :         {0x1002, 0x130D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1697"><span class="lineNum">    1697 </span>            :         {0x1002, 0x130E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1698"><span class="lineNum">    1698 </span>            :         {0x1002, 0x130F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1699"><span class="lineNum">    1699 </span>            :         {0x1002, 0x1310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1700"><span class="lineNum">    1700 </span>            :         {0x1002, 0x1311, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1701"><span class="lineNum">    1701 </span>            :         {0x1002, 0x1312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1702"><span class="lineNum">    1702 </span>            :         {0x1002, 0x1313, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1703"><span class="lineNum">    1703 </span>            :         {0x1002, 0x1315, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1704"><span class="lineNum">    1704 </span>            :         {0x1002, 0x1316, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1705"><span class="lineNum">    1705 </span>            :         {0x1002, 0x1317, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1706"><span class="lineNum">    1706 </span>            :         {0x1002, 0x1318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1707"><span class="lineNum">    1707 </span>            :         {0x1002, 0x131B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1708"><span class="lineNum">    1708 </span>            :         {0x1002, 0x131C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1709"><span class="lineNum">    1709 </span>            :         {0x1002, 0x131D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},</a>
<a name="1710"><span class="lineNum">    1710 </span>            :         /* Bonaire */</a>
<a name="1711"><span class="lineNum">    1711 </span>            :         {0x1002, 0x6640, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},</a>
<a name="1712"><span class="lineNum">    1712 </span>            :         {0x1002, 0x6641, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},</a>
<a name="1713"><span class="lineNum">    1713 </span>            :         {0x1002, 0x6646, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},</a>
<a name="1714"><span class="lineNum">    1714 </span>            :         {0x1002, 0x6647, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         {0x1002, 0x6649, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1716"><span class="lineNum">    1716 </span>            :         {0x1002, 0x6650, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1717"><span class="lineNum">    1717 </span>            :         {0x1002, 0x6651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1718"><span class="lineNum">    1718 </span>            :         {0x1002, 0x6658, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1719"><span class="lineNum">    1719 </span>            :         {0x1002, 0x665c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1720"><span class="lineNum">    1720 </span>            :         {0x1002, 0x665d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1721"><span class="lineNum">    1721 </span>            :         {0x1002, 0x665f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},</a>
<a name="1722"><span class="lineNum">    1722 </span>            :         /* Hawaii */</a>
<a name="1723"><span class="lineNum">    1723 </span>            :         {0x1002, 0x67A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1724"><span class="lineNum">    1724 </span>            :         {0x1002, 0x67A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1725"><span class="lineNum">    1725 </span>            :         {0x1002, 0x67A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1726"><span class="lineNum">    1726 </span>            :         {0x1002, 0x67A8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1727"><span class="lineNum">    1727 </span>            :         {0x1002, 0x67A9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1728"><span class="lineNum">    1728 </span>            :         {0x1002, 0x67AA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1729"><span class="lineNum">    1729 </span>            :         {0x1002, 0x67B0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1730"><span class="lineNum">    1730 </span>            :         {0x1002, 0x67B1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1731"><span class="lineNum">    1731 </span>            :         {0x1002, 0x67B8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1732"><span class="lineNum">    1732 </span>            :         {0x1002, 0x67B9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1733"><span class="lineNum">    1733 </span>            :         {0x1002, 0x67BA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1734"><span class="lineNum">    1734 </span>            :         {0x1002, 0x67BE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},</a>
<a name="1735"><span class="lineNum">    1735 </span>            :         /* Kabini */</a>
<a name="1736"><span class="lineNum">    1736 </span>            :         {0x1002, 0x9830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1737"><span class="lineNum">    1737 </span>            :         {0x1002, 0x9831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1738"><span class="lineNum">    1738 </span>            :         {0x1002, 0x9832, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1739"><span class="lineNum">    1739 </span>            :         {0x1002, 0x9833, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1740"><span class="lineNum">    1740 </span>            :         {0x1002, 0x9834, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1741"><span class="lineNum">    1741 </span>            :         {0x1002, 0x9835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         {0x1002, 0x9836, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1743"><span class="lineNum">    1743 </span>            :         {0x1002, 0x9837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1744"><span class="lineNum">    1744 </span>            :         {0x1002, 0x9838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1745"><span class="lineNum">    1745 </span>            :         {0x1002, 0x9839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1746"><span class="lineNum">    1746 </span>            :         {0x1002, 0x983a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1747"><span class="lineNum">    1747 </span>            :         {0x1002, 0x983b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1748"><span class="lineNum">    1748 </span>            :         {0x1002, 0x983c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1749"><span class="lineNum">    1749 </span>            :         {0x1002, 0x983d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1750"><span class="lineNum">    1750 </span>            :         {0x1002, 0x983e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1751"><span class="lineNum">    1751 </span>            :         {0x1002, 0x983f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},</a>
<a name="1752"><span class="lineNum">    1752 </span>            :         /* mullins */</a>
<a name="1753"><span class="lineNum">    1753 </span>            :         {0x1002, 0x9850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1754"><span class="lineNum">    1754 </span>            :         {0x1002, 0x9851, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1755"><span class="lineNum">    1755 </span>            :         {0x1002, 0x9852, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1756"><span class="lineNum">    1756 </span>            :         {0x1002, 0x9853, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1757"><span class="lineNum">    1757 </span>            :         {0x1002, 0x9854, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1758"><span class="lineNum">    1758 </span>            :         {0x1002, 0x9855, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1759"><span class="lineNum">    1759 </span>            :         {0x1002, 0x9856, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1760"><span class="lineNum">    1760 </span>            :         {0x1002, 0x9857, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1761"><span class="lineNum">    1761 </span>            :         {0x1002, 0x9858, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1762"><span class="lineNum">    1762 </span>            :         {0x1002, 0x9859, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1763"><span class="lineNum">    1763 </span>            :         {0x1002, 0x985A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1764"><span class="lineNum">    1764 </span>            :         {0x1002, 0x985B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1765"><span class="lineNum">    1765 </span>            :         {0x1002, 0x985C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1766"><span class="lineNum">    1766 </span>            :         {0x1002, 0x985D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1767"><span class="lineNum">    1767 </span>            :         {0x1002, 0x985E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1768"><span class="lineNum">    1768 </span>            :         {0x1002, 0x985F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},</a>
<a name="1769"><span class="lineNum">    1769 </span>            : #endif</a>
<a name="1770"><span class="lineNum">    1770 </span>            :         /* topaz */</a>
<a name="1771"><span class="lineNum">    1771 </span>            :         {0x1002, 0x6900, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},</a>
<a name="1772"><span class="lineNum">    1772 </span>            :         {0x1002, 0x6901, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},</a>
<a name="1773"><span class="lineNum">    1773 </span>            :         {0x1002, 0x6902, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},</a>
<a name="1774"><span class="lineNum">    1774 </span>            :         {0x1002, 0x6903, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},</a>
<a name="1775"><span class="lineNum">    1775 </span>            :         {0x1002, 0x6907, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},</a>
<a name="1776"><span class="lineNum">    1776 </span>            :         /* tonga */</a>
<a name="1777"><span class="lineNum">    1777 </span>            :         {0x1002, 0x6920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1778"><span class="lineNum">    1778 </span>            :         {0x1002, 0x6921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1779"><span class="lineNum">    1779 </span>            :         {0x1002, 0x6928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1780"><span class="lineNum">    1780 </span>            :         {0x1002, 0x6929, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1781"><span class="lineNum">    1781 </span>            :         {0x1002, 0x692B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1782"><span class="lineNum">    1782 </span>            :         {0x1002, 0x692F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1783"><span class="lineNum">    1783 </span>            :         {0x1002, 0x6930, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1784"><span class="lineNum">    1784 </span>            :         {0x1002, 0x6938, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1785"><span class="lineNum">    1785 </span>            :         {0x1002, 0x6939, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},</a>
<a name="1786"><span class="lineNum">    1786 </span>            :         /* fiji */</a>
<a name="1787"><span class="lineNum">    1787 </span>            :         {0x1002, 0x7300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI},</a>
<a name="1788"><span class="lineNum">    1788 </span>            :         {0x1002, 0x730F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI},</a>
<a name="1789"><span class="lineNum">    1789 </span>            :         /* carrizo */</a>
<a name="1790"><span class="lineNum">    1790 </span>            :         {0x1002, 0x9870, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},</a>
<a name="1791"><span class="lineNum">    1791 </span>            :         {0x1002, 0x9874, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},</a>
<a name="1792"><span class="lineNum">    1792 </span>            :         {0x1002, 0x9875, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},</a>
<a name="1793"><span class="lineNum">    1793 </span>            :         {0x1002, 0x9876, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},</a>
<a name="1794"><span class="lineNum">    1794 </span>            :         {0x1002, 0x9877, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},</a>
<a name="1795"><span class="lineNum">    1795 </span>            :         /* stoney */</a>
<a name="1796"><span class="lineNum">    1796 </span>            :         {0x1002, 0x98E4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_STONEY|AMD_IS_APU},</a>
<a name="1797"><span class="lineNum">    1797 </span>            :         /* Polaris11 */</a>
<a name="1798"><span class="lineNum">    1798 </span>            :         {0x1002, 0x67E0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1799"><span class="lineNum">    1799 </span>            :         {0x1002, 0x67E3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1800"><span class="lineNum">    1800 </span>            :         {0x1002, 0x67E8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1801"><span class="lineNum">    1801 </span>            :         {0x1002, 0x67EB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1802"><span class="lineNum">    1802 </span>            :         {0x1002, 0x67EF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1803"><span class="lineNum">    1803 </span>            :         {0x1002, 0x67FF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1804"><span class="lineNum">    1804 </span>            :         {0x1002, 0x67E1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1805"><span class="lineNum">    1805 </span>            :         {0x1002, 0x67E7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1806"><span class="lineNum">    1806 </span>            :         {0x1002, 0x67E9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},</a>
<a name="1807"><span class="lineNum">    1807 </span>            :         /* Polaris10 */</a>
<a name="1808"><span class="lineNum">    1808 </span>            :         {0x1002, 0x67C0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1809"><span class="lineNum">    1809 </span>            :         {0x1002, 0x67C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1810"><span class="lineNum">    1810 </span>            :         {0x1002, 0x67C2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1811"><span class="lineNum">    1811 </span>            :         {0x1002, 0x67C4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1812"><span class="lineNum">    1812 </span>            :         {0x1002, 0x67C7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1813"><span class="lineNum">    1813 </span>            :         {0x1002, 0x67D0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1814"><span class="lineNum">    1814 </span>            :         {0x1002, 0x67DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1815"><span class="lineNum">    1815 </span>            :         {0x1002, 0x67C8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1816"><span class="lineNum">    1816 </span>            :         {0x1002, 0x67C9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1817"><span class="lineNum">    1817 </span>            :         {0x1002, 0x67CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1818"><span class="lineNum">    1818 </span>            :         {0x1002, 0x67CC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1819"><span class="lineNum">    1819 </span>            :         {0x1002, 0x67CF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1820"><span class="lineNum">    1820 </span>            :         {0x1002, 0x6FDF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},</a>
<a name="1821"><span class="lineNum">    1821 </span>            :         /* Polaris12 */</a>
<a name="1822"><span class="lineNum">    1822 </span>            :         {0x1002, 0x6980, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1823"><span class="lineNum">    1823 </span>            :         {0x1002, 0x6981, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1824"><span class="lineNum">    1824 </span>            :         {0x1002, 0x6985, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1825"><span class="lineNum">    1825 </span>            :         {0x1002, 0x6986, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1826"><span class="lineNum">    1826 </span>            :         {0x1002, 0x6987, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1827"><span class="lineNum">    1827 </span>            :         {0x1002, 0x6995, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1828"><span class="lineNum">    1828 </span>            :         {0x1002, 0x6997, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1829"><span class="lineNum">    1829 </span>            :         {0x1002, 0x699F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},</a>
<a name="1830"><span class="lineNum">    1830 </span>            :         /* VEGAM */</a>
<a name="1831"><span class="lineNum">    1831 </span>            :         {0x1002, 0x694C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},</a>
<a name="1832"><span class="lineNum">    1832 </span>            :         {0x1002, 0x694E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},</a>
<a name="1833"><span class="lineNum">    1833 </span>            :         {0x1002, 0x694F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},</a>
<a name="1834"><span class="lineNum">    1834 </span>            :         /* Vega 10 */</a>
<a name="1835"><span class="lineNum">    1835 </span>            :         {0x1002, 0x6860, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1836"><span class="lineNum">    1836 </span>            :         {0x1002, 0x6861, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1837"><span class="lineNum">    1837 </span>            :         {0x1002, 0x6862, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1838"><span class="lineNum">    1838 </span>            :         {0x1002, 0x6863, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1839"><span class="lineNum">    1839 </span>            :         {0x1002, 0x6864, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1840"><span class="lineNum">    1840 </span>            :         {0x1002, 0x6867, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1841"><span class="lineNum">    1841 </span>            :         {0x1002, 0x6868, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1842"><span class="lineNum">    1842 </span>            :         {0x1002, 0x6869, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1843"><span class="lineNum">    1843 </span>            :         {0x1002, 0x686a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1844"><span class="lineNum">    1844 </span>            :         {0x1002, 0x686b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1845"><span class="lineNum">    1845 </span>            :         {0x1002, 0x686c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1846"><span class="lineNum">    1846 </span>            :         {0x1002, 0x686d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1847"><span class="lineNum">    1847 </span>            :         {0x1002, 0x686e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1848"><span class="lineNum">    1848 </span>            :         {0x1002, 0x686f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1849"><span class="lineNum">    1849 </span>            :         {0x1002, 0x687f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},</a>
<a name="1850"><span class="lineNum">    1850 </span>            :         /* Vega 12 */</a>
<a name="1851"><span class="lineNum">    1851 </span>            :         {0x1002, 0x69A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},</a>
<a name="1852"><span class="lineNum">    1852 </span>            :         {0x1002, 0x69A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},</a>
<a name="1853"><span class="lineNum">    1853 </span>            :         {0x1002, 0x69A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},</a>
<a name="1854"><span class="lineNum">    1854 </span>            :         {0x1002, 0x69A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},</a>
<a name="1855"><span class="lineNum">    1855 </span>            :         {0x1002, 0x69AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},</a>
<a name="1856"><span class="lineNum">    1856 </span>            :         /* Vega 20 */</a>
<a name="1857"><span class="lineNum">    1857 </span>            :         {0x1002, 0x66A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1858"><span class="lineNum">    1858 </span>            :         {0x1002, 0x66A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1859"><span class="lineNum">    1859 </span>            :         {0x1002, 0x66A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1860"><span class="lineNum">    1860 </span>            :         {0x1002, 0x66A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1861"><span class="lineNum">    1861 </span>            :         {0x1002, 0x66A4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1862"><span class="lineNum">    1862 </span>            :         {0x1002, 0x66A7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1863"><span class="lineNum">    1863 </span>            :         {0x1002, 0x66AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},</a>
<a name="1864"><span class="lineNum">    1864 </span>            :         /* Raven */</a>
<a name="1865"><span class="lineNum">    1865 </span>            :         {0x1002, 0x15dd, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RAVEN|AMD_IS_APU},</a>
<a name="1866"><span class="lineNum">    1866 </span>            :         {0x1002, 0x15d8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RAVEN|AMD_IS_APU},</a>
<a name="1867"><span class="lineNum">    1867 </span>            :         /* Arcturus */</a>
<a name="1868"><span class="lineNum">    1868 </span>            :         {0x1002, 0x738C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},</a>
<a name="1869"><span class="lineNum">    1869 </span>            :         {0x1002, 0x7388, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},</a>
<a name="1870"><span class="lineNum">    1870 </span>            :         {0x1002, 0x738E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},</a>
<a name="1871"><span class="lineNum">    1871 </span>            :         {0x1002, 0x7390, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},</a>
<a name="1872"><span class="lineNum">    1872 </span>            :         /* Navi10 */</a>
<a name="1873"><span class="lineNum">    1873 </span>            :         {0x1002, 0x7310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1874"><span class="lineNum">    1874 </span>            :         {0x1002, 0x7312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1875"><span class="lineNum">    1875 </span>            :         {0x1002, 0x7318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1876"><span class="lineNum">    1876 </span>            :         {0x1002, 0x7319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1877"><span class="lineNum">    1877 </span>            :         {0x1002, 0x731A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1878"><span class="lineNum">    1878 </span>            :         {0x1002, 0x731B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1879"><span class="lineNum">    1879 </span>            :         {0x1002, 0x731E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1880"><span class="lineNum">    1880 </span>            :         {0x1002, 0x731F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},</a>
<a name="1881"><span class="lineNum">    1881 </span>            :         /* Navi14 */</a>
<a name="1882"><span class="lineNum">    1882 </span>            :         {0x1002, 0x7340, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},</a>
<a name="1883"><span class="lineNum">    1883 </span>            :         {0x1002, 0x7341, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},</a>
<a name="1884"><span class="lineNum">    1884 </span>            :         {0x1002, 0x7347, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},</a>
<a name="1885"><span class="lineNum">    1885 </span>            :         {0x1002, 0x734F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},</a>
<a name="1886"><span class="lineNum">    1886 </span>            : </a>
<a name="1887"><span class="lineNum">    1887 </span>            :         /* Renoir */</a>
<a name="1888"><span class="lineNum">    1888 </span>            :         {0x1002, 0x15E7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},</a>
<a name="1889"><span class="lineNum">    1889 </span>            :         {0x1002, 0x1636, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},</a>
<a name="1890"><span class="lineNum">    1890 </span>            :         {0x1002, 0x1638, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},</a>
<a name="1891"><span class="lineNum">    1891 </span>            :         {0x1002, 0x164C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},</a>
<a name="1892"><span class="lineNum">    1892 </span>            : </a>
<a name="1893"><span class="lineNum">    1893 </span>            :         /* Navi12 */</a>
<a name="1894"><span class="lineNum">    1894 </span>            :         {0x1002, 0x7360, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI12},</a>
<a name="1895"><span class="lineNum">    1895 </span>            :         {0x1002, 0x7362, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI12},</a>
<a name="1896"><span class="lineNum">    1896 </span>            : </a>
<a name="1897"><span class="lineNum">    1897 </span>            :         /* Sienna_Cichlid */</a>
<a name="1898"><span class="lineNum">    1898 </span>            :         {0x1002, 0x73A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1899"><span class="lineNum">    1899 </span>            :         {0x1002, 0x73A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1900"><span class="lineNum">    1900 </span>            :         {0x1002, 0x73A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1901"><span class="lineNum">    1901 </span>            :         {0x1002, 0x73A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1902"><span class="lineNum">    1902 </span>            :         {0x1002, 0x73A5, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1903"><span class="lineNum">    1903 </span>            :         {0x1002, 0x73A8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1904"><span class="lineNum">    1904 </span>            :         {0x1002, 0x73A9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1905"><span class="lineNum">    1905 </span>            :         {0x1002, 0x73AB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1906"><span class="lineNum">    1906 </span>            :         {0x1002, 0x73AC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1907"><span class="lineNum">    1907 </span>            :         {0x1002, 0x73AD, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1908"><span class="lineNum">    1908 </span>            :         {0x1002, 0x73AE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1909"><span class="lineNum">    1909 </span>            :         {0x1002, 0x73AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1910"><span class="lineNum">    1910 </span>            :         {0x1002, 0x73BF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},</a>
<a name="1911"><span class="lineNum">    1911 </span>            : </a>
<a name="1912"><span class="lineNum">    1912 </span>            :         /* Van Gogh */</a>
<a name="1913"><span class="lineNum">    1913 </span>            :         {0x1002, 0x163F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VANGOGH|AMD_IS_APU},</a>
<a name="1914"><span class="lineNum">    1914 </span>            : </a>
<a name="1915"><span class="lineNum">    1915 </span>            :         /* Yellow Carp */</a>
<a name="1916"><span class="lineNum">    1916 </span>            :         {0x1002, 0x164D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_YELLOW_CARP|AMD_IS_APU},</a>
<a name="1917"><span class="lineNum">    1917 </span>            :         {0x1002, 0x1681, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_YELLOW_CARP|AMD_IS_APU},</a>
<a name="1918"><span class="lineNum">    1918 </span>            : </a>
<a name="1919"><span class="lineNum">    1919 </span>            :         /* Navy_Flounder */</a>
<a name="1920"><span class="lineNum">    1920 </span>            :         {0x1002, 0x73C0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1921"><span class="lineNum">    1921 </span>            :         {0x1002, 0x73C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1922"><span class="lineNum">    1922 </span>            :         {0x1002, 0x73C3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1923"><span class="lineNum">    1923 </span>            :         {0x1002, 0x73DA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1924"><span class="lineNum">    1924 </span>            :         {0x1002, 0x73DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1925"><span class="lineNum">    1925 </span>            :         {0x1002, 0x73DC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1926"><span class="lineNum">    1926 </span>            :         {0x1002, 0x73DD, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1927"><span class="lineNum">    1927 </span>            :         {0x1002, 0x73DE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1928"><span class="lineNum">    1928 </span>            :         {0x1002, 0x73DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},</a>
<a name="1929"><span class="lineNum">    1929 </span>            : </a>
<a name="1930"><span class="lineNum">    1930 </span>            :         /* DIMGREY_CAVEFISH */</a>
<a name="1931"><span class="lineNum">    1931 </span>            :         {0x1002, 0x73E0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1932"><span class="lineNum">    1932 </span>            :         {0x1002, 0x73E1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1933"><span class="lineNum">    1933 </span>            :         {0x1002, 0x73E2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1934"><span class="lineNum">    1934 </span>            :         {0x1002, 0x73E3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1935"><span class="lineNum">    1935 </span>            :         {0x1002, 0x73E8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1936"><span class="lineNum">    1936 </span>            :         {0x1002, 0x73E9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1937"><span class="lineNum">    1937 </span>            :         {0x1002, 0x73EA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1938"><span class="lineNum">    1938 </span>            :         {0x1002, 0x73EB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1939"><span class="lineNum">    1939 </span>            :         {0x1002, 0x73EC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1940"><span class="lineNum">    1940 </span>            :         {0x1002, 0x73ED, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1941"><span class="lineNum">    1941 </span>            :         {0x1002, 0x73EF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1942"><span class="lineNum">    1942 </span>            :         {0x1002, 0x73FF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},</a>
<a name="1943"><span class="lineNum">    1943 </span>            : </a>
<a name="1944"><span class="lineNum">    1944 </span>            :         /* Aldebaran */</a>
<a name="1945"><span class="lineNum">    1945 </span>            :         {0x1002, 0x7408, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},</a>
<a name="1946"><span class="lineNum">    1946 </span>            :         {0x1002, 0x740C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},</a>
<a name="1947"><span class="lineNum">    1947 </span>            :         {0x1002, 0x740F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},</a>
<a name="1948"><span class="lineNum">    1948 </span>            :         {0x1002, 0x7410, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},</a>
<a name="1949"><span class="lineNum">    1949 </span>            : </a>
<a name="1950"><span class="lineNum">    1950 </span>            :         /* CYAN_SKILLFISH */</a>
<a name="1951"><span class="lineNum">    1951 </span>            :         {0x1002, 0x13FE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CYAN_SKILLFISH|AMD_IS_APU},</a>
<a name="1952"><span class="lineNum">    1952 </span>            :         {0x1002, 0x143F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CYAN_SKILLFISH|AMD_IS_APU},</a>
<a name="1953"><span class="lineNum">    1953 </span>            : </a>
<a name="1954"><span class="lineNum">    1954 </span>            :         /* BEIGE_GOBY */</a>
<a name="1955"><span class="lineNum">    1955 </span>            :         {0x1002, 0x7420, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1956"><span class="lineNum">    1956 </span>            :         {0x1002, 0x7421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1957"><span class="lineNum">    1957 </span>            :         {0x1002, 0x7422, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1958"><span class="lineNum">    1958 </span>            :         {0x1002, 0x7423, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1959"><span class="lineNum">    1959 </span>            :         {0x1002, 0x7424, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1960"><span class="lineNum">    1960 </span>            :         {0x1002, 0x743F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},</a>
<a name="1961"><span class="lineNum">    1961 </span>            : </a>
<a name="1962"><span class="lineNum">    1962 </span>            :         { PCI_DEVICE(0x1002, PCI_ANY_ID),</a>
<a name="1963"><span class="lineNum">    1963 </span>            :           .class = PCI_CLASS_DISPLAY_VGA &lt;&lt; 8,</a>
<a name="1964"><span class="lineNum">    1964 </span>            :           .class_mask = 0xffffff,</a>
<a name="1965"><span class="lineNum">    1965 </span>            :           .driver_data = CHIP_IP_DISCOVERY },</a>
<a name="1966"><span class="lineNum">    1966 </span>            : </a>
<a name="1967"><span class="lineNum">    1967 </span>            :         { PCI_DEVICE(0x1002, PCI_ANY_ID),</a>
<a name="1968"><span class="lineNum">    1968 </span>            :           .class = PCI_CLASS_DISPLAY_OTHER &lt;&lt; 8,</a>
<a name="1969"><span class="lineNum">    1969 </span>            :           .class_mask = 0xffffff,</a>
<a name="1970"><span class="lineNum">    1970 </span>            :           .driver_data = CHIP_IP_DISCOVERY },</a>
<a name="1971"><span class="lineNum">    1971 </span>            : </a>
<a name="1972"><span class="lineNum">    1972 </span>            :         {0, 0, 0}</a>
<a name="1973"><span class="lineNum">    1973 </span>            : };</a>
<a name="1974"><span class="lineNum">    1974 </span>            : </a>
<a name="1975"><span class="lineNum">    1975 </span>            : MODULE_DEVICE_TABLE(pci, pciidlist);</a>
<a name="1976"><span class="lineNum">    1976 </span>            : </a>
<a name="1977"><span class="lineNum">    1977 </span>            : static const struct drm_driver amdgpu_kms_driver;</a>
<a name="1978"><span class="lineNum">    1978 </span>            : </a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 : static void amdgpu_get_secondary_funcs(struct amdgpu_device *adev)</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            : {</a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         struct pci_dev *p = NULL;</span></a>
<a name="1982"><span class="lineNum">    1982 </span>            :         int i;</a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span>            :         /* 0 - GPU</a>
<a name="1985"><span class="lineNum">    1985 </span>            :          * 1 - audio</a>
<a name="1986"><span class="lineNum">    1986 </span>            :          * 2 - USB</a>
<a name="1987"><span class="lineNum">    1987 </span>            :          * 3 - UCSI</a>
<a name="1988"><span class="lineNum">    1988 </span>            :          */</a>
<a name="1989"><span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 4; i++) {</span></a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 p = pci_get_domain_bus_and_slot(pci_domain_nr(adev-&gt;pdev-&gt;bus),</span></a>
<a name="1991"><span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                                                 adev-&gt;pdev-&gt;bus-&gt;number, i);</span></a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                 if (p) {</span></a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                         pm_runtime_get_sync(&amp;p-&gt;dev);</span></a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                         pm_runtime_mark_last_busy(&amp;p-&gt;dev);</span></a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                         pm_runtime_put_autosuspend(&amp;p-&gt;dev);</span></a>
<a name="1996"><span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                         pci_dev_put(p);</span></a>
<a name="1997"><span class="lineNum">    1997 </span>            :                 }</a>
<a name="1998"><span class="lineNum">    1998 </span>            :         }</a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2000"><span class="lineNum">    2000 </span>            : </a>
<a name="2001"><span class="lineNum">    2001 </span><span class="lineNoCov">          0 : static int amdgpu_pci_probe(struct pci_dev *pdev,</span></a>
<a name="2002"><span class="lineNum">    2002 </span>            :                             const struct pci_device_id *ent)</a>
<a name="2003"><span class="lineNum">    2003 </span>            : {</a>
<a name="2004"><span class="lineNum">    2004 </span>            :         struct drm_device *ddev;</a>
<a name="2005"><span class="lineNum">    2005 </span>            :         struct amdgpu_device *adev;</a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         unsigned long flags = ent-&gt;driver_data;</span></a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         int ret, retry = 0, i;</span></a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         bool supports_atomic = false;</span></a>
<a name="2009"><span class="lineNum">    2009 </span>            : </a>
<a name="2010"><span class="lineNum">    2010 </span>            :         /* skip devices which are owned by radeon */</a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(amdgpu_unsupported_pciidlist); i++) {</span></a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 if (amdgpu_unsupported_pciidlist[i] == pdev-&gt;device)</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            :                         return -ENODEV;</a>
<a name="2014"><span class="lineNum">    2014 </span>            :         }</a>
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         if (amdgpu_aspm == -1 &amp;&amp; !pcie_aspm_enabled(pdev))</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 amdgpu_aspm = 0;</span></a>
<a name="2018"><span class="lineNum">    2018 </span>            : </a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 :         if (amdgpu_virtual_display ||</span></a>
<a name="2020"><span class="lineNum">    2020 </span><span class="lineNoCov">          0 :             amdgpu_device_asic_has_dc_support(flags &amp; AMD_ASIC_MASK))</span></a>
<a name="2021"><span class="lineNum">    2021 </span>            :                 supports_atomic = true;</a>
<a name="2022"><span class="lineNum">    2022 </span>            : </a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         if ((flags &amp; AMD_EXP_HW_SUPPORT) &amp;&amp; !amdgpu_exp_hw_support) {</span></a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;This hardware requires experimental hardware support.\n&quot;</span></a>
<a name="2025"><span class="lineNum">    2025 </span>            :                          &quot;See modparam exp_hw_support\n&quot;);</a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span></a>
<a name="2027"><span class="lineNum">    2027 </span>            :         }</a>
<a name="2028"><span class="lineNum">    2028 </span>            : </a>
<a name="2029"><span class="lineNum">    2029 </span>            :         /* Due to hardware bugs, S/G Display on raven requires a 1:1 IOMMU mapping,</a>
<a name="2030"><span class="lineNum">    2030 </span>            :          * however, SME requires an indirect IOMMU mapping because the encryption</a>
<a name="2031"><span class="lineNum">    2031 </span>            :          * bit is beyond the DMA mask of the chip.</a>
<a name="2032"><span class="lineNum">    2032 </span>            :          */</a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         if (cc_platform_has(CC_ATTR_MEM_ENCRYPT) &amp;&amp;</span></a>
<a name="2034"><span class="lineNum">    2034 </span>            :             ((flags &amp; AMD_ASIC_MASK) == CHIP_RAVEN)) {</a>
<a name="2035"><span class="lineNum">    2035 </span>            :                 dev_info(&amp;pdev-&gt;dev,</a>
<a name="2036"><span class="lineNum">    2036 </span>            :                          &quot;SME is not compatible with RAVEN\n&quot;);</a>
<a name="2037"><span class="lineNum">    2037 </span>            :                 return -ENOTSUPP;</a>
<a name="2038"><span class="lineNum">    2038 </span>            :         }</a>
<a name="2039"><span class="lineNum">    2039 </span>            : </a>
<a name="2040"><span class="lineNum">    2040 </span>            : #ifdef CONFIG_DRM_AMDGPU_SI</a>
<a name="2041"><span class="lineNum">    2041 </span>            :         if (!amdgpu_si_support) {</a>
<a name="2042"><span class="lineNum">    2042 </span>            :                 switch (flags &amp; AMD_ASIC_MASK) {</a>
<a name="2043"><span class="lineNum">    2043 </span>            :                 case CHIP_TAHITI:</a>
<a name="2044"><span class="lineNum">    2044 </span>            :                 case CHIP_PITCAIRN:</a>
<a name="2045"><span class="lineNum">    2045 </span>            :                 case CHIP_VERDE:</a>
<a name="2046"><span class="lineNum">    2046 </span>            :                 case CHIP_OLAND:</a>
<a name="2047"><span class="lineNum">    2047 </span>            :                 case CHIP_HAINAN:</a>
<a name="2048"><span class="lineNum">    2048 </span>            :                         dev_info(&amp;pdev-&gt;dev,</a>
<a name="2049"><span class="lineNum">    2049 </span>            :                                  &quot;SI support provided by radeon.\n&quot;);</a>
<a name="2050"><span class="lineNum">    2050 </span>            :                         dev_info(&amp;pdev-&gt;dev,</a>
<a name="2051"><span class="lineNum">    2051 </span>            :                                  &quot;Use radeon.si_support=0 amdgpu.si_support=1 to override.\n&quot;</a>
<a name="2052"><span class="lineNum">    2052 </span>            :                                 );</a>
<a name="2053"><span class="lineNum">    2053 </span>            :                         return -ENODEV;</a>
<a name="2054"><span class="lineNum">    2054 </span>            :                 }</a>
<a name="2055"><span class="lineNum">    2055 </span>            :         }</a>
<a name="2056"><span class="lineNum">    2056 </span>            : #endif</a>
<a name="2057"><span class="lineNum">    2057 </span>            : #ifdef CONFIG_DRM_AMDGPU_CIK</a>
<a name="2058"><span class="lineNum">    2058 </span>            :         if (!amdgpu_cik_support) {</a>
<a name="2059"><span class="lineNum">    2059 </span>            :                 switch (flags &amp; AMD_ASIC_MASK) {</a>
<a name="2060"><span class="lineNum">    2060 </span>            :                 case CHIP_KAVERI:</a>
<a name="2061"><span class="lineNum">    2061 </span>            :                 case CHIP_BONAIRE:</a>
<a name="2062"><span class="lineNum">    2062 </span>            :                 case CHIP_HAWAII:</a>
<a name="2063"><span class="lineNum">    2063 </span>            :                 case CHIP_KABINI:</a>
<a name="2064"><span class="lineNum">    2064 </span>            :                 case CHIP_MULLINS:</a>
<a name="2065"><span class="lineNum">    2065 </span>            :                         dev_info(&amp;pdev-&gt;dev,</a>
<a name="2066"><span class="lineNum">    2066 </span>            :                                  &quot;CIK support provided by radeon.\n&quot;);</a>
<a name="2067"><span class="lineNum">    2067 </span>            :                         dev_info(&amp;pdev-&gt;dev,</a>
<a name="2068"><span class="lineNum">    2068 </span>            :                                  &quot;Use radeon.cik_support=0 amdgpu.cik_support=1 to override.\n&quot;</a>
<a name="2069"><span class="lineNum">    2069 </span>            :                                 );</a>
<a name="2070"><span class="lineNum">    2070 </span>            :                         return -ENODEV;</a>
<a name="2071"><span class="lineNum">    2071 </span>            :                 }</a>
<a name="2072"><span class="lineNum">    2072 </span>            :         }</a>
<a name="2073"><span class="lineNum">    2073 </span>            : #endif</a>
<a name="2074"><span class="lineNum">    2074 </span>            : </a>
<a name="2075"><span class="lineNum">    2075 </span>            :         /* Get rid of things like offb */</a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         ret = drm_aperture_remove_conflicting_pci_framebuffers(pdev, &amp;amdgpu_kms_driver);</span></a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2078"><span class="lineNum">    2078 </span>            :                 return ret;</a>
<a name="2079"><span class="lineNum">    2079 </span>            : </a>
<a name="2080"><span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         adev = devm_drm_dev_alloc(&amp;pdev-&gt;dev, &amp;amdgpu_kms_driver, typeof(*adev), ddev);</span></a>
<a name="2081"><span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         if (IS_ERR(adev))</span></a>
<a name="2082"><span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                 return PTR_ERR(adev);</span></a>
<a name="2083"><span class="lineNum">    2083 </span>            : </a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         adev-&gt;dev  = &amp;pdev-&gt;dev;</span></a>
<a name="2085"><span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         adev-&gt;pdev = pdev;</span></a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :         ddev = adev_to_drm(adev);</span></a>
<a name="2087"><span class="lineNum">    2087 </span>            : </a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         if (!supports_atomic)</span></a>
<a name="2089"><span class="lineNum">    2089 </span><span class="lineNoCov">          0 :                 ddev-&gt;driver_features &amp;= ~DRIVER_ATOMIC;</span></a>
<a name="2090"><span class="lineNum">    2090 </span>            : </a>
<a name="2091"><span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         ret = pci_enable_device(pdev);</span></a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2093"><span class="lineNum">    2093 </span>            :                 return ret;</a>
<a name="2094"><span class="lineNum">    2094 </span>            : </a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         pci_set_drvdata(pdev, ddev);</span></a>
<a name="2096"><span class="lineNum">    2096 </span>            : </a>
<a name="2097"><span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         ret = amdgpu_driver_load_kms(adev, ent-&gt;driver_data);</span></a>
<a name="2098"><span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2099"><span class="lineNum">    2099 </span>            :                 goto err_pci;</a>
<a name="2100"><span class="lineNum">    2100 </span>            : </a>
<a name="2101"><span class="lineNum">    2101 </span>            : retry_init:</a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         ret = drm_dev_register(ddev, ent-&gt;driver_data);</span></a>
<a name="2103"><span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         if (ret == -EAGAIN &amp;&amp; ++retry &lt;= 3) {</span></a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;retry init %d\n&quot;, retry);</span></a>
<a name="2105"><span class="lineNum">    2105 </span>            :                 /* Don't request EX mode too frequently which is attacking */</a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 msleep(5000);</span></a>
<a name="2107"><span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                 goto retry_init;</span></a>
<a name="2108"><span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         } else if (ret) {</span></a>
<a name="2109"><span class="lineNum">    2109 </span>            :                 goto err_pci;</a>
<a name="2110"><span class="lineNum">    2110 </span>            :         }</a>
<a name="2111"><span class="lineNum">    2111 </span>            : </a>
<a name="2112"><span class="lineNum">    2112 </span>            :         /*</a>
<a name="2113"><span class="lineNum">    2113 </span>            :          * 1. don't init fbdev on hw without DCE</a>
<a name="2114"><span class="lineNum">    2114 </span>            :          * 2. don't init fbdev if there are no connectors</a>
<a name="2115"><span class="lineNum">    2115 </span>            :          */</a>
<a name="2116"><span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.mode_config_initialized &amp;&amp;</span></a>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineNoCov">          0 :             !list_empty(&amp;adev_to_drm(adev)-&gt;mode_config.connector_list)) {</span></a>
<a name="2118"><span class="lineNum">    2118 </span>            :                 /* select 8 bpp console on low vram cards */</a>
<a name="2119"><span class="lineNum">    2119 </span>            :                 if (adev-&gt;gmc.real_vram_size &lt;= (32*1024*1024))</a>
<a name="2120"><span class="lineNum">    2120 </span>            :                         drm_fbdev_generic_setup(adev_to_drm(adev), 8);</a>
<a name="2121"><span class="lineNum">    2121 </span>            :                 else</a>
<a name="2122"><span class="lineNum">    2122 </span>            :                         drm_fbdev_generic_setup(adev_to_drm(adev), 32);</a>
<a name="2123"><span class="lineNum">    2123 </span>            :         }</a>
<a name="2124"><span class="lineNum">    2124 </span>            : </a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         ret = amdgpu_debugfs_init(adev);</span></a>
<a name="2126"><span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Creating debugfs files failed (%d).\n&quot;, ret);</span></a>
<a name="2128"><span class="lineNum">    2128 </span>            : </a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.rpm_mode != AMDGPU_RUNPM_NONE) {</span></a>
<a name="2130"><span class="lineNum">    2130 </span>            :                 /* only need to skip on ATPX */</a>
<a name="2131"><span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 if (amdgpu_device_supports_px(ddev))</span></a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                         dev_pm_set_driver_flags(ddev-&gt;dev, DPM_FLAG_NO_DIRECT_COMPLETE);</span></a>
<a name="2133"><span class="lineNum">    2133 </span>            :                 /* we want direct complete for BOCO */</a>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 if (amdgpu_device_supports_boco(ddev))</span></a>
<a name="2135"><span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                         dev_pm_set_driver_flags(ddev-&gt;dev, DPM_FLAG_SMART_PREPARE |</span></a>
<a name="2136"><span class="lineNum">    2136 </span>            :                                                 DPM_FLAG_SMART_SUSPEND |</a>
<a name="2137"><span class="lineNum">    2137 </span>            :                                                 DPM_FLAG_MAY_SKIP_RESUME);</a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 pm_runtime_use_autosuspend(ddev-&gt;dev);</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 pm_runtime_set_autosuspend_delay(ddev-&gt;dev, 5000);</span></a>
<a name="2140"><span class="lineNum">    2140 </span>            : </a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 pm_runtime_allow(ddev-&gt;dev);</span></a>
<a name="2142"><span class="lineNum">    2142 </span>            : </a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                 pm_runtime_mark_last_busy(ddev-&gt;dev);</span></a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                 pm_runtime_put_autosuspend(ddev-&gt;dev);</span></a>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<a name="2146"><span class="lineNum">    2146 </span>            :                 /*</a>
<a name="2147"><span class="lineNum">    2147 </span>            :                  * For runpm implemented via BACO, PMFW will handle the</a>
<a name="2148"><span class="lineNum">    2148 </span>            :                  * timing for BACO in and out:</a>
<a name="2149"><span class="lineNum">    2149 </span>            :                  *   - put ASIC into BACO state only when both video and</a>
<a name="2150"><span class="lineNum">    2150 </span>            :                  *     audio functions are in D3 state.</a>
<a name="2151"><span class="lineNum">    2151 </span>            :                  *   - pull ASIC out of BACO state when either video or</a>
<a name="2152"><span class="lineNum">    2152 </span>            :                  *     audio function is in D0 state.</a>
<a name="2153"><span class="lineNum">    2153 </span>            :                  * Also, at startup, PMFW assumes both functions are in</a>
<a name="2154"><span class="lineNum">    2154 </span>            :                  * D0 state.</a>
<a name="2155"><span class="lineNum">    2155 </span>            :                  *</a>
<a name="2156"><span class="lineNum">    2156 </span>            :                  * So if snd driver was loaded prior to amdgpu driver</a>
<a name="2157"><span class="lineNum">    2157 </span>            :                  * and audio function was put into D3 state, there will</a>
<a name="2158"><span class="lineNum">    2158 </span>            :                  * be no PMFW-aware D-state transition(D0-&gt;D3) on runpm</a>
<a name="2159"><span class="lineNum">    2159 </span>            :                  * suspend. Thus the BACO will be not correctly kicked in.</a>
<a name="2160"><span class="lineNum">    2160 </span>            :                  *</a>
<a name="2161"><span class="lineNum">    2161 </span>            :                  * Via amdgpu_get_secondary_funcs(), the audio dev is put</a>
<a name="2162"><span class="lineNum">    2162 </span>            :                  * into D0 state. Then there will be a PMFW-aware D-state</a>
<a name="2163"><span class="lineNum">    2163 </span>            :                  * transition(D0-&gt;D3) on runpm suspend.</a>
<a name="2164"><span class="lineNum">    2164 </span>            :                  */</a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 if (amdgpu_device_supports_baco(ddev) &amp;&amp;</span></a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                     !(adev-&gt;flags &amp; AMD_IS_APU) &amp;&amp;</span></a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                     (adev-&gt;asic_type &gt;= CHIP_NAVI10))</span></a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                         amdgpu_get_secondary_funcs(adev);</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            :         }</a>
<a name="2170"><span class="lineNum">    2170 </span>            : </a>
<a name="2171"><span class="lineNum">    2171 </span>            :         return 0;</a>
<a name="2172"><span class="lineNum">    2172 </span>            : </a>
<a name="2173"><span class="lineNum">    2173 </span>            : err_pci:</a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         pci_disable_device(pdev);</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            : }</a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span>            : static void</a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 : amdgpu_pci_remove(struct pci_dev *pdev)</span></a>
<a name="2180"><span class="lineNum">    2180 </span>            : {</a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         struct drm_device *dev = pci_get_drvdata(pdev);</span></a>
<a name="2182"><span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2183"><span class="lineNum">    2183 </span>            : </a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         drm_dev_unplug(dev);</span></a>
<a name="2185"><span class="lineNum">    2185 </span>            : </a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.rpm_mode != AMDGPU_RUNPM_NONE) {</span></a>
<a name="2187"><span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 pm_runtime_get_sync(dev-&gt;dev);</span></a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                 pm_runtime_forbid(dev-&gt;dev);</span></a>
<a name="2189"><span class="lineNum">    2189 </span>            :         }</a>
<a name="2190"><span class="lineNum">    2190 </span>            : </a>
<a name="2191"><span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         amdgpu_driver_unload_kms(dev);</span></a>
<a name="2192"><span class="lineNum">    2192 </span>            : </a>
<a name="2193"><span class="lineNum">    2193 </span>            :         /*</a>
<a name="2194"><span class="lineNum">    2194 </span>            :          * Flush any in flight DMA operations from device.</a>
<a name="2195"><span class="lineNum">    2195 </span>            :          * Clear the Bus Master Enable bit and then wait on the PCIe Device</a>
<a name="2196"><span class="lineNum">    2196 </span>            :          * StatusTransactions Pending bit.</a>
<a name="2197"><span class="lineNum">    2197 </span>            :          */</a>
<a name="2198"><span class="lineNum">    2198 </span><span class="lineNoCov">          0 :         pci_disable_device(pdev);</span></a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         pci_wait_for_pending_transaction(pdev);</span></a>
<a name="2200"><span class="lineNum">    2200 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2201"><span class="lineNum">    2201 </span>            : </a>
<a name="2202"><span class="lineNum">    2202 </span>            : static void</a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 : amdgpu_pci_shutdown(struct pci_dev *pdev)</span></a>
<a name="2204"><span class="lineNum">    2204 </span>            : {</a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         struct drm_device *dev = pci_get_drvdata(pdev);</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2207"><span class="lineNum">    2207 </span>            : </a>
<a name="2208"><span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         if (amdgpu_ras_intr_triggered())</span></a>
<a name="2209"><span class="lineNum">    2209 </span>            :                 return;</a>
<a name="2210"><span class="lineNum">    2210 </span>            : </a>
<a name="2211"><span class="lineNum">    2211 </span>            :         /* if we are running in a VM, make sure the device</a>
<a name="2212"><span class="lineNum">    2212 </span>            :          * torn down properly on reboot/shutdown.</a>
<a name="2213"><span class="lineNum">    2213 </span>            :          * unfortunately we can't detect certain</a>
<a name="2214"><span class="lineNum">    2214 </span>            :          * hypervisors so just do this all the time.</a>
<a name="2215"><span class="lineNum">    2215 </span>            :          */</a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         if (!amdgpu_passthrough(adev))</span></a>
<a name="2217"><span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                 adev-&gt;mp1_state = PP_MP1_STATE_UNLOAD;</span></a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         amdgpu_device_ip_suspend(adev);</span></a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         adev-&gt;mp1_state = PP_MP1_STATE_NONE;</span></a>
<a name="2220"><span class="lineNum">    2220 </span>            : }</a>
<a name="2221"><span class="lineNum">    2221 </span>            : </a>
<a name="2222"><span class="lineNum">    2222 </span>            : /**</a>
<a name="2223"><span class="lineNum">    2223 </span>            :  * amdgpu_drv_delayed_reset_work_handler - work handler for reset</a>
<a name="2224"><span class="lineNum">    2224 </span>            :  *</a>
<a name="2225"><span class="lineNum">    2225 </span>            :  * @work: work_struct.</a>
<a name="2226"><span class="lineNum">    2226 </span>            :  */</a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineNoCov">          0 : static void amdgpu_drv_delayed_reset_work_handler(struct work_struct *work)</span></a>
<a name="2228"><span class="lineNum">    2228 </span>            : {</a>
<a name="2229"><span class="lineNum">    2229 </span>            :         struct list_head device_list;</a>
<a name="2230"><span class="lineNum">    2230 </span>            :         struct amdgpu_device *adev;</a>
<a name="2231"><span class="lineNum">    2231 </span>            :         int i, r;</a>
<a name="2232"><span class="lineNum">    2232 </span>            :         struct amdgpu_reset_context reset_context;</a>
<a name="2233"><span class="lineNum">    2233 </span>            : </a>
<a name="2234"><span class="lineNum">    2234 </span><span class="lineNoCov">          0 :         memset(&amp;reset_context, 0, sizeof(reset_context));</span></a>
<a name="2235"><span class="lineNum">    2235 </span>            : </a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgpu_info.mutex);</span></a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         if (mgpu_info.pending_reset == true) {</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;mgpu_info.mutex);</span></a>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2240"><span class="lineNum">    2240 </span>            :         }</a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         mgpu_info.pending_reset = true;</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgpu_info.mutex);</span></a>
<a name="2243"><span class="lineNum">    2243 </span>            : </a>
<a name="2244"><span class="lineNum">    2244 </span>            :         /* Use a common context, just need to make sure full reset is done */</a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :         reset_context.method = AMD_RESET_METHOD_NONE;</span></a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         set_bit(AMDGPU_NEED_FULL_RESET, &amp;reset_context.flags);</span></a>
<a name="2247"><span class="lineNum">    2247 </span>            : </a>
<a name="2248"><span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mgpu_info.num_dgpu; i++) {</span></a>
<a name="2249"><span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                 adev = mgpu_info.gpu_ins[i].adev;</span></a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                 reset_context.reset_req_dev = adev;</span></a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 r = amdgpu_device_pre_asic_reset(adev, &amp;reset_context);</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                         dev_err(adev-&gt;dev, &quot;GPU pre asic reset failed with err, %d for drm dev, %s &quot;,</span></a>
<a name="2254"><span class="lineNum">    2254 </span>            :                                 r, adev_to_drm(adev)-&gt;unique);</a>
<a name="2255"><span class="lineNum">    2255 </span>            :                 }</a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                 if (!queue_work(system_unbound_wq, &amp;adev-&gt;xgmi_reset_work))</span></a>
<a name="2257"><span class="lineNum">    2257 </span>            :                         r = -EALREADY;</a>
<a name="2258"><span class="lineNum">    2258 </span>            :         }</a>
<a name="2259"><span class="lineNum">    2259 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mgpu_info.num_dgpu; i++) {</span></a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                 adev = mgpu_info.gpu_ins[i].adev;</span></a>
<a name="2261"><span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 flush_work(&amp;adev-&gt;xgmi_reset_work);</span></a>
<a name="2262"><span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.xgmi.pending_reset = false;</span></a>
<a name="2263"><span class="lineNum">    2263 </span>            :         }</a>
<a name="2264"><span class="lineNum">    2264 </span>            : </a>
<a name="2265"><span class="lineNum">    2265 </span>            :         /* reset function will rebuild the xgmi hive info , clear it now */</a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mgpu_info.num_dgpu; i++)</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                 amdgpu_xgmi_remove_device(mgpu_info.gpu_ins[i].adev);</span></a>
<a name="2268"><span class="lineNum">    2268 </span>            : </a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;device_list);</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            : </a>
<a name="2271"><span class="lineNum">    2271 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mgpu_info.num_dgpu; i++)</span></a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                 list_add_tail(&amp;mgpu_info.gpu_ins[i].adev-&gt;reset_list, &amp;device_list);</span></a>
<a name="2273"><span class="lineNum">    2273 </span>            : </a>
<a name="2274"><span class="lineNum">    2274 </span>            :         /* unregister the GPU first, reset function will add them back */</a>
<a name="2275"><span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         list_for_each_entry(adev, &amp;device_list, reset_list)</span></a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                 amdgpu_unregister_gpu_instance(adev);</span></a>
<a name="2277"><span class="lineNum">    2277 </span>            : </a>
<a name="2278"><span class="lineNum">    2278 </span>            :         /* Use a common context, just need to make sure full reset is done */</a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         set_bit(AMDGPU_SKIP_HW_RESET, &amp;reset_context.flags);</span></a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         r = amdgpu_do_asic_reset(&amp;device_list, &amp;reset_context);</span></a>
<a name="2281"><span class="lineNum">    2281 </span>            : </a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="2283"><span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;reinit gpus failure&quot;);</span></a>
<a name="2284"><span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2285"><span class="lineNum">    2285 </span>            :         }</a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mgpu_info.num_dgpu; i++) {</span></a>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 adev = mgpu_info.gpu_ins[i].adev;</span></a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;kfd.init_complete)</span></a>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                         amdgpu_amdkfd_device_init(adev);</span></a>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 amdgpu_ttm_set_buffer_funcs_status(adev, true);</span></a>
<a name="2291"><span class="lineNum">    2291 </span>            :         }</a>
<a name="2292"><span class="lineNum">    2292 </span>            :         return;</a>
<a name="2293"><span class="lineNum">    2293 </span>            : }</a>
<a name="2294"><span class="lineNum">    2294 </span>            : </a>
<a name="2295"><span class="lineNum">    2295 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_prepare(struct device *dev)</span></a>
<a name="2296"><span class="lineNum">    2296 </span>            : {</a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2298"><span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2299"><span class="lineNum">    2299 </span>            : </a>
<a name="2300"><span class="lineNum">    2300 </span>            :         /* Return a positive number here so</a>
<a name="2301"><span class="lineNum">    2301 </span>            :          * DPM_FLAG_SMART_SUSPEND works properly</a>
<a name="2302"><span class="lineNum">    2302 </span>            :          */</a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_boco(drm_dev))</span></a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                 return pm_runtime_suspended(dev);</span></a>
<a name="2305"><span class="lineNum">    2305 </span>            : </a>
<a name="2306"><span class="lineNum">    2306 </span>            :         /* if we will not support s3 or s2i for the device</a>
<a name="2307"><span class="lineNum">    2307 </span>            :          *  then skip suspend</a>
<a name="2308"><span class="lineNum">    2308 </span>            :          */</a>
<a name="2309"><span class="lineNum">    2309 </span>            :         if (!amdgpu_acpi_is_s0ix_active(adev) &amp;&amp;</a>
<a name="2310"><span class="lineNum">    2310 </span>            :             !amdgpu_acpi_is_s3_active(adev))</a>
<a name="2311"><span class="lineNum">    2311 </span>            :                 return 1;</a>
<a name="2312"><span class="lineNum">    2312 </span>            : </a>
<a name="2313"><span class="lineNum">    2313 </span>            :         return 0;</a>
<a name="2314"><span class="lineNum">    2314 </span>            : }</a>
<a name="2315"><span class="lineNum">    2315 </span>            : </a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineNoCov">          0 : static void amdgpu_pmops_complete(struct device *dev)</span></a>
<a name="2317"><span class="lineNum">    2317 </span>            : {</a>
<a name="2318"><span class="lineNum">    2318 </span>            :         /* nothing to do */</a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2320"><span class="lineNum">    2320 </span>            : </a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_suspend(struct device *dev)</span></a>
<a name="2322"><span class="lineNum">    2322 </span>            : {</a>
<a name="2323"><span class="lineNum">    2323 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            : </a>
<a name="2326"><span class="lineNum">    2326 </span>            :         if (amdgpu_acpi_is_s0ix_active(adev))</a>
<a name="2327"><span class="lineNum">    2327 </span>            :                 adev-&gt;in_s0ix = true;</a>
<a name="2328"><span class="lineNum">    2328 </span>            :         else</a>
<a name="2329"><span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                 adev-&gt;in_s3 = true;</span></a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 :         return amdgpu_device_suspend(drm_dev, true);</span></a>
<a name="2331"><span class="lineNum">    2331 </span>            : }</a>
<a name="2332"><span class="lineNum">    2332 </span>            : </a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_suspend_noirq(struct device *dev)</span></a>
<a name="2334"><span class="lineNum">    2334 </span>            : {</a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2336"><span class="lineNum">    2336 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2337"><span class="lineNum">    2337 </span>            : </a>
<a name="2338"><span class="lineNum">    2338 </span>            :         if (amdgpu_acpi_should_gpu_reset(adev))</a>
<a name="2339"><span class="lineNum">    2339 </span>            :                 return amdgpu_asic_reset(adev);</a>
<a name="2340"><span class="lineNum">    2340 </span>            : </a>
<a name="2341"><span class="lineNum">    2341 </span>            :         return 0;</a>
<a name="2342"><span class="lineNum">    2342 </span>            : }</a>
<a name="2343"><span class="lineNum">    2343 </span>            : </a>
<a name="2344"><span class="lineNum">    2344 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_resume(struct device *dev)</span></a>
<a name="2345"><span class="lineNum">    2345 </span>            : {</a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2348"><span class="lineNum">    2348 </span>            :         int r;</a>
<a name="2349"><span class="lineNum">    2349 </span>            : </a>
<a name="2350"><span class="lineNum">    2350 </span>            :         /* Avoids registers access if device is physically gone */</a>
<a name="2351"><span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         if (!pci_device_is_present(adev-&gt;pdev))</span></a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                 adev-&gt;no_hw_access = true;</span></a>
<a name="2353"><span class="lineNum">    2353 </span>            : </a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineNoCov">          0 :         r = amdgpu_device_resume(drm_dev, true);</span></a>
<a name="2355"><span class="lineNum">    2355 </span>            :         if (amdgpu_acpi_is_s0ix_active(adev))</a>
<a name="2356"><span class="lineNum">    2356 </span>            :                 adev-&gt;in_s0ix = false;</a>
<a name="2357"><span class="lineNum">    2357 </span>            :         else</a>
<a name="2358"><span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                 adev-&gt;in_s3 = false;</span></a>
<a name="2359"><span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="2360"><span class="lineNum">    2360 </span>            : }</a>
<a name="2361"><span class="lineNum">    2361 </span>            : </a>
<a name="2362"><span class="lineNum">    2362 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_freeze(struct device *dev)</span></a>
<a name="2363"><span class="lineNum">    2363 </span>            : {</a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2366"><span class="lineNum">    2366 </span>            :         int r;</a>
<a name="2367"><span class="lineNum">    2367 </span>            : </a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         adev-&gt;in_s4 = true;</span></a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 :         r = amdgpu_device_suspend(drm_dev, true);</span></a>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineNoCov">          0 :         adev-&gt;in_s4 = false;</span></a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2372"><span class="lineNum">    2372 </span>            :                 return r;</a>
<a name="2373"><span class="lineNum">    2373 </span><span class="lineNoCov">          0 :         return amdgpu_asic_reset(adev);</span></a>
<a name="2374"><span class="lineNum">    2374 </span>            : }</a>
<a name="2375"><span class="lineNum">    2375 </span>            : </a>
<a name="2376"><span class="lineNum">    2376 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_thaw(struct device *dev)</span></a>
<a name="2377"><span class="lineNum">    2377 </span>            : {</a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2379"><span class="lineNum">    2379 </span>            : </a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :         return amdgpu_device_resume(drm_dev, true);</span></a>
<a name="2381"><span class="lineNum">    2381 </span>            : }</a>
<a name="2382"><span class="lineNum">    2382 </span>            : </a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_poweroff(struct device *dev)</span></a>
<a name="2384"><span class="lineNum">    2384 </span>            : {</a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2386"><span class="lineNum">    2386 </span>            : </a>
<a name="2387"><span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         return amdgpu_device_suspend(drm_dev, true);</span></a>
<a name="2388"><span class="lineNum">    2388 </span>            : }</a>
<a name="2389"><span class="lineNum">    2389 </span>            : </a>
<a name="2390"><span class="lineNum">    2390 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_restore(struct device *dev)</span></a>
<a name="2391"><span class="lineNum">    2391 </span>            : {</a>
<a name="2392"><span class="lineNum">    2392 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2393"><span class="lineNum">    2393 </span>            : </a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 :         return amdgpu_device_resume(drm_dev, true);</span></a>
<a name="2395"><span class="lineNum">    2395 </span>            : }</a>
<a name="2396"><span class="lineNum">    2396 </span>            : </a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 : static int amdgpu_runtime_idle_check_display(struct device *dev)</span></a>
<a name="2398"><span class="lineNum">    2398 </span>            : {</a>
<a name="2399"><span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="2400"><span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = pci_get_drvdata(pdev);</span></a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2402"><span class="lineNum">    2402 </span>            : </a>
<a name="2403"><span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="2404"><span class="lineNum">    2404 </span>            :                 struct drm_connector *list_connector;</a>
<a name="2405"><span class="lineNum">    2405 </span>            :                 struct drm_connector_list_iter iter;</a>
<a name="2406"><span class="lineNum">    2406 </span><span class="lineNoCov">          0 :                 int ret = 0;</span></a>
<a name="2407"><span class="lineNum">    2407 </span>            : </a>
<a name="2408"><span class="lineNum">    2408 </span>            :                 /* XXX: Return busy if any displays are connected to avoid</a>
<a name="2409"><span class="lineNum">    2409 </span>            :                  * possible display wakeups after runtime resume due to</a>
<a name="2410"><span class="lineNum">    2410 </span>            :                  * hotplug events in case any displays were connected while</a>
<a name="2411"><span class="lineNum">    2411 </span>            :                  * the GPU was in suspend.  Remove this once that is fixed.</a>
<a name="2412"><span class="lineNum">    2412 </span>            :                  */</a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;drm_dev-&gt;mode_config.mutex);</span></a>
<a name="2414"><span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                 drm_connector_list_iter_begin(drm_dev, &amp;iter);</span></a>
<a name="2415"><span class="lineNum">    2415 </span><span class="lineNoCov">          0 :                 drm_for_each_connector_iter(list_connector, &amp;iter) {</span></a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineNoCov">          0 :                         if (list_connector-&gt;status == connector_status_connected) {</span></a>
<a name="2417"><span class="lineNum">    2417 </span>            :                                 ret = -EBUSY;</a>
<a name="2418"><span class="lineNum">    2418 </span>            :                                 break;</a>
<a name="2419"><span class="lineNum">    2419 </span>            :                         }</a>
<a name="2420"><span class="lineNum">    2420 </span>            :                 }</a>
<a name="2421"><span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;drm_dev-&gt;mode_config.mutex);</span></a>
<a name="2423"><span class="lineNum">    2423 </span>            : </a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="2425"><span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                         return ret;</span></a>
<a name="2426"><span class="lineNum">    2426 </span>            : </a>
<a name="2427"><span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                 if (amdgpu_device_has_dc_support(adev)) {</span></a>
<a name="2428"><span class="lineNum">    2428 </span>            :                         struct drm_crtc *crtc;</a>
<a name="2429"><span class="lineNum">    2429 </span>            : </a>
<a name="2430"><span class="lineNum">    2430 </span><span class="lineNoCov">          0 :                         drm_for_each_crtc(crtc, drm_dev) {</span></a>
<a name="2431"><span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                                 drm_modeset_lock(&amp;crtc-&gt;mutex, NULL);</span></a>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 :                                 if (crtc-&gt;state-&gt;active)</span></a>
<a name="2433"><span class="lineNum">    2433 </span><span class="lineNoCov">          0 :                                         ret = -EBUSY;</span></a>
<a name="2434"><span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                                 drm_modeset_unlock(&amp;crtc-&gt;mutex);</span></a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                                 if (ret &lt; 0)</span></a>
<a name="2436"><span class="lineNum">    2436 </span>            :                                         break;</a>
<a name="2437"><span class="lineNum">    2437 </span>            :                         }</a>
<a name="2438"><span class="lineNum">    2438 </span>            :                 } else {</a>
<a name="2439"><span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                         mutex_lock(&amp;drm_dev-&gt;mode_config.mutex);</span></a>
<a name="2440"><span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                         drm_modeset_lock(&amp;drm_dev-&gt;mode_config.connection_mutex, NULL);</span></a>
<a name="2441"><span class="lineNum">    2441 </span>            : </a>
<a name="2442"><span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                         drm_connector_list_iter_begin(drm_dev, &amp;iter);</span></a>
<a name="2443"><span class="lineNum">    2443 </span><span class="lineNoCov">          0 :                         drm_for_each_connector_iter(list_connector, &amp;iter) {</span></a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                                 if (list_connector-&gt;dpms ==  DRM_MODE_DPMS_ON) {</span></a>
<a name="2445"><span class="lineNum">    2445 </span>            :                                         ret = -EBUSY;</a>
<a name="2446"><span class="lineNum">    2446 </span>            :                                         break;</a>
<a name="2447"><span class="lineNum">    2447 </span>            :                                 }</a>
<a name="2448"><span class="lineNum">    2448 </span>            :                         }</a>
<a name="2449"><span class="lineNum">    2449 </span>            : </a>
<a name="2450"><span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="2451"><span class="lineNum">    2451 </span>            : </a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                         drm_modeset_unlock(&amp;drm_dev-&gt;mode_config.connection_mutex);</span></a>
<a name="2453"><span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                         mutex_unlock(&amp;drm_dev-&gt;mode_config.mutex);</span></a>
<a name="2454"><span class="lineNum">    2454 </span>            :                 }</a>
<a name="2455"><span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="2456"><span class="lineNum">    2456 </span>            :                         return ret;</a>
<a name="2457"><span class="lineNum">    2457 </span>            :         }</a>
<a name="2458"><span class="lineNum">    2458 </span>            : </a>
<a name="2459"><span class="lineNum">    2459 </span>            :         return 0;</a>
<a name="2460"><span class="lineNum">    2460 </span>            : }</a>
<a name="2461"><span class="lineNum">    2461 </span>            : </a>
<a name="2462"><span class="lineNum">    2462 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_runtime_suspend(struct device *dev)</span></a>
<a name="2463"><span class="lineNum">    2463 </span>            : {</a>
<a name="2464"><span class="lineNum">    2464 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="2465"><span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = pci_get_drvdata(pdev);</span></a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2467"><span class="lineNum">    2467 </span>            :         int ret, i;</a>
<a name="2468"><span class="lineNum">    2468 </span>            : </a>
<a name="2469"><span class="lineNum">    2469 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.rpm_mode == AMDGPU_RUNPM_NONE) {</span></a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 pm_runtime_forbid(dev);</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 return -EBUSY;</span></a>
<a name="2472"><span class="lineNum">    2472 </span>            :         }</a>
<a name="2473"><span class="lineNum">    2473 </span>            : </a>
<a name="2474"><span class="lineNum">    2474 </span><span class="lineNoCov">          0 :         ret = amdgpu_runtime_idle_check_display(dev);</span></a>
<a name="2475"><span class="lineNum">    2475 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2476"><span class="lineNum">    2476 </span>            :                 return ret;</a>
<a name="2477"><span class="lineNum">    2477 </span>            : </a>
<a name="2478"><span class="lineNum">    2478 </span>            :         /* wait for all rings to drain before suspending */</a>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_MAX_RINGS; i++) {</span></a>
<a name="2480"><span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                 struct amdgpu_ring *ring = adev-&gt;rings[i];</span></a>
<a name="2481"><span class="lineNum">    2481 </span><span class="lineNoCov">          0 :                 if (ring &amp;&amp; ring-&gt;sched.ready) {</span></a>
<a name="2482"><span class="lineNum">    2482 </span><span class="lineNoCov">          0 :                         ret = amdgpu_fence_wait_empty(ring);</span></a>
<a name="2483"><span class="lineNum">    2483 </span><span class="lineNoCov">          0 :                         if (ret)</span></a>
<a name="2484"><span class="lineNum">    2484 </span>            :                                 return -EBUSY;</a>
<a name="2485"><span class="lineNum">    2485 </span>            :                 }</a>
<a name="2486"><span class="lineNum">    2486 </span>            :         }</a>
<a name="2487"><span class="lineNum">    2487 </span>            : </a>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         adev-&gt;in_runpm = true;</span></a>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_px(drm_dev))</span></a>
<a name="2490"><span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 drm_dev-&gt;switch_power_state = DRM_SWITCH_POWER_CHANGING;</span></a>
<a name="2491"><span class="lineNum">    2491 </span>            : </a>
<a name="2492"><span class="lineNum">    2492 </span>            :         /*</a>
<a name="2493"><span class="lineNum">    2493 </span>            :          * By setting mp1_state as PP_MP1_STATE_UNLOAD, MP1 will do some</a>
<a name="2494"><span class="lineNum">    2494 </span>            :          * proper cleanups and put itself into a state ready for PNP. That</a>
<a name="2495"><span class="lineNum">    2495 </span>            :          * can address some random resuming failure observed on BOCO capable</a>
<a name="2496"><span class="lineNum">    2496 </span>            :          * platforms.</a>
<a name="2497"><span class="lineNum">    2497 </span>            :          * TODO: this may be also needed for PX capable platform.</a>
<a name="2498"><span class="lineNum">    2498 </span>            :          */</a>
<a name="2499"><span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_boco(drm_dev))</span></a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                 adev-&gt;mp1_state = PP_MP1_STATE_UNLOAD;</span></a>
<a name="2501"><span class="lineNum">    2501 </span>            : </a>
<a name="2502"><span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         ret = amdgpu_device_suspend(drm_dev, false);</span></a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="2504"><span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                 adev-&gt;in_runpm = false;</span></a>
<a name="2505"><span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 if (amdgpu_device_supports_boco(drm_dev))</span></a>
<a name="2506"><span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         adev-&gt;mp1_state = PP_MP1_STATE_NONE;</span></a>
<a name="2507"><span class="lineNum">    2507 </span>            :                 return ret;</a>
<a name="2508"><span class="lineNum">    2508 </span>            :         }</a>
<a name="2509"><span class="lineNum">    2509 </span>            : </a>
<a name="2510"><span class="lineNum">    2510 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_boco(drm_dev))</span></a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                 adev-&gt;mp1_state = PP_MP1_STATE_NONE;</span></a>
<a name="2512"><span class="lineNum">    2512 </span>            : </a>
<a name="2513"><span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_px(drm_dev)) {</span></a>
<a name="2514"><span class="lineNum">    2514 </span>            :                 /* Only need to handle PCI state in the driver for ATPX</a>
<a name="2515"><span class="lineNum">    2515 </span>            :                  * PCI core handles it for _PR3.</a>
<a name="2516"><span class="lineNum">    2516 </span>            :                  */</a>
<a name="2517"><span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 amdgpu_device_cache_pci_state(pdev);</span></a>
<a name="2518"><span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 pci_disable_device(pdev);</span></a>
<a name="2519"><span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                 pci_ignore_hotplug(pdev);</span></a>
<a name="2520"><span class="lineNum">    2520 </span><span class="lineNoCov">          0 :                 pci_set_power_state(pdev, PCI_D3cold);</span></a>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 drm_dev-&gt;switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF;</span></a>
<a name="2522"><span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         } else if (amdgpu_device_supports_boco(drm_dev)) {</span></a>
<a name="2523"><span class="lineNum">    2523 </span>            :                 /* nothing to do */</a>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         } else if (amdgpu_device_supports_baco(drm_dev)) {</span></a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                 amdgpu_device_baco_enter(drm_dev);</span></a>
<a name="2526"><span class="lineNum">    2526 </span>            :         }</a>
<a name="2527"><span class="lineNum">    2527 </span>            : </a>
<a name="2528"><span class="lineNum">    2528 </span>            :         return 0;</a>
<a name="2529"><span class="lineNum">    2529 </span>            : }</a>
<a name="2530"><span class="lineNum">    2530 </span>            : </a>
<a name="2531"><span class="lineNum">    2531 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_runtime_resume(struct device *dev)</span></a>
<a name="2532"><span class="lineNum">    2532 </span>            : {</a>
<a name="2533"><span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="2534"><span class="lineNum">    2534 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = pci_get_drvdata(pdev);</span></a>
<a name="2535"><span class="lineNum">    2535 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2536"><span class="lineNum">    2536 </span>            :         int ret;</a>
<a name="2537"><span class="lineNum">    2537 </span>            : </a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.rpm_mode == AMDGPU_RUNPM_NONE)</span></a>
<a name="2539"><span class="lineNum">    2539 </span>            :                 return -EINVAL;</a>
<a name="2540"><span class="lineNum">    2540 </span>            : </a>
<a name="2541"><span class="lineNum">    2541 </span>            :         /* Avoids registers access if device is physically gone */</a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         if (!pci_device_is_present(adev-&gt;pdev))</span></a>
<a name="2543"><span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                 adev-&gt;no_hw_access = true;</span></a>
<a name="2544"><span class="lineNum">    2544 </span>            : </a>
<a name="2545"><span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_px(drm_dev)) {</span></a>
<a name="2546"><span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 drm_dev-&gt;switch_power_state = DRM_SWITCH_POWER_CHANGING;</span></a>
<a name="2547"><span class="lineNum">    2547 </span>            : </a>
<a name="2548"><span class="lineNum">    2548 </span>            :                 /* Only need to handle PCI state in the driver for ATPX</a>
<a name="2549"><span class="lineNum">    2549 </span>            :                  * PCI core handles it for _PR3.</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                  */</a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                 pci_set_power_state(pdev, PCI_D0);</span></a>
<a name="2552"><span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                 amdgpu_device_load_pci_state(pdev);</span></a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 ret = pci_enable_device(pdev);</span></a>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="2555"><span class="lineNum">    2555 </span>            :                         return ret;</a>
<a name="2556"><span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                 pci_set_master(pdev);</span></a>
<a name="2557"><span class="lineNum">    2557 </span><span class="lineNoCov">          0 :         } else if (amdgpu_device_supports_boco(drm_dev)) {</span></a>
<a name="2558"><span class="lineNum">    2558 </span>            :                 /* Only need to handle PCI state in the driver for ATPX</a>
<a name="2559"><span class="lineNum">    2559 </span>            :                  * PCI core handles it for _PR3.</a>
<a name="2560"><span class="lineNum">    2560 </span>            :                  */</a>
<a name="2561"><span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                 pci_set_master(pdev);</span></a>
<a name="2562"><span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         } else if (amdgpu_device_supports_baco(drm_dev)) {</span></a>
<a name="2563"><span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                 amdgpu_device_baco_exit(drm_dev);</span></a>
<a name="2564"><span class="lineNum">    2564 </span>            :         }</a>
<a name="2565"><span class="lineNum">    2565 </span><span class="lineNoCov">          0 :         ret = amdgpu_device_resume(drm_dev, false);</span></a>
<a name="2566"><span class="lineNum">    2566 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2567"><span class="lineNum">    2567 </span>            :                 return ret;</a>
<a name="2568"><span class="lineNum">    2568 </span>            : </a>
<a name="2569"><span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         if (amdgpu_device_supports_px(drm_dev))</span></a>
<a name="2570"><span class="lineNum">    2570 </span><span class="lineNoCov">          0 :                 drm_dev-&gt;switch_power_state = DRM_SWITCH_POWER_ON;</span></a>
<a name="2571"><span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         adev-&gt;in_runpm = false;</span></a>
<a name="2572"><span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2573"><span class="lineNum">    2573 </span>            : }</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span><span class="lineNoCov">          0 : static int amdgpu_pmops_runtime_idle(struct device *dev)</span></a>
<a name="2576"><span class="lineNum">    2576 </span>            : {</a>
<a name="2577"><span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         struct drm_device *drm_dev = dev_get_drvdata(dev);</span></a>
<a name="2578"><span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(drm_dev);</span></a>
<a name="2579"><span class="lineNum">    2579 </span>            :         /* we don't want the main rpm_idle to call suspend - we want to autosuspend */</a>
<a name="2580"><span class="lineNum">    2580 </span><span class="lineNoCov">          0 :         int ret = 1;</span></a>
<a name="2581"><span class="lineNum">    2581 </span>            : </a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.rpm_mode == AMDGPU_RUNPM_NONE) {</span></a>
<a name="2583"><span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                 pm_runtime_forbid(dev);</span></a>
<a name="2584"><span class="lineNum">    2584 </span><span class="lineNoCov">          0 :                 return -EBUSY;</span></a>
<a name="2585"><span class="lineNum">    2585 </span>            :         }</a>
<a name="2586"><span class="lineNum">    2586 </span>            : </a>
<a name="2587"><span class="lineNum">    2587 </span><span class="lineNoCov">          0 :         ret = amdgpu_runtime_idle_check_display(dev);</span></a>
<a name="2588"><span class="lineNum">    2588 </span>            : </a>
<a name="2589"><span class="lineNum">    2589 </span><span class="lineNoCov">          0 :         pm_runtime_mark_last_busy(dev);</span></a>
<a name="2590"><span class="lineNum">    2590 </span><span class="lineNoCov">          0 :         pm_runtime_autosuspend(dev);</span></a>
<a name="2591"><span class="lineNum">    2591 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="2592"><span class="lineNum">    2592 </span>            : }</a>
<a name="2593"><span class="lineNum">    2593 </span>            : </a>
<a name="2594"><span class="lineNum">    2594 </span><span class="lineNoCov">          0 : long amdgpu_drm_ioctl(struct file *filp,</span></a>
<a name="2595"><span class="lineNum">    2595 </span>            :                       unsigned int cmd, unsigned long arg)</a>
<a name="2596"><span class="lineNum">    2596 </span>            : {</a>
<a name="2597"><span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         struct drm_file *file_priv = filp-&gt;private_data;</span></a>
<a name="2598"><span class="lineNum">    2598 </span>            :         struct drm_device *dev;</a>
<a name="2599"><span class="lineNum">    2599 </span>            :         long ret;</a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         dev = file_priv-&gt;minor-&gt;dev;</span></a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         ret = pm_runtime_get_sync(dev-&gt;dev);</span></a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         if (ret &lt; 0)</span></a>
<a name="2603"><span class="lineNum">    2603 </span>            :                 goto out;</a>
<a name="2604"><span class="lineNum">    2604 </span>            : </a>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         ret = drm_ioctl(filp, cmd, arg);</span></a>
<a name="2606"><span class="lineNum">    2606 </span>            : </a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 :         pm_runtime_mark_last_busy(dev-&gt;dev);</span></a>
<a name="2608"><span class="lineNum">    2608 </span>            : out:</a>
<a name="2609"><span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         pm_runtime_put_autosuspend(dev-&gt;dev);</span></a>
<a name="2610"><span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="2611"><span class="lineNum">    2611 </span>            : }</a>
<a name="2612"><span class="lineNum">    2612 </span>            : </a>
<a name="2613"><span class="lineNum">    2613 </span>            : static const struct dev_pm_ops amdgpu_pm_ops = {</a>
<a name="2614"><span class="lineNum">    2614 </span>            :         .prepare = amdgpu_pmops_prepare,</a>
<a name="2615"><span class="lineNum">    2615 </span>            :         .complete = amdgpu_pmops_complete,</a>
<a name="2616"><span class="lineNum">    2616 </span>            :         .suspend = amdgpu_pmops_suspend,</a>
<a name="2617"><span class="lineNum">    2617 </span>            :         .suspend_noirq = amdgpu_pmops_suspend_noirq,</a>
<a name="2618"><span class="lineNum">    2618 </span>            :         .resume = amdgpu_pmops_resume,</a>
<a name="2619"><span class="lineNum">    2619 </span>            :         .freeze = amdgpu_pmops_freeze,</a>
<a name="2620"><span class="lineNum">    2620 </span>            :         .thaw = amdgpu_pmops_thaw,</a>
<a name="2621"><span class="lineNum">    2621 </span>            :         .poweroff = amdgpu_pmops_poweroff,</a>
<a name="2622"><span class="lineNum">    2622 </span>            :         .restore = amdgpu_pmops_restore,</a>
<a name="2623"><span class="lineNum">    2623 </span>            :         .runtime_suspend = amdgpu_pmops_runtime_suspend,</a>
<a name="2624"><span class="lineNum">    2624 </span>            :         .runtime_resume = amdgpu_pmops_runtime_resume,</a>
<a name="2625"><span class="lineNum">    2625 </span>            :         .runtime_idle = amdgpu_pmops_runtime_idle,</a>
<a name="2626"><span class="lineNum">    2626 </span>            : };</a>
<a name="2627"><span class="lineNum">    2627 </span>            : </a>
<a name="2628"><span class="lineNum">    2628 </span><span class="lineNoCov">          0 : static int amdgpu_flush(struct file *f, fl_owner_t id)</span></a>
<a name="2629"><span class="lineNum">    2629 </span>            : {</a>
<a name="2630"><span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         struct drm_file *file_priv = f-&gt;private_data;</span></a>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         struct amdgpu_fpriv *fpriv = file_priv-&gt;driver_priv;</span></a>
<a name="2632"><span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         long timeout = MAX_WAIT_SCHED_ENTITY_Q_EMPTY;</span></a>
<a name="2633"><span class="lineNum">    2633 </span>            : </a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineNoCov">          0 :         timeout = amdgpu_ctx_mgr_entity_flush(&amp;fpriv-&gt;ctx_mgr, timeout);</span></a>
<a name="2635"><span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         timeout = amdgpu_vm_wait_idle(&amp;fpriv-&gt;vm, timeout);</span></a>
<a name="2636"><span class="lineNum">    2636 </span>            : </a>
<a name="2637"><span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         return timeout &gt;= 0 ? 0 : timeout;</span></a>
<a name="2638"><span class="lineNum">    2638 </span>            : }</a>
<a name="2639"><span class="lineNum">    2639 </span>            : </a>
<a name="2640"><span class="lineNum">    2640 </span>            : static const struct file_operations amdgpu_driver_kms_fops = {</a>
<a name="2641"><span class="lineNum">    2641 </span>            :         .owner = THIS_MODULE,</a>
<a name="2642"><span class="lineNum">    2642 </span>            :         .open = drm_open,</a>
<a name="2643"><span class="lineNum">    2643 </span>            :         .flush = amdgpu_flush,</a>
<a name="2644"><span class="lineNum">    2644 </span>            :         .release = drm_release,</a>
<a name="2645"><span class="lineNum">    2645 </span>            :         .unlocked_ioctl = amdgpu_drm_ioctl,</a>
<a name="2646"><span class="lineNum">    2646 </span>            :         .mmap = drm_gem_mmap,</a>
<a name="2647"><span class="lineNum">    2647 </span>            :         .poll = drm_poll,</a>
<a name="2648"><span class="lineNum">    2648 </span>            :         .read = drm_read,</a>
<a name="2649"><span class="lineNum">    2649 </span>            : #ifdef CONFIG_COMPAT</a>
<a name="2650"><span class="lineNum">    2650 </span>            :         .compat_ioctl = amdgpu_kms_compat_ioctl,</a>
<a name="2651"><span class="lineNum">    2651 </span>            : #endif</a>
<a name="2652"><span class="lineNum">    2652 </span>            : #ifdef CONFIG_PROC_FS</a>
<a name="2653"><span class="lineNum">    2653 </span>            :         .show_fdinfo = amdgpu_show_fdinfo</a>
<a name="2654"><span class="lineNum">    2654 </span>            : #endif</a>
<a name="2655"><span class="lineNum">    2655 </span>            : };</a>
<a name="2656"><span class="lineNum">    2656 </span>            : </a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineNoCov">          0 : int amdgpu_file_to_fpriv(struct file *filp, struct amdgpu_fpriv **fpriv)</span></a>
<a name="2658"><span class="lineNum">    2658 </span>            : {</a>
<a name="2659"><span class="lineNum">    2659 </span>            :         struct drm_file *file;</a>
<a name="2660"><span class="lineNum">    2660 </span>            : </a>
<a name="2661"><span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         if (!filp)</span></a>
<a name="2662"><span class="lineNum">    2662 </span>            :                 return -EINVAL;</a>
<a name="2663"><span class="lineNum">    2663 </span>            : </a>
<a name="2664"><span class="lineNum">    2664 </span><span class="lineNoCov">          0 :         if (filp-&gt;f_op != &amp;amdgpu_driver_kms_fops) {</span></a>
<a name="2665"><span class="lineNum">    2665 </span>            :                 return -EINVAL;</a>
<a name="2666"><span class="lineNum">    2666 </span>            :         }</a>
<a name="2667"><span class="lineNum">    2667 </span>            : </a>
<a name="2668"><span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         file = filp-&gt;private_data;</span></a>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         *fpriv = file-&gt;driver_priv;</span></a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2671"><span class="lineNum">    2671 </span>            : }</a>
<a name="2672"><span class="lineNum">    2672 </span>            : </a>
<a name="2673"><span class="lineNum">    2673 </span>            : const struct drm_ioctl_desc amdgpu_ioctls_kms[] = {</a>
<a name="2674"><span class="lineNum">    2674 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_CREATE, amdgpu_gem_create_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2675"><span class="lineNum">    2675 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_CTX, amdgpu_ctx_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2676"><span class="lineNum">    2676 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_VM, amdgpu_vm_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2677"><span class="lineNum">    2677 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_SCHED, amdgpu_sched_ioctl, DRM_MASTER),</a>
<a name="2678"><span class="lineNum">    2678 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_BO_LIST, amdgpu_bo_list_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2679"><span class="lineNum">    2679 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_FENCE_TO_HANDLE, amdgpu_cs_fence_to_handle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2680"><span class="lineNum">    2680 </span>            :         /* KMS */</a>
<a name="2681"><span class="lineNum">    2681 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_MMAP, amdgpu_gem_mmap_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2682"><span class="lineNum">    2682 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_WAIT_IDLE, amdgpu_gem_wait_idle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2683"><span class="lineNum">    2683 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_CS, amdgpu_cs_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2684"><span class="lineNum">    2684 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_INFO, amdgpu_info_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2685"><span class="lineNum">    2685 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_WAIT_CS, amdgpu_cs_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2686"><span class="lineNum">    2686 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_WAIT_FENCES, amdgpu_cs_wait_fences_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2687"><span class="lineNum">    2687 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_METADATA, amdgpu_gem_metadata_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2688"><span class="lineNum">    2688 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_VA, amdgpu_gem_va_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2689"><span class="lineNum">    2689 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_OP, amdgpu_gem_op_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2690"><span class="lineNum">    2690 </span>            :         DRM_IOCTL_DEF_DRV(AMDGPU_GEM_USERPTR, amdgpu_gem_userptr_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),</a>
<a name="2691"><span class="lineNum">    2691 </span>            : };</a>
<a name="2692"><span class="lineNum">    2692 </span>            : </a>
<a name="2693"><span class="lineNum">    2693 </span>            : static const struct drm_driver amdgpu_kms_driver = {</a>
<a name="2694"><span class="lineNum">    2694 </span>            :         .driver_features =</a>
<a name="2695"><span class="lineNum">    2695 </span>            :             DRIVER_ATOMIC |</a>
<a name="2696"><span class="lineNum">    2696 </span>            :             DRIVER_GEM |</a>
<a name="2697"><span class="lineNum">    2697 </span>            :             DRIVER_RENDER | DRIVER_MODESET | DRIVER_SYNCOBJ |</a>
<a name="2698"><span class="lineNum">    2698 </span>            :             DRIVER_SYNCOBJ_TIMELINE,</a>
<a name="2699"><span class="lineNum">    2699 </span>            :         .open = amdgpu_driver_open_kms,</a>
<a name="2700"><span class="lineNum">    2700 </span>            :         .postclose = amdgpu_driver_postclose_kms,</a>
<a name="2701"><span class="lineNum">    2701 </span>            :         .lastclose = amdgpu_driver_lastclose_kms,</a>
<a name="2702"><span class="lineNum">    2702 </span>            :         .ioctls = amdgpu_ioctls_kms,</a>
<a name="2703"><span class="lineNum">    2703 </span>            :         .num_ioctls = ARRAY_SIZE(amdgpu_ioctls_kms),</a>
<a name="2704"><span class="lineNum">    2704 </span>            :         .dumb_create = amdgpu_mode_dumb_create,</a>
<a name="2705"><span class="lineNum">    2705 </span>            :         .dumb_map_offset = amdgpu_mode_dumb_mmap,</a>
<a name="2706"><span class="lineNum">    2706 </span>            :         .fops = &amp;amdgpu_driver_kms_fops,</a>
<a name="2707"><span class="lineNum">    2707 </span>            :         .release = &amp;amdgpu_driver_release_kms,</a>
<a name="2708"><span class="lineNum">    2708 </span>            : </a>
<a name="2709"><span class="lineNum">    2709 </span>            :         .prime_handle_to_fd = drm_gem_prime_handle_to_fd,</a>
<a name="2710"><span class="lineNum">    2710 </span>            :         .prime_fd_to_handle = drm_gem_prime_fd_to_handle,</a>
<a name="2711"><span class="lineNum">    2711 </span>            :         .gem_prime_import = amdgpu_gem_prime_import,</a>
<a name="2712"><span class="lineNum">    2712 </span>            :         .gem_prime_mmap = drm_gem_prime_mmap,</a>
<a name="2713"><span class="lineNum">    2713 </span>            : </a>
<a name="2714"><span class="lineNum">    2714 </span>            :         .name = DRIVER_NAME,</a>
<a name="2715"><span class="lineNum">    2715 </span>            :         .desc = DRIVER_DESC,</a>
<a name="2716"><span class="lineNum">    2716 </span>            :         .date = DRIVER_DATE,</a>
<a name="2717"><span class="lineNum">    2717 </span>            :         .major = KMS_DRIVER_MAJOR,</a>
<a name="2718"><span class="lineNum">    2718 </span>            :         .minor = KMS_DRIVER_MINOR,</a>
<a name="2719"><span class="lineNum">    2719 </span>            :         .patchlevel = KMS_DRIVER_PATCHLEVEL,</a>
<a name="2720"><span class="lineNum">    2720 </span>            : };</a>
<a name="2721"><span class="lineNum">    2721 </span>            : </a>
<a name="2722"><span class="lineNum">    2722 </span>            : static struct pci_error_handlers amdgpu_pci_err_handler = {</a>
<a name="2723"><span class="lineNum">    2723 </span>            :         .error_detected = amdgpu_pci_error_detected,</a>
<a name="2724"><span class="lineNum">    2724 </span>            :         .mmio_enabled   = amdgpu_pci_mmio_enabled,</a>
<a name="2725"><span class="lineNum">    2725 </span>            :         .slot_reset     = amdgpu_pci_slot_reset,</a>
<a name="2726"><span class="lineNum">    2726 </span>            :         .resume         = amdgpu_pci_resume,</a>
<a name="2727"><span class="lineNum">    2727 </span>            : };</a>
<a name="2728"><span class="lineNum">    2728 </span>            : </a>
<a name="2729"><span class="lineNum">    2729 </span>            : extern const struct attribute_group amdgpu_vram_mgr_attr_group;</a>
<a name="2730"><span class="lineNum">    2730 </span>            : extern const struct attribute_group amdgpu_gtt_mgr_attr_group;</a>
<a name="2731"><span class="lineNum">    2731 </span>            : extern const struct attribute_group amdgpu_vbios_version_attr_group;</a>
<a name="2732"><span class="lineNum">    2732 </span>            : </a>
<a name="2733"><span class="lineNum">    2733 </span>            : static const struct attribute_group *amdgpu_sysfs_groups[] = {</a>
<a name="2734"><span class="lineNum">    2734 </span>            :         &amp;amdgpu_vram_mgr_attr_group,</a>
<a name="2735"><span class="lineNum">    2735 </span>            :         &amp;amdgpu_gtt_mgr_attr_group,</a>
<a name="2736"><span class="lineNum">    2736 </span>            :         &amp;amdgpu_vbios_version_attr_group,</a>
<a name="2737"><span class="lineNum">    2737 </span>            :         NULL,</a>
<a name="2738"><span class="lineNum">    2738 </span>            : };</a>
<a name="2739"><span class="lineNum">    2739 </span>            : </a>
<a name="2740"><span class="lineNum">    2740 </span>            : </a>
<a name="2741"><span class="lineNum">    2741 </span>            : static struct pci_driver amdgpu_kms_pci_driver = {</a>
<a name="2742"><span class="lineNum">    2742 </span>            :         .name = DRIVER_NAME,</a>
<a name="2743"><span class="lineNum">    2743 </span>            :         .id_table = pciidlist,</a>
<a name="2744"><span class="lineNum">    2744 </span>            :         .probe = amdgpu_pci_probe,</a>
<a name="2745"><span class="lineNum">    2745 </span>            :         .remove = amdgpu_pci_remove,</a>
<a name="2746"><span class="lineNum">    2746 </span>            :         .shutdown = amdgpu_pci_shutdown,</a>
<a name="2747"><span class="lineNum">    2747 </span>            :         .driver.pm = &amp;amdgpu_pm_ops,</a>
<a name="2748"><span class="lineNum">    2748 </span>            :         .err_handler = &amp;amdgpu_pci_err_handler,</a>
<a name="2749"><span class="lineNum">    2749 </span>            :         .dev_groups = amdgpu_sysfs_groups,</a>
<a name="2750"><span class="lineNum">    2750 </span>            : };</a>
<a name="2751"><span class="lineNum">    2751 </span>            : </a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineCov">          1 : static int __init amdgpu_init(void)</span></a>
<a name="2753"><span class="lineNum">    2753 </span>            : {</a>
<a name="2754"><span class="lineNum">    2754 </span>            :         int r;</a>
<a name="2755"><span class="lineNum">    2755 </span>            : </a>
<a name="2756"><span class="lineNum">    2756 </span><span class="lineCov">          1 :         if (drm_firmware_drivers_only())</span></a>
<a name="2757"><span class="lineNum">    2757 </span>            :                 return -EINVAL;</a>
<a name="2758"><span class="lineNum">    2758 </span>            : </a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineCov">          1 :         r = amdgpu_sync_init();</span></a>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineCov">          1 :         if (r)</span></a>
<a name="2761"><span class="lineNum">    2761 </span>            :                 goto error_sync;</a>
<a name="2762"><span class="lineNum">    2762 </span>            : </a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineCov">          1 :         r = amdgpu_fence_slab_init();</span></a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineCov">          1 :         if (r)</span></a>
<a name="2765"><span class="lineNum">    2765 </span>            :                 goto error_fence;</a>
<a name="2766"><span class="lineNum">    2766 </span>            : </a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineCov">          1 :         DRM_INFO(&quot;amdgpu kernel modesetting enabled.\n&quot;);</span></a>
<a name="2768"><span class="lineNum">    2768 </span>            :         amdgpu_register_atpx_handler();</a>
<a name="2769"><span class="lineNum">    2769 </span>            :         amdgpu_acpi_detect();</a>
<a name="2770"><span class="lineNum">    2770 </span>            : </a>
<a name="2771"><span class="lineNum">    2771 </span>            :         /* Ignore KFD init failures. Normal when CONFIG_HSA_AMD is not set. */</a>
<a name="2772"><span class="lineNum">    2772 </span><span class="lineCov">          1 :         amdgpu_amdkfd_init();</span></a>
<a name="2773"><span class="lineNum">    2773 </span>            : </a>
<a name="2774"><span class="lineNum">    2774 </span>            :         /* let modprobe override vga console setting */</a>
<a name="2775"><span class="lineNum">    2775 </span><span class="lineCov">          1 :         return pci_register_driver(&amp;amdgpu_kms_pci_driver);</span></a>
<a name="2776"><span class="lineNum">    2776 </span>            : </a>
<a name="2777"><span class="lineNum">    2777 </span>            : error_fence:</a>
<a name="2778"><span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         amdgpu_sync_fini();</span></a>
<a name="2779"><span class="lineNum">    2779 </span>            : </a>
<a name="2780"><span class="lineNum">    2780 </span>            : error_sync:</a>
<a name="2781"><span class="lineNum">    2781 </span>            :         return r;</a>
<a name="2782"><span class="lineNum">    2782 </span>            : }</a>
<a name="2783"><span class="lineNum">    2783 </span>            : </a>
<a name="2784"><span class="lineNum">    2784 </span><span class="lineNoCov">          0 : static void __exit amdgpu_exit(void)</span></a>
<a name="2785"><span class="lineNum">    2785 </span>            : {</a>
<a name="2786"><span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         amdgpu_amdkfd_fini();</span></a>
<a name="2787"><span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         pci_unregister_driver(&amp;amdgpu_kms_pci_driver);</span></a>
<a name="2788"><span class="lineNum">    2788 </span>            :         amdgpu_unregister_atpx_handler();</a>
<a name="2789"><span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         amdgpu_sync_fini();</span></a>
<a name="2790"><span class="lineNum">    2790 </span><span class="lineNoCov">          0 :         amdgpu_fence_slab_fini();</span></a>
<a name="2791"><span class="lineNum">    2791 </span>            :         mmu_notifier_synchronize();</a>
<a name="2792"><span class="lineNum">    2792 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2793"><span class="lineNum">    2793 </span>            : </a>
<a name="2794"><span class="lineNum">    2794 </span>            : module_init(amdgpu_init);</a>
<a name="2795"><span class="lineNum">    2795 </span>            : module_exit(amdgpu_exit);</a>
<a name="2796"><span class="lineNum">    2796 </span>            : </a>
<a name="2797"><span class="lineNum">    2797 </span>            : MODULE_AUTHOR(DRIVER_AUTHOR);</a>
<a name="2798"><span class="lineNum">    2798 </span>            : MODULE_DESCRIPTION(DRIVER_DESC);</a>
<a name="2799"><span class="lineNum">    2799 </span>            : MODULE_LICENSE(&quot;GPL and additional rights&quot;);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
