// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "05/15/2019 16:29:26"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    hexagon
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module hexagon_vlg_sample_tst(
	d,
	x,
	xcenter,
	y,
	ycenter,
	sampler_tx
);
input [9:0] d;
input [9:0] x;
input [9:0] xcenter;
input [9:0] y;
input [9:0] ycenter;
output sampler_tx;

reg sample;
time current_time;
always @(d or x or xcenter or y or ycenter)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module hexagon_vlg_check_tst (
	hexagon,
	sampler_rx
);
input  hexagon;
input sampler_rx;

reg  hexagon_expected;

reg  hexagon_prev;

reg  hexagon_expected_prev;

reg  last_hexagon_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:1] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 1'b1;
end

// update real /o prevs

always @(trigger)
begin
	hexagon_prev = hexagon;
end

// update expected /o prevs

always @(trigger)
begin
	hexagon_expected_prev = hexagon_expected;
end



// expected hexagon
initial
begin
	hexagon_expected = 1'bX;
end 
// generate trigger
always @(hexagon_expected or hexagon)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected hexagon = %b | ",hexagon_expected_prev);
	$display("| real hexagon = %b | ",hexagon_prev);
`endif
	if (
		( hexagon_expected_prev !== 1'bx ) && ( hexagon_prev !== hexagon_expected_prev )
		&& ((hexagon_expected_prev !== last_hexagon_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port hexagon :: @time = %t",  $realtime);
		$display ("     Expected value = %b", hexagon_expected_prev);
		$display ("     Real value = %b", hexagon_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_hexagon_exp = hexagon_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module hexagon_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [9:0] d;
reg [9:0] x;
reg [9:0] xcenter;
reg [9:0] y;
reg [9:0] ycenter;
// wires                                               
wire hexagon;

wire sampler;                             

// assign statements (if any)                          
hexagon i1 (
// port map - connection between master ports and signals/registers   
	.d(d),
	.hexagon(hexagon),
	.x(x),
	.xcenter(xcenter),
	.y(y),
	.ycenter(ycenter)
);
// d[ 9 ]
initial
begin
	d[9] = 1'b0;
end 
// d[ 8 ]
initial
begin
	d[8] = 1'b0;
end 
// d[ 7 ]
initial
begin
	d[7] = 1'b0;
end 
// d[ 6 ]
initial
begin
	d[6] = 1'b0;
end 
// d[ 5 ]
initial
begin
	d[5] = 1'b0;
end 
// d[ 4 ]
initial
begin
	d[4] = 1'b0;
end 
// d[ 3 ]
initial
begin
	d[3] = 1'b1;
end 
// d[ 2 ]
initial
begin
	d[2] = 1'b1;
end 
// d[ 1 ]
initial
begin
	d[1] = 1'b1;
end 
// d[ 0 ]
initial
begin
	d[0] = 1'b1;
end 
// xcenter[ 9 ]
initial
begin
	xcenter[9] = 1'b0;
end 
// xcenter[ 8 ]
initial
begin
	xcenter[8] = 1'b0;
end 
// xcenter[ 7 ]
initial
begin
	xcenter[7] = 1'b1;
end 
// xcenter[ 6 ]
initial
begin
	xcenter[6] = 1'b1;
end 
// xcenter[ 5 ]
initial
begin
	xcenter[5] = 1'b0;
end 
// xcenter[ 4 ]
initial
begin
	xcenter[4] = 1'b0;
end 
// xcenter[ 3 ]
initial
begin
	xcenter[3] = 1'b1;
end 
// xcenter[ 2 ]
initial
begin
	xcenter[2] = 1'b0;
end 
// xcenter[ 1 ]
initial
begin
	xcenter[1] = 1'b0;
end 
// xcenter[ 0 ]
initial
begin
	xcenter[0] = 1'b0;
end 
// ycenter[ 9 ]
initial
begin
	ycenter[9] = 1'b0;
end 
// ycenter[ 8 ]
initial
begin
	ycenter[8] = 1'b0;
end 
// ycenter[ 7 ]
initial
begin
	ycenter[7] = 1'b1;
end 
// ycenter[ 6 ]
initial
begin
	ycenter[6] = 1'b1;
end 
// ycenter[ 5 ]
initial
begin
	ycenter[5] = 1'b0;
end 
// ycenter[ 4 ]
initial
begin
	ycenter[4] = 1'b0;
end 
// ycenter[ 3 ]
initial
begin
	ycenter[3] = 1'b1;
end 
// ycenter[ 2 ]
initial
begin
	ycenter[2] = 1'b0;
end 
// ycenter[ 1 ]
initial
begin
	ycenter[1] = 1'b0;
end 
// ycenter[ 0 ]
initial
begin
	ycenter[0] = 1'b0;
end 
// x[ 9 ]
initial
begin
	x[9] = 1'b0;
end 
// x[ 8 ]
initial
begin
	x[8] = 1'b0;
end 
// x[ 7 ]
initial
begin
	x[7] = 1'b1;
end 
// x[ 6 ]
initial
begin
	x[6] = 1'b1;
end 
// x[ 5 ]
initial
begin
	x[5] = 1'b0;
end 
// x[ 4 ]
initial
begin
	x[4] = 1'b0;
end 
// x[ 3 ]
initial
begin
	x[3] = 1'b1;
end 
// x[ 2 ]
initial
begin
	x[2] = 1'b0;
end 
// x[ 1 ]
initial
begin
	x[1] = 1'b0;
end 
// x[ 0 ]
initial
begin
	x[0] = 1'b1;
end 
// y[ 9 ]
initial
begin
	y[9] = 1'b0;
end 
// y[ 8 ]
initial
begin
	y[8] = 1'b0;
end 
// y[ 7 ]
initial
begin
	y[7] = 1'b1;
end 
// y[ 6 ]
initial
begin
	y[6] = 1'b1;
end 
// y[ 5 ]
initial
begin
	y[5] = 1'b0;
end 
// y[ 4 ]
initial
begin
	y[4] = 1'b0;
end 
// y[ 3 ]
initial
begin
	y[3] = 1'b1;
end 
// y[ 2 ]
initial
begin
	y[2] = 1'b0;
end 
// y[ 1 ]
initial
begin
	y[1] = 1'b0;
end 
// y[ 0 ]
initial
begin
	y[0] = 1'b1;
end 

hexagon_vlg_sample_tst tb_sample (
	.d(d),
	.x(x),
	.xcenter(xcenter),
	.y(y),
	.ycenter(ycenter),
	.sampler_tx(sampler)
);

hexagon_vlg_check_tst tb_out(
	.hexagon(hexagon),
	.sampler_rx(sampler)
);
endmodule

