Analysis & Synthesis report for FPGACONTROL
Mon Aug 04 17:03:25 2014
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component
 17. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated
 18. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_g86:rdptr_g1p
 19. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_51c:wrptr_g1p
 20. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp
 21. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram
 22. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14
 23. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|dffpipe_c2e:rdaclr
 24. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
 25. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe17
 26. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
 27. Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20
 28. Source assignments for RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated
 29. Parameter Settings for User Entity Instance: FIFO12:inst8|dcfifo:dcfifo_component
 30. Parameter Settings for User Entity Instance: PLL80M:inst6|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: RAM2PORT:inst17|altsyncram:altsyncram_component
 32. dcfifo Parameter Settings by Entity Instance
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 04 17:03:25 2014          ;
; Quartus II Version                 ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; FPGACONTROL                                    ;
; Top-level Entity Name              ; FPGACONTROL                                    ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 420                                            ;
;     Total combinational functions  ; 329                                            ;
;     Dedicated logic registers      ; 231                                            ;
; Total registers                    ; 231                                            ;
; Total pins                         ; 58                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 5,120                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; FPGACONTROL        ; FPGACONTROL        ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; FPGACONTROL.bdf                  ; yes             ; User Block Diagram/Schematic File  ; E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf                           ;
; freqcalc.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/nios/chen/FPGACONTROL/freqcalc.bdf                              ;
; freqcalc/choose.vhd              ; yes             ; User VHDL File                     ; E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd                       ;
; PLL80M.vhd                       ; yes             ; User Wizard-Generated File         ; E:/nios/chen/FPGACONTROL/PLL80M.vhd                                ;
; div10m.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/nios/chen/FPGACONTROL/div10m.bdf                                ;
; FIFO12.vhd                       ; yes             ; User Wizard-Generated File         ; E:/nios/chen/FPGACONTROL/FIFO12.vhd                                ;
; datacarry/WRREQ1.vhd             ; yes             ; User VHDL File                     ; E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd                      ;
; RAM2PORT.vhd                     ; yes             ; User Wizard-Generated File         ; E:/nios/chen/FPGACONTROL/RAM2PORT.vhd                              ;
; FREW.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/nios/chen/FPGACONTROL/FREW.bdf                                  ;
; dds/PHASETEST.vhd                ; yes             ; User VHDL File                     ; E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd                         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; d:/temp/quartusii11/quartus/libraries/megafunctions/dcfifo.tdf     ;
; db/dcfifo_4cf1.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf                        ;
; db/a_graycounter_g86.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf                  ;
; db/a_graycounter_51c.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/a_graycounter_51c.tdf                  ;
; db/a_graycounter_41c.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf                  ;
; db/altsyncram_1nu.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf                     ;
; db/altsyncram_cbc1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf                    ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/dffpipe_c2e.tdf                        ;
; db/alt_synch_pipe_8u7.tdf        ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf                 ;
; db/dffpipe_2v8.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/dffpipe_2v8.tdf                        ;
; db/alt_synch_pipe_9u7.tdf        ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf                 ;
; db/dffpipe_3v8.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf                        ;
; db/cmpr_t16.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf                           ;
; decoder_addr.vhd                 ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/select/decoder_addr.vhd                   ;
; latch_addr.vhd                   ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/select/latch_addr.vhd                     ;
; latch_data.vhd                   ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/select/latch_data.vhd                     ;
; latch32.vhd                      ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd                      ;
; control.vhd                      ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/freqcalc/control.vhd                      ;
; cnt32.vhd                        ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd                        ;
; getandchoose.vhd                 ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/div/getandchoose.vhd                      ;
; fre_div1m_64.vhd                 ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd                      ;
; frediv_25.vhd                    ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/div/frediv_25.vhd                         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf     ;
; ts12.vhd                         ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/datacarry/ts12.vhd                        ;
; 74273.bdf                        ; yes             ; Megafunction                       ; d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf    ;
; latch_ad.vhd                     ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/select/latch_ad.vhd                       ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_8ao1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf                    ;
; phase_acc.vhd                    ; yes             ; Auto-Found VHDL File               ; e:/nios/chen/fpgacontrol/dds/phase_acc.vhd                         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 420    ;
;                                             ;        ;
; Total combinational functions               ; 329    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 152    ;
;     -- 3 input functions                    ; 101    ;
;     -- <=2 input functions                  ; 76     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 243    ;
;     -- arithmetic mode                      ; 86     ;
;                                             ;        ;
; Total registers                             ; 231    ;
;     -- Dedicated logic registers            ; 231    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 58     ;
; Total memory bits                           ; 5120   ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; inst22 ;
; Maximum fan-out                             ; 57     ;
; Total fan-out                               ; 2093   ;
; Average fan-out                             ; 3.28   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGACONTROL                                  ; 329 (84)          ; 231 (0)      ; 5120        ; 0          ; 0            ; 0       ; 0         ; 58   ; 0            ; |FPGACONTROL                                                                                                                      ;              ;
;    |DECODER_ADDR:inst|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|DECODER_ADDR:inst                                                                                                    ;              ;
;    |FIFO12:inst8|                             ; 50 (0)            ; 82 (0)       ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8                                                                                                         ;              ;
;       |dcfifo:dcfifo_component|               ; 50 (0)            ; 82 (0)       ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component                                                                                 ;              ;
;          |dcfifo_4cf1:auto_generated|         ; 50 (4)            ; 82 (19)      ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated                                                      ;              ;
;             |a_graycounter_41c:wrptr_gp|      ; 17 (17)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp                           ;              ;
;             |a_graycounter_g86:rdptr_g1p|     ; 17 (17)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_g86:rdptr_g1p                          ;              ;
;             |alt_synch_pipe_8u7:rs_dgwp|      ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                           ;              ;
;                |dffpipe_2v8:dffpipe17|        ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe17     ;              ;
;             |alt_synch_pipe_9u7:ws_dgrp|      ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                           ;              ;
;                |dffpipe_3v8:dffpipe20|        ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20     ;              ;
;             |altsyncram_1nu:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram                              ;              ;
;                |altsyncram_cbc1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14 ;              ;
;             |cmpr_t16:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:rdempty_eq_comp                             ;              ;
;             |cmpr_t16:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp                              ;              ;
;             |dffpipe_c2e:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|dffpipe_c2e:rdaclr                                   ;              ;
;    |FREW:inst29|                              ; 0 (0)             ; 33 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29                                                                                                          ;              ;
;       |74273:inst5|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29|74273:inst5                                                                                              ;              ;
;       |74273:inst7|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29|74273:inst7                                                                                              ;              ;
;       |74273:inst9|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29|74273:inst9                                                                                              ;              ;
;       |74273:inst|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29|74273:inst                                                                                               ;              ;
;       |PHASETEST:inst1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|FREW:inst29|PHASETEST:inst1                                                                                          ;              ;
;    |LATCH_AD:inst2|                           ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|LATCH_AD:inst2                                                                                                       ;              ;
;    |LATCH_ADDR:inst9|                         ; 1 (1)             ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|LATCH_ADDR:inst9                                                                                                     ;              ;
;    |LATCH_DATA:inst1|                         ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|LATCH_DATA:inst1                                                                                                     ;              ;
;    |PLL80M:inst6|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|PLL80M:inst6                                                                                                         ;              ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|PLL80M:inst6|altpll:altpll_component                                                                                 ;              ;
;    |RAM2PORT:inst17|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|RAM2PORT:inst17                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|RAM2PORT:inst17|altsyncram:altsyncram_component                                                                      ;              ;
;          |altsyncram_8ao1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated                                       ;              ;
;    |WRREQ1:inst15|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|WRREQ1:inst15                                                                                                        ;              ;
;    |div10m:inst7|                             ; 46 (0)            ; 31 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|div10m:inst7                                                                                                         ;              ;
;       |fre_div1m_64:inst3|                    ; 27 (27)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|div10m:inst7|fre_div1m_64:inst3                                                                                      ;              ;
;       |frediv_25:inst|                        ; 15 (15)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|div10m:inst7|frediv_25:inst                                                                                          ;              ;
;       |getandchoose:inst4|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|div10m:inst7|getandchoose:inst4                                                                                      ;              ;
;    |freqcalc:inst3|                           ; 74 (0)            ; 36 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|freqcalc:inst3                                                                                                       ;              ;
;       |choose:inst3|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|freqcalc:inst3|choose:inst3                                                                                          ;              ;
;       |cnt32:inst5|                           ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|freqcalc:inst3|cnt32:inst5                                                                                           ;              ;
;       |control:inst|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|freqcalc:inst3|control:inst                                                                                          ;              ;
;       |latch32:inst2|                         ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|freqcalc:inst3|latch32:inst2                                                                                         ;              ;
;    |phase_acc:inst12|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACONTROL|phase_acc:inst12                                                                                                     ;              ;
+-----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 12           ; 256          ; 12           ; 3072 ; None ;
; RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------+
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |FPGACONTROL|FIFO12:inst8    ; E:/nios/chen/FPGACONTROL/FIFO12.vhd   ;
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |FPGACONTROL|PLL80M:inst6    ; E:/nios/chen/FPGACONTROL/PLL80M.vhd   ;
; Altera ; RAM: 2-PORT  ; 10.0    ; N/A          ; N/A          ; |FPGACONTROL|RAM2PORT:inst17 ; E:/nios/chen/FPGACONTROL/RAM2PORT.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; WRREQ1:inst15|START                                 ; inst13                           ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[7]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[0]_99                         ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[23]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[7]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[6]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[22]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[6]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[5]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[21]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[5]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[4]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[20]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[4]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[3]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[19]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[3]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[2]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[18]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[2]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[1]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[17]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[1]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[0]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[16]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[0]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; LATCH_DATA:inst1|DATA[15]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[31]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[15]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[14]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[30]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[14]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[13]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[29]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[13]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[12]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[28]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[12]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[11]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[27]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[11]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[10]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[26]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[10]$latch                     ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[9]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[25]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[9]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[8]                  ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; freqcalc:inst3|latch32:inst2|qq[24]                 ; freqcalc:inst3|control:inst|Mux6 ; yes                    ;
; LATCH_DATA:inst1|DATA[8]$latch                      ; LATCH_DATA:inst1|DATA[0]         ; yes                    ;
; LATCH_AD:inst2|AD[15]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[0]_102                            ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[14]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[13]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[12]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[11]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[10]$latch                         ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[9]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[8]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[7]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[6]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[5]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[4]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[3]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[2]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[1]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; LATCH_AD:inst2|AD[0]$latch                          ; LATCH_AD:inst2|AD[0]             ; yes                    ;
; Number of user-specified and inferred latches = 67  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; div10m:inst7|getandchoose:inst4|s[4..5] ; Lost fanout        ;
; Total Number of Removed Registers = 2   ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 231   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 46    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0 ; 1       ;
; FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 2                                                                    ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGACONTROL|D[15]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGACONTROL|D[0]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated ;
+---------------------------------+-------+-----------------+----------------------------+
; Assignment                      ; Value ; From            ; To                         ;
+---------------------------------+-------+-----------------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                          ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                     ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe20|dffe21a  ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe17|dffe18a  ;
+---------------------------------+-------+-----------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_51c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO12:inst8|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------+
; Parameter Name          ; Value       ; Type                                      ;
+-------------------------+-------------+-------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                            ;
; LPM_WIDTH               ; 12          ; Signed Integer                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                   ;
; USE_EAB                 ; ON          ; Untyped                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                   ;
; CBXI_PARAMETER          ; dcfifo_4cf1 ; Untyped                                   ;
+-------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL80M:inst6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 8                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 8                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 6250              ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM2PORT:inst17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_8ao1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 1                                    ;
; Entity Instance            ; FIFO12:inst8|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                           ;
;     -- LPM_WIDTH           ; 12                                   ;
;     -- LPM_NUMWORDS        ; 256                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL80M:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; RAM2PORT:inst17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 256                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Aug 04 17:03:21 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file fpgacontrol.bdf
    Info: Found entity 1: FPGACONTROL
Warning: Can't analyze file -- file freqcalc/freqcalc.bdf is missing
Info: Found 1 design units, including 1 entities, in source file freqcalc.bdf
    Info: Found entity 1: freqcalc
Info: Found 2 design units, including 1 entities, in source file freqcalc/choose.vhd
    Info: Found design unit 1: choose-one
    Info: Found entity 1: choose
Info: Found 2 design units, including 1 entities, in source file pll80m.vhd
    Info: Found design unit 1: pll80m-SYN
    Info: Found entity 1: PLL80M
Info: Found 1 design units, including 1 entities, in source file div10m.bdf
    Info: Found entity 1: div10m
Info: Found 2 design units, including 1 entities, in source file fifo12.vhd
    Info: Found design unit 1: fifo12-SYN
    Info: Found entity 1: FIFO12
Warning: Can't analyze file -- file datacarry/WRREEQ.vhd is missing
Info: Found 2 design units, including 1 entities, in source file datacarry/wrreq1.vhd
    Info: Found design unit 1: WRREQ1-one
    Info: Found entity 1: WRREQ1
Info: Found 2 design units, including 1 entities, in source file ram2port.vhd
    Info: Found design unit 1: ram2port-SYN
    Info: Found entity 1: RAM2PORT
Info: Found 1 design units, including 1 entities, in source file frew.bdf
    Info: Found entity 1: FREW
Info: Found 2 design units, including 1 entities, in source file dds/phasetest.vhd
    Info: Found design unit 1: PHASETEST-one
    Info: Found entity 1: PHASETEST
Info: Elaborating entity "FPGACONTROL" for the top level hierarchy
Warning: Block or symbol "NOR2" of instance "inst14" overlaps another block or symbol
Info: Elaborating entity "FIFO12" for hierarchy "FIFO12:inst8"
Info: Elaborating entity "dcfifo" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "FIFO12:inst8|dcfifo:dcfifo_component"
Info: Instantiated megafunction "FIFO12:inst8|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "12"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4cf1.tdf
    Info: Found entity 1: dcfifo_4cf1
Info: Elaborating entity "dcfifo_4cf1" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf
    Info: Found entity 1: a_graycounter_51c
Info: Elaborating entity "a_graycounter_51c" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_51c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info: Found entity 1: a_graycounter_41c
Info: Elaborating entity "a_graycounter_41c" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1nu.tdf
    Info: Found entity 1: altsyncram_1nu
Info: Elaborating entity "altsyncram_1nu" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cbc1.tdf
    Info: Found entity 1: altsyncram_cbc1
Info: Elaborating entity "altsyncram_cbc1" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info: Found entity 1: dffpipe_c2e
Info: Elaborating entity "dffpipe_c2e" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|dffpipe_c2e:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf
    Info: Found entity 1: alt_synch_pipe_8u7
Info: Elaborating entity "alt_synch_pipe_8u7" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe17"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf
    Info: Found entity 1: alt_synch_pipe_9u7
Info: Elaborating entity "alt_synch_pipe_9u7" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info: Found entity 1: dffpipe_3v8
Info: Elaborating entity "dffpipe_3v8" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info: Found entity 1: cmpr_t16
Info: Elaborating entity "cmpr_t16" for hierarchy "FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info: Elaborating entity "WRREQ1" for hierarchy "WRREQ1:inst15"
Warning (10492): VHDL Process Statement warning at WRREQ1.vhd(32): signal "START" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at WRREQ1.vhd(18): inferring latch(es) for signal or variable "START", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "START" at WRREQ1.vhd(18)
Warning: Using design file select/decoder_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: DECODER_ADDR-decoder
    Info: Found entity 1: DECODER_ADDR
Info: Elaborating entity "DECODER_ADDR" for hierarchy "DECODER_ADDR:inst"
Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: LATCH_ADDR-latch
    Info: Found entity 1: LATCH_ADDR
Info: Elaborating entity "LATCH_ADDR" for hierarchy "LATCH_ADDR:inst9"
Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: LATCH_DATA-AD2D
    Info: Found entity 1: LATCH_DATA
Info: Elaborating entity "LATCH_DATA" for hierarchy "LATCH_DATA:inst1"
Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable "DATA", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "DATA[0]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[1]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[2]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[3]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[4]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[5]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[6]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[7]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[8]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[9]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[10]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[11]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[12]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[13]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[14]" at latch_data.vhd(17)
Info (10041): Inferred latch for "DATA[15]" at latch_data.vhd(17)
Info: Elaborating entity "freqcalc" for hierarchy "freqcalc:inst3"
Info: Elaborating entity "choose" for hierarchy "freqcalc:inst3|choose:inst3"
Warning: Using design file freqcalc/latch32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: latch32-one
    Info: Found entity 1: latch32
Info: Elaborating entity "latch32" for hierarchy "freqcalc:inst3|latch32:inst2"
Warning (10631): VHDL Process Statement warning at latch32.vhd(17): inferring latch(es) for signal or variable "qq", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "qq[0]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[1]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[2]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[3]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[4]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[5]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[6]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[7]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[8]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[9]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[10]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[11]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[12]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[13]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[14]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[15]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[16]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[17]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[18]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[19]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[20]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[21]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[22]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[23]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[24]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[25]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[26]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[27]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[28]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[29]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[30]" at latch32.vhd(17)
Info (10041): Inferred latch for "qq[31]" at latch32.vhd(17)
Warning: Using design file freqcalc/control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: control-behav
    Info: Found entity 1: control
Info: Elaborating entity "control" for hierarchy "freqcalc:inst3|control:inst"
Warning: Using design file freqcalc/cnt32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cnt32-one
    Info: Found entity 1: cnt32
Info: Elaborating entity "cnt32" for hierarchy "freqcalc:inst3|cnt32:inst5"
Info: Elaborating entity "div10m" for hierarchy "div10m:inst7"
Warning: Block or symbol "frediv_25" of instance "inst" overlaps another block or symbol
Warning: Using design file div/getandchoose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: getandchoose-one
    Info: Found entity 1: getandchoose
Info: Elaborating entity "getandchoose" for hierarchy "div10m:inst7|getandchoose:inst4"
Warning (10492): VHDL Process Statement warning at getandchoose.vhd(22): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file div/fre_div1m_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: fre_div1m_64-one
    Info: Found entity 1: fre_div1m_64
Info: Elaborating entity "fre_div1m_64" for hierarchy "div10m:inst7|fre_div1m_64:inst3"
Warning (10492): VHDL Process Statement warning at fre_div1m_64.vhd(25): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file div/frediv_25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: frediv_25-one
    Info: Found entity 1: frediv_25
Info: Elaborating entity "frediv_25" for hierarchy "div10m:inst7|frediv_25:inst"
Info: Elaborating entity "PLL80M" for hierarchy "PLL80M:inst6"
Info: Elaborating entity "altpll" for hierarchy "PLL80M:inst6|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL80M:inst6|altpll:altpll_component"
Info: Instantiated megafunction "PLL80M:inst6|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "8"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "8"
    Info: Parameter "clk2_phase_shift" = "6250"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL80M"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Warning: Using design file datacarry/ts12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: TS12-one
    Info: Found entity 1: TS12
Info: Elaborating entity "TS12" for hierarchy "TS12:inst11"
Info: Elaborating entity "FREW" for hierarchy "FREW:inst29"
Info: Elaborating entity "PHASETEST" for hierarchy "FREW:inst29|PHASETEST:inst1"
Warning (10492): VHDL Process Statement warning at PHASETEST.vhd(23): signal "START" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "74273" for hierarchy "FREW:inst29|74273:inst"
Info: Elaborated megafunction instantiation "FREW:inst29|74273:inst"
Warning: Using design file select/latch_ad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: LATCH_AD-D2AD
    Info: Found entity 1: LATCH_AD
Info: Elaborating entity "LATCH_AD" for hierarchy "LATCH_AD:inst2"
Warning (10492): VHDL Process Statement warning at latch_ad.vhd(23): signal "NADV" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at latch_ad.vhd(18): inferring latch(es) for signal or variable "AD", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "AD[0]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[1]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[2]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[3]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[4]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[5]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[6]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[7]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[8]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[9]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[10]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[11]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[12]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[13]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[14]" at latch_ad.vhd(18)
Info (10041): Inferred latch for "AD[15]" at latch_ad.vhd(18)
Info: Elaborating entity "RAM2PORT" for hierarchy "RAM2PORT:inst17"
Info: Elaborating entity "altsyncram" for hierarchy "RAM2PORT:inst17|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RAM2PORT:inst17|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RAM2PORT:inst17|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf
    Info: Found entity 1: altsyncram_8ao1
Info: Elaborating entity "altsyncram_8ao1" for hierarchy "RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated"
Warning: Using design file dds/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: phase_acc-one
    Info: Found entity 1: phase_acc
Info: Elaborating entity "phase_acc" for hierarchy "phase_acc:inst12"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "D[15]" into a selector
    Warning: Converted tri-state node "D[14]" into a selector
    Warning: Converted tri-state node "D[13]" into a selector
    Warning: Converted tri-state node "D[12]" into a selector
    Warning: Converted tri-state node "D[11]" into a selector
    Warning: Converted tri-state node "D[10]" into a selector
    Warning: Converted tri-state node "D[9]" into a selector
    Warning: Converted tri-state node "D[8]" into a selector
    Warning: Converted tri-state node "D[7]" into a selector
    Warning: Converted tri-state node "D[6]" into a selector
    Warning: Converted tri-state node "D[5]" into a selector
    Warning: Converted tri-state node "D[4]" into a selector
    Warning: Converted tri-state node "D[3]" into a selector
    Warning: Converted tri-state node "D[2]" into a selector
    Warning: Converted tri-state node "D[1]" into a selector
    Warning: Converted tri-state node "D[0]" into a selector
Warning: Latch WRREQ1:inst15|START has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LATCH_ADDR:inst9|nCS
Warning: Latch LATCH_DATA:inst1|DATA[0]_99 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NWE
Warning: Latch LATCH_AD:inst2|AD[15]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[0]_102 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[14]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[13]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[12]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[11]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[10]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[9]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[8]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[7]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Warning: Latch LATCH_AD:inst2|AD[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal NOE
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "div10m:inst7|getandchoose:inst4|s[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div10m:inst7|getandchoose:inst4|s[5]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "PLL80M:inst6|altpll:altpll_component|pll"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "A17"
    Warning (15610): No output dependent on input pin "A18"
Info: Implemented 515 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 22 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 436 logic cells
    Info: Implemented 20 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 293 megabytes
    Info: Processing ended: Mon Aug 04 17:03:25 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


