;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @42, 210
	JMN @42, 210
	ADD 270, 40
	SPL -1, @20
	JMP 0, 200
	JMP 0, 200
	JMN <121, 106
	JMZ 0, -240
	JMN @42, 210
	SPL <121, 107
	SLT 210, 20
	SLT 210, 20
	SUB 0, @2
	SUB 0, @2
	SUB 0, @2
	ADD 210, 71
	SUB #72, @288
	MOV -1, <-20
	ADD -1, <-20
	MOV -401, -21
	MOV -1, <-20
	CMP 0, 0
	SPL 270, 40
	MOV -1, <-20
	SUB @0, @2
	ADD 718, 30
	ADD 718, 30
	SPL -100, -203
	JMN @12, #203
	MOV -1, <-20
	JMN 0, 0
	JMN 0, 0
	SUB @121, 107
	CMP @-3, 0
	JMN <121, 106
	JMN <121, 106
	JMN <121, 106
	CMP 210, 20
	SUB 0, @2
	SUB -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	ADD 210, 60
	ADD 210, 60
	CMP -207, <-128
	JMN @42, 210
	JMN @42, 210
	MOV -7, <-20
