{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707388875160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388875160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:14 2024 " "Processing started: Thu Feb  8 13:41:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388875160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388875160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388875160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707388875377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707388875377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-trigger10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-trigger10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger10 " "Found entity 1: D-Trigger10" {  } { { "D-Trigger10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-triggerwithrisingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-triggerwithrisingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-TriggerWithRisingEdge " "Found entity 1: D-TriggerWithRisingEdge" {  } { { "D-TriggerWithRisingEdge.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/MUX2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trigger " "Elaborating entity \"Trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707388882533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-TriggerWithRisingEdge D-TriggerWithRisingEdge:inst1 " "Elaborating entity \"D-TriggerWithRisingEdge\" for hierarchy \"D-TriggerWithRisingEdge:inst1\"" {  } { { "Trigger.bdf" "inst1" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 288 328 424 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d-trigger.bdf 1 1 " "Using design file d-trigger.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger " "Found entity 1: D-Trigger" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707388882547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger D-TriggerWithRisingEdge:inst1\|D-Trigger:inst19 " "Elaborating entity \"D-Trigger\" for hierarchy \"D-TriggerWithRisingEdge:inst1\|D-Trigger:inst19\"" {  } { { "D-TriggerWithRisingEdge.bdf" "inst19" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRisingEdge.bdf" { { 160 720 816 256 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707388882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst9 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst9\"" {  } { { "Trigger.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 464 128 288 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE debouncer:inst9\|LPM_COMPARE:inst5 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"debouncer:inst9\|LPM_COMPARE:inst5\"" {  } { { "debouncer.bdf" "inst5" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debouncer:inst9\|LPM_COMPARE:inst5 " "Elaborated megafunction instantiation \"debouncer:inst9\|LPM_COMPARE:inst5\"" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debouncer:inst9\|LPM_COMPARE:inst5 " "Instantiated megafunction \"debouncer:inst9\|LPM_COMPARE:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DATAB 1000000 " "Parameter \"DATAB\" = \"1000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707388882571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707388882571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707388882571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707388882571 ""}  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707388882571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mth " "Found entity 1: cmpr_mth" {  } { { "db/cmpr_mth.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/db/cmpr_mth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mth debouncer:inst9\|LPM_COMPARE:inst5\|cmpr_mth:auto_generated " "Elaborating entity \"cmpr_mth\" for hierarchy \"debouncer:inst9\|LPM_COMPARE:inst5\|cmpr_mth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER debouncer:inst9\|LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"debouncer:inst9\|LPM_COUNTER:inst4\"" {  } { { "debouncer.bdf" "inst4" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debouncer:inst9\|LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"debouncer:inst9\|LPM_COUNTER:inst4\"" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debouncer:inst9\|LPM_COUNTER:inst4 " "Instantiated megafunction \"debouncer:inst9\|LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707388882629 ""}  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707388882629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ig " "Found entity 1: cntr_0ig" {  } { { "db/cntr_0ig.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/db/cntr_0ig.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707388882664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388882664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ig debouncer:inst9\|LPM_COUNTER:inst4\|cntr_0ig:auto_generated " "Elaborating entity \"cntr_0ig\" for hierarchy \"debouncer:inst9\|LPM_COUNTER:inst4\|cntr_0ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388882664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707388883015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707388883369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707388883369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707388883393 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707388883393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707388883393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707388883393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388883403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:23 2024 " "Processing ended: Thu Feb  8 13:41:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388883403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388883403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388883403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707388883403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707388884907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388884908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:24 2024 " "Processing started: Thu Feb  8 13:41:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388884908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707388884908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707388884908 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707388884970 ""}
{ "Info" "0" "" "Project  = Trigger" {  } {  } 0 0 "Project  = Trigger" 0 0 "Fitter" 0 0 1707388884970 ""}
{ "Info" "0" "" "Revision = Trigger" {  } {  } 0 0 "Revision = Trigger" 0 0 "Fitter" 0 0 1707388884971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707388885012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707388885012 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Trigger EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Trigger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707388885029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707388885072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707388885072 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707388885154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707388885231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707388885231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707388885231 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707388885231 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707388885233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707388885233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707388885233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707388885233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707388885233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707388885233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707388885233 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707388885604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707388885605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707388885605 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst22~0\|combout " "Node \"inst22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datab " "Node \"inst21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|combout " "Node \"inst21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datab " "Node \"inst20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|combout " "Node \"inst20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|datab " "Node \"inst19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|combout " "Node \"inst19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|datab " "Node \"inst23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|combout " "Node \"inst23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datac " "Node \"inst20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datad " "Node \"inst21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|datac " "Node \"inst22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388885606 ""}  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 208 88 152 256 "inst22" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 80 88 152 128 "inst21" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { -48 88 152 0 "inst20" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 416 384 448 464 "inst19" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 360 88 152 408 "inst23" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707388885606 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "D-TriggerWithRisingEdge:inst2\|D-Trigger:inst12\|inst20~1 D-TriggerWithRisingEdge:inst2\|D-Trigger:inst12\|inst20~1 " "Clock target D-TriggerWithRisingEdge:inst2\|D-Trigger:inst12\|inst20~1 of clock D-TriggerWithRisingEdge:inst2\|D-Trigger:inst12\|inst20~1 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1707388885607 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|datad  to: inst20~0\|combout " "From: inst19\|datad  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388885608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388885608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|dataa  to: inst19\|combout " "From: inst23\|dataa  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388885608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1707388885608 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707388885608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707388885609 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707388885609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707388885618 ""}  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 504 -72 96 520 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707388885618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707388885762 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707388885763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707388885763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707388885763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707388885764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707388885764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707388885764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707388885764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707388885764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707388885765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707388885765 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707388885771 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707388885773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707388886128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707388886177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707388886187 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707388886600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707388886600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707388886751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707388887187 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707388887187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707388887441 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707388887441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707388887445 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707388887543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707388887551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707388887654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707388887655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707388887754 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707388888032 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C 3.3-V LVTTL 88 " "Pin C uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { C } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 488 -72 96 504 "C" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707388888200 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 504 -72 96 520 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707388888200 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707388888200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707388888242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388888477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:28 2024 " "Processing ended: Thu Feb  8 13:41:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388888477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388888477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388888477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707388888477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707388889706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388889707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:29 2024 " "Processing started: Thu Feb  8 13:41:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388889707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707388889707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707388889707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707388889889 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707388890110 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707388890120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388890308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:30 2024 " "Processing ended: Thu Feb  8 13:41:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388890308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388890308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388890308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707388890308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707388890900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707388891571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388891572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:31 2024 " "Processing started: Thu Feb  8 13:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388891572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Trigger -c Trigger " "Command: quartus_sta Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707388891640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707388891728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707388891728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891769 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707388891878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707388891885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891886 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " "create_clock -period 1.000 -name debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|inst debouncer:inst9\|inst " "create_clock -period 1.000 -name debouncer:inst9\|inst debouncer:inst9\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891886 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst22~0\|combout " "Node \"inst22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datab " "Node \"inst21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|combout " "Node \"inst21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|dataa " "Node \"inst20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|combout " "Node \"inst20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|datab " "Node \"inst19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|combout " "Node \"inst19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|datad " "Node \"inst23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|combout " "Node \"inst23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datab " "Node \"inst20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datac " "Node \"inst21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|dataa " "Node \"inst22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""}  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 208 88 152 256 "inst22" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 80 88 152 128 "inst21" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { -48 88 152 0 "inst20" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 416 384 448 464 "inst19" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 360 88 152 408 "inst23" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707388891887 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388891888 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707388891889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707388891894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388891908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388891908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.817 " "Worst-case setup slack is -8.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.817             -44.850 debouncer:inst9\|inst  " "   -8.817             -44.850 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -41.040 CLK  " "   -2.505             -41.040 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.595 " "Worst-case hold slack is -1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -6.063 debouncer:inst9\|inst  " "   -1.595              -6.063 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 CLK  " "    0.744               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388891924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388891927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.066 " "Worst-case minimum pulse width slack is -3.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.066             -53.080 debouncer:inst9\|inst  " "   -3.066             -53.080 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 CLK  " "   -3.000             -38.688 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707388891968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707388891985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707388892125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388892163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388892163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388892171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388892171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.206 " "Worst-case setup slack is -8.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.206             -41.982 debouncer:inst9\|inst  " "   -8.206             -41.982 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -34.289 CLK  " "   -2.283             -34.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.428 " "Worst-case hold slack is -1.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -5.491 debouncer:inst9\|inst  " "   -1.428              -5.491 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 CLK  " "    0.692               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 CLK  " "   -3.000             -38.688 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -47.639 debouncer:inst9\|inst  " "   -2.863             -47.639 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892198 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707388892235 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388892328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388892328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388892330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388892330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.607 " "Worst-case setup slack is -3.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.607             -16.837 debouncer:inst9\|inst  " "   -3.607             -16.837 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561              -8.043 CLK  " "   -0.561              -8.043 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.766 " "Worst-case hold slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -2.129 debouncer:inst9\|inst  " "   -0.766              -2.129 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLK  " "    0.296               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.174 CLK  " "   -3.000             -34.174 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.000              -1.000 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -15.446 debouncer:inst9\|inst  " "   -0.933             -15.446 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707388892688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707388892688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:32 2024 " "Processing ended: Thu Feb  8 13:41:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707388892744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707388893851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388893851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:33 2024 " "Processing started: Thu Feb  8 13:41:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388893851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707388893851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707388893851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707388894113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Trigger.vo D:/GITEA/GitHub/ES/pcbteach/Lesson_04/simulation/questa/ simulation " "Generated file Trigger.vo in folder \"D:/GITEA/GitHub/ES/pcbteach/Lesson_04/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707388894152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388894167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:34 2024 " "Processing ended: Thu Feb  8 13:41:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388894167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388894167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388894167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707388894167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707388894797 ""}
