//Instruction: 91100023 // brpl R2, 35						Reg_load1a: begin				Mdatain <= 32'h00000000;     //Data to be inserted into R0				MDR_enable <= 1; MDR_read<=3'd2;				#15 MDR_enable <= 0;MDR_read<=3'd0;			end						Reg_load1b: begin    				MDRout <= 1; R0_R15_enable<=16'h0001; //to enable R0 				#15 MDRout <= 0; R0_R15_enable<= 16'd0;			end						Reg_load2a: begin			   	Mdatain <= 32'hFFFB;      //Data to be inserted into R2			  	MDR_enable <= 1;MDR_read<=3'd2;				#15 MDR_enable <= 0;MDR_read<=3'd0;			end						Reg_load2b: begin				MDRout <= 1; R0_R15_enable<=16'h0004;  //enable R2   				#15 MDRout <= 0; R0_R15_enable<= 16'd0;			end						Reg_load3a: begin				Mdatain <= 32'h00000000;   			   MDR_enable <= 1;MDR_read<=3'd2;				#15 MDR_enable <= 0;MDR_read<=3'd0; //Load PC with what is in RAM at location Zero			end						Reg_load3b: begin				MDRout <= 1; PC_enable<=1;     //whatever you enable must be disbled 15 time units after				#15 MDRout <= 0; PC_enable<=0;			end						T0: begin 				PCout <= 1; MAR_enable <= 1; IncPC<=1; Z_enable<=1;				#15 PCout <= 0; MAR_enable <= 0; IncPC<=0; Z_enable<=0;			end						T1: begin			   MDR_enable <= 1; MDR_read<=3'd1; ZLowout<=1; PC_enable<=1;   //Loads MDR from RAM output				#15 MDR_enable <= 0; MDR_read<=3'd0;ZLowout<=0; PC_enable<=0;			end						T2: begin				MDRout <= 1; IR_enable <= 1;				#15 MDRout <= 0; IR_enable <= 0;						end						T3: begin				Gra<=1;Rout<=1; CON_enable<=1;				#15 Gra<=0;Rout<=0;CON_enable<=0;			end						T4: begin				PCout<=1;Y_enable <= 1;				#15 PCout<=0;Y_enable <= 0;			end						T5: begin			   Cout <= 1; Z_enable <= 1; 				#15 Cout <= 0; Z_enable <= 0;			end						T6: begin			   ZLowout<=1; PC_enable<=1;				#15 ZLowout<=0; PC_enable<=0;			end						T7: begin				PCout<=1;			end