<svg xmlns="http://www.w3.org/2000/svg" width="1117.866" height="304">
  <path fill="none" d="M2 2h100v50H2Zm200 50h100v50H202ZM2 102h100v50H2Z" style="fill:#fff;fill-opacity:0;stroke:#9ccc65;stroke-width:4px"/>
  <path d="M202 152h100v50H202Z" style="fill:#9ccc65;fill-opacity:1;stroke:#9ccc65;stroke-width:4px"/>
  <path fill="none" d="M2 202h100v50H2Zm200 50h100v50H202Z" style="fill:#fff;fill-opacity:0;stroke:#9ccc65;stroke-width:4px"/>
  <path fill="none" d="M102 2h100v50H102Zm0 50h100v50H102Zm0 50h100v50H102Z" style="fill:#fff;fill-opacity:0;stroke:#558b2f;stroke-width:4px"/>
  <path d="M102 152h100v50H102Z" style="fill:#558b2f;fill-opacity:1;stroke:#558b2f;stroke-width:4px"/>
  <path fill="none" d="M102 202h100v50H102Zm0 50h100v50H102Z" style="fill:#fff;fill-opacity:0;stroke:#558b2f;stroke-width:4px"/>
  <path d="M429.947 67.827h12.133q31.547 0 31.547 30.853v107.813q0 30.507-31.547 30.507h-12.133q-16.987 0-21.494-13.52v61.36h-31.2V67.827h31.2v13.52q4.507-13.52 21.494-13.52Zm12.48 133.813v-98.453q0-6.24-2.08-7.974-2.08-2.08-8.32-2.08h-12.134q-6.24 0-9.013 2.774-2.427 2.773-2.427 9.36v94.293q0 6.587 2.427 9.36 2.773 2.773 9.013 2.773h12.134q6.24 0 8.32-1.733 2.08-2.08 2.08-8.32zm84.586 83.2h-20.8v-24.96h14.213q14.907 0 18.027-11.44l3.467-14.213h-16.987l-35.36-166.4h31.893l25.654 141.786 23.92-141.786h31.546L566.88 253.293q-7.627 31.547-39.867 31.547Z" aria-label="py" class="pyFPGA_svg__TekoFont" style="fill:#558b2f"/>
  <path d="M722.667 45.293h-63.094v71.414h49.92v24.613h-49.92V237h-31.546V19.987h94.64zm20.453-25.306h71.066q32.24 0 32.24 30.506V122.6q0 30.507-32.24 30.507H774.32V237h-31.2zm72.106 97.76v-62.4q0-6.24-2.08-7.974-2.08-2.08-8.32-2.08H774.32v82.854h30.506q6.24 0 8.32-2.08t2.08-8.32zm158.773-34.32h-31.547V54.653q0-6.24-2.08-7.973-2.08-2.08-8.32-2.08h-17.68q-6.24 0-8.32 2.08-2.08 1.733-2.08 7.973V202.68q0 6.24 2.08 8.32 2.08 1.733 8.32 1.733h17.68q6.24 0 8.32-1.733 2.08-2.08 2.08-8.32v-53.04H925.12v-24.267H974v81.12q0 30.854-32.24 30.854h-37.093q-32.24 0-32.24-30.854v-156q0-30.506 32.24-30.506h37.093q32.24 0 32.24 30.506zM1086.319 237l-8.667-50.267h-45.76L1023.92 237h-31.2l38.48-217.013h45.413L1117.866 237Zm-50.613-75.573h37.786l-19.76-114.4z" aria-label="FPGA" class="pyFPGA_svg__TekoFont" style="fill:#9ccc65"/>
</svg>
