logical_instance_name-envelope_0/delay_line_signext_0/shift_reg[47:0] Physical_names-[envelope_0/delay_line_signext_0/shift_reg_seqshift_shift_reg_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/delay_line_signext_0/shift_reg_seqshift_shift_reg_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/delay_line_signext_0/shift_reg_seqshift_shift_reg_seqshift_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/delay_line_signext_0/shift_reg_seqshift_shift_reg_seqshift_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-47 Port_B_Depth-8 Port_B_Width-47 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/data_pipe_0/delayLine[17:0] Physical_names-[envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/data_pipe_0/delayLine_seqshift_delayLine_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/data_pipe_0/delayLine_seqshift_delayLine_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-18 Port_B_Depth-8 Port_B_Width-18 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.1.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine[17:0] Physical_names-[envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.1.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine_seqshift_delayLine_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.1.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine_seqshift_delayLine_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-18 Port_B_Depth-16 Port_B_Width-18 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.2.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine[17:0] Physical_names-[envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.2.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine_seqshift_delayLine_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/non_symm_bus.2.dly_link_22/fabric_shift_reg.fabric_dly_0/delayLine_seqshift_delayLine_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-18 Port_B_Depth-16 Port_B_Width-18 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-top_bf_0/delay_ctrl/sample_array[0].sd_inst/buffer[15:0] Physical_names-[top_bf_0/delay_ctrl/sample_array[0].sd_inst/buffer_buffer_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[0].sd_inst/buffer_buffer_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[0].sd_inst/buffer_buffer_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[0].sd_inst/buffer_buffer_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-top_bf_0/delay_ctrl/sample_array[1].sd_inst/buffer[15:0] Physical_names-[top_bf_0/delay_ctrl/sample_array[1].sd_inst/buffer_buffer_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[1].sd_inst/buffer_buffer_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[1].sd_inst/buffer_buffer_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[1].sd_inst/buffer_buffer_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-top_bf_0/delay_ctrl/sample_array[2].sd_inst/buffer[15:0] Physical_names-[top_bf_0/delay_ctrl/sample_array[2].sd_inst/buffer_buffer_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[2].sd_inst/buffer_buffer_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[2].sd_inst/buffer_buffer_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[2].sd_inst/buffer_buffer_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-top_bf_0/delay_ctrl/sample_array[3].sd_inst/buffer[15:0] Physical_names-[top_bf_0/delay_ctrl/sample_array[3].sd_inst/buffer_buffer_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[3].sd_inst/buffer_buffer_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[3].sd_inst/buffer_buffer_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@top_bf_0/delay_ctrl/sample_array[3].sd_inst/buffer_buffer_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
