
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2500076 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5000076 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6250076 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 17642684 heartbeat IPC: 0.790976 cumulative IPC: 0.438881 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 40553367 heartbeat IPC: 0.436478 cumulative IPC: 0.437276 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 63489060 heartbeat IPC: 0.436002 cumulative IPC: 0.436765 (Simulation time: 0 hr 1 min 7 sec) 
Finished CPU 0 instructions: 25000001 cycles: 57238984 cumulative IPC: 0.436765 (Simulation time: 0 hr 1 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.436765 instructions: 25000001 cycles: 57238984
cpu0_DTLB TOTAL     ACCESS:    4747977  HIT:    4739851  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3938387  HIT:    3930264  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.018 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.106 cycles
cpu0_L1D TOTAL     ACCESS:    5546946  HIT:    4944250  MISS:     602696
cpu0_L1D LOAD      ACCESS:    3381590  HIT:    2779811  MISS:     601779
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 51.3949 cycles
cpu0_L2C TOTAL     ACCESS:     884279  HIT:     438673  MISS:     445606
cpu0_L2C LOAD      ACCESS:     601779  HIT:     349145  MISS:     252634
cpu0_L2C RFO       ACCESS:        172  HIT:         21  MISS:        151
cpu0_L2C PREFETCH  ACCESS:     280019  HIT:      87329  MISS:     192690
cpu0_L2C WRITEBACK ACCESS:       1564  HIT:       1564  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        614  MISS:        131
cpu0_L2C PREFETCH  REQUESTED:     444100  ISSUED:     443505  USEFUL:     250941  USELESS:        443
cpu0_L2C AVERAGE MISS LATENCY: 90.0839 cycles
LLC TOTAL     ACCESS:     446224  HIT:       1169  MISS:     445055
LLC LOAD      ACCESS:     193948  HIT:        426  MISS:     193522
LLC RFO       ACCESS:        142  HIT:          0  MISS:        142
LLC PREFETCH  ACCESS:     251385  HIT:         63  MISS:     251322
LLC WRITEBACK ACCESS:        618  HIT:        618  MISS:          0
LLC TRANSLATION ACCESS:        131  HIT:         62  MISS:         69
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 81.5193 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     363284  ROW_BUFFER_MISS:      81771
 DBUS AVG_CONGESTED_CYCLE:    3.97142
 WQ ROW_BUFFER_HIT:        290  ROW_BUFFER_MISS:        331  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4711
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

