###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 23:25:57 2021
#  Design:            test2212
#  Command:           defOut -routing test2212_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2212 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2.8800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2.7000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 411840 411264 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 0 5400 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 0 6480 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_7 asap7sc7p5t 0 7560 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_8 asap7sc7p5t 0 8640 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_9 asap7sc7p5t 0 9720 N DO 53 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 285 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 285 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 357 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 357 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 357 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 476 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 357 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 535 STEP 768 LAYER M5 ;
TRACKS X 864 DO 476 STEP 864 LAYER M5 ;
TRACKS X 576 DO 714 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 535 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M3 ;
TRACKS X 576 DO 714 STEP 576 LAYER M3 ;
TRACKS X 576 DO 714 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M1 ;
TRACKS X 576 DO 714 STEP 576 LAYER M1 ;

GCELLGRID Y 411268 DO 1 STEP 4900 ;
GCELLGRID Y 17568 DO 46 STEP 8640 ;
GCELLGRID Y -4 DO 2 STEP 8932 ;
GCELLGRID X 411844 DO 1 STEP 5476 ;
GCELLGRID X 17568 DO 46 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 4 ;
- Q2_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 7560 ) N + WEIGHT 1
 ;
- Q2_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 7560 ) FN + WEIGHT 1
 ;
- Q2_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 7560 ) S + WEIGHT 1
 ;
- Q2_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 7560 ) FS + WEIGHT 1
 ;
END COMPONENTS


END DESIGN
