

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_67_2  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    135|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|      94|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      94|    212|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_317_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln56_fu_285_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln67_fu_364_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln68_fu_358_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln56_fu_279_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln67_fu_297_p2      |      icmp|   0|  0|  13|           9|          10|
    |or_ln56_fu_303_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln56_1_fu_323_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln56_fu_309_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 135|          81|          60|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_253_p4  |   9|          2|    1|          2|
    |indvar_flatten_fu_76                   |   9|          2|   17|         34|
    |x_1_fu_68                              |   9|          2|    9|         18|
    |yy_fu_72                               |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  77|         17|   40|         81|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln56_reg_412             |  17|   0|   17|          0|
    |add_ln68_reg_434             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |first_iter_0_reg_248         |   1|   0|    1|          0|
    |icmp_ln56_reg_408            |   1|   0|    1|          0|
    |indvar_flatten_fu_76         |  17|   0|   17|          0|
    |or_ln56_reg_417              |   1|   0|    1|          0|
    |select_ln56_1_reg_427        |   9|   0|    9|          0|
    |select_ln56_reg_421          |   9|   0|    9|          0|
    |x_1_fu_68                    |   9|   0|    9|          0|
    |yy_fu_72                     |   9|   0|    9|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  94|   0|   94|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2|  return value|
|A_address0    |  out|   16|   ap_memory|                                              A|         array|
|A_ce0         |  out|    1|   ap_memory|                                              A|         array|
|A_we0         |  out|    1|   ap_memory|                                              A|         array|
|A_d0          |  out|   32|   ap_memory|                                              A|         array|
|A_s_address0  |  out|   16|   ap_memory|                                            A_s|         array|
|A_s_ce0       |  out|    1|   ap_memory|                                            A_s|         array|
|A_s_we0       |  out|    1|   ap_memory|                                            A_s|         array|
|A_s_d0        |  out|   32|   ap_memory|                                            A_s|         array|
|u1_address0   |  out|    8|   ap_memory|                                             u1|         array|
|u1_ce0        |  out|    1|   ap_memory|                                             u1|         array|
|u1_we0        |  out|    1|   ap_memory|                                             u1|         array|
|u1_d0         |  out|   32|   ap_memory|                                             u1|         array|
|v1_address0   |  out|    8|   ap_memory|                                             v1|         array|
|v1_ce0        |  out|    1|   ap_memory|                                             v1|         array|
|v1_we0        |  out|    1|   ap_memory|                                             v1|         array|
|v1_d0         |  out|   32|   ap_memory|                                             v1|         array|
|u2_address0   |  out|    8|   ap_memory|                                             u2|         array|
|u2_ce0        |  out|    1|   ap_memory|                                             u2|         array|
|u2_we0        |  out|    1|   ap_memory|                                             u2|         array|
|u2_d0         |  out|   32|   ap_memory|                                             u2|         array|
|v2_address0   |  out|    8|   ap_memory|                                             v2|         array|
|v2_ce0        |  out|    1|   ap_memory|                                             v2|         array|
|v2_we0        |  out|    1|   ap_memory|                                             v2|         array|
|v2_d0         |  out|   32|   ap_memory|                                             v2|         array|
|w_address0    |  out|    8|   ap_memory|                                              w|         array|
|w_ce0         |  out|    1|   ap_memory|                                              w|         array|
|w_we0         |  out|    1|   ap_memory|                                              w|         array|
|w_d0          |  out|   32|   ap_memory|                                              w|         array|
|x_address0    |  out|    8|   ap_memory|                                              x|         array|
|x_ce0         |  out|    1|   ap_memory|                                              x|         array|
|x_we0         |  out|    1|   ap_memory|                                              x|         array|
|x_d0          |  out|   32|   ap_memory|                                              x|         array|
|w_s_address0  |  out|    8|   ap_memory|                                            w_s|         array|
|w_s_ce0       |  out|    1|   ap_memory|                                            w_s|         array|
|w_s_we0       |  out|    1|   ap_memory|                                            w_s|         array|
|w_s_d0        |  out|   32|   ap_memory|                                            w_s|         array|
|x_s_address0  |  out|    8|   ap_memory|                                            x_s|         array|
|x_s_ce0       |  out|    1|   ap_memory|                                            x_s|         array|
|x_s_we0       |  out|    1|   ap_memory|                                            x_s|         array|
|x_s_d0        |  out|   32|   ap_memory|                                            x_s|         array|
|y_address0    |  out|    8|   ap_memory|                                              y|         array|
|y_ce0         |  out|    1|   ap_memory|                                              y|         array|
|y_we0         |  out|    1|   ap_memory|                                              y|         array|
|y_d0          |  out|   32|   ap_memory|                                              y|         array|
|z_address0    |  out|    8|   ap_memory|                                              z|         array|
|z_ce0         |  out|    1|   ap_memory|                                              z|         array|
|z_we0         |  out|    1|   ap_memory|                                              z|         array|
|z_d0          |  out|   32|   ap_memory|                                              z|         array|
+--------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 6 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%yy = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 7 'alloca' 'yy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln56 = store i9 0, i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 10 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln67 = store i9 0, i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 11 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 13 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.10ns)   --->   "%icmp_ln56 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 15 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.10ns)   --->   "%add_ln56 = add i17 %indvar_flatten_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 16 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc30, void %for.inc56.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 17 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_load = load i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 18 'load' 'x_1_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%yy_load = load i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 19 'load' 'yy_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln67 = icmp_eq  i9 %x_1_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 20 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %icmp_ln67, i1 %first_iter_0" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 21 'or' 'or_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln56 = select i1 %icmp_ln67, i9 0, i9 %x_1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 22 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln56_1 = add i9 %yy_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 23 'add' 'add_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln56_1 = select i1 %icmp_ln67, i9 %add_ln56_1, i9 %yy_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 24 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %or_ln56, void %for.inc.split, void %for.first.iter.for.inc" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 25 'br' 'br_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_67_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln56_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 28 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:57]   --->   Operation 29 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:58]   --->   Operation 30 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:59]   --->   Operation 31 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:60]   --->   Operation 32 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:61]   --->   Operation 33 'getelementptr' 'w_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:62]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr i32 %w_s, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:63]   --->   Operation 35 'getelementptr' 'w_addr_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x_s, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:64]   --->   Operation 36 'getelementptr' 'x_addr_9' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:65]   --->   Operation 37 'getelementptr' 'y_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:66]   --->   Operation 38 'getelementptr' 'z_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 0.1, i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 0.1, i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:58]   --->   Operation 40 'store' 'store_ln58' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 0.1, i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:59]   --->   Operation 41 'store' 'store_ln59' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 0.1, i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:60]   --->   Operation 42 'store' 'store_ln60' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 0.1, i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:61]   --->   Operation 43 'store' 'store_ln61' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln62 = store i32 0.1, i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:62]   --->   Operation 44 'store' 'store_ln62' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 0.1, i8 %w_addr_8" [benchmarks/jianyicheng/gemver/src/gemver.cpp:63]   --->   Operation 45 'store' 'store_ln63' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 0.1, i8 %x_addr_9" [benchmarks/jianyicheng/gemver/src/gemver.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 0.1, i8 %y_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:65]   --->   Operation 47 'store' 'store_ln65' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln66 = store i32 0.1, i8 %z_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:66]   --->   Operation 48 'store' 'store_ln66' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln56_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 50 'trunc' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i9 %select_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 52 'zext' 'zext_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.07ns)   --->   "%add_ln68 = add i16 %zext_ln67, i16 %tmp_s" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 53 'add' 'add_ln68' <Predicate = (!icmp_ln56)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln67 = add i9 %select_ln56, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 54 'add' 'add_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln56 = store i17 %add_ln56, i17 %indvar_flatten" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 55 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln56 = store i9 %select_ln56_1, i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 56 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln67 = store i9 %add_ln67, i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 57 'store' 'store_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 58 'br' 'br_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 59 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %add_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 60 'zext' 'zext_ln68' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln68 = store i32 0.2, i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 62 'store' 'store_ln68' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A_s, i64 0, i64 %zext_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:69]   --->   Operation 63 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 0.2, i16 %A_addr_7" [benchmarks/jianyicheng/gemver/src/gemver.cpp:69]   --->   Operation 64 'store' 'store_ln69' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ u1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ u2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_1                   (alloca           ) [ 01110]
yy                    (alloca           ) [ 01110]
indvar_flatten        (alloca           ) [ 01110]
store_ln0             (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
store_ln67            (store            ) [ 00000]
br_ln0                (br               ) [ 01110]
first_iter_0          (phi              ) [ 00100]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln56             (icmp             ) [ 01111]
add_ln56              (add              ) [ 01010]
br_ln56               (br               ) [ 00000]
x_1_load              (load             ) [ 00000]
yy_load               (load             ) [ 00000]
icmp_ln67             (icmp             ) [ 00000]
or_ln56               (or               ) [ 01010]
select_ln56           (select           ) [ 01010]
add_ln56_1            (add              ) [ 00000]
select_ln56_1         (select           ) [ 01010]
br_ln67               (br               ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln56             (zext             ) [ 00000]
u1_addr               (getelementptr    ) [ 00000]
v1_addr               (getelementptr    ) [ 00000]
u2_addr               (getelementptr    ) [ 00000]
v2_addr               (getelementptr    ) [ 00000]
w_addr                (getelementptr    ) [ 00000]
x_addr                (getelementptr    ) [ 00000]
w_addr_8              (getelementptr    ) [ 00000]
x_addr_9              (getelementptr    ) [ 00000]
y_addr                (getelementptr    ) [ 00000]
z_addr                (getelementptr    ) [ 00000]
store_ln57            (store            ) [ 00000]
store_ln58            (store            ) [ 00000]
store_ln59            (store            ) [ 00000]
store_ln60            (store            ) [ 00000]
store_ln61            (store            ) [ 00000]
store_ln62            (store            ) [ 00000]
store_ln63            (store            ) [ 00000]
store_ln64            (store            ) [ 00000]
store_ln65            (store            ) [ 00000]
store_ln66            (store            ) [ 00000]
br_ln67               (br               ) [ 00000]
empty                 (trunc            ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
zext_ln67             (zext             ) [ 00000]
add_ln68              (add              ) [ 00101]
add_ln67              (add              ) [ 00000]
store_ln56            (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
store_ln67            (store            ) [ 00000]
br_ln67               (br               ) [ 01110]
specpipeline_ln67     (specpipeline     ) [ 00000]
zext_ln68             (zext             ) [ 00000]
A_addr                (getelementptr    ) [ 00000]
store_ln68            (store            ) [ 00000]
A_addr_7              (getelementptr    ) [ 00000]
store_ln69            (store            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="u2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="z">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_1_VITIS_LOOP_67_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="yy_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yy/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="u1_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u1_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="v1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="u2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u2_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="v2_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="w_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_8/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_addr_9_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_9/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="z_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln57_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln58_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln59_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln60_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln61_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln62_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln63_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln64_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln65_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln66_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="A_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln68_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_addr_7_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln69_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="first_iter_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="first_iter_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="17" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln56_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln67_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="1"/>
<pin id="278" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln56_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="17" slack="0"/>
<pin id="281" dir="0" index="1" bw="17" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln56_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="17" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="x_1_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="yy_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yy_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln67_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln56_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln56_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln56_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln56_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="0"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln56_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln67_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln68_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln67_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln56_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="17" slack="1"/>
<pin id="371" dir="0" index="1" bw="17" slack="2"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln56_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="0" index="1" bw="9" slack="2"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln67_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="2"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln68_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="yy_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="yy "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvar_flatten_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="0"/>
<pin id="403" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln56_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln56_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="17" slack="1"/>
<pin id="414" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="417" class="1005" name="or_ln56_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

<comp id="421" class="1005" name="select_ln56_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="1"/>
<pin id="423" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56 "/>
</bind>
</comp>

<comp id="427" class="1005" name="select_ln56_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="1"/>
<pin id="429" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="add_ln68_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="80" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="87" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="94" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="101" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="108" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="115" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="122" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="129" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="136" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="143" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="248" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="253" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="291" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="294" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="297" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="294" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="347" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="381"><net_src comp="364" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="390"><net_src comp="68" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="397"><net_src comp="72" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="404"><net_src comp="76" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="411"><net_src comp="279" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="285" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="420"><net_src comp="303" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="309" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="430"><net_src comp="323" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="437"><net_src comp="358" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="382" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {4 }
	Port: A_s | {4 }
	Port: u1 | {3 }
	Port: v1 | {3 }
	Port: u2 | {3 }
	Port: v2 | {3 }
	Port: w | {3 }
	Port: x | {3 }
	Port: w_s | {3 }
	Port: x_s | {3 }
	Port: y | {3 }
	Port: z | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln56 : 1
		store_ln67 : 1
	State 2
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		icmp_ln67 : 1
		or_ln56 : 2
		select_ln56 : 2
		add_ln56_1 : 1
		select_ln56_1 : 2
		br_ln67 : 2
	State 3
		u1_addr : 1
		v1_addr : 1
		u2_addr : 1
		v2_addr : 1
		w_addr : 1
		x_addr : 1
		w_addr_8 : 1
		x_addr_9 : 1
		y_addr : 1
		z_addr : 1
		store_ln57 : 2
		store_ln58 : 2
		store_ln59 : 2
		store_ln60 : 2
		store_ln61 : 2
		store_ln62 : 2
		store_ln63 : 2
		store_ln64 : 2
		store_ln65 : 2
		store_ln66 : 2
		tmp_s : 1
		add_ln68 : 2
		store_ln67 : 1
	State 4
		A_addr : 1
		store_ln68 : 2
		A_addr_7 : 1
		store_ln69 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln56_fu_285   |    0    |    24   |
|    add   |   add_ln56_1_fu_317  |    0    |    14   |
|          |    add_ln68_fu_358   |    0    |    23   |
|          |    add_ln67_fu_364   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln56_fu_279   |    0    |    24   |
|          |   icmp_ln67_fu_297   |    0    |    14   |
|----------|----------------------|---------|---------|
|  select  |  select_ln56_fu_309  |    0    |    9    |
|          | select_ln56_1_fu_323 |    0    |    9    |
|----------|----------------------|---------|---------|
|    or    |    or_ln56_fu_303    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln56_fu_331   |    0    |    0    |
|   zext   |   zext_ln67_fu_355   |    0    |    0    |
|          |   zext_ln68_fu_382   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     empty_fu_344     |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_347     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   133   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln56_reg_412   |   17   |
|   add_ln68_reg_434   |   16   |
| first_iter_0_reg_248 |    1   |
|   icmp_ln56_reg_408  |    1   |
|indvar_flatten_reg_401|   17   |
|    or_ln56_reg_417   |    1   |
| select_ln56_1_reg_427|    9   |
|  select_ln56_reg_421 |    9   |
|      x_1_reg_387     |    9   |
|      yy_reg_394      |    9   |
+----------------------+--------+
|         Total        |   89   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| first_iter_0_reg_248 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   133  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   89   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   89   |   133  |
+-----------+--------+--------+--------+
