Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lab02_reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab02_reg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab02_reg"
Output Format                      : NGC
Target Device                      : xa6slx16-3-csg324

---- Source Options
Top Module Name                    : lab02_reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\lab2\lab02_reg\lab02_reg.v\" into library work
Parsing module <lab02_reg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab02_reg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab02_reg>.
    Related source file is "/lab2/lab02_reg/lab02_reg.v".
    Found 32-bit register for signal <r1_dout>.
    Found 32-bit register for signal <r2_dout>.
    Found 1024-bit register for signal <n0100[1023:0]>.
    Found 6-bit adder for signal <n0182[5:0]> created at line 49.
    Found 7-bit adder for signal <n0185[6:0]> created at line 49.
    Found 6-bit adder for signal <n0194[5:0]> created at line 50.
    Found 7-bit adder for signal <n0197[6:0]> created at line 50.
    Found 6-bit adder for signal <n0206[5:0]> created at line 51.
    Found 7-bit adder for signal <n0209[6:0]> created at line 51.
    Found 8-bit adder for signal <n0212[7:0]> created at line 51.
    Found 9-bit adder for signal <n0215[8:0]> created at line 51.
    Found 8-bit adder for signal <_n0217> created at line 49.
    Found 8-bit adder for signal <n0101> created at line 49.
    Found 8-bit adder for signal <_n0219> created at line 50.
    Found 8-bit adder for signal <n0102> created at line 50.
    Found 32-bit 32-to-1 multiplexer for signal <r2_add[5]_X_1_o_wide_mux_51_OUT> created at line 64.
    Found 32-bit 32-to-1 multiplexer for signal <r1_add[5]_X_1_o_wide_mux_49_OUT> created at line 63.
    Found 32-bit comparator lessequal for signal <n0013> created at line 61
    Found 32-bit comparator lessequal for signal <n0015> created at line 61
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 1088 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <lab02_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 6-bit adder                                           : 3
 7-bit adder                                           : 3
 8-bit adder                                           : 5
 9-bit adder                                           : 1
# Registers                                            : 3
 1024-bit register                                     : 1
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 34
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lab02_reg>.
	The following adders/subtractors are grouped into adder tree <Madd_n0101_Madd_Madd1> :
 	<Madd_n0182[5:0]_Madd> in block <lab02_reg>, 	<Madd_n0185[6:0]_Madd> in block <lab02_reg>, 	<Madd_n0101_Madd_Madd> in block <lab02_reg>.
	The following adders/subtractors are grouped into adder tree <Madd_n0215[8:0]_Madd1> :
 	<Madd_n0206[5:0]> in block <lab02_reg>, 	<Madd_n0209[6:0]> in block <lab02_reg>, 	<Madd_n0215[8:0]_Madd> in block <lab02_reg>.
	The following adders/subtractors are grouped into adder tree <Madd_n0102_Madd_Madd1> :
 	<Madd_n0194[5:0]_Madd> in block <lab02_reg>, 	<Madd_n0197[6:0]_Madd> in block <lab02_reg>, 	<Madd_n0102_Madd_Madd> in block <lab02_reg>.
Unit <lab02_reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adder Trees                                          : 3
 5-bit / 4-inputs adder tree                           : 2
 9-bit / 4-inputs adder tree                           : 1
# Registers                                            : 1088
 Flip-Flops                                            : 1088
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 34
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab02_reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab02_reg, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1088
 Flip-Flops                                            : 1088

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab02_reg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1762
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 1022
#      LUT5                        : 34
#      LUT6                        : 640
#      MUXF7                       : 64
# FlipFlops/Latches                : 1088
#      FD                          : 2
#      FDE                         : 64
#      FDRE                        : 1022
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : xa6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1088  out of  18224     5%  
 Number of Slice LUTs:                 1698  out of   9112    18%  
    Number used as Logic:              1698  out of   9112    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1698
   Number with an unused Flip Flop:     610  out of   1698    35%  
   Number with an unused LUT:             0  out of   1698     0%  
   Number of fully used LUT-FF pairs:  1088  out of   1698    64%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of    232    49%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1088  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.065ns (Maximum Frequency: 326.254MHz)
   Minimum input arrival time before clock: 5.393ns
   Maximum output required time after clock: 3.819ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.065ns (frequency: 326.254MHz)
  Total number of paths / destination ports: 3072 / 1088
-------------------------------------------------------------------------
Delay:               3.065ns (Levels of Logic = 3)
  Source:            regfile_0_832 (FF)
  Destination:       r1_dout_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regfile_0_832 to r1_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.927  regfile_0_832 (regfile_0_832)
     LUT6:I2->O            1   0.254   0.856  Mmux_r2_add[5]_X_1_o_wide_mux_51_OUT_81 (Mmux_r2_add[5]_X_1_o_wide_mux_51_OUT_81)
     LUT6:I2->O            1   0.254   0.000  Mmux_r2_add[5]_X_1_o_wide_mux_51_OUT_3 (Mmux_r2_add[5]_X_1_o_wide_mux_51_OUT_3)
     MUXF7:I1->O           1   0.175   0.000  Mmux_r2_add[5]_X_1_o_wide_mux_51_OUT_2_f7 (r2_add[5]_X_1_o_wide_mux_51_OUT<0>)
     FDE:D                     0.074          r2_dout_0
    ----------------------------------------
    Total                      3.065ns (1.282ns logic, 1.783ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9632 / 3196
-------------------------------------------------------------------------
Offset:              5.393ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       r1_dout_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to r1_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1026   1.228   2.322  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O           32   0.250   1.291  _n0227_inv1 (_n0227_inv)
     FDE:CE                    0.302          r1_dout_0
    ----------------------------------------
    Total                      5.393ns (1.780ns logic, 3.613ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              3.819ns (Levels of Logic = 1)
  Source:            r1_dout_31 (FF)
  Destination:       r1_dout<31> (PAD)
  Source Clock:      clk rising

  Data Path: r1_dout_31 to r1_dout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.579  r1_dout_31 (r1_dout_31)
     OBUF:I->O                 2.715          r1_dout_31_OBUF (r1_dout<31>)
    ----------------------------------------
    Total                      3.819ns (3.240ns logic, 0.579ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.065|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.02 secs
 
--> 

Total memory usage is 151776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

