// Seed: 1621459833
module module_0 ();
  assign id_1[1] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
);
  always @(posedge 1) id_1 <= 1'b0;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    output wand id_4,
    input tri1 id_5
    , id_21, id_22,
    input uwire id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    output wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri1 id_16
    , id_23,
    output tri0 id_17,
    input wor id_18,
    output tri1 id_19
);
  assign id_15 = id_5;
  module_0();
endmodule
