// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1396\sampleModel1396_3_sub\cfblk9.v
// Created: 2024-06-30 21:16:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk9
// Source Path: sampleModel1396_3_sub/Subsystem/cfblk9
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk9
          (u,
           y);


  input   [63:0] u;  // double
  output  [7:0] y;  // uint8


  real Lower_Limit_out1;  // double
  real u_double;  // double
  wire Lower_Test_relop1;
  real Upper_Limit_out1;  // double
  wire Upper_Test_relop1;
  wire AND_bool;
  wire [7:0] AND_out1;  // uint8


  initial Lower_Limit_out1 = -0.5;



  always @* u_double = $bitstoreal(u);

  assign Lower_Test_relop1 = Lower_Limit_out1 <= u_double;



  initial Upper_Limit_out1 = 0.5;



  assign Upper_Test_relop1 = u_double <= Upper_Limit_out1;



  assign AND_bool = Lower_Test_relop1 & Upper_Test_relop1;



  assign AND_out1 = {7'b0, AND_bool};



  assign y = AND_out1;

endmodule  // cfblk9

