[{"DBLP title": "Value Based BTB Indexing for indirect jump prediction.", "DBLP authors": ["Muhammad Umar Farooq", "Lei Chen", "Lizy Kurian John"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416659", "OA papers": [{"PaperId": "https://openalex.org/W2008051578", "PaperTitle": "Value Based BTB Indexing for indirect jump prediction", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Muhammad Farooq", "Lei Chen", "Lizy Kurian"]}]}, {"DBLP title": "Operating system support for overlapping-ISA heterogeneous multi-core architectures.", "DBLP authors": ["Tong Li", "Paul Brett", "Rob C. Knauerhase", "David A. Koufaty", "Dheeraj Reddy", "Scott Hahn"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416660", "OA papers": [{"PaperId": "https://openalex.org/W1974809793", "PaperTitle": "Operating system support for overlapping-ISA heterogeneous multi-core architectures", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Tong Li", "Paul J. Brett", "Robert Knauerhase", "David A. Koufaty", "Dheeraj Reddy", "Scott A. Hahn"]}]}, {"DBLP title": "Scalable architectural support for trusted software.", "DBLP authors": ["David Champagne", "Ruby B. Lee"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416657", "OA papers": [{"PaperId": "https://openalex.org/W1978703818", "PaperTitle": "Scalable architectural support for trusted software", "Year": 2010, "CitationCount": 134, "EstimatedCitation": 134, "Affiliations": {"Princeton University": 2.0}, "Authors": ["David Champagne", "Ruby B. Lee"]}]}, {"DBLP title": "ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.", "DBLP authors": ["Yoongu Kim", "Dongsu Han", "Onur Mutlu", "Mor Harchol-Balter"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416658", "OA papers": [{"PaperId": "https://openalex.org/W1964316448", "PaperTitle": "ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers", "Year": 2010, "CitationCount": 155, "EstimatedCitation": 155, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Yoon-Gu Kim", "Dongsu Han", "Onur Mutlu", "Mor Harchol-Balter"]}]}, {"DBLP title": "Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance.", "DBLP authors": ["Fang Liu", "Xiaowei Jiang", "Yan Solihin"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416655", "OA papers": [{"PaperId": "https://openalex.org/W2005395913", "PaperTitle": "Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Fang Liu", "Xiaowei Jiang", "Yan Solihin"]}]}, {"DBLP title": "LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores.", "DBLP authors": ["Brian Greskamp", "Ulya R. Karpuzcu", "Josep Torrellas"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416656", "OA papers": [{"PaperId": "https://openalex.org/W2065169036", "PaperTitle": "LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Brian Greskamp", "Ulya R. Karpuzcu", "Josep Torrellas"]}]}, {"DBLP title": "LiteTM: Reducing transactional state overhead.", "DBLP authors": ["Syed Ali Raza Jafri", "Mithuna Thottethodi", "T. N. Vijaykumar"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416653", "OA papers": [{"PaperId": "https://openalex.org/W2022426851", "PaperTitle": "LiteTM: Reducing transactional state overhead", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Syed M. Jafri", "Mithuna Thottethodi", "T. N. Vijaykumar"]}]}, {"DBLP title": "A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems.", "DBLP authors": ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Jian Chen", "Lizy Kurian John"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416654", "OA papers": [{"PaperId": "https://openalex.org/W2127916031", "PaperTitle": "A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"The University of Texas at Austin": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Dimitris Kaseridis", "Jeffrey A. Stuecheli", "Jian Chen", "Lizy K. John"]}]}, {"DBLP title": "HARE: Hardware assisted reverse execution.", "DBLP authors": ["Ioannis Doudalis", "Milos Prvulovic"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416651", "OA papers": [{"PaperId": "https://openalex.org/W2057207432", "PaperTitle": "HARE: Hardware assisted reverse execution", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Ioannis Doudalis", "Milos Prvulovic"]}]}, {"DBLP title": "Designing a processor from the ground up to allow voltage/reliability tradeoffs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416652", "OA papers": [{"PaperId": "https://openalex.org/W2091903090", "PaperTitle": "Designing a processor from the ground up to allow voltage/reliability tradeoffs", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"University of California, San Diego": 2.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"]}]}, {"DBLP title": "IADVS: On-demand performance for interactive applications.", "DBLP authors": ["Mingsong Bi", "Igor Crk", "Chris Gniady"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416649", "OA papers": [{"PaperId": "https://openalex.org/W2095023279", "PaperTitle": "IADVS: On-demand performance for interactive applications", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Arizona": 3.0}, "Authors": ["Mingsong Bi", "Igor Crk", "Chris Gniady"]}]}, {"DBLP title": "A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement.", "DBLP authors": ["Guangyu Sun", "Yongsoo Joo", "Yibo Chen", "Dimin Niu", "Yuan Xie", "Yiran Chen", "Hai Li"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416650", "OA papers": [{"PaperId": "https://openalex.org/W2125812397", "PaperTitle": "A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement", "Year": 2010, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"Pennsylvania State University": 5.0, "Seagate (United States)": 2.0}, "Authors": ["Guangyu Sun", "Yongsoo Joo", "Yibo Chen", "Niu Dimin", "Yuan Xie", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing.", "DBLP authors": ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Monta\u00f1o"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416645", "OA papers": [{"PaperId": "https://openalex.org/W1983826793", "PaperTitle": "Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing", "Year": 2010, "CitationCount": 232, "EstimatedCitation": 232, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Moinuddin K. Qureshi", "Michele M. Franceschini", "Luis A. Lastras-Montano"]}]}, {"DBLP title": "DMA++: on the fly data realignment for on-chip memories.", "DBLP authors": ["Nikola Vujic", "Marc Gonz\u00e1lez", "Felipe Cabarcas", "Alex Ram\u00edrez", "Xavier Martorell", "Eduard Ayguad\u00e9"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5463057", "OA papers": [{"PaperId": "https://openalex.org/W1980884328", "PaperTitle": "DMA++: on the fly data realignment for on-chip memories", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "University of Antioquia": 1.0}, "Authors": ["Nikola Vujic", "Marc Gonzalez", "Felipe Cabarcas", "Alex Ramirez", "Xavier Martorell", "Eduard Ayguad\u00e9"]}]}, {"DBLP title": "Delay-Hiding energy management mechanisms for DRAM.", "DBLP authors": ["Mingsong Bi", "Ran Duan", "Chris Gniady"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416646", "OA papers": [{"PaperId": "https://openalex.org/W2081052092", "PaperTitle": "Delay-Hiding energy management mechanisms for DRAM", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Arizona": 3.0}, "Authors": ["Mingsong Bi", "Ran Duan", "Chris Gniady"]}]}, {"DBLP title": "UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all.", "DBLP authors": ["Bogdan F. Romanescu", "Alvin R. Lebeck", "Daniel J. Sorin", "Anne Bracy"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416643", "OA papers": [{"PaperId": "https://openalex.org/W1969646797", "PaperTitle": "UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Duke University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Bogdan F. Romanescu", "Alvin R. Lebeck", "Daniel J. Sorin", "Anne Bracy"]}]}, {"DBLP title": "StimulusCache: Boosting performance of chip multiprocessors with excess cache.", "DBLP authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416644", "OA papers": [{"PaperId": "https://openalex.org/W2031116105", "PaperTitle": "StimulusCache: Boosting performance of chip multiprocessors with excess cache", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"]}]}, {"DBLP title": "ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture.", "DBLP authors": ["Javier Merino", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416641", "OA papers": [{"PaperId": "https://openalex.org/W2056770377", "PaperTitle": "ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Javier Llorente Merino", "Valentin Puente", "Jose Angel Gregorio"]}]}, {"DBLP title": "CHOP: Adaptive filter-based DRAM caching for CMP server platforms.", "DBLP authors": ["Xiaowei Jiang", "Niti Madan", "Li Zhao", "Mike Upton", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell", "Yan Solihin", "Rajeev Balasubramonian"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416642", "OA papers": [{"PaperId": "https://openalex.org/W2074113453", "PaperTitle": "CHOP: Adaptive filter-based DRAM caching for CMP server platforms", "Year": 2010, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"North Carolina State University": 2.0, "University of Utah": 2.0, "Intel (United States)": 5.0}, "Authors": ["Xiaowei Jiang", "Niti Madan", "Hailong Li", "Mike Upton", "Ravishankar K. Iyer", "Srihari Makineni", "Donald Newell", "Yan Solihin", "Rajeev Balasubramonian"]}]}, {"DBLP title": "Towards scalable, energy-efficient, bus-based on-chip networks.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416639", "OA papers": [{"PaperId": "https://openalex.org/W2035223132", "PaperTitle": "Towards scalable, energy-efficient, bus-based on-chip networks", "Year": 2010, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Utah": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian"]}]}, {"DBLP title": "Simple virtual channel allocation for high throughput and high frequency on-chip routers.", "DBLP authors": ["Yi Xu", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416640", "OA papers": [{"PaperId": "https://openalex.org/W2078140790", "PaperTitle": "Simple virtual channel allocation for high throughput and high frequency on-chip routers", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Pittsburgh, Taipa, Macau, China#TAB#": 1.0, "University of Pittsburgh": 3.0}, "Authors": ["Yi Xu", "Bo Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "High performance network virtualization with SR-IOV.", "DBLP authors": ["Yaozu Dong", "Xiaowei Yang", "Xiaoyong Li", "Jianhui Li", "Kun Tian", "Haibing Guan"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416637", "OA papers": [{"PaperId": "https://openalex.org/W2039997795", "PaperTitle": "High performance network virtualization with SR-IOV", "Year": 2010, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Intel China Software Center, Shanghai, P.R. China": 4.0, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Yaozu Dong", "Yuanjian Zhang", "Xiaoyong Li", "Jianhui Li", "Kun Tian", "Haibing Guan"]}]}, {"DBLP title": "DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance.", "DBLP authors": ["Dan Tang", "Yungang Bao", "Weiwu Hu", "Mingyu Chen"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416638", "OA papers": [{"PaperId": "https://openalex.org/W2087626951", "PaperTitle": "DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Institute of Computing Technology": 4.0}, "Authors": ["Dan Tang", "Yungang Bao", "Weiwu Hu", "Mingyu Chen"]}]}, {"DBLP title": "Graphite: A distributed parallel simulator for multicores.", "DBLP authors": ["Jason E. Miller", "Harshad Kasture", "George Kurian", "Charles Gruenwald III", "Nathan Beckmann", "Christopher Celio", "Jonathan Eastep", "Anant Agarwal"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416635", "OA papers": [{"PaperId": "https://openalex.org/W2161522487", "PaperTitle": "Graphite: A distributed parallel simulator for multicores", "Year": 2010, "CitationCount": 348, "EstimatedCitation": 348, "Affiliations": {"Massachusetts Institute of Technology": 8.0}, "Authors": ["Jason Miller", "Harshad Kasture", "George Kurian", "Charles Gruenwald", "Nathan Beckmann", "Christopher Celio", "Jonathan Eastep", "Anant K. Agarwal"]}]}, {"DBLP title": "Interval simulation: Raising the level of abstraction in architectural simulation.", "DBLP authors": ["Davy Genbrugge", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416636", "OA papers": [{"PaperId": "https://openalex.org/W1964857732", "PaperTitle": "Interval simulation: Raising the level of abstraction in architectural simulation", "Year": 2010, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Davy Genbrugge", "Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Application performance modeling in a virtualized environment.", "DBLP authors": ["Sajib Kundu", "Raju Rangaswami", "Kaushik Dutta", "Ming Zhao"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5463058", "OA papers": [{"PaperId": "https://openalex.org/W1988797755", "PaperTitle": "Application performance modeling in a virtualized environment", "Year": 2010, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"School of Computing & Information Sciences": 3.0, "College of Business Administration": 1.0}, "Authors": ["Sajib Kundu", "Raju Rangaswami", "Kaushik Dutta", "Ming Zhao"]}]}, {"DBLP title": "COMIC++: A software SVM system for heterogeneous multicore accelerator clusters.", "DBLP authors": ["Jaejin Lee", "Jun Lee", "Sangmin Seo", "Jungwon Kim", "Seungkyun Kim", "Zehra Sura"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416633", "OA papers": [{"PaperId": "https://openalex.org/W2053063891", "PaperTitle": "COMIC&#x002B;&#x002B;: A software SVM system for heterogeneous multicore accelerator clusters", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 5.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Jaejin Lee", "Jun Yeob Lee", "Sangmin Seo", "Jungwon Kim", "Seung-Kyun Kim", "Zehra Sura"]}]}, {"DBLP title": "BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution.", "DBLP authors": ["Andrew D. Hilton", "Amir Roth"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416634", "OA papers": [{"PaperId": "https://openalex.org/W2141165425", "PaperTitle": "BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Pennsylvania": 2.0}, "Authors": ["Andrew Hilton", "Amir Roth"]}]}, {"DBLP title": "SIF: Overcoming the limitations of SIMD devices via implicit permutation.", "DBLP authors": ["Libo Huang", "Li Shen", "Zhiying Wang", "Wei Shi", "Nong Xiao", "Sheng Ma"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416631", "OA papers": [{"PaperId": "https://openalex.org/W1986704057", "PaperTitle": "SIF: Overcoming the limitations of SIMD devices via implicit permutation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Libo Huang", "Li Shen", "Zhiying Wang", "Wei Shi", "Nong Xiao", "Sheng Ma"]}]}, {"DBLP title": "Handling branches in TLS systems with Multi-Path Execution.", "DBLP authors": ["Polychronis Xekalakis", "Marcelo Cintra"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416632", "OA papers": [{"PaperId": "https://openalex.org/W2044231720", "PaperTitle": "Handling branches in TLS systems with Multi-Path Execution", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel Barcelona Research Center, Intel Labs Barcelona - UPC": 1.0, "University of Edinburgh": 1.0}, "Authors": ["Polychronis Xekalakis", "Marcelo Cintra"]}]}, {"DBLP title": "Explaining cache SER anomaly using DUE AVF measurement.", "DBLP authors": ["Arijit Biswas", "Charles Recchia", "Shubhendu S. Mukherjee", "Vinod Ambrose", "Leo Chan", "Aamer Jaleel", "Athanasios E. Papathanasiou", "Mike Plaster", "Norbert Seifert"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416629", "OA papers": [{"PaperId": "https://openalex.org/W2075628886", "PaperTitle": "Explaining cache SER anomaly using DUE AVF measurement", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"INTEL Corporation#TAB#": 9.0}, "Authors": ["Arijit Biswas", "Charles H. Recchia", "Shubhendu S. Mukherjee", "V. Ambrose", "Leo Li-Ying Chan", "Aamer Jaleel", "Athanasios Papathanasiou", "Mike Plaster", "N. Seifert"]}]}, {"DBLP title": "Worth their watts? - an empirical study of datacenter servers.", "DBLP authors": ["Arunchandar Vasan", "Anand Sivasubramaniam", "Vikrant Shimpi", "T. Sivabalan", "Rajesh Subbiah"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5463056", "OA papers": [{"PaperId": "https://openalex.org/W2015681217", "PaperTitle": "Worth their watts? - an empirical study of datacenter servers", "Year": 2010, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Tata Consultancy Services (India)": 5.0}, "Authors": ["Arunchandar Vasan", "Anand Sivasubramaniam", "Vinay Shimpi", "T. Sivabalan", "Rajesh N. Subbiah"]}]}, {"DBLP title": "High-Performance low-vcc in-order core.", "DBLP authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonz\u00e1lez"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416630", "OA papers": [{"PaperId": "https://openalex.org/W2041228199", "PaperTitle": "High-Performance low-vcc in-order core", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel Barcelona Research Center, Intel Labs Barcelona - UPC": 5.0}, "Authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "Architecting for power management: The IBM POWER7TM approach.", "DBLP authors": ["Malcolm S. Ware", "Karthick Rajamani", "Michael S. Floyd", "Bishop Brock", "Juan C. Rubio", "Freeman L. Rawson III", "John B. Carter"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416627", "OA papers": [{"PaperId": "https://openalex.org/W2040392157", "PaperTitle": "Architecting for power management: The IBM&amp;#x00AE; POWER7&amp;#x2122; approach", "Year": 2010, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"IBM Research - Austin": 5.0, "IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 2.0}, "Authors": ["Malcolm Scott Ware", "Karthick Rajamani", "Michael S Floyd", "Bishop Brock", "Juan Carlos Campos Rubio", "Freeman Leigh Rawson", "John P. Carter"]}]}, {"DBLP title": "An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth.", "DBLP authors": ["Dong Hyuk Woo", "Nak Hee Seong", "Dean L. Lewis", "Hsien-Hsin S. Lee"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416628", "OA papers": [{"PaperId": "https://openalex.org/W2071208935", "PaperTitle": "An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth", "Year": 2010, "CitationCount": 188, "EstimatedCitation": 188, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Dong Ho Woo", "Nak Jong Seong", "Dean Lewis", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar.", "DBLP authors": ["Yan Pan", "John Kim", "Gokhan Memik"], "year": 2010, "doi": "https://doi.org/10.1109/HPCA.2010.5416626", "OA papers": [{"PaperId": "https://openalex.org/W2080106381", "PaperTitle": "FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar", "Year": 2010, "CitationCount": 155, "EstimatedCitation": 155, "Affiliations": {"Northwestern University": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Yan Pan", "John Kim", "Gokhan Memik"]}]}]