
core:  ysyx_210746

#####################
#vcs compile log
#####################
Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1898
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b11;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1900
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b10;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1902
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1904
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1909
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b11;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1911
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b10;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1913
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1915
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1917
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b11;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1919
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b10;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1921
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1923
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1927
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b11;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1929
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b10;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1931
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210746.v, 1933
  Net type cannot be used on the left side of this assignment.
  The offending expression is : csr_data_mux
  Source info: csr_data_mux = 2'b0;


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210746.v, 383
"ysyx_210746_axi_ctrl u_axi_ctrl( .clock (clock),  .reset (reset),  .if_valid (if_valid),  .if_addr (if_addr),  .ld_valid (ld_valid),  .ld_addr (ld_addr),  .sd_valid (sd_valid),  .sd_strb (sd_strb),  .sd_addr (sd_addr),  .sd_data (sd_data),  .if_ready (if_ready),  .if_resp (if_resp),  .if_data_read (if_data_read),  .ld_ready (ld_ready),  .ld_data_read (ld_data_read),  .ld_pause (ld_pause),  .ld_pause_o (ld_pause_o),  .skip (skip),  .id_bubble (id_bubble),  .ti_excep_r (ti_excep_r),  .mem_inst_data (mem_inst_data),  .sd_ready (sd_ready),  .axi_aw_ready_i (aw_ready),  .axi_aw_valid_o (aw_valid),  .axi_aw_addr_o (aw_addr),  .axi_aw_id_o (aw_id),  .axi_aw_len_o (aw_len),  .axi_aw_size_o (aw_size),  .axi_aw_burst_o (aw_burst),  .axi_w_ready_i (w_ready),  .axi ... "
  The following 32-bit expression is connected to 1-bit port "axi_b_user_i" of
  module "ysyx_210746_axi_ctrl", instance "u_axi_ctrl".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210746.v", 1219
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210746.v, 383
"ysyx_210746_axi_ctrl u_axi_ctrl( .clock (clock),  .reset (reset),  .if_valid (if_valid),  .if_addr (if_addr),  .ld_valid (ld_valid),  .ld_addr (ld_addr),  .sd_valid (sd_valid),  .sd_strb (sd_strb),  .sd_addr (sd_addr),  .sd_data (sd_data),  .if_ready (if_ready),  .if_resp (if_resp),  .if_data_read (if_data_read),  .ld_ready (ld_ready),  .ld_data_read (ld_data_read),  .ld_pause (ld_pause),  .ld_pause_o (ld_pause_o),  .skip (skip),  .id_bubble (id_bubble),  .ti_excep_r (ti_excep_r),  .mem_inst_data (mem_inst_data),  .sd_ready (sd_ready),  .axi_aw_ready_i (aw_ready),  .axi_aw_valid_o (aw_valid),  .axi_aw_addr_o (aw_addr),  .axi_aw_id_o (aw_id),  .axi_aw_len_o (aw_len),  .axi_aw_size_o (aw_size),  .axi_aw_burst_o (aw_burst),  .axi_w_ready_i (w_ready),  .axi ... "
  The following 32-bit expression is connected to 1-bit port "axi_r_user_i" of
  module "ysyx_210746_axi_ctrl", instance "u_axi_ctrl".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210746.v", 1219
  Use +lint=PCWM for more details.


