;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_3
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x04
isr_3__INTC_NUMBER EQU 2
isr_3__INTC_PRIOR_NUM EQU 7
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_4
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x08
isr_4__INTC_NUMBER EQU 3
isr_4__INTC_PRIOR_NUM EQU 7
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_5
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x10
isr_5__INTC_NUMBER EQU 4
isr_5__INTC_PRIOR_NUM EQU 7
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x06
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x40
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x40

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x00
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x01
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x01

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x05
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x20
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x20

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x01
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x02
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x02

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

; Timer_2
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_2_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

; Timer_3
Timer_3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_3_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_3_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_3_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_3_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_3_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_3_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_3_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_3_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_3_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_3_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_3_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_3_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_3_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_3_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_3_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_3_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_3_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_3_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_3_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_3_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_3_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_3_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_3_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_3_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_3_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; Timer_4
Timer_4_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_4_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_4_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_4_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_4_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_4_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Timer_4_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_4_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_4_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_4_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_4_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_4_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Timer_4_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_4_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_4_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_4_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_4_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_4_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_4_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_4_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_4_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_4_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_4_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_4_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_4_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_4_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_4_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_4_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_4_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_4_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_4_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_4_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_4_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_4_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_4_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_4_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_4_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_4_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; Timer_5
Timer_5_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_5_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_5_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_5_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_5_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_5_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Timer_5_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_5_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_5_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_5_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_5_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_5_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Timer_5_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_5_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Timer_5_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Timer_5_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Timer_5_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Timer_5_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Timer_5_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Timer_5_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Timer_5_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Timer_5_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Timer_5_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Timer_5_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Timer_5_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Timer_5_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Timer_5_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Timer_5_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Timer_5_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Timer_5_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Timer_5_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Timer_5_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_5_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Timer_5_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Timer_5_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; Left_Echo
Left_Echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Left_Echo__0__MASK EQU 0x01
Left_Echo__0__PC EQU CYREG_PRT0_PC0
Left_Echo__0__PORT EQU 0
Left_Echo__0__SHIFT EQU 0
Left_Echo__AG EQU CYREG_PRT0_AG
Left_Echo__AMUX EQU CYREG_PRT0_AMUX
Left_Echo__BIE EQU CYREG_PRT0_BIE
Left_Echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Echo__BYP EQU CYREG_PRT0_BYP
Left_Echo__CTL EQU CYREG_PRT0_CTL
Left_Echo__DM0 EQU CYREG_PRT0_DM0
Left_Echo__DM1 EQU CYREG_PRT0_DM1
Left_Echo__DM2 EQU CYREG_PRT0_DM2
Left_Echo__DR EQU CYREG_PRT0_DR
Left_Echo__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Echo__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Echo__MASK EQU 0x01
Left_Echo__PORT EQU 0
Left_Echo__PRT EQU CYREG_PRT0_PRT
Left_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Echo__PS EQU CYREG_PRT0_PS
Left_Echo__SHIFT EQU 0
Left_Echo__SLW EQU CYREG_PRT0_SLW

; PWM_Slave
PWM_Slave_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_Slave_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_Slave_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_Slave_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_Slave_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_Slave_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_Slave_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_Slave_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_Slave_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_Slave_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Slave_PWMHW__PM_ACT_MSK EQU 0x02
PWM_Slave_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Slave_PWMHW__PM_STBY_MSK EQU 0x02
PWM_Slave_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_Slave_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_Slave_PWMHW__SR0 EQU CYREG_TMR1_SR0

; QuadDec_1
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; QuadDec_2
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; Front_Echo
Front_Echo__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Front_Echo__0__MASK EQU 0x20
Front_Echo__0__PC EQU CYREG_PRT3_PC5
Front_Echo__0__PORT EQU 3
Front_Echo__0__SHIFT EQU 5
Front_Echo__AG EQU CYREG_PRT3_AG
Front_Echo__AMUX EQU CYREG_PRT3_AMUX
Front_Echo__BIE EQU CYREG_PRT3_BIE
Front_Echo__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Echo__BYP EQU CYREG_PRT3_BYP
Front_Echo__CTL EQU CYREG_PRT3_CTL
Front_Echo__DM0 EQU CYREG_PRT3_DM0
Front_Echo__DM1 EQU CYREG_PRT3_DM1
Front_Echo__DM2 EQU CYREG_PRT3_DM2
Front_Echo__DR EQU CYREG_PRT3_DR
Front_Echo__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Echo__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Echo__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Echo__MASK EQU 0x20
Front_Echo__PORT EQU 3
Front_Echo__PRT EQU CYREG_PRT3_PRT
Front_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Echo__PS EQU CYREG_PRT3_PS
Front_Echo__SHIFT EQU 5
Front_Echo__SLW EQU CYREG_PRT3_SLW
Front_Echo_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Front_Echo_1__0__MASK EQU 0x02
Front_Echo_1__0__PC EQU CYREG_PRT0_PC1
Front_Echo_1__0__PORT EQU 0
Front_Echo_1__0__SHIFT EQU 1
Front_Echo_1__AG EQU CYREG_PRT0_AG
Front_Echo_1__AMUX EQU CYREG_PRT0_AMUX
Front_Echo_1__BIE EQU CYREG_PRT0_BIE
Front_Echo_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Front_Echo_1__BYP EQU CYREG_PRT0_BYP
Front_Echo_1__CTL EQU CYREG_PRT0_CTL
Front_Echo_1__DM0 EQU CYREG_PRT0_DM0
Front_Echo_1__DM1 EQU CYREG_PRT0_DM1
Front_Echo_1__DM2 EQU CYREG_PRT0_DM2
Front_Echo_1__DR EQU CYREG_PRT0_DR
Front_Echo_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Front_Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Front_Echo_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Front_Echo_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Front_Echo_1__MASK EQU 0x02
Front_Echo_1__PORT EQU 0
Front_Echo_1__PRT EQU CYREG_PRT0_PRT
Front_Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Front_Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Front_Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Front_Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Front_Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Front_Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Front_Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Front_Echo_1__PS EQU CYREG_PRT0_PS
Front_Echo_1__SHIFT EQU 1
Front_Echo_1__SLW EQU CYREG_PRT0_SLW

; PWM_Master
PWM_Master_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Master_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Master_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Master_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Master_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Master_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Master_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Master_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Master_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Master_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Master_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Master_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Master_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Master_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Master_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Master_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Right_Echo
Right_Echo__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Right_Echo__0__MASK EQU 0x08
Right_Echo__0__PC EQU CYREG_PRT12_PC3
Right_Echo__0__PORT EQU 12
Right_Echo__0__SHIFT EQU 3
Right_Echo__AG EQU CYREG_PRT12_AG
Right_Echo__BIE EQU CYREG_PRT12_BIE
Right_Echo__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Right_Echo__BYP EQU CYREG_PRT12_BYP
Right_Echo__DM0 EQU CYREG_PRT12_DM0
Right_Echo__DM1 EQU CYREG_PRT12_DM1
Right_Echo__DM2 EQU CYREG_PRT12_DM2
Right_Echo__DR EQU CYREG_PRT12_DR
Right_Echo__INP_DIS EQU CYREG_PRT12_INP_DIS
Right_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Right_Echo__MASK EQU 0x08
Right_Echo__PORT EQU 12
Right_Echo__PRT EQU CYREG_PRT12_PRT
Right_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Right_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Right_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Right_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Right_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Right_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Right_Echo__PS EQU CYREG_PRT12_PS
Right_Echo__SHIFT EQU 3
Right_Echo__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Right_Echo__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Right_Echo__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Right_Echo__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Right_Echo__SLW EQU CYREG_PRT12_SLW

; Motor_1_ENA
Motor_1_ENA__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Motor_1_ENA__0__MASK EQU 0x04
Motor_1_ENA__0__PC EQU CYREG_PRT1_PC2
Motor_1_ENA__0__PORT EQU 1
Motor_1_ENA__0__SHIFT EQU 2
Motor_1_ENA__AG EQU CYREG_PRT1_AG
Motor_1_ENA__AMUX EQU CYREG_PRT1_AMUX
Motor_1_ENA__BIE EQU CYREG_PRT1_BIE
Motor_1_ENA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_1_ENA__BYP EQU CYREG_PRT1_BYP
Motor_1_ENA__CTL EQU CYREG_PRT1_CTL
Motor_1_ENA__DM0 EQU CYREG_PRT1_DM0
Motor_1_ENA__DM1 EQU CYREG_PRT1_DM1
Motor_1_ENA__DM2 EQU CYREG_PRT1_DM2
Motor_1_ENA__DR EQU CYREG_PRT1_DR
Motor_1_ENA__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_1_ENA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_1_ENA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_1_ENA__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_1_ENA__MASK EQU 0x04
Motor_1_ENA__PORT EQU 1
Motor_1_ENA__PRT EQU CYREG_PRT1_PRT
Motor_1_ENA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_1_ENA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_1_ENA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_1_ENA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_1_ENA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_1_ENA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_1_ENA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_1_ENA__PS EQU CYREG_PRT1_PS
Motor_1_ENA__SHIFT EQU 2
Motor_1_ENA__SLW EQU CYREG_PRT1_SLW

; Motor_2_ENB
Motor_2_ENB__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Motor_2_ENB__0__MASK EQU 0x01
Motor_2_ENB__0__PC EQU CYREG_PRT3_PC0
Motor_2_ENB__0__PORT EQU 3
Motor_2_ENB__0__SHIFT EQU 0
Motor_2_ENB__AG EQU CYREG_PRT3_AG
Motor_2_ENB__AMUX EQU CYREG_PRT3_AMUX
Motor_2_ENB__BIE EQU CYREG_PRT3_BIE
Motor_2_ENB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_2_ENB__BYP EQU CYREG_PRT3_BYP
Motor_2_ENB__CTL EQU CYREG_PRT3_CTL
Motor_2_ENB__DM0 EQU CYREG_PRT3_DM0
Motor_2_ENB__DM1 EQU CYREG_PRT3_DM1
Motor_2_ENB__DM2 EQU CYREG_PRT3_DM2
Motor_2_ENB__DR EQU CYREG_PRT3_DR
Motor_2_ENB__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_2_ENB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_2_ENB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_2_ENB__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_2_ENB__MASK EQU 0x01
Motor_2_ENB__PORT EQU 3
Motor_2_ENB__PRT EQU CYREG_PRT3_PRT
Motor_2_ENB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_2_ENB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_2_ENB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_2_ENB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_2_ENB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_2_ENB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_2_ENB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_2_ENB__PS EQU CYREG_PRT3_PS
Motor_2_ENB__SHIFT EQU 0
Motor_2_ENB__SLW EQU CYREG_PRT3_SLW

; Left_Trigger
Left_Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Left_Trigger__0__MASK EQU 0x08
Left_Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC3
Left_Trigger__0__PORT EQU 15
Left_Trigger__0__SHIFT EQU 3
Left_Trigger__AG EQU CYREG_PRT15_AG
Left_Trigger__AMUX EQU CYREG_PRT15_AMUX
Left_Trigger__BIE EQU CYREG_PRT15_BIE
Left_Trigger__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Left_Trigger__BYP EQU CYREG_PRT15_BYP
Left_Trigger__CTL EQU CYREG_PRT15_CTL
Left_Trigger__DM0 EQU CYREG_PRT15_DM0
Left_Trigger__DM1 EQU CYREG_PRT15_DM1
Left_Trigger__DM2 EQU CYREG_PRT15_DM2
Left_Trigger__DR EQU CYREG_PRT15_DR
Left_Trigger__INP_DIS EQU CYREG_PRT15_INP_DIS
Left_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Left_Trigger__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Left_Trigger__LCD_EN EQU CYREG_PRT15_LCD_EN
Left_Trigger__MASK EQU 0x08
Left_Trigger__PORT EQU 15
Left_Trigger__PRT EQU CYREG_PRT15_PRT
Left_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Left_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Left_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Left_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Left_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Left_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Left_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Left_Trigger__PS EQU CYREG_PRT15_PS
Left_Trigger__SHIFT EQU 3
Left_Trigger__SLW EQU CYREG_PRT15_SLW

; Motor_1_IN_1
Motor_1_IN_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Motor_1_IN_1__0__MASK EQU 0x20
Motor_1_IN_1__0__PC EQU CYREG_PRT1_PC5
Motor_1_IN_1__0__PORT EQU 1
Motor_1_IN_1__0__SHIFT EQU 5
Motor_1_IN_1__AG EQU CYREG_PRT1_AG
Motor_1_IN_1__AMUX EQU CYREG_PRT1_AMUX
Motor_1_IN_1__BIE EQU CYREG_PRT1_BIE
Motor_1_IN_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_1_IN_1__BYP EQU CYREG_PRT1_BYP
Motor_1_IN_1__CTL EQU CYREG_PRT1_CTL
Motor_1_IN_1__DM0 EQU CYREG_PRT1_DM0
Motor_1_IN_1__DM1 EQU CYREG_PRT1_DM1
Motor_1_IN_1__DM2 EQU CYREG_PRT1_DM2
Motor_1_IN_1__DR EQU CYREG_PRT1_DR
Motor_1_IN_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_1_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_1_IN_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_1_IN_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_1_IN_1__MASK EQU 0x20
Motor_1_IN_1__PORT EQU 1
Motor_1_IN_1__PRT EQU CYREG_PRT1_PRT
Motor_1_IN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_1_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_1_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_1_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_1_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_1_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_1_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_1_IN_1__PS EQU CYREG_PRT1_PS
Motor_1_IN_1__SHIFT EQU 5
Motor_1_IN_1__SLW EQU CYREG_PRT1_SLW

; Motor_1_IN_2
Motor_1_IN_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Motor_1_IN_2__0__MASK EQU 0x10
Motor_1_IN_2__0__PC EQU CYREG_PRT1_PC4
Motor_1_IN_2__0__PORT EQU 1
Motor_1_IN_2__0__SHIFT EQU 4
Motor_1_IN_2__AG EQU CYREG_PRT1_AG
Motor_1_IN_2__AMUX EQU CYREG_PRT1_AMUX
Motor_1_IN_2__BIE EQU CYREG_PRT1_BIE
Motor_1_IN_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_1_IN_2__BYP EQU CYREG_PRT1_BYP
Motor_1_IN_2__CTL EQU CYREG_PRT1_CTL
Motor_1_IN_2__DM0 EQU CYREG_PRT1_DM0
Motor_1_IN_2__DM1 EQU CYREG_PRT1_DM1
Motor_1_IN_2__DM2 EQU CYREG_PRT1_DM2
Motor_1_IN_2__DR EQU CYREG_PRT1_DR
Motor_1_IN_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_1_IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_1_IN_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_1_IN_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_1_IN_2__MASK EQU 0x10
Motor_1_IN_2__PORT EQU 1
Motor_1_IN_2__PRT EQU CYREG_PRT1_PRT
Motor_1_IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_1_IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_1_IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_1_IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_1_IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_1_IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_1_IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_1_IN_2__PS EQU CYREG_PRT1_PS
Motor_1_IN_2__SHIFT EQU 4
Motor_1_IN_2__SLW EQU CYREG_PRT1_SLW

; Motor_2_IN_3
Motor_2_IN_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Motor_2_IN_3__0__MASK EQU 0x02
Motor_2_IN_3__0__PC EQU CYREG_PRT3_PC1
Motor_2_IN_3__0__PORT EQU 3
Motor_2_IN_3__0__SHIFT EQU 1
Motor_2_IN_3__AG EQU CYREG_PRT3_AG
Motor_2_IN_3__AMUX EQU CYREG_PRT3_AMUX
Motor_2_IN_3__BIE EQU CYREG_PRT3_BIE
Motor_2_IN_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_2_IN_3__BYP EQU CYREG_PRT3_BYP
Motor_2_IN_3__CTL EQU CYREG_PRT3_CTL
Motor_2_IN_3__DM0 EQU CYREG_PRT3_DM0
Motor_2_IN_3__DM1 EQU CYREG_PRT3_DM1
Motor_2_IN_3__DM2 EQU CYREG_PRT3_DM2
Motor_2_IN_3__DR EQU CYREG_PRT3_DR
Motor_2_IN_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_2_IN_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_2_IN_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_2_IN_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_2_IN_3__MASK EQU 0x02
Motor_2_IN_3__PORT EQU 3
Motor_2_IN_3__PRT EQU CYREG_PRT3_PRT
Motor_2_IN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_2_IN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_2_IN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_2_IN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_2_IN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_2_IN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_2_IN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_2_IN_3__PS EQU CYREG_PRT3_PS
Motor_2_IN_3__SHIFT EQU 1
Motor_2_IN_3__SLW EQU CYREG_PRT3_SLW

; Motor_2_IN_4
Motor_2_IN_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Motor_2_IN_4__0__MASK EQU 0x04
Motor_2_IN_4__0__PC EQU CYREG_PRT3_PC2
Motor_2_IN_4__0__PORT EQU 3
Motor_2_IN_4__0__SHIFT EQU 2
Motor_2_IN_4__AG EQU CYREG_PRT3_AG
Motor_2_IN_4__AMUX EQU CYREG_PRT3_AMUX
Motor_2_IN_4__BIE EQU CYREG_PRT3_BIE
Motor_2_IN_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_2_IN_4__BYP EQU CYREG_PRT3_BYP
Motor_2_IN_4__CTL EQU CYREG_PRT3_CTL
Motor_2_IN_4__DM0 EQU CYREG_PRT3_DM0
Motor_2_IN_4__DM1 EQU CYREG_PRT3_DM1
Motor_2_IN_4__DM2 EQU CYREG_PRT3_DM2
Motor_2_IN_4__DR EQU CYREG_PRT3_DR
Motor_2_IN_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_2_IN_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_2_IN_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_2_IN_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_2_IN_4__MASK EQU 0x04
Motor_2_IN_4__PORT EQU 3
Motor_2_IN_4__PRT EQU CYREG_PRT3_PRT
Motor_2_IN_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_2_IN_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_2_IN_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_2_IN_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_2_IN_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_2_IN_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_2_IN_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_2_IN_4__PS EQU CYREG_PRT3_PS
Motor_2_IN_4__SHIFT EQU 2
Motor_2_IN_4__SLW EQU CYREG_PRT3_SLW

; Front_Trigger
Front_Trigger__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Front_Trigger__0__MASK EQU 0x40
Front_Trigger__0__PC EQU CYREG_PRT3_PC6
Front_Trigger__0__PORT EQU 3
Front_Trigger__0__SHIFT EQU 6
Front_Trigger__AG EQU CYREG_PRT3_AG
Front_Trigger__AMUX EQU CYREG_PRT3_AMUX
Front_Trigger__BIE EQU CYREG_PRT3_BIE
Front_Trigger__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Trigger__BYP EQU CYREG_PRT3_BYP
Front_Trigger__CTL EQU CYREG_PRT3_CTL
Front_Trigger__DM0 EQU CYREG_PRT3_DM0
Front_Trigger__DM1 EQU CYREG_PRT3_DM1
Front_Trigger__DM2 EQU CYREG_PRT3_DM2
Front_Trigger__DR EQU CYREG_PRT3_DR
Front_Trigger__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Trigger__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Trigger__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Trigger__MASK EQU 0x40
Front_Trigger__PORT EQU 3
Front_Trigger__PRT EQU CYREG_PRT3_PRT
Front_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Trigger__PS EQU CYREG_PRT3_PS
Front_Trigger__SHIFT EQU 6
Front_Trigger__SLW EQU CYREG_PRT3_SLW
Front_Trigger_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Front_Trigger_2__0__MASK EQU 0x10
Front_Trigger_2__0__PC EQU CYREG_PRT0_PC4
Front_Trigger_2__0__PORT EQU 0
Front_Trigger_2__0__SHIFT EQU 4
Front_Trigger_2__AG EQU CYREG_PRT0_AG
Front_Trigger_2__AMUX EQU CYREG_PRT0_AMUX
Front_Trigger_2__BIE EQU CYREG_PRT0_BIE
Front_Trigger_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Front_Trigger_2__BYP EQU CYREG_PRT0_BYP
Front_Trigger_2__CTL EQU CYREG_PRT0_CTL
Front_Trigger_2__DM0 EQU CYREG_PRT0_DM0
Front_Trigger_2__DM1 EQU CYREG_PRT0_DM1
Front_Trigger_2__DM2 EQU CYREG_PRT0_DM2
Front_Trigger_2__DR EQU CYREG_PRT0_DR
Front_Trigger_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Front_Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Front_Trigger_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Front_Trigger_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Front_Trigger_2__MASK EQU 0x10
Front_Trigger_2__PORT EQU 0
Front_Trigger_2__PRT EQU CYREG_PRT0_PRT
Front_Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Front_Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Front_Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Front_Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Front_Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Front_Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Front_Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Front_Trigger_2__PS EQU CYREG_PRT0_PS
Front_Trigger_2__SHIFT EQU 4
Front_Trigger_2__SLW EQU CYREG_PRT0_SLW

; Right_Trigger
Right_Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Right_Trigger__0__MASK EQU 0x20
Right_Trigger__0__PC EQU CYREG_PRT0_PC5
Right_Trigger__0__PORT EQU 0
Right_Trigger__0__SHIFT EQU 5
Right_Trigger__AG EQU CYREG_PRT0_AG
Right_Trigger__AMUX EQU CYREG_PRT0_AMUX
Right_Trigger__BIE EQU CYREG_PRT0_BIE
Right_Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Trigger__BYP EQU CYREG_PRT0_BYP
Right_Trigger__CTL EQU CYREG_PRT0_CTL
Right_Trigger__DM0 EQU CYREG_PRT0_DM0
Right_Trigger__DM1 EQU CYREG_PRT0_DM1
Right_Trigger__DM2 EQU CYREG_PRT0_DM2
Right_Trigger__DR EQU CYREG_PRT0_DR
Right_Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Trigger__MASK EQU 0x20
Right_Trigger__PORT EQU 0
Right_Trigger__PRT EQU CYREG_PRT0_PRT
Right_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Trigger__PS EQU CYREG_PRT0_PS
Right_Trigger__SHIFT EQU 5
Right_Trigger__SLW EQU CYREG_PRT0_SLW

; Motor_1_Phase_A
Motor_1_Phase_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Motor_1_Phase_A__0__MASK EQU 0x40
Motor_1_Phase_A__0__PC EQU CYREG_PRT1_PC6
Motor_1_Phase_A__0__PORT EQU 1
Motor_1_Phase_A__0__SHIFT EQU 6
Motor_1_Phase_A__AG EQU CYREG_PRT1_AG
Motor_1_Phase_A__AMUX EQU CYREG_PRT1_AMUX
Motor_1_Phase_A__BIE EQU CYREG_PRT1_BIE
Motor_1_Phase_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_1_Phase_A__BYP EQU CYREG_PRT1_BYP
Motor_1_Phase_A__CTL EQU CYREG_PRT1_CTL
Motor_1_Phase_A__DM0 EQU CYREG_PRT1_DM0
Motor_1_Phase_A__DM1 EQU CYREG_PRT1_DM1
Motor_1_Phase_A__DM2 EQU CYREG_PRT1_DM2
Motor_1_Phase_A__DR EQU CYREG_PRT1_DR
Motor_1_Phase_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_1_Phase_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_1_Phase_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_1_Phase_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_1_Phase_A__MASK EQU 0x40
Motor_1_Phase_A__PORT EQU 1
Motor_1_Phase_A__PRT EQU CYREG_PRT1_PRT
Motor_1_Phase_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_1_Phase_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_1_Phase_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_1_Phase_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_1_Phase_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_1_Phase_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_1_Phase_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_1_Phase_A__PS EQU CYREG_PRT1_PS
Motor_1_Phase_A__SHIFT EQU 6
Motor_1_Phase_A__SLW EQU CYREG_PRT1_SLW

; Motor_1_Phase_B
Motor_1_Phase_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Motor_1_Phase_B__0__MASK EQU 0x80
Motor_1_Phase_B__0__PC EQU CYREG_PRT1_PC7
Motor_1_Phase_B__0__PORT EQU 1
Motor_1_Phase_B__0__SHIFT EQU 7
Motor_1_Phase_B__AG EQU CYREG_PRT1_AG
Motor_1_Phase_B__AMUX EQU CYREG_PRT1_AMUX
Motor_1_Phase_B__BIE EQU CYREG_PRT1_BIE
Motor_1_Phase_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_1_Phase_B__BYP EQU CYREG_PRT1_BYP
Motor_1_Phase_B__CTL EQU CYREG_PRT1_CTL
Motor_1_Phase_B__DM0 EQU CYREG_PRT1_DM0
Motor_1_Phase_B__DM1 EQU CYREG_PRT1_DM1
Motor_1_Phase_B__DM2 EQU CYREG_PRT1_DM2
Motor_1_Phase_B__DR EQU CYREG_PRT1_DR
Motor_1_Phase_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_1_Phase_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_1_Phase_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_1_Phase_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_1_Phase_B__MASK EQU 0x80
Motor_1_Phase_B__PORT EQU 1
Motor_1_Phase_B__PRT EQU CYREG_PRT1_PRT
Motor_1_Phase_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_1_Phase_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_1_Phase_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_1_Phase_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_1_Phase_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_1_Phase_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_1_Phase_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_1_Phase_B__PS EQU CYREG_PRT1_PS
Motor_1_Phase_B__SHIFT EQU 7
Motor_1_Phase_B__SLW EQU CYREG_PRT1_SLW

; Motor_2_Phase_A
Motor_2_Phase_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Motor_2_Phase_A__0__MASK EQU 0x08
Motor_2_Phase_A__0__PC EQU CYREG_PRT3_PC3
Motor_2_Phase_A__0__PORT EQU 3
Motor_2_Phase_A__0__SHIFT EQU 3
Motor_2_Phase_A__AG EQU CYREG_PRT3_AG
Motor_2_Phase_A__AMUX EQU CYREG_PRT3_AMUX
Motor_2_Phase_A__BIE EQU CYREG_PRT3_BIE
Motor_2_Phase_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_2_Phase_A__BYP EQU CYREG_PRT3_BYP
Motor_2_Phase_A__CTL EQU CYREG_PRT3_CTL
Motor_2_Phase_A__DM0 EQU CYREG_PRT3_DM0
Motor_2_Phase_A__DM1 EQU CYREG_PRT3_DM1
Motor_2_Phase_A__DM2 EQU CYREG_PRT3_DM2
Motor_2_Phase_A__DR EQU CYREG_PRT3_DR
Motor_2_Phase_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_2_Phase_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_2_Phase_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_2_Phase_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_2_Phase_A__MASK EQU 0x08
Motor_2_Phase_A__PORT EQU 3
Motor_2_Phase_A__PRT EQU CYREG_PRT3_PRT
Motor_2_Phase_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_2_Phase_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_2_Phase_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_2_Phase_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_2_Phase_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_2_Phase_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_2_Phase_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_2_Phase_A__PS EQU CYREG_PRT3_PS
Motor_2_Phase_A__SHIFT EQU 3
Motor_2_Phase_A__SLW EQU CYREG_PRT3_SLW

; Motor_2_Phase_B
Motor_2_Phase_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Motor_2_Phase_B__0__MASK EQU 0x10
Motor_2_Phase_B__0__PC EQU CYREG_PRT3_PC4
Motor_2_Phase_B__0__PORT EQU 3
Motor_2_Phase_B__0__SHIFT EQU 4
Motor_2_Phase_B__AG EQU CYREG_PRT3_AG
Motor_2_Phase_B__AMUX EQU CYREG_PRT3_AMUX
Motor_2_Phase_B__BIE EQU CYREG_PRT3_BIE
Motor_2_Phase_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_2_Phase_B__BYP EQU CYREG_PRT3_BYP
Motor_2_Phase_B__CTL EQU CYREG_PRT3_CTL
Motor_2_Phase_B__DM0 EQU CYREG_PRT3_DM0
Motor_2_Phase_B__DM1 EQU CYREG_PRT3_DM1
Motor_2_Phase_B__DM2 EQU CYREG_PRT3_DM2
Motor_2_Phase_B__DR EQU CYREG_PRT3_DR
Motor_2_Phase_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_2_Phase_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_2_Phase_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_2_Phase_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_2_Phase_B__MASK EQU 0x10
Motor_2_Phase_B__PORT EQU 3
Motor_2_Phase_B__PRT EQU CYREG_PRT3_PRT
Motor_2_Phase_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_2_Phase_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_2_Phase_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_2_Phase_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_2_Phase_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_2_Phase_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_2_Phase_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_2_Phase_B__PS EQU CYREG_PRT3_PS
Motor_2_Phase_B__SHIFT EQU 4
Motor_2_Phase_B__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
