# VHDL-Lab-Projects

VHDL-Lab-Project-1:  

Part 1.) RCA structural  
Part 2.) RCA behavioral  
Part 3.) SQRTCSA  

VHDL-Lab-Project-2:  

Part 1.) FSM that recognizes sequence of four 1's and 0's in 1 hot assignment  
Part 2.) Control Unit(FSM), combinatorial blocks and registers that perform 4 operations mv,mvi,add,sub  

VHDL-Lab-Project-Final:  

output sum of fibonacci sequence, the quotient and remainder
