priority_b_cnt	,	V_322
cg_idx_lock	,	V_6
status_reg	,	V_75
"evergreen_irq_set: hpd 3\n"	,	L_57
crtc_vblank_int	,	V_889
dig_be_mode	,	V_396
EVERGREEN_MAX_BACKENDS	,	V_603
MCB_BUSY	,	V_729
IH_RB_WPTR	,	V_956
devices	,	V_132
other_heads_data_return_time	,	V_299
VOLTAGE_SW	,	V_209
SQ_THREAD_RESOURCE_MGMT	,	V_634
ENABLE_L2_FRAGMENT_PROCESSING	,	V_354
DC_HPD2_INT_STATUS	,	V_230
max_pipes	,	V_550
PA_SC_LINE_STIPPLE_STATE	,	V_647
RADEON_FMT_DITHER_ENABLE	,	V_137
ASIC_T_SHIFT	,	V_178
TC_ONLY	,	V_641
CB_PERF_CTR2_SEL_0	,	V_654
IRQ_NONE	,	V_971
RADEON_HPD_6	,	V_237
CB_PERF_CTR2_SEL_1	,	V_655
evergreen_gpu_check_soft_reset	,	F_206
RADEON_HPD_5	,	V_235
RADEON_HPD_4	,	V_233
RADEON_HPD_3	,	V_231
crtc_status	,	V_695
SYNC_WALKER	,	V_614
RADEON_WB_SCRATCH_OFFSET	,	V_526
"IH: HDMI0\n"	,	L_108
"disabling GPU acceleration\n"	,	L_144
evergreen_hpd_sense	,	F_56
NUM_VS_THREADS	,	F_182
a	,	V_277
b	,	V_305
c	,	V_306
real_vram_size	,	V_687
i	,	V_76
j	,	V_425
k	,	V_768
r	,	V_5
v	,	V_9
DACA_AUTODETECT_INT_CONTROL	,	V_843
CAICOS_GB_ADDR_CONFIG_GOLDEN	,	V_575
radeon_atom_set_voltage	,	F_51
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_118
"evergreen_irq_set: vblank 2\n"	,	L_51
CHIP_BARTS	,	V_34
max_simds_per_se	,	V_807
dither	,	V_129
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_836
IH_WPTR_OVERFLOW_CLEAR	,	V_961
"PCIE gen 2 link speeds already enabled\n"	,	L_146
cs_section_def	,	V_774
VCLK_SRC_SEL	,	F_22
sumo_golden_registers	,	V_33
CP_BUSY	,	V_711
CB_COLOR2_BASE	,	V_660
UPLL_PDIV_A_MASK	,	V_112
CAYMAN_RING_TYPE_CP2_INDEX	,	V_884
reg_list_size	,	V_777
efuse_straps_3	,	V_585
efuse_straps_4	,	V_584
spin_unlock_irqrestore	,	F_5
NUM_LS_THREADS	,	F_186
PCIE_SPEED_8_0GT	,	V_1010
RADEON_HPD_2	,	V_229
RADEON_HPD_1	,	V_226
CP_PFP_HALT	,	V_740
EVERGREEN_PFP_UCODE_SIZE	,	V_487
IH_BUSY	,	V_722
GS_PRIO	,	F_172
EVERGREEN_CRTC_BLANK_CONTROL	,	V_430
line_time	,	V_288
"IH: DMA trap\n"	,	L_121
"  SRBM_STATUS2              = 0x%08X\n"	,	L_17
fifo_ctrl	,	V_412
SMX_SAR_CTL0	,	V_619
RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	,	V_58
le32_to_cpu	,	F_249
CG_DCLK_STATUS	,	V_93
R600_RING_TYPE_UVD_INDEX	,	V_978
hard	,	V_759
"  R_008680_CP_STAT          = 0x%08X\n"	,	L_21
"IH: D1 vblank\n"	,	L_70
supersumo_golden_registers	,	V_31
EVERGREEN_DP_STEER_FIFO	,	V_418
disabled_rb_mask	,	V_547
CHIP_CAICOS	,	V_38
dev_private	,	V_120
atom_context	,	V_998
VGT_CACHE_INVALIDATION	,	V_644
RADEON_RESET_IH	,	V_723
cik_init_cp_pg_table	,	F_235
FUS_MC_VM_MD_L1_TLB1_CNTL	,	V_364
PM_PROFILE_MID_MH_IDX	,	V_195
CP_MEQ_THRESHOLDS	,	V_610
r600_dma_stop	,	F_293
tmp	,	V_127
evergreen_mc_save	,	V_420
bytes_per_pixel	,	V_292
CP_ME_CNTL	,	V_499
evergreen_asic_reset	,	F_213
cp_int_cntl2	,	V_847
cp_int_cntl1	,	V_846
PACKET3_SET_CONFIG_REG_START	,	V_473
fb_div	,	V_94
UVD_UDEC_DB_ADDR_CONFIG	,	V_600
IRQ_HANDLED	,	V_990
active_time	,	V_290
reg_list_num	,	V_770
save_restore_obj	,	V_762
current_vddc	,	V_210
DRM_INFO	,	F_109
"counter exceeds %d\n"	,	L_10
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_887
save	,	V_421
"IH: D%d flip\n"	,	L_94
VBLANK_STATUS	,	V_924
post_div	,	V_80
current_sclk	,	V_328
dpm_enabled	,	V_326
evergreen_rlc_resume	,	F_237
PF_RQ_PENDING	,	V_710
RADEON_RESET_GRBM	,	V_715
EVERGREEN_DP_VID_STREAM_STATUS	,	V_417
DC_HPD2_CONTROL	,	V_251
TN_RLC_LB_ALWAYS_ACTIVE_SIMD_MASK	,	V_808
"IH: D5 vblank - IH event w/o asserted irq bit?\n"	,	L_86
PM_PROFILE_HIGH_MH_IDX	,	V_199
cp_table_size	,	V_793
CHANSIZE_MASK	,	V_681
DMA_STATUS_REG	,	V_46
HDP_NONSURFACE_INFO	,	V_458
RADEON_RESET_CP	,	V_713
cp_int_cntl	,	V_845
tiling_flags	,	V_49
radeon_crtc_handle_vblank	,	F_255
TOFFSET_SHIFT	,	V_172
"IH: D2 vline\n"	,	L_77
"(%d) pin RLC sr bo failed\n"	,	L_34
"evergreen_irq_set: sw int cp1\n"	,	L_44
SOFT_RESET_SPI	,	V_512
crtc_htotal	,	V_324
"failed initializing DMA fences (%d).\n"	,	L_134
WREG32_P	,	F_18
GRBM_EE_BUSY	,	V_714
RADEON_IS_MOBILITY	,	V_189
ASIC_T_MASK	,	V_177
smx_dc_ctl0	,	V_534
list_for_each_entry	,	F_54
BUF_SWAP_32BIT	,	V_483
evergreen_data_return_bandwidth	,	F_77
NUM_HS_STACK_ENTRIES	,	F_191
accel_working	,	V_999
latency	,	V_301
IH_RB_CNTL	,	V_960
"SRBM_SOFT_RESET=0x%08X\n"	,	L_27
"dpm thermal\n"	,	L_48
LB_D3_VBLANK_INTERRUPT	,	V_931
DC_HPD1_INT_CONTROL	,	V_239
radeon_crtc_handle_flip	,	F_256
mc_shared_chmap	,	V_531
"Setting: vddc: %d\n"	,	L_1
DC_HPD5_INT_CONTROL	,	V_244
EVERGREEN_RLC_UCODE_SIZE	,	V_826
evergreen_pm_finish	,	F_55
RESPONSE_TYPE_SHIFT	,	V_348
radeon_ib	,	V_464
sc_earlyz_tile_fifo_size	,	V_565
SUMO_GB_ADDR_CONFIG_GOLDEN	,	V_571
RADEON_RESET_GFX	,	V_708
turks_golden_registers	,	V_37
evergreen_average_bandwidth_vs_dram_bandwidth_for_display	,	F_83
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_979
"radeon: cp failed to lock ring (%d).\n"	,	L_12
DCLK_STATUS	,	V_83
evergreen_rlc_start	,	F_236
"  R_008678_CP_STALLED_STAT2 = 0x%08X\n"	,	L_19
"evergreen_irq_set: hdmi 1\n"	,	L_62
CG_UPLL_FUNC_CNTL	,	V_100
CP_BUSY_STAT	,	V_691
RLC_HB_WPTR	,	V_819
stat_regs	,	V_894
readrq	,	V_114
fusion_platform	,	V_1026
FB_READ_EN	,	V_444
TN_RLC_LB_PARAMS	,	V_809
rmx_type	,	V_331
r600_set_bios_scratch_engine_hung	,	F_214
cik_get_csb_buffer	,	F_232
r700_cp_stop	,	F_138
radeon_ring_lockup_update	,	F_216
ni_tx_offsets	,	V_407
TOFFSET_MASK	,	V_171
RADEON_WB_CP_RPTR_OFFSET	,	V_523
EXPORT_SRC_C	,	V_629
radeon_update_bandwidth_info	,	F_202
yclk	,	V_274
mode_config_initialized	,	V_344
mc_fw	,	V_1002
SC_HIZ_TILE_FIFO_SIZE	,	F_163
CP_STALLED_STAT2	,	V_690
CP_STALLED_STAT1	,	V_689
ASIC_IS_X2	,	F_327
RB_BUFSZ	,	F_140
"IH: HPD3\n"	,	L_98
eg_cg_wreg	,	F_6
SQ_LDS_RESOURCE_MGMT	,	V_630
VBLANK_ACK	,	V_925
sx_max_export_pos_size	,	V_560
lb_vblank_lead_lines	,	V_337
d3grph_int	,	V_910
NI_DIG_BE_EN_CNTL_ENABLE	,	V_408
radeon_surface_init	,	F_301
be32_to_cpup	,	F_141
HDP_NONSURFACE_BASE	,	V_457
PB1_PIF_PAIRING	,	V_1030
sumo_set_uvd_clocks	,	F_20
"radeon: MC ucode required for NI+.\n"	,	L_145
dpms_off_ps_idx	,	V_184
sq_num_cf_insts	,	V_562
EVERGREEN_MASTER_UPDATE_MODE	,	V_443
fw_data	,	V_479
GFX_POWER_GATING_SRC	,	V_799
ATOM_DEVICE_LCD_SUPPORT	,	V_133
pif_idx_lock	,	V_10
"IH: IH event w/o asserted irq bit?\n"	,	L_95
FMT_SPATIAL_DITHER_EN	,	V_140
SMX_DC_CTL0	,	V_618
DC_HPD3_INT_STATUS	,	V_232
sq_lds_resource_mgmt	,	V_536
ES_PRIO	,	F_173
REDWOOD_GB_ADDR_CONFIG_GOLDEN	,	V_568
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_450
CB_COLOR0_BASE	,	V_658
"IH: HPD_RX 3\n"	,	L_104
VM_L2_STATUS	,	V_735
NUM_PIPES_MASK	,	V_602
ES_AND_GS_AUTO	,	V_643
evergreen_fini	,	F_317
PCIE_LC_SPEED_CNTL	,	V_1011
full	,	V_278
"(%d) create RLC c bo failed\n"	,	L_36
radeon_hard_reset	,	V_760
gpu_addr	,	V_454
TA_CNTL_AUX	,	V_611
evergreen_pcie_gart_disable	,	F_110
LB_D4_VBLANK_INTERRUPT	,	V_933
"IH: HDMI4\n"	,	L_112
clear_state_obj	,	V_763
NUM_PS_THREADS	,	F_181
FMT_RGB_RANDOM_ENABLE	,	V_142
"evergreen_irq_set: hpd 6\n"	,	L_60
AFMT_AUDIO_PACKET_CONTROL	,	V_879
UVD_STATUS	,	V_47
pcie_set_readrq	,	F_32
CB_COLOR7_BASE	,	V_665
evergreen_pcie_gen2_enable	,	F_272
MC_FUS_VM_FB_OFFSET	,	V_455
next_rptr_gpu_addr	,	V_476
TN_RLC_LB_CNTR_INIT	,	V_811
UPLL_RESET_MASK	,	V_104
CGTS_USER_SYS_TCC_DISABLE	,	V_607
dig_en_be	,	V_393
CHIP_SUMO2	,	V_32
RLC_HB_CNTL	,	V_802
DACB_AUTODETECT_INT_CONTROL	,	V_844
DC_HPD1_RX_INTERRUPT	,	V_946
EVERGREEN_CRTC_STATUS	,	V_147
PRIORITY_B_CNT	,	V_341
DC_HPD5_CONTROL	,	V_254
FETCH_FIFO_HIWATER	,	F_167
PACKET3_PREAMBLE_CNTL	,	V_501
"Failed to load MC firmware!\n"	,	L_131
numchan	,	V_678
mc_arb_ramcfg	,	V_532
NUM_GS_THREADS	,	F_183
VGT_GS_VERTEX_REUSE	,	V_645
cypress_mgcg_init	,	V_20
disp_int	,	V_895
DC_LB_MEMORY_SPLIT	,	V_264
thermal_int	,	V_869
evergreen_get_number_of_dram_channels	,	F_70
has_uvd	,	V_991
RREG32_PIF_PHY0	,	F_330
ps_thread_count	,	V_548
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_345
EVERGREEN_DP_VID_STREAM_CNTL_ENABLE	,	V_416
GRPH_PFLIP_INT_MASK	,	V_893
requested_clock_mode_index	,	V_203
default_power_state_index	,	V_185
RREG32_PIF_PHY1	,	F_332
ptr_mask	,	V_959
num_crtc	,	V_153
eg_pif_phy0_wreg	,	F_8
PM_PROFILE_LOW_MH_IDX	,	V_193
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1035
"IH: D6 vline\n"	,	L_93
pm_method	,	V_212
buffer_alloc	,	V_261
AFMT_STATUS	,	V_915
rb_bufsz	,	V_506
crtc_hung	,	V_694
TN_RLC_LB_CNTR_MAX	,	V_812
evergreen_page_flip	,	F_42
MULTI_PIF	,	V_1029
SH_BUSY	,	V_700
restart_ih	,	V_972
evergreen_init_golden_registers	,	F_11
CP_SEM_WAIT_TIMER	,	V_516
RADEON_TILING_EG_BANKH_SHIFT	,	V_56
GRBM_GFX_INDEX	,	V_587
CG_MULT_THERMAL_STATUS	,	V_176
r600_ring_init	,	F_264
MC_VM_MB_L1_TLB1_CNTL	,	V_371
"IH: GUI idle\n"	,	L_124
"r600_irq_set: sw int dma\n"	,	L_46
UPLL_REF_DIV_MASK	,	V_109
"(%d) reserve RLC cp table bo failed\n"	,	L_32
"evergreen_irq_set: hdmi 5\n"	,	L_66
sumo_rlc_save_restore_register_list	,	V_994
latency_hiding	,	V_312
SRBM_INT_CNTL	,	V_577
radeon_ring_write	,	F_134
SPI_CONFIG_CNTL_1	,	V_624
CRTC_STATUS_FRAME_COUNT	,	V_827
done	,	V_91
evergreen_get_temp	,	F_45
radeon_bo_unref	,	F_223
clear_state_gpu_addr	,	V_789
DC_HPD6_INTERRUPT	,	V_945
radeon_get_clock_info	,	F_302
THERM_INT_MASK_HIGH	,	V_876
AFMT_AZ_FORMAT_WTRIG_MASK	,	V_880
gb_addr_config	,	V_530
sr_ptr	,	V_782
shutdown	,	V_970
"IH: CP int: 0x%08x\n"	,	L_119
evergreen_init	,	F_295
disp_clk_request_efficiency	,	V_282
EVERGREEN_PIF_PHY1_INDEX	,	V_13
SYNC_GRADIENT	,	V_613
GRPH_INT_STATUS	,	V_908
PLL_POWER_STATE_IN_OFF_0	,	F_336
PLL_POWER_STATE_IN_OFF_1	,	F_338
EVERGREEN_CG_IND_DATA	,	V_8
"SRBM_READ_ERROR: 0x%x\n"	,	L_114
temp	,	V_167
CB_BUSY	,	V_705
src_id	,	V_962
VGT_BUSY_NO_DMA	,	V_707
SQ_GPR_RESOURCE_MGMT_1	,	V_631
SQ_GPR_RESOURCE_MGMT_2	,	V_632
SQ_GPR_RESOURCE_MGMT_3	,	V_633
NOOFCHAN_MASK	,	V_269
atomic_xchg	,	F_251
"IH: D3 vline - IH event w/o asserted irq bit?\n"	,	L_80
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_379
"IH: D5 vline - IH event w/o asserted irq bit?\n"	,	L_88
"force priority a to high\n"	,	L_3
EVERGREEN_PIF_PHY0_INDEX	,	V_11
CB_COLOR4_BASE	,	V_662
dpm_thermal	,	V_888
dpms_on_ps_idx	,	V_186
RADEON_TILING_EG_BANKW_MASK	,	V_55
upper_32_bits	,	F_43
CB_COLOR6_BASE	,	V_664
simd_disable_bitmap	,	V_591
dev	,	V_119
SPI_CONFIG_CNTL	,	V_623
uniphy_pll	,	V_394
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_374
MC_VM_MD_L1_TLB2_CNTL	,	V_368
ARRAY_SIZE	,	F_13
"evergreen_irq_set: vblank 1\n"	,	L_50
bankw	,	V_50
"IB initialization failed (%d).\n"	,	L_136
BANK_SELECT	,	F_104
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_117
CGTS_SYS_TCC_DISABLE	,	V_605
crtc_offset	,	V_146
bankh	,	V_51
LB_D3_VLINE_INTERRUPT	,	V_932
LB_D6_VLINE_INTERRUPT	,	V_938
MC_VM_FB_LOCATION	,	V_456
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_163
bios	,	V_1001
DMA_BUSY	,	V_718
FORCE_EOV_MAX_REZ_CNT	,	F_194
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_360
mc_vram_size	,	V_685
hpd	,	V_224
order_base_2	,	F_147
dp_work	,	V_986
vgt_cache_invalidation	,	V_545
"evergreen_irq_set: hpd 2\n"	,	L_56
DC_HPD5_RX_INTERRUPT	,	V_951
"IH: D2 vblank - IH event w/o asserted irq bit?\n"	,	L_74
LB_D5_VBLANK_INTERRUPT	,	V_935
ENABLE_NEW_SMX_ADDRESS	,	V_617
radeon_fence_process	,	F_257
VC_AND_TC	,	V_642
"failed initializing UVD (%d).\n"	,	L_130
CB_COLOR10_BASE	,	V_668
RADEON_RESET_SEM	,	V_725
CACHE_UPDATE_MODE	,	F_105
UPLL_VCO_MODE_MASK	,	V_103
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_135
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_136
afmt	,	V_892
evergreen_pcie_gart_fini	,	F_112
CHIP_ARUBA	,	V_803
clear_state_size	,	V_785
pcie_lc_cntl	,	V_1021
DC_HPD3_CONTROL	,	V_252
FMT_TRUNCATE_DEPTH	,	V_144
LC_L0S_INACTIVITY_MASK	,	V_1032
NI_DIG_BE_CNTL	,	V_403
PCIE_LC_LINK_WIDTH_CNTL	,	V_1015
hsc	,	V_335
FMT_FRAME_RANDOM_ENABLE	,	V_138
CGTS_TCC_DISABLE	,	V_606
SQ_MS_FIFO_SIZES	,	V_626
RADEON_GEM_DOMAIN_VRAM	,	V_780
evergreen_blank_dp_output	,	F_120
crtc_enabled	,	V_422
"IH: D3 vline\n"	,	L_81
LC_UPCONFIGURE_DIS	,	V_1016
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_648
DC_HPD2_RX_INTERRUPT	,	V_948
LC_L1_INACTIVITY_MASK	,	V_1033
pipe_offset	,	V_262
vclk	,	V_85
SC_BUSY	,	V_699
SRBM_INT_ACK	,	V_578
radeon_gem_fini	,	F_321
AUTO_INVLD_EN	,	F_196
DC_HPD6_RX_INTERRUPT	,	V_952
dig_fe	,	V_391
"(%d) map RLC c bo failed\n"	,	L_38
eg_pif_phy0_rreg	,	F_7
rptr	,	V_958
radeon_ring_test_lockup	,	F_217
lock	,	V_973
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8	,	V_73
DC_HPDx_INT_ACK	,	V_940
sumo_pm_init_profile	,	F_47
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1	,	V_70
vram_width	,	V_682
radeon_ib_pool_fini	,	F_316
CGTS_USER_TCC_DISABLE	,	V_608
r600_disable_interrupts	,	F_243
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4	,	V_72
encoder	,	V_117
dram_bandwidth	,	V_284
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2	,	V_71
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_267
ROQ_IB2_START	,	F_156
CONFIG_MEMSIZE	,	V_686
status	,	V_969
evergreen_gpu_init	,	F_149
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_1013
max_stack_entries	,	V_557
CP_RB_BASE	,	V_528
"  GRBM_STATUS               = 0x%08X\n"	,	L_13
evergreen_irq_suspend	,	F_247
PA_SC_FORCE_EOV_MAX_CNTS	,	V_640
evergreen_fix_pci_max_read_req_size	,	F_29
HDP_NONSURFACE_SIZE	,	V_459
PLL_RAMP_UP_TIME_0_MASK	,	V_1042
"IH: thermal low to high\n"	,	L_122
dpm	,	V_982
evergreen_print_gpu_status_regs	,	F_203
PM_METHOD_PROFILE	,	V_213
"(%d) pin RLC cp_table bo failed\n"	,	L_40
"r600_irq_set: sw int dma1\n"	,	L_47
"IH: HDMI3\n"	,	L_111
"IH: HPD_RX 1\n"	,	L_102
MC_VM_MD_L1_TLB1_CNTL	,	V_367
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_449
CP_ME_RAM_DATA	,	V_491
GRBM_CNTL	,	V_576
evergreen_page_flip_pending	,	F_44
audio_work	,	V_988
"(%d) map RLC sr bo failed\n"	,	L_35
src_ptr	,	V_765
NUM_VS_STACK_ENTRIES	,	F_188
reg_list_blk_index	,	V_772
CC_RB_BACKEND_DISABLE	,	V_590
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_67
toffset	,	V_168
evergreen_set_uvd_clocks	,	F_21
num_clock_modes	,	V_198
DC_HPDx_INT_POLARITY	,	V_240
CG_SCRATCH1	,	V_88
evergreen_hpd_set_polarity	,	F_57
agp_base	,	V_463
radeon_crtc	,	V_122
"evergreen_irq_set: vblank 5\n"	,	L_54
CP_PFP_UCODE_ADDR	,	V_486
rv770_set_clk_bypass_mode	,	F_210
encoder_id	,	V_134
SC_EARLYZ_TILE_FIFO_SIZE	,	F_164
PB1_PIF_CNTL	,	V_1047
priority_a_mark	,	V_318
"Setting: vddci: %d\n"	,	L_2
max_src_lines_per_dst_line	,	V_302
dig_be	,	V_392
gtt_start	,	V_376
CHIP_BONAIRE	,	V_778
dividers	,	V_78
d1grph_int	,	V_907
VC_ENABLE	,	V_628
DCLK_SRC_SEL_MASK	,	V_99
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_838
evergreen_program_aspm	,	F_273
dce4_program_fmt	,	F_33
HDP_HOST_PATH_CNTL	,	V_674
PACKET3_ME_INITIALIZE	,	V_495
"IH: D5 vline\n"	,	L_89
GRBM_READ_TIMEOUT	,	F_150
evergreen_pm_misc	,	F_50
ARUBA_RLC_UCODE_SIZE	,	V_822
DC_HPD1_INTERRUPT	,	V_939
pcie_get_readrq	,	F_30
si_get_csb_size	,	F_231
radeon_ib_pool_init	,	F_282
R600_WB_IH_WPTR_OFFSET	,	V_955
cedar_mgcg_init	,	V_27
aper_size	,	V_684
EVERGREEN_CG_IND_ADDR	,	V_7
LC_L1_INACTIVITY	,	F_335
dclk	,	V_86
max_bus_speed	,	V_1008
SX_EXPORT_BUFFER_SIZES	,	V_620
"IH: D4 vblank\n"	,	L_83
CG_UPLL_FUNC_CNTL_4	,	V_110
FMT_TRUNCATE_EN	,	V_141
CG_UPLL_FUNC_CNTL_3	,	V_107
CG_UPLL_FUNC_CNTL_2	,	V_97
EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE	,	V_222
evergreen_line_buffer_adjust	,	F_65
LC_DYN_LANES_PWR_STATE_MASK	,	V_1044
RADEON_TILING_EG_BANKW_SHIFT	,	V_54
L2_BUSY	,	V_736
radeon_pci_config_reset	,	F_212
"(%d) reserve RLC c bo failed\n"	,	L_31
dws	,	V_767
"IH: D2 vblank\n"	,	L_75
"Failed to init rlc BOs!\n"	,	L_132
"IH: HPD_RX 4\n"	,	L_105
min	,	F_80
MC_VM_AGP_BOT	,	V_461
rdev	,	V_2
r600_rlc_stop	,	F_209
to_radeon_encoder	,	F_34
interlaced	,	V_308
evergreen_get_allowed_info_register	,	F_14
d6grph_int	,	V_913
dmif_req_bandwidth	,	V_286
THERM_INT_MASK_LOW	,	V_877
profile_index	,	V_215
"IH: CP EOP\n"	,	L_120
power_state	,	V_197
reg_index	,	V_791
r600_dma_resume	,	F_281
disp_priority	,	V_333
radeon_use_pflipirq	,	V_976
evergreen_irq_set	,	F_241
radeon_bo_kmap	,	F_227
PA_CL_ENHANCE	,	V_675
req_cm_idx	,	V_202
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_439
PM_PROFILE_MID_SH_IDX	,	V_194
connector_type	,	V_247
REQUEST_TYPE	,	F_98
R600_WB_DMA_RPTR_OFFSET	,	V_996
MC_VM_MB_L1_TLB0_CNTL	,	V_370
"evergreen_irq_set: hdmi 2\n"	,	L_63
PACKET3_MEM_WRITE	,	V_475
COMPUTE_ENGINE_PLL_PARAM	,	V_79
"IH: UVD int: 0x%08x\n"	,	L_115
evergreen_bandwidth_update	,	F_94
mode_info	,	V_159
juniper_mgcg_init	,	V_22
idx	,	V_180
installed	,	V_871
CP_RB_RPTR_ADDR	,	V_522
GRPH_PFLIP_INT_OCCURRED	,	V_921
"force priority b to high\n"	,	L_4
printk	,	F_99
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_355
dev_err	,	F_101
"IH: D6 vblank\n"	,	L_91
cpu_to_le32	,	F_228
DC_HPDx_RX_INT_ACK	,	V_947
SSEN_MASK	,	V_106
PRIORITY_MARK_MASK	,	V_336
disp_dram_allocation	,	V_279
mask	,	V_796
sq_stack_resource_mgmt_2	,	V_543
sq_stack_resource_mgmt_1	,	V_542
afmt_status5	,	V_919
sq_stack_resource_mgmt_3	,	V_544
afmt_status6	,	V_920
LC_GEN2_EN_STRAP	,	V_1019
"IH: HPD4\n"	,	L_99
CC_GC_SHADER_PIPE_CONFIG	,	V_592
"radeon: IH init failed (%d).\n"	,	L_135
LB_D4_VLINE_INTERRUPT	,	V_934
NUM_CLAUSE_TEMP_GPRS	,	F_176
SOFT_RESET_DMA	,	V_751
DMIF_BUFFERS_ALLOCATED	,	F_68
UPLL_PDIV_B_MASK	,	V_113
save_restore_gpu_addr	,	V_781
CP_RB_WPTR_DELAY	,	V_518
afmt_status3	,	V_917
afmt_status4	,	V_918
afmt_status1	,	V_914
base	,	V_263
afmt_status2	,	V_916
evergreen_default_size	,	V_500
LATENCY_WATERMARK_MASK	,	F_91
r600_scratch_init	,	F_300
caicos_golden_registers	,	V_39
cp_me	,	V_494
evergreen_get_ih_wptr	,	F_248
EVERGREEN_CRTC_MASTER_EN	,	V_155
CHIP_CYPRESS	,	V_16
RADEON_TILING_EG_TILE_SPLIT_SHIFT	,	V_60
val	,	V_40
"Expecting atombios for evergreen GPU\n"	,	L_140
vga_render_control	,	V_426
"No VRAM object for PCIE GART.\n"	,	L_6
evergreen_gfx_is_lockup	,	F_215
work	,	V_989
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_900
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_902
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_904
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_906
reg_list_mc_addr	,	V_773
cp_table_ptr	,	V_795
radeon_ring_unlock_commit	,	F_145
RB_RPTR_WR_ENA	,	V_519
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_837
LB_D5_VLINE_INTERRUPT	,	V_936
CF_RQ_PENDING	,	V_709
cursor_line_pair_return_time	,	V_297
PIPE0_LATENCY_CONTROL	,	V_339
COLOR_BUFFER_SIZE	,	F_159
INT_MASK	,	V_835
"evergreen_irq_set: hpd 5\n"	,	L_59
DC_HPD4_INT_STATUS	,	V_234
LB_D2_VBLANK_INTERRUPT	,	V_929
CB_COLOR9_BASE	,	V_667
wm_low	,	V_313
gtt_size	,	V_388
evergreen_mc_wait_for_idle	,	F_96
CHIP_SUMO	,	V_30
max_shader_engines	,	V_806
radeon_wait_for_vblank	,	F_126
radeon_dpm_get_mclk	,	F_87
VLINE_ACK	,	V_928
hpd1	,	V_854
hpd2	,	V_855
hpd3	,	V_856
hpd4	,	V_857
hpd5	,	V_858
LS2_EXIT_TIME_MASK	,	V_1046
hpd6	,	V_859
UPLL_FB_DIV	,	F_26
rb_disable_bitmap	,	V_586
RLC_CNTL	,	V_800
evergreen_agp_enable	,	F_115
UPLL_BYPASS_EN_MASK	,	V_101
udelay	,	F_69
arb_control3	,	V_323
high_to_low	,	V_984
DISABLE_CUBE_ANISO	,	V_612
RADEON_RESET_COMPUTE	,	V_743
SRBM_STATUS2	,	V_45
vclk_div	,	V_95
VGA_RENDER_CONTROL	,	V_427
"IH: D1 vblank - IH event w/o asserted irq bit?\n"	,	L_69
PM_PROFILE_DEFAULT_IDX	,	V_183
SQ_STACK_RESOURCE_MGMT_2	,	V_637
SQ_STACK_RESOURCE_MGMT_1	,	V_636
MC_VM_MB_L1_TLB3_CNTL	,	V_373
SQ_STACK_RESOURCE_MGMT_3	,	V_638
CP_ME_RAM_RADDR	,	V_492
FMT_BIT_DEPTH_CONTROL	,	V_145
vram_scratch	,	V_453
CG_VCLK_CNTL	,	V_89
SEM_BUSY	,	V_724
dfixed_const	,	F_72
DMA_PACKET_NOP	,	V_997
STQ_SPLIT	,	F_157
available_bandwidth	,	V_295
EVERGREEN_PIF_PHY1_DATA	,	V_14
schedule_work	,	F_259
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1036
sc_hiz_tile_fifo_size	,	V_564
evergreen_check_latency_hiding	,	F_85
RB_BLKSZ	,	F_139
pci_clear_master	,	F_211
reset_mask	,	V_697
WREG32_PIF_PHY0	,	F_331
WREG32_PIF_PHY1	,	F_333
radeon_agp_disable	,	F_305
pixel_period	,	V_315
UVD_UDEC_ADDR_CONFIG	,	V_599
line_fill_time	,	V_304
SUMO2_GB_ADDR_CONFIG_GOLDEN	,	V_572
DC_HPD4_CONTROL	,	V_253
vblank_queue	,	V_975
async	,	V_158
radeon_bo_unreserve	,	F_222
"IH: D6 vline - IH event w/o asserted irq bit?\n"	,	L_92
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS	,	V_164
LATENCY_HIGH_WATERMARK	,	F_93
sclk	,	V_281
mtaspect	,	V_52
fixed20_12	,	T_4
crtc_id	,	V_156
"IH: D2 vline - IH event w/o asserted irq bit?\n"	,	L_76
evergreen_dram_bandwidth	,	F_71
sumo_get_temp	,	F_46
GRBM_STATUS_SE1	,	V_43
GRBM_STATUS_SE0	,	V_42
PRIORITY_ALWAYS_ON	,	V_334
radeon_get_monitor_bpc	,	F_38
eg_cg_rreg	,	F_1
radeon_atom_get_clock_dividers	,	F_17
DMA_RB_CNTL	,	V_741
thermal	,	V_983
SOFT_RESET_DB	,	V_744
SOFT_RESET_DC	,	V_752
dfixed_div	,	F_73
PB0_PIF_CNTL	,	V_1045
unlikely	,	F_220
KERN_WARNING	,	V_349
DMA_PACKET	,	F_280
ring_obj	,	V_992
FUS_MC_VM_MD_L1_TLB2_CNTL	,	V_365
sq_gpr_resource_mgmt_3	,	V_539
dram_channels	,	V_275
sq_gpr_resource_mgmt_2	,	V_538
sq_gpr_resource_mgmt_1	,	V_537
r600_vram_scratch_init	,	F_274
CP_RB_RPTR_ADDR_HI	,	V_524
crtc_base	,	V_157
disable_plloff_in_l1	,	V_1025
r600_ih_ring_init	,	F_310
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_147
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_1017
sumo_rlc_fini	,	F_218
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_504
sx_max_export_size	,	V_559
ASIC_IS_AVIVO	,	F_297
RREG32	,	F_4
other_mode	,	V_260
evergreen_disable_interrupt_state	,	F_239
drm_crtc	,	V_220
PACKET3_MODE_CONTROL	,	V_469
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_361
DC_HPDx_CONNECTION_TIMER	,	F_59
PAGE_TABLE_DEPTH	,	F_108
BARTS_GB_ADDR_CONFIG_GOLDEN	,	V_573
dram_efficiency	,	V_273
CP_INT_CNTL	,	V_832
radeon_voltage	,	V_206
PM_PROFILE_HIGH_SH_IDX	,	V_196
pos1	,	V_150
irq	,	V_870
pos2	,	V_151
req_ps_idx	,	V_200
"IH: D5 vblank\n"	,	L_87
VM_CONTEXT0_REQUEST_RESPONSE	,	V_346
cik_get_csb_size	,	F_230
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_839
GRBM_SOFT_RESET	,	V_507
ni_mc_load_microcode	,	F_275
SCRATCH_UMSK	,	V_527
evergreen_get_vblank_counter	,	F_238
RB_INT_ENABLE	,	V_885
radeon_get_vblank_counter	,	F_127
EVERGREEN_ADDR_SURF_BANK_HEIGHT_8	,	V_69
reg	,	V_3
EVERGREEN_ADDR_SURF_BANK_HEIGHT_4	,	V_68
EVERGREEN_ADDR_SURF_BANK_HEIGHT_2	,	V_67
CHIP_TAHITI	,	V_783
EVERGREEN_ADDR_SURF_BANK_HEIGHT_1	,	V_66
RADEON_HPD_NONE	,	V_256
LC_DYN_LANES_PWR_STATE	,	F_342
ASIC_IS_DCE6	,	F_125
ASIC_IS_DCE5	,	F_67
afmt2	,	V_862
afmt3	,	V_863
PCIE_LC_CNTL	,	V_1031
afmt1	,	V_861
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1038
evergreen	,	V_497
afmt6	,	V_866
afmt4	,	V_864
evergreen_gpu_soft_reset	,	F_207
afmt5	,	V_865
PA_SC_FIFO_SIZE	,	V_621
SOFT_RESET_IH	,	V_755
active_crtc_count	,	V_214
"evergreen_irq_set: hpd 1\n"	,	L_55
VM_CONTEXT1_CNTL2	,	V_981
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_446
is_atom_bios	,	V_1000
dce4_wait_for_vblank	,	F_41
"Wait for MC idle timedout !\n"	,	L_11
mc_latency	,	V_294
sumo_set_uvd_clock	,	F_16
DC_HPD2_INT_CONTROL	,	V_241
atom_asic_init	,	F_286
RADEON_RESET_VMC	,	V_728
d5grph_int	,	V_912
DC_HPD6_INT_CONTROL	,	V_245
gtt_end	,	V_378
DMA_TILING_CONFIG	,	V_598
DC_HPD4_INT_CONTROL	,	V_243
MC_ARB_RAMCFG	,	V_580
ASIC_IS_DCE41	,	F_66
lb_size	,	V_310
queue_dp	,	V_967
vddci	,	V_216
"  GRBM_STATUS_SE0           = 0x%08X\n"	,	L_14
DRM_DEBUG	,	F_52
family	,	V_15
evergreen_dram_bandwidth_for_display	,	F_76
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_384
"evergreen_irq_set: sw int gfx\n"	,	L_43
VM_L2_CNTL	,	V_352
SOFT_RESET_MC	,	V_757
pfp_fw	,	V_481
RLC_BUSY	,	V_720
"IH: HDMI2\n"	,	L_110
EVERGREEN_DP_VID_STREAM_CNTL	,	V_415
RLC_GFX_INDEX	,	V_589
"IH: HPD_RX 2\n"	,	L_103
d2grph_int	,	V_909
NI_DIG_FE_CNTL_MODE	,	F_119
latency_tolerant_lines	,	V_311
DMIF_ADDR_CONFIG	,	V_596
AFMT_AZ_FORMAT_WTRIG_ACK	,	V_954
"IH: D4 vblank - IH event w/o asserted irq bit?\n"	,	L_82
CP_RB_WPTR	,	V_521
DCLK_DIVIDER_MASK	,	V_82
btc_pm_init_profile	,	F_49
ENABLE_L1_FRAGMENT_PROCESSING	,	V_359
TN_RLC_CLEAR_STATE_RESTORE_BASE	,	V_816
radeon_bo_create	,	F_225
ddev	,	V_219
VGA_MEMORY_DISABLE	,	V_447
radeon_gart_table_vram_unpin	,	F_111
radeon_bo_kunmap	,	F_229
DC_HPD3_INTERRUPT	,	V_942
NUM_HS_GPRS	,	F_179
radeon_uvd_fini	,	F_319
ret_dig_fe	,	V_390
connector	,	V_125
EVERGREEN_CRTC_UPDATE_LOCK	,	V_432
RREG32_RCU	,	F_151
evergreen_dmif_request_bandwidth	,	F_78
FMT_SPATIAL_DITHER_DEPTH	,	V_143
radeon_audio_init	,	F_283
requested_power_state_index	,	V_201
TN_RLC_SAVE_AND_RESTORE_BASE	,	V_815
NI_DCIO_UNIPHY0_PLL_CONTROL1_ENABLE	,	V_410
"evergreen_irq_set: vblank 4\n"	,	L_53
vsc	,	V_293
CG_UPLL_SPREAD_SPECTRUM	,	V_105
GB_BACKEND_MAP	,	V_604
src_width	,	V_289
drm_handle_vblank	,	F_253
CP_PFP_UCODE_DATA	,	V_488
"(%d) create RLC sr bo failed\n"	,	L_33
ENABLE_L1_TLB	,	V_358
DC_HPD5_INT_STATUS	,	V_236
evergreen_wm_params	,	V_271
rlc	,	V_761
cntl_reg	,	V_74
"(%d) create RLC cp table bo failed\n"	,	L_39
DCLK_DIR_CNTL_EN	,	V_81
SOFT_RESET_PA	,	V_509
ROQ_IB1_START	,	F_155
disable_l0s	,	V_1023
CB_PERF_CTR1_SEL_0	,	V_652
DC_HPD6_INT_STATUS	,	V_238
CB_PERF_CTR1_SEL_1	,	V_653
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_7
RLC_CLEAR_STATE_END_MARKER	,	V_792
"failed initializing CP fences (%d).\n"	,	L_133
r600_init_microcode	,	F_308
radeon_audio_fini	,	F_290
"IH: HPD1\n"	,	L_96
"radeon: audio init failed\n"	,	L_137
CHANSIZE_OVERRIDE	,	V_680
rmb	,	F_252
mode	,	V_259
barts_golden_registers	,	V_35
sq_config	,	V_535
PS_PRIO	,	F_170
WREG32_PCIE_PORT	,	F_329
evergreen_suspend	,	F_288
PLL_POWER_STATE_IN_TXS2_1	,	F_339
radeon_fence_driver_start_ring	,	F_267
PLL_POWER_STATE_IN_TXS2_0	,	F_337
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_452
vram_is_ddr	,	V_679
LB_D6_VBLANK_INTERRUPT	,	V_937
EVERGREEN_GRPH_SURFACE_UPDATE_PENDING	,	V_166
radeon_dpm_get_sclk	,	F_88
cayman_cp_int_cntl_setup	,	F_240
TS0_ADC_DOUT_MASK	,	V_174
CP_RB_RPTR_WR	,	V_520
CB_COLOR3_BASE	,	V_661
PIPE0_ARBITRATION_CONTROL3	,	V_338
DRM_MODE_CONNECTOR_eDP	,	V_248
lb_partitions	,	V_309
SC_PRIM_FIFO_SIZE	,	F_162
SOFT_RESET_SH	,	V_510
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_144
radeon_irq_kms_disable_hpd	,	F_64
SOFT_RESET_SC	,	V_746
dst_ptr	,	V_766
EVERGREEN_CRTC_STATUS_HV_COUNT	,	V_696
max_threads	,	V_555
evergreen_gpu_pci_config_reset	,	F_208
visible_vram_size	,	V_688
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_211
reg_num	,	V_769
radeon_hpd_id	,	V_223
SOFT_RESET_TA	,	V_748
CP_PERFMON_CNTL	,	V_625
DMA_RB_ENABLE	,	V_742
SOFT_RESET_TC	,	V_747
sumo_rlc_init	,	F_224
r600_irq_fini	,	F_314
cs_ptr	,	V_790
disp_int_cont5	,	V_905
SOFT_RESET_SX	,	V_513
disp_int_cont3	,	V_901
disp_int_cont4	,	V_903
disp_int_cont2	,	V_899
SOFT_RESET_GRBM	,	V_750
radeon_uvd_suspend	,	F_292
POWER_STATE_TYPE_PERFORMANCE	,	V_191
evergreen_cp_start	,	F_142
"evergreen_irq_set: sw int cp2\n"	,	L_45
ring	,	V_467
DIV_ROUND_UP	,	F_90
return_efficiency	,	V_280
radeon_agp_init	,	F_304
msleep	,	F_122
POSITION_BUFFER_SIZE	,	F_160
PACKET3	,	F_135
PCIE_SPEED_5_0GT	,	V_1009
PA_SU_LINE_STIPPLE_VALUE	,	V_646
CB_COLOR8_BASE	,	V_666
CB_PERF_CTR3_SEL_0	,	V_656
CB_PERF_CTR3_SEL_1	,	V_657
radeon_asic_reset	,	F_285
RADEON_GPU_PAGE_SIZE	,	V_515
BLACKOUT_MODE_MASK	,	V_434
CG_THERMAL_CTRL	,	V_170
link_width_cntl	,	V_1003
worst_chunk_return_time	,	V_296
FB_WRITE_EN	,	V_445
LS2_EXIT_TIME	,	F_343
radeon_hpd_set_polarity	,	F_61
DB_BUSY	,	V_704
"IH: D6 vblank - IH event w/o asserted irq bit?\n"	,	L_90
CG_VCLK_STATUS	,	V_90
"  R_00D834_DMA_STATUS_REG   = 0x%08X\n"	,	L_23
VM_CONTEXT0_CNTL	,	V_381
"  R_008674_CP_STALLED_STAT1 = 0x%08X\n"	,	L_18
eg_pif_phy1_wreg	,	F_10
radeon_wb_disable	,	F_294
EFFECTIVE_L1_QUEUE_SIZE	,	F_107
IH_RB_RPTR	,	V_985
"failed UVD (%d) init.\n"	,	L_126
current_vddci	,	V_217
"[drm] r600 flush TLB failed\n"	,	L_5
radeon_pcie_gen2	,	V_1005
disabled	,	V_257
NI_DIG_BE_EN_CNTL	,	V_405
sq_thread_resource_mgmt	,	V_540
PB0_PIF_PAIRING	,	V_1028
NUMBER_OF_SETS	,	F_158
uvd_v1_0_init	,	F_270
bandwidth	,	V_276
RLC_ENABLE	,	V_797
evergreen_irq_ack	,	F_245
"failed initializing UVD fences (%d).\n"	,	L_128
r600_pcie_gart_init	,	F_311
pcie_lc_cntl_old	,	V_1022
disable_l1	,	V_1024
radeon_bo_init	,	F_306
priority_b_mark	,	V_319
RADEON_CP_PACKET2	,	V_993
SOFT_RESET_VMC	,	V_756
mdelay	,	F_19
JUNIPER_GB_ADDR_CONFIG_GOLDEN	,	V_567
CB_COLOR1_BASE	,	V_659
blackout	,	V_424
CG_DCLK_CNTL	,	V_92
radeon_ring	,	V_466
evergreen_golden_registers	,	V_18
blank_time	,	V_291
uvd_v2_2_resume	,	F_266
evergreen_uvd_start	,	F_265
r600_irq_init	,	F_278
EFFECTIVE_L1_TLB_SIZE	,	F_106
WARN	,	F_242
ETIMEDOUT	,	V_84
radeon_bo_unpin	,	F_221
DC_HPDx_SENSE	,	V_228
PLL_RAMP_UP_TIME_1_MASK	,	V_1043
GB_ADDR_CONFIG	,	V_595
CHIP_HEMLOCK	,	V_17
UVD_UDEC_DBW_ADDR_CONFIG	,	V_601
WREG32	,	F_3
"evergreen_irq_set: hdmi 3\n"	,	L_64
clock_info	,	V_208
VM_L2_CNTL2	,	V_356
VM_L2_CNTL3	,	V_357
FUS_MC_ARB_RAMCFG	,	V_579
VGT_NUM_INSTANCES	,	V_622
sq_thread_resource_mgmt_2	,	V_541
radeon_irq_kms_enable_hpd	,	F_62
evergreen_is_display_hung	,	F_205
RADEON_IS_IGP	,	V_362
CG_TS0_STATUS	,	V_173
CYPRESS_GB_ADDR_CONFIG_GOLDEN	,	V_566
LB_D1_VLINE_INTERRUPT	,	V_926
UPLL_PDIV_A	,	F_27
MC_VM_AGP_TOP	,	V_460
FUS_MC_VM_MD_L1_TLB0_CNTL	,	V_363
UPLL_PDIV_B	,	F_28
HDP_FLUSH_INVALIDATE_CACHE	,	V_673
__BIG_ENDIAN	,	F_136
FORCE_EOV_MAX_CLK_CNT	,	F_193
me_fw	,	V_480
GRBM_STATUS	,	V_41
radeon_pm_suspend	,	F_289
DC_HPD4_INTERRUPT	,	V_943
dummy_page	,	V_385
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_42
CACHE_FIFO_SIZE	,	F_166
DRM_MODE_FLAG_INTERLACE	,	V_330
NI_DIG_FE_CNTL_SOURCE_SELECT	,	F_117
"IH: HPD5\n"	,	L_100
FMT_HIGHPASS_RANDOM_ENABLE	,	V_139
"GPU not posted. posting now...\n"	,	L_142
atom_clock_dividers	,	V_77
current_mclk	,	V_327
drm_device	,	V_118
CLIP_VTX_REORDER_ENA	,	V_676
CHIP_CAYMAN	,	V_693
CP_COHERENCY_BUSY	,	V_712
wm_high	,	V_314
RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	,	V_59
wptr	,	V_471
MCC_BUSY	,	V_731
reg_list	,	V_776
RADEON_RESET_DISPLAY	,	V_734
crtc	,	V_123
PRIORITY_OFF	,	V_321
stream_ctrl	,	V_411
PAGE_SIZE	,	V_779
radeon_uvd_send_upll_ctlreq	,	F_25
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_840
flags	,	V_4
LB_D2_VLINE_INTERRUPT	,	V_930
enabled	,	V_221
DC_HPD5_INTERRUPT	,	V_944
NI_DIG_BE_CNTL_FE_SOURCE_SELECT	,	F_118
DC_HPDx_RX_INT_EN	,	V_874
TA_BUSY	,	V_702
NI_DIG_FE_CNTL	,	V_401
TN_CG_THERMAL_INT_CTRL	,	V_875
"IH: thermal high to low\n"	,	L_123
VGA_HDP_CONTROL	,	V_429
NUM_CLIP_SEQ	,	F_197
evergreen_irq_process	,	F_250
next_rptr	,	V_468
dce4_is_in_vblank	,	F_39
section	,	V_786
DMA_IDLE	,	V_716
disp_int_cont	,	V_897
CP_QUEUE_THRESHOLDS	,	V_609
"  GRBM_STATUS_SE1           = 0x%08X\n"	,	L_15
GRPH_PFLIP_INT_CLEAR	,	V_922
uvd_v1_0_fini	,	F_291
priority_a_cnt	,	V_320
RADEON_FMT_DITHER_DISABLE	,	V_130
radeon_power_state	,	V_204
SE_BROADCAST_WRITES	,	V_594
DISP_INTERRUPT_STATUS	,	V_896
radeon_encoder	,	V_121
PRIORITY_A_CNT	,	V_340
NUM_ES_STACK_ENTRIES	,	F_190
r700_vram_gtt_location	,	F_201
"evergreen_irq_process start: rptr %d, wptr %d\n"	,	L_68
"evergreen_irq_set: hpd 4\n"	,	L_58
PA_BUSY	,	V_698
ffs	,	F_31
max_tile_pipes	,	V_551
grbm_int_cntl	,	V_860
CHIP_REDWOOD	,	V_23
UPLL_SLEEP_MASK	,	V_102
EVERGREEN_VGA_MEMORY_BASE_ADDRESS	,	V_442
always_on_bitmap	,	V_804
"  R_00867C_CP_BUSY_STAT     = 0x%08X\n"	,	L_20
drm_connector	,	V_124
cayman_vm_decode_fault	,	F_258
evergreen_uvd_resume	,	F_268
rlc_fw	,	V_801
radeon_bo_fini	,	F_324
NI_DIG_BE_DPSST	,	V_404
EVERGREEN_CRTC_V_BLANK	,	V_149
"failed UVD resume (%d).\n"	,	L_127
radeon_bo_reserve	,	F_219
r600_vram_scratch_fini	,	F_320
addr	,	V_386
SOFT_RESET_VGT	,	V_511
radeon_agp_fini	,	F_323
SX_DEBUG_1	,	V_616
vga_hdp_control	,	V_428
CP_RB_CNTL	,	V_482
reg_list_hdr_blk_index	,	V_771
cedar_golden_registers	,	V_26
SOFT_RESET_CP	,	V_508
RLC_UCODE_DATA	,	V_824
RLC_HB_WPTR_LSB_ADDR	,	V_813
"IH: D1 vline - IH event w/o asserted irq bit?\n"	,	L_71
"IH: HPD_RX 5\n"	,	L_106
SOFT_RESET_CB	,	V_745
"GPU reset failed !\n"	,	L_138
RADEON_RESET_RLC	,	V_721
extent	,	V_787
CEDAR_GB_ADDR_CONFIG_GOLDEN	,	V_569
lb_fill_bw	,	V_303
atomic_set	,	F_261
vram_end	,	V_451
r6xx_remap_render_backend	,	F_154
radeon_card_posted	,	F_299
RLC_RQ_PENDING	,	V_719
"(%d) reserve RLC sr bo failed\n"	,	L_30
vtaps	,	V_307
radeon_gart_table_vram_free	,	F_113
NUM_HS_THREADS	,	F_185
eg_pif_phy1_rreg	,	F_9
RLC_HB_RPTR	,	V_818
latency_watermark_b	,	V_317
latency_watermark_a	,	V_316
"(%d) map RLC cp table bo failed\n"	,	L_41
r700_cp_fini	,	F_312
CAYMAN_RLC_UCODE_SIZE	,	V_825
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_383
rptr_save_reg	,	V_470
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_639
evergreen_latency_watermark	,	F_82
EFFECTIVE_L2_QUEUE_SIZE	,	F_103
PB1_PIF_PWRDOWN_1	,	V_1041
"IH: D3 vblank\n"	,	L_79
PB1_PIF_PWRDOWN_0	,	V_1040
evergreen_cs_data	,	V_995
"GPU pci config reset\n"	,	L_28
PM_METHOD_DPM	,	V_325
SRBM_SOFT_RESET	,	V_758
GRPH_INT_CONTROL	,	V_842
dclk_div	,	V_96
is_enabled	,	V_398
evergreen_hpd_init	,	F_58
"GPU softreset: 0x%08X\n"	,	L_25
CACHE_INVALIDATION	,	F_195
DC_HPD6_CONTROL	,	V_255
EVERGREEN_CRTC_CONTROL	,	V_154
SQ_ALU_CONST_BUFFER_SIZE_HS_0	,	V_671
pci_resource_len	,	F_200
NUM_GS_STACK_ENTRIES	,	F_189
active_simds	,	V_593
config	,	V_496
DRM_DEBUG_KMS	,	F_89
queue_hdmi	,	V_966
radeon_get_connector_for_encoder	,	F_36
frame_count	,	V_423
"Card not posted and no BIOS - ignoring\n"	,	L_141
DC_HPD3_RX_INTERRUPT	,	V_949
VGT_OUT_DEALLOC_CNTL	,	V_649
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS	,	V_440
queue_thermal	,	V_968
evergreen_startup	,	F_271
radeon_gart_table_vram_pin	,	F_102
evergreen_average_bandwidth	,	F_81
radeon_gart_fini	,	F_114
CNTX_EMPTY_INT_ENABLE	,	V_829
DRM_MODE_CONNECTOR_LVDS	,	V_249
gart	,	V_350
LC_PMI_TO_L1_DIS	,	V_1048
radeon_connector	,	V_131
"  R_00D034_DMA_STATUS_REG   = 0x%08X\n"	,	L_22
evergreen_is_dp_sst_stream_enabled	,	F_116
speed_cntl	,	V_1004
DRM_ERROR	,	F_121
CG_THERMAL_INT	,	V_878
cs_data	,	V_775
radeon_pm_resume	,	F_287
crtcs	,	V_160
CHIP_JUNIPER	,	V_21
evergreen_available_bandwidth	,	F_79
CP_STAT	,	V_692
HDP_ADDR_CONFIG	,	V_597
EVERGREEN_GRPH_UPDATE_LOCK	,	V_436
RADEON_IS_AGP	,	V_448
PB0_PIF_PWRDOWN_0	,	V_1034
NI_DIG_FE_CNTL_SYMCLK_FE_ON	,	V_402
RADEON_TILING_EG_BANKH_MASK	,	V_57
PB0_PIF_PWRDOWN_1	,	V_1037
mode1	,	V_343
mode0	,	V_342
"evergreen_irq_set: vblank 3\n"	,	L_52
radeon_program_register_sequence	,	F_12
num_ses	,	V_549
evergreen_irq_disable	,	F_246
counter	,	V_413
DONE_FIFO_HIWATER	,	F_168
sx_debug_1	,	V_533
EVERGREEN_GRPH_FLIP_CONTROL	,	V_161
PIPE0_DMIF_BUFFER_CONTROL	,	V_265
SQ_CONFIG	,	V_627
sx_num_of_sets	,	V_558
RREG32_PCIE_PORT	,	F_328
dpms_off_cm_idx	,	V_187
NOOFBANK_MASK	,	V_582
crtc_hdisplay	,	V_329
RADEON_IS_PCIE	,	V_1006
"(%d) pin RLC c bo failed\n"	,	L_37
CB_PERF_CTR0_SEL_1	,	V_651
CB_PERF_CTR0_SEL_0	,	V_650
max_hw_contexts	,	V_498
NI_DCIO_UNIPHY0_PLL_CONTROL1	,	V_406
ib	,	V_465
ASIC_IS_NODCE	,	F_124
RLC_SAVE_RESTORE_LIST_END_MARKER	,	V_784
ENABLE_L2_CACHE	,	V_353
RADEON_RING_TYPE_GFX_INDEX	,	V_493
ih	,	V_872
"IH: DMA1 trap\n"	,	L_125
dce4_is_counter_moving	,	F_40
CB_COLOR5_BASE	,	V_663
"invalid dig_fe %d\n"	,	L_8
CP_ME_HALT	,	V_739
cp_table_obj	,	V_764
GFX_POWER_GATING_ENABLE	,	V_798
evergreen_default_state	,	V_503
hdp_host_path_cntl	,	V_546
evergreen_average_bandwidth_vs_available_bandwidth	,	F_84
radeon_ring_test	,	F_148
DC_HPD2_INTERRUPT	,	V_941
max_gs_threads	,	V_556
MC_VM_AGP_BASE	,	V_462
ring_size	,	V_514
evergreen_uvd_init	,	F_262
cg_scratch	,	V_87
VBLANK_INT_MASK	,	V_891
PM_PROFILE_LOW_SH_IDX	,	V_192
wrestler_golden_registers	,	V_29
u16	,	T_2
POWER_STATE_TYPE_BATTERY	,	V_190
radeon_fence_driver_init	,	F_303
"Unhandled interrupt: %d %d\n"	,	L_73
SOFT_RESET_RLC	,	V_753
EVERGREEN_PIF_PHY0_DATA	,	V_12
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1039
crtc6	,	V_853
length_dw	,	V_478
"MC busy: 0x%08X, clearing.\n"	,	L_24
NUM_PS_STACK_ENTRIES	,	F_187
crtc1	,	V_848
crtc2	,	V_849
crtc3	,	V_850
crtc4	,	V_851
crtc5	,	V_852
evergreen_pcie_gart_tlb_flush	,	F_97
evergreen_mc_init	,	F_198
wake_up	,	F_254
pdev	,	V_115
drm_encoder	,	V_116
crtc_offsets	,	V_148
MC_VM_MB_L1_TLB2_CNTL	,	V_372
u32	,	T_1
mc	,	V_375
tile_split	,	V_53
data_return_bandwidth	,	V_285
evergreen_cp_resume	,	F_146
RMX_OFF	,	V_332
CHIP_CEDAR	,	V_25
"IH: HDMI1\n"	,	L_109
spin_lock_irqsave	,	F_2
SX_BUSY	,	V_701
ni_dig_offsets	,	V_400
num_heads	,	V_300
dc_latency	,	V_298
VCLK_SRC_SEL_MASK	,	V_98
to_radeon_connector	,	F_37
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_841
DC_HPD4_RX_INTERRUPT	,	V_950
NI_DIG_BE_EN_CNTL_SYMBCLK_ON	,	V_409
SMX_BUFFER_SIZE	,	F_161
bpc	,	V_126
dfixed_mul	,	F_74
"evergreen startup failed on resume\n"	,	L_139
TN_RLC_LB_INIT_SIMD_MASK	,	V_810
radeon_fence_driver_fini	,	F_322
DCLK_SRC_SEL	,	F_23
schedule_delayed_work	,	F_260
cayman	,	V_805
CHIP_TURKS	,	V_36
radeon_pm_get_type_index	,	F_48
bpp	,	V_287
"evergreen_irq_set: hdmi 0\n"	,	L_61
dev_warn	,	F_131
R600_RING_TYPE_DMA_INDEX	,	V_886
SRBM_READ_ERROR	,	V_977
u64	,	T_3
CP_ME_RAM_WADDR	,	V_489
evergreen_pcie_gart_enable	,	F_100
pm	,	V_181
disp_clk	,	V_283
ps	,	V_205
ALU_UPDATE_FIFO_HIWATER	,	F_169
LATENCY_LOW_WATERMARK	,	F_92
vram_start	,	V_438
"Wait for MC idle timed out !\n"	,	L_29
MC_VM_MD_L1_TLB0_CNTL	,	V_366
src_data	,	V_963
radeon_connector_dither	,	V_128
"IH: HDMI5\n"	,	L_113
DC_HPD1_INT_STATUS	,	V_227
srbm_soft_reset	,	V_738
SOFT_RESET_VC	,	V_749
EVERGREEN_ADDR_SURF_BANK_WIDTH_4	,	V_64
TS0_ADC_DOUT_SHIFT	,	V_175
"IH: HPD2\n"	,	L_97
EVERGREEN_ADDR_SURF_BANK_WIDTH_1	,	V_62
radeon_uvd_calc_upll_dividers	,	F_24
EVERGREEN_ADDR_SURF_BANK_WIDTH_2	,	V_63
EVERGREEN_GRPH_UPDATE	,	V_165
vblank_sync	,	V_974
radeon_aspm	,	V_1027
sc_prim_fifo_size	,	V_563
EVERGREEN_ADDR_SURF_BANK_WIDTH_8	,	V_65
TURKS_GB_ADDR_CONFIG_GOLDEN	,	V_574
DC_HPD1_CONTROL	,	V_250
CP_DEBUG	,	V_529
device	,	V_570
NUM_ES_GPRS	,	F_178
RLC_MC_CNTL	,	V_820
RLC_HB_BASE	,	V_817
ring_index	,	V_964
PACKET3_INDIRECT_BUFFER	,	V_477
__be32	,	T_5
NUM_LS_GPRS	,	F_180
BIF_FB_EN	,	V_435
radeon_bo_pin	,	F_226
RLC_UCODE_ADDR	,	V_823
SOFT_RESET_SEM	,	V_754
evergreen_resume	,	F_284
VLINE_STATUS	,	V_927
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_218
RLC_UCODE_CNTL	,	V_821
atomic_read	,	F_244
radeon_atombios_fini	,	F_325
radeon_uvd_init	,	F_263
hweight32	,	F_153
LC_L0S_INACTIVITY	,	F_334
uint32_t	,	T_6
found_crtc	,	V_399
connected	,	V_225
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_1014
MCD_BUSY	,	V_732
orig	,	V_1020
PACKET3_SET_CONFIG_REG	,	V_472
NOOFBANK_SHIFT	,	V_583
DMA_CNTL	,	V_833
SQ_THREAD_RESOURCE_MGMT_2	,	V_635
radeon_ring_lock	,	F_143
bus	,	V_1007
SQ_ALU_CONST_BUFFER_SIZE_PS_0	,	V_670
radeon_device	,	V_1
pflip	,	V_890
NUM_ES_THREADS	,	F_184
sx_max_export_smx_size	,	V_561
NUM_GS_GPRS	,	F_177
MC_SHARED_CHMAP	,	V_268
evergreen_mc_stop	,	F_123
hotplug_work	,	V_987
redwood_mgcg_init	,	V_24
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_1018
"IH: D3 vblank - IH event w/o asserted irq bit?\n"	,	L_78
grbm_soft_reset	,	V_737
drm_display_mode	,	V_258
evergreen_pm_prepare	,	F_53
radeon_ring_init	,	F_269
LB_D1_VBLANK_INTERRUPT	,	V_923
max_gprs	,	V_554
DC_HPDx_INT_EN	,	V_873
radeon_pm_fini	,	F_318
CB_COLOR11_BASE	,	V_669
VS_PRIO	,	F_171
EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN	,	V_162
dig_fe_mask	,	V_397
CAYMAN_RING_TYPE_CP1_INDEX	,	V_883
radeon_wb_fini	,	F_315
ENABLE_CONTEXT	,	V_382
MC_SHARED_BLACKOUT_CNTL	,	V_433
VGT_BUSY	,	V_703
queue_hotplug	,	V_965
radeon_irq_kms_init	,	F_277
wb	,	V_474
LC_CURRENT_DATA_RATE	,	V_1012
CG_THERMAL_STATUS	,	V_179
RB_NO_UPDATE	,	V_484
SE_INDEX	,	F_152
EVERGREEN_DP_STEER_FIFO_RESET	,	V_419
wm	,	V_272
tile_config	,	V_581
CNTX_BUSY_INT_ENABLE	,	V_828
ni_init_microcode	,	F_307
EVERGREEN_CRTC_STATUS_POSITION	,	V_152
VTX_DONE_DELAY	,	F_165
NUM_VS_GPRS	,	F_175
EVERGREEN_MASTER_UPDATE_LOCK	,	V_437
evergreen_tiling_fields	,	F_15
voltage	,	V_207
rv515_vga_render_disable	,	F_132
radeon_mc_wait_for_idle	,	F_128
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_517
PLL_RAMP_UP_TIME_0	,	F_340
PLL_RAMP_UP_TIME_1	,	F_341
dma_cntl1	,	V_868
RB_OVERFLOW	,	V_957
max_simds	,	V_552
INSTANCE_BROADCAST_WRITES	,	V_588
HDP_MISC_CNTL	,	V_672
dev_info	,	F_204
dfixed_trunc	,	F_75
"IH: D4 vline\n"	,	L_85
EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH	,	V_441
PACKET3_CLEAR_STATE	,	V_505
radeon_wb_init	,	F_276
reg_count	,	V_788
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_377
SPI_BUSY	,	V_706
evergreen_cp_load_microcode	,	F_137
actual_temp	,	V_169
MC_VM_MD_L1_TLB3_CNTL	,	V_369
evergreen_dp_offsets	,	V_414
ring_int	,	V_881
evergreen_hpd_fini	,	F_63
UPLL_FB_DIV_MASK	,	V_108
"  SRBM_STATUS               = 0x%08X\n"	,	L_16
aper_base	,	V_683
RLC_HB_WPTR_MSB_ADDR	,	V_814
GRBM_RQ_PENDING	,	V_726
TRAP_ENABLE	,	V_831
chansize	,	V_677
SRBM_STATUS	,	V_44
radeon_irq_kms_fini	,	F_279
evergreen_program_watermarks	,	F_86
usec_timeout	,	V_266
kfree	,	F_326
max_backends	,	V_553
r600_dma_fini	,	F_313
RESPONSE_TYPE_MASK	,	V_347
radeon_update_display_priority	,	F_95
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_980
cp_table_gpu_addr	,	V_794
radeon_pm_init	,	F_309
MCB_NON_DISPLAY_BUSY	,	V_730
evergreen_mc_resume	,	F_129
dpms_on_cm_idx	,	V_188
RADEON_RESET_DMA	,	V_717
CAYMAN_DMA1_CNTL	,	V_830
EINVAL	,	V_48
robj	,	V_351
RADEON_RESET_MC	,	V_733
DC_HPDx_EN	,	V_246
"evergreen_irq_set: hdmi 4\n"	,	L_65
NOOFCHAN_SHIFT	,	V_270
VMC_BUSY	,	V_727
RADEON_TILING_EG_TILE_SPLIT_MASK	,	V_61
GRBM_INT_CNTL	,	V_834
SCRATCH_ADDR	,	V_525
data	,	V_485
table_addr	,	V_380
EVERGREEN_PM4_UCODE_SIZE	,	V_490
digs_fe_selected	,	V_395
CHIP_PALM	,	V_28
evergreen_mc_program	,	F_130
lower_32_bits	,	F_233
SYNC_ALIGNER	,	V_615
"IH: HPD_RX 6\n"	,	L_107
"IH: D1 vline\n"	,	L_72
d4grph_int	,	V_911
to_radeon_crtc	,	F_35
profiles	,	V_182
pci_resource_start	,	F_199
"GPU fault detected: %d 0x%08x\n"	,	L_116
"IH: HPD6\n"	,	L_101
VM_CONTEXT1_CNTL	,	V_387
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_502
DISP_INTERRUPT_STATUS_CONTINUE	,	V_898
"GRBM_SOFT_RESET=0x%08X\n"	,	L_26
EVERGREEN_CRTC_BLANK_DATA_EN	,	V_431
NUM_LS_STACK_ENTRIES	,	F_192
si_get_csb_buffer	,	F_234
"evergreen_irq_set: vblank 0\n"	,	L_49
"Failed to load firmware!\n"	,	L_143
radeon_get_bios	,	F_296
UPLL_SPARE_ISPARE9	,	V_111
ready	,	V_389
evergreen_ring_ib_execute	,	F_133
radeon_atombios_init	,	F_298
DC_HPD3_INT_CONTROL	,	V_242
TIME_STAMP_INT_ENABLE	,	V_882
DC_HPDx_RX_INT_TIMER	,	F_60
"dig %d , should be enable\n"	,	L_9
dma_cntl	,	V_867
NUM_PS_GPRS	,	F_174
evergreen_golden_registers2	,	V_19
"IH: D4 vline - IH event w/o asserted irq bit?\n"	,	L_84
"failed initializing UVD ring (%d).\n"	,	L_129
AFMT_AZ_FORMAT_WTRIG	,	V_953
