#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Mar 11 10:35:17 2022
# Process ID: 16646
# Current directory: /home/duyliontran/xilinx/zturn-driver
# Command line: vivado
# Log file: /home/duyliontran/xilinx/zturn-driver/vivado.log
# Journal file: /home/duyliontran/xilinx/zturn-driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/duyliontran/xilinx/zturn-driver/zturn-driver.xpr
WARNING: [Board 49-91] Board repository path '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duyliontran/xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zturn.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zturn_pnq_0_0

INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7483.797 ; gain = 82.340 ; free physical = 23736 ; free virtual = 30621
open_bd_design {/home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd}
Reading block design file </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_145M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- SnowLion:hls:pnq:1.0 - pnq_0
Successfully read diagram <zturn> from block design file </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 8892.430 ; gain = 1326.590 ; free physical = 23504 ; free virtual = 30467
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv SnowLion:hls:pnq:1.0 [get_ips  zturn_pnq_0_0] -log ip_upgrade.log
Upgrading '/home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd'
INFO: [IP_Flow 19-3422] Upgraded zturn_pnq_0_0 (plus_and_square 1.0) from revision 2112407480 to revision 2112412349
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/ui/bd_15fbcfb7.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/duyliontran/xilinx/zturn-driver/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zturn_pnq_0_0] -no_script -sync -force -quiet
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/duyliontran/xilinx/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duyliontran/xilinx/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets pnq_0_interrupt] [get_bd_cells pnq_0]
startgroup
create_bd_cell -type ip -vlnv SnowLion:hls:pnq:1.0 pnq_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (150 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (150 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/pnq_0/s_axi_BUS_A} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pnq_0/s_axi_BUS_A]
Slave segment '/pnq_0/s_axi_BUS_A/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
regenerate_bd_layout
connect_bd_net [get_bd_pins pnq_0/interrupt] [get_bd_pins xlconcat_0/In0]
regenerate_bd_layout
validate_bd_design
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/ui/bd_15fbcfb7.ui> 
make_wrapper -files [get_files /home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd] -top
INFO: [BD 41-1662] The design 'zturn.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/sim/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hdl/zturn_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'zturn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/ui/bd_15fbcfb7.ui> 
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/sim/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hdl/zturn_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/ip/zturn_auto_pc_0/zturn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pnq_0 .
Exporting to file /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hw_handoff/zturn.hwh
Generated Block Design Tcl file /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hw_handoff/zturn_bd.tcl
Generated Hardware Definition File /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP zturn_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zturn_pnq_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zturn_auto_pc_0, cache-ID = 4a5ed9378b9da7ed; cache size = 12.085 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zturn_pnq_0_1, cache-ID = c7e6a7cc20654447; cache size = 12.085 MB.
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9205.949 ; gain = 0.000 ; free physical = 23051 ; free virtual = 30156
[Fri Mar 11 10:37:17 2022] Launched synth_1...
Run output will be captured here: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/synth_1/runme.log
[Fri Mar 11 10:37:17 2022] Launched impl_1...
Run output will be captured here: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9365.969 ; gain = 160.020 ; free physical = 23096 ; free virtual = 30177
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9365.969 ; gain = 0.000 ; free physical = 23008 ; free virtual = 30078
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 9855.770 ; gain = 0.000 ; free physical = 22462 ; free virtual = 29515
Restored from archive | CPU: 0.380000 secs | Memory: 6.869194 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 9855.770 ; gain = 0.000 ; free physical = 22462 ; free virtual = 29515
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9855.770 ; gain = 0.000 ; free physical = 22462 ; free virtual = 29516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 10075.629 ; gain = 709.660 ; free physical = 22348 ; free virtual = 29412
write_hw_platform -fixed -include_bit -force -file /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.2/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 10:52:02 2022...
