INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asel2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asel1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/mux2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/log.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/arith.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arith
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/carrygen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrygen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/flaggen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flaggen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_128bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_128bit
INFO: [VRFC 10-2458] undeclared symbol ci, assumed default net type wire [C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_128bit.sv:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matt/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
