
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3760438
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.047 ; gain = 239.832 ; free physical = 126831 ; free virtual = 230045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.659; parent = 2372.452; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.102; parent = 3040.020; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.984 ; gain = 327.770 ; free physical = 126772 ; free virtual = 229987
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.659; parent = 2372.452; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.070; parent = 3124.988; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.797 ; gain = 345.582 ; free physical = 126790 ; free virtual = 230005
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.659; parent = 2372.452; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.883; parent = 3142.801; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.797 ; gain = 345.582 ; free physical = 126807 ; free virtual = 230022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.659; parent = 2372.452; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.883; parent = 3142.801; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3142.797 ; gain = 0.000 ; free physical = 126809 ; free virtual = 230024
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.516 ; gain = 0.000 ; free physical = 126871 ; free virtual = 230086
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3310.516 ; gain = 0.000 ; free physical = 126871 ; free virtual = 230086
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3310.516 ; gain = 513.301 ; free physical = 126928 ; free virtual = 230143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.938; parent = 2391.733; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.586; parent = 3278.504; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3310.516 ; gain = 513.301 ; free physical = 126928 ; free virtual = 230143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.938; parent = 2391.733; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.586; parent = 3278.504; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3310.516 ; gain = 513.301 ; free physical = 126929 ; free virtual = 230144
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.938; parent = 2391.733; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.586; parent = 3278.504; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3310.516 ; gain = 513.301 ; free physical = 126919 ; free virtual = 230135
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.938; parent = 2391.733; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.586; parent = 3278.504; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 174   
+---Registers : 
	               21 Bit    Registers := 176   
	               13 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3679.992 ; gain = 882.777 ; free physical = 127153 ; free virtual = 230380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.237; parent = 2958.062; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4653.078; parent = 3679.996; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 3827.352 ; gain = 1030.137 ; free physical = 126670 ; free virtual = 229897
Synthesis current peak Physical Memory [PSS] (MB): peak = 3279.933; parent = 3025.757; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4800.438; parent = 3827.355; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 3827.352 ; gain = 1030.137 ; free physical = 126623 ; free virtual = 229850
Synthesis current peak Physical Memory [PSS] (MB): peak = 3306.601; parent = 3052.425; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4800.438; parent = 3827.355; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:01 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126244 ; free virtual = 229471
Synthesis current peak Physical Memory [PSS] (MB): peak = 3323.823; parent = 3069.647; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126295 ; free virtual = 229522
Synthesis current peak Physical Memory [PSS] (MB): peak = 3325.862; parent = 3071.687; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126312 ; free virtual = 229539
Synthesis current peak Physical Memory [PSS] (MB): peak = 3325.862; parent = 3071.687; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:05 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126301 ; free virtual = 229528
Synthesis current peak Physical Memory [PSS] (MB): peak = 3326.468; parent = 3072.292; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:05 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126328 ; free virtual = 229555
Synthesis current peak Physical Memory [PSS] (MB): peak = 3326.522; parent = 3072.347; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126328 ; free virtual = 229555
Synthesis current peak Physical Memory [PSS] (MB): peak = 3327.444; parent = 3073.269; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126328 ; free virtual = 229555
Synthesis current peak Physical Memory [PSS] (MB): peak = 3327.444; parent = 3073.269; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1419|
|3     |LUT1   |   700|
|4     |LUT2   |  6803|
|5     |LUT3   |  1050|
|6     |LUT4   |  3150|
|7     |LUT5   |  4375|
|8     |LUT6   |  7350|
|9     |FDRE   |  4938|
|10    |IBUF   |  4203|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 4600.867 ; gain = 1803.652 ; free physical = 126328 ; free virtual = 229555
Synthesis current peak Physical Memory [PSS] (MB): peak = 3327.444; parent = 3073.269; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5573.953; parent = 4600.871; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:02:02 . Memory (MB): peak = 4600.867 ; gain = 1635.934 ; free physical = 126373 ; free virtual = 229600
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 4600.875 ; gain = 1803.652 ; free physical = 126373 ; free virtual = 229600
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4600.875 ; gain = 0.000 ; free physical = 126497 ; free virtual = 229724
INFO: [Netlist 29-17] Analyzing 5623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 126524 ; free virtual = 229751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4203 instances

Synth Design complete, checksum: 128817ce
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 4624.879 ; gain = 2920.453 ; free physical = 126760 ; free virtual = 229987
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4695.938 ; gain = 71.059 ; free physical = 126220 ; free virtual = 229447
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:47:33 2025...
