/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*150 cases */, 80|128,83/*10704*/, TARGET_VAL(ISD::ADD),// ->10709
/*5*/         OPC_Scope, 71, /*->78*/ // 61 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 79|128,1/*207*/, /*->359*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 4 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         0, /*End of Scope*/
/*359*/       /*Scope*/ 82|128,1/*210*/, /*->571*/
/*361*/         OPC_MoveChild, 0,
/*363*/         OPC_Scope, 50, /*->415*/ // 4 children in Scope
/*365*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*368*/           OPC_MoveChild, 0,
/*370*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*373*/           OPC_RecordChild0, // #0 = $Rm
/*374*/           OPC_RecordChild1, // #1 = $rot
/*375*/           OPC_MoveChild, 1,
/*377*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*380*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*382*/           OPC_CheckType, MVT::i32,
/*384*/           OPC_MoveParent,
/*385*/           OPC_MoveParent,
/*386*/           OPC_MoveParent,
/*387*/           OPC_RecordChild1, // #2 = $Rn
/*388*/           OPC_CheckType, MVT::i32,
/*390*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*392*/           OPC_EmitConvertToTarget, 1,
/*394*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*397*/           OPC_EmitInteger, MVT::i32, 14, 
/*400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*403*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*415*/         /*Scope*/ 51, /*->467*/
/*416*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*420*/           OPC_MoveChild, 0,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*425*/           OPC_RecordChild0, // #0 = $Rm
/*426*/           OPC_RecordChild1, // #1 = $rot
/*427*/           OPC_MoveChild, 1,
/*429*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*432*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*434*/           OPC_CheckType, MVT::i32,
/*436*/           OPC_MoveParent,
/*437*/           OPC_MoveParent,
/*438*/           OPC_MoveParent,
/*439*/           OPC_RecordChild1, // #2 = $Rn
/*440*/           OPC_CheckType, MVT::i32,
/*442*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*444*/           OPC_EmitConvertToTarget, 1,
/*446*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*449*/           OPC_EmitInteger, MVT::i32, 14, 
/*452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*467*/         /*Scope*/ 50, /*->518*/
/*468*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*471*/           OPC_MoveChild, 0,
/*473*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*476*/           OPC_RecordChild0, // #0 = $Rm
/*477*/           OPC_RecordChild1, // #1 = $rot
/*478*/           OPC_MoveChild, 1,
/*480*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*483*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*485*/           OPC_CheckType, MVT::i32,
/*487*/           OPC_MoveParent,
/*488*/           OPC_MoveParent,
/*489*/           OPC_MoveParent,
/*490*/           OPC_RecordChild1, // #2 = $Rn
/*491*/           OPC_CheckType, MVT::i32,
/*493*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*495*/           OPC_EmitConvertToTarget, 1,
/*497*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*500*/           OPC_EmitInteger, MVT::i32, 14, 
/*503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*518*/         /*Scope*/ 51, /*->570*/
/*519*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*523*/           OPC_MoveChild, 0,
/*525*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*528*/           OPC_RecordChild0, // #0 = $Rm
/*529*/           OPC_RecordChild1, // #1 = $rot
/*530*/           OPC_MoveChild, 1,
/*532*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*535*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*537*/           OPC_CheckType, MVT::i32,
/*539*/           OPC_MoveParent,
/*540*/           OPC_MoveParent,
/*541*/           OPC_MoveParent,
/*542*/           OPC_RecordChild1, // #2 = $Rn
/*543*/           OPC_CheckType, MVT::i32,
/*545*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*547*/           OPC_EmitConvertToTarget, 1,
/*549*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*552*/           OPC_EmitInteger, MVT::i32, 14, 
/*555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*570*/         0, /*End of Scope*/
/*571*/       /*Scope*/ 47|128,1/*175*/, /*->748*/
/*573*/         OPC_RecordChild0, // #0 = $acc
/*574*/         OPC_MoveChild, 1,
/*576*/         OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::MUL),// ->689
/*580*/           OPC_MoveChild, 0,
/*582*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*585*/           OPC_Scope, 50, /*->637*/ // 2 children in Scope
/*587*/             OPC_MoveChild, 0,
/*589*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*592*/             OPC_RecordChild0, // #1 = $a
/*593*/             OPC_CheckChild1Integer, 16, 
/*595*/             OPC_CheckChild1Type, MVT::i32,
/*597*/             OPC_MoveParent,
/*598*/             OPC_CheckChild1Integer, 16, 
/*600*/             OPC_CheckChild1Type, MVT::i32,
/*602*/             OPC_MoveParent,
/*603*/             OPC_MoveChild, 1,
/*605*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*608*/             OPC_RecordChild0, // #2 = $b
/*609*/             OPC_CheckChild1Integer, 16, 
/*611*/             OPC_CheckChild1Type, MVT::i32,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_CheckType, MVT::i32,
/*617*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*619*/             OPC_EmitInteger, MVT::i32, 14, 
/*622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*625*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*637*/           /*Scope*/ 50, /*->688*/
/*638*/             OPC_RecordChild0, // #1 = $a
/*639*/             OPC_CheckChild1Integer, 16, 
/*641*/             OPC_CheckChild1Type, MVT::i32,
/*643*/             OPC_MoveParent,
/*644*/             OPC_MoveChild, 1,
/*646*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*649*/             OPC_MoveChild, 0,
/*651*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*654*/             OPC_RecordChild0, // #2 = $b
/*655*/             OPC_CheckChild1Integer, 16, 
/*657*/             OPC_CheckChild1Type, MVT::i32,
/*659*/             OPC_MoveParent,
/*660*/             OPC_CheckChild1Integer, 16, 
/*662*/             OPC_CheckChild1Type, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_CheckType, MVT::i32,
/*668*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*670*/             OPC_EmitInteger, MVT::i32, 14, 
/*673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*688*/           0, /*End of Scope*/
/*689*/         /*SwitchOpcode*/ 55, TARGET_VAL(ISD::SRA),// ->747
/*692*/           OPC_MoveChild, 0,
/*694*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*697*/           OPC_RecordChild0, // #1 = $a
/*698*/           OPC_MoveChild, 1,
/*700*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*703*/           OPC_MoveChild, 0,
/*705*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*708*/           OPC_RecordChild0, // #2 = $b
/*709*/           OPC_CheckChild1Integer, 16, 
/*711*/           OPC_CheckChild1Type, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_CheckChild1Integer, 16, 
/*716*/           OPC_CheckChild1Type, MVT::i32,
/*718*/           OPC_MoveParent,
/*719*/           OPC_MoveParent,
/*720*/           OPC_CheckChild1Integer, 16, 
/*722*/           OPC_CheckChild1Type, MVT::i32,
/*724*/           OPC_MoveParent,
/*725*/           OPC_CheckType, MVT::i32,
/*727*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*729*/           OPC_EmitInteger, MVT::i32, 14, 
/*732*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*747*/         0, // EndSwitchOpcode
/*748*/       /*Scope*/ 116, /*->865*/
/*749*/         OPC_MoveChild, 0,
/*751*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*754*/         OPC_MoveChild, 0,
/*756*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*759*/         OPC_Scope, 51, /*->812*/ // 2 children in Scope
/*761*/           OPC_MoveChild, 0,
/*763*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*766*/           OPC_RecordChild0, // #0 = $a
/*767*/           OPC_CheckChild1Integer, 16, 
/*769*/           OPC_CheckChild1Type, MVT::i32,
/*771*/           OPC_MoveParent,
/*772*/           OPC_CheckChild1Integer, 16, 
/*774*/           OPC_CheckChild1Type, MVT::i32,
/*776*/           OPC_MoveParent,
/*777*/           OPC_MoveChild, 1,
/*779*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*782*/           OPC_RecordChild0, // #1 = $b
/*783*/           OPC_CheckChild1Integer, 16, 
/*785*/           OPC_CheckChild1Type, MVT::i32,
/*787*/           OPC_MoveParent,
/*788*/           OPC_MoveParent,
/*789*/           OPC_RecordChild1, // #2 = $acc
/*790*/           OPC_CheckType, MVT::i32,
/*792*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*794*/           OPC_EmitInteger, MVT::i32, 14, 
/*797*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*800*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*812*/         /*Scope*/ 51, /*->864*/
/*813*/           OPC_RecordChild0, // #0 = $b
/*814*/           OPC_CheckChild1Integer, 16, 
/*816*/           OPC_CheckChild1Type, MVT::i32,
/*818*/           OPC_MoveParent,
/*819*/           OPC_MoveChild, 1,
/*821*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*824*/           OPC_MoveChild, 0,
/*826*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*829*/           OPC_RecordChild0, // #1 = $a
/*830*/           OPC_CheckChild1Integer, 16, 
/*832*/           OPC_CheckChild1Type, MVT::i32,
/*834*/           OPC_MoveParent,
/*835*/           OPC_CheckChild1Integer, 16, 
/*837*/           OPC_CheckChild1Type, MVT::i32,
/*839*/           OPC_MoveParent,
/*840*/           OPC_MoveParent,
/*841*/           OPC_RecordChild1, // #2 = $acc
/*842*/           OPC_CheckType, MVT::i32,
/*844*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*846*/           OPC_EmitInteger, MVT::i32, 14, 
/*849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*864*/         0, /*End of Scope*/
/*865*/       /*Scope*/ 61, /*->927*/
/*866*/         OPC_RecordChild0, // #0 = $acc
/*867*/         OPC_MoveChild, 1,
/*869*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*872*/         OPC_MoveChild, 0,
/*874*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*877*/         OPC_MoveChild, 0,
/*879*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*882*/         OPC_MoveChild, 0,
/*884*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*887*/         OPC_RecordChild0, // #1 = $b
/*888*/         OPC_CheckChild1Integer, 16, 
/*890*/         OPC_CheckChild1Type, MVT::i32,
/*892*/         OPC_MoveParent,
/*893*/         OPC_CheckChild1Integer, 16, 
/*895*/         OPC_CheckChild1Type, MVT::i32,
/*897*/         OPC_MoveParent,
/*898*/         OPC_RecordChild1, // #2 = $a
/*899*/         OPC_MoveParent,
/*900*/         OPC_CheckChild1Integer, 16, 
/*902*/         OPC_CheckChild1Type, MVT::i32,
/*904*/         OPC_MoveParent,
/*905*/         OPC_CheckType, MVT::i32,
/*907*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*909*/         OPC_EmitInteger, MVT::i32, 14, 
/*912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*927*/       /*Scope*/ 116, /*->1044*/
/*928*/         OPC_MoveChild, 0,
/*930*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*933*/         OPC_MoveChild, 0,
/*935*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*938*/         OPC_Scope, 51, /*->991*/ // 2 children in Scope
/*940*/           OPC_RecordChild0, // #0 = $a
/*941*/           OPC_MoveChild, 1,
/*943*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*946*/           OPC_MoveChild, 0,
/*948*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*951*/           OPC_RecordChild0, // #1 = $b
/*952*/           OPC_CheckChild1Integer, 16, 
/*954*/           OPC_CheckChild1Type, MVT::i32,
/*956*/           OPC_MoveParent,
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveParent,
/*963*/           OPC_CheckChild1Integer, 16, 
/*965*/           OPC_CheckChild1Type, MVT::i32,
/*967*/           OPC_MoveParent,
/*968*/           OPC_RecordChild1, // #2 = $acc
/*969*/           OPC_CheckType, MVT::i32,
/*971*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*973*/           OPC_EmitInteger, MVT::i32, 14, 
/*976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*979*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*991*/         /*Scope*/ 51, /*->1043*/
/*992*/           OPC_MoveChild, 0,
/*994*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*997*/           OPC_MoveChild, 0,
/*999*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1002*/          OPC_RecordChild0, // #0 = $b
/*1003*/          OPC_CheckChild1Integer, 16, 
/*1005*/          OPC_CheckChild1Type, MVT::i32,
/*1007*/          OPC_MoveParent,
/*1008*/          OPC_CheckChild1Integer, 16, 
/*1010*/          OPC_CheckChild1Type, MVT::i32,
/*1012*/          OPC_MoveParent,
/*1013*/          OPC_RecordChild1, // #1 = $a
/*1014*/          OPC_MoveParent,
/*1015*/          OPC_CheckChild1Integer, 16, 
/*1017*/          OPC_CheckChild1Type, MVT::i32,
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_RecordChild1, // #2 = $acc
/*1021*/          OPC_CheckType, MVT::i32,
/*1023*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1025*/          OPC_EmitInteger, MVT::i32, 14, 
/*1028*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1031*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1043*/        0, /*End of Scope*/
/*1044*/      /*Scope*/ 3|128,1/*131*/, /*->1177*/
/*1046*/        OPC_RecordChild0, // #0 = $Rn
/*1047*/        OPC_MoveChild, 1,
/*1049*/        OPC_Scope, 30, /*->1081*/ // 4 children in Scope
/*1051*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1054*/          OPC_RecordChild0, // #1 = $Rm
/*1055*/          OPC_MoveParent,
/*1056*/          OPC_CheckType, MVT::i32,
/*1058*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1060*/          OPC_EmitInteger, MVT::i32, 0, 
/*1063*/          OPC_EmitInteger, MVT::i32, 14, 
/*1066*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1069*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1081*/        /*Scope*/ 31, /*->1113*/
/*1082*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1086*/          OPC_RecordChild0, // #1 = $Rm
/*1087*/          OPC_MoveParent,
/*1088*/          OPC_CheckType, MVT::i32,
/*1090*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1092*/          OPC_EmitInteger, MVT::i32, 0, 
/*1095*/          OPC_EmitInteger, MVT::i32, 14, 
/*1098*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1101*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1113*/        /*Scope*/ 30, /*->1144*/
/*1114*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1117*/          OPC_RecordChild0, // #1 = $Rm
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_CheckType, MVT::i32,
/*1121*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1123*/          OPC_EmitInteger, MVT::i32, 0, 
/*1126*/          OPC_EmitInteger, MVT::i32, 14, 
/*1129*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1132*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1144*/        /*Scope*/ 31, /*->1176*/
/*1145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1149*/          OPC_RecordChild0, // #1 = $Rm
/*1150*/          OPC_MoveParent,
/*1151*/          OPC_CheckType, MVT::i32,
/*1153*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1155*/          OPC_EmitInteger, MVT::i32, 0, 
/*1158*/          OPC_EmitInteger, MVT::i32, 14, 
/*1161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1176*/        0, /*End of Scope*/
/*1177*/      /*Scope*/ 6|128,1/*134*/, /*->1313*/
/*1179*/        OPC_MoveChild, 0,
/*1181*/        OPC_Scope, 31, /*->1214*/ // 4 children in Scope
/*1183*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1186*/          OPC_RecordChild0, // #0 = $Rm
/*1187*/          OPC_MoveParent,
/*1188*/          OPC_RecordChild1, // #1 = $Rn
/*1189*/          OPC_CheckType, MVT::i32,
/*1191*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1193*/          OPC_EmitInteger, MVT::i32, 0, 
/*1196*/          OPC_EmitInteger, MVT::i32, 14, 
/*1199*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1202*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1214*/        /*Scope*/ 32, /*->1247*/
/*1215*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1219*/          OPC_RecordChild0, // #0 = $Rm
/*1220*/          OPC_MoveParent,
/*1221*/          OPC_RecordChild1, // #1 = $Rn
/*1222*/          OPC_CheckType, MVT::i32,
/*1224*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1226*/          OPC_EmitInteger, MVT::i32, 0, 
/*1229*/          OPC_EmitInteger, MVT::i32, 14, 
/*1232*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1235*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1247*/        /*Scope*/ 31, /*->1279*/
/*1248*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/          OPC_RecordChild0, // #0 = $Rm
/*1252*/          OPC_MoveParent,
/*1253*/          OPC_RecordChild1, // #1 = $Rn
/*1254*/          OPC_CheckType, MVT::i32,
/*1256*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1258*/          OPC_EmitInteger, MVT::i32, 0, 
/*1261*/          OPC_EmitInteger, MVT::i32, 14, 
/*1264*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1267*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1279*/        /*Scope*/ 32, /*->1312*/
/*1280*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1284*/          OPC_RecordChild0, // #0 = $Rm
/*1285*/          OPC_MoveParent,
/*1286*/          OPC_RecordChild1, // #1 = $Rn
/*1287*/          OPC_CheckType, MVT::i32,
/*1289*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1291*/          OPC_EmitInteger, MVT::i32, 0, 
/*1294*/          OPC_EmitInteger, MVT::i32, 14, 
/*1297*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1312*/        0, /*End of Scope*/
/*1313*/      /*Scope*/ 21|128,1/*149*/, /*->1464*/
/*1315*/        OPC_RecordChild0, // #0 = $Ra
/*1316*/        OPC_MoveChild, 1,
/*1318*/        OPC_SwitchOpcode /*2 cases */, 69, TARGET_VAL(ISD::MUL),// ->1391
/*1322*/          OPC_MoveChild, 0,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1327*/          OPC_RecordChild0, // #1 = $Rn
/*1328*/          OPC_CheckChild1Integer, 16, 
/*1330*/          OPC_CheckChild1Type, MVT::i32,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild, 1,
/*1335*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1338*/          OPC_RecordChild0, // #2 = $Rm
/*1339*/          OPC_CheckChild1Integer, 16, 
/*1341*/          OPC_CheckChild1Type, MVT::i32,
/*1343*/          OPC_MoveParent,
/*1344*/          OPC_MoveParent,
/*1345*/          OPC_CheckType, MVT::i32,
/*1347*/          OPC_Scope, 20, /*->1369*/ // 2 children in Scope
/*1349*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1351*/            OPC_EmitInteger, MVT::i32, 14, 
/*1354*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1357*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                    // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1369*/          /*Scope*/ 20, /*->1390*/
/*1370*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                    // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1390*/          0, /*End of Scope*/
/*1391*/        /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SRA),// ->1463
/*1394*/          OPC_MoveChild, 0,
/*1396*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1399*/          OPC_RecordChild0, // #1 = $Rn
/*1400*/          OPC_MoveChild, 1,
/*1402*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1405*/          OPC_RecordChild0, // #2 = $Rm
/*1406*/          OPC_CheckChild1Integer, 16, 
/*1408*/          OPC_CheckChild1Type, MVT::i32,
/*1410*/          OPC_MoveParent,
/*1411*/          OPC_MoveParent,
/*1412*/          OPC_CheckChild1Integer, 16, 
/*1414*/          OPC_CheckChild1Type, MVT::i32,
/*1416*/          OPC_MoveParent,
/*1417*/          OPC_CheckType, MVT::i32,
/*1419*/          OPC_Scope, 20, /*->1441*/ // 2 children in Scope
/*1421*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1441*/          /*Scope*/ 20, /*->1462*/
/*1442*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1444*/            OPC_EmitInteger, MVT::i32, 14, 
/*1447*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1450*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                    // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1462*/          0, /*End of Scope*/
/*1463*/        0, // EndSwitchOpcode
/*1464*/      /*Scope*/ 51, /*->1516*/
/*1465*/        OPC_MoveChild, 0,
/*1467*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1470*/        OPC_MoveChild, 0,
/*1472*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1475*/        OPC_RecordChild0, // #0 = $Rn
/*1476*/        OPC_CheckChild1Integer, 16, 
/*1478*/        OPC_CheckChild1Type, MVT::i32,
/*1480*/        OPC_MoveParent,
/*1481*/        OPC_MoveChild, 1,
/*1483*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1486*/        OPC_RecordChild0, // #1 = $Rm
/*1487*/        OPC_CheckChild1Integer, 16, 
/*1489*/        OPC_CheckChild1Type, MVT::i32,
/*1491*/        OPC_MoveParent,
/*1492*/        OPC_MoveParent,
/*1493*/        OPC_RecordChild1, // #2 = $Ra
/*1494*/        OPC_CheckType, MVT::i32,
/*1496*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1498*/        OPC_EmitInteger, MVT::i32, 14, 
/*1501*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1504*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1516*/      /*Scope*/ 51, /*->1568*/
/*1517*/        OPC_RecordChild0, // #0 = $Ra
/*1518*/        OPC_MoveChild, 1,
/*1520*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1523*/        OPC_MoveChild, 0,
/*1525*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1528*/        OPC_MoveChild, 0,
/*1530*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1533*/        OPC_RecordChild0, // #1 = $Rm
/*1534*/        OPC_CheckChild1Integer, 16, 
/*1536*/        OPC_CheckChild1Type, MVT::i32,
/*1538*/        OPC_MoveParent,
/*1539*/        OPC_RecordChild1, // #2 = $Rn
/*1540*/        OPC_MoveParent,
/*1541*/        OPC_CheckChild1Integer, 16, 
/*1543*/        OPC_CheckChild1Type, MVT::i32,
/*1545*/        OPC_MoveParent,
/*1546*/        OPC_CheckType, MVT::i32,
/*1548*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1550*/        OPC_EmitInteger, MVT::i32, 14, 
/*1553*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1556*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
                // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1568*/      /*Scope*/ 19|128,1/*147*/, /*->1717*/
/*1570*/        OPC_MoveChild, 0,
/*1572*/        OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->1667
/*1576*/          OPC_MoveChild, 0,
/*1578*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1581*/          OPC_Scope, 41, /*->1624*/ // 2 children in Scope
/*1583*/            OPC_RecordChild0, // #0 = $Rn
/*1584*/            OPC_MoveChild, 1,
/*1586*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1589*/            OPC_RecordChild0, // #1 = $Rm
/*1590*/            OPC_CheckChild1Integer, 16, 
/*1592*/            OPC_CheckChild1Type, MVT::i32,
/*1594*/            OPC_MoveParent,
/*1595*/            OPC_MoveParent,
/*1596*/            OPC_CheckChild1Integer, 16, 
/*1598*/            OPC_CheckChild1Type, MVT::i32,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_RecordChild1, // #2 = $Ra
/*1602*/            OPC_CheckType, MVT::i32,
/*1604*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1606*/            OPC_EmitInteger, MVT::i32, 14, 
/*1609*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1612*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1624*/          /*Scope*/ 41, /*->1666*/
/*1625*/            OPC_MoveChild, 0,
/*1627*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1630*/            OPC_RecordChild0, // #0 = $Rm
/*1631*/            OPC_CheckChild1Integer, 16, 
/*1633*/            OPC_CheckChild1Type, MVT::i32,
/*1635*/            OPC_MoveParent,
/*1636*/            OPC_RecordChild1, // #1 = $Rn
/*1637*/            OPC_MoveParent,
/*1638*/            OPC_CheckChild1Integer, 16, 
/*1640*/            OPC_CheckChild1Type, MVT::i32,
/*1642*/            OPC_MoveParent,
/*1643*/            OPC_RecordChild1, // #2 = $Ra
/*1644*/            OPC_CheckType, MVT::i32,
/*1646*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1648*/            OPC_EmitInteger, MVT::i32, 14, 
/*1651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1666*/          0, /*End of Scope*/
/*1667*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MUL),// ->1716
/*1670*/          OPC_MoveChild, 0,
/*1672*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1675*/          OPC_RecordChild0, // #0 = $Rn
/*1676*/          OPC_CheckChild1Integer, 16, 
/*1678*/          OPC_CheckChild1Type, MVT::i32,
/*1680*/          OPC_MoveParent,
/*1681*/          OPC_MoveChild, 1,
/*1683*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1686*/          OPC_RecordChild0, // #1 = $Rm
/*1687*/          OPC_CheckChild1Integer, 16, 
/*1689*/          OPC_CheckChild1Type, MVT::i32,
/*1691*/          OPC_MoveParent,
/*1692*/          OPC_MoveParent,
/*1693*/          OPC_RecordChild1, // #2 = $Ra
/*1694*/          OPC_CheckType, MVT::i32,
/*1696*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/          OPC_EmitInteger, MVT::i32, 14, 
/*1701*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/        0, // EndSwitchOpcode
/*1717*/      /*Scope*/ 51, /*->1769*/
/*1718*/        OPC_RecordChild0, // #0 = $Ra
/*1719*/        OPC_MoveChild, 1,
/*1721*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1724*/        OPC_MoveChild, 0,
/*1726*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1729*/        OPC_MoveChild, 0,
/*1731*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1734*/        OPC_RecordChild0, // #1 = $Rm
/*1735*/        OPC_CheckChild1Integer, 16, 
/*1737*/        OPC_CheckChild1Type, MVT::i32,
/*1739*/        OPC_MoveParent,
/*1740*/        OPC_RecordChild1, // #2 = $Rn
/*1741*/        OPC_MoveParent,
/*1742*/        OPC_CheckChild1Integer, 16, 
/*1744*/        OPC_CheckChild1Type, MVT::i32,
/*1746*/        OPC_MoveParent,
/*1747*/        OPC_CheckType, MVT::i32,
/*1749*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1751*/        OPC_EmitInteger, MVT::i32, 14, 
/*1754*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1757*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1769*/      /*Scope*/ 96, /*->1866*/
/*1770*/        OPC_MoveChild, 0,
/*1772*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1775*/        OPC_MoveChild, 0,
/*1777*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1780*/        OPC_Scope, 41, /*->1823*/ // 2 children in Scope
/*1782*/          OPC_RecordChild0, // #0 = $Rn
/*1783*/          OPC_MoveChild, 1,
/*1785*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1788*/          OPC_RecordChild0, // #1 = $Rm
/*1789*/          OPC_CheckChild1Integer, 16, 
/*1791*/          OPC_CheckChild1Type, MVT::i32,
/*1793*/          OPC_MoveParent,
/*1794*/          OPC_MoveParent,
/*1795*/          OPC_CheckChild1Integer, 16, 
/*1797*/          OPC_CheckChild1Type, MVT::i32,
/*1799*/          OPC_MoveParent,
/*1800*/          OPC_RecordChild1, // #2 = $Ra
/*1801*/          OPC_CheckType, MVT::i32,
/*1803*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1805*/          OPC_EmitInteger, MVT::i32, 14, 
/*1808*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1811*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1823*/        /*Scope*/ 41, /*->1865*/
/*1824*/          OPC_MoveChild, 0,
/*1826*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1829*/          OPC_RecordChild0, // #0 = $Rm
/*1830*/          OPC_CheckChild1Integer, 16, 
/*1832*/          OPC_CheckChild1Type, MVT::i32,
/*1834*/          OPC_MoveParent,
/*1835*/          OPC_RecordChild1, // #1 = $Rn
/*1836*/          OPC_MoveParent,
/*1837*/          OPC_CheckChild1Integer, 16, 
/*1839*/          OPC_CheckChild1Type, MVT::i32,
/*1841*/          OPC_MoveParent,
/*1842*/          OPC_RecordChild1, // #2 = $Ra
/*1843*/          OPC_CheckType, MVT::i32,
/*1845*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1847*/          OPC_EmitInteger, MVT::i32, 14, 
/*1850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1853*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1865*/        0, /*End of Scope*/
/*1866*/      /*Scope*/ 88|128,1/*216*/, /*->2084*/
/*1868*/        OPC_RecordChild0, // #0 = $Ra
/*1869*/        OPC_MoveChild, 1,
/*1871*/        OPC_SwitchOpcode /*2 cases */, 8|128,1/*136*/, TARGET_VAL(ISD::MUL),// ->2012
/*1876*/          OPC_MoveChild, 0,
/*1878*/          OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1945
/*1882*/            OPC_RecordChild0, // #1 = $Rn
/*1883*/            OPC_MoveChild, 1,
/*1885*/            OPC_CheckValueType, MVT::i16,
/*1887*/            OPC_MoveParent,
/*1888*/            OPC_MoveParent,
/*1889*/            OPC_MoveChild, 1,
/*1891*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1894*/            OPC_RecordChild0, // #2 = $Rm
/*1895*/            OPC_CheckChild1Integer, 16, 
/*1897*/            OPC_CheckChild1Type, MVT::i32,
/*1899*/            OPC_MoveParent,
/*1900*/            OPC_MoveParent,
/*1901*/            OPC_Scope, 20, /*->1923*/ // 2 children in Scope
/*1903*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1905*/              OPC_EmitInteger, MVT::i32, 14, 
/*1908*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1911*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                      // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1923*/            /*Scope*/ 20, /*->1944*/
/*1924*/              OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1926*/              OPC_EmitInteger, MVT::i32, 14, 
/*1929*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1932*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                      // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1944*/            0, /*End of Scope*/
/*1945*/          /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->2011
/*1948*/            OPC_RecordChild0, // #1 = $Rn
/*1949*/            OPC_CheckChild1Integer, 16, 
/*1951*/            OPC_CheckChild1Type, MVT::i32,
/*1953*/            OPC_MoveParent,
/*1954*/            OPC_MoveChild, 1,
/*1956*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1959*/            OPC_RecordChild0, // #2 = $Rm
/*1960*/            OPC_MoveChild, 1,
/*1962*/            OPC_CheckValueType, MVT::i16,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_Scope, 20, /*->1989*/ // 2 children in Scope
/*1969*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1971*/              OPC_EmitInteger, MVT::i32, 14, 
/*1974*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1977*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                      // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1989*/            /*Scope*/ 20, /*->2010*/
/*1990*/              OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1992*/              OPC_EmitInteger, MVT::i32, 14, 
/*1995*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1998*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                      // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2010*/            0, /*End of Scope*/
/*2011*/          0, // EndSwitchOpcode
/*2012*/        /*SwitchOpcode*/ 68, TARGET_VAL(ISD::SRA),// ->2083
/*2015*/          OPC_MoveChild, 0,
/*2017*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2020*/          OPC_RecordChild0, // #1 = $Rn
/*2021*/          OPC_MoveChild, 1,
/*2023*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2026*/          OPC_RecordChild0, // #2 = $Rm
/*2027*/          OPC_MoveChild, 1,
/*2029*/          OPC_CheckValueType, MVT::i16,
/*2031*/          OPC_MoveParent,
/*2032*/          OPC_MoveParent,
/*2033*/          OPC_MoveParent,
/*2034*/          OPC_CheckChild1Integer, 16, 
/*2036*/          OPC_CheckChild1Type, MVT::i32,
/*2038*/          OPC_MoveParent,
/*2039*/          OPC_Scope, 20, /*->2061*/ // 2 children in Scope
/*2041*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2043*/            OPC_EmitInteger, MVT::i32, 14, 
/*2046*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2049*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2061*/          /*Scope*/ 20, /*->2082*/
/*2062*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2064*/            OPC_EmitInteger, MVT::i32, 14, 
/*2067*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2070*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                    // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2082*/          0, /*End of Scope*/
/*2083*/        0, // EndSwitchOpcode
/*2084*/      /*Scope*/ 95, /*->2180*/
/*2085*/        OPC_MoveChild, 0,
/*2087*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2090*/        OPC_MoveChild, 0,
/*2092*/        OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2136
/*2096*/          OPC_RecordChild0, // #0 = $Rn
/*2097*/          OPC_MoveChild, 1,
/*2099*/          OPC_CheckValueType, MVT::i16,
/*2101*/          OPC_MoveParent,
/*2102*/          OPC_MoveParent,
/*2103*/          OPC_MoveChild, 1,
/*2105*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2108*/          OPC_RecordChild0, // #1 = $Rm
/*2109*/          OPC_CheckChild1Integer, 16, 
/*2111*/          OPC_CheckChild1Type, MVT::i32,
/*2113*/          OPC_MoveParent,
/*2114*/          OPC_MoveParent,
/*2115*/          OPC_RecordChild1, // #2 = $Ra
/*2116*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2118*/          OPC_EmitInteger, MVT::i32, 14, 
/*2121*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2124*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2136*/        /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2179
/*2139*/          OPC_RecordChild0, // #0 = $Rm
/*2140*/          OPC_CheckChild1Integer, 16, 
/*2142*/          OPC_CheckChild1Type, MVT::i32,
/*2144*/          OPC_MoveParent,
/*2145*/          OPC_MoveChild, 1,
/*2147*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2150*/          OPC_RecordChild0, // #1 = $Rn
/*2151*/          OPC_MoveChild, 1,
/*2153*/          OPC_CheckValueType, MVT::i16,
/*2155*/          OPC_MoveParent,
/*2156*/          OPC_MoveParent,
/*2157*/          OPC_MoveParent,
/*2158*/          OPC_RecordChild1, // #2 = $Ra
/*2159*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2161*/          OPC_EmitInteger, MVT::i32, 14, 
/*2164*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2167*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2179*/        0, // EndSwitchOpcode
/*2180*/      /*Scope*/ 50, /*->2231*/
/*2181*/        OPC_RecordChild0, // #0 = $Ra
/*2182*/        OPC_MoveChild, 1,
/*2184*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2187*/        OPC_MoveChild, 0,
/*2189*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2192*/        OPC_MoveChild, 0,
/*2194*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2197*/        OPC_RecordChild0, // #1 = $Rm
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckValueType, MVT::i16,
/*2202*/        OPC_MoveParent,
/*2203*/        OPC_MoveParent,
/*2204*/        OPC_RecordChild1, // #2 = $Rn
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_CheckChild1Integer, 16, 
/*2208*/        OPC_CheckChild1Type, MVT::i32,
/*2210*/        OPC_MoveParent,
/*2211*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2213*/        OPC_EmitInteger, MVT::i32, 14, 
/*2216*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2219*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
                // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2231*/      /*Scope*/ 61|128,1/*189*/, /*->2422*/
/*2233*/        OPC_MoveChild, 0,
/*2235*/        OPC_SwitchOpcode /*2 cases */, 89, TARGET_VAL(ISD::SRA),// ->2328
/*2239*/          OPC_MoveChild, 0,
/*2241*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2244*/          OPC_Scope, 40, /*->2286*/ // 2 children in Scope
/*2246*/            OPC_RecordChild0, // #0 = $Rn
/*2247*/            OPC_MoveChild, 1,
/*2249*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2252*/            OPC_RecordChild0, // #1 = $Rm
/*2253*/            OPC_MoveChild, 1,
/*2255*/            OPC_CheckValueType, MVT::i16,
/*2257*/            OPC_MoveParent,
/*2258*/            OPC_MoveParent,
/*2259*/            OPC_MoveParent,
/*2260*/            OPC_CheckChild1Integer, 16, 
/*2262*/            OPC_CheckChild1Type, MVT::i32,
/*2264*/            OPC_MoveParent,
/*2265*/            OPC_RecordChild1, // #2 = $Ra
/*2266*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2268*/            OPC_EmitInteger, MVT::i32, 14, 
/*2271*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2274*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2286*/          /*Scope*/ 40, /*->2327*/
/*2287*/            OPC_MoveChild, 0,
/*2289*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2292*/            OPC_RecordChild0, // #0 = $Rm
/*2293*/            OPC_MoveChild, 1,
/*2295*/            OPC_CheckValueType, MVT::i16,
/*2297*/            OPC_MoveParent,
/*2298*/            OPC_MoveParent,
/*2299*/            OPC_RecordChild1, // #1 = $Rn
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_CheckChild1Integer, 16, 
/*2303*/            OPC_CheckChild1Type, MVT::i32,
/*2305*/            OPC_MoveParent,
/*2306*/            OPC_RecordChild1, // #2 = $Ra
/*2307*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2309*/            OPC_EmitInteger, MVT::i32, 14, 
/*2312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2327*/          0, /*End of Scope*/
/*2328*/        /*SwitchOpcode*/ 90, TARGET_VAL(ISD::MUL),// ->2421
/*2331*/          OPC_MoveChild, 0,
/*2333*/          OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2377
/*2337*/            OPC_RecordChild0, // #0 = $Rn
/*2338*/            OPC_MoveChild, 1,
/*2340*/            OPC_CheckValueType, MVT::i16,
/*2342*/            OPC_MoveParent,
/*2343*/            OPC_MoveParent,
/*2344*/            OPC_MoveChild, 1,
/*2346*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2349*/            OPC_RecordChild0, // #1 = $Rm
/*2350*/            OPC_CheckChild1Integer, 16, 
/*2352*/            OPC_CheckChild1Type, MVT::i32,
/*2354*/            OPC_MoveParent,
/*2355*/            OPC_MoveParent,
/*2356*/            OPC_RecordChild1, // #2 = $Ra
/*2357*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2359*/            OPC_EmitInteger, MVT::i32, 14, 
/*2362*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2365*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2377*/          /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2420
/*2380*/            OPC_RecordChild0, // #0 = $Rm
/*2381*/            OPC_CheckChild1Integer, 16, 
/*2383*/            OPC_CheckChild1Type, MVT::i32,
/*2385*/            OPC_MoveParent,
/*2386*/            OPC_MoveChild, 1,
/*2388*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2391*/            OPC_RecordChild0, // #1 = $Rn
/*2392*/            OPC_MoveChild, 1,
/*2394*/            OPC_CheckValueType, MVT::i16,
/*2396*/            OPC_MoveParent,
/*2397*/            OPC_MoveParent,
/*2398*/            OPC_MoveParent,
/*2399*/            OPC_RecordChild1, // #2 = $Ra
/*2400*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2402*/            OPC_EmitInteger, MVT::i32, 14, 
/*2405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2408*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2420*/          0, // EndSwitchOpcode
/*2421*/        0, // EndSwitchOpcode
/*2422*/      /*Scope*/ 50, /*->2473*/
/*2423*/        OPC_RecordChild0, // #0 = $Ra
/*2424*/        OPC_MoveChild, 1,
/*2426*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2429*/        OPC_MoveChild, 0,
/*2431*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2434*/        OPC_MoveChild, 0,
/*2436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2439*/        OPC_RecordChild0, // #1 = $Rm
/*2440*/        OPC_MoveChild, 1,
/*2442*/        OPC_CheckValueType, MVT::i16,
/*2444*/        OPC_MoveParent,
/*2445*/        OPC_MoveParent,
/*2446*/        OPC_RecordChild1, // #2 = $Rn
/*2447*/        OPC_MoveParent,
/*2448*/        OPC_CheckChild1Integer, 16, 
/*2450*/        OPC_CheckChild1Type, MVT::i32,
/*2452*/        OPC_MoveParent,
/*2453*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2455*/        OPC_EmitInteger, MVT::i32, 14, 
/*2458*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2461*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2473*/      /*Scope*/ 94, /*->2568*/
/*2474*/        OPC_MoveChild, 0,
/*2476*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2479*/        OPC_MoveChild, 0,
/*2481*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2484*/        OPC_Scope, 40, /*->2526*/ // 2 children in Scope
/*2486*/          OPC_RecordChild0, // #0 = $Rn
/*2487*/          OPC_MoveChild, 1,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rm
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveParent,
/*2500*/          OPC_CheckChild1Integer, 16, 
/*2502*/          OPC_CheckChild1Type, MVT::i32,
/*2504*/          OPC_MoveParent,
/*2505*/          OPC_RecordChild1, // #2 = $Ra
/*2506*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2508*/          OPC_EmitInteger, MVT::i32, 14, 
/*2511*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2514*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2526*/        /*Scope*/ 40, /*->2567*/
/*2527*/          OPC_MoveChild, 0,
/*2529*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2532*/          OPC_RecordChild0, // #0 = $Rm
/*2533*/          OPC_MoveChild, 1,
/*2535*/          OPC_CheckValueType, MVT::i16,
/*2537*/          OPC_MoveParent,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_RecordChild1, // #1 = $Rn
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_CheckChild1Integer, 16, 
/*2543*/          OPC_CheckChild1Type, MVT::i32,
/*2545*/          OPC_MoveParent,
/*2546*/          OPC_RecordChild1, // #2 = $Ra
/*2547*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2549*/          OPC_EmitInteger, MVT::i32, 14, 
/*2552*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2555*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2567*/        0, /*End of Scope*/
/*2568*/      /*Scope*/ 75|128,1/*203*/, /*->2773*/
/*2570*/        OPC_RecordChild0, // #0 = $Rn
/*2571*/        OPC_Scope, 31, /*->2604*/ // 3 children in Scope
/*2573*/          OPC_RecordChild1, // #1 = $shift
/*2574*/          OPC_CheckType, MVT::i32,
/*2576*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2578*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2581*/          OPC_EmitInteger, MVT::i32, 14, 
/*2584*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2587*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2590*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2604*/        /*Scope*/ 6|128,1/*134*/, /*->2740*/
/*2606*/          OPC_MoveChild, 1,
/*2608*/          OPC_SwitchOpcode /*2 cases */, 84, TARGET_VAL(ISD::MUL),// ->2696
/*2612*/            OPC_Scope, 40, /*->2654*/ // 2 children in Scope
/*2614*/              OPC_RecordChild0, // #1 = $a
/*2615*/              OPC_MoveChild, 0,
/*2617*/              OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2619*/              OPC_MoveParent,
/*2620*/              OPC_MoveChild, 1,
/*2622*/              OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2625*/              OPC_RecordChild0, // #2 = $b
/*2626*/              OPC_CheckChild1Integer, 16, 
/*2628*/              OPC_CheckChild1Type, MVT::i32,
/*2630*/              OPC_MoveParent,
/*2631*/              OPC_MoveParent,
/*2632*/              OPC_CheckType, MVT::i32,
/*2634*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2636*/              OPC_EmitInteger, MVT::i32, 14, 
/*2639*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2642*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                      // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2654*/            /*Scope*/ 40, /*->2695*/
/*2655*/              OPC_MoveChild, 0,
/*2657*/              OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2660*/              OPC_RecordChild0, // #1 = $a
/*2661*/              OPC_CheckChild1Integer, 16, 
/*2663*/              OPC_CheckChild1Type, MVT::i32,
/*2665*/              OPC_MoveParent,
/*2666*/              OPC_RecordChild1, // #2 = $b
/*2667*/              OPC_MoveChild, 1,
/*2669*/              OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2671*/              OPC_MoveParent,
/*2672*/              OPC_MoveParent,
/*2673*/              OPC_CheckType, MVT::i32,
/*2675*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2677*/              OPC_EmitInteger, MVT::i32, 14, 
/*2680*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2683*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                      // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2695*/            0, /*End of Scope*/
/*2696*/          /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2739
/*2699*/            OPC_MoveChild, 0,
/*2701*/            OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2704*/            OPC_RecordChild0, // #1 = $a
/*2705*/            OPC_RecordChild1, // #2 = $b
/*2706*/            OPC_MoveChild, 1,
/*2708*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2710*/            OPC_MoveParent,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_CheckChild1Integer, 16, 
/*2714*/            OPC_CheckChild1Type, MVT::i32,
/*2716*/            OPC_MoveParent,
/*2717*/            OPC_CheckType, MVT::i32,
/*2719*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2721*/            OPC_EmitInteger, MVT::i32, 14, 
/*2724*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2727*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                    // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2739*/          0, // EndSwitchOpcode
/*2740*/        /*Scope*/ 31, /*->2772*/
/*2741*/          OPC_RecordChild1, // #1 = $Rn
/*2742*/          OPC_CheckType, MVT::i32,
/*2744*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2746*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2749*/          OPC_EmitInteger, MVT::i32, 14, 
/*2752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2758*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2772*/        0, /*End of Scope*/
/*2773*/      /*Scope*/ 91, /*->2865*/
/*2774*/        OPC_MoveChild, 0,
/*2776*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2779*/        OPC_Scope, 41, /*->2822*/ // 2 children in Scope
/*2781*/          OPC_RecordChild0, // #0 = $a
/*2782*/          OPC_MoveChild, 0,
/*2784*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2786*/          OPC_MoveParent,
/*2787*/          OPC_MoveChild, 1,
/*2789*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2792*/          OPC_RecordChild0, // #1 = $b
/*2793*/          OPC_CheckChild1Integer, 16, 
/*2795*/          OPC_CheckChild1Type, MVT::i32,
/*2797*/          OPC_MoveParent,
/*2798*/          OPC_MoveParent,
/*2799*/          OPC_RecordChild1, // #2 = $acc
/*2800*/          OPC_CheckType, MVT::i32,
/*2802*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2804*/          OPC_EmitInteger, MVT::i32, 14, 
/*2807*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2810*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2822*/        /*Scope*/ 41, /*->2864*/
/*2823*/          OPC_MoveChild, 0,
/*2825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2828*/          OPC_RecordChild0, // #0 = $b
/*2829*/          OPC_CheckChild1Integer, 16, 
/*2831*/          OPC_CheckChild1Type, MVT::i32,
/*2833*/          OPC_MoveParent,
/*2834*/          OPC_RecordChild1, // #1 = $a
/*2835*/          OPC_MoveChild, 1,
/*2837*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2839*/          OPC_MoveParent,
/*2840*/          OPC_MoveParent,
/*2841*/          OPC_RecordChild1, // #2 = $acc
/*2842*/          OPC_CheckType, MVT::i32,
/*2844*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2846*/          OPC_EmitInteger, MVT::i32, 14, 
/*2849*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2852*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2864*/        0, /*End of Scope*/
/*2865*/      /*Scope*/ 46, /*->2912*/
/*2866*/        OPC_RecordChild0, // #0 = $acc
/*2867*/        OPC_MoveChild, 1,
/*2869*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2872*/        OPC_MoveChild, 0,
/*2874*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2877*/        OPC_RecordChild0, // #1 = $b
/*2878*/        OPC_MoveChild, 0,
/*2880*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2882*/        OPC_MoveParent,
/*2883*/        OPC_RecordChild1, // #2 = $a
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_CheckChild1Integer, 16, 
/*2887*/        OPC_CheckChild1Type, MVT::i32,
/*2889*/        OPC_MoveParent,
/*2890*/        OPC_CheckType, MVT::i32,
/*2892*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2894*/        OPC_EmitInteger, MVT::i32, 14, 
/*2897*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2900*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2912*/      /*Scope*/ 85, /*->2998*/
/*2913*/        OPC_MoveChild, 0,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2918*/        OPC_MoveChild, 0,
/*2920*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2923*/        OPC_RecordChild0, // #0 = $a
/*2924*/        OPC_Scope, 35, /*->2961*/ // 2 children in Scope
/*2926*/          OPC_RecordChild1, // #1 = $b
/*2927*/          OPC_MoveChild, 1,
/*2929*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2931*/          OPC_MoveParent,
/*2932*/          OPC_MoveParent,
/*2933*/          OPC_CheckChild1Integer, 16, 
/*2935*/          OPC_CheckChild1Type, MVT::i32,
/*2937*/          OPC_MoveParent,
/*2938*/          OPC_RecordChild1, // #2 = $acc
/*2939*/          OPC_CheckType, MVT::i32,
/*2941*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2943*/          OPC_EmitInteger, MVT::i32, 14, 
/*2946*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2949*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2961*/        /*Scope*/ 35, /*->2997*/
/*2962*/          OPC_MoveChild, 0,
/*2964*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2966*/          OPC_MoveParent,
/*2967*/          OPC_RecordChild1, // #1 = $a
/*2968*/          OPC_MoveParent,
/*2969*/          OPC_CheckChild1Integer, 16, 
/*2971*/          OPC_CheckChild1Type, MVT::i32,
/*2973*/          OPC_MoveParent,
/*2974*/          OPC_RecordChild1, // #2 = $acc
/*2975*/          OPC_CheckType, MVT::i32,
/*2977*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2979*/          OPC_EmitInteger, MVT::i32, 14, 
/*2982*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2985*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2997*/        0, /*End of Scope*/
/*2998*/      /*Scope*/ 18|128,1/*146*/, /*->3146*/
/*3000*/        OPC_RecordChild0, // #0 = $Rn
/*3001*/        OPC_MoveChild, 1,
/*3003*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3006*/        OPC_MoveChild, 0,
/*3008*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3011*/        OPC_RecordChild0, // #1 = $Rm
/*3012*/        OPC_RecordChild1, // #2 = $rot
/*3013*/        OPC_MoveChild, 1,
/*3015*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3018*/        OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3020*/        OPC_CheckType, MVT::i32,
/*3022*/        OPC_MoveParent,
/*3023*/        OPC_MoveParent,
/*3024*/        OPC_MoveChild, 1,
/*3026*/        OPC_Scope, 58, /*->3086*/ // 2 children in Scope
/*3028*/          OPC_CheckValueType, MVT::i8,
/*3030*/          OPC_MoveParent,
/*3031*/          OPC_MoveParent,
/*3032*/          OPC_Scope, 25, /*->3059*/ // 2 children in Scope
/*3034*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3036*/            OPC_EmitConvertToTarget, 2,
/*3038*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3041*/            OPC_EmitInteger, MVT::i32, 14, 
/*3044*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3047*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3059*/          /*Scope*/ 25, /*->3085*/
/*3060*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3062*/            OPC_EmitConvertToTarget, 2,
/*3064*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3067*/            OPC_EmitInteger, MVT::i32, 14, 
/*3070*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3073*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3085*/          0, /*End of Scope*/
/*3086*/        /*Scope*/ 58, /*->3145*/
/*3087*/          OPC_CheckValueType, MVT::i16,
/*3089*/          OPC_MoveParent,
/*3090*/          OPC_MoveParent,
/*3091*/          OPC_Scope, 25, /*->3118*/ // 2 children in Scope
/*3093*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3095*/            OPC_EmitConvertToTarget, 2,
/*3097*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3100*/            OPC_EmitInteger, MVT::i32, 14, 
/*3103*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3106*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3118*/          /*Scope*/ 25, /*->3144*/
/*3119*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3121*/            OPC_EmitConvertToTarget, 2,
/*3123*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3126*/            OPC_EmitInteger, MVT::i32, 14, 
/*3129*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3132*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3144*/          0, /*End of Scope*/
/*3145*/        0, /*End of Scope*/
/*3146*/      /*Scope*/ 19|128,1/*147*/, /*->3295*/
/*3148*/        OPC_MoveChild, 0,
/*3150*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3153*/        OPC_MoveChild, 0,
/*3155*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3158*/        OPC_RecordChild0, // #0 = $Rm
/*3159*/        OPC_RecordChild1, // #1 = $rot
/*3160*/        OPC_MoveChild, 1,
/*3162*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3165*/        OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3167*/        OPC_CheckType, MVT::i32,
/*3169*/        OPC_MoveParent,
/*3170*/        OPC_MoveParent,
/*3171*/        OPC_MoveChild, 1,
/*3173*/        OPC_Scope, 59, /*->3234*/ // 2 children in Scope
/*3175*/          OPC_CheckValueType, MVT::i8,
/*3177*/          OPC_MoveParent,
/*3178*/          OPC_MoveParent,
/*3179*/          OPC_RecordChild1, // #2 = $Rn
/*3180*/          OPC_Scope, 25, /*->3207*/ // 2 children in Scope
/*3182*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3184*/            OPC_EmitConvertToTarget, 1,
/*3186*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3189*/            OPC_EmitInteger, MVT::i32, 14, 
/*3192*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3195*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3207*/          /*Scope*/ 25, /*->3233*/
/*3208*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3210*/            OPC_EmitConvertToTarget, 1,
/*3212*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3215*/            OPC_EmitInteger, MVT::i32, 14, 
/*3218*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3221*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3233*/          0, /*End of Scope*/
/*3234*/        /*Scope*/ 59, /*->3294*/
/*3235*/          OPC_CheckValueType, MVT::i16,
/*3237*/          OPC_MoveParent,
/*3238*/          OPC_MoveParent,
/*3239*/          OPC_RecordChild1, // #2 = $Rn
/*3240*/          OPC_Scope, 25, /*->3267*/ // 2 children in Scope
/*3242*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3244*/            OPC_EmitConvertToTarget, 1,
/*3246*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3249*/            OPC_EmitInteger, MVT::i32, 14, 
/*3252*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3255*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3267*/          /*Scope*/ 25, /*->3293*/
/*3268*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3270*/            OPC_EmitConvertToTarget, 1,
/*3272*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3275*/            OPC_EmitInteger, MVT::i32, 14, 
/*3278*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3281*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3293*/          0, /*End of Scope*/
/*3294*/        0, /*End of Scope*/
/*3295*/      /*Scope*/ 70|128,1/*198*/, /*->3495*/
/*3297*/        OPC_RecordChild0, // #0 = $Rn
/*3298*/        OPC_Scope, 30, /*->3330*/ // 5 children in Scope
/*3300*/          OPC_RecordChild1, // #1 = $shift
/*3301*/          OPC_CheckType, MVT::i32,
/*3303*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3305*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3308*/          OPC_EmitInteger, MVT::i32, 14, 
/*3311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3314*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3317*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3330*/        /*Scope*/ 50, /*->3381*/
/*3331*/          OPC_MoveChild, 1,
/*3333*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3336*/          OPC_MoveChild, 0,
/*3338*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3341*/          OPC_RecordChild0, // #1 = $Rn
/*3342*/          OPC_MoveChild, 1,
/*3344*/          OPC_CheckValueType, MVT::i16,
/*3346*/          OPC_MoveParent,
/*3347*/          OPC_MoveParent,
/*3348*/          OPC_MoveChild, 1,
/*3350*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3353*/          OPC_RecordChild0, // #2 = $Rm
/*3354*/          OPC_MoveChild, 1,
/*3356*/          OPC_CheckValueType, MVT::i16,
/*3358*/          OPC_MoveParent,
/*3359*/          OPC_MoveParent,
/*3360*/          OPC_MoveParent,
/*3361*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3363*/          OPC_EmitInteger, MVT::i32, 14, 
/*3366*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3369*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3381*/        /*Scope*/ 30, /*->3412*/
/*3382*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*3383*/          OPC_CheckType, MVT::i32,
/*3385*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3387*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3390*/          OPC_EmitInteger, MVT::i32, 14, 
/*3393*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3396*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3399*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3412*/        /*Scope*/ 50, /*->3463*/
/*3413*/          OPC_MoveChild, 1,
/*3415*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3418*/          OPC_MoveChild, 0,
/*3420*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3423*/          OPC_RecordChild0, // #1 = $Rn
/*3424*/          OPC_MoveChild, 1,
/*3426*/          OPC_CheckValueType, MVT::i16,
/*3428*/          OPC_MoveParent,
/*3429*/          OPC_MoveParent,
/*3430*/          OPC_MoveChild, 1,
/*3432*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3435*/          OPC_RecordChild0, // #2 = $Rm
/*3436*/          OPC_MoveChild, 1,
/*3438*/          OPC_CheckValueType, MVT::i16,
/*3440*/          OPC_MoveParent,
/*3441*/          OPC_MoveParent,
/*3442*/          OPC_MoveParent,
/*3443*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3445*/          OPC_EmitInteger, MVT::i32, 14, 
/*3448*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3451*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3463*/        /*Scope*/ 30, /*->3494*/
/*3464*/          OPC_RecordChild1, // #1 = $Rn
/*3465*/          OPC_CheckType, MVT::i32,
/*3467*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3469*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3472*/          OPC_EmitInteger, MVT::i32, 14, 
/*3475*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3481*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3494*/        0, /*End of Scope*/
/*3495*/      /*Scope*/ 51, /*->3547*/
/*3496*/        OPC_MoveChild, 0,
/*3498*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3501*/        OPC_MoveChild, 0,
/*3503*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3506*/        OPC_RecordChild0, // #0 = $Rn
/*3507*/        OPC_MoveChild, 1,
/*3509*/        OPC_CheckValueType, MVT::i16,
/*3511*/        OPC_MoveParent,
/*3512*/        OPC_MoveParent,
/*3513*/        OPC_MoveChild, 1,
/*3515*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3518*/        OPC_RecordChild0, // #1 = $Rm
/*3519*/        OPC_MoveChild, 1,
/*3521*/        OPC_CheckValueType, MVT::i16,
/*3523*/        OPC_MoveParent,
/*3524*/        OPC_MoveParent,
/*3525*/        OPC_MoveParent,
/*3526*/        OPC_RecordChild1, // #2 = $Ra
/*3527*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3547*/      /*Scope*/ 31, /*->3579*/
/*3548*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*3549*/        OPC_RecordChild1, // #1 = $Rn
/*3550*/        OPC_CheckType, MVT::i32,
/*3552*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3554*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3557*/        OPC_EmitInteger, MVT::i32, 14, 
/*3560*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3563*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3566*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3579*/      /*Scope*/ 51, /*->3631*/
/*3580*/        OPC_MoveChild, 0,
/*3582*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3585*/        OPC_MoveChild, 0,
/*3587*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3590*/        OPC_RecordChild0, // #0 = $Rn
/*3591*/        OPC_MoveChild, 1,
/*3593*/        OPC_CheckValueType, MVT::i16,
/*3595*/        OPC_MoveParent,
/*3596*/        OPC_MoveParent,
/*3597*/        OPC_MoveChild, 1,
/*3599*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3602*/        OPC_RecordChild0, // #1 = $Rm
/*3603*/        OPC_MoveChild, 1,
/*3605*/        OPC_CheckValueType, MVT::i16,
/*3607*/        OPC_MoveParent,
/*3608*/        OPC_MoveParent,
/*3609*/        OPC_MoveParent,
/*3610*/        OPC_RecordChild1, // #2 = $Ra
/*3611*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3613*/        OPC_EmitInteger, MVT::i32, 14, 
/*3616*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3619*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3631*/      /*Scope*/ 84, /*->3716*/
/*3632*/        OPC_RecordChild0, // #0 = $acc
/*3633*/        OPC_Scope, 40, /*->3675*/ // 2 children in Scope
/*3635*/          OPC_MoveChild, 1,
/*3637*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3640*/          OPC_RecordChild0, // #1 = $a
/*3641*/          OPC_MoveChild, 0,
/*3643*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3645*/          OPC_MoveParent,
/*3646*/          OPC_RecordChild1, // #2 = $b
/*3647*/          OPC_MoveChild, 1,
/*3649*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3651*/          OPC_MoveParent,
/*3652*/          OPC_MoveParent,
/*3653*/          OPC_CheckType, MVT::i32,
/*3655*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3657*/          OPC_EmitInteger, MVT::i32, 14, 
/*3660*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3663*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3675*/        /*Scope*/ 39, /*->3715*/
/*3676*/          OPC_RecordChild1, // #1 = $imm
/*3677*/          OPC_MoveChild, 1,
/*3679*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3682*/          OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*3684*/          OPC_MoveParent,
/*3685*/          OPC_CheckType, MVT::i32,
/*3687*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3689*/          OPC_EmitConvertToTarget, 1,
/*3691*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3694*/          OPC_EmitInteger, MVT::i32, 14, 
/*3697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3703*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*3715*/        0, /*End of Scope*/
/*3716*/      /*Scope*/ 41, /*->3758*/
/*3717*/        OPC_MoveChild, 0,
/*3719*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/        OPC_RecordChild0, // #0 = $a
/*3723*/        OPC_MoveChild, 0,
/*3725*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3727*/        OPC_MoveParent,
/*3728*/        OPC_RecordChild1, // #1 = $b
/*3729*/        OPC_MoveChild, 1,
/*3731*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3733*/        OPC_MoveParent,
/*3734*/        OPC_MoveParent,
/*3735*/        OPC_RecordChild1, // #2 = $acc
/*3736*/        OPC_CheckType, MVT::i32,
/*3738*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3740*/        OPC_EmitInteger, MVT::i32, 14, 
/*3743*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3746*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3758*/      /*Scope*/ 40|128,3/*424*/, /*->4184*/
/*3760*/        OPC_RecordChild0, // #0 = $Rn
/*3761*/        OPC_RecordChild1, // #1 = $imm
/*3762*/        OPC_MoveChild, 1,
/*3764*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3767*/        OPC_Scope, 30, /*->3799*/ // 11 children in Scope
/*3769*/          OPC_CheckPredicate, 3, // Predicate_so_imm
/*3771*/          OPC_MoveParent,
/*3772*/          OPC_CheckType, MVT::i32,
/*3774*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3776*/          OPC_EmitConvertToTarget, 1,
/*3778*/          OPC_EmitInteger, MVT::i32, 14, 
/*3781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3799*/        /*Scope*/ 33, /*->3833*/
/*3800*/          OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*3802*/          OPC_MoveParent,
/*3803*/          OPC_CheckType, MVT::i32,
/*3805*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3807*/          OPC_EmitConvertToTarget, 1,
/*3809*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3812*/          OPC_EmitInteger, MVT::i32, 14, 
/*3815*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*3833*/        /*Scope*/ 30, /*->3864*/
/*3834*/          OPC_CheckPredicate, 5, // Predicate_imm0_7
/*3836*/          OPC_MoveParent,
/*3837*/          OPC_CheckType, MVT::i32,
/*3839*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3841*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3844*/          OPC_EmitConvertToTarget, 1,
/*3846*/          OPC_EmitInteger, MVT::i32, 14, 
/*3849*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3852*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3864*/        /*Scope*/ 30, /*->3895*/
/*3865*/          OPC_CheckPredicate, 6, // Predicate_imm8_255
/*3867*/          OPC_MoveParent,
/*3868*/          OPC_CheckType, MVT::i32,
/*3870*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3872*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3875*/          OPC_EmitConvertToTarget, 1,
/*3877*/          OPC_EmitInteger, MVT::i32, 14, 
/*3880*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3883*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3895*/        /*Scope*/ 33, /*->3929*/
/*3896*/          OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*3898*/          OPC_MoveParent,
/*3899*/          OPC_CheckType, MVT::i32,
/*3901*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3903*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3906*/          OPC_EmitConvertToTarget, 1,
/*3908*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3911*/          OPC_EmitInteger, MVT::i32, 14, 
/*3914*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3917*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3929*/        /*Scope*/ 33, /*->3963*/
/*3930*/          OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*3932*/          OPC_MoveParent,
/*3933*/          OPC_CheckType, MVT::i32,
/*3935*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3937*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3940*/          OPC_EmitConvertToTarget, 1,
/*3942*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3945*/          OPC_EmitInteger, MVT::i32, 14, 
/*3948*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3951*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3963*/        /*Scope*/ 30, /*->3994*/
/*3964*/          OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*3966*/          OPC_MoveParent,
/*3967*/          OPC_CheckType, MVT::i32,
/*3969*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3971*/          OPC_EmitConvertToTarget, 1,
/*3973*/          OPC_EmitInteger, MVT::i32, 14, 
/*3976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3979*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3982*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3994*/        /*Scope*/ 26, /*->4021*/
/*3995*/          OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*3997*/          OPC_MoveParent,
/*3998*/          OPC_CheckType, MVT::i32,
/*4000*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4002*/          OPC_EmitConvertToTarget, 1,
/*4004*/          OPC_EmitInteger, MVT::i32, 14, 
/*4007*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4010*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4021*/        /*Scope*/ 33, /*->4055*/
/*4022*/          OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4024*/          OPC_MoveParent,
/*4025*/          OPC_CheckType, MVT::i32,
/*4027*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4029*/          OPC_EmitConvertToTarget, 1,
/*4031*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4034*/          OPC_EmitInteger, MVT::i32, 14, 
/*4037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4043*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4055*/        /*Scope*/ 29, /*->4085*/
/*4056*/          OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4058*/          OPC_MoveParent,
/*4059*/          OPC_CheckType, MVT::i32,
/*4061*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4063*/          OPC_EmitConvertToTarget, 1,
/*4065*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4068*/          OPC_EmitInteger, MVT::i32, 14, 
/*4071*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4074*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4085*/        /*Scope*/ 97, /*->4183*/
/*4086*/          OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4088*/          OPC_MoveParent,
/*4089*/          OPC_CheckType, MVT::i32,
/*4091*/          OPC_Scope, 44, /*->4137*/ // 2 children in Scope
/*4093*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4095*/            OPC_EmitConvertToTarget, 1,
/*4097*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4100*/            OPC_EmitInteger, MVT::i32, 14, 
/*4103*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4106*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4116*/            OPC_EmitInteger, MVT::i32, 14, 
/*4119*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4122*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4125*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4137*/          /*Scope*/ 44, /*->4182*/
/*4138*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4140*/            OPC_EmitConvertToTarget, 1,
/*4142*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4145*/            OPC_EmitInteger, MVT::i32, 14, 
/*4148*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4151*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4161*/            OPC_EmitInteger, MVT::i32, 14, 
/*4164*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4167*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4170*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4182*/          0, /*End of Scope*/
/*4183*/        0, /*End of Scope*/
/*4184*/      /*Scope*/ 94, /*->4279*/
/*4185*/        OPC_MoveChild, 0,
/*4187*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->4249
/*4191*/          OPC_RecordChild0, // #0 = $Rn
/*4192*/          OPC_RecordChild1, // #1 = $Rm
/*4193*/          OPC_MoveParent,
/*4194*/          OPC_RecordChild1, // #2 = $Ra
/*4195*/          OPC_CheckType, MVT::i32,
/*4197*/          OPC_Scope, 24, /*->4223*/ // 2 children in Scope
/*4199*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4201*/            OPC_EmitInteger, MVT::i32, 14, 
/*4204*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4207*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4210*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4223*/          /*Scope*/ 24, /*->4248*/
/*4224*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4226*/            OPC_EmitInteger, MVT::i32, 14, 
/*4229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4232*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4248*/          0, /*End of Scope*/
/*4249*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->4278
/*4252*/          OPC_RecordChild0, // #0 = $Rn
/*4253*/          OPC_RecordChild1, // #1 = $Rm
/*4254*/          OPC_MoveParent,
/*4255*/          OPC_RecordChild1, // #2 = $Ra
/*4256*/          OPC_CheckType, MVT::i32,
/*4258*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4260*/          OPC_EmitInteger, MVT::i32, 14, 
/*4263*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4266*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4278*/        0, // EndSwitchOpcode
/*4279*/      /*Scope*/ 67, /*->4347*/
/*4280*/        OPC_RecordChild0, // #0 = $Rn
/*4281*/        OPC_MoveChild, 1,
/*4283*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4286*/        OPC_RecordChild0, // #1 = $Rm
/*4287*/        OPC_MoveChild, 1,
/*4289*/        OPC_Scope, 27, /*->4318*/ // 2 children in Scope
/*4291*/          OPC_CheckValueType, MVT::i8,
/*4293*/          OPC_MoveParent,
/*4294*/          OPC_MoveParent,
/*4295*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4297*/          OPC_EmitInteger, MVT::i32, 0, 
/*4300*/          OPC_EmitInteger, MVT::i32, 14, 
/*4303*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4306*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4318*/        /*Scope*/ 27, /*->4346*/
/*4319*/          OPC_CheckValueType, MVT::i16,
/*4321*/          OPC_MoveParent,
/*4322*/          OPC_MoveParent,
/*4323*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4325*/          OPC_EmitInteger, MVT::i32, 0, 
/*4328*/          OPC_EmitInteger, MVT::i32, 14, 
/*4331*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4334*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4346*/        0, /*End of Scope*/
/*4347*/      /*Scope*/ 62, /*->4410*/
/*4348*/        OPC_MoveChild, 0,
/*4350*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->4380
/*4354*/          OPC_RecordChild0, // #0 = $Rn
/*4355*/          OPC_RecordChild1, // #1 = $Rm
/*4356*/          OPC_MoveParent,
/*4357*/          OPC_RecordChild1, // #2 = $Ra
/*4358*/          OPC_CheckType, MVT::i32,
/*4360*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4362*/          OPC_EmitInteger, MVT::i32, 14, 
/*4365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4380*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->4409
/*4383*/          OPC_RecordChild0, // #0 = $Rm
/*4384*/          OPC_RecordChild1, // #1 = $Rn
/*4385*/          OPC_MoveParent,
/*4386*/          OPC_RecordChild1, // #2 = $Ra
/*4387*/          OPC_CheckType, MVT::i32,
/*4389*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4391*/          OPC_EmitInteger, MVT::i32, 14, 
/*4394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4409*/        0, // EndSwitchOpcode
/*4410*/      /*Scope*/ 74|128,1/*202*/, /*->4614*/
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_MoveChild, 1,
/*4415*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4480
/*4419*/          OPC_RecordChild0, // #1 = $Rm
/*4420*/          OPC_MoveChild, 1,
/*4422*/          OPC_Scope, 27, /*->4451*/ // 2 children in Scope
/*4424*/            OPC_CheckValueType, MVT::i8,
/*4426*/            OPC_MoveParent,
/*4427*/            OPC_MoveParent,
/*4428*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4430*/            OPC_EmitInteger, MVT::i32, 0, 
/*4433*/            OPC_EmitInteger, MVT::i32, 14, 
/*4436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4451*/          /*Scope*/ 27, /*->4479*/
/*4452*/            OPC_CheckValueType, MVT::i16,
/*4454*/            OPC_MoveParent,
/*4455*/            OPC_MoveParent,
/*4456*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4458*/            OPC_EmitInteger, MVT::i32, 0, 
/*4461*/            OPC_EmitInteger, MVT::i32, 14, 
/*4464*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4479*/          0, /*End of Scope*/
/*4480*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->4561
/*4483*/          OPC_RecordChild0, // #1 = $Rn
/*4484*/          OPC_RecordChild1, // #2 = $Rm
/*4485*/          OPC_MoveParent,
/*4486*/          OPC_CheckType, MVT::i32,
/*4488*/          OPC_Scope, 24, /*->4514*/ // 3 children in Scope
/*4490*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4492*/            OPC_EmitInteger, MVT::i32, 14, 
/*4495*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4498*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4501*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4514*/          /*Scope*/ 24, /*->4539*/
/*4515*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4517*/            OPC_EmitInteger, MVT::i32, 14, 
/*4520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4539*/          /*Scope*/ 20, /*->4560*/
/*4540*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4542*/            OPC_EmitInteger, MVT::i32, 14, 
/*4545*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4548*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4560*/          0, /*End of Scope*/
/*4561*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->4613
/*4564*/          OPC_RecordChild0, // #1 = $Rn
/*4565*/          OPC_RecordChild1, // #2 = $Rm
/*4566*/          OPC_MoveParent,
/*4567*/          OPC_CheckType, MVT::i32,
/*4569*/          OPC_Scope, 20, /*->4591*/ // 2 children in Scope
/*4571*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4573*/            OPC_EmitInteger, MVT::i32, 14, 
/*4576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4579*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4591*/          /*Scope*/ 20, /*->4612*/
/*4592*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4594*/            OPC_EmitInteger, MVT::i32, 14, 
/*4597*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4600*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4612*/          0, /*End of Scope*/
/*4613*/        0, // EndSwitchOpcode
/*4614*/      /*Scope*/ 122, /*->4737*/
/*4615*/        OPC_MoveChild, 0,
/*4617*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4620*/        OPC_RecordChild0, // #0 = $Rm
/*4621*/        OPC_MoveChild, 1,
/*4623*/        OPC_Scope, 55, /*->4680*/ // 2 children in Scope
/*4625*/          OPC_CheckValueType, MVT::i8,
/*4627*/          OPC_MoveParent,
/*4628*/          OPC_MoveParent,
/*4629*/          OPC_RecordChild1, // #1 = $Rn
/*4630*/          OPC_Scope, 23, /*->4655*/ // 2 children in Scope
/*4632*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4634*/            OPC_EmitInteger, MVT::i32, 0, 
/*4637*/            OPC_EmitInteger, MVT::i32, 14, 
/*4640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4655*/          /*Scope*/ 23, /*->4679*/
/*4656*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4658*/            OPC_EmitInteger, MVT::i32, 0, 
/*4661*/            OPC_EmitInteger, MVT::i32, 14, 
/*4664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4679*/          0, /*End of Scope*/
/*4680*/        /*Scope*/ 55, /*->4736*/
/*4681*/          OPC_CheckValueType, MVT::i16,
/*4683*/          OPC_MoveParent,
/*4684*/          OPC_MoveParent,
/*4685*/          OPC_RecordChild1, // #1 = $Rn
/*4686*/          OPC_Scope, 23, /*->4711*/ // 2 children in Scope
/*4688*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4690*/            OPC_EmitInteger, MVT::i32, 0, 
/*4693*/            OPC_EmitInteger, MVT::i32, 14, 
/*4696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4711*/          /*Scope*/ 23, /*->4735*/
/*4712*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4714*/            OPC_EmitInteger, MVT::i32, 0, 
/*4717*/            OPC_EmitInteger, MVT::i32, 14, 
/*4720*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4723*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4735*/          0, /*End of Scope*/
/*4736*/        0, /*End of Scope*/
/*4737*/      /*Scope*/ 55|128,2/*311*/, /*->5050*/
/*4739*/        OPC_RecordChild0, // #0 = $Rn
/*4740*/        OPC_Scope, 93, /*->4835*/ // 2 children in Scope
/*4742*/          OPC_RecordChild1, // #1 = $Rm
/*4743*/          OPC_CheckType, MVT::i32,
/*4745*/          OPC_Scope, 23, /*->4770*/ // 3 children in Scope
/*4747*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4749*/            OPC_EmitInteger, MVT::i32, 14, 
/*4752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4755*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4758*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4770*/          /*Scope*/ 23, /*->4794*/
/*4771*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4773*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4776*/            OPC_EmitInteger, MVT::i32, 14, 
/*4779*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4782*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*4794*/          /*Scope*/ 39, /*->4834*/
/*4795*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4797*/            OPC_EmitInteger, MVT::i32, 14, 
/*4800*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4806*/            OPC_Scope, 12, /*->4820*/ // 2 children in Scope
/*4808*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*4820*/            /*Scope*/ 12, /*->4833*/
/*4821*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*4833*/            0, /*End of Scope*/
/*4834*/          0, /*End of Scope*/
/*4835*/        /*Scope*/ 84|128,1/*212*/, /*->5049*/
/*4837*/          OPC_MoveChild, 1,
/*4839*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4842*/          OPC_MoveChild, 0,
/*4844*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4847*/          OPC_Scope, 99, /*->4948*/ // 2 children in Scope
/*4849*/            OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*4852*/            OPC_RecordChild1, // #1 = $Vn
/*4853*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4885
/*4856*/              OPC_CheckChild1Type, MVT::v8i8,
/*4858*/              OPC_RecordChild2, // #2 = $Vm
/*4859*/              OPC_CheckChild2Type, MVT::v8i8,
/*4861*/              OPC_MoveParent,
/*4862*/              OPC_MoveParent,
/*4863*/              OPC_CheckType, MVT::v8i16,
/*4865*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4867*/              OPC_EmitInteger, MVT::i32, 14, 
/*4870*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4873*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4885*/            /*SwitchType*/ 29, MVT::v4i16,// ->4916
/*4887*/              OPC_CheckChild1Type, MVT::v4i16,
/*4889*/              OPC_RecordChild2, // #2 = $Vm
/*4890*/              OPC_CheckChild2Type, MVT::v4i16,
/*4892*/              OPC_MoveParent,
/*4893*/              OPC_MoveParent,
/*4894*/              OPC_CheckType, MVT::v4i32,
/*4896*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4898*/              OPC_EmitInteger, MVT::i32, 14, 
/*4901*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4904*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4916*/            /*SwitchType*/ 29, MVT::v2i32,// ->4947
/*4918*/              OPC_CheckChild1Type, MVT::v2i32,
/*4920*/              OPC_RecordChild2, // #2 = $Vm
/*4921*/              OPC_CheckChild2Type, MVT::v2i32,
/*4923*/              OPC_MoveParent,
/*4924*/              OPC_MoveParent,
/*4925*/              OPC_CheckType, MVT::v2i64,
/*4927*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4929*/              OPC_EmitInteger, MVT::i32, 14, 
/*4932*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4935*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4947*/            0, // EndSwitchType
/*4948*/          /*Scope*/ 99, /*->5048*/
/*4949*/            OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*4952*/            OPC_RecordChild1, // #1 = $Vn
/*4953*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4985
/*4956*/              OPC_CheckChild1Type, MVT::v8i8,
/*4958*/              OPC_RecordChild2, // #2 = $Vm
/*4959*/              OPC_CheckChild2Type, MVT::v8i8,
/*4961*/              OPC_MoveParent,
/*4962*/              OPC_MoveParent,
/*4963*/              OPC_CheckType, MVT::v8i16,
/*4965*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4967*/              OPC_EmitInteger, MVT::i32, 14, 
/*4970*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4973*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4985*/            /*SwitchType*/ 29, MVT::v4i16,// ->5016
/*4987*/              OPC_CheckChild1Type, MVT::v4i16,
/*4989*/              OPC_RecordChild2, // #2 = $Vm
/*4990*/              OPC_CheckChild2Type, MVT::v4i16,
/*4992*/              OPC_MoveParent,
/*4993*/              OPC_MoveParent,
/*4994*/              OPC_CheckType, MVT::v4i32,
/*4996*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4998*/              OPC_EmitInteger, MVT::i32, 14, 
/*5001*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5004*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5016*/            /*SwitchType*/ 29, MVT::v2i32,// ->5047
/*5018*/              OPC_CheckChild1Type, MVT::v2i32,
/*5020*/              OPC_RecordChild2, // #2 = $Vm
/*5021*/              OPC_CheckChild2Type, MVT::v2i32,
/*5023*/              OPC_MoveParent,
/*5024*/              OPC_MoveParent,
/*5025*/              OPC_CheckType, MVT::v2i64,
/*5027*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5029*/              OPC_EmitInteger, MVT::i32, 14, 
/*5032*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5035*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5047*/            0, // EndSwitchType
/*5048*/          0, /*End of Scope*/
/*5049*/        0, /*End of Scope*/
/*5050*/      /*Scope*/ 90|128,1/*218*/, /*->5270*/
/*5052*/        OPC_MoveChild, 0,
/*5054*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5057*/        OPC_MoveChild, 0,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5062*/        OPC_Scope, 102, /*->5166*/ // 2 children in Scope
/*5064*/          OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*5067*/          OPC_RecordChild1, // #0 = $Vn
/*5068*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->5101
/*5071*/            OPC_CheckChild1Type, MVT::v8i8,
/*5073*/            OPC_RecordChild2, // #1 = $Vm
/*5074*/            OPC_CheckChild2Type, MVT::v8i8,
/*5076*/            OPC_MoveParent,
/*5077*/            OPC_MoveParent,
/*5078*/            OPC_RecordChild1, // #2 = $src1
/*5079*/            OPC_CheckType, MVT::v8i16,
/*5081*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5083*/            OPC_EmitInteger, MVT::i32, 14, 
/*5086*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5089*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5101*/          /*SwitchType*/ 30, MVT::v4i16,// ->5133
/*5103*/            OPC_CheckChild1Type, MVT::v4i16,
/*5105*/            OPC_RecordChild2, // #1 = $Vm
/*5106*/            OPC_CheckChild2Type, MVT::v4i16,
/*5108*/            OPC_MoveParent,
/*5109*/            OPC_MoveParent,
/*5110*/            OPC_RecordChild1, // #2 = $src1
/*5111*/            OPC_CheckType, MVT::v4i32,
/*5113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5115*/            OPC_EmitInteger, MVT::i32, 14, 
/*5118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5133*/          /*SwitchType*/ 30, MVT::v2i32,// ->5165
/*5135*/            OPC_CheckChild1Type, MVT::v2i32,
/*5137*/            OPC_RecordChild2, // #1 = $Vm
/*5138*/            OPC_CheckChild2Type, MVT::v2i32,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #2 = $src1
/*5143*/            OPC_CheckType, MVT::v2i64,
/*5145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5147*/            OPC_EmitInteger, MVT::i32, 14, 
/*5150*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5153*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5165*/          0, // EndSwitchType
/*5166*/        /*Scope*/ 102, /*->5269*/
/*5167*/          OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*5170*/          OPC_RecordChild1, // #0 = $Vn
/*5171*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->5204
/*5174*/            OPC_CheckChild1Type, MVT::v8i8,
/*5176*/            OPC_RecordChild2, // #1 = $Vm
/*5177*/            OPC_CheckChild2Type, MVT::v8i8,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_RecordChild1, // #2 = $src1
/*5182*/            OPC_CheckType, MVT::v8i16,
/*5184*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5186*/            OPC_EmitInteger, MVT::i32, 14, 
/*5189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5204*/          /*SwitchType*/ 30, MVT::v4i16,// ->5236
/*5206*/            OPC_CheckChild1Type, MVT::v4i16,
/*5208*/            OPC_RecordChild2, // #1 = $Vm
/*5209*/            OPC_CheckChild2Type, MVT::v4i16,
/*5211*/            OPC_MoveParent,
/*5212*/            OPC_MoveParent,
/*5213*/            OPC_RecordChild1, // #2 = $src1
/*5214*/            OPC_CheckType, MVT::v4i32,
/*5216*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5218*/            OPC_EmitInteger, MVT::i32, 14, 
/*5221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5224*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5236*/          /*SwitchType*/ 30, MVT::v2i32,// ->5268
/*5238*/            OPC_CheckChild1Type, MVT::v2i32,
/*5240*/            OPC_RecordChild2, // #1 = $Vm
/*5241*/            OPC_CheckChild2Type, MVT::v2i32,
/*5243*/            OPC_MoveParent,
/*5244*/            OPC_MoveParent,
/*5245*/            OPC_RecordChild1, // #2 = $src1
/*5246*/            OPC_CheckType, MVT::v2i64,
/*5248*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5250*/            OPC_EmitInteger, MVT::i32, 14, 
/*5253*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5256*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5268*/          0, // EndSwitchType
/*5269*/        0, /*End of Scope*/
/*5270*/      /*Scope*/ 2|128,3/*386*/, /*->5658*/
/*5272*/        OPC_RecordChild0, // #0 = $src1
/*5273*/        OPC_MoveChild, 1,
/*5275*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->5465
/*5280*/          OPC_Scope, 9|128,1/*137*/, /*->5420*/ // 2 children in Scope
/*5283*/            OPC_RecordChild0, // #1 = $Vn
/*5284*/            OPC_MoveChild, 1,
/*5286*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5289*/            OPC_RecordChild0, // #2 = $Vm
/*5290*/            OPC_Scope, 63, /*->5355*/ // 2 children in Scope
/*5292*/              OPC_CheckChild0Type, MVT::v4i16,
/*5294*/              OPC_RecordChild1, // #3 = $lane
/*5295*/              OPC_MoveChild, 1,
/*5297*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/              OPC_MoveParent,
/*5301*/              OPC_MoveParent,
/*5302*/              OPC_MoveParent,
/*5303*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->5329
/*5306*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5308*/                OPC_EmitConvertToTarget, 3,
/*5310*/                OPC_EmitInteger, MVT::i32, 14, 
/*5313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5316*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5329*/              /*SwitchType*/ 23, MVT::v8i16,// ->5354
/*5331*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5333*/                OPC_EmitConvertToTarget, 3,
/*5335*/                OPC_EmitInteger, MVT::i32, 14, 
/*5338*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5341*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5354*/              0, // EndSwitchType
/*5355*/            /*Scope*/ 63, /*->5419*/
/*5356*/              OPC_CheckChild0Type, MVT::v2i32,
/*5358*/              OPC_RecordChild1, // #3 = $lane
/*5359*/              OPC_MoveChild, 1,
/*5361*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5364*/              OPC_MoveParent,
/*5365*/              OPC_MoveParent,
/*5366*/              OPC_MoveParent,
/*5367*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5393
/*5370*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5372*/                OPC_EmitConvertToTarget, 3,
/*5374*/                OPC_EmitInteger, MVT::i32, 14, 
/*5377*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5380*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5393*/              /*SwitchType*/ 23, MVT::v4i32,// ->5418
/*5395*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5397*/                OPC_EmitConvertToTarget, 3,
/*5399*/                OPC_EmitInteger, MVT::i32, 14, 
/*5402*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5405*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5418*/              0, // EndSwitchType
/*5419*/            0, /*End of Scope*/
/*5420*/          /*Scope*/ 43, /*->5464*/
/*5421*/            OPC_MoveChild, 0,
/*5423*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5426*/            OPC_RecordChild0, // #1 = $Vm
/*5427*/            OPC_CheckChild0Type, MVT::v4i16,
/*5429*/            OPC_RecordChild1, // #2 = $lane
/*5430*/            OPC_MoveChild, 1,
/*5432*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5435*/            OPC_MoveParent,
/*5436*/            OPC_MoveParent,
/*5437*/            OPC_RecordChild1, // #3 = $Vn
/*5438*/            OPC_MoveParent,
/*5439*/            OPC_CheckType, MVT::v4i16,
/*5441*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5443*/            OPC_EmitConvertToTarget, 2,
/*5445*/            OPC_EmitInteger, MVT::i32, 14, 
/*5448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5451*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5464*/          0, /*End of Scope*/
/*5465*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->5561
/*5468*/          OPC_RecordChild0, // #1 = $Vn
/*5469*/          OPC_Scope, 44, /*->5515*/ // 2 children in Scope
/*5471*/            OPC_CheckChild0Type, MVT::v4i16,
/*5473*/            OPC_MoveChild, 1,
/*5475*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5478*/            OPC_RecordChild0, // #2 = $Vm
/*5479*/            OPC_CheckChild0Type, MVT::v4i16,
/*5481*/            OPC_RecordChild1, // #3 = $lane
/*5482*/            OPC_MoveChild, 1,
/*5484*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5487*/            OPC_MoveParent,
/*5488*/            OPC_MoveParent,
/*5489*/            OPC_MoveParent,
/*5490*/            OPC_CheckType, MVT::v4i32,
/*5492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5494*/            OPC_EmitConvertToTarget, 3,
/*5496*/            OPC_EmitInteger, MVT::i32, 14, 
/*5499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5515*/          /*Scope*/ 44, /*->5560*/
/*5516*/            OPC_CheckChild0Type, MVT::v2i32,
/*5518*/            OPC_MoveChild, 1,
/*5520*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5523*/            OPC_RecordChild0, // #2 = $Vm
/*5524*/            OPC_CheckChild0Type, MVT::v2i32,
/*5526*/            OPC_RecordChild1, // #3 = $lane
/*5527*/            OPC_MoveChild, 1,
/*5529*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5532*/            OPC_MoveParent,
/*5533*/            OPC_MoveParent,
/*5534*/            OPC_MoveParent,
/*5535*/            OPC_CheckType, MVT::v2i64,
/*5537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5539*/            OPC_EmitConvertToTarget, 3,
/*5541*/            OPC_EmitInteger, MVT::i32, 14, 
/*5544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5560*/          0, /*End of Scope*/
/*5561*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->5657
/*5564*/          OPC_RecordChild0, // #1 = $Vn
/*5565*/          OPC_Scope, 44, /*->5611*/ // 2 children in Scope
/*5567*/            OPC_CheckChild0Type, MVT::v4i16,
/*5569*/            OPC_MoveChild, 1,
/*5571*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5574*/            OPC_RecordChild0, // #2 = $Vm
/*5575*/            OPC_CheckChild0Type, MVT::v4i16,
/*5577*/            OPC_RecordChild1, // #3 = $lane
/*5578*/            OPC_MoveChild, 1,
/*5580*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::v4i32,
/*5588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5590*/            OPC_EmitConvertToTarget, 3,
/*5592*/            OPC_EmitInteger, MVT::i32, 14, 
/*5595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5611*/          /*Scope*/ 44, /*->5656*/
/*5612*/            OPC_CheckChild0Type, MVT::v2i32,
/*5614*/            OPC_MoveChild, 1,
/*5616*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5619*/            OPC_RecordChild0, // #2 = $Vm
/*5620*/            OPC_CheckChild0Type, MVT::v2i32,
/*5622*/            OPC_RecordChild1, // #3 = $lane
/*5623*/            OPC_MoveChild, 1,
/*5625*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_CheckType, MVT::v2i64,
/*5633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5635*/            OPC_EmitConvertToTarget, 3,
/*5637*/            OPC_EmitInteger, MVT::i32, 14, 
/*5640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5656*/          0, /*End of Scope*/
/*5657*/        0, // EndSwitchOpcode
/*5658*/      /*Scope*/ 97, /*->5756*/
/*5659*/        OPC_MoveChild, 0,
/*5661*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5664*/        OPC_Scope, 44, /*->5710*/ // 2 children in Scope
/*5666*/          OPC_RecordChild0, // #0 = $Vn
/*5667*/          OPC_MoveChild, 1,
/*5669*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5672*/          OPC_RecordChild0, // #1 = $Vm
/*5673*/          OPC_CheckChild0Type, MVT::v4i16,
/*5675*/          OPC_RecordChild1, // #2 = $lane
/*5676*/          OPC_MoveChild, 1,
/*5678*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_MoveParent,
/*5684*/          OPC_RecordChild1, // #3 = $src1
/*5685*/          OPC_CheckType, MVT::v4i16,
/*5687*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5689*/          OPC_EmitConvertToTarget, 2,
/*5691*/          OPC_EmitInteger, MVT::i32, 14, 
/*5694*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5697*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5710*/        /*Scope*/ 44, /*->5755*/
/*5711*/          OPC_MoveChild, 0,
/*5713*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5716*/          OPC_RecordChild0, // #0 = $Vm
/*5717*/          OPC_CheckChild0Type, MVT::v4i16,
/*5719*/          OPC_RecordChild1, // #1 = $lane
/*5720*/          OPC_MoveChild, 1,
/*5722*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5725*/          OPC_MoveParent,
/*5726*/          OPC_MoveParent,
/*5727*/          OPC_RecordChild1, // #2 = $Vn
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_RecordChild1, // #3 = $src1
/*5730*/          OPC_CheckType, MVT::v4i16,
/*5732*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5734*/          OPC_EmitConvertToTarget, 1,
/*5736*/          OPC_EmitInteger, MVT::i32, 14, 
/*5739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5755*/        0, /*End of Scope*/
/*5756*/      /*Scope*/ 49, /*->5806*/
/*5757*/        OPC_RecordChild0, // #0 = $src1
/*5758*/        OPC_MoveChild, 1,
/*5760*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5763*/        OPC_MoveChild, 0,
/*5765*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5768*/        OPC_RecordChild0, // #1 = $Vm
/*5769*/        OPC_CheckChild0Type, MVT::v2i32,
/*5771*/        OPC_RecordChild1, // #2 = $lane
/*5772*/        OPC_MoveChild, 1,
/*5774*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5777*/        OPC_MoveParent,
/*5778*/        OPC_MoveParent,
/*5779*/        OPC_RecordChild1, // #3 = $Vn
/*5780*/        OPC_MoveParent,
/*5781*/        OPC_CheckType, MVT::v2i32,
/*5783*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5785*/        OPC_EmitConvertToTarget, 2,
/*5787*/        OPC_EmitInteger, MVT::i32, 14, 
/*5790*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5806*/      /*Scope*/ 97, /*->5904*/
/*5807*/        OPC_MoveChild, 0,
/*5809*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5812*/        OPC_Scope, 44, /*->5858*/ // 2 children in Scope
/*5814*/          OPC_RecordChild0, // #0 = $Vn
/*5815*/          OPC_MoveChild, 1,
/*5817*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5820*/          OPC_RecordChild0, // #1 = $Vm
/*5821*/          OPC_CheckChild0Type, MVT::v2i32,
/*5823*/          OPC_RecordChild1, // #2 = $lane
/*5824*/          OPC_MoveChild, 1,
/*5826*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5829*/          OPC_MoveParent,
/*5830*/          OPC_MoveParent,
/*5831*/          OPC_MoveParent,
/*5832*/          OPC_RecordChild1, // #3 = $src1
/*5833*/          OPC_CheckType, MVT::v2i32,
/*5835*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5837*/          OPC_EmitConvertToTarget, 2,
/*5839*/          OPC_EmitInteger, MVT::i32, 14, 
/*5842*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5845*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5858*/        /*Scope*/ 44, /*->5903*/
/*5859*/          OPC_MoveChild, 0,
/*5861*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5864*/          OPC_RecordChild0, // #0 = $Vm
/*5865*/          OPC_CheckChild0Type, MVT::v2i32,
/*5867*/          OPC_RecordChild1, // #1 = $lane
/*5868*/          OPC_MoveChild, 1,
/*5870*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5873*/          OPC_MoveParent,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_RecordChild1, // #2 = $Vn
/*5876*/          OPC_MoveParent,
/*5877*/          OPC_RecordChild1, // #3 = $src1
/*5878*/          OPC_CheckType, MVT::v2i32,
/*5880*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5882*/          OPC_EmitConvertToTarget, 1,
/*5884*/          OPC_EmitInteger, MVT::i32, 14, 
/*5887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5890*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5903*/        0, /*End of Scope*/
/*5904*/      /*Scope*/ 49, /*->5954*/
/*5905*/        OPC_RecordChild0, // #0 = $src1
/*5906*/        OPC_MoveChild, 1,
/*5908*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5911*/        OPC_MoveChild, 0,
/*5913*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5916*/        OPC_RecordChild0, // #1 = $Vm
/*5917*/        OPC_CheckChild0Type, MVT::v4i16,
/*5919*/        OPC_RecordChild1, // #2 = $lane
/*5920*/        OPC_MoveChild, 1,
/*5922*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5925*/        OPC_MoveParent,
/*5926*/        OPC_MoveParent,
/*5927*/        OPC_RecordChild1, // #3 = $Vn
/*5928*/        OPC_MoveParent,
/*5929*/        OPC_CheckType, MVT::v8i16,
/*5931*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5933*/        OPC_EmitConvertToTarget, 2,
/*5935*/        OPC_EmitInteger, MVT::i32, 14, 
/*5938*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5941*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5954*/      /*Scope*/ 97, /*->6052*/
/*5955*/        OPC_MoveChild, 0,
/*5957*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5960*/        OPC_Scope, 44, /*->6006*/ // 2 children in Scope
/*5962*/          OPC_RecordChild0, // #0 = $Vn
/*5963*/          OPC_MoveChild, 1,
/*5965*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5968*/          OPC_RecordChild0, // #1 = $Vm
/*5969*/          OPC_CheckChild0Type, MVT::v4i16,
/*5971*/          OPC_RecordChild1, // #2 = $lane
/*5972*/          OPC_MoveChild, 1,
/*5974*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5977*/          OPC_MoveParent,
/*5978*/          OPC_MoveParent,
/*5979*/          OPC_MoveParent,
/*5980*/          OPC_RecordChild1, // #3 = $src1
/*5981*/          OPC_CheckType, MVT::v8i16,
/*5983*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5985*/          OPC_EmitConvertToTarget, 2,
/*5987*/          OPC_EmitInteger, MVT::i32, 14, 
/*5990*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5993*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6006*/        /*Scope*/ 44, /*->6051*/
/*6007*/          OPC_MoveChild, 0,
/*6009*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6012*/          OPC_RecordChild0, // #0 = $Vm
/*6013*/          OPC_CheckChild0Type, MVT::v4i16,
/*6015*/          OPC_RecordChild1, // #1 = $lane
/*6016*/          OPC_MoveChild, 1,
/*6018*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6021*/          OPC_MoveParent,
/*6022*/          OPC_MoveParent,
/*6023*/          OPC_RecordChild1, // #2 = $Vn
/*6024*/          OPC_MoveParent,
/*6025*/          OPC_RecordChild1, // #3 = $src1
/*6026*/          OPC_CheckType, MVT::v8i16,
/*6028*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6030*/          OPC_EmitConvertToTarget, 1,
/*6032*/          OPC_EmitInteger, MVT::i32, 14, 
/*6035*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6038*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6051*/        0, /*End of Scope*/
/*6052*/      /*Scope*/ 49, /*->6102*/
/*6053*/        OPC_RecordChild0, // #0 = $src1
/*6054*/        OPC_MoveChild, 1,
/*6056*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6059*/        OPC_MoveChild, 0,
/*6061*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6064*/        OPC_RecordChild0, // #1 = $Vm
/*6065*/        OPC_CheckChild0Type, MVT::v2i32,
/*6067*/        OPC_RecordChild1, // #2 = $lane
/*6068*/        OPC_MoveChild, 1,
/*6070*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6073*/        OPC_MoveParent,
/*6074*/        OPC_MoveParent,
/*6075*/        OPC_RecordChild1, // #3 = $Vn
/*6076*/        OPC_MoveParent,
/*6077*/        OPC_CheckType, MVT::v4i32,
/*6079*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/        OPC_EmitConvertToTarget, 2,
/*6083*/        OPC_EmitInteger, MVT::i32, 14, 
/*6086*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6089*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6102*/      /*Scope*/ 39|128,2/*295*/, /*->6399*/
/*6104*/        OPC_MoveChild, 0,
/*6106*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->6202
/*6110*/          OPC_Scope, 44, /*->6156*/ // 2 children in Scope
/*6112*/            OPC_RecordChild0, // #0 = $Vn
/*6113*/            OPC_MoveChild, 1,
/*6115*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6118*/            OPC_RecordChild0, // #1 = $Vm
/*6119*/            OPC_CheckChild0Type, MVT::v2i32,
/*6121*/            OPC_RecordChild1, // #2 = $lane
/*6122*/            OPC_MoveChild, 1,
/*6124*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6127*/            OPC_MoveParent,
/*6128*/            OPC_MoveParent,
/*6129*/            OPC_MoveParent,
/*6130*/            OPC_RecordChild1, // #3 = $src1
/*6131*/            OPC_CheckType, MVT::v4i32,
/*6133*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6135*/            OPC_EmitConvertToTarget, 2,
/*6137*/            OPC_EmitInteger, MVT::i32, 14, 
/*6140*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6143*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6156*/          /*Scope*/ 44, /*->6201*/
/*6157*/            OPC_MoveChild, 0,
/*6159*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6162*/            OPC_RecordChild0, // #0 = $Vm
/*6163*/            OPC_CheckChild0Type, MVT::v2i32,
/*6165*/            OPC_RecordChild1, // #1 = $lane
/*6166*/            OPC_MoveChild, 1,
/*6168*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_RecordChild1, // #2 = $Vn
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_RecordChild1, // #3 = $src1
/*6176*/            OPC_CheckType, MVT::v4i32,
/*6178*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6180*/            OPC_EmitConvertToTarget, 1,
/*6182*/            OPC_EmitInteger, MVT::i32, 14, 
/*6185*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6188*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6201*/          0, /*End of Scope*/
/*6202*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->6300
/*6205*/          OPC_RecordChild0, // #0 = $Vn
/*6206*/          OPC_Scope, 45, /*->6253*/ // 2 children in Scope
/*6208*/            OPC_CheckChild0Type, MVT::v4i16,
/*6210*/            OPC_MoveChild, 1,
/*6212*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6215*/            OPC_RecordChild0, // #1 = $Vm
/*6216*/            OPC_CheckChild0Type, MVT::v4i16,
/*6218*/            OPC_RecordChild1, // #2 = $lane
/*6219*/            OPC_MoveChild, 1,
/*6221*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6224*/            OPC_MoveParent,
/*6225*/            OPC_MoveParent,
/*6226*/            OPC_MoveParent,
/*6227*/            OPC_RecordChild1, // #3 = $src1
/*6228*/            OPC_CheckType, MVT::v4i32,
/*6230*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6232*/            OPC_EmitConvertToTarget, 2,
/*6234*/            OPC_EmitInteger, MVT::i32, 14, 
/*6237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6253*/          /*Scope*/ 45, /*->6299*/
/*6254*/            OPC_CheckChild0Type, MVT::v2i32,
/*6256*/            OPC_MoveChild, 1,
/*6258*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6261*/            OPC_RecordChild0, // #1 = $Vm
/*6262*/            OPC_CheckChild0Type, MVT::v2i32,
/*6264*/            OPC_RecordChild1, // #2 = $lane
/*6265*/            OPC_MoveChild, 1,
/*6267*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6270*/            OPC_MoveParent,
/*6271*/            OPC_MoveParent,
/*6272*/            OPC_MoveParent,
/*6273*/            OPC_RecordChild1, // #3 = $src1
/*6274*/            OPC_CheckType, MVT::v2i64,
/*6276*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6278*/            OPC_EmitConvertToTarget, 2,
/*6280*/            OPC_EmitInteger, MVT::i32, 14, 
/*6283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6286*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6299*/          0, /*End of Scope*/
/*6300*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->6398
/*6303*/          OPC_RecordChild0, // #0 = $Vn
/*6304*/          OPC_Scope, 45, /*->6351*/ // 2 children in Scope
/*6306*/            OPC_CheckChild0Type, MVT::v4i16,
/*6308*/            OPC_MoveChild, 1,
/*6310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6313*/            OPC_RecordChild0, // #1 = $Vm
/*6314*/            OPC_CheckChild0Type, MVT::v4i16,
/*6316*/            OPC_RecordChild1, // #2 = $lane
/*6317*/            OPC_MoveChild, 1,
/*6319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6322*/            OPC_MoveParent,
/*6323*/            OPC_MoveParent,
/*6324*/            OPC_MoveParent,
/*6325*/            OPC_RecordChild1, // #3 = $src1
/*6326*/            OPC_CheckType, MVT::v4i32,
/*6328*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6330*/            OPC_EmitConvertToTarget, 2,
/*6332*/            OPC_EmitInteger, MVT::i32, 14, 
/*6335*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6338*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6351*/          /*Scope*/ 45, /*->6397*/
/*6352*/            OPC_CheckChild0Type, MVT::v2i32,
/*6354*/            OPC_MoveChild, 1,
/*6356*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6359*/            OPC_RecordChild0, // #1 = $Vm
/*6360*/            OPC_CheckChild0Type, MVT::v2i32,
/*6362*/            OPC_RecordChild1, // #2 = $lane
/*6363*/            OPC_MoveChild, 1,
/*6365*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6368*/            OPC_MoveParent,
/*6369*/            OPC_MoveParent,
/*6370*/            OPC_MoveParent,
/*6371*/            OPC_RecordChild1, // #3 = $src1
/*6372*/            OPC_CheckType, MVT::v2i64,
/*6374*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6376*/            OPC_EmitConvertToTarget, 2,
/*6378*/            OPC_EmitInteger, MVT::i32, 14, 
/*6381*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6384*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6397*/          0, /*End of Scope*/
/*6398*/        0, // EndSwitchOpcode
/*6399*/      /*Scope*/ 53|128,1/*181*/, /*->6582*/
/*6401*/        OPC_RecordChild0, // #0 = $src1
/*6402*/        OPC_MoveChild, 1,
/*6404*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6407*/        OPC_Scope, 113, /*->6522*/ // 2 children in Scope
/*6409*/          OPC_RecordChild0, // #1 = $src2
/*6410*/          OPC_MoveChild, 1,
/*6412*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6415*/          OPC_RecordChild0, // #2 = $src3
/*6416*/          OPC_Scope, 51, /*->6469*/ // 2 children in Scope
/*6418*/            OPC_CheckChild0Type, MVT::v8i16,
/*6420*/            OPC_RecordChild1, // #3 = $lane
/*6421*/            OPC_MoveChild, 1,
/*6423*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6426*/            OPC_MoveParent,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveParent,
/*6429*/            OPC_CheckType, MVT::v8i16,
/*6431*/            OPC_EmitConvertToTarget, 3,
/*6433*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6436*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6445*/            OPC_EmitConvertToTarget, 3,
/*6447*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6450*/            OPC_EmitInteger, MVT::i32, 14, 
/*6453*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6456*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6469*/          /*Scope*/ 51, /*->6521*/
/*6470*/            OPC_CheckChild0Type, MVT::v4i32,
/*6472*/            OPC_RecordChild1, // #3 = $lane
/*6473*/            OPC_MoveChild, 1,
/*6475*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6478*/            OPC_MoveParent,
/*6479*/            OPC_MoveParent,
/*6480*/            OPC_MoveParent,
/*6481*/            OPC_CheckType, MVT::v4i32,
/*6483*/            OPC_EmitConvertToTarget, 3,
/*6485*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6488*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6497*/            OPC_EmitConvertToTarget, 3,
/*6499*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6502*/            OPC_EmitInteger, MVT::i32, 14, 
/*6505*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6508*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6521*/          0, /*End of Scope*/
/*6522*/        /*Scope*/ 58, /*->6581*/
/*6523*/          OPC_MoveChild, 0,
/*6525*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6528*/          OPC_RecordChild0, // #1 = $src3
/*6529*/          OPC_CheckChild0Type, MVT::v8i16,
/*6531*/          OPC_RecordChild1, // #2 = $lane
/*6532*/          OPC_MoveChild, 1,
/*6534*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6537*/          OPC_MoveParent,
/*6538*/          OPC_MoveParent,
/*6539*/          OPC_RecordChild1, // #3 = $src2
/*6540*/          OPC_MoveParent,
/*6541*/          OPC_CheckType, MVT::v8i16,
/*6543*/          OPC_EmitConvertToTarget, 2,
/*6545*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6548*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6557*/          OPC_EmitConvertToTarget, 2,
/*6559*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6562*/          OPC_EmitInteger, MVT::i32, 14, 
/*6565*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6568*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6581*/        0, /*End of Scope*/
/*6582*/      /*Scope*/ 127, /*->6710*/
/*6583*/        OPC_MoveChild, 0,
/*6585*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6588*/        OPC_Scope, 59, /*->6649*/ // 2 children in Scope
/*6590*/          OPC_RecordChild0, // #0 = $src2
/*6591*/          OPC_MoveChild, 1,
/*6593*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6596*/          OPC_RecordChild0, // #1 = $src3
/*6597*/          OPC_CheckChild0Type, MVT::v8i16,
/*6599*/          OPC_RecordChild1, // #2 = $lane
/*6600*/          OPC_MoveChild, 1,
/*6602*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6605*/          OPC_MoveParent,
/*6606*/          OPC_MoveParent,
/*6607*/          OPC_MoveParent,
/*6608*/          OPC_RecordChild1, // #3 = $src1
/*6609*/          OPC_CheckType, MVT::v8i16,
/*6611*/          OPC_EmitConvertToTarget, 2,
/*6613*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6616*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6625*/          OPC_EmitConvertToTarget, 2,
/*6627*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6630*/          OPC_EmitInteger, MVT::i32, 14, 
/*6633*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6636*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6649*/        /*Scope*/ 59, /*->6709*/
/*6650*/          OPC_MoveChild, 0,
/*6652*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6655*/          OPC_RecordChild0, // #0 = $src3
/*6656*/          OPC_CheckChild0Type, MVT::v8i16,
/*6658*/          OPC_RecordChild1, // #1 = $lane
/*6659*/          OPC_MoveChild, 1,
/*6661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6664*/          OPC_MoveParent,
/*6665*/          OPC_MoveParent,
/*6666*/          OPC_RecordChild1, // #2 = $src2
/*6667*/          OPC_MoveParent,
/*6668*/          OPC_RecordChild1, // #3 = $src1
/*6669*/          OPC_CheckType, MVT::v8i16,
/*6671*/          OPC_EmitConvertToTarget, 1,
/*6673*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6676*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6685*/          OPC_EmitConvertToTarget, 1,
/*6687*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6690*/          OPC_EmitInteger, MVT::i32, 14, 
/*6693*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6696*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6709*/        0, /*End of Scope*/
/*6710*/      /*Scope*/ 64, /*->6775*/
/*6711*/        OPC_RecordChild0, // #0 = $src1
/*6712*/        OPC_MoveChild, 1,
/*6714*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6717*/        OPC_MoveChild, 0,
/*6719*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6722*/        OPC_RecordChild0, // #1 = $src3
/*6723*/        OPC_CheckChild0Type, MVT::v4i32,
/*6725*/        OPC_RecordChild1, // #2 = $lane
/*6726*/        OPC_MoveChild, 1,
/*6728*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6731*/        OPC_MoveParent,
/*6732*/        OPC_MoveParent,
/*6733*/        OPC_RecordChild1, // #3 = $src2
/*6734*/        OPC_MoveParent,
/*6735*/        OPC_CheckType, MVT::v4i32,
/*6737*/        OPC_EmitConvertToTarget, 2,
/*6739*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6742*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6751*/        OPC_EmitConvertToTarget, 2,
/*6753*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6756*/        OPC_EmitInteger, MVT::i32, 14, 
/*6759*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6762*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6775*/      /*Scope*/ 127, /*->6903*/
/*6776*/        OPC_MoveChild, 0,
/*6778*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6781*/        OPC_Scope, 59, /*->6842*/ // 2 children in Scope
/*6783*/          OPC_RecordChild0, // #0 = $src2
/*6784*/          OPC_MoveChild, 1,
/*6786*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6789*/          OPC_RecordChild0, // #1 = $src3
/*6790*/          OPC_CheckChild0Type, MVT::v4i32,
/*6792*/          OPC_RecordChild1, // #2 = $lane
/*6793*/          OPC_MoveChild, 1,
/*6795*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6798*/          OPC_MoveParent,
/*6799*/          OPC_MoveParent,
/*6800*/          OPC_MoveParent,
/*6801*/          OPC_RecordChild1, // #3 = $src1
/*6802*/          OPC_CheckType, MVT::v4i32,
/*6804*/          OPC_EmitConvertToTarget, 2,
/*6806*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6809*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6818*/          OPC_EmitConvertToTarget, 2,
/*6820*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6823*/          OPC_EmitInteger, MVT::i32, 14, 
/*6826*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6829*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6842*/        /*Scope*/ 59, /*->6902*/
/*6843*/          OPC_MoveChild, 0,
/*6845*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6848*/          OPC_RecordChild0, // #0 = $src3
/*6849*/          OPC_CheckChild0Type, MVT::v4i32,
/*6851*/          OPC_RecordChild1, // #1 = $lane
/*6852*/          OPC_MoveChild, 1,
/*6854*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6857*/          OPC_MoveParent,
/*6858*/          OPC_MoveParent,
/*6859*/          OPC_RecordChild1, // #2 = $src2
/*6860*/          OPC_MoveParent,
/*6861*/          OPC_RecordChild1, // #3 = $src1
/*6862*/          OPC_CheckType, MVT::v4i32,
/*6864*/          OPC_EmitConvertToTarget, 1,
/*6866*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6869*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6878*/          OPC_EmitConvertToTarget, 1,
/*6880*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6883*/          OPC_EmitInteger, MVT::i32, 14, 
/*6886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6902*/        0, /*End of Scope*/
/*6903*/      /*Scope*/ 116|128,2/*372*/, /*->7277*/
/*6905*/        OPC_RecordChild0, // #0 = $src1
/*6906*/        OPC_MoveChild, 1,
/*6908*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6911*/        OPC_Scope, 52|128,1/*180*/, /*->7094*/ // 2 children in Scope
/*6914*/          OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*6917*/          OPC_RecordChild1, // #1 = $Vn
/*6918*/          OPC_Scope, 28, /*->6948*/ // 6 children in Scope
/*6920*/            OPC_CheckChild1Type, MVT::v8i8,
/*6922*/            OPC_RecordChild2, // #2 = $Vm
/*6923*/            OPC_CheckChild2Type, MVT::v8i8,
/*6925*/            OPC_MoveParent,
/*6926*/            OPC_CheckType, MVT::v8i8,
/*6928*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6930*/            OPC_EmitInteger, MVT::i32, 14, 
/*6933*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6936*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6948*/          /*Scope*/ 28, /*->6977*/
/*6949*/            OPC_CheckChild1Type, MVT::v4i16,
/*6951*/            OPC_RecordChild2, // #2 = $Vm
/*6952*/            OPC_CheckChild2Type, MVT::v4i16,
/*6954*/            OPC_MoveParent,
/*6955*/            OPC_CheckType, MVT::v4i16,
/*6957*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6959*/            OPC_EmitInteger, MVT::i32, 14, 
/*6962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6965*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6977*/          /*Scope*/ 28, /*->7006*/
/*6978*/            OPC_CheckChild1Type, MVT::v2i32,
/*6980*/            OPC_RecordChild2, // #2 = $Vm
/*6981*/            OPC_CheckChild2Type, MVT::v2i32,
/*6983*/            OPC_MoveParent,
/*6984*/            OPC_CheckType, MVT::v2i32,
/*6986*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6988*/            OPC_EmitInteger, MVT::i32, 14, 
/*6991*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6994*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7006*/          /*Scope*/ 28, /*->7035*/
/*7007*/            OPC_CheckChild1Type, MVT::v16i8,
/*7009*/            OPC_RecordChild2, // #2 = $Vm
/*7010*/            OPC_CheckChild2Type, MVT::v16i8,
/*7012*/            OPC_MoveParent,
/*7013*/            OPC_CheckType, MVT::v16i8,
/*7015*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7017*/            OPC_EmitInteger, MVT::i32, 14, 
/*7020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7023*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7035*/          /*Scope*/ 28, /*->7064*/
/*7036*/            OPC_CheckChild1Type, MVT::v8i16,
/*7038*/            OPC_RecordChild2, // #2 = $Vm
/*7039*/            OPC_CheckChild2Type, MVT::v8i16,
/*7041*/            OPC_MoveParent,
/*7042*/            OPC_CheckType, MVT::v8i16,
/*7044*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7046*/            OPC_EmitInteger, MVT::i32, 14, 
/*7049*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7052*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7064*/          /*Scope*/ 28, /*->7093*/
/*7065*/            OPC_CheckChild1Type, MVT::v4i32,
/*7067*/            OPC_RecordChild2, // #2 = $Vm
/*7068*/            OPC_CheckChild2Type, MVT::v4i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_CheckType, MVT::v4i32,
/*7073*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7075*/            OPC_EmitInteger, MVT::i32, 14, 
/*7078*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7081*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7093*/          0, /*End of Scope*/
/*7094*/        /*Scope*/ 52|128,1/*180*/, /*->7276*/
/*7096*/          OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*7099*/          OPC_RecordChild1, // #1 = $Vn
/*7100*/          OPC_Scope, 28, /*->7130*/ // 6 children in Scope
/*7102*/            OPC_CheckChild1Type, MVT::v8i8,
/*7104*/            OPC_RecordChild2, // #2 = $Vm
/*7105*/            OPC_CheckChild2Type, MVT::v8i8,
/*7107*/            OPC_MoveParent,
/*7108*/            OPC_CheckType, MVT::v8i8,
/*7110*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7112*/            OPC_EmitInteger, MVT::i32, 14, 
/*7115*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7118*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7130*/          /*Scope*/ 28, /*->7159*/
/*7131*/            OPC_CheckChild1Type, MVT::v4i16,
/*7133*/            OPC_RecordChild2, // #2 = $Vm
/*7134*/            OPC_CheckChild2Type, MVT::v4i16,
/*7136*/            OPC_MoveParent,
/*7137*/            OPC_CheckType, MVT::v4i16,
/*7139*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7141*/            OPC_EmitInteger, MVT::i32, 14, 
/*7144*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7147*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7159*/          /*Scope*/ 28, /*->7188*/
/*7160*/            OPC_CheckChild1Type, MVT::v2i32,
/*7162*/            OPC_RecordChild2, // #2 = $Vm
/*7163*/            OPC_CheckChild2Type, MVT::v2i32,
/*7165*/            OPC_MoveParent,
/*7166*/            OPC_CheckType, MVT::v2i32,
/*7168*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7170*/            OPC_EmitInteger, MVT::i32, 14, 
/*7173*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7176*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7188*/          /*Scope*/ 28, /*->7217*/
/*7189*/            OPC_CheckChild1Type, MVT::v16i8,
/*7191*/            OPC_RecordChild2, // #2 = $Vm
/*7192*/            OPC_CheckChild2Type, MVT::v16i8,
/*7194*/            OPC_MoveParent,
/*7195*/            OPC_CheckType, MVT::v16i8,
/*7197*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7199*/            OPC_EmitInteger, MVT::i32, 14, 
/*7202*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7205*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7217*/          /*Scope*/ 28, /*->7246*/
/*7218*/            OPC_CheckChild1Type, MVT::v8i16,
/*7220*/            OPC_RecordChild2, // #2 = $Vm
/*7221*/            OPC_CheckChild2Type, MVT::v8i16,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_CheckType, MVT::v8i16,
/*7226*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7228*/            OPC_EmitInteger, MVT::i32, 14, 
/*7231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7234*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7246*/          /*Scope*/ 28, /*->7275*/
/*7247*/            OPC_CheckChild1Type, MVT::v4i32,
/*7249*/            OPC_RecordChild2, // #2 = $Vm
/*7250*/            OPC_CheckChild2Type, MVT::v4i32,
/*7252*/            OPC_MoveParent,
/*7253*/            OPC_CheckType, MVT::v4i32,
/*7255*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7275*/          0, /*End of Scope*/
/*7276*/        0, /*End of Scope*/
/*7277*/      /*Scope*/ 90|128,4/*602*/, /*->7881*/
/*7279*/        OPC_MoveChild, 0,
/*7281*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7664
/*7286*/          OPC_Scope, 58|128,1/*186*/, /*->7475*/ // 2 children in Scope
/*7289*/            OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*7292*/            OPC_RecordChild1, // #0 = $Vn
/*7293*/            OPC_Scope, 29, /*->7324*/ // 6 children in Scope
/*7295*/              OPC_CheckChild1Type, MVT::v8i8,
/*7297*/              OPC_RecordChild2, // #1 = $Vm
/*7298*/              OPC_CheckChild2Type, MVT::v8i8,
/*7300*/              OPC_MoveParent,
/*7301*/              OPC_RecordChild1, // #2 = $src1
/*7302*/              OPC_CheckType, MVT::v8i8,
/*7304*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7306*/              OPC_EmitInteger, MVT::i32, 14, 
/*7309*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7312*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7324*/            /*Scope*/ 29, /*->7354*/
/*7325*/              OPC_CheckChild1Type, MVT::v4i16,
/*7327*/              OPC_RecordChild2, // #1 = $Vm
/*7328*/              OPC_CheckChild2Type, MVT::v4i16,
/*7330*/              OPC_MoveParent,
/*7331*/              OPC_RecordChild1, // #2 = $src1
/*7332*/              OPC_CheckType, MVT::v4i16,
/*7334*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7336*/              OPC_EmitInteger, MVT::i32, 14, 
/*7339*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7342*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7354*/            /*Scope*/ 29, /*->7384*/
/*7355*/              OPC_CheckChild1Type, MVT::v2i32,
/*7357*/              OPC_RecordChild2, // #1 = $Vm
/*7358*/              OPC_CheckChild2Type, MVT::v2i32,
/*7360*/              OPC_MoveParent,
/*7361*/              OPC_RecordChild1, // #2 = $src1
/*7362*/              OPC_CheckType, MVT::v2i32,
/*7364*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7366*/              OPC_EmitInteger, MVT::i32, 14, 
/*7369*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7372*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7384*/            /*Scope*/ 29, /*->7414*/
/*7385*/              OPC_CheckChild1Type, MVT::v16i8,
/*7387*/              OPC_RecordChild2, // #1 = $Vm
/*7388*/              OPC_CheckChild2Type, MVT::v16i8,
/*7390*/              OPC_MoveParent,
/*7391*/              OPC_RecordChild1, // #2 = $src1
/*7392*/              OPC_CheckType, MVT::v16i8,
/*7394*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7396*/              OPC_EmitInteger, MVT::i32, 14, 
/*7399*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7402*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7414*/            /*Scope*/ 29, /*->7444*/
/*7415*/              OPC_CheckChild1Type, MVT::v8i16,
/*7417*/              OPC_RecordChild2, // #1 = $Vm
/*7418*/              OPC_CheckChild2Type, MVT::v8i16,
/*7420*/              OPC_MoveParent,
/*7421*/              OPC_RecordChild1, // #2 = $src1
/*7422*/              OPC_CheckType, MVT::v8i16,
/*7424*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7426*/              OPC_EmitInteger, MVT::i32, 14, 
/*7429*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7432*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7444*/            /*Scope*/ 29, /*->7474*/
/*7445*/              OPC_CheckChild1Type, MVT::v4i32,
/*7447*/              OPC_RecordChild2, // #1 = $Vm
/*7448*/              OPC_CheckChild2Type, MVT::v4i32,
/*7450*/              OPC_MoveParent,
/*7451*/              OPC_RecordChild1, // #2 = $src1
/*7452*/              OPC_CheckType, MVT::v4i32,
/*7454*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7456*/              OPC_EmitInteger, MVT::i32, 14, 
/*7459*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7462*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7474*/            0, /*End of Scope*/
/*7475*/          /*Scope*/ 58|128,1/*186*/, /*->7663*/
/*7477*/            OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*7480*/            OPC_RecordChild1, // #0 = $Vn
/*7481*/            OPC_Scope, 29, /*->7512*/ // 6 children in Scope
/*7483*/              OPC_CheckChild1Type, MVT::v8i8,
/*7485*/              OPC_RecordChild2, // #1 = $Vm
/*7486*/              OPC_CheckChild2Type, MVT::v8i8,
/*7488*/              OPC_MoveParent,
/*7489*/              OPC_RecordChild1, // #2 = $src1
/*7490*/              OPC_CheckType, MVT::v8i8,
/*7492*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/              OPC_EmitInteger, MVT::i32, 14, 
/*7497*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7500*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7512*/            /*Scope*/ 29, /*->7542*/
/*7513*/              OPC_CheckChild1Type, MVT::v4i16,
/*7515*/              OPC_RecordChild2, // #1 = $Vm
/*7516*/              OPC_CheckChild2Type, MVT::v4i16,
/*7518*/              OPC_MoveParent,
/*7519*/              OPC_RecordChild1, // #2 = $src1
/*7520*/              OPC_CheckType, MVT::v4i16,
/*7522*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7524*/              OPC_EmitInteger, MVT::i32, 14, 
/*7527*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7530*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7542*/            /*Scope*/ 29, /*->7572*/
/*7543*/              OPC_CheckChild1Type, MVT::v2i32,
/*7545*/              OPC_RecordChild2, // #1 = $Vm
/*7546*/              OPC_CheckChild2Type, MVT::v2i32,
/*7548*/              OPC_MoveParent,
/*7549*/              OPC_RecordChild1, // #2 = $src1
/*7550*/              OPC_CheckType, MVT::v2i32,
/*7552*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7554*/              OPC_EmitInteger, MVT::i32, 14, 
/*7557*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7560*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7572*/            /*Scope*/ 29, /*->7602*/
/*7573*/              OPC_CheckChild1Type, MVT::v16i8,
/*7575*/              OPC_RecordChild2, // #1 = $Vm
/*7576*/              OPC_CheckChild2Type, MVT::v16i8,
/*7578*/              OPC_MoveParent,
/*7579*/              OPC_RecordChild1, // #2 = $src1
/*7580*/              OPC_CheckType, MVT::v16i8,
/*7582*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7584*/              OPC_EmitInteger, MVT::i32, 14, 
/*7587*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7590*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7602*/            /*Scope*/ 29, /*->7632*/
/*7603*/              OPC_CheckChild1Type, MVT::v8i16,
/*7605*/              OPC_RecordChild2, // #1 = $Vm
/*7606*/              OPC_CheckChild2Type, MVT::v8i16,
/*7608*/              OPC_MoveParent,
/*7609*/              OPC_RecordChild1, // #2 = $src1
/*7610*/              OPC_CheckType, MVT::v8i16,
/*7612*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/              OPC_EmitInteger, MVT::i32, 14, 
/*7617*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7620*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7632*/            /*Scope*/ 29, /*->7662*/
/*7633*/              OPC_CheckChild1Type, MVT::v4i32,
/*7635*/              OPC_RecordChild2, // #1 = $Vm
/*7636*/              OPC_CheckChild2Type, MVT::v4i32,
/*7638*/              OPC_MoveParent,
/*7639*/              OPC_RecordChild1, // #2 = $src1
/*7640*/              OPC_CheckType, MVT::v4i32,
/*7642*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7644*/              OPC_EmitInteger, MVT::i32, 14, 
/*7647*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7650*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7662*/            0, /*End of Scope*/
/*7663*/          0, /*End of Scope*/
/*7664*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->7772
/*7667*/          OPC_RecordChild0, // #0 = $Vn
/*7668*/          OPC_Scope, 33, /*->7703*/ // 3 children in Scope
/*7670*/            OPC_CheckChild0Type, MVT::v8i8,
/*7672*/            OPC_MoveParent,
/*7673*/            OPC_MoveChild, 1,
/*7675*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7678*/            OPC_RecordChild0, // #1 = $Vm
/*7679*/            OPC_CheckChild0Type, MVT::v8i8,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_CheckType, MVT::v8i16,
/*7684*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7686*/            OPC_EmitInteger, MVT::i32, 14, 
/*7689*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7692*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7703*/          /*Scope*/ 33, /*->7737*/
/*7704*/            OPC_CheckChild0Type, MVT::v4i16,
/*7706*/            OPC_MoveParent,
/*7707*/            OPC_MoveChild, 1,
/*7709*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7712*/            OPC_RecordChild0, // #1 = $Vm
/*7713*/            OPC_CheckChild0Type, MVT::v4i16,
/*7715*/            OPC_MoveParent,
/*7716*/            OPC_CheckType, MVT::v4i32,
/*7718*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7720*/            OPC_EmitInteger, MVT::i32, 14, 
/*7723*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7726*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7737*/          /*Scope*/ 33, /*->7771*/
/*7738*/            OPC_CheckChild0Type, MVT::v2i32,
/*7740*/            OPC_MoveParent,
/*7741*/            OPC_MoveChild, 1,
/*7743*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7746*/            OPC_RecordChild0, // #1 = $Vm
/*7747*/            OPC_CheckChild0Type, MVT::v2i32,
/*7749*/            OPC_MoveParent,
/*7750*/            OPC_CheckType, MVT::v2i64,
/*7752*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7754*/            OPC_EmitInteger, MVT::i32, 14, 
/*7757*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7760*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7771*/          0, /*End of Scope*/
/*7772*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7880
/*7775*/          OPC_RecordChild0, // #0 = $Vn
/*7776*/          OPC_Scope, 33, /*->7811*/ // 3 children in Scope
/*7778*/            OPC_CheckChild0Type, MVT::v8i8,
/*7780*/            OPC_MoveParent,
/*7781*/            OPC_MoveChild, 1,
/*7783*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7786*/            OPC_RecordChild0, // #1 = $Vm
/*7787*/            OPC_CheckChild0Type, MVT::v8i8,
/*7789*/            OPC_MoveParent,
/*7790*/            OPC_CheckType, MVT::v8i16,
/*7792*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7794*/            OPC_EmitInteger, MVT::i32, 14, 
/*7797*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7811*/          /*Scope*/ 33, /*->7845*/
/*7812*/            OPC_CheckChild0Type, MVT::v4i16,
/*7814*/            OPC_MoveParent,
/*7815*/            OPC_MoveChild, 1,
/*7817*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7820*/            OPC_RecordChild0, // #1 = $Vm
/*7821*/            OPC_CheckChild0Type, MVT::v4i16,
/*7823*/            OPC_MoveParent,
/*7824*/            OPC_CheckType, MVT::v4i32,
/*7826*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7828*/            OPC_EmitInteger, MVT::i32, 14, 
/*7831*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7834*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7845*/          /*Scope*/ 33, /*->7879*/
/*7846*/            OPC_CheckChild0Type, MVT::v2i32,
/*7848*/            OPC_MoveParent,
/*7849*/            OPC_MoveChild, 1,
/*7851*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7854*/            OPC_RecordChild0, // #1 = $Vm
/*7855*/            OPC_CheckChild0Type, MVT::v2i32,
/*7857*/            OPC_MoveParent,
/*7858*/            OPC_CheckType, MVT::v2i64,
/*7860*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7862*/            OPC_EmitInteger, MVT::i32, 14, 
/*7865*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7868*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7879*/          0, /*End of Scope*/
/*7880*/        0, // EndSwitchOpcode
/*7881*/      /*Scope*/ 65|128,6/*833*/, /*->8716*/
/*7883*/        OPC_RecordChild0, // #0 = $src1
/*7884*/        OPC_MoveChild, 1,
/*7886*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->8094
/*7891*/          OPC_RecordChild0, // #1 = $Vm
/*7892*/          OPC_RecordChild1, // #2 = $SIMM
/*7893*/          OPC_MoveChild, 1,
/*7895*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7898*/          OPC_MoveParent,
/*7899*/          OPC_MoveParent,
/*7900*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7925
/*7903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7905*/            OPC_EmitConvertToTarget, 2,
/*7907*/            OPC_EmitInteger, MVT::i32, 14, 
/*7910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7925*/          /*SwitchType*/ 22, MVT::v4i16,// ->7949
/*7927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7929*/            OPC_EmitConvertToTarget, 2,
/*7931*/            OPC_EmitInteger, MVT::i32, 14, 
/*7934*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7937*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7949*/          /*SwitchType*/ 22, MVT::v2i32,// ->7973
/*7951*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7953*/            OPC_EmitConvertToTarget, 2,
/*7955*/            OPC_EmitInteger, MVT::i32, 14, 
/*7958*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7961*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7973*/          /*SwitchType*/ 22, MVT::v1i64,// ->7997
/*7975*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7977*/            OPC_EmitConvertToTarget, 2,
/*7979*/            OPC_EmitInteger, MVT::i32, 14, 
/*7982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7997*/          /*SwitchType*/ 22, MVT::v16i8,// ->8021
/*7999*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8001*/            OPC_EmitConvertToTarget, 2,
/*8003*/            OPC_EmitInteger, MVT::i32, 14, 
/*8006*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8009*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8021*/          /*SwitchType*/ 22, MVT::v8i16,// ->8045
/*8023*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8025*/            OPC_EmitConvertToTarget, 2,
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8045*/          /*SwitchType*/ 22, MVT::v4i32,// ->8069
/*8047*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8049*/            OPC_EmitConvertToTarget, 2,
/*8051*/            OPC_EmitInteger, MVT::i32, 14, 
/*8054*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8057*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8069*/          /*SwitchType*/ 22, MVT::v2i64,// ->8093
/*8071*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8073*/            OPC_EmitConvertToTarget, 2,
/*8075*/            OPC_EmitInteger, MVT::i32, 14, 
/*8078*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8081*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8093*/          0, // EndSwitchType
/*8094*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->8301
/*8098*/          OPC_RecordChild0, // #1 = $Vm
/*8099*/          OPC_RecordChild1, // #2 = $SIMM
/*8100*/          OPC_MoveChild, 1,
/*8102*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8105*/          OPC_MoveParent,
/*8106*/          OPC_MoveParent,
/*8107*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8132
/*8110*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8112*/            OPC_EmitConvertToTarget, 2,
/*8114*/            OPC_EmitInteger, MVT::i32, 14, 
/*8117*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8120*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8132*/          /*SwitchType*/ 22, MVT::v4i16,// ->8156
/*8134*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8136*/            OPC_EmitConvertToTarget, 2,
/*8138*/            OPC_EmitInteger, MVT::i32, 14, 
/*8141*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8144*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8156*/          /*SwitchType*/ 22, MVT::v2i32,// ->8180
/*8158*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8160*/            OPC_EmitConvertToTarget, 2,
/*8162*/            OPC_EmitInteger, MVT::i32, 14, 
/*8165*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8168*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8180*/          /*SwitchType*/ 22, MVT::v1i64,// ->8204
/*8182*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8184*/            OPC_EmitConvertToTarget, 2,
/*8186*/            OPC_EmitInteger, MVT::i32, 14, 
/*8189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8204*/          /*SwitchType*/ 22, MVT::v16i8,// ->8228
/*8206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8208*/            OPC_EmitConvertToTarget, 2,
/*8210*/            OPC_EmitInteger, MVT::i32, 14, 
/*8213*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8216*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8228*/          /*SwitchType*/ 22, MVT::v8i16,// ->8252
/*8230*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8232*/            OPC_EmitConvertToTarget, 2,
/*8234*/            OPC_EmitInteger, MVT::i32, 14, 
/*8237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8252*/          /*SwitchType*/ 22, MVT::v4i32,// ->8276
/*8254*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8256*/            OPC_EmitConvertToTarget, 2,
/*8258*/            OPC_EmitInteger, MVT::i32, 14, 
/*8261*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8264*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8276*/          /*SwitchType*/ 22, MVT::v2i64,// ->8300
/*8278*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8280*/            OPC_EmitConvertToTarget, 2,
/*8282*/            OPC_EmitInteger, MVT::i32, 14, 
/*8285*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8288*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8300*/          0, // EndSwitchType
/*8301*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->8508
/*8305*/          OPC_RecordChild0, // #1 = $Vm
/*8306*/          OPC_RecordChild1, // #2 = $SIMM
/*8307*/          OPC_MoveChild, 1,
/*8309*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8312*/          OPC_MoveParent,
/*8313*/          OPC_MoveParent,
/*8314*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8339
/*8317*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8319*/            OPC_EmitConvertToTarget, 2,
/*8321*/            OPC_EmitInteger, MVT::i32, 14, 
/*8324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8339*/          /*SwitchType*/ 22, MVT::v4i16,// ->8363
/*8341*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8343*/            OPC_EmitConvertToTarget, 2,
/*8345*/            OPC_EmitInteger, MVT::i32, 14, 
/*8348*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8351*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8363*/          /*SwitchType*/ 22, MVT::v2i32,// ->8387
/*8365*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8367*/            OPC_EmitConvertToTarget, 2,
/*8369*/            OPC_EmitInteger, MVT::i32, 14, 
/*8372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8387*/          /*SwitchType*/ 22, MVT::v1i64,// ->8411
/*8389*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8391*/            OPC_EmitConvertToTarget, 2,
/*8393*/            OPC_EmitInteger, MVT::i32, 14, 
/*8396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8411*/          /*SwitchType*/ 22, MVT::v16i8,// ->8435
/*8413*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8415*/            OPC_EmitConvertToTarget, 2,
/*8417*/            OPC_EmitInteger, MVT::i32, 14, 
/*8420*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8423*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8435*/          /*SwitchType*/ 22, MVT::v8i16,// ->8459
/*8437*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8439*/            OPC_EmitConvertToTarget, 2,
/*8441*/            OPC_EmitInteger, MVT::i32, 14, 
/*8444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8459*/          /*SwitchType*/ 22, MVT::v4i32,// ->8483
/*8461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8463*/            OPC_EmitConvertToTarget, 2,
/*8465*/            OPC_EmitInteger, MVT::i32, 14, 
/*8468*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8471*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8483*/          /*SwitchType*/ 22, MVT::v2i64,// ->8507
/*8485*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8487*/            OPC_EmitConvertToTarget, 2,
/*8489*/            OPC_EmitInteger, MVT::i32, 14, 
/*8492*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8495*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8507*/          0, // EndSwitchType
/*8508*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->8715
/*8512*/          OPC_RecordChild0, // #1 = $Vm
/*8513*/          OPC_RecordChild1, // #2 = $SIMM
/*8514*/          OPC_MoveChild, 1,
/*8516*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8519*/          OPC_MoveParent,
/*8520*/          OPC_MoveParent,
/*8521*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8546
/*8524*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8526*/            OPC_EmitConvertToTarget, 2,
/*8528*/            OPC_EmitInteger, MVT::i32, 14, 
/*8531*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8534*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8546*/          /*SwitchType*/ 22, MVT::v4i16,// ->8570
/*8548*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8550*/            OPC_EmitConvertToTarget, 2,
/*8552*/            OPC_EmitInteger, MVT::i32, 14, 
/*8555*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8558*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8570*/          /*SwitchType*/ 22, MVT::v2i32,// ->8594
/*8572*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8574*/            OPC_EmitConvertToTarget, 2,
/*8576*/            OPC_EmitInteger, MVT::i32, 14, 
/*8579*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8582*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8594*/          /*SwitchType*/ 22, MVT::v1i64,// ->8618
/*8596*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8598*/            OPC_EmitConvertToTarget, 2,
/*8600*/            OPC_EmitInteger, MVT::i32, 14, 
/*8603*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8606*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8618*/          /*SwitchType*/ 22, MVT::v16i8,// ->8642
/*8620*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8622*/            OPC_EmitConvertToTarget, 2,
/*8624*/            OPC_EmitInteger, MVT::i32, 14, 
/*8627*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8630*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8642*/          /*SwitchType*/ 22, MVT::v8i16,// ->8666
/*8644*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8646*/            OPC_EmitConvertToTarget, 2,
/*8648*/            OPC_EmitInteger, MVT::i32, 14, 
/*8651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8666*/          /*SwitchType*/ 22, MVT::v4i32,// ->8690
/*8668*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8670*/            OPC_EmitConvertToTarget, 2,
/*8672*/            OPC_EmitInteger, MVT::i32, 14, 
/*8675*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8678*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8690*/          /*SwitchType*/ 22, MVT::v2i64,// ->8714
/*8692*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8694*/            OPC_EmitConvertToTarget, 2,
/*8696*/            OPC_EmitInteger, MVT::i32, 14, 
/*8699*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8702*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8714*/          0, // EndSwitchType
/*8715*/        0, // EndSwitchOpcode
/*8716*/      /*Scope*/ 68|128,6/*836*/, /*->9554*/
/*8718*/        OPC_MoveChild, 0,
/*8720*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8929
/*8725*/          OPC_RecordChild0, // #0 = $Vm
/*8726*/          OPC_RecordChild1, // #1 = $SIMM
/*8727*/          OPC_MoveChild, 1,
/*8729*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8732*/          OPC_MoveParent,
/*8733*/          OPC_MoveParent,
/*8734*/          OPC_RecordChild1, // #2 = $src1
/*8735*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8760
/*8738*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8740*/            OPC_EmitConvertToTarget, 1,
/*8742*/            OPC_EmitInteger, MVT::i32, 14, 
/*8745*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8748*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8760*/          /*SwitchType*/ 22, MVT::v4i16,// ->8784
/*8762*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8764*/            OPC_EmitConvertToTarget, 1,
/*8766*/            OPC_EmitInteger, MVT::i32, 14, 
/*8769*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8772*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8784*/          /*SwitchType*/ 22, MVT::v2i32,// ->8808
/*8786*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8788*/            OPC_EmitConvertToTarget, 1,
/*8790*/            OPC_EmitInteger, MVT::i32, 14, 
/*8793*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8796*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8808*/          /*SwitchType*/ 22, MVT::v1i64,// ->8832
/*8810*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8812*/            OPC_EmitConvertToTarget, 1,
/*8814*/            OPC_EmitInteger, MVT::i32, 14, 
/*8817*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8820*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8832*/          /*SwitchType*/ 22, MVT::v16i8,// ->8856
/*8834*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8836*/            OPC_EmitConvertToTarget, 1,
/*8838*/            OPC_EmitInteger, MVT::i32, 14, 
/*8841*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8844*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8856*/          /*SwitchType*/ 22, MVT::v8i16,// ->8880
/*8858*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8860*/            OPC_EmitConvertToTarget, 1,
/*8862*/            OPC_EmitInteger, MVT::i32, 14, 
/*8865*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8868*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8880*/          /*SwitchType*/ 22, MVT::v4i32,// ->8904
/*8882*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8884*/            OPC_EmitConvertToTarget, 1,
/*8886*/            OPC_EmitInteger, MVT::i32, 14, 
/*8889*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8892*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8904*/          /*SwitchType*/ 22, MVT::v2i64,// ->8928
/*8906*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8908*/            OPC_EmitConvertToTarget, 1,
/*8910*/            OPC_EmitInteger, MVT::i32, 14, 
/*8913*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8928*/          0, // EndSwitchType
/*8929*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->9137
/*8933*/          OPC_RecordChild0, // #0 = $Vm
/*8934*/          OPC_RecordChild1, // #1 = $SIMM
/*8935*/          OPC_MoveChild, 1,
/*8937*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8940*/          OPC_MoveParent,
/*8941*/          OPC_MoveParent,
/*8942*/          OPC_RecordChild1, // #2 = $src1
/*8943*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8968
/*8946*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8948*/            OPC_EmitConvertToTarget, 1,
/*8950*/            OPC_EmitInteger, MVT::i32, 14, 
/*8953*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8956*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8968*/          /*SwitchType*/ 22, MVT::v4i16,// ->8992
/*8970*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8972*/            OPC_EmitConvertToTarget, 1,
/*8974*/            OPC_EmitInteger, MVT::i32, 14, 
/*8977*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8980*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8992*/          /*SwitchType*/ 22, MVT::v2i32,// ->9016
/*8994*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8996*/            OPC_EmitConvertToTarget, 1,
/*8998*/            OPC_EmitInteger, MVT::i32, 14, 
/*9001*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9004*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9016*/          /*SwitchType*/ 22, MVT::v1i64,// ->9040
/*9018*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9020*/            OPC_EmitConvertToTarget, 1,
/*9022*/            OPC_EmitInteger, MVT::i32, 14, 
/*9025*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9028*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9040*/          /*SwitchType*/ 22, MVT::v16i8,// ->9064
/*9042*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9044*/            OPC_EmitConvertToTarget, 1,
/*9046*/            OPC_EmitInteger, MVT::i32, 14, 
/*9049*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9052*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9064*/          /*SwitchType*/ 22, MVT::v8i16,// ->9088
/*9066*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9068*/            OPC_EmitConvertToTarget, 1,
/*9070*/            OPC_EmitInteger, MVT::i32, 14, 
/*9073*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9076*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9088*/          /*SwitchType*/ 22, MVT::v4i32,// ->9112
/*9090*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9092*/            OPC_EmitConvertToTarget, 1,
/*9094*/            OPC_EmitInteger, MVT::i32, 14, 
/*9097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9100*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9112*/          /*SwitchType*/ 22, MVT::v2i64,// ->9136
/*9114*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9116*/            OPC_EmitConvertToTarget, 1,
/*9118*/            OPC_EmitInteger, MVT::i32, 14, 
/*9121*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9124*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9136*/          0, // EndSwitchType
/*9137*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->9345
/*9141*/          OPC_RecordChild0, // #0 = $Vm
/*9142*/          OPC_RecordChild1, // #1 = $SIMM
/*9143*/          OPC_MoveChild, 1,
/*9145*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_MoveParent,
/*9150*/          OPC_RecordChild1, // #2 = $src1
/*9151*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9176
/*9154*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9156*/            OPC_EmitConvertToTarget, 1,
/*9158*/            OPC_EmitInteger, MVT::i32, 14, 
/*9161*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9164*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9176*/          /*SwitchType*/ 22, MVT::v4i16,// ->9200
/*9178*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9180*/            OPC_EmitConvertToTarget, 1,
/*9182*/            OPC_EmitInteger, MVT::i32, 14, 
/*9185*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9188*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9200*/          /*SwitchType*/ 22, MVT::v2i32,// ->9224
/*9202*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9204*/            OPC_EmitConvertToTarget, 1,
/*9206*/            OPC_EmitInteger, MVT::i32, 14, 
/*9209*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9212*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9224*/          /*SwitchType*/ 22, MVT::v1i64,// ->9248
/*9226*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9228*/            OPC_EmitConvertToTarget, 1,
/*9230*/            OPC_EmitInteger, MVT::i32, 14, 
/*9233*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9236*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9248*/          /*SwitchType*/ 22, MVT::v16i8,// ->9272
/*9250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9252*/            OPC_EmitConvertToTarget, 1,
/*9254*/            OPC_EmitInteger, MVT::i32, 14, 
/*9257*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9260*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9272*/          /*SwitchType*/ 22, MVT::v8i16,// ->9296
/*9274*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9276*/            OPC_EmitConvertToTarget, 1,
/*9278*/            OPC_EmitInteger, MVT::i32, 14, 
/*9281*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9284*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9296*/          /*SwitchType*/ 22, MVT::v4i32,// ->9320
/*9298*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9300*/            OPC_EmitConvertToTarget, 1,
/*9302*/            OPC_EmitInteger, MVT::i32, 14, 
/*9305*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9308*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9320*/          /*SwitchType*/ 22, MVT::v2i64,// ->9344
/*9322*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9324*/            OPC_EmitConvertToTarget, 1,
/*9326*/            OPC_EmitInteger, MVT::i32, 14, 
/*9329*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9332*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9344*/          0, // EndSwitchType
/*9345*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->9553
/*9349*/          OPC_RecordChild0, // #0 = $Vm
/*9350*/          OPC_RecordChild1, // #1 = $SIMM
/*9351*/          OPC_MoveChild, 1,
/*9353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9356*/          OPC_MoveParent,
/*9357*/          OPC_MoveParent,
/*9358*/          OPC_RecordChild1, // #2 = $src1
/*9359*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9384
/*9362*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9364*/            OPC_EmitConvertToTarget, 1,
/*9366*/            OPC_EmitInteger, MVT::i32, 14, 
/*9369*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9372*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9384*/          /*SwitchType*/ 22, MVT::v4i16,// ->9408
/*9386*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9388*/            OPC_EmitConvertToTarget, 1,
/*9390*/            OPC_EmitInteger, MVT::i32, 14, 
/*9393*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9396*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9408*/          /*SwitchType*/ 22, MVT::v2i32,// ->9432
/*9410*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9412*/            OPC_EmitConvertToTarget, 1,
/*9414*/            OPC_EmitInteger, MVT::i32, 14, 
/*9417*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9420*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9432*/          /*SwitchType*/ 22, MVT::v1i64,// ->9456
/*9434*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9436*/            OPC_EmitConvertToTarget, 1,
/*9438*/            OPC_EmitInteger, MVT::i32, 14, 
/*9441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9444*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9456*/          /*SwitchType*/ 22, MVT::v16i8,// ->9480
/*9458*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9460*/            OPC_EmitConvertToTarget, 1,
/*9462*/            OPC_EmitInteger, MVT::i32, 14, 
/*9465*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9468*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9480*/          /*SwitchType*/ 22, MVT::v8i16,// ->9504
/*9482*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9484*/            OPC_EmitConvertToTarget, 1,
/*9486*/            OPC_EmitInteger, MVT::i32, 14, 
/*9489*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9492*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9504*/          /*SwitchType*/ 22, MVT::v4i32,// ->9528
/*9506*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9508*/            OPC_EmitConvertToTarget, 1,
/*9510*/            OPC_EmitInteger, MVT::i32, 14, 
/*9513*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9516*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9528*/          /*SwitchType*/ 22, MVT::v2i64,// ->9552
/*9530*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9532*/            OPC_EmitConvertToTarget, 1,
/*9534*/            OPC_EmitInteger, MVT::i32, 14, 
/*9537*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9540*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9552*/          0, // EndSwitchType
/*9553*/        0, // EndSwitchOpcode
/*9554*/      /*Scope*/ 98|128,3/*482*/, /*->10038*/
/*9556*/        OPC_RecordChild0, // #0 = $Vn
/*9557*/        OPC_MoveChild, 1,
/*9559*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->9641
/*9563*/          OPC_RecordChild0, // #1 = $Vm
/*9564*/          OPC_Scope, 24, /*->9590*/ // 3 children in Scope
/*9566*/            OPC_CheckChild0Type, MVT::v8i8,
/*9568*/            OPC_MoveParent,
/*9569*/            OPC_CheckType, MVT::v8i16,
/*9571*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9573*/            OPC_EmitInteger, MVT::i32, 14, 
/*9576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9579*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9590*/          /*Scope*/ 24, /*->9615*/
/*9591*/            OPC_CheckChild0Type, MVT::v4i16,
/*9593*/            OPC_MoveParent,
/*9594*/            OPC_CheckType, MVT::v4i32,
/*9596*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9598*/            OPC_EmitInteger, MVT::i32, 14, 
/*9601*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9604*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9615*/          /*Scope*/ 24, /*->9640*/
/*9616*/            OPC_CheckChild0Type, MVT::v2i32,
/*9618*/            OPC_MoveParent,
/*9619*/            OPC_CheckType, MVT::v2i64,
/*9621*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9623*/            OPC_EmitInteger, MVT::i32, 14, 
/*9626*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9629*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9640*/          0, /*End of Scope*/
/*9641*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->9722
/*9644*/          OPC_RecordChild0, // #1 = $Vm
/*9645*/          OPC_Scope, 24, /*->9671*/ // 3 children in Scope
/*9647*/            OPC_CheckChild0Type, MVT::v8i8,
/*9649*/            OPC_MoveParent,
/*9650*/            OPC_CheckType, MVT::v8i16,
/*9652*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9654*/            OPC_EmitInteger, MVT::i32, 14, 
/*9657*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9660*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9671*/          /*Scope*/ 24, /*->9696*/
/*9672*/            OPC_CheckChild0Type, MVT::v4i16,
/*9674*/            OPC_MoveParent,
/*9675*/            OPC_CheckType, MVT::v4i32,
/*9677*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9679*/            OPC_EmitInteger, MVT::i32, 14, 
/*9682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9696*/          /*Scope*/ 24, /*->9721*/
/*9697*/            OPC_CheckChild0Type, MVT::v2i32,
/*9699*/            OPC_MoveParent,
/*9700*/            OPC_CheckType, MVT::v2i64,
/*9702*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9704*/            OPC_EmitInteger, MVT::i32, 14, 
/*9707*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9710*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9721*/          0, /*End of Scope*/
/*9722*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9863
/*9726*/          OPC_RecordChild0, // #1 = $Vn
/*9727*/          OPC_RecordChild1, // #2 = $Vm
/*9728*/          OPC_MoveParent,
/*9729*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9752
/*9732*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9734*/            OPC_EmitInteger, MVT::i32, 14, 
/*9737*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9740*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9752*/          /*SwitchType*/ 20, MVT::v4i16,// ->9774
/*9754*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9756*/            OPC_EmitInteger, MVT::i32, 14, 
/*9759*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9762*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9774*/          /*SwitchType*/ 20, MVT::v2i32,// ->9796
/*9776*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/            OPC_EmitInteger, MVT::i32, 14, 
/*9781*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9796*/          /*SwitchType*/ 20, MVT::v16i8,// ->9818
/*9798*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9800*/            OPC_EmitInteger, MVT::i32, 14, 
/*9803*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9806*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9818*/          /*SwitchType*/ 20, MVT::v8i16,// ->9840
/*9820*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9822*/            OPC_EmitInteger, MVT::i32, 14, 
/*9825*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9828*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9840*/          /*SwitchType*/ 20, MVT::v4i32,// ->9862
/*9842*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9844*/            OPC_EmitInteger, MVT::i32, 14, 
/*9847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9862*/          0, // EndSwitchType
/*9863*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9950
/*9866*/          OPC_RecordChild0, // #1 = $Vn
/*9867*/          OPC_Scope, 26, /*->9895*/ // 3 children in Scope
/*9869*/            OPC_CheckChild0Type, MVT::v8i8,
/*9871*/            OPC_RecordChild1, // #2 = $Vm
/*9872*/            OPC_MoveParent,
/*9873*/            OPC_CheckType, MVT::v8i16,
/*9875*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9877*/            OPC_EmitInteger, MVT::i32, 14, 
/*9880*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9883*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9895*/          /*Scope*/ 26, /*->9922*/
/*9896*/            OPC_CheckChild0Type, MVT::v4i16,
/*9898*/            OPC_RecordChild1, // #2 = $Vm
/*9899*/            OPC_MoveParent,
/*9900*/            OPC_CheckType, MVT::v4i32,
/*9902*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9904*/            OPC_EmitInteger, MVT::i32, 14, 
/*9907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9910*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9922*/          /*Scope*/ 26, /*->9949*/
/*9923*/            OPC_CheckChild0Type, MVT::v2i32,
/*9925*/            OPC_RecordChild1, // #2 = $Vm
/*9926*/            OPC_MoveParent,
/*9927*/            OPC_CheckType, MVT::v2i64,
/*9929*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9931*/            OPC_EmitInteger, MVT::i32, 14, 
/*9934*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9937*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->10037
/*9953*/          OPC_RecordChild0, // #1 = $Vn
/*9954*/          OPC_Scope, 26, /*->9982*/ // 3 children in Scope
/*9956*/            OPC_CheckChild0Type, MVT::v8i8,
/*9958*/            OPC_RecordChild1, // #2 = $Vm
/*9959*/            OPC_MoveParent,
/*9960*/            OPC_CheckType, MVT::v8i16,
/*9962*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9964*/            OPC_EmitInteger, MVT::i32, 14, 
/*9967*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9970*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9982*/          /*Scope*/ 26, /*->10009*/
/*9983*/            OPC_CheckChild0Type, MVT::v4i16,
/*9985*/            OPC_RecordChild1, // #2 = $Vm
/*9986*/            OPC_MoveParent,
/*9987*/            OPC_CheckType, MVT::v4i32,
/*9989*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9991*/            OPC_EmitInteger, MVT::i32, 14, 
/*9994*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9997*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10009*/         /*Scope*/ 26, /*->10036*/
/*10010*/           OPC_CheckChild0Type, MVT::v2i32,
/*10012*/           OPC_RecordChild1, // #2 = $Vm
/*10013*/           OPC_MoveParent,
/*10014*/           OPC_CheckType, MVT::v2i64,
/*10016*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10018*/           OPC_EmitInteger, MVT::i32, 14, 
/*10021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10036*/         0, /*End of Scope*/
/*10037*/       0, // EndSwitchOpcode
/*10038*/     /*Scope*/ 110|128,3/*494*/, /*->10534*/
/*10040*/       OPC_MoveChild, 0,
/*10042*/       OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->10127
/*10046*/         OPC_RecordChild0, // #0 = $Vm
/*10047*/         OPC_Scope, 25, /*->10074*/ // 3 children in Scope
/*10049*/           OPC_CheckChild0Type, MVT::v8i8,
/*10051*/           OPC_MoveParent,
/*10052*/           OPC_RecordChild1, // #1 = $Vn
/*10053*/           OPC_CheckType, MVT::v8i16,
/*10055*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10057*/           OPC_EmitInteger, MVT::i32, 14, 
/*10060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10074*/         /*Scope*/ 25, /*->10100*/
/*10075*/           OPC_CheckChild0Type, MVT::v4i16,
/*10077*/           OPC_MoveParent,
/*10078*/           OPC_RecordChild1, // #1 = $Vn
/*10079*/           OPC_CheckType, MVT::v4i32,
/*10081*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10083*/           OPC_EmitInteger, MVT::i32, 14, 
/*10086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10100*/         /*Scope*/ 25, /*->10126*/
/*10101*/           OPC_CheckChild0Type, MVT::v2i32,
/*10103*/           OPC_MoveParent,
/*10104*/           OPC_RecordChild1, // #1 = $Vn
/*10105*/           OPC_CheckType, MVT::v2i64,
/*10107*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10109*/           OPC_EmitInteger, MVT::i32, 14, 
/*10112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10115*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10126*/         0, /*End of Scope*/
/*10127*/       /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->10211
/*10130*/         OPC_RecordChild0, // #0 = $Vm
/*10131*/         OPC_Scope, 25, /*->10158*/ // 3 children in Scope
/*10133*/           OPC_CheckChild0Type, MVT::v8i8,
/*10135*/           OPC_MoveParent,
/*10136*/           OPC_RecordChild1, // #1 = $Vn
/*10137*/           OPC_CheckType, MVT::v8i16,
/*10139*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10141*/           OPC_EmitInteger, MVT::i32, 14, 
/*10144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10158*/         /*Scope*/ 25, /*->10184*/
/*10159*/           OPC_CheckChild0Type, MVT::v4i16,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_RecordChild1, // #1 = $Vn
/*10163*/           OPC_CheckType, MVT::v4i32,
/*10165*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10167*/           OPC_EmitInteger, MVT::i32, 14, 
/*10170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10173*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10184*/         /*Scope*/ 25, /*->10210*/
/*10185*/           OPC_CheckChild0Type, MVT::v2i32,
/*10187*/           OPC_MoveParent,
/*10188*/           OPC_RecordChild1, // #1 = $Vn
/*10189*/           OPC_CheckType, MVT::v2i64,
/*10191*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10193*/           OPC_EmitInteger, MVT::i32, 14, 
/*10196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10210*/         0, /*End of Scope*/
/*10211*/       /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->10353
/*10215*/         OPC_RecordChild0, // #0 = $Vn
/*10216*/         OPC_RecordChild1, // #1 = $Vm
/*10217*/         OPC_MoveParent,
/*10218*/         OPC_RecordChild1, // #2 = $src1
/*10219*/         OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->10242
/*10222*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10224*/           OPC_EmitInteger, MVT::i32, 14, 
/*10227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10230*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10242*/         /*SwitchType*/ 20, MVT::v4i16,// ->10264
/*10244*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10246*/           OPC_EmitInteger, MVT::i32, 14, 
/*10249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10252*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10264*/         /*SwitchType*/ 20, MVT::v2i32,// ->10286
/*10266*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10268*/           OPC_EmitInteger, MVT::i32, 14, 
/*10271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10274*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10286*/         /*SwitchType*/ 20, MVT::v16i8,// ->10308
/*10288*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10290*/           OPC_EmitInteger, MVT::i32, 14, 
/*10293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10296*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10308*/         /*SwitchType*/ 20, MVT::v8i16,// ->10330
/*10310*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10312*/           OPC_EmitInteger, MVT::i32, 14, 
/*10315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10330*/         /*SwitchType*/ 20, MVT::v4i32,// ->10352
/*10332*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10334*/           OPC_EmitInteger, MVT::i32, 14, 
/*10337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10352*/         0, // EndSwitchType
/*10353*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10443
/*10356*/         OPC_RecordChild0, // #0 = $Vn
/*10357*/         OPC_Scope, 27, /*->10386*/ // 3 children in Scope
/*10359*/           OPC_CheckChild0Type, MVT::v8i8,
/*10361*/           OPC_RecordChild1, // #1 = $Vm
/*10362*/           OPC_MoveParent,
/*10363*/           OPC_RecordChild1, // #2 = $src1
/*10364*/           OPC_CheckType, MVT::v8i16,
/*10366*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10368*/           OPC_EmitInteger, MVT::i32, 14, 
/*10371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10386*/         /*Scope*/ 27, /*->10414*/
/*10387*/           OPC_CheckChild0Type, MVT::v4i16,
/*10389*/           OPC_RecordChild1, // #1 = $Vm
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_RecordChild1, // #2 = $src1
/*10392*/           OPC_CheckType, MVT::v4i32,
/*10394*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10396*/           OPC_EmitInteger, MVT::i32, 14, 
/*10399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10414*/         /*Scope*/ 27, /*->10442*/
/*10415*/           OPC_CheckChild0Type, MVT::v2i32,
/*10417*/           OPC_RecordChild1, // #1 = $Vm
/*10418*/           OPC_MoveParent,
/*10419*/           OPC_RecordChild1, // #2 = $src1
/*10420*/           OPC_CheckType, MVT::v2i64,
/*10422*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10424*/           OPC_EmitInteger, MVT::i32, 14, 
/*10427*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10430*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10442*/         0, /*End of Scope*/
/*10443*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10533
/*10446*/         OPC_RecordChild0, // #0 = $Vn
/*10447*/         OPC_Scope, 27, /*->10476*/ // 3 children in Scope
/*10449*/           OPC_CheckChild0Type, MVT::v8i8,
/*10451*/           OPC_RecordChild1, // #1 = $Vm
/*10452*/           OPC_MoveParent,
/*10453*/           OPC_RecordChild1, // #2 = $src1
/*10454*/           OPC_CheckType, MVT::v8i16,
/*10456*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10458*/           OPC_EmitInteger, MVT::i32, 14, 
/*10461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10464*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10476*/         /*Scope*/ 27, /*->10504*/
/*10477*/           OPC_CheckChild0Type, MVT::v4i16,
/*10479*/           OPC_RecordChild1, // #1 = $Vm
/*10480*/           OPC_MoveParent,
/*10481*/           OPC_RecordChild1, // #2 = $src1
/*10482*/           OPC_CheckType, MVT::v4i32,
/*10484*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10486*/           OPC_EmitInteger, MVT::i32, 14, 
/*10489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10492*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10504*/         /*Scope*/ 27, /*->10532*/
/*10505*/           OPC_CheckChild0Type, MVT::v2i32,
/*10507*/           OPC_RecordChild1, // #1 = $Vm
/*10508*/           OPC_MoveParent,
/*10509*/           OPC_RecordChild1, // #2 = $src1
/*10510*/           OPC_CheckType, MVT::v2i64,
/*10512*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10514*/           OPC_EmitInteger, MVT::i32, 14, 
/*10517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10532*/         0, /*End of Scope*/
/*10533*/       0, // EndSwitchOpcode
/*10534*/     /*Scope*/ 44|128,1/*172*/, /*->10708*/
/*10536*/       OPC_RecordChild0, // #0 = $Vn
/*10537*/       OPC_RecordChild1, // #1 = $Vm
/*10538*/       OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->10560
/*10541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10543*/         OPC_EmitInteger, MVT::i32, 14, 
/*10546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10560*/       /*SwitchType*/ 19, MVT::v4i16,// ->10581
/*10562*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10564*/         OPC_EmitInteger, MVT::i32, 14, 
/*10567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10581*/       /*SwitchType*/ 19, MVT::v2i32,// ->10602
/*10583*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10585*/         OPC_EmitInteger, MVT::i32, 14, 
/*10588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10602*/       /*SwitchType*/ 19, MVT::v16i8,// ->10623
/*10604*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10606*/         OPC_EmitInteger, MVT::i32, 14, 
/*10609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10623*/       /*SwitchType*/ 19, MVT::v8i16,// ->10644
/*10625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10627*/         OPC_EmitInteger, MVT::i32, 14, 
/*10630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10644*/       /*SwitchType*/ 19, MVT::v4i32,// ->10665
/*10646*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10648*/         OPC_EmitInteger, MVT::i32, 14, 
/*10651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10665*/       /*SwitchType*/ 19, MVT::v1i64,// ->10686
/*10667*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10669*/         OPC_EmitInteger, MVT::i32, 14, 
/*10672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*10686*/       /*SwitchType*/ 19, MVT::v2i64,// ->10707
/*10688*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10690*/         OPC_EmitInteger, MVT::i32, 14, 
/*10693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*10707*/       0, // EndSwitchType
/*10708*/     0, /*End of Scope*/
/*10709*/   /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->16716
/*10713*/     OPC_Scope, 24|128,6/*792*/, /*->11508*/ // 17 children in Scope
/*10716*/       OPC_MoveChild, 0,
/*10718*/       OPC_Scope, 79, /*->10799*/ // 9 children in Scope
/*10720*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10723*/         OPC_MoveChild, 0,
/*10725*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10728*/         OPC_RecordChild0, // #0 = $Rm
/*10729*/         OPC_CheckChild1Integer, 24, 
/*10731*/         OPC_CheckChild1Type, MVT::i32,
/*10733*/         OPC_MoveParent,
/*10734*/         OPC_CheckChild1Integer, 16, 
/*10736*/         OPC_CheckChild1Type, MVT::i32,
/*10738*/         OPC_MoveParent,
/*10739*/         OPC_MoveChild, 1,
/*10741*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*10744*/         OPC_MoveChild, 0,
/*10746*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10749*/         OPC_CheckChild0Same, 0,
/*10751*/         OPC_CheckChild1Integer, 8, 
/*10753*/         OPC_CheckChild1Type, MVT::i32,
/*10755*/         OPC_MoveParent,
/*10756*/         OPC_MoveParent,
/*10757*/         OPC_CheckType, MVT::i32,
/*10759*/         OPC_Scope, 18, /*->10779*/ // 2 children in Scope
/*10761*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10763*/           OPC_EmitInteger, MVT::i32, 14, 
/*10766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10779*/         /*Scope*/ 18, /*->10798*/
/*10780*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10782*/           OPC_EmitInteger, MVT::i32, 14, 
/*10785*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10788*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10798*/         0, /*End of Scope*/
/*10799*/       /*Scope*/ 79, /*->10879*/
/*10800*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*10803*/         OPC_MoveChild, 0,
/*10805*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10808*/         OPC_RecordChild0, // #0 = $Rm
/*10809*/         OPC_CheckChild1Integer, 8, 
/*10811*/         OPC_CheckChild1Type, MVT::i32,
/*10813*/         OPC_MoveParent,
/*10814*/         OPC_MoveParent,
/*10815*/         OPC_MoveChild, 1,
/*10817*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10820*/         OPC_MoveChild, 0,
/*10822*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10825*/         OPC_CheckChild0Same, 0,
/*10827*/         OPC_CheckChild1Integer, 24, 
/*10829*/         OPC_CheckChild1Type, MVT::i32,
/*10831*/         OPC_MoveParent,
/*10832*/         OPC_CheckChild1Integer, 16, 
/*10834*/         OPC_CheckChild1Type, MVT::i32,
/*10836*/         OPC_MoveParent,
/*10837*/         OPC_CheckType, MVT::i32,
/*10839*/         OPC_Scope, 18, /*->10859*/ // 2 children in Scope
/*10841*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10843*/           OPC_EmitInteger, MVT::i32, 14, 
/*10846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10859*/         /*Scope*/ 18, /*->10878*/
/*10860*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10862*/           OPC_EmitInteger, MVT::i32, 14, 
/*10865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10878*/         0, /*End of Scope*/
/*10879*/       /*Scope*/ 57, /*->10937*/
/*10880*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10884*/         OPC_RecordChild0, // #0 = $Rn
/*10885*/         OPC_MoveParent,
/*10886*/         OPC_MoveChild, 1,
/*10888*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10894*/         OPC_MoveChild, 0,
/*10896*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10899*/         OPC_RecordChild0, // #1 = $Rm
/*10900*/         OPC_RecordChild1, // #2 = $sh
/*10901*/         OPC_MoveChild, 1,
/*10903*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10906*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*10908*/         OPC_CheckType, MVT::i32,
/*10910*/         OPC_MoveParent,
/*10911*/         OPC_MoveParent,
/*10912*/         OPC_MoveParent,
/*10913*/         OPC_CheckType, MVT::i32,
/*10915*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10917*/         OPC_EmitConvertToTarget, 2,
/*10919*/         OPC_EmitInteger, MVT::i32, 14, 
/*10922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10937*/       /*Scope*/ 100, /*->11038*/
/*10938*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10944*/         OPC_RecordChild0, // #0 = $Rn
/*10945*/         OPC_MoveParent,
/*10946*/         OPC_MoveChild, 1,
/*10948*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10952*/         OPC_MoveChild, 0,
/*10954*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10996
/*10958*/           OPC_RecordChild0, // #1 = $Rm
/*10959*/           OPC_RecordChild1, // #2 = $sh
/*10960*/           OPC_MoveChild, 1,
/*10962*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10965*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*10967*/           OPC_CheckType, MVT::i32,
/*10969*/           OPC_MoveParent,
/*10970*/           OPC_MoveParent,
/*10971*/           OPC_MoveParent,
/*10972*/           OPC_CheckType, MVT::i32,
/*10974*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10976*/           OPC_EmitConvertToTarget, 2,
/*10978*/           OPC_EmitInteger, MVT::i32, 14, 
/*10981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10996*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->11037
/*10999*/           OPC_RecordChild0, // #1 = $src2
/*11000*/           OPC_RecordChild1, // #2 = $sh
/*11001*/           OPC_MoveChild, 1,
/*11003*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11006*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11008*/           OPC_CheckType, MVT::i32,
/*11010*/           OPC_MoveParent,
/*11011*/           OPC_MoveParent,
/*11012*/           OPC_MoveParent,
/*11013*/           OPC_CheckType, MVT::i32,
/*11015*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11017*/           OPC_EmitConvertToTarget, 2,
/*11019*/           OPC_EmitInteger, MVT::i32, 14, 
/*11022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11037*/         0, // EndSwitchOpcode
/*11038*/       /*Scope*/ 57, /*->11096*/
/*11039*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11043*/         OPC_RecordChild0, // #0 = $Rn
/*11044*/         OPC_MoveParent,
/*11045*/         OPC_MoveChild, 1,
/*11047*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11053*/         OPC_MoveChild, 0,
/*11055*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11058*/         OPC_RecordChild0, // #1 = $Rm
/*11059*/         OPC_RecordChild1, // #2 = $sh
/*11060*/         OPC_MoveChild, 1,
/*11062*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11065*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11067*/         OPC_CheckType, MVT::i32,
/*11069*/         OPC_MoveParent,
/*11070*/         OPC_MoveParent,
/*11071*/         OPC_MoveParent,
/*11072*/         OPC_CheckType, MVT::i32,
/*11074*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11076*/         OPC_EmitConvertToTarget, 2,
/*11078*/         OPC_EmitInteger, MVT::i32, 14, 
/*11081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11096*/       /*Scope*/ 27|128,1/*155*/, /*->11253*/
/*11098*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11104*/         OPC_Scope, 94, /*->11200*/ // 2 children in Scope
/*11106*/           OPC_RecordChild0, // #0 = $Rn
/*11107*/           OPC_MoveParent,
/*11108*/           OPC_MoveChild, 1,
/*11110*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11114*/           OPC_MoveChild, 0,
/*11116*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->11158
/*11120*/             OPC_RecordChild0, // #1 = $Rm
/*11121*/             OPC_RecordChild1, // #2 = $sh
/*11122*/             OPC_MoveChild, 1,
/*11124*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11127*/             OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11129*/             OPC_CheckType, MVT::i32,
/*11131*/             OPC_MoveParent,
/*11132*/             OPC_MoveParent,
/*11133*/             OPC_MoveParent,
/*11134*/             OPC_CheckType, MVT::i32,
/*11136*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11138*/             OPC_EmitConvertToTarget, 2,
/*11140*/             OPC_EmitInteger, MVT::i32, 14, 
/*11143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11146*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11158*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->11199
/*11161*/             OPC_RecordChild0, // #1 = $src2
/*11162*/             OPC_RecordChild1, // #2 = $sh
/*11163*/             OPC_MoveChild, 1,
/*11165*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11168*/             OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11170*/             OPC_CheckType, MVT::i32,
/*11172*/             OPC_MoveParent,
/*11173*/             OPC_MoveParent,
/*11174*/             OPC_MoveParent,
/*11175*/             OPC_CheckType, MVT::i32,
/*11177*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11179*/             OPC_EmitConvertToTarget, 2,
/*11181*/             OPC_EmitInteger, MVT::i32, 14, 
/*11184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11187*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11199*/           0, // EndSwitchOpcode
/*11200*/         /*Scope*/ 51, /*->11252*/
/*11201*/           OPC_MoveChild, 0,
/*11203*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11206*/           OPC_RecordChild0, // #0 = $Rm
/*11207*/           OPC_RecordChild1, // #1 = $sh
/*11208*/           OPC_MoveChild, 1,
/*11210*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11213*/           OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11215*/           OPC_CheckType, MVT::i32,
/*11217*/           OPC_MoveParent,
/*11218*/           OPC_MoveParent,
/*11219*/           OPC_MoveParent,
/*11220*/           OPC_MoveChild, 1,
/*11222*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11226*/           OPC_RecordChild0, // #2 = $Rn
/*11227*/           OPC_MoveParent,
/*11228*/           OPC_CheckType, MVT::i32,
/*11230*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11232*/           OPC_EmitConvertToTarget, 1,
/*11234*/           OPC_EmitInteger, MVT::i32, 14, 
/*11237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11252*/         0, /*End of Scope*/
/*11253*/       /*Scope*/ 57, /*->11311*/
/*11254*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11258*/         OPC_MoveChild, 0,
/*11260*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11263*/         OPC_RecordChild0, // #0 = $Rm
/*11264*/         OPC_RecordChild1, // #1 = $sh
/*11265*/         OPC_MoveChild, 1,
/*11267*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11270*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11272*/         OPC_CheckType, MVT::i32,
/*11274*/         OPC_MoveParent,
/*11275*/         OPC_MoveParent,
/*11276*/         OPC_MoveParent,
/*11277*/         OPC_MoveChild, 1,
/*11279*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11285*/         OPC_RecordChild0, // #2 = $Rn
/*11286*/         OPC_MoveParent,
/*11287*/         OPC_CheckType, MVT::i32,
/*11289*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11291*/         OPC_EmitConvertToTarget, 1,
/*11293*/         OPC_EmitInteger, MVT::i32, 14, 
/*11296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11311*/       /*Scope*/ 57, /*->11369*/
/*11312*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11318*/         OPC_MoveChild, 0,
/*11320*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11323*/         OPC_RecordChild0, // #0 = $Rm
/*11324*/         OPC_RecordChild1, // #1 = $sh
/*11325*/         OPC_MoveChild, 1,
/*11327*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11330*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11332*/         OPC_CheckType, MVT::i32,
/*11334*/         OPC_MoveParent,
/*11335*/         OPC_MoveParent,
/*11336*/         OPC_MoveParent,
/*11337*/         OPC_MoveChild, 1,
/*11339*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11343*/         OPC_RecordChild0, // #2 = $Rn
/*11344*/         OPC_MoveParent,
/*11345*/         OPC_CheckType, MVT::i32,
/*11347*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11349*/         OPC_EmitConvertToTarget, 1,
/*11351*/         OPC_EmitInteger, MVT::i32, 14, 
/*11354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11369*/       /*Scope*/ 8|128,1/*136*/, /*->11507*/
/*11371*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11375*/         OPC_MoveChild, 0,
/*11377*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->11429
/*11381*/           OPC_RecordChild0, // #0 = $Rm
/*11382*/           OPC_RecordChild1, // #1 = $sh
/*11383*/           OPC_MoveChild, 1,
/*11385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11388*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11390*/           OPC_CheckType, MVT::i32,
/*11392*/           OPC_MoveParent,
/*11393*/           OPC_MoveParent,
/*11394*/           OPC_MoveParent,
/*11395*/           OPC_MoveChild, 1,
/*11397*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11403*/           OPC_RecordChild0, // #2 = $Rn
/*11404*/           OPC_MoveParent,
/*11405*/           OPC_CheckType, MVT::i32,
/*11407*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11409*/           OPC_EmitConvertToTarget, 1,
/*11411*/           OPC_EmitInteger, MVT::i32, 14, 
/*11414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11429*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->11506
/*11432*/           OPC_RecordChild0, // #0 = $src2
/*11433*/           OPC_RecordChild1, // #1 = $sh
/*11434*/           OPC_MoveChild, 1,
/*11436*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11439*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11441*/           OPC_CheckType, MVT::i32,
/*11443*/           OPC_MoveParent,
/*11444*/           OPC_MoveParent,
/*11445*/           OPC_MoveParent,
/*11446*/           OPC_MoveChild, 1,
/*11448*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11454*/           OPC_RecordChild0, // #2 = $src1
/*11455*/           OPC_MoveParent,
/*11456*/           OPC_CheckType, MVT::i32,
/*11458*/           OPC_Scope, 22, /*->11482*/ // 2 children in Scope
/*11460*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11462*/             OPC_EmitConvertToTarget, 1,
/*11464*/             OPC_EmitInteger, MVT::i32, 14, 
/*11467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11482*/           /*Scope*/ 22, /*->11505*/
/*11483*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11485*/             OPC_EmitConvertToTarget, 1,
/*11487*/             OPC_EmitInteger, MVT::i32, 14, 
/*11490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11505*/           0, /*End of Scope*/
/*11506*/         0, // EndSwitchOpcode
/*11507*/       0, /*End of Scope*/
/*11508*/     /*Scope*/ 48, /*->11557*/
/*11509*/       OPC_RecordChild0, // #0 = $Rn
/*11510*/       OPC_MoveChild, 1,
/*11512*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11515*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*11516*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_CheckType, MVT::i32,
/*11530*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11532*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11535*/       OPC_EmitInteger, MVT::i32, 14, 
/*11538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11557*/     /*Scope*/ 104|128,5/*744*/, /*->12303*/
/*11559*/       OPC_MoveChild, 0,
/*11561*/       OPC_Scope, 46, /*->11609*/ // 11 children in Scope
/*11563*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11566*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*11567*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11578*/         OPC_MoveParent,
/*11579*/         OPC_RecordChild1, // #1 = $Rn
/*11580*/         OPC_CheckType, MVT::i32,
/*11582*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11584*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11587*/         OPC_EmitInteger, MVT::i32, 14, 
/*11590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11609*/       /*Scope*/ 68, /*->11678*/
/*11610*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11614*/         OPC_RecordChild0, // #0 = $Rn
/*11615*/         OPC_MoveParent,
/*11616*/         OPC_MoveChild, 1,
/*11618*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11624*/         OPC_RecordChild0, // #1 = $Rm
/*11625*/         OPC_MoveParent,
/*11626*/         OPC_CheckType, MVT::i32,
/*11628*/         OPC_Scope, 23, /*->11653*/ // 2 children in Scope
/*11630*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11632*/           OPC_EmitInteger, MVT::i32, 0, 
/*11635*/           OPC_EmitInteger, MVT::i32, 14, 
/*11638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11653*/         /*Scope*/ 23, /*->11677*/
/*11654*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11656*/           OPC_EmitInteger, MVT::i32, 0, 
/*11659*/           OPC_EmitInteger, MVT::i32, 14, 
/*11662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11677*/         0, /*End of Scope*/
/*11678*/       /*Scope*/ 68, /*->11747*/
/*11679*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11685*/         OPC_RecordChild0, // #0 = $Rm
/*11686*/         OPC_MoveParent,
/*11687*/         OPC_MoveChild, 1,
/*11689*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11693*/         OPC_RecordChild0, // #1 = $Rn
/*11694*/         OPC_MoveParent,
/*11695*/         OPC_CheckType, MVT::i32,
/*11697*/         OPC_Scope, 23, /*->11722*/ // 2 children in Scope
/*11699*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11701*/           OPC_EmitInteger, MVT::i32, 0, 
/*11704*/           OPC_EmitInteger, MVT::i32, 14, 
/*11707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11722*/         /*Scope*/ 23, /*->11746*/
/*11723*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11725*/           OPC_EmitInteger, MVT::i32, 0, 
/*11728*/           OPC_EmitInteger, MVT::i32, 14, 
/*11731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11746*/         0, /*End of Scope*/
/*11747*/       /*Scope*/ 48, /*->11796*/
/*11748*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11752*/         OPC_RecordChild0, // #0 = $Rn
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveChild, 1,
/*11756*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11759*/         OPC_RecordChild0, // #1 = $Rm
/*11760*/         OPC_RecordChild1, // #2 = $sh
/*11761*/         OPC_MoveChild, 1,
/*11763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11766*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*11768*/         OPC_CheckType, MVT::i32,
/*11770*/         OPC_MoveParent,
/*11771*/         OPC_MoveParent,
/*11772*/         OPC_CheckType, MVT::i32,
/*11774*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11776*/         OPC_EmitConvertToTarget, 2,
/*11778*/         OPC_EmitInteger, MVT::i32, 14, 
/*11781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11796*/       /*Scope*/ 92, /*->11889*/
/*11797*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11803*/         OPC_RecordChild0, // #0 = $src1
/*11804*/         OPC_MoveParent,
/*11805*/         OPC_MoveChild, 1,
/*11807*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11848
/*11811*/           OPC_RecordChild0, // #1 = $src2
/*11812*/           OPC_RecordChild1, // #2 = $sh
/*11813*/           OPC_MoveChild, 1,
/*11815*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11818*/           OPC_CheckPredicate, 18, // Predicate_imm16
/*11820*/           OPC_CheckType, MVT::i32,
/*11822*/           OPC_MoveParent,
/*11823*/           OPC_MoveParent,
/*11824*/           OPC_CheckType, MVT::i32,
/*11826*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11828*/           OPC_EmitConvertToTarget, 2,
/*11830*/           OPC_EmitInteger, MVT::i32, 14, 
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11848*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11888
/*11851*/           OPC_RecordChild0, // #1 = $src2
/*11852*/           OPC_RecordChild1, // #2 = $sh
/*11853*/           OPC_MoveChild, 1,
/*11855*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11858*/           OPC_CheckPredicate, 17, // Predicate_imm16_31
/*11860*/           OPC_CheckType, MVT::i32,
/*11862*/           OPC_MoveParent,
/*11863*/           OPC_MoveParent,
/*11864*/           OPC_CheckType, MVT::i32,
/*11866*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11868*/           OPC_EmitConvertToTarget, 2,
/*11870*/           OPC_EmitInteger, MVT::i32, 14, 
/*11873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11876*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11888*/         0, // EndSwitchOpcode
/*11889*/       /*Scope*/ 48, /*->11938*/
/*11890*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11894*/         OPC_RecordChild0, // #0 = $src1
/*11895*/         OPC_MoveParent,
/*11896*/         OPC_MoveChild, 1,
/*11898*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11901*/         OPC_RecordChild0, // #1 = $src2
/*11902*/         OPC_RecordChild1, // #2 = $sh
/*11903*/         OPC_MoveChild, 1,
/*11905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11908*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*11910*/         OPC_CheckType, MVT::i32,
/*11912*/         OPC_MoveParent,
/*11913*/         OPC_MoveParent,
/*11914*/         OPC_CheckType, MVT::i32,
/*11916*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11918*/         OPC_EmitConvertToTarget, 2,
/*11920*/         OPC_EmitInteger, MVT::i32, 14, 
/*11923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11938*/       /*Scope*/ 92, /*->12031*/
/*11939*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11945*/         OPC_RecordChild0, // #0 = $src1
/*11946*/         OPC_MoveParent,
/*11947*/         OPC_MoveChild, 1,
/*11949*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11990
/*11953*/           OPC_RecordChild0, // #1 = $src2
/*11954*/           OPC_RecordChild1, // #2 = $sh
/*11955*/           OPC_MoveChild, 1,
/*11957*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11960*/           OPC_CheckPredicate, 18, // Predicate_imm16
/*11962*/           OPC_CheckType, MVT::i32,
/*11964*/           OPC_MoveParent,
/*11965*/           OPC_MoveParent,
/*11966*/           OPC_CheckType, MVT::i32,
/*11968*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11970*/           OPC_EmitConvertToTarget, 2,
/*11972*/           OPC_EmitInteger, MVT::i32, 14, 
/*11975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11990*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->12030
/*11993*/           OPC_RecordChild0, // #1 = $src2
/*11994*/           OPC_RecordChild1, // #2 = $sh
/*11995*/           OPC_MoveChild, 1,
/*11997*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12000*/           OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12002*/           OPC_CheckType, MVT::i32,
/*12004*/           OPC_MoveParent,
/*12005*/           OPC_MoveParent,
/*12006*/           OPC_CheckType, MVT::i32,
/*12008*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12010*/           OPC_EmitConvertToTarget, 2,
/*12012*/           OPC_EmitInteger, MVT::i32, 14, 
/*12015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12030*/         0, // EndSwitchOpcode
/*12031*/       /*Scope*/ 74, /*->12106*/
/*12032*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12035*/         OPC_RecordChild0, // #0 = $Rm
/*12036*/         OPC_RecordChild1, // #1 = $sh
/*12037*/         OPC_MoveChild, 1,
/*12039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12042*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12044*/         OPC_CheckType, MVT::i32,
/*12046*/         OPC_MoveParent,
/*12047*/         OPC_MoveParent,
/*12048*/         OPC_MoveChild, 1,
/*12050*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12054*/         OPC_RecordChild0, // #2 = $Rn
/*12055*/         OPC_MoveParent,
/*12056*/         OPC_CheckType, MVT::i32,
/*12058*/         OPC_Scope, 22, /*->12082*/ // 2 children in Scope
/*12060*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12062*/           OPC_EmitConvertToTarget, 1,
/*12064*/           OPC_EmitInteger, MVT::i32, 14, 
/*12067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12082*/         /*Scope*/ 22, /*->12105*/
/*12083*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12085*/           OPC_EmitConvertToTarget, 1,
/*12087*/           OPC_EmitInteger, MVT::i32, 14, 
/*12090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12105*/         0, /*End of Scope*/
/*12106*/       /*Scope*/ 76, /*->12183*/
/*12107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12110*/         OPC_RecordChild0, // #0 = $src2
/*12111*/         OPC_RecordChild1, // #1 = $sh
/*12112*/         OPC_MoveChild, 1,
/*12114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12117*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12119*/         OPC_CheckType, MVT::i32,
/*12121*/         OPC_MoveParent,
/*12122*/         OPC_MoveParent,
/*12123*/         OPC_MoveChild, 1,
/*12125*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12131*/         OPC_RecordChild0, // #2 = $src1
/*12132*/         OPC_MoveParent,
/*12133*/         OPC_CheckType, MVT::i32,
/*12135*/         OPC_Scope, 22, /*->12159*/ // 2 children in Scope
/*12137*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12139*/           OPC_EmitConvertToTarget, 1,
/*12141*/           OPC_EmitInteger, MVT::i32, 14, 
/*12144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12159*/         /*Scope*/ 22, /*->12182*/
/*12160*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12162*/           OPC_EmitConvertToTarget, 1,
/*12164*/           OPC_EmitInteger, MVT::i32, 14, 
/*12167*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12170*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12182*/         0, /*End of Scope*/
/*12183*/       /*Scope*/ 76, /*->12260*/
/*12184*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12187*/         OPC_RecordChild0, // #0 = $src2
/*12188*/         OPC_RecordChild1, // #1 = $sh
/*12189*/         OPC_MoveChild, 1,
/*12191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12194*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12196*/         OPC_CheckType, MVT::i32,
/*12198*/         OPC_MoveParent,
/*12199*/         OPC_MoveParent,
/*12200*/         OPC_MoveChild, 1,
/*12202*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12208*/         OPC_RecordChild0, // #2 = $src1
/*12209*/         OPC_MoveParent,
/*12210*/         OPC_CheckType, MVT::i32,
/*12212*/         OPC_Scope, 22, /*->12236*/ // 2 children in Scope
/*12214*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12216*/           OPC_EmitConvertToTarget, 1,
/*12218*/           OPC_EmitInteger, MVT::i32, 14, 
/*12221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12224*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12236*/         /*Scope*/ 22, /*->12259*/
/*12237*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12239*/           OPC_EmitConvertToTarget, 1,
/*12241*/           OPC_EmitInteger, MVT::i32, 14, 
/*12244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12247*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12259*/         0, /*End of Scope*/
/*12260*/       /*Scope*/ 41, /*->12302*/
/*12261*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12265*/         OPC_RecordChild0, // #0 = $src
/*12266*/         OPC_MoveParent,
/*12267*/         OPC_RecordChild1, // #1 = $imm
/*12268*/         OPC_MoveChild, 1,
/*12270*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12273*/         OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12275*/         OPC_MoveParent,
/*12276*/         OPC_CheckType, MVT::i32,
/*12278*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12280*/         OPC_EmitConvertToTarget, 1,
/*12282*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*12285*/         OPC_EmitInteger, MVT::i32, 14, 
/*12288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12302*/       0, /*End of Scope*/
/*12303*/     /*Scope*/ 32, /*->12336*/
/*12304*/       OPC_RecordChild0, // #0 = $Rn
/*12305*/       OPC_RecordChild1, // #1 = $shift
/*12306*/       OPC_CheckType, MVT::i32,
/*12308*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12310*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12313*/       OPC_EmitInteger, MVT::i32, 14, 
/*12316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12336*/     /*Scope*/ 43, /*->12380*/
/*12337*/       OPC_MoveChild, 0,
/*12339*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12343*/       OPC_RecordChild0, // #0 = $src
/*12344*/       OPC_MoveParent,
/*12345*/       OPC_RecordChild1, // #1 = $imm
/*12346*/       OPC_MoveChild, 1,
/*12348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12351*/       OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12353*/       OPC_MoveParent,
/*12354*/       OPC_CheckType, MVT::i32,
/*12356*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12358*/       OPC_EmitConvertToTarget, 1,
/*12360*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12363*/       OPC_EmitInteger, MVT::i32, 14, 
/*12366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12380*/     /*Scope*/ 15|128,1/*143*/, /*->12525*/
/*12382*/       OPC_RecordChild0, // #0 = $Rn
/*12383*/       OPC_Scope, 53, /*->12438*/ // 3 children in Scope
/*12385*/         OPC_MoveChild, 1,
/*12387*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12390*/         OPC_RecordChild0, // #1 = $imm
/*12391*/         OPC_MoveChild, 0,
/*12393*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12396*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12398*/         OPC_MoveParent,
/*12399*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12410*/         OPC_MoveParent,
/*12411*/         OPC_CheckType, MVT::i32,
/*12413*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12415*/         OPC_EmitConvertToTarget, 1,
/*12417*/         OPC_EmitInteger, MVT::i32, 14, 
/*12420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12438*/       /*Scope*/ 31, /*->12470*/
/*12439*/         OPC_RecordChild1, // #1 = $Rn
/*12440*/         OPC_CheckType, MVT::i32,
/*12442*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12444*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12447*/         OPC_EmitInteger, MVT::i32, 14, 
/*12450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12470*/       /*Scope*/ 53, /*->12524*/
/*12471*/         OPC_MoveChild, 1,
/*12473*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12476*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12487*/         OPC_RecordChild1, // #1 = $imm
/*12488*/         OPC_MoveChild, 1,
/*12490*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12493*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12495*/         OPC_MoveParent,
/*12496*/         OPC_MoveParent,
/*12497*/         OPC_CheckType, MVT::i32,
/*12499*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12501*/         OPC_EmitConvertToTarget, 1,
/*12503*/         OPC_EmitInteger, MVT::i32, 14, 
/*12506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12524*/       0, /*End of Scope*/
/*12525*/     /*Scope*/ 107, /*->12633*/
/*12526*/       OPC_MoveChild, 0,
/*12528*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12531*/       OPC_Scope, 49, /*->12582*/ // 2 children in Scope
/*12533*/         OPC_RecordChild0, // #0 = $imm
/*12534*/         OPC_MoveChild, 0,
/*12536*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12539*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12541*/         OPC_MoveParent,
/*12542*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12553*/         OPC_MoveParent,
/*12554*/         OPC_RecordChild1, // #1 = $Rn
/*12555*/         OPC_CheckType, MVT::i32,
/*12557*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12559*/         OPC_EmitConvertToTarget, 0,
/*12561*/         OPC_EmitInteger, MVT::i32, 14, 
/*12564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12582*/       /*Scope*/ 49, /*->12632*/
/*12583*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12594*/         OPC_RecordChild1, // #0 = $imm
/*12595*/         OPC_MoveChild, 1,
/*12597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12600*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12602*/         OPC_MoveParent,
/*12603*/         OPC_MoveParent,
/*12604*/         OPC_RecordChild1, // #1 = $Rn
/*12605*/         OPC_CheckType, MVT::i32,
/*12607*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12609*/         OPC_EmitConvertToTarget, 0,
/*12611*/         OPC_EmitInteger, MVT::i32, 14, 
/*12614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12632*/       0, /*End of Scope*/
/*12633*/     /*Scope*/ 37|128,1/*165*/, /*->12800*/
/*12635*/       OPC_RecordChild0, // #0 = $Rn
/*12636*/       OPC_Scope, 117, /*->12755*/ // 2 children in Scope
/*12638*/         OPC_RecordChild1, // #1 = $shift
/*12639*/         OPC_CheckType, MVT::i32,
/*12641*/         OPC_Scope, 27, /*->12670*/ // 4 children in Scope
/*12643*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12645*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12648*/           OPC_EmitInteger, MVT::i32, 14, 
/*12651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12657*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12670*/         /*Scope*/ 27, /*->12698*/
/*12671*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12673*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12676*/           OPC_EmitInteger, MVT::i32, 14, 
/*12679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12682*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12685*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12698*/         /*Scope*/ 27, /*->12726*/
/*12699*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12701*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12704*/           OPC_EmitInteger, MVT::i32, 14, 
/*12707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12726*/         /*Scope*/ 27, /*->12754*/
/*12727*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12729*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12732*/           OPC_EmitInteger, MVT::i32, 14, 
/*12735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12754*/         0, /*End of Scope*/
/*12755*/       /*Scope*/ 43, /*->12799*/
/*12756*/         OPC_MoveChild, 1,
/*12758*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12761*/         OPC_RecordChild0, // #1 = $Rm
/*12762*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12773*/         OPC_MoveParent,
/*12774*/         OPC_CheckType, MVT::i32,
/*12776*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12778*/         OPC_EmitInteger, MVT::i32, 14, 
/*12781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12799*/       0, /*End of Scope*/
/*12800*/     /*Scope*/ 44, /*->12845*/
/*12801*/       OPC_MoveChild, 0,
/*12803*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12806*/       OPC_RecordChild0, // #0 = $Rm
/*12807*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12818*/       OPC_MoveParent,
/*12819*/       OPC_RecordChild1, // #1 = $Rn
/*12820*/       OPC_CheckType, MVT::i32,
/*12822*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12824*/       OPC_EmitInteger, MVT::i32, 14, 
/*12827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12845*/     /*Scope*/ 61, /*->12907*/
/*12846*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12852*/       OPC_RecordChild0, // #0 = $src
/*12853*/       OPC_CheckType, MVT::i32,
/*12855*/       OPC_Scope, 24, /*->12881*/ // 2 children in Scope
/*12857*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12859*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12864*/         OPC_EmitInteger, MVT::i32, 14, 
/*12867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12881*/       /*Scope*/ 24, /*->12906*/
/*12882*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12884*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12889*/         OPC_EmitInteger, MVT::i32, 14, 
/*12892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12906*/       0, /*End of Scope*/
/*12907*/     /*Scope*/ 57|128,1/*185*/, /*->13094*/
/*12909*/       OPC_RecordChild0, // #0 = $Rn
/*12910*/       OPC_RecordChild1, // #1 = $imm
/*12911*/       OPC_Scope, 103, /*->13016*/ // 2 children in Scope
/*12913*/         OPC_MoveChild, 1,
/*12915*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12918*/         OPC_Scope, 30, /*->12950*/ // 3 children in Scope
/*12920*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*12922*/           OPC_MoveParent,
/*12923*/           OPC_CheckType, MVT::i32,
/*12925*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12927*/           OPC_EmitConvertToTarget, 1,
/*12929*/           OPC_EmitInteger, MVT::i32, 14, 
/*12932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12950*/         /*Scope*/ 30, /*->12981*/
/*12951*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12953*/           OPC_MoveParent,
/*12954*/           OPC_CheckType, MVT::i32,
/*12956*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12958*/           OPC_EmitConvertToTarget, 1,
/*12960*/           OPC_EmitInteger, MVT::i32, 14, 
/*12963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12969*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12981*/         /*Scope*/ 33, /*->13015*/
/*12982*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*12984*/           OPC_MoveParent,
/*12985*/           OPC_CheckType, MVT::i32,
/*12987*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12989*/           OPC_EmitConvertToTarget, 1,
/*12991*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12994*/           OPC_EmitInteger, MVT::i32, 14, 
/*12997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13015*/         0, /*End of Scope*/
/*13016*/       /*Scope*/ 76, /*->13093*/
/*13017*/         OPC_CheckType, MVT::i32,
/*13019*/         OPC_Scope, 23, /*->13044*/ // 3 children in Scope
/*13021*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13023*/           OPC_EmitInteger, MVT::i32, 14, 
/*13026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13044*/         /*Scope*/ 23, /*->13068*/
/*13045*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13047*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13050*/           OPC_EmitInteger, MVT::i32, 14, 
/*13053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13056*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13068*/         /*Scope*/ 23, /*->13092*/
/*13069*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13071*/           OPC_EmitInteger, MVT::i32, 14, 
/*13074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13092*/         0, /*End of Scope*/
/*13093*/       0, /*End of Scope*/
/*13094*/     /*Scope*/ 114|128,24/*3186*/, /*->16282*/
/*13096*/       OPC_MoveChild, 0,
/*13098*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13101*/       OPC_Scope, 66|128,5/*706*/, /*->13810*/ // 8 children in Scope
/*13104*/         OPC_RecordChild0, // #0 = $Vn
/*13105*/         OPC_Scope, 6|128,4/*518*/, /*->13626*/ // 2 children in Scope
/*13108*/           OPC_RecordChild1, // #1 = $Vd
/*13109*/           OPC_MoveParent,
/*13110*/           OPC_MoveChild, 1,
/*13112*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13115*/           OPC_Scope, 56|128,1/*184*/, /*->13302*/ // 4 children in Scope
/*13118*/             OPC_RecordChild0, // #2 = $Vm
/*13119*/             OPC_MoveChild, 1,
/*13121*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13124*/             OPC_Scope, 126, /*->13252*/ // 2 children in Scope
/*13126*/               OPC_CheckChild0Same, 1,
/*13128*/               OPC_MoveChild, 1,
/*13130*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13133*/               OPC_MoveChild, 0,
/*13135*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13138*/               OPC_MoveChild, 0,
/*13140*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13143*/               OPC_MoveParent,
/*13144*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13146*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->13199
/*13149*/                 OPC_MoveParent,
/*13150*/                 OPC_MoveParent,
/*13151*/                 OPC_MoveParent,
/*13152*/                 OPC_MoveParent,
/*13153*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->13176
/*13156*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13158*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13161*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13164*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13176*/                 /*SwitchType*/ 20, MVT::v1i64,// ->13198
/*13178*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13180*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13183*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13186*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13198*/                 0, // EndSwitchType
/*13199*/               /*SwitchType*/ 50, MVT::v16i8,// ->13251
/*13201*/                 OPC_MoveParent,
/*13202*/                 OPC_MoveParent,
/*13203*/                 OPC_MoveParent,
/*13204*/                 OPC_MoveParent,
/*13205*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->13228
/*13208*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13210*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13213*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13216*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13228*/                 /*SwitchType*/ 20, MVT::v2i64,// ->13250
/*13230*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13232*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13235*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13250*/                 0, // EndSwitchType
/*13251*/               0, // EndSwitchType
/*13252*/             /*Scope*/ 48, /*->13301*/
/*13253*/               OPC_MoveChild, 0,
/*13255*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13258*/               OPC_MoveChild, 0,
/*13260*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13263*/               OPC_MoveChild, 0,
/*13265*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13268*/               OPC_MoveParent,
/*13269*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13271*/               OPC_CheckType, MVT::v8i8,
/*13273*/               OPC_MoveParent,
/*13274*/               OPC_MoveParent,
/*13275*/               OPC_CheckChild1Same, 1,
/*13277*/               OPC_MoveParent,
/*13278*/               OPC_MoveParent,
/*13279*/               OPC_CheckType, MVT::v2i32,
/*13281*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13283*/               OPC_EmitInteger, MVT::i32, 14, 
/*13286*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13289*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13301*/             0, /*End of Scope*/
/*13302*/           /*Scope*/ 107, /*->13410*/
/*13303*/             OPC_MoveChild, 0,
/*13305*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13308*/             OPC_Scope, 49, /*->13359*/ // 2 children in Scope
/*13310*/               OPC_CheckChild0Same, 1,
/*13312*/               OPC_MoveChild, 1,
/*13314*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13317*/               OPC_MoveChild, 0,
/*13319*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13322*/               OPC_MoveChild, 0,
/*13324*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13327*/               OPC_MoveParent,
/*13328*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13330*/               OPC_CheckType, MVT::v8i8,
/*13332*/               OPC_MoveParent,
/*13333*/               OPC_MoveParent,
/*13334*/               OPC_MoveParent,
/*13335*/               OPC_RecordChild1, // #2 = $Vm
/*13336*/               OPC_MoveParent,
/*13337*/               OPC_CheckType, MVT::v2i32,
/*13339*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13341*/               OPC_EmitInteger, MVT::i32, 14, 
/*13344*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13347*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13359*/             /*Scope*/ 49, /*->13409*/
/*13360*/               OPC_MoveChild, 0,
/*13362*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13365*/               OPC_MoveChild, 0,
/*13367*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13370*/               OPC_MoveChild, 0,
/*13372*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13375*/               OPC_MoveParent,
/*13376*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13378*/               OPC_CheckType, MVT::v8i8,
/*13380*/               OPC_MoveParent,
/*13381*/               OPC_MoveParent,
/*13382*/               OPC_CheckChild1Same, 1,
/*13384*/               OPC_MoveParent,
/*13385*/               OPC_RecordChild1, // #2 = $Vm
/*13386*/               OPC_MoveParent,
/*13387*/               OPC_CheckType, MVT::v2i32,
/*13389*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13391*/               OPC_EmitInteger, MVT::i32, 14, 
/*13394*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13397*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13409*/             0, /*End of Scope*/
/*13410*/           /*Scope*/ 106, /*->13517*/
/*13411*/             OPC_RecordChild0, // #2 = $Vm
/*13412*/             OPC_MoveChild, 1,
/*13414*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13417*/             OPC_Scope, 48, /*->13467*/ // 2 children in Scope
/*13419*/               OPC_CheckChild0Same, 0,
/*13421*/               OPC_MoveChild, 1,
/*13423*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13426*/               OPC_MoveChild, 0,
/*13428*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13431*/               OPC_MoveChild, 0,
/*13433*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13436*/               OPC_MoveParent,
/*13437*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13439*/               OPC_CheckType, MVT::v8i8,
/*13441*/               OPC_MoveParent,
/*13442*/               OPC_MoveParent,
/*13443*/               OPC_MoveParent,
/*13444*/               OPC_MoveParent,
/*13445*/               OPC_CheckType, MVT::v2i32,
/*13447*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13449*/               OPC_EmitInteger, MVT::i32, 14, 
/*13452*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13455*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13467*/             /*Scope*/ 48, /*->13516*/
/*13468*/               OPC_MoveChild, 0,
/*13470*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13473*/               OPC_MoveChild, 0,
/*13475*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13478*/               OPC_MoveChild, 0,
/*13480*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13483*/               OPC_MoveParent,
/*13484*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13486*/               OPC_CheckType, MVT::v8i8,
/*13488*/               OPC_MoveParent,
/*13489*/               OPC_MoveParent,
/*13490*/               OPC_CheckChild1Same, 0,
/*13492*/               OPC_MoveParent,
/*13493*/               OPC_MoveParent,
/*13494*/               OPC_CheckType, MVT::v2i32,
/*13496*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13498*/               OPC_EmitInteger, MVT::i32, 14, 
/*13501*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13504*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13516*/             0, /*End of Scope*/
/*13517*/           /*Scope*/ 107, /*->13625*/
/*13518*/             OPC_MoveChild, 0,
/*13520*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13523*/             OPC_Scope, 49, /*->13574*/ // 2 children in Scope
/*13525*/               OPC_CheckChild0Same, 0,
/*13527*/               OPC_MoveChild, 1,
/*13529*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13532*/               OPC_MoveChild, 0,
/*13534*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13537*/               OPC_MoveChild, 0,
/*13539*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13542*/               OPC_MoveParent,
/*13543*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13545*/               OPC_CheckType, MVT::v8i8,
/*13547*/               OPC_MoveParent,
/*13548*/               OPC_MoveParent,
/*13549*/               OPC_MoveParent,
/*13550*/               OPC_RecordChild1, // #2 = $Vm
/*13551*/               OPC_MoveParent,
/*13552*/               OPC_CheckType, MVT::v2i32,
/*13554*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13556*/               OPC_EmitInteger, MVT::i32, 14, 
/*13559*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13562*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13574*/             /*Scope*/ 49, /*->13624*/
/*13575*/               OPC_MoveChild, 0,
/*13577*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13580*/               OPC_MoveChild, 0,
/*13582*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13585*/               OPC_MoveChild, 0,
/*13587*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13590*/               OPC_MoveParent,
/*13591*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13593*/               OPC_CheckType, MVT::v8i8,
/*13595*/               OPC_MoveParent,
/*13596*/               OPC_MoveParent,
/*13597*/               OPC_CheckChild1Same, 0,
/*13599*/               OPC_MoveParent,
/*13600*/               OPC_RecordChild1, // #2 = $Vm
/*13601*/               OPC_MoveParent,
/*13602*/               OPC_CheckType, MVT::v2i32,
/*13604*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13606*/               OPC_EmitInteger, MVT::i32, 14, 
/*13609*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13612*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13624*/             0, /*End of Scope*/
/*13625*/           0, /*End of Scope*/
/*13626*/         /*Scope*/ 53|128,1/*181*/, /*->13809*/
/*13628*/           OPC_MoveChild, 1,
/*13630*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13633*/           OPC_Scope, 86, /*->13721*/ // 2 children in Scope
/*13635*/             OPC_RecordChild0, // #1 = $Vd
/*13636*/             OPC_MoveChild, 1,
/*13638*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13641*/             OPC_MoveChild, 0,
/*13643*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13646*/             OPC_MoveChild, 0,
/*13648*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13651*/             OPC_MoveParent,
/*13652*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13654*/             OPC_CheckType, MVT::v8i8,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_MoveParent,
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v2i32,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v2i32,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           /*Scope*/ 86, /*->13808*/
/*13722*/             OPC_MoveChild, 0,
/*13724*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13727*/             OPC_MoveChild, 0,
/*13729*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13732*/             OPC_MoveChild, 0,
/*13734*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13737*/             OPC_MoveParent,
/*13738*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13740*/             OPC_CheckType, MVT::v8i8,
/*13742*/             OPC_MoveParent,
/*13743*/             OPC_MoveParent,
/*13744*/             OPC_RecordChild1, // #1 = $Vd
/*13745*/             OPC_MoveParent,
/*13746*/             OPC_MoveParent,
/*13747*/             OPC_MoveChild, 1,
/*13749*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13752*/             OPC_Scope, 26, /*->13780*/ // 2 children in Scope
/*13754*/               OPC_RecordChild0, // #2 = $Vn
/*13755*/               OPC_CheckChild1Same, 1,
/*13757*/               OPC_MoveParent,
/*13758*/               OPC_CheckType, MVT::v2i32,
/*13760*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13762*/               OPC_EmitInteger, MVT::i32, 14, 
/*13765*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13768*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13780*/             /*Scope*/ 26, /*->13807*/
/*13781*/               OPC_CheckChild0Same, 1,
/*13783*/               OPC_RecordChild1, // #2 = $Vn
/*13784*/               OPC_MoveParent,
/*13785*/               OPC_CheckType, MVT::v2i32,
/*13787*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13789*/               OPC_EmitInteger, MVT::i32, 14, 
/*13792*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13795*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13807*/             0, /*End of Scope*/
/*13808*/           0, /*End of Scope*/
/*13809*/         0, /*End of Scope*/
/*13810*/       /*Scope*/ 55|128,1/*183*/, /*->13995*/
/*13812*/         OPC_MoveChild, 0,
/*13814*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13817*/         OPC_Scope, 87, /*->13906*/ // 2 children in Scope
/*13819*/           OPC_RecordChild0, // #0 = $Vd
/*13820*/           OPC_MoveChild, 1,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_MoveParent,
/*13843*/           OPC_RecordChild1, // #1 = $Vm
/*13844*/           OPC_MoveParent,
/*13845*/           OPC_MoveChild, 1,
/*13847*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13850*/           OPC_Scope, 26, /*->13878*/ // 2 children in Scope
/*13852*/             OPC_RecordChild0, // #2 = $Vn
/*13853*/             OPC_CheckChild1Same, 0,
/*13855*/             OPC_MoveParent,
/*13856*/             OPC_CheckType, MVT::v2i32,
/*13858*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13860*/             OPC_EmitInteger, MVT::i32, 14, 
/*13863*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13866*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13878*/           /*Scope*/ 26, /*->13905*/
/*13879*/             OPC_CheckChild0Same, 0,
/*13881*/             OPC_RecordChild1, // #2 = $Vn
/*13882*/             OPC_MoveParent,
/*13883*/             OPC_CheckType, MVT::v2i32,
/*13885*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13887*/             OPC_EmitInteger, MVT::i32, 14, 
/*13890*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13893*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13905*/           0, /*End of Scope*/
/*13906*/         /*Scope*/ 87, /*->13994*/
/*13907*/           OPC_MoveChild, 0,
/*13909*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13912*/           OPC_MoveChild, 0,
/*13914*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13917*/           OPC_MoveChild, 0,
/*13919*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13922*/           OPC_MoveParent,
/*13923*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13925*/           OPC_CheckType, MVT::v8i8,
/*13927*/           OPC_MoveParent,
/*13928*/           OPC_MoveParent,
/*13929*/           OPC_RecordChild1, // #0 = $Vd
/*13930*/           OPC_MoveParent,
/*13931*/           OPC_RecordChild1, // #1 = $Vm
/*13932*/           OPC_MoveParent,
/*13933*/           OPC_MoveChild, 1,
/*13935*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13938*/           OPC_Scope, 26, /*->13966*/ // 2 children in Scope
/*13940*/             OPC_RecordChild0, // #2 = $Vn
/*13941*/             OPC_CheckChild1Same, 0,
/*13943*/             OPC_MoveParent,
/*13944*/             OPC_CheckType, MVT::v2i32,
/*13946*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13948*/             OPC_EmitInteger, MVT::i32, 14, 
/*13951*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13954*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13966*/           /*Scope*/ 26, /*->13993*/
/*13967*/             OPC_CheckChild0Same, 0,
/*13969*/             OPC_RecordChild1, // #2 = $Vn
/*13970*/             OPC_MoveParent,
/*13971*/             OPC_CheckType, MVT::v2i32,
/*13973*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13975*/             OPC_EmitInteger, MVT::i32, 14, 
/*13978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13993*/           0, /*End of Scope*/
/*13994*/         0, /*End of Scope*/
/*13995*/       /*Scope*/ 63|128,4/*575*/, /*->14572*/
/*13997*/         OPC_RecordChild0, // #0 = $Vn
/*13998*/         OPC_Scope, 3|128,3/*387*/, /*->14388*/ // 2 children in Scope
/*14001*/           OPC_RecordChild1, // #1 = $Vd
/*14002*/           OPC_MoveParent,
/*14003*/           OPC_MoveChild, 1,
/*14005*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14008*/           OPC_Scope, 54, /*->14064*/ // 4 children in Scope
/*14010*/             OPC_RecordChild0, // #2 = $Vm
/*14011*/             OPC_MoveChild, 1,
/*14013*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14016*/             OPC_MoveChild, 0,
/*14018*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14021*/             OPC_MoveChild, 0,
/*14023*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14026*/             OPC_MoveChild, 0,
/*14028*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14031*/             OPC_MoveParent,
/*14032*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14034*/             OPC_CheckType, MVT::v8i8,
/*14036*/             OPC_MoveParent,
/*14037*/             OPC_MoveParent,
/*14038*/             OPC_CheckChild1Same, 1,
/*14040*/             OPC_MoveParent,
/*14041*/             OPC_MoveParent,
/*14042*/             OPC_CheckType, MVT::v1i64,
/*14044*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14046*/             OPC_EmitInteger, MVT::i32, 14, 
/*14049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14052*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14064*/           /*Scope*/ 107, /*->14172*/
/*14065*/             OPC_MoveChild, 0,
/*14067*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14070*/             OPC_Scope, 49, /*->14121*/ // 2 children in Scope
/*14072*/               OPC_CheckChild0Same, 1,
/*14074*/               OPC_MoveChild, 1,
/*14076*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14079*/               OPC_MoveChild, 0,
/*14081*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14084*/               OPC_MoveChild, 0,
/*14086*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14089*/               OPC_MoveParent,
/*14090*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14092*/               OPC_CheckType, MVT::v8i8,
/*14094*/               OPC_MoveParent,
/*14095*/               OPC_MoveParent,
/*14096*/               OPC_MoveParent,
/*14097*/               OPC_RecordChild1, // #2 = $Vm
/*14098*/               OPC_MoveParent,
/*14099*/               OPC_CheckType, MVT::v1i64,
/*14101*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14103*/               OPC_EmitInteger, MVT::i32, 14, 
/*14106*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14109*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14121*/             /*Scope*/ 49, /*->14171*/
/*14122*/               OPC_MoveChild, 0,
/*14124*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14127*/               OPC_MoveChild, 0,
/*14129*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14132*/               OPC_MoveChild, 0,
/*14134*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14137*/               OPC_MoveParent,
/*14138*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14140*/               OPC_CheckType, MVT::v8i8,
/*14142*/               OPC_MoveParent,
/*14143*/               OPC_MoveParent,
/*14144*/               OPC_CheckChild1Same, 1,
/*14146*/               OPC_MoveParent,
/*14147*/               OPC_RecordChild1, // #2 = $Vm
/*14148*/               OPC_MoveParent,
/*14149*/               OPC_CheckType, MVT::v1i64,
/*14151*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14153*/               OPC_EmitInteger, MVT::i32, 14, 
/*14156*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14159*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14171*/             0, /*End of Scope*/
/*14172*/           /*Scope*/ 106, /*->14279*/
/*14173*/             OPC_RecordChild0, // #2 = $Vm
/*14174*/             OPC_MoveChild, 1,
/*14176*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14179*/             OPC_Scope, 48, /*->14229*/ // 2 children in Scope
/*14181*/               OPC_CheckChild0Same, 0,
/*14183*/               OPC_MoveChild, 1,
/*14185*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14188*/               OPC_MoveChild, 0,
/*14190*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14193*/               OPC_MoveChild, 0,
/*14195*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14198*/               OPC_MoveParent,
/*14199*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14201*/               OPC_CheckType, MVT::v8i8,
/*14203*/               OPC_MoveParent,
/*14204*/               OPC_MoveParent,
/*14205*/               OPC_MoveParent,
/*14206*/               OPC_MoveParent,
/*14207*/               OPC_CheckType, MVT::v1i64,
/*14209*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14211*/               OPC_EmitInteger, MVT::i32, 14, 
/*14214*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14217*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14229*/             /*Scope*/ 48, /*->14278*/
/*14230*/               OPC_MoveChild, 0,
/*14232*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14235*/               OPC_MoveChild, 0,
/*14237*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14240*/               OPC_MoveChild, 0,
/*14242*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14245*/               OPC_MoveParent,
/*14246*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14248*/               OPC_CheckType, MVT::v8i8,
/*14250*/               OPC_MoveParent,
/*14251*/               OPC_MoveParent,
/*14252*/               OPC_CheckChild1Same, 0,
/*14254*/               OPC_MoveParent,
/*14255*/               OPC_MoveParent,
/*14256*/               OPC_CheckType, MVT::v1i64,
/*14258*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14260*/               OPC_EmitInteger, MVT::i32, 14, 
/*14263*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14266*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14278*/             0, /*End of Scope*/
/*14279*/           /*Scope*/ 107, /*->14387*/
/*14280*/             OPC_MoveChild, 0,
/*14282*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14285*/             OPC_Scope, 49, /*->14336*/ // 2 children in Scope
/*14287*/               OPC_CheckChild0Same, 0,
/*14289*/               OPC_MoveChild, 1,
/*14291*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14294*/               OPC_MoveChild, 0,
/*14296*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14299*/               OPC_MoveChild, 0,
/*14301*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14304*/               OPC_MoveParent,
/*14305*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14307*/               OPC_CheckType, MVT::v8i8,
/*14309*/               OPC_MoveParent,
/*14310*/               OPC_MoveParent,
/*14311*/               OPC_MoveParent,
/*14312*/               OPC_RecordChild1, // #2 = $Vm
/*14313*/               OPC_MoveParent,
/*14314*/               OPC_CheckType, MVT::v1i64,
/*14316*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14318*/               OPC_EmitInteger, MVT::i32, 14, 
/*14321*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14324*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14336*/             /*Scope*/ 49, /*->14386*/
/*14337*/               OPC_MoveChild, 0,
/*14339*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14342*/               OPC_MoveChild, 0,
/*14344*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14347*/               OPC_MoveChild, 0,
/*14349*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14352*/               OPC_MoveParent,
/*14353*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14355*/               OPC_CheckType, MVT::v8i8,
/*14357*/               OPC_MoveParent,
/*14358*/               OPC_MoveParent,
/*14359*/               OPC_CheckChild1Same, 0,
/*14361*/               OPC_MoveParent,
/*14362*/               OPC_RecordChild1, // #2 = $Vm
/*14363*/               OPC_MoveParent,
/*14364*/               OPC_CheckType, MVT::v1i64,
/*14366*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14368*/               OPC_EmitInteger, MVT::i32, 14, 
/*14371*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14374*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14386*/             0, /*End of Scope*/
/*14387*/           0, /*End of Scope*/
/*14388*/         /*Scope*/ 53|128,1/*181*/, /*->14571*/
/*14390*/           OPC_MoveChild, 1,
/*14392*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14395*/           OPC_Scope, 86, /*->14483*/ // 2 children in Scope
/*14397*/             OPC_RecordChild0, // #1 = $Vd
/*14398*/             OPC_MoveChild, 1,
/*14400*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14403*/             OPC_MoveChild, 0,
/*14405*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14408*/             OPC_MoveChild, 0,
/*14410*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14413*/             OPC_MoveParent,
/*14414*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14416*/             OPC_CheckType, MVT::v8i8,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_MoveParent,
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v1i64,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v1i64,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           /*Scope*/ 86, /*->14570*/
/*14484*/             OPC_MoveChild, 0,
/*14486*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14489*/             OPC_MoveChild, 0,
/*14491*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14494*/             OPC_MoveChild, 0,
/*14496*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14499*/             OPC_MoveParent,
/*14500*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14502*/             OPC_CheckType, MVT::v8i8,
/*14504*/             OPC_MoveParent,
/*14505*/             OPC_MoveParent,
/*14506*/             OPC_RecordChild1, // #1 = $Vd
/*14507*/             OPC_MoveParent,
/*14508*/             OPC_MoveParent,
/*14509*/             OPC_MoveChild, 1,
/*14511*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14514*/             OPC_Scope, 26, /*->14542*/ // 2 children in Scope
/*14516*/               OPC_RecordChild0, // #2 = $Vn
/*14517*/               OPC_CheckChild1Same, 1,
/*14519*/               OPC_MoveParent,
/*14520*/               OPC_CheckType, MVT::v1i64,
/*14522*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14524*/               OPC_EmitInteger, MVT::i32, 14, 
/*14527*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14530*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14542*/             /*Scope*/ 26, /*->14569*/
/*14543*/               OPC_CheckChild0Same, 1,
/*14545*/               OPC_RecordChild1, // #2 = $Vn
/*14546*/               OPC_MoveParent,
/*14547*/               OPC_CheckType, MVT::v1i64,
/*14549*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14551*/               OPC_EmitInteger, MVT::i32, 14, 
/*14554*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14557*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14569*/             0, /*End of Scope*/
/*14570*/           0, /*End of Scope*/
/*14571*/         0, /*End of Scope*/
/*14572*/       /*Scope*/ 55|128,1/*183*/, /*->14757*/
/*14574*/         OPC_MoveChild, 0,
/*14576*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14579*/         OPC_Scope, 87, /*->14668*/ // 2 children in Scope
/*14581*/           OPC_RecordChild0, // #0 = $Vd
/*14582*/           OPC_MoveChild, 1,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v8i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_MoveParent,
/*14605*/           OPC_RecordChild1, // #1 = $Vm
/*14606*/           OPC_MoveParent,
/*14607*/           OPC_MoveChild, 1,
/*14609*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14612*/           OPC_Scope, 26, /*->14640*/ // 2 children in Scope
/*14614*/             OPC_RecordChild0, // #2 = $Vn
/*14615*/             OPC_CheckChild1Same, 0,
/*14617*/             OPC_MoveParent,
/*14618*/             OPC_CheckType, MVT::v1i64,
/*14620*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14622*/             OPC_EmitInteger, MVT::i32, 14, 
/*14625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14628*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14640*/           /*Scope*/ 26, /*->14667*/
/*14641*/             OPC_CheckChild0Same, 0,
/*14643*/             OPC_RecordChild1, // #2 = $Vn
/*14644*/             OPC_MoveParent,
/*14645*/             OPC_CheckType, MVT::v1i64,
/*14647*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14649*/             OPC_EmitInteger, MVT::i32, 14, 
/*14652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14655*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14667*/           0, /*End of Scope*/
/*14668*/         /*Scope*/ 87, /*->14756*/
/*14669*/           OPC_MoveChild, 0,
/*14671*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14674*/           OPC_MoveChild, 0,
/*14676*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14679*/           OPC_MoveChild, 0,
/*14681*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14684*/           OPC_MoveParent,
/*14685*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14687*/           OPC_CheckType, MVT::v8i8,
/*14689*/           OPC_MoveParent,
/*14690*/           OPC_MoveParent,
/*14691*/           OPC_RecordChild1, // #0 = $Vd
/*14692*/           OPC_MoveParent,
/*14693*/           OPC_RecordChild1, // #1 = $Vm
/*14694*/           OPC_MoveParent,
/*14695*/           OPC_MoveChild, 1,
/*14697*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14700*/           OPC_Scope, 26, /*->14728*/ // 2 children in Scope
/*14702*/             OPC_RecordChild0, // #2 = $Vn
/*14703*/             OPC_CheckChild1Same, 0,
/*14705*/             OPC_MoveParent,
/*14706*/             OPC_CheckType, MVT::v1i64,
/*14708*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14710*/             OPC_EmitInteger, MVT::i32, 14, 
/*14713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14716*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14728*/           /*Scope*/ 26, /*->14755*/
/*14729*/             OPC_CheckChild0Same, 0,
/*14731*/             OPC_RecordChild1, // #2 = $Vn
/*14732*/             OPC_MoveParent,
/*14733*/             OPC_CheckType, MVT::v1i64,
/*14735*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14737*/             OPC_EmitInteger, MVT::i32, 14, 
/*14740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14743*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14755*/           0, /*End of Scope*/
/*14756*/         0, /*End of Scope*/
/*14757*/       /*Scope*/ 63|128,4/*575*/, /*->15334*/
/*14759*/         OPC_RecordChild0, // #0 = $Vn
/*14760*/         OPC_Scope, 3|128,3/*387*/, /*->15150*/ // 2 children in Scope
/*14763*/           OPC_RecordChild1, // #1 = $Vd
/*14764*/           OPC_MoveParent,
/*14765*/           OPC_MoveChild, 1,
/*14767*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14770*/           OPC_Scope, 54, /*->14826*/ // 4 children in Scope
/*14772*/             OPC_RecordChild0, // #2 = $Vm
/*14773*/             OPC_MoveChild, 1,
/*14775*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14778*/             OPC_MoveChild, 0,
/*14780*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14783*/             OPC_MoveChild, 0,
/*14785*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14788*/             OPC_MoveChild, 0,
/*14790*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14793*/             OPC_MoveParent,
/*14794*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14796*/             OPC_CheckType, MVT::v16i8,
/*14798*/             OPC_MoveParent,
/*14799*/             OPC_MoveParent,
/*14800*/             OPC_CheckChild1Same, 1,
/*14802*/             OPC_MoveParent,
/*14803*/             OPC_MoveParent,
/*14804*/             OPC_CheckType, MVT::v4i32,
/*14806*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14808*/             OPC_EmitInteger, MVT::i32, 14, 
/*14811*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14826*/           /*Scope*/ 107, /*->14934*/
/*14827*/             OPC_MoveChild, 0,
/*14829*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14832*/             OPC_Scope, 49, /*->14883*/ // 2 children in Scope
/*14834*/               OPC_CheckChild0Same, 1,
/*14836*/               OPC_MoveChild, 1,
/*14838*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14841*/               OPC_MoveChild, 0,
/*14843*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14846*/               OPC_MoveChild, 0,
/*14848*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14851*/               OPC_MoveParent,
/*14852*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14854*/               OPC_CheckType, MVT::v16i8,
/*14856*/               OPC_MoveParent,
/*14857*/               OPC_MoveParent,
/*14858*/               OPC_MoveParent,
/*14859*/               OPC_RecordChild1, // #2 = $Vm
/*14860*/               OPC_MoveParent,
/*14861*/               OPC_CheckType, MVT::v4i32,
/*14863*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14865*/               OPC_EmitInteger, MVT::i32, 14, 
/*14868*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14871*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14883*/             /*Scope*/ 49, /*->14933*/
/*14884*/               OPC_MoveChild, 0,
/*14886*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14889*/               OPC_MoveChild, 0,
/*14891*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14894*/               OPC_MoveChild, 0,
/*14896*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14899*/               OPC_MoveParent,
/*14900*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14902*/               OPC_CheckType, MVT::v16i8,
/*14904*/               OPC_MoveParent,
/*14905*/               OPC_MoveParent,
/*14906*/               OPC_CheckChild1Same, 1,
/*14908*/               OPC_MoveParent,
/*14909*/               OPC_RecordChild1, // #2 = $Vm
/*14910*/               OPC_MoveParent,
/*14911*/               OPC_CheckType, MVT::v4i32,
/*14913*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14915*/               OPC_EmitInteger, MVT::i32, 14, 
/*14918*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14921*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14933*/             0, /*End of Scope*/
/*14934*/           /*Scope*/ 106, /*->15041*/
/*14935*/             OPC_RecordChild0, // #2 = $Vm
/*14936*/             OPC_MoveChild, 1,
/*14938*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14941*/             OPC_Scope, 48, /*->14991*/ // 2 children in Scope
/*14943*/               OPC_CheckChild0Same, 0,
/*14945*/               OPC_MoveChild, 1,
/*14947*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14950*/               OPC_MoveChild, 0,
/*14952*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14955*/               OPC_MoveChild, 0,
/*14957*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14960*/               OPC_MoveParent,
/*14961*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14963*/               OPC_CheckType, MVT::v16i8,
/*14965*/               OPC_MoveParent,
/*14966*/               OPC_MoveParent,
/*14967*/               OPC_MoveParent,
/*14968*/               OPC_MoveParent,
/*14969*/               OPC_CheckType, MVT::v4i32,
/*14971*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14973*/               OPC_EmitInteger, MVT::i32, 14, 
/*14976*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14979*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14991*/             /*Scope*/ 48, /*->15040*/
/*14992*/               OPC_MoveChild, 0,
/*14994*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14997*/               OPC_MoveChild, 0,
/*14999*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15002*/               OPC_MoveChild, 0,
/*15004*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15007*/               OPC_MoveParent,
/*15008*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15010*/               OPC_CheckType, MVT::v16i8,
/*15012*/               OPC_MoveParent,
/*15013*/               OPC_MoveParent,
/*15014*/               OPC_CheckChild1Same, 0,
/*15016*/               OPC_MoveParent,
/*15017*/               OPC_MoveParent,
/*15018*/               OPC_CheckType, MVT::v4i32,
/*15020*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15022*/               OPC_EmitInteger, MVT::i32, 14, 
/*15025*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15028*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15040*/             0, /*End of Scope*/
/*15041*/           /*Scope*/ 107, /*->15149*/
/*15042*/             OPC_MoveChild, 0,
/*15044*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15047*/             OPC_Scope, 49, /*->15098*/ // 2 children in Scope
/*15049*/               OPC_CheckChild0Same, 0,
/*15051*/               OPC_MoveChild, 1,
/*15053*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15056*/               OPC_MoveChild, 0,
/*15058*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15061*/               OPC_MoveChild, 0,
/*15063*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15066*/               OPC_MoveParent,
/*15067*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15069*/               OPC_CheckType, MVT::v16i8,
/*15071*/               OPC_MoveParent,
/*15072*/               OPC_MoveParent,
/*15073*/               OPC_MoveParent,
/*15074*/               OPC_RecordChild1, // #2 = $Vm
/*15075*/               OPC_MoveParent,
/*15076*/               OPC_CheckType, MVT::v4i32,
/*15078*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15080*/               OPC_EmitInteger, MVT::i32, 14, 
/*15083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15086*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15098*/             /*Scope*/ 49, /*->15148*/
/*15099*/               OPC_MoveChild, 0,
/*15101*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15104*/               OPC_MoveChild, 0,
/*15106*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15109*/               OPC_MoveChild, 0,
/*15111*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15114*/               OPC_MoveParent,
/*15115*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15117*/               OPC_CheckType, MVT::v16i8,
/*15119*/               OPC_MoveParent,
/*15120*/               OPC_MoveParent,
/*15121*/               OPC_CheckChild1Same, 0,
/*15123*/               OPC_MoveParent,
/*15124*/               OPC_RecordChild1, // #2 = $Vm
/*15125*/               OPC_MoveParent,
/*15126*/               OPC_CheckType, MVT::v4i32,
/*15128*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15130*/               OPC_EmitInteger, MVT::i32, 14, 
/*15133*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15136*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15148*/             0, /*End of Scope*/
/*15149*/           0, /*End of Scope*/
/*15150*/         /*Scope*/ 53|128,1/*181*/, /*->15333*/
/*15152*/           OPC_MoveChild, 1,
/*15154*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15157*/           OPC_Scope, 86, /*->15245*/ // 2 children in Scope
/*15159*/             OPC_RecordChild0, // #1 = $Vd
/*15160*/             OPC_MoveChild, 1,
/*15162*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15165*/             OPC_MoveChild, 0,
/*15167*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15170*/             OPC_MoveChild, 0,
/*15172*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15175*/             OPC_MoveParent,
/*15176*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15178*/             OPC_CheckType, MVT::v16i8,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_MoveParent,
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v4i32,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v4i32,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           /*Scope*/ 86, /*->15332*/
/*15246*/             OPC_MoveChild, 0,
/*15248*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15251*/             OPC_MoveChild, 0,
/*15253*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15256*/             OPC_MoveChild, 0,
/*15258*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15261*/             OPC_MoveParent,
/*15262*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15264*/             OPC_CheckType, MVT::v16i8,
/*15266*/             OPC_MoveParent,
/*15267*/             OPC_MoveParent,
/*15268*/             OPC_RecordChild1, // #1 = $Vd
/*15269*/             OPC_MoveParent,
/*15270*/             OPC_MoveParent,
/*15271*/             OPC_MoveChild, 1,
/*15273*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15276*/             OPC_Scope, 26, /*->15304*/ // 2 children in Scope
/*15278*/               OPC_RecordChild0, // #2 = $Vn
/*15279*/               OPC_CheckChild1Same, 1,
/*15281*/               OPC_MoveParent,
/*15282*/               OPC_CheckType, MVT::v4i32,
/*15284*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15286*/               OPC_EmitInteger, MVT::i32, 14, 
/*15289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15292*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15304*/             /*Scope*/ 26, /*->15331*/
/*15305*/               OPC_CheckChild0Same, 1,
/*15307*/               OPC_RecordChild1, // #2 = $Vn
/*15308*/               OPC_MoveParent,
/*15309*/               OPC_CheckType, MVT::v4i32,
/*15311*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15313*/               OPC_EmitInteger, MVT::i32, 14, 
/*15316*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15319*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15331*/             0, /*End of Scope*/
/*15332*/           0, /*End of Scope*/
/*15333*/         0, /*End of Scope*/
/*15334*/       /*Scope*/ 55|128,1/*183*/, /*->15519*/
/*15336*/         OPC_MoveChild, 0,
/*15338*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15341*/         OPC_Scope, 87, /*->15430*/ // 2 children in Scope
/*15343*/           OPC_RecordChild0, // #0 = $Vd
/*15344*/           OPC_MoveChild, 1,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_MoveParent,
/*15367*/           OPC_RecordChild1, // #1 = $Vm
/*15368*/           OPC_MoveParent,
/*15369*/           OPC_MoveChild, 1,
/*15371*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15374*/           OPC_Scope, 26, /*->15402*/ // 2 children in Scope
/*15376*/             OPC_RecordChild0, // #2 = $Vn
/*15377*/             OPC_CheckChild1Same, 0,
/*15379*/             OPC_MoveParent,
/*15380*/             OPC_CheckType, MVT::v4i32,
/*15382*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15384*/             OPC_EmitInteger, MVT::i32, 14, 
/*15387*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15390*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15402*/           /*Scope*/ 26, /*->15429*/
/*15403*/             OPC_CheckChild0Same, 0,
/*15405*/             OPC_RecordChild1, // #2 = $Vn
/*15406*/             OPC_MoveParent,
/*15407*/             OPC_CheckType, MVT::v4i32,
/*15409*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15411*/             OPC_EmitInteger, MVT::i32, 14, 
/*15414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15429*/           0, /*End of Scope*/
/*15430*/         /*Scope*/ 87, /*->15518*/
/*15431*/           OPC_MoveChild, 0,
/*15433*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15436*/           OPC_MoveChild, 0,
/*15438*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15441*/           OPC_MoveChild, 0,
/*15443*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15446*/           OPC_MoveParent,
/*15447*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15449*/           OPC_CheckType, MVT::v16i8,
/*15451*/           OPC_MoveParent,
/*15452*/           OPC_MoveParent,
/*15453*/           OPC_RecordChild1, // #0 = $Vd
/*15454*/           OPC_MoveParent,
/*15455*/           OPC_RecordChild1, // #1 = $Vm
/*15456*/           OPC_MoveParent,
/*15457*/           OPC_MoveChild, 1,
/*15459*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15462*/           OPC_Scope, 26, /*->15490*/ // 2 children in Scope
/*15464*/             OPC_RecordChild0, // #2 = $Vn
/*15465*/             OPC_CheckChild1Same, 0,
/*15467*/             OPC_MoveParent,
/*15468*/             OPC_CheckType, MVT::v4i32,
/*15470*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/             OPC_EmitInteger, MVT::i32, 14, 
/*15475*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15490*/           /*Scope*/ 26, /*->15517*/
/*15491*/             OPC_CheckChild0Same, 0,
/*15493*/             OPC_RecordChild1, // #2 = $Vn
/*15494*/             OPC_MoveParent,
/*15495*/             OPC_CheckType, MVT::v4i32,
/*15497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15499*/             OPC_EmitInteger, MVT::i32, 14, 
/*15502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15505*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15517*/           0, /*End of Scope*/
/*15518*/         0, /*End of Scope*/
/*15519*/       /*Scope*/ 63|128,4/*575*/, /*->16096*/
/*15521*/         OPC_RecordChild0, // #0 = $Vn
/*15522*/         OPC_Scope, 3|128,3/*387*/, /*->15912*/ // 2 children in Scope
/*15525*/           OPC_RecordChild1, // #1 = $Vd
/*15526*/           OPC_MoveParent,
/*15527*/           OPC_MoveChild, 1,
/*15529*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15532*/           OPC_Scope, 54, /*->15588*/ // 4 children in Scope
/*15534*/             OPC_RecordChild0, // #2 = $Vm
/*15535*/             OPC_MoveChild, 1,
/*15537*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15540*/             OPC_MoveChild, 0,
/*15542*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15545*/             OPC_MoveChild, 0,
/*15547*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15550*/             OPC_MoveChild, 0,
/*15552*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15555*/             OPC_MoveParent,
/*15556*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15558*/             OPC_CheckType, MVT::v16i8,
/*15560*/             OPC_MoveParent,
/*15561*/             OPC_MoveParent,
/*15562*/             OPC_CheckChild1Same, 1,
/*15564*/             OPC_MoveParent,
/*15565*/             OPC_MoveParent,
/*15566*/             OPC_CheckType, MVT::v2i64,
/*15568*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15570*/             OPC_EmitInteger, MVT::i32, 14, 
/*15573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15588*/           /*Scope*/ 107, /*->15696*/
/*15589*/             OPC_MoveChild, 0,
/*15591*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15594*/             OPC_Scope, 49, /*->15645*/ // 2 children in Scope
/*15596*/               OPC_CheckChild0Same, 1,
/*15598*/               OPC_MoveChild, 1,
/*15600*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15603*/               OPC_MoveChild, 0,
/*15605*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15608*/               OPC_MoveChild, 0,
/*15610*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15613*/               OPC_MoveParent,
/*15614*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15616*/               OPC_CheckType, MVT::v16i8,
/*15618*/               OPC_MoveParent,
/*15619*/               OPC_MoveParent,
/*15620*/               OPC_MoveParent,
/*15621*/               OPC_RecordChild1, // #2 = $Vm
/*15622*/               OPC_MoveParent,
/*15623*/               OPC_CheckType, MVT::v2i64,
/*15625*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15627*/               OPC_EmitInteger, MVT::i32, 14, 
/*15630*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15633*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15645*/             /*Scope*/ 49, /*->15695*/
/*15646*/               OPC_MoveChild, 0,
/*15648*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15651*/               OPC_MoveChild, 0,
/*15653*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15656*/               OPC_MoveChild, 0,
/*15658*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15661*/               OPC_MoveParent,
/*15662*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15664*/               OPC_CheckType, MVT::v16i8,
/*15666*/               OPC_MoveParent,
/*15667*/               OPC_MoveParent,
/*15668*/               OPC_CheckChild1Same, 1,
/*15670*/               OPC_MoveParent,
/*15671*/               OPC_RecordChild1, // #2 = $Vm
/*15672*/               OPC_MoveParent,
/*15673*/               OPC_CheckType, MVT::v2i64,
/*15675*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15677*/               OPC_EmitInteger, MVT::i32, 14, 
/*15680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15683*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15695*/             0, /*End of Scope*/
/*15696*/           /*Scope*/ 106, /*->15803*/
/*15697*/             OPC_RecordChild0, // #2 = $Vm
/*15698*/             OPC_MoveChild, 1,
/*15700*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15703*/             OPC_Scope, 48, /*->15753*/ // 2 children in Scope
/*15705*/               OPC_CheckChild0Same, 0,
/*15707*/               OPC_MoveChild, 1,
/*15709*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15712*/               OPC_MoveChild, 0,
/*15714*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15717*/               OPC_MoveChild, 0,
/*15719*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15722*/               OPC_MoveParent,
/*15723*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15725*/               OPC_CheckType, MVT::v16i8,
/*15727*/               OPC_MoveParent,
/*15728*/               OPC_MoveParent,
/*15729*/               OPC_MoveParent,
/*15730*/               OPC_MoveParent,
/*15731*/               OPC_CheckType, MVT::v2i64,
/*15733*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15735*/               OPC_EmitInteger, MVT::i32, 14, 
/*15738*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15741*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15753*/             /*Scope*/ 48, /*->15802*/
/*15754*/               OPC_MoveChild, 0,
/*15756*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15759*/               OPC_MoveChild, 0,
/*15761*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15764*/               OPC_MoveChild, 0,
/*15766*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15769*/               OPC_MoveParent,
/*15770*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15772*/               OPC_CheckType, MVT::v16i8,
/*15774*/               OPC_MoveParent,
/*15775*/               OPC_MoveParent,
/*15776*/               OPC_CheckChild1Same, 0,
/*15778*/               OPC_MoveParent,
/*15779*/               OPC_MoveParent,
/*15780*/               OPC_CheckType, MVT::v2i64,
/*15782*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15784*/               OPC_EmitInteger, MVT::i32, 14, 
/*15787*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15790*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15802*/             0, /*End of Scope*/
/*15803*/           /*Scope*/ 107, /*->15911*/
/*15804*/             OPC_MoveChild, 0,
/*15806*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15809*/             OPC_Scope, 49, /*->15860*/ // 2 children in Scope
/*15811*/               OPC_CheckChild0Same, 0,
/*15813*/               OPC_MoveChild, 1,
/*15815*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15818*/               OPC_MoveChild, 0,
/*15820*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15823*/               OPC_MoveChild, 0,
/*15825*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15828*/               OPC_MoveParent,
/*15829*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15831*/               OPC_CheckType, MVT::v16i8,
/*15833*/               OPC_MoveParent,
/*15834*/               OPC_MoveParent,
/*15835*/               OPC_MoveParent,
/*15836*/               OPC_RecordChild1, // #2 = $Vm
/*15837*/               OPC_MoveParent,
/*15838*/               OPC_CheckType, MVT::v2i64,
/*15840*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15842*/               OPC_EmitInteger, MVT::i32, 14, 
/*15845*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15848*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15860*/             /*Scope*/ 49, /*->15910*/
/*15861*/               OPC_MoveChild, 0,
/*15863*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15866*/               OPC_MoveChild, 0,
/*15868*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15871*/               OPC_MoveChild, 0,
/*15873*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15876*/               OPC_MoveParent,
/*15877*/               OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15879*/               OPC_CheckType, MVT::v16i8,
/*15881*/               OPC_MoveParent,
/*15882*/               OPC_MoveParent,
/*15883*/               OPC_CheckChild1Same, 0,
/*15885*/               OPC_MoveParent,
/*15886*/               OPC_RecordChild1, // #2 = $Vm
/*15887*/               OPC_MoveParent,
/*15888*/               OPC_CheckType, MVT::v2i64,
/*15890*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15892*/               OPC_EmitInteger, MVT::i32, 14, 
/*15895*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15898*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15910*/             0, /*End of Scope*/
/*15911*/           0, /*End of Scope*/
/*15912*/         /*Scope*/ 53|128,1/*181*/, /*->16095*/
/*15914*/           OPC_MoveChild, 1,
/*15916*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15919*/           OPC_Scope, 86, /*->16007*/ // 2 children in Scope
/*15921*/             OPC_RecordChild0, // #1 = $Vd
/*15922*/             OPC_MoveChild, 1,
/*15924*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15927*/             OPC_MoveChild, 0,
/*15929*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15932*/             OPC_MoveChild, 0,
/*15934*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15937*/             OPC_MoveParent,
/*15938*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15940*/             OPC_CheckType, MVT::v16i8,
/*15942*/             OPC_MoveParent,
/*15943*/             OPC_MoveParent,
/*15944*/             OPC_MoveParent,
/*15945*/             OPC_MoveParent,
/*15946*/             OPC_MoveChild, 1,
/*15948*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15951*/             OPC_Scope, 26, /*->15979*/ // 2 children in Scope
/*15953*/               OPC_RecordChild0, // #2 = $Vn
/*15954*/               OPC_CheckChild1Same, 1,
/*15956*/               OPC_MoveParent,
/*15957*/               OPC_CheckType, MVT::v2i64,
/*15959*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15961*/               OPC_EmitInteger, MVT::i32, 14, 
/*15964*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15967*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15979*/             /*Scope*/ 26, /*->16006*/
/*15980*/               OPC_CheckChild0Same, 1,
/*15982*/               OPC_RecordChild1, // #2 = $Vn
/*15983*/               OPC_MoveParent,
/*15984*/               OPC_CheckType, MVT::v2i64,
/*15986*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15988*/               OPC_EmitInteger, MVT::i32, 14, 
/*15991*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15994*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16006*/             0, /*End of Scope*/
/*16007*/           /*Scope*/ 86, /*->16094*/
/*16008*/             OPC_MoveChild, 0,
/*16010*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16013*/             OPC_MoveChild, 0,
/*16015*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16018*/             OPC_MoveChild, 0,
/*16020*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16023*/             OPC_MoveParent,
/*16024*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16026*/             OPC_CheckType, MVT::v16i8,
/*16028*/             OPC_MoveParent,
/*16029*/             OPC_MoveParent,
/*16030*/             OPC_RecordChild1, // #1 = $Vd
/*16031*/             OPC_MoveParent,
/*16032*/             OPC_MoveParent,
/*16033*/             OPC_MoveChild, 1,
/*16035*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16038*/             OPC_Scope, 26, /*->16066*/ // 2 children in Scope
/*16040*/               OPC_RecordChild0, // #2 = $Vn
/*16041*/               OPC_CheckChild1Same, 1,
/*16043*/               OPC_MoveParent,
/*16044*/               OPC_CheckType, MVT::v2i64,
/*16046*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16048*/               OPC_EmitInteger, MVT::i32, 14, 
/*16051*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16054*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16066*/             /*Scope*/ 26, /*->16093*/
/*16067*/               OPC_CheckChild0Same, 1,
/*16069*/               OPC_RecordChild1, // #2 = $Vn
/*16070*/               OPC_MoveParent,
/*16071*/               OPC_CheckType, MVT::v2i64,
/*16073*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16075*/               OPC_EmitInteger, MVT::i32, 14, 
/*16078*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16081*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16093*/             0, /*End of Scope*/
/*16094*/           0, /*End of Scope*/
/*16095*/         0, /*End of Scope*/
/*16096*/       /*Scope*/ 55|128,1/*183*/, /*->16281*/
/*16098*/         OPC_MoveChild, 0,
/*16100*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16103*/         OPC_Scope, 87, /*->16192*/ // 2 children in Scope
/*16105*/           OPC_RecordChild0, // #0 = $Vd
/*16106*/           OPC_MoveChild, 1,
/*16108*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16111*/           OPC_MoveChild, 0,
/*16113*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16116*/           OPC_MoveChild, 0,
/*16118*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16121*/           OPC_MoveParent,
/*16122*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16124*/           OPC_CheckType, MVT::v16i8,
/*16126*/           OPC_MoveParent,
/*16127*/           OPC_MoveParent,
/*16128*/           OPC_MoveParent,
/*16129*/           OPC_RecordChild1, // #1 = $Vm
/*16130*/           OPC_MoveParent,
/*16131*/           OPC_MoveChild, 1,
/*16133*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16136*/           OPC_Scope, 26, /*->16164*/ // 2 children in Scope
/*16138*/             OPC_RecordChild0, // #2 = $Vn
/*16139*/             OPC_CheckChild1Same, 0,
/*16141*/             OPC_MoveParent,
/*16142*/             OPC_CheckType, MVT::v2i64,
/*16144*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16146*/             OPC_EmitInteger, MVT::i32, 14, 
/*16149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16164*/           /*Scope*/ 26, /*->16191*/
/*16165*/             OPC_CheckChild0Same, 0,
/*16167*/             OPC_RecordChild1, // #2 = $Vn
/*16168*/             OPC_MoveParent,
/*16169*/             OPC_CheckType, MVT::v2i64,
/*16171*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16173*/             OPC_EmitInteger, MVT::i32, 14, 
/*16176*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16179*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16191*/           0, /*End of Scope*/
/*16192*/         /*Scope*/ 87, /*->16280*/
/*16193*/           OPC_MoveChild, 0,
/*16195*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16198*/           OPC_MoveChild, 0,
/*16200*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16203*/           OPC_MoveChild, 0,
/*16205*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16208*/           OPC_MoveParent,
/*16209*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16211*/           OPC_CheckType, MVT::v16i8,
/*16213*/           OPC_MoveParent,
/*16214*/           OPC_MoveParent,
/*16215*/           OPC_RecordChild1, // #0 = $Vd
/*16216*/           OPC_MoveParent,
/*16217*/           OPC_RecordChild1, // #1 = $Vm
/*16218*/           OPC_MoveParent,
/*16219*/           OPC_MoveChild, 1,
/*16221*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16224*/           OPC_Scope, 26, /*->16252*/ // 2 children in Scope
/*16226*/             OPC_RecordChild0, // #2 = $Vn
/*16227*/             OPC_CheckChild1Same, 0,
/*16229*/             OPC_MoveParent,
/*16230*/             OPC_CheckType, MVT::v2i64,
/*16232*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16234*/             OPC_EmitInteger, MVT::i32, 14, 
/*16237*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16240*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16252*/           /*Scope*/ 26, /*->16279*/
/*16253*/             OPC_CheckChild0Same, 0,
/*16255*/             OPC_RecordChild1, // #2 = $Vn
/*16256*/             OPC_MoveParent,
/*16257*/             OPC_CheckType, MVT::v2i64,
/*16259*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16261*/             OPC_EmitInteger, MVT::i32, 14, 
/*16264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16279*/           0, /*End of Scope*/
/*16280*/         0, /*End of Scope*/
/*16281*/       0, /*End of Scope*/
/*16282*/     /*Scope*/ 0|128,1/*128*/, /*->16412*/
/*16284*/       OPC_RecordChild0, // #0 = $Vn
/*16285*/       OPC_MoveChild, 1,
/*16287*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16290*/       OPC_Scope, 73, /*->16365*/ // 2 children in Scope
/*16292*/         OPC_RecordChild0, // #1 = $Vm
/*16293*/         OPC_MoveChild, 1,
/*16295*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16298*/         OPC_MoveChild, 0,
/*16300*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16303*/         OPC_MoveChild, 0,
/*16305*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16308*/         OPC_MoveParent,
/*16309*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16311*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->16338
/*16314*/           OPC_MoveParent,
/*16315*/           OPC_MoveParent,
/*16316*/           OPC_MoveParent,
/*16317*/           OPC_CheckType, MVT::v2i32,
/*16319*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16321*/           OPC_EmitInteger, MVT::i32, 14, 
/*16324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16338*/         /*SwitchType*/ 24, MVT::v16i8,// ->16364
/*16340*/           OPC_MoveParent,
/*16341*/           OPC_MoveParent,
/*16342*/           OPC_MoveParent,
/*16343*/           OPC_CheckType, MVT::v4i32,
/*16345*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16347*/           OPC_EmitInteger, MVT::i32, 14, 
/*16350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16364*/         0, // EndSwitchType
/*16365*/       /*Scope*/ 45, /*->16411*/
/*16366*/         OPC_MoveChild, 0,
/*16368*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16371*/         OPC_MoveChild, 0,
/*16373*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16376*/         OPC_MoveChild, 0,
/*16378*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16381*/         OPC_MoveParent,
/*16382*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16384*/         OPC_CheckType, MVT::v8i8,
/*16386*/         OPC_MoveParent,
/*16387*/         OPC_MoveParent,
/*16388*/         OPC_RecordChild1, // #1 = $Vm
/*16389*/         OPC_MoveParent,
/*16390*/         OPC_CheckType, MVT::v2i32,
/*16392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16394*/         OPC_EmitInteger, MVT::i32, 14, 
/*16397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16411*/       0, /*End of Scope*/
/*16412*/     /*Scope*/ 101, /*->16514*/
/*16413*/       OPC_MoveChild, 0,
/*16415*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16418*/       OPC_Scope, 46, /*->16466*/ // 2 children in Scope
/*16420*/         OPC_RecordChild0, // #0 = $Vm
/*16421*/         OPC_MoveChild, 1,
/*16423*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16426*/         OPC_MoveChild, 0,
/*16428*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16431*/         OPC_MoveChild, 0,
/*16433*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16436*/         OPC_MoveParent,
/*16437*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16439*/         OPC_CheckType, MVT::v8i8,
/*16441*/         OPC_MoveParent,
/*16442*/         OPC_MoveParent,
/*16443*/         OPC_MoveParent,
/*16444*/         OPC_RecordChild1, // #1 = $Vn
/*16445*/         OPC_CheckType, MVT::v2i32,
/*16447*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16449*/         OPC_EmitInteger, MVT::i32, 14, 
/*16452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16466*/       /*Scope*/ 46, /*->16513*/
/*16467*/         OPC_MoveChild, 0,
/*16469*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16472*/         OPC_MoveChild, 0,
/*16474*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16477*/         OPC_MoveChild, 0,
/*16479*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16482*/         OPC_MoveParent,
/*16483*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16485*/         OPC_CheckType, MVT::v8i8,
/*16487*/         OPC_MoveParent,
/*16488*/         OPC_MoveParent,
/*16489*/         OPC_RecordChild1, // #0 = $Vm
/*16490*/         OPC_MoveParent,
/*16491*/         OPC_RecordChild1, // #1 = $Vn
/*16492*/         OPC_CheckType, MVT::v2i32,
/*16494*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16496*/         OPC_EmitInteger, MVT::i32, 14, 
/*16499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16513*/       0, /*End of Scope*/
/*16514*/     /*Scope*/ 51, /*->16566*/
/*16515*/       OPC_RecordChild0, // #0 = $Vn
/*16516*/       OPC_MoveChild, 1,
/*16518*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16521*/       OPC_MoveChild, 0,
/*16523*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16526*/       OPC_MoveChild, 0,
/*16528*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16531*/       OPC_MoveChild, 0,
/*16533*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16536*/       OPC_MoveParent,
/*16537*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16539*/       OPC_CheckType, MVT::v16i8,
/*16541*/       OPC_MoveParent,
/*16542*/       OPC_MoveParent,
/*16543*/       OPC_RecordChild1, // #1 = $Vm
/*16544*/       OPC_MoveParent,
/*16545*/       OPC_CheckType, MVT::v4i32,
/*16547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16549*/       OPC_EmitInteger, MVT::i32, 14, 
/*16552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16566*/     /*Scope*/ 101, /*->16668*/
/*16567*/       OPC_MoveChild, 0,
/*16569*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16572*/       OPC_Scope, 46, /*->16620*/ // 2 children in Scope
/*16574*/         OPC_RecordChild0, // #0 = $Vm
/*16575*/         OPC_MoveChild, 1,
/*16577*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16580*/         OPC_MoveChild, 0,
/*16582*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16585*/         OPC_MoveChild, 0,
/*16587*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16590*/         OPC_MoveParent,
/*16591*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16593*/         OPC_CheckType, MVT::v16i8,
/*16595*/         OPC_MoveParent,
/*16596*/         OPC_MoveParent,
/*16597*/         OPC_MoveParent,
/*16598*/         OPC_RecordChild1, // #1 = $Vn
/*16599*/         OPC_CheckType, MVT::v4i32,
/*16601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16603*/         OPC_EmitInteger, MVT::i32, 14, 
/*16606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16620*/       /*Scope*/ 46, /*->16667*/
/*16621*/         OPC_MoveChild, 0,
/*16623*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16626*/         OPC_MoveChild, 0,
/*16628*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16631*/         OPC_MoveChild, 0,
/*16633*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16636*/         OPC_MoveParent,
/*16637*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16639*/         OPC_CheckType, MVT::v16i8,
/*16641*/         OPC_MoveParent,
/*16642*/         OPC_MoveParent,
/*16643*/         OPC_RecordChild1, // #0 = $Vm
/*16644*/         OPC_MoveParent,
/*16645*/         OPC_RecordChild1, // #1 = $Vn
/*16646*/         OPC_CheckType, MVT::v4i32,
/*16648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16650*/         OPC_EmitInteger, MVT::i32, 14, 
/*16653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16667*/       0, /*End of Scope*/
/*16668*/     /*Scope*/ 46, /*->16715*/
/*16669*/       OPC_RecordChild0, // #0 = $Vn
/*16670*/       OPC_RecordChild1, // #1 = $Vm
/*16671*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->16693
/*16674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16676*/         OPC_EmitInteger, MVT::i32, 14, 
/*16679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16693*/       /*SwitchType*/ 19, MVT::v4i32,// ->16714
/*16695*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16697*/         OPC_EmitInteger, MVT::i32, 14, 
/*16700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16714*/       0, // EndSwitchType
/*16715*/     0, /*End of Scope*/
/*16716*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17944
/*16720*/     OPC_Scope, 65|128,2/*321*/, /*->17044*/ // 8 children in Scope
/*16723*/       OPC_MoveChild, 0,
/*16725*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16980
/*16730*/         OPC_Scope, 89, /*->16821*/ // 2 children in Scope
/*16732*/           OPC_MoveChild, 0,
/*16734*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*16737*/           OPC_RecordChild0, // #0 = $a
/*16738*/           OPC_CheckChild1Integer, 16, 
/*16740*/           OPC_CheckChild1Type, MVT::i32,
/*16742*/           OPC_MoveParent,
/*16743*/           OPC_CheckChild1Integer, 16, 
/*16745*/           OPC_CheckChild1Type, MVT::i32,
/*16747*/           OPC_MoveParent,
/*16748*/           OPC_MoveChild, 1,
/*16750*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16753*/           OPC_Scope, 37, /*->16792*/ // 2 children in Scope
/*16755*/             OPC_MoveChild, 0,
/*16757*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*16760*/             OPC_RecordChild0, // #1 = $b
/*16761*/             OPC_CheckChild1Integer, 16, 
/*16763*/             OPC_CheckChild1Type, MVT::i32,
/*16765*/             OPC_MoveParent,
/*16766*/             OPC_CheckChild1Integer, 16, 
/*16768*/             OPC_CheckChild1Type, MVT::i32,
/*16770*/             OPC_MoveParent,
/*16771*/             OPC_CheckType, MVT::i32,
/*16773*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16775*/             OPC_EmitInteger, MVT::i32, 14, 
/*16778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16781*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16792*/           /*Scope*/ 27, /*->16820*/
/*16793*/             OPC_RecordChild0, // #1 = $b
/*16794*/             OPC_CheckChild1Integer, 16, 
/*16796*/             OPC_CheckChild1Type, MVT::i32,
/*16798*/             OPC_MoveParent,
/*16799*/             OPC_CheckType, MVT::i32,
/*16801*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16803*/             OPC_EmitInteger, MVT::i32, 14, 
/*16806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16820*/           0, /*End of Scope*/
/*16821*/         /*Scope*/ 28|128,1/*156*/, /*->16979*/
/*16823*/           OPC_RecordChild0, // #0 = $a
/*16824*/           OPC_CheckChild1Integer, 16, 
/*16826*/           OPC_CheckChild1Type, MVT::i32,
/*16828*/           OPC_MoveParent,
/*16829*/           OPC_MoveChild, 1,
/*16831*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16926
/*16835*/             OPC_Scope, 37, /*->16874*/ // 2 children in Scope
/*16837*/               OPC_MoveChild, 0,
/*16839*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*16842*/               OPC_RecordChild0, // #1 = $b
/*16843*/               OPC_CheckChild1Integer, 16, 
/*16845*/               OPC_CheckChild1Type, MVT::i32,
/*16847*/               OPC_MoveParent,
/*16848*/               OPC_CheckChild1Integer, 16, 
/*16850*/               OPC_CheckChild1Type, MVT::i32,
/*16852*/               OPC_MoveParent,
/*16853*/               OPC_CheckType, MVT::i32,
/*16855*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16857*/               OPC_EmitInteger, MVT::i32, 14, 
/*16860*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16863*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16874*/             /*Scope*/ 50, /*->16925*/
/*16875*/               OPC_RecordChild0, // #1 = $Rm
/*16876*/               OPC_CheckChild1Integer, 16, 
/*16878*/               OPC_CheckChild1Type, MVT::i32,
/*16880*/               OPC_MoveParent,
/*16881*/               OPC_CheckType, MVT::i32,
/*16883*/               OPC_Scope, 19, /*->16904*/ // 2 children in Scope
/*16885*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16887*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16890*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16893*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16904*/               /*Scope*/ 19, /*->16924*/
/*16905*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16907*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16910*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16913*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16924*/               0, /*End of Scope*/
/*16925*/             0, /*End of Scope*/
/*16926*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16978
/*16929*/             OPC_RecordChild0, // #1 = $Rm
/*16930*/             OPC_MoveChild, 1,
/*16932*/             OPC_CheckValueType, MVT::i16,
/*16934*/             OPC_MoveParent,
/*16935*/             OPC_MoveParent,
/*16936*/             OPC_Scope, 19, /*->16957*/ // 2 children in Scope
/*16938*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16940*/               OPC_EmitInteger, MVT::i32, 14, 
/*16943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16957*/             /*Scope*/ 19, /*->16977*/
/*16958*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16960*/               OPC_EmitInteger, MVT::i32, 14, 
/*16963*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16966*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16977*/             0, /*End of Scope*/
/*16978*/           0, // EndSwitchOpcode
/*16979*/         0, /*End of Scope*/
/*16980*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17043
/*16983*/         OPC_RecordChild0, // #0 = $Rn
/*16984*/         OPC_MoveChild, 1,
/*16986*/         OPC_CheckValueType, MVT::i16,
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_MoveChild, 1,
/*16992*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16995*/         OPC_RecordChild0, // #1 = $Rm
/*16996*/         OPC_CheckChild1Integer, 16, 
/*16998*/         OPC_CheckChild1Type, MVT::i32,
/*17000*/         OPC_MoveParent,
/*17001*/         OPC_Scope, 19, /*->17022*/ // 2 children in Scope
/*17003*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17005*/           OPC_EmitInteger, MVT::i32, 14, 
/*17008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17022*/         /*Scope*/ 19, /*->17042*/
/*17023*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17025*/           OPC_EmitInteger, MVT::i32, 14, 
/*17028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17042*/         0, /*End of Scope*/
/*17043*/       0, // EndSwitchOpcode
/*17044*/     /*Scope*/ 38, /*->17083*/
/*17045*/       OPC_RecordChild0, // #0 = $a
/*17046*/       OPC_MoveChild, 0,
/*17048*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17050*/       OPC_MoveParent,
/*17051*/       OPC_MoveChild, 1,
/*17053*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17056*/       OPC_RecordChild0, // #1 = $b
/*17057*/       OPC_CheckChild1Integer, 16, 
/*17059*/       OPC_CheckChild1Type, MVT::i32,
/*17061*/       OPC_MoveParent,
/*17062*/       OPC_CheckType, MVT::i32,
/*17064*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17066*/       OPC_EmitInteger, MVT::i32, 14, 
/*17069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17083*/     /*Scope*/ 104, /*->17188*/
/*17084*/       OPC_MoveChild, 0,
/*17086*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->17123
/*17090*/         OPC_RecordChild0, // #0 = $a
/*17091*/         OPC_CheckChild1Integer, 16, 
/*17093*/         OPC_CheckChild1Type, MVT::i32,
/*17095*/         OPC_MoveParent,
/*17096*/         OPC_RecordChild1, // #1 = $b
/*17097*/         OPC_MoveChild, 1,
/*17099*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17101*/         OPC_MoveParent,
/*17102*/         OPC_CheckType, MVT::i32,
/*17104*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17106*/         OPC_EmitInteger, MVT::i32, 14, 
/*17109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17123*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17187
/*17126*/         OPC_RecordChild0, // #0 = $Rn
/*17127*/         OPC_MoveChild, 1,
/*17129*/         OPC_CheckValueType, MVT::i16,
/*17131*/         OPC_MoveParent,
/*17132*/         OPC_MoveParent,
/*17133*/         OPC_MoveChild, 1,
/*17135*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17138*/         OPC_RecordChild0, // #1 = $Rm
/*17139*/         OPC_MoveChild, 1,
/*17141*/         OPC_CheckValueType, MVT::i16,
/*17143*/         OPC_MoveParent,
/*17144*/         OPC_MoveParent,
/*17145*/         OPC_Scope, 19, /*->17166*/ // 2 children in Scope
/*17147*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17149*/           OPC_EmitInteger, MVT::i32, 14, 
/*17152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17166*/         /*Scope*/ 19, /*->17186*/
/*17167*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17169*/           OPC_EmitInteger, MVT::i32, 14, 
/*17172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17186*/         0, /*End of Scope*/
/*17187*/       0, // EndSwitchOpcode
/*17188*/     /*Scope*/ 10|128,2/*266*/, /*->17456*/
/*17190*/       OPC_RecordChild0, // #0 = $a
/*17191*/       OPC_Scope, 32, /*->17225*/ // 3 children in Scope
/*17193*/         OPC_MoveChild, 0,
/*17195*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17197*/         OPC_MoveParent,
/*17198*/         OPC_RecordChild1, // #1 = $b
/*17199*/         OPC_MoveChild, 1,
/*17201*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17203*/         OPC_MoveParent,
/*17204*/         OPC_CheckType, MVT::i32,
/*17206*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17208*/         OPC_EmitInteger, MVT::i32, 14, 
/*17211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17225*/       /*Scope*/ 97, /*->17323*/
/*17226*/         OPC_RecordChild1, // #1 = $Rm
/*17227*/         OPC_CheckType, MVT::i32,
/*17229*/         OPC_Scope, 23, /*->17254*/ // 4 children in Scope
/*17231*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17233*/           OPC_EmitInteger, MVT::i32, 14, 
/*17236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17254*/         /*Scope*/ 23, /*->17278*/
/*17255*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17257*/           OPC_EmitInteger, MVT::i32, 14, 
/*17260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17266*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17278*/         /*Scope*/ 23, /*->17302*/
/*17279*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17281*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17284*/           OPC_EmitInteger, MVT::i32, 14, 
/*17287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17302*/         /*Scope*/ 19, /*->17322*/
/*17303*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17305*/           OPC_EmitInteger, MVT::i32, 14, 
/*17308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17322*/         0, /*End of Scope*/
/*17323*/       /*Scope*/ 2|128,1/*130*/, /*->17455*/
/*17325*/         OPC_MoveChild, 1,
/*17327*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17330*/         OPC_RecordChild0, // #1 = $Vm
/*17331*/         OPC_Scope, 60, /*->17393*/ // 2 children in Scope
/*17333*/           OPC_CheckChild0Type, MVT::v4i16,
/*17335*/           OPC_RecordChild1, // #2 = $lane
/*17336*/           OPC_MoveChild, 1,
/*17338*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17341*/           OPC_MoveParent,
/*17342*/           OPC_MoveParent,
/*17343*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->17368
/*17346*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17348*/             OPC_EmitConvertToTarget, 2,
/*17350*/             OPC_EmitInteger, MVT::i32, 14, 
/*17353*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17356*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17368*/           /*SwitchType*/ 22, MVT::v8i16,// ->17392
/*17370*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17372*/             OPC_EmitConvertToTarget, 2,
/*17374*/             OPC_EmitInteger, MVT::i32, 14, 
/*17377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17380*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17392*/           0, // EndSwitchType
/*17393*/         /*Scope*/ 60, /*->17454*/
/*17394*/           OPC_CheckChild0Type, MVT::v2i32,
/*17396*/           OPC_RecordChild1, // #2 = $lane
/*17397*/           OPC_MoveChild, 1,
/*17399*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17402*/           OPC_MoveParent,
/*17403*/           OPC_MoveParent,
/*17404*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->17429
/*17407*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17409*/             OPC_EmitConvertToTarget, 2,
/*17411*/             OPC_EmitInteger, MVT::i32, 14, 
/*17414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17429*/           /*SwitchType*/ 22, MVT::v4i32,// ->17453
/*17431*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17433*/             OPC_EmitConvertToTarget, 2,
/*17435*/             OPC_EmitInteger, MVT::i32, 14, 
/*17438*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17441*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17453*/           0, // EndSwitchType
/*17454*/         0, /*End of Scope*/
/*17455*/       0, /*End of Scope*/
/*17456*/     /*Scope*/ 4|128,1/*132*/, /*->17590*/
/*17458*/       OPC_MoveChild, 0,
/*17460*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17463*/       OPC_RecordChild0, // #0 = $Vm
/*17464*/       OPC_Scope, 61, /*->17527*/ // 2 children in Scope
/*17466*/         OPC_CheckChild0Type, MVT::v4i16,
/*17468*/         OPC_RecordChild1, // #1 = $lane
/*17469*/         OPC_MoveChild, 1,
/*17471*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17474*/         OPC_MoveParent,
/*17475*/         OPC_MoveParent,
/*17476*/         OPC_RecordChild1, // #2 = $Vn
/*17477*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->17502
/*17480*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17482*/           OPC_EmitConvertToTarget, 1,
/*17484*/           OPC_EmitInteger, MVT::i32, 14, 
/*17487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17490*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17502*/         /*SwitchType*/ 22, MVT::v8i16,// ->17526
/*17504*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17506*/           OPC_EmitConvertToTarget, 1,
/*17508*/           OPC_EmitInteger, MVT::i32, 14, 
/*17511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17526*/         0, // EndSwitchType
/*17527*/       /*Scope*/ 61, /*->17589*/
/*17528*/         OPC_CheckChild0Type, MVT::v2i32,
/*17530*/         OPC_RecordChild1, // #1 = $lane
/*17531*/         OPC_MoveChild, 1,
/*17533*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17536*/         OPC_MoveParent,
/*17537*/         OPC_MoveParent,
/*17538*/         OPC_RecordChild1, // #2 = $Vn
/*17539*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->17564
/*17542*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17544*/           OPC_EmitConvertToTarget, 1,
/*17546*/           OPC_EmitInteger, MVT::i32, 14, 
/*17549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17564*/         /*SwitchType*/ 22, MVT::v4i32,// ->17588
/*17566*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17568*/           OPC_EmitConvertToTarget, 1,
/*17570*/           OPC_EmitInteger, MVT::i32, 14, 
/*17573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17588*/         0, // EndSwitchType
/*17589*/       0, /*End of Scope*/
/*17590*/     /*Scope*/ 109, /*->17700*/
/*17591*/       OPC_RecordChild0, // #0 = $src1
/*17592*/       OPC_MoveChild, 1,
/*17594*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17597*/       OPC_RecordChild0, // #1 = $src2
/*17598*/       OPC_Scope, 49, /*->17649*/ // 2 children in Scope
/*17600*/         OPC_CheckChild0Type, MVT::v8i16,
/*17602*/         OPC_RecordChild1, // #2 = $lane
/*17603*/         OPC_MoveChild, 1,
/*17605*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17608*/         OPC_MoveParent,
/*17609*/         OPC_MoveParent,
/*17610*/         OPC_CheckType, MVT::v8i16,
/*17612*/         OPC_EmitConvertToTarget, 2,
/*17614*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17617*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17626*/         OPC_EmitConvertToTarget, 2,
/*17628*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17631*/         OPC_EmitInteger, MVT::i32, 14, 
/*17634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17649*/       /*Scope*/ 49, /*->17699*/
/*17650*/         OPC_CheckChild0Type, MVT::v4i32,
/*17652*/         OPC_RecordChild1, // #2 = $lane
/*17653*/         OPC_MoveChild, 1,
/*17655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17658*/         OPC_MoveParent,
/*17659*/         OPC_MoveParent,
/*17660*/         OPC_CheckType, MVT::v4i32,
/*17662*/         OPC_EmitConvertToTarget, 2,
/*17664*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17667*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17676*/         OPC_EmitConvertToTarget, 2,
/*17678*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17681*/         OPC_EmitInteger, MVT::i32, 14, 
/*17684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17699*/       0, /*End of Scope*/
/*17700*/     /*Scope*/ 110, /*->17811*/
/*17701*/       OPC_MoveChild, 0,
/*17703*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17706*/       OPC_RecordChild0, // #0 = $src2
/*17707*/       OPC_Scope, 50, /*->17759*/ // 2 children in Scope
/*17709*/         OPC_CheckChild0Type, MVT::v8i16,
/*17711*/         OPC_RecordChild1, // #1 = $lane
/*17712*/         OPC_MoveChild, 1,
/*17714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17717*/         OPC_MoveParent,
/*17718*/         OPC_MoveParent,
/*17719*/         OPC_RecordChild1, // #2 = $src1
/*17720*/         OPC_CheckType, MVT::v8i16,
/*17722*/         OPC_EmitConvertToTarget, 1,
/*17724*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17727*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*17736*/         OPC_EmitConvertToTarget, 1,
/*17738*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17741*/         OPC_EmitInteger, MVT::i32, 14, 
/*17744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17759*/       /*Scope*/ 50, /*->17810*/
/*17760*/         OPC_CheckChild0Type, MVT::v4i32,
/*17762*/         OPC_RecordChild1, // #1 = $lane
/*17763*/         OPC_MoveChild, 1,
/*17765*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17768*/         OPC_MoveParent,
/*17769*/         OPC_MoveParent,
/*17770*/         OPC_RecordChild1, // #2 = $src1
/*17771*/         OPC_CheckType, MVT::v4i32,
/*17773*/         OPC_EmitConvertToTarget, 1,
/*17775*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17778*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*17787*/         OPC_EmitConvertToTarget, 1,
/*17789*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17792*/         OPC_EmitInteger, MVT::i32, 14, 
/*17795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17810*/       0, /*End of Scope*/
/*17811*/     /*Scope*/ 2|128,1/*130*/, /*->17943*/
/*17813*/       OPC_RecordChild0, // #0 = $Vn
/*17814*/       OPC_RecordChild1, // #1 = $Vm
/*17815*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->17837
/*17818*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17820*/         OPC_EmitInteger, MVT::i32, 14, 
/*17823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*17837*/       /*SwitchType*/ 19, MVT::v4i16,// ->17858
/*17839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17841*/         OPC_EmitInteger, MVT::i32, 14, 
/*17844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17858*/       /*SwitchType*/ 19, MVT::v2i32,// ->17879
/*17860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17862*/         OPC_EmitInteger, MVT::i32, 14, 
/*17865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17879*/       /*SwitchType*/ 19, MVT::v16i8,// ->17900
/*17881*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17883*/         OPC_EmitInteger, MVT::i32, 14, 
/*17886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17900*/       /*SwitchType*/ 19, MVT::v8i16,// ->17921
/*17902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17904*/         OPC_EmitInteger, MVT::i32, 14, 
/*17907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17921*/       /*SwitchType*/ 19, MVT::v4i32,// ->17942
/*17923*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17925*/         OPC_EmitInteger, MVT::i32, 14, 
/*17928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17942*/       0, // EndSwitchType
/*17943*/     0, /*End of Scope*/
/*17944*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->20542
/*17948*/     OPC_Scope, 66, /*->18016*/ // 34 children in Scope
/*17950*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17955*/       OPC_MoveChild, 0,
/*17957*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17960*/       OPC_RecordChild0, // #0 = $Src
/*17961*/       OPC_CheckChild1Integer, 8, 
/*17963*/       OPC_CheckChild1Type, MVT::i32,
/*17965*/       OPC_MoveParent,
/*17966*/       OPC_CheckType, MVT::i32,
/*17968*/       OPC_Scope, 22, /*->17992*/ // 2 children in Scope
/*17970*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17972*/         OPC_EmitInteger, MVT::i32, 1, 
/*17975*/         OPC_EmitInteger, MVT::i32, 14, 
/*17978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17992*/       /*Scope*/ 22, /*->18015*/
/*17993*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17995*/         OPC_EmitInteger, MVT::i32, 1, 
/*17998*/         OPC_EmitInteger, MVT::i32, 14, 
/*18001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18015*/       0, /*End of Scope*/
/*18016*/     /*Scope*/ 47, /*->18064*/
/*18017*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18020*/       OPC_MoveChild, 0,
/*18022*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18025*/       OPC_RecordChild0, // #0 = $Rm
/*18026*/       OPC_RecordChild1, // #1 = $rot
/*18027*/       OPC_MoveChild, 1,
/*18029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18032*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18034*/       OPC_CheckType, MVT::i32,
/*18036*/       OPC_MoveParent,
/*18037*/       OPC_MoveParent,
/*18038*/       OPC_CheckType, MVT::i32,
/*18040*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18042*/       OPC_EmitConvertToTarget, 1,
/*18044*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18047*/       OPC_EmitInteger, MVT::i32, 14, 
/*18050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18064*/     /*Scope*/ 48, /*->18113*/
/*18065*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18069*/       OPC_MoveChild, 0,
/*18071*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18074*/       OPC_RecordChild0, // #0 = $Rm
/*18075*/       OPC_RecordChild1, // #1 = $rot
/*18076*/       OPC_MoveChild, 1,
/*18078*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18081*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18083*/       OPC_CheckType, MVT::i32,
/*18085*/       OPC_MoveParent,
/*18086*/       OPC_MoveParent,
/*18087*/       OPC_CheckType, MVT::i32,
/*18089*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18091*/       OPC_EmitConvertToTarget, 1,
/*18093*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18096*/       OPC_EmitInteger, MVT::i32, 14, 
/*18099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18113*/     /*Scope*/ 49, /*->18163*/
/*18114*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18119*/       OPC_MoveChild, 0,
/*18121*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18124*/       OPC_RecordChild0, // #0 = $Rm
/*18125*/       OPC_RecordChild1, // #1 = $rot
/*18126*/       OPC_MoveChild, 1,
/*18128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18131*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18133*/       OPC_CheckType, MVT::i32,
/*18135*/       OPC_MoveParent,
/*18136*/       OPC_MoveParent,
/*18137*/       OPC_CheckType, MVT::i32,
/*18139*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18141*/       OPC_EmitConvertToTarget, 1,
/*18143*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18146*/       OPC_EmitInteger, MVT::i32, 14, 
/*18149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18163*/     /*Scope*/ 47, /*->18211*/
/*18164*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18167*/       OPC_MoveChild, 0,
/*18169*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18172*/       OPC_RecordChild0, // #0 = $Rm
/*18173*/       OPC_RecordChild1, // #1 = $rot
/*18174*/       OPC_MoveChild, 1,
/*18176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18179*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18181*/       OPC_CheckType, MVT::i32,
/*18183*/       OPC_MoveParent,
/*18184*/       OPC_MoveParent,
/*18185*/       OPC_CheckType, MVT::i32,
/*18187*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18189*/       OPC_EmitConvertToTarget, 1,
/*18191*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18194*/       OPC_EmitInteger, MVT::i32, 14, 
/*18197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18211*/     /*Scope*/ 48, /*->18260*/
/*18212*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18216*/       OPC_MoveChild, 0,
/*18218*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18221*/       OPC_RecordChild0, // #0 = $Rm
/*18222*/       OPC_RecordChild1, // #1 = $rot
/*18223*/       OPC_MoveChild, 1,
/*18225*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18228*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18230*/       OPC_CheckType, MVT::i32,
/*18232*/       OPC_MoveParent,
/*18233*/       OPC_MoveParent,
/*18234*/       OPC_CheckType, MVT::i32,
/*18236*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18238*/       OPC_EmitConvertToTarget, 1,
/*18240*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18243*/       OPC_EmitInteger, MVT::i32, 14, 
/*18246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18260*/     /*Scope*/ 49, /*->18310*/
/*18261*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18266*/       OPC_MoveChild, 0,
/*18268*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18271*/       OPC_RecordChild0, // #0 = $Rm
/*18272*/       OPC_RecordChild1, // #1 = $rot
/*18273*/       OPC_MoveChild, 1,
/*18275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18278*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18280*/       OPC_CheckType, MVT::i32,
/*18282*/       OPC_MoveParent,
/*18283*/       OPC_MoveParent,
/*18284*/       OPC_CheckType, MVT::i32,
/*18286*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18288*/       OPC_EmitConvertToTarget, 1,
/*18290*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18293*/       OPC_EmitInteger, MVT::i32, 14, 
/*18296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18310*/     /*Scope*/ 28, /*->18339*/
/*18311*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18314*/       OPC_RecordChild0, // #0 = $Src
/*18315*/       OPC_CheckType, MVT::i32,
/*18317*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18319*/       OPC_EmitInteger, MVT::i32, 0, 
/*18322*/       OPC_EmitInteger, MVT::i32, 14, 
/*18325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18339*/     /*Scope*/ 29, /*->18369*/
/*18340*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18344*/       OPC_RecordChild0, // #0 = $Src
/*18345*/       OPC_CheckType, MVT::i32,
/*18347*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18349*/       OPC_EmitInteger, MVT::i32, 0, 
/*18352*/       OPC_EmitInteger, MVT::i32, 14, 
/*18355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18369*/     /*Scope*/ 30, /*->18400*/
/*18370*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18375*/       OPC_RecordChild0, // #0 = $Src
/*18376*/       OPC_CheckType, MVT::i32,
/*18378*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18380*/       OPC_EmitInteger, MVT::i32, 0, 
/*18383*/       OPC_EmitInteger, MVT::i32, 14, 
/*18386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18400*/     /*Scope*/ 28, /*->18429*/
/*18401*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18404*/       OPC_RecordChild0, // #0 = $Rm
/*18405*/       OPC_CheckType, MVT::i32,
/*18407*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18409*/       OPC_EmitInteger, MVT::i32, 0, 
/*18412*/       OPC_EmitInteger, MVT::i32, 14, 
/*18415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18429*/     /*Scope*/ 29, /*->18459*/
/*18430*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18434*/       OPC_RecordChild0, // #0 = $Rm
/*18435*/       OPC_CheckType, MVT::i32,
/*18437*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18439*/       OPC_EmitInteger, MVT::i32, 0, 
/*18442*/       OPC_EmitInteger, MVT::i32, 14, 
/*18445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18459*/     /*Scope*/ 30, /*->18490*/
/*18460*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18465*/       OPC_RecordChild0, // #0 = $Rm
/*18466*/       OPC_CheckType, MVT::i32,
/*18468*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18470*/       OPC_EmitInteger, MVT::i32, 0, 
/*18473*/       OPC_EmitInteger, MVT::i32, 14, 
/*18476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18490*/     /*Scope*/ 49, /*->18540*/
/*18491*/       OPC_RecordChild0, // #0 = $Rn
/*18492*/       OPC_MoveChild, 1,
/*18494*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18497*/       OPC_RecordChild0, // #1 = $shift
/*18498*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18509*/       OPC_MoveParent,
/*18510*/       OPC_CheckType, MVT::i32,
/*18512*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18514*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18517*/       OPC_EmitInteger, MVT::i32, 14, 
/*18520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18540*/     /*Scope*/ 41, /*->18582*/
/*18541*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18544*/       OPC_MoveChild, 0,
/*18546*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18549*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18550*/       OPC_CheckFoldableChainNode,
/*18551*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*18554*/       OPC_RecordChild2, // #1 = $addr
/*18555*/       OPC_CheckChild2Type, MVT::i32,
/*18557*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*18559*/       OPC_MoveParent,
/*18560*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18562*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18565*/       OPC_EmitMergeInputChains1_0,
/*18566*/       OPC_EmitInteger, MVT::i32, 14, 
/*18569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*18582*/     /*Scope*/ 42, /*->18625*/
/*18583*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18587*/       OPC_MoveChild, 0,
/*18589*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18592*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18593*/       OPC_CheckFoldableChainNode,
/*18594*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*18597*/       OPC_RecordChild2, // #1 = $addr
/*18598*/       OPC_CheckChild2Type, MVT::i32,
/*18600*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*18602*/       OPC_MoveParent,
/*18603*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18608*/       OPC_EmitMergeInputChains1_0,
/*18609*/       OPC_EmitInteger, MVT::i32, 14, 
/*18612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*18625*/     /*Scope*/ 41, /*->18667*/
/*18626*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18629*/       OPC_MoveChild, 0,
/*18631*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18634*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18635*/       OPC_CheckFoldableChainNode,
/*18636*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*18639*/       OPC_RecordChild2, // #1 = $addr
/*18640*/       OPC_CheckChild2Type, MVT::i32,
/*18642*/       OPC_CheckPredicate, 24, // Predicate_ldaex_1
/*18644*/       OPC_MoveParent,
/*18645*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18647*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18650*/       OPC_EmitMergeInputChains1_0,
/*18651*/       OPC_EmitInteger, MVT::i32, 14, 
/*18654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*18667*/     /*Scope*/ 42, /*->18710*/
/*18668*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18672*/       OPC_MoveChild, 0,
/*18674*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18677*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18678*/       OPC_CheckFoldableChainNode,
/*18679*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*18682*/       OPC_RecordChild2, // #1 = $addr
/*18683*/       OPC_CheckChild2Type, MVT::i32,
/*18685*/       OPC_CheckPredicate, 25, // Predicate_ldaex_2
/*18687*/       OPC_MoveParent,
/*18688*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18690*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18693*/       OPC_EmitMergeInputChains1_0,
/*18694*/       OPC_EmitInteger, MVT::i32, 14, 
/*18697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*18710*/     /*Scope*/ 49, /*->18760*/
/*18711*/       OPC_MoveChild, 0,
/*18713*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18716*/       OPC_RecordChild0, // #0 = $shift
/*18717*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18728*/       OPC_MoveParent,
/*18729*/       OPC_RecordChild1, // #1 = $Rn
/*18730*/       OPC_CheckType, MVT::i32,
/*18732*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18734*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18737*/       OPC_EmitInteger, MVT::i32, 14, 
/*18740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18760*/     /*Scope*/ 79, /*->18840*/
/*18761*/       OPC_RecordChild0, // #0 = $Rn
/*18762*/       OPC_MoveChild, 1,
/*18764*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18767*/       OPC_RecordChild0, // #1 = $shift
/*18768*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18779*/       OPC_MoveParent,
/*18780*/       OPC_CheckType, MVT::i32,
/*18782*/       OPC_Scope, 27, /*->18811*/ // 2 children in Scope
/*18784*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18786*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18789*/         OPC_EmitInteger, MVT::i32, 14, 
/*18792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18811*/       /*Scope*/ 27, /*->18839*/
/*18812*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18814*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18817*/         OPC_EmitInteger, MVT::i32, 14, 
/*18820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18839*/       0, /*End of Scope*/
/*18840*/     /*Scope*/ 79, /*->18920*/
/*18841*/       OPC_MoveChild, 0,
/*18843*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18846*/       OPC_RecordChild0, // #0 = $shift
/*18847*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18858*/       OPC_MoveParent,
/*18859*/       OPC_RecordChild1, // #1 = $Rn
/*18860*/       OPC_CheckType, MVT::i32,
/*18862*/       OPC_Scope, 27, /*->18891*/ // 2 children in Scope
/*18864*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18866*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18869*/         OPC_EmitInteger, MVT::i32, 14, 
/*18872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18891*/       /*Scope*/ 27, /*->18919*/
/*18892*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18894*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18897*/         OPC_EmitInteger, MVT::i32, 14, 
/*18900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18919*/       0, /*End of Scope*/
/*18920*/     /*Scope*/ 93|128,1/*221*/, /*->19143*/
/*18922*/       OPC_RecordChild0, // #0 = $Rn
/*18923*/       OPC_Scope, 31, /*->18956*/ // 4 children in Scope
/*18925*/         OPC_RecordChild1, // #1 = $shift
/*18926*/         OPC_CheckType, MVT::i32,
/*18928*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18930*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18933*/         OPC_EmitInteger, MVT::i32, 14, 
/*18936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18956*/       /*Scope*/ 99, /*->19056*/
/*18957*/         OPC_MoveChild, 1,
/*18959*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18962*/         OPC_RecordChild0, // #1 = $imm
/*18963*/         OPC_MoveChild, 0,
/*18965*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18968*/         OPC_Scope, 42, /*->19012*/ // 2 children in Scope
/*18970*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*18972*/           OPC_MoveParent,
/*18973*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18984*/           OPC_MoveParent,
/*18985*/           OPC_CheckType, MVT::i32,
/*18987*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18989*/           OPC_EmitConvertToTarget, 1,
/*18991*/           OPC_EmitInteger, MVT::i32, 14, 
/*18994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19012*/         /*Scope*/ 42, /*->19055*/
/*19013*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19015*/           OPC_MoveParent,
/*19016*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19027*/           OPC_MoveParent,
/*19028*/           OPC_CheckType, MVT::i32,
/*19030*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19032*/           OPC_EmitConvertToTarget, 1,
/*19034*/           OPC_EmitInteger, MVT::i32, 14, 
/*19037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19055*/         0, /*End of Scope*/
/*19056*/       /*Scope*/ 31, /*->19088*/
/*19057*/         OPC_RecordChild1, // #1 = $Rn
/*19058*/         OPC_CheckType, MVT::i32,
/*19060*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19062*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19065*/         OPC_EmitInteger, MVT::i32, 14, 
/*19068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19088*/       /*Scope*/ 53, /*->19142*/
/*19089*/         OPC_MoveChild, 1,
/*19091*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19094*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19105*/         OPC_RecordChild1, // #1 = $imm
/*19106*/         OPC_MoveChild, 1,
/*19108*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19111*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19113*/         OPC_MoveParent,
/*19114*/         OPC_MoveParent,
/*19115*/         OPC_CheckType, MVT::i32,
/*19117*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19119*/         OPC_EmitConvertToTarget, 1,
/*19121*/         OPC_EmitInteger, MVT::i32, 14, 
/*19124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19142*/       0, /*End of Scope*/
/*19143*/     /*Scope*/ 107, /*->19251*/
/*19144*/       OPC_MoveChild, 0,
/*19146*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19149*/       OPC_Scope, 49, /*->19200*/ // 2 children in Scope
/*19151*/         OPC_RecordChild0, // #0 = $imm
/*19152*/         OPC_MoveChild, 0,
/*19154*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19157*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19159*/         OPC_MoveParent,
/*19160*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19171*/         OPC_MoveParent,
/*19172*/         OPC_RecordChild1, // #1 = $Rn
/*19173*/         OPC_CheckType, MVT::i32,
/*19175*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19177*/         OPC_EmitConvertToTarget, 0,
/*19179*/         OPC_EmitInteger, MVT::i32, 14, 
/*19182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19200*/       /*Scope*/ 49, /*->19250*/
/*19201*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19212*/         OPC_RecordChild1, // #0 = $imm
/*19213*/         OPC_MoveChild, 1,
/*19215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19218*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19220*/         OPC_MoveParent,
/*19221*/         OPC_MoveParent,
/*19222*/         OPC_RecordChild1, // #1 = $Rn
/*19223*/         OPC_CheckType, MVT::i32,
/*19225*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19227*/         OPC_EmitConvertToTarget, 0,
/*19229*/         OPC_EmitInteger, MVT::i32, 14, 
/*19232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19250*/       0, /*End of Scope*/
/*19251*/     /*Scope*/ 54, /*->19306*/
/*19252*/       OPC_RecordChild0, // #0 = $Rn
/*19253*/       OPC_MoveChild, 1,
/*19255*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19258*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19269*/       OPC_RecordChild1, // #1 = $imm
/*19270*/       OPC_MoveChild, 1,
/*19272*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19275*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19277*/       OPC_MoveParent,
/*19278*/       OPC_MoveParent,
/*19279*/       OPC_CheckType, MVT::i32,
/*19281*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19283*/       OPC_EmitConvertToTarget, 1,
/*19285*/       OPC_EmitInteger, MVT::i32, 14, 
/*19288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19306*/     /*Scope*/ 107, /*->19414*/
/*19307*/       OPC_MoveChild, 0,
/*19309*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19312*/       OPC_Scope, 49, /*->19363*/ // 2 children in Scope
/*19314*/         OPC_RecordChild0, // #0 = $imm
/*19315*/         OPC_MoveChild, 0,
/*19317*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19320*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19322*/         OPC_MoveParent,
/*19323*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19334*/         OPC_MoveParent,
/*19335*/         OPC_RecordChild1, // #1 = $Rn
/*19336*/         OPC_CheckType, MVT::i32,
/*19338*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19340*/         OPC_EmitConvertToTarget, 0,
/*19342*/         OPC_EmitInteger, MVT::i32, 14, 
/*19345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19363*/       /*Scope*/ 49, /*->19413*/
/*19364*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19375*/         OPC_RecordChild1, // #0 = $imm
/*19376*/         OPC_MoveChild, 1,
/*19378*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19381*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19383*/         OPC_MoveParent,
/*19384*/         OPC_MoveParent,
/*19385*/         OPC_RecordChild1, // #1 = $Rn
/*19386*/         OPC_CheckType, MVT::i32,
/*19388*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19390*/         OPC_EmitConvertToTarget, 0,
/*19392*/         OPC_EmitInteger, MVT::i32, 14, 
/*19395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19413*/       0, /*End of Scope*/
/*19414*/     /*Scope*/ 88|128,1/*216*/, /*->19632*/
/*19416*/       OPC_RecordChild0, // #0 = $Rn
/*19417*/       OPC_Scope, 117, /*->19536*/ // 2 children in Scope
/*19419*/         OPC_RecordChild1, // #1 = $shift
/*19420*/         OPC_CheckType, MVT::i32,
/*19422*/         OPC_Scope, 27, /*->19451*/ // 4 children in Scope
/*19424*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19426*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19429*/           OPC_EmitInteger, MVT::i32, 14, 
/*19432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19438*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19451*/         /*Scope*/ 27, /*->19479*/
/*19452*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19454*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19457*/           OPC_EmitInteger, MVT::i32, 14, 
/*19460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19479*/         /*Scope*/ 27, /*->19507*/
/*19480*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19482*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19485*/           OPC_EmitInteger, MVT::i32, 14, 
/*19488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19507*/         /*Scope*/ 27, /*->19535*/
/*19508*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19510*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19513*/           OPC_EmitInteger, MVT::i32, 14, 
/*19516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19535*/         0, /*End of Scope*/
/*19536*/       /*Scope*/ 94, /*->19631*/
/*19537*/         OPC_MoveChild, 1,
/*19539*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19542*/         OPC_RecordChild0, // #1 = $Rm
/*19543*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19554*/         OPC_MoveParent,
/*19555*/         OPC_CheckType, MVT::i32,
/*19557*/         OPC_Scope, 23, /*->19582*/ // 3 children in Scope
/*19559*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19561*/           OPC_EmitInteger, MVT::i32, 14, 
/*19564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19582*/         /*Scope*/ 23, /*->19606*/
/*19583*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19585*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19588*/           OPC_EmitInteger, MVT::i32, 14, 
/*19591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19606*/         /*Scope*/ 23, /*->19630*/
/*19607*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19609*/           OPC_EmitInteger, MVT::i32, 14, 
/*19612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19630*/         0, /*End of Scope*/
/*19631*/       0, /*End of Scope*/
/*19632*/     /*Scope*/ 95, /*->19728*/
/*19633*/       OPC_MoveChild, 0,
/*19635*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19638*/       OPC_RecordChild0, // #0 = $Rm
/*19639*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19650*/       OPC_MoveParent,
/*19651*/       OPC_RecordChild1, // #1 = $Rn
/*19652*/       OPC_CheckType, MVT::i32,
/*19654*/       OPC_Scope, 23, /*->19679*/ // 3 children in Scope
/*19656*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19658*/         OPC_EmitInteger, MVT::i32, 14, 
/*19661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19679*/       /*Scope*/ 23, /*->19703*/
/*19680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19682*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19685*/         OPC_EmitInteger, MVT::i32, 14, 
/*19688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19703*/       /*Scope*/ 23, /*->19727*/
/*19704*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19706*/         OPC_EmitInteger, MVT::i32, 14, 
/*19709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19727*/       0, /*End of Scope*/
/*19728*/     /*Scope*/ 24, /*->19753*/
/*19729*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*19732*/       OPC_RecordChild0, // #0 = $Rm
/*19733*/       OPC_CheckType, MVT::i32,
/*19735*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19737*/       OPC_EmitInteger, MVT::i32, 14, 
/*19740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*19753*/     /*Scope*/ 25, /*->19779*/
/*19754*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19758*/       OPC_RecordChild0, // #0 = $Rm
/*19759*/       OPC_CheckType, MVT::i32,
/*19761*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19763*/       OPC_EmitInteger, MVT::i32, 14, 
/*19766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*19779*/     /*Scope*/ 73|128,3/*457*/, /*->20238*/
/*19781*/       OPC_RecordChild0, // #0 = $src
/*19782*/       OPC_Scope, 39, /*->19823*/ // 4 children in Scope
/*19784*/         OPC_RecordChild1, // #1 = $imm
/*19785*/         OPC_MoveChild, 1,
/*19787*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19790*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*19792*/         OPC_MoveParent,
/*19793*/         OPC_CheckType, MVT::i32,
/*19795*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19797*/         OPC_EmitConvertToTarget, 1,
/*19799*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*19802*/         OPC_EmitInteger, MVT::i32, 14, 
/*19805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*19823*/       /*Scope*/ 44, /*->19868*/
/*19824*/         OPC_MoveChild, 0,
/*19826*/         OPC_CheckPredicate, 26, // Predicate_top16Zero
/*19828*/         OPC_MoveParent,
/*19829*/         OPC_RecordChild1, // #1 = $imm
/*19830*/         OPC_MoveChild, 1,
/*19832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19835*/         OPC_CheckPredicate, 27, // Predicate_t2_so_imm_notSext
/*19837*/         OPC_MoveParent,
/*19838*/         OPC_CheckType, MVT::i32,
/*19840*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19842*/         OPC_EmitConvertToTarget, 1,
/*19844*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*19847*/         OPC_EmitInteger, MVT::i32, 14, 
/*19850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19868*/       /*Scope*/ 111|128,1/*239*/, /*->20109*/
/*19870*/         OPC_RecordChild1, // #1 = $imm
/*19871*/         OPC_Scope, 29|128,1/*157*/, /*->20031*/ // 2 children in Scope
/*19874*/           OPC_MoveChild, 1,
/*19876*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19879*/           OPC_Scope, 30, /*->19911*/ // 5 children in Scope
/*19881*/             OPC_CheckPredicate, 3, // Predicate_so_imm
/*19883*/             OPC_MoveParent,
/*19884*/             OPC_CheckType, MVT::i32,
/*19886*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19888*/             OPC_EmitConvertToTarget, 1,
/*19890*/             OPC_EmitInteger, MVT::i32, 14, 
/*19893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19899*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19911*/           /*Scope*/ 26, /*->19938*/
/*19912*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*19914*/             OPC_MoveParent,
/*19915*/             OPC_CheckType, MVT::i32,
/*19917*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*19919*/             OPC_EmitConvertToTarget, 1,
/*19921*/             OPC_EmitInteger, MVT::i32, 14, 
/*19924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19938*/           /*Scope*/ 33, /*->19972*/
/*19939*/             OPC_CheckPredicate, 29, // Predicate_so_imm_not
/*19941*/             OPC_MoveParent,
/*19942*/             OPC_CheckType, MVT::i32,
/*19944*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19946*/             OPC_EmitConvertToTarget, 1,
/*19948*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19951*/             OPC_EmitInteger, MVT::i32, 14, 
/*19954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*19972*/           /*Scope*/ 30, /*->20003*/
/*19973*/             OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19975*/             OPC_MoveParent,
/*19976*/             OPC_CheckType, MVT::i32,
/*19978*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19980*/             OPC_EmitConvertToTarget, 1,
/*19982*/             OPC_EmitInteger, MVT::i32, 14, 
/*19985*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19991*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20003*/           /*Scope*/ 26, /*->20030*/
/*20004*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*20006*/             OPC_MoveParent,
/*20007*/             OPC_CheckType, MVT::i32,
/*20009*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20011*/             OPC_EmitConvertToTarget, 1,
/*20013*/             OPC_EmitInteger, MVT::i32, 14, 
/*20016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20019*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20030*/           0, /*End of Scope*/
/*20031*/         /*Scope*/ 76, /*->20108*/
/*20032*/           OPC_CheckType, MVT::i32,
/*20034*/           OPC_Scope, 23, /*->20059*/ // 3 children in Scope
/*20036*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20038*/             OPC_EmitInteger, MVT::i32, 14, 
/*20041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20059*/           /*Scope*/ 23, /*->20083*/
/*20060*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20062*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20065*/             OPC_EmitInteger, MVT::i32, 14, 
/*20068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20071*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20083*/           /*Scope*/ 23, /*->20107*/
/*20084*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20086*/             OPC_EmitInteger, MVT::i32, 14, 
/*20089*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20095*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20107*/           0, /*End of Scope*/
/*20108*/         0, /*End of Scope*/
/*20109*/       /*Scope*/ 127, /*->20237*/
/*20110*/         OPC_MoveChild, 1,
/*20112*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20115*/         OPC_Scope, 73, /*->20190*/ // 2 children in Scope
/*20117*/           OPC_RecordChild0, // #1 = $Vm
/*20118*/           OPC_MoveChild, 1,
/*20120*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20123*/           OPC_MoveChild, 0,
/*20125*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20128*/           OPC_MoveChild, 0,
/*20130*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20133*/           OPC_MoveParent,
/*20134*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20136*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->20163
/*20139*/             OPC_MoveParent,
/*20140*/             OPC_MoveParent,
/*20141*/             OPC_MoveParent,
/*20142*/             OPC_CheckType, MVT::v2i32,
/*20144*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20146*/             OPC_EmitInteger, MVT::i32, 14, 
/*20149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20163*/           /*SwitchType*/ 24, MVT::v16i8,// ->20189
/*20165*/             OPC_MoveParent,
/*20166*/             OPC_MoveParent,
/*20167*/             OPC_MoveParent,
/*20168*/             OPC_CheckType, MVT::v4i32,
/*20170*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20172*/             OPC_EmitInteger, MVT::i32, 14, 
/*20175*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20178*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20189*/           0, // EndSwitchType
/*20190*/         /*Scope*/ 45, /*->20236*/
/*20191*/           OPC_MoveChild, 0,
/*20193*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20196*/           OPC_MoveChild, 0,
/*20198*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20201*/           OPC_MoveChild, 0,
/*20203*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20206*/           OPC_MoveParent,
/*20207*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20209*/           OPC_CheckType, MVT::v8i8,
/*20211*/           OPC_MoveParent,
/*20212*/           OPC_MoveParent,
/*20213*/           OPC_RecordChild1, // #1 = $Vm
/*20214*/           OPC_MoveParent,
/*20215*/           OPC_CheckType, MVT::v2i32,
/*20217*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20219*/           OPC_EmitInteger, MVT::i32, 14, 
/*20222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20236*/         0, /*End of Scope*/
/*20237*/       0, /*End of Scope*/
/*20238*/     /*Scope*/ 101, /*->20340*/
/*20239*/       OPC_MoveChild, 0,
/*20241*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20244*/       OPC_Scope, 46, /*->20292*/ // 2 children in Scope
/*20246*/         OPC_RecordChild0, // #0 = $Vm
/*20247*/         OPC_MoveChild, 1,
/*20249*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20252*/         OPC_MoveChild, 0,
/*20254*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20257*/         OPC_MoveChild, 0,
/*20259*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20262*/         OPC_MoveParent,
/*20263*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20265*/         OPC_CheckType, MVT::v8i8,
/*20267*/         OPC_MoveParent,
/*20268*/         OPC_MoveParent,
/*20269*/         OPC_MoveParent,
/*20270*/         OPC_RecordChild1, // #1 = $Vn
/*20271*/         OPC_CheckType, MVT::v2i32,
/*20273*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20275*/         OPC_EmitInteger, MVT::i32, 14, 
/*20278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20292*/       /*Scope*/ 46, /*->20339*/
/*20293*/         OPC_MoveChild, 0,
/*20295*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20298*/         OPC_MoveChild, 0,
/*20300*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20303*/         OPC_MoveChild, 0,
/*20305*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20308*/         OPC_MoveParent,
/*20309*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20311*/         OPC_CheckType, MVT::v8i8,
/*20313*/         OPC_MoveParent,
/*20314*/         OPC_MoveParent,
/*20315*/         OPC_RecordChild1, // #0 = $Vm
/*20316*/         OPC_MoveParent,
/*20317*/         OPC_RecordChild1, // #1 = $Vn
/*20318*/         OPC_CheckType, MVT::v2i32,
/*20320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20322*/         OPC_EmitInteger, MVT::i32, 14, 
/*20325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20339*/       0, /*End of Scope*/
/*20340*/     /*Scope*/ 51, /*->20392*/
/*20341*/       OPC_RecordChild0, // #0 = $Vn
/*20342*/       OPC_MoveChild, 1,
/*20344*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20347*/       OPC_MoveChild, 0,
/*20349*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20352*/       OPC_MoveChild, 0,
/*20354*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20357*/       OPC_MoveChild, 0,
/*20359*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20362*/       OPC_MoveParent,
/*20363*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20365*/       OPC_CheckType, MVT::v16i8,
/*20367*/       OPC_MoveParent,
/*20368*/       OPC_MoveParent,
/*20369*/       OPC_RecordChild1, // #1 = $Vm
/*20370*/       OPC_MoveParent,
/*20371*/       OPC_CheckType, MVT::v4i32,
/*20373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20375*/       OPC_EmitInteger, MVT::i32, 14, 
/*20378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20392*/     /*Scope*/ 101, /*->20494*/
/*20393*/       OPC_MoveChild, 0,
/*20395*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20398*/       OPC_Scope, 46, /*->20446*/ // 2 children in Scope
/*20400*/         OPC_RecordChild0, // #0 = $Vm
/*20401*/         OPC_MoveChild, 1,
/*20403*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20406*/         OPC_MoveChild, 0,
/*20408*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20411*/         OPC_MoveChild, 0,
/*20413*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20416*/         OPC_MoveParent,
/*20417*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20419*/         OPC_CheckType, MVT::v16i8,
/*20421*/         OPC_MoveParent,
/*20422*/         OPC_MoveParent,
/*20423*/         OPC_MoveParent,
/*20424*/         OPC_RecordChild1, // #1 = $Vn
/*20425*/         OPC_CheckType, MVT::v4i32,
/*20427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20429*/         OPC_EmitInteger, MVT::i32, 14, 
/*20432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20446*/       /*Scope*/ 46, /*->20493*/
/*20447*/         OPC_MoveChild, 0,
/*20449*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20452*/         OPC_MoveChild, 0,
/*20454*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20457*/         OPC_MoveChild, 0,
/*20459*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20462*/         OPC_MoveParent,
/*20463*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20465*/         OPC_CheckType, MVT::v16i8,
/*20467*/         OPC_MoveParent,
/*20468*/         OPC_MoveParent,
/*20469*/         OPC_RecordChild1, // #0 = $Vm
/*20470*/         OPC_MoveParent,
/*20471*/         OPC_RecordChild1, // #1 = $Vn
/*20472*/         OPC_CheckType, MVT::v4i32,
/*20474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20476*/         OPC_EmitInteger, MVT::i32, 14, 
/*20479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20493*/       0, /*End of Scope*/
/*20494*/     /*Scope*/ 46, /*->20541*/
/*20495*/       OPC_RecordChild0, // #0 = $Vn
/*20496*/       OPC_RecordChild1, // #1 = $Vm
/*20497*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->20519
/*20500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20502*/         OPC_EmitInteger, MVT::i32, 14, 
/*20505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20519*/       /*SwitchType*/ 19, MVT::v4i32,// ->20540
/*20521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20523*/         OPC_EmitInteger, MVT::i32, 14, 
/*20526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20540*/       0, // EndSwitchType
/*20541*/     0, /*End of Scope*/
/*20542*/   /*SwitchOpcode*/ 70|128,5/*710*/, TARGET_VAL(ISD::SRA),// ->21256
/*20546*/     OPC_Scope, 127|128,2/*383*/, /*->20932*/ // 5 children in Scope
/*20549*/       OPC_MoveChild, 0,
/*20551*/       OPC_SwitchOpcode /*2 cases */, 90|128,2/*346*/, TARGET_VAL(ISD::MUL),// ->20902
/*20556*/         OPC_Scope, 48, /*->20606*/ // 6 children in Scope
/*20558*/           OPC_RecordChild0, // #0 = $a
/*20559*/           OPC_MoveChild, 1,
/*20561*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20564*/           OPC_MoveChild, 0,
/*20566*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20569*/           OPC_RecordChild0, // #1 = $b
/*20570*/           OPC_CheckChild1Integer, 16, 
/*20572*/           OPC_CheckChild1Type, MVT::i32,
/*20574*/           OPC_MoveParent,
/*20575*/           OPC_CheckChild1Integer, 16, 
/*20577*/           OPC_CheckChild1Type, MVT::i32,
/*20579*/           OPC_MoveParent,
/*20580*/           OPC_MoveParent,
/*20581*/           OPC_CheckChild1Integer, 16, 
/*20583*/           OPC_CheckChild1Type, MVT::i32,
/*20585*/           OPC_CheckType, MVT::i32,
/*20587*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20589*/           OPC_EmitInteger, MVT::i32, 14, 
/*20592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20606*/         /*Scope*/ 48, /*->20655*/
/*20607*/           OPC_MoveChild, 0,
/*20609*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20612*/           OPC_MoveChild, 0,
/*20614*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20617*/           OPC_RecordChild0, // #0 = $b
/*20618*/           OPC_CheckChild1Integer, 16, 
/*20620*/           OPC_CheckChild1Type, MVT::i32,
/*20622*/           OPC_MoveParent,
/*20623*/           OPC_CheckChild1Integer, 16, 
/*20625*/           OPC_CheckChild1Type, MVT::i32,
/*20627*/           OPC_MoveParent,
/*20628*/           OPC_RecordChild1, // #1 = $a
/*20629*/           OPC_MoveParent,
/*20630*/           OPC_CheckChild1Integer, 16, 
/*20632*/           OPC_CheckChild1Type, MVT::i32,
/*20634*/           OPC_CheckType, MVT::i32,
/*20636*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20638*/           OPC_EmitInteger, MVT::i32, 14, 
/*20641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20644*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20655*/         /*Scope*/ 61, /*->20717*/
/*20656*/           OPC_RecordChild0, // #0 = $Rn
/*20657*/           OPC_MoveChild, 1,
/*20659*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20662*/           OPC_RecordChild0, // #1 = $Rm
/*20663*/           OPC_CheckChild1Integer, 16, 
/*20665*/           OPC_CheckChild1Type, MVT::i32,
/*20667*/           OPC_MoveParent,
/*20668*/           OPC_MoveParent,
/*20669*/           OPC_CheckChild1Integer, 16, 
/*20671*/           OPC_CheckChild1Type, MVT::i32,
/*20673*/           OPC_CheckType, MVT::i32,
/*20675*/           OPC_Scope, 19, /*->20696*/ // 2 children in Scope
/*20677*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20679*/             OPC_EmitInteger, MVT::i32, 14, 
/*20682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                      // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20696*/           /*Scope*/ 19, /*->20716*/
/*20697*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20699*/             OPC_EmitInteger, MVT::i32, 14, 
/*20702*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20705*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                      // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20716*/           0, /*End of Scope*/
/*20717*/         /*Scope*/ 61, /*->20779*/
/*20718*/           OPC_MoveChild, 0,
/*20720*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20723*/           OPC_RecordChild0, // #0 = $Rm
/*20724*/           OPC_CheckChild1Integer, 16, 
/*20726*/           OPC_CheckChild1Type, MVT::i32,
/*20728*/           OPC_MoveParent,
/*20729*/           OPC_RecordChild1, // #1 = $Rn
/*20730*/           OPC_MoveParent,
/*20731*/           OPC_CheckChild1Integer, 16, 
/*20733*/           OPC_CheckChild1Type, MVT::i32,
/*20735*/           OPC_CheckType, MVT::i32,
/*20737*/           OPC_Scope, 19, /*->20758*/ // 2 children in Scope
/*20739*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20741*/             OPC_EmitInteger, MVT::i32, 14, 
/*20744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                      // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20758*/           /*Scope*/ 19, /*->20778*/
/*20759*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20761*/             OPC_EmitInteger, MVT::i32, 14, 
/*20764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                      // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20778*/           0, /*End of Scope*/
/*20779*/         /*Scope*/ 60, /*->20840*/
/*20780*/           OPC_RecordChild0, // #0 = $Rn
/*20781*/           OPC_MoveChild, 1,
/*20783*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*20786*/           OPC_RecordChild0, // #1 = $Rm
/*20787*/           OPC_MoveChild, 1,
/*20789*/           OPC_CheckValueType, MVT::i16,
/*20791*/           OPC_MoveParent,
/*20792*/           OPC_MoveParent,
/*20793*/           OPC_MoveParent,
/*20794*/           OPC_CheckChild1Integer, 16, 
/*20796*/           OPC_CheckChild1Type, MVT::i32,
/*20798*/           OPC_Scope, 19, /*->20819*/ // 2 children in Scope
/*20800*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20802*/             OPC_EmitInteger, MVT::i32, 14, 
/*20805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20808*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                      // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20819*/           /*Scope*/ 19, /*->20839*/
/*20820*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20822*/             OPC_EmitInteger, MVT::i32, 14, 
/*20825*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20828*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                      // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20839*/           0, /*End of Scope*/
/*20840*/         /*Scope*/ 60, /*->20901*/
/*20841*/           OPC_MoveChild, 0,
/*20843*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*20846*/           OPC_RecordChild0, // #0 = $Rm
/*20847*/           OPC_MoveChild, 1,
/*20849*/           OPC_CheckValueType, MVT::i16,
/*20851*/           OPC_MoveParent,
/*20852*/           OPC_MoveParent,
/*20853*/           OPC_RecordChild1, // #1 = $Rn
/*20854*/           OPC_MoveParent,
/*20855*/           OPC_CheckChild1Integer, 16, 
/*20857*/           OPC_CheckChild1Type, MVT::i32,
/*20859*/           OPC_Scope, 19, /*->20880*/ // 2 children in Scope
/*20861*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20863*/             OPC_EmitInteger, MVT::i32, 14, 
/*20866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                      // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20880*/           /*Scope*/ 19, /*->20900*/
/*20881*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20883*/             OPC_EmitInteger, MVT::i32, 14, 
/*20886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                      // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20900*/           0, /*End of Scope*/
/*20901*/         0, /*End of Scope*/
/*20902*/       /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BSWAP),// ->20931
/*20905*/         OPC_RecordChild0, // #0 = $Rm
/*20906*/         OPC_MoveParent,
/*20907*/         OPC_CheckChild1Integer, 16, 
/*20909*/         OPC_CheckChild1Type, MVT::i32,
/*20911*/         OPC_CheckType, MVT::i32,
/*20913*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20915*/         OPC_EmitInteger, MVT::i32, 14, 
/*20918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*20931*/       0, // EndSwitchOpcode
/*20932*/     /*Scope*/ 30, /*->20963*/
/*20933*/       OPC_RecordNode, // #0 = $src
/*20934*/       OPC_CheckType, MVT::i32,
/*20936*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20938*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*20941*/       OPC_EmitInteger, MVT::i32, 14, 
/*20944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*20963*/     /*Scope*/ 127, /*->21091*/
/*20964*/       OPC_MoveChild, 0,
/*20966*/       OPC_SwitchOpcode /*2 cases */, 69, TARGET_VAL(ISD::MUL),// ->21039
/*20970*/         OPC_RecordChild0, // #0 = $a
/*20971*/         OPC_Scope, 32, /*->21005*/ // 2 children in Scope
/*20973*/           OPC_RecordChild1, // #1 = $b
/*20974*/           OPC_MoveChild, 1,
/*20976*/           OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*20978*/           OPC_MoveParent,
/*20979*/           OPC_MoveParent,
/*20980*/           OPC_CheckChild1Integer, 16, 
/*20982*/           OPC_CheckChild1Type, MVT::i32,
/*20984*/           OPC_CheckType, MVT::i32,
/*20986*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20988*/           OPC_EmitInteger, MVT::i32, 14, 
/*20991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21005*/         /*Scope*/ 32, /*->21038*/
/*21006*/           OPC_MoveChild, 0,
/*21008*/           OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21010*/           OPC_MoveParent,
/*21011*/           OPC_RecordChild1, // #1 = $a
/*21012*/           OPC_MoveParent,
/*21013*/           OPC_CheckChild1Integer, 16, 
/*21015*/           OPC_CheckChild1Type, MVT::i32,
/*21017*/           OPC_CheckType, MVT::i32,
/*21019*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21021*/           OPC_EmitInteger, MVT::i32, 14, 
/*21024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21038*/         0, /*End of Scope*/
/*21039*/       /*SwitchOpcode*/ 48, TARGET_VAL(ISD::BSWAP),// ->21090
/*21042*/         OPC_RecordChild0, // #0 = $Rm
/*21043*/         OPC_MoveParent,
/*21044*/         OPC_CheckChild1Integer, 16, 
/*21046*/         OPC_CheckChild1Type, MVT::i32,
/*21048*/         OPC_CheckType, MVT::i32,
/*21050*/         OPC_Scope, 18, /*->21070*/ // 2 children in Scope
/*21052*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21054*/           OPC_EmitInteger, MVT::i32, 14, 
/*21057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21070*/         /*Scope*/ 18, /*->21089*/
/*21071*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21073*/           OPC_EmitInteger, MVT::i32, 14, 
/*21076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21089*/         0, /*End of Scope*/
/*21090*/       0, // EndSwitchOpcode
/*21091*/     /*Scope*/ 29, /*->21121*/
/*21092*/       OPC_RecordNode, // #0 = $src
/*21093*/       OPC_CheckType, MVT::i32,
/*21095*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21097*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21100*/       OPC_EmitInteger, MVT::i32, 14, 
/*21103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21121*/     /*Scope*/ 4|128,1/*132*/, /*->21255*/
/*21123*/       OPC_RecordChild0, // #0 = $Rm
/*21124*/       OPC_RecordChild1, // #1 = $imm5
/*21125*/       OPC_Scope, 72, /*->21199*/ // 2 children in Scope
/*21127*/         OPC_MoveChild, 1,
/*21129*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21132*/         OPC_CheckPredicate, 30, // Predicate_imm_sr
/*21134*/         OPC_CheckType, MVT::i32,
/*21136*/         OPC_MoveParent,
/*21137*/         OPC_CheckType, MVT::i32,
/*21139*/         OPC_Scope, 28, /*->21169*/ // 2 children in Scope
/*21141*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21143*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21146*/           OPC_EmitConvertToTarget, 1,
/*21148*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21151*/           OPC_EmitInteger, MVT::i32, 14, 
/*21154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21169*/         /*Scope*/ 28, /*->21198*/
/*21170*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21172*/           OPC_EmitConvertToTarget, 1,
/*21174*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21177*/           OPC_EmitInteger, MVT::i32, 14, 
/*21180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21198*/         0, /*End of Scope*/
/*21199*/       /*Scope*/ 54, /*->21254*/
/*21200*/         OPC_CheckChild1Type, MVT::i32,
/*21202*/         OPC_CheckType, MVT::i32,
/*21204*/         OPC_Scope, 23, /*->21229*/ // 2 children in Scope
/*21206*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21208*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21211*/           OPC_EmitInteger, MVT::i32, 14, 
/*21214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21229*/         /*Scope*/ 23, /*->21253*/
/*21230*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21232*/           OPC_EmitInteger, MVT::i32, 14, 
/*21235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21241*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21253*/         0, /*End of Scope*/
/*21254*/       0, /*End of Scope*/
/*21255*/     0, /*End of Scope*/
/*21256*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->21611
/*21260*/     OPC_Scope, 26|128,1/*154*/, /*->21417*/ // 3 children in Scope
/*21263*/       OPC_MoveChild, 0,
/*21265*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*21268*/       OPC_MoveChild, 0,
/*21270*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*21273*/       OPC_RecordMemRef,
/*21274*/       OPC_RecordNode, // #0 = 'ld' chained node
/*21275*/       OPC_CheckFoldableChainNode,
/*21276*/       OPC_RecordChild1, // #1 = $addr
/*21277*/       OPC_CheckChild1Type, MVT::i32,
/*21279*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*21281*/       OPC_CheckPredicate, 32, // Predicate_extload
/*21283*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*21285*/       OPC_MoveParent,
/*21286*/       OPC_MoveParent,
/*21287*/       OPC_CheckChild1Integer, 16, 
/*21289*/       OPC_CheckChild1Type, MVT::i32,
/*21291*/       OPC_CheckType, MVT::i32,
/*21293*/       OPC_Scope, 40, /*->21335*/ // 2 children in Scope
/*21295*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21297*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*21300*/         OPC_EmitMergeInputChains1_0,
/*21301*/         OPC_EmitInteger, MVT::i32, 14, 
/*21304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21307*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*21319*/         OPC_EmitInteger, MVT::i32, 14, 
/*21322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*21335*/       /*Scope*/ 80, /*->21416*/
/*21336*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21338*/         OPC_Scope, 37, /*->21377*/ // 2 children in Scope
/*21340*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*21343*/           OPC_EmitMergeInputChains1_0,
/*21344*/           OPC_EmitInteger, MVT::i32, 14, 
/*21347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21350*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*21361*/           OPC_EmitInteger, MVT::i32, 14, 
/*21364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*21377*/         /*Scope*/ 37, /*->21415*/
/*21378*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*21381*/           OPC_EmitMergeInputChains1_0,
/*21382*/           OPC_EmitInteger, MVT::i32, 14, 
/*21385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21388*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*21399*/           OPC_EmitInteger, MVT::i32, 14, 
/*21402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*21415*/         0, /*End of Scope*/
/*21416*/       0, /*End of Scope*/
/*21417*/     /*Scope*/ 58, /*->21476*/
/*21418*/       OPC_RecordNode, // #0 = $src
/*21419*/       OPC_CheckType, MVT::i32,
/*21421*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21423*/       OPC_Scope, 25, /*->21450*/ // 2 children in Scope
/*21425*/         OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21428*/         OPC_EmitInteger, MVT::i32, 14, 
/*21431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21450*/       /*Scope*/ 24, /*->21475*/
/*21451*/         OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21454*/         OPC_EmitInteger, MVT::i32, 14, 
/*21457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21475*/       0, /*End of Scope*/
/*21476*/     /*Scope*/ 4|128,1/*132*/, /*->21610*/
/*21478*/       OPC_RecordChild0, // #0 = $Rm
/*21479*/       OPC_RecordChild1, // #1 = $imm5
/*21480*/       OPC_Scope, 72, /*->21554*/ // 2 children in Scope
/*21482*/         OPC_MoveChild, 1,
/*21484*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21487*/         OPC_CheckPredicate, 30, // Predicate_imm_sr
/*21489*/         OPC_CheckType, MVT::i32,
/*21491*/         OPC_MoveParent,
/*21492*/         OPC_CheckType, MVT::i32,
/*21494*/         OPC_Scope, 28, /*->21524*/ // 2 children in Scope
/*21496*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21498*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21501*/           OPC_EmitConvertToTarget, 1,
/*21503*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21506*/           OPC_EmitInteger, MVT::i32, 14, 
/*21509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21524*/         /*Scope*/ 28, /*->21553*/
/*21525*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21527*/           OPC_EmitConvertToTarget, 1,
/*21529*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21532*/           OPC_EmitInteger, MVT::i32, 14, 
/*21535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21553*/         0, /*End of Scope*/
/*21554*/       /*Scope*/ 54, /*->21609*/
/*21555*/         OPC_CheckChild1Type, MVT::i32,
/*21557*/         OPC_CheckType, MVT::i32,
/*21559*/         OPC_Scope, 23, /*->21584*/ // 2 children in Scope
/*21561*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21563*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21566*/           OPC_EmitInteger, MVT::i32, 14, 
/*21569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21572*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21584*/         /*Scope*/ 23, /*->21608*/
/*21585*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21587*/           OPC_EmitInteger, MVT::i32, 14, 
/*21590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21608*/         0, /*End of Scope*/
/*21609*/       0, /*End of Scope*/
/*21610*/     0, /*End of Scope*/
/*21611*/   /*SwitchOpcode*/ 75|128,18/*2379*/, TARGET_VAL(ISD::STORE),// ->23994
/*21615*/     OPC_RecordMemRef,
/*21616*/     OPC_RecordNode, // #0 = 'st' chained node
/*21617*/     OPC_Scope, 108|128,3/*492*/, /*->22112*/ // 4 children in Scope
/*21620*/       OPC_MoveChild, 1,
/*21622*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->21774
/*21627*/         OPC_MoveChild, 0,
/*21629*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*21632*/         OPC_RecordChild0, // #1 = $Rn
/*21633*/         OPC_MoveParent,
/*21634*/         OPC_CheckChild1Integer, 16, 
/*21636*/         OPC_CheckChild1Type, MVT::i32,
/*21638*/         OPC_CheckType, MVT::i32,
/*21640*/         OPC_MoveParent,
/*21641*/         OPC_RecordChild2, // #2 = $addr
/*21642*/         OPC_CheckChild2Type, MVT::i32,
/*21644*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*21646*/         OPC_CheckPredicate, 35, // Predicate_truncstore
/*21648*/         OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*21650*/         OPC_Scope, 40, /*->21692*/ // 2 children in Scope
/*21652*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21654*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21657*/           OPC_EmitMergeInputChains1_0,
/*21658*/           OPC_EmitInteger, MVT::i32, 14, 
/*21661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21664*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*21674*/           OPC_EmitInteger, MVT::i32, 14, 
/*21677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*21692*/         /*Scope*/ 80, /*->21773*/
/*21693*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21695*/           OPC_Scope, 37, /*->21734*/ // 2 children in Scope
/*21697*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*21700*/             OPC_EmitMergeInputChains1_0,
/*21701*/             OPC_EmitInteger, MVT::i32, 14, 
/*21704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21707*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21717*/             OPC_EmitInteger, MVT::i32, 14, 
/*21720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*21734*/           /*Scope*/ 37, /*->21772*/
/*21735*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21738*/             OPC_EmitMergeInputChains1_0,
/*21739*/             OPC_EmitInteger, MVT::i32, 14, 
/*21742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21745*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21755*/             OPC_EmitInteger, MVT::i32, 14, 
/*21758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21761*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*21772*/           0, /*End of Scope*/
/*21773*/         0, /*End of Scope*/
/*21774*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21997
/*21778*/         OPC_RecordChild0, // #1 = $Vd
/*21779*/         OPC_Scope, 53, /*->21834*/ // 4 children in Scope
/*21781*/           OPC_CheckChild0Type, MVT::v8i8,
/*21783*/           OPC_RecordChild1, // #2 = $lane
/*21784*/           OPC_MoveChild, 1,
/*21786*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21789*/           OPC_MoveParent,
/*21790*/           OPC_MoveParent,
/*21791*/           OPC_RecordChild2, // #3 = $Rn
/*21792*/           OPC_RecordChild3, // #4 = $Rm
/*21793*/           OPC_CheckChild3Type, MVT::i32,
/*21795*/           OPC_CheckPredicate, 37, // Predicate_itruncstore
/*21797*/           OPC_CheckPredicate, 38, // Predicate_post_truncst
/*21799*/           OPC_CheckPredicate, 39, // Predicate_post_truncsti8
/*21801*/           OPC_CheckType, MVT::i32,
/*21803*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21805*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*21808*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*21811*/           OPC_EmitMergeInputChains1_0,
/*21812*/           OPC_EmitConvertToTarget, 2,
/*21814*/           OPC_EmitInteger, MVT::i32, 14, 
/*21817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21820*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*21834*/         /*Scope*/ 53, /*->21888*/
/*21835*/           OPC_CheckChild0Type, MVT::v4i16,
/*21837*/           OPC_RecordChild1, // #2 = $lane
/*21838*/           OPC_MoveChild, 1,
/*21840*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21843*/           OPC_MoveParent,
/*21844*/           OPC_MoveParent,
/*21845*/           OPC_RecordChild2, // #3 = $Rn
/*21846*/           OPC_RecordChild3, // #4 = $Rm
/*21847*/           OPC_CheckChild3Type, MVT::i32,
/*21849*/           OPC_CheckPredicate, 37, // Predicate_itruncstore
/*21851*/           OPC_CheckPredicate, 38, // Predicate_post_truncst
/*21853*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti16
/*21855*/           OPC_CheckType, MVT::i32,
/*21857*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21859*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*21862*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*21865*/           OPC_EmitMergeInputChains1_0,
/*21866*/           OPC_EmitConvertToTarget, 2,
/*21868*/           OPC_EmitInteger, MVT::i32, 14, 
/*21871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*21888*/         /*Scope*/ 53, /*->21942*/
/*21889*/           OPC_CheckChild0Type, MVT::v16i8,
/*21891*/           OPC_RecordChild1, // #2 = $lane
/*21892*/           OPC_MoveChild, 1,
/*21894*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21897*/           OPC_MoveParent,
/*21898*/           OPC_MoveParent,
/*21899*/           OPC_RecordChild2, // #3 = $addr
/*21900*/           OPC_RecordChild3, // #4 = $offset
/*21901*/           OPC_CheckChild3Type, MVT::i32,
/*21903*/           OPC_CheckPredicate, 37, // Predicate_itruncstore
/*21905*/           OPC_CheckPredicate, 38, // Predicate_post_truncst
/*21907*/           OPC_CheckPredicate, 39, // Predicate_post_truncsti8
/*21909*/           OPC_CheckType, MVT::i32,
/*21911*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21913*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*21916*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*21919*/           OPC_EmitMergeInputChains1_0,
/*21920*/           OPC_EmitConvertToTarget, 2,
/*21922*/           OPC_EmitInteger, MVT::i32, 14, 
/*21925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*21942*/         /*Scope*/ 53, /*->21996*/
/*21943*/           OPC_CheckChild0Type, MVT::v8i16,
/*21945*/           OPC_RecordChild1, // #2 = $lane
/*21946*/           OPC_MoveChild, 1,
/*21948*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21951*/           OPC_MoveParent,
/*21952*/           OPC_MoveParent,
/*21953*/           OPC_RecordChild2, // #3 = $addr
/*21954*/           OPC_RecordChild3, // #4 = $offset
/*21955*/           OPC_CheckChild3Type, MVT::i32,
/*21957*/           OPC_CheckPredicate, 37, // Predicate_itruncstore
/*21959*/           OPC_CheckPredicate, 38, // Predicate_post_truncst
/*21961*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti16
/*21963*/           OPC_CheckType, MVT::i32,
/*21965*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21967*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*21970*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*21973*/           OPC_EmitMergeInputChains1_0,
/*21974*/           OPC_EmitConvertToTarget, 2,
/*21976*/           OPC_EmitInteger, MVT::i32, 14, 
/*21979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21982*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*21996*/         0, /*End of Scope*/
/*21997*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22111
/*22000*/         OPC_RecordChild0, // #1 = $Vd
/*22001*/         OPC_Scope, 53, /*->22056*/ // 2 children in Scope
/*22003*/           OPC_CheckChild0Type, MVT::v2i32,
/*22005*/           OPC_RecordChild1, // #2 = $lane
/*22006*/           OPC_MoveChild, 1,
/*22008*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22011*/           OPC_MoveParent,
/*22012*/           OPC_CheckType, MVT::i32,
/*22014*/           OPC_MoveParent,
/*22015*/           OPC_RecordChild2, // #3 = $Rn
/*22016*/           OPC_RecordChild3, // #4 = $Rm
/*22017*/           OPC_CheckChild3Type, MVT::i32,
/*22019*/           OPC_CheckPredicate, 41, // Predicate_istore
/*22021*/           OPC_CheckPredicate, 42, // Predicate_post_store
/*22023*/           OPC_CheckType, MVT::i32,
/*22025*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22027*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22030*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22033*/           OPC_EmitMergeInputChains1_0,
/*22034*/           OPC_EmitConvertToTarget, 2,
/*22036*/           OPC_EmitInteger, MVT::i32, 14, 
/*22039*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22042*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22056*/         /*Scope*/ 53, /*->22110*/
/*22057*/           OPC_CheckChild0Type, MVT::v4i32,
/*22059*/           OPC_RecordChild1, // #2 = $lane
/*22060*/           OPC_MoveChild, 1,
/*22062*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22065*/           OPC_MoveParent,
/*22066*/           OPC_CheckType, MVT::i32,
/*22068*/           OPC_MoveParent,
/*22069*/           OPC_RecordChild2, // #3 = $addr
/*22070*/           OPC_RecordChild3, // #4 = $offset
/*22071*/           OPC_CheckChild3Type, MVT::i32,
/*22073*/           OPC_CheckPredicate, 41, // Predicate_istore
/*22075*/           OPC_CheckPredicate, 42, // Predicate_post_store
/*22077*/           OPC_CheckType, MVT::i32,
/*22079*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22081*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22084*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22087*/           OPC_EmitMergeInputChains1_0,
/*22088*/           OPC_EmitConvertToTarget, 2,
/*22090*/           OPC_EmitInteger, MVT::i32, 14, 
/*22093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22110*/         0, /*End of Scope*/
/*22111*/       0, // EndSwitchOpcode
/*22112*/     /*Scope*/ 5|128,2/*261*/, /*->22375*/
/*22114*/       OPC_RecordChild1, // #1 = $src
/*22115*/       OPC_CheckChild1Type, MVT::i32,
/*22117*/       OPC_RecordChild2, // #2 = $addr
/*22118*/       OPC_Scope, 89, /*->22209*/ // 2 children in Scope
/*22120*/         OPC_CheckChild2Type, MVT::i32,
/*22122*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22124*/         OPC_Scope, 25, /*->22151*/ // 2 children in Scope
/*22126*/           OPC_CheckPredicate, 43, // Predicate_store
/*22128*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22130*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22133*/           OPC_EmitMergeInputChains1_0,
/*22134*/           OPC_EmitInteger, MVT::i32, 14, 
/*22137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22140*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22151*/         /*Scope*/ 56, /*->22208*/
/*22152*/           OPC_CheckPredicate, 35, // Predicate_truncstore
/*22154*/           OPC_Scope, 25, /*->22181*/ // 2 children in Scope
/*22156*/             OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*22158*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22160*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22163*/             OPC_EmitMergeInputChains1_0,
/*22164*/             OPC_EmitInteger, MVT::i32, 14, 
/*22167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*22181*/           /*Scope*/ 25, /*->22207*/
/*22182*/             OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*22184*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22186*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22189*/             OPC_EmitMergeInputChains1_0,
/*22190*/             OPC_EmitInteger, MVT::i32, 14, 
/*22193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22196*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*22207*/           0, /*End of Scope*/
/*22208*/         0, /*End of Scope*/
/*22209*/       /*Scope*/ 35|128,1/*163*/, /*->22374*/
/*22211*/         OPC_RecordChild3, // #3 = $offset
/*22212*/         OPC_CheckChild3Type, MVT::i32,
/*22214*/         OPC_CheckType, MVT::i32,
/*22216*/         OPC_Scope, 59, /*->22277*/ // 2 children in Scope
/*22218*/           OPC_CheckPredicate, 41, // Predicate_istore
/*22220*/           OPC_CheckPredicate, 42, // Predicate_post_store
/*22222*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22224*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22227*/           OPC_Scope, 23, /*->22252*/ // 2 children in Scope
/*22229*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*22232*/             OPC_EmitMergeInputChains1_0,
/*22233*/             OPC_EmitInteger, MVT::i32, 14, 
/*22236*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22239*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*22252*/           /*Scope*/ 23, /*->22276*/
/*22253*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*22256*/             OPC_EmitMergeInputChains1_0,
/*22257*/             OPC_EmitInteger, MVT::i32, 14, 
/*22260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22263*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*22276*/           0, /*End of Scope*/
/*22277*/         /*Scope*/ 95, /*->22373*/
/*22278*/           OPC_CheckPredicate, 37, // Predicate_itruncstore
/*22280*/           OPC_CheckPredicate, 38, // Predicate_post_truncst
/*22282*/           OPC_Scope, 57, /*->22341*/ // 2 children in Scope
/*22284*/             OPC_CheckPredicate, 39, // Predicate_post_truncsti8
/*22286*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22288*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22291*/             OPC_Scope, 23, /*->22316*/ // 2 children in Scope
/*22293*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*22296*/               OPC_EmitMergeInputChains1_0,
/*22297*/               OPC_EmitInteger, MVT::i32, 14, 
/*22300*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22303*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*22316*/             /*Scope*/ 23, /*->22340*/
/*22317*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*22320*/               OPC_EmitMergeInputChains1_0,
/*22321*/               OPC_EmitInteger, MVT::i32, 14, 
/*22324*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22327*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*22340*/             0, /*End of Scope*/
/*22341*/           /*Scope*/ 30, /*->22372*/
/*22342*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti16
/*22344*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22346*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22349*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*22352*/             OPC_EmitMergeInputChains1_0,
/*22353*/             OPC_EmitInteger, MVT::i32, 14, 
/*22356*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22359*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*22372*/           0, /*End of Scope*/
/*22373*/         0, /*End of Scope*/
/*22374*/       0, /*End of Scope*/
/*22375*/     /*Scope*/ 126|128,2/*382*/, /*->22759*/
/*22377*/       OPC_MoveChild, 1,
/*22379*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->22571
/*22384*/         OPC_RecordChild0, // #1 = $Vd
/*22385*/         OPC_Scope, 45, /*->22432*/ // 4 children in Scope
/*22387*/           OPC_CheckChild0Type, MVT::v8i8,
/*22389*/           OPC_RecordChild1, // #2 = $lane
/*22390*/           OPC_MoveChild, 1,
/*22392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22395*/           OPC_MoveParent,
/*22396*/           OPC_MoveParent,
/*22397*/           OPC_RecordChild2, // #3 = $Rn
/*22398*/           OPC_CheckChild2Type, MVT::i32,
/*22400*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22402*/           OPC_CheckPredicate, 35, // Predicate_truncstore
/*22404*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*22406*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22408*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22411*/           OPC_EmitMergeInputChains1_0,
/*22412*/           OPC_EmitConvertToTarget, 2,
/*22414*/           OPC_EmitInteger, MVT::i32, 14, 
/*22417*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22420*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22432*/         /*Scope*/ 45, /*->22478*/
/*22433*/           OPC_CheckChild0Type, MVT::v4i16,
/*22435*/           OPC_RecordChild1, // #2 = $lane
/*22436*/           OPC_MoveChild, 1,
/*22438*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22441*/           OPC_MoveParent,
/*22442*/           OPC_MoveParent,
/*22443*/           OPC_RecordChild2, // #3 = $Rn
/*22444*/           OPC_CheckChild2Type, MVT::i32,
/*22446*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22448*/           OPC_CheckPredicate, 35, // Predicate_truncstore
/*22450*/           OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*22452*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22454*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22457*/           OPC_EmitMergeInputChains1_0,
/*22458*/           OPC_EmitConvertToTarget, 2,
/*22460*/           OPC_EmitInteger, MVT::i32, 14, 
/*22463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22478*/         /*Scope*/ 45, /*->22524*/
/*22479*/           OPC_CheckChild0Type, MVT::v16i8,
/*22481*/           OPC_RecordChild1, // #2 = $lane
/*22482*/           OPC_MoveChild, 1,
/*22484*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22487*/           OPC_MoveParent,
/*22488*/           OPC_MoveParent,
/*22489*/           OPC_RecordChild2, // #3 = $addr
/*22490*/           OPC_CheckChild2Type, MVT::i32,
/*22492*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22494*/           OPC_CheckPredicate, 35, // Predicate_truncstore
/*22496*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*22498*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22500*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22503*/           OPC_EmitMergeInputChains1_0,
/*22504*/           OPC_EmitConvertToTarget, 2,
/*22506*/           OPC_EmitInteger, MVT::i32, 14, 
/*22509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*22524*/         /*Scope*/ 45, /*->22570*/
/*22525*/           OPC_CheckChild0Type, MVT::v8i16,
/*22527*/           OPC_RecordChild1, // #2 = $lane
/*22528*/           OPC_MoveChild, 1,
/*22530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22533*/           OPC_MoveParent,
/*22534*/           OPC_MoveParent,
/*22535*/           OPC_RecordChild2, // #3 = $addr
/*22536*/           OPC_CheckChild2Type, MVT::i32,
/*22538*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22540*/           OPC_CheckPredicate, 35, // Predicate_truncstore
/*22542*/           OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*22544*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22546*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22549*/           OPC_EmitMergeInputChains1_0,
/*22550*/           OPC_EmitConvertToTarget, 2,
/*22552*/           OPC_EmitInteger, MVT::i32, 14, 
/*22555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*22570*/         0, /*End of Scope*/
/*22571*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22758
/*22575*/         OPC_RecordChild0, // #1 = $Vd
/*22576*/         OPC_Scope, 45, /*->22623*/ // 4 children in Scope
/*22578*/           OPC_CheckChild0Type, MVT::v2i32,
/*22580*/           OPC_RecordChild1, // #2 = $lane
/*22581*/           OPC_MoveChild, 1,
/*22583*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22586*/           OPC_MoveParent,
/*22587*/           OPC_CheckType, MVT::i32,
/*22589*/           OPC_MoveParent,
/*22590*/           OPC_RecordChild2, // #3 = $Rn
/*22591*/           OPC_CheckChild2Type, MVT::i32,
/*22593*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22595*/           OPC_CheckPredicate, 43, // Predicate_store
/*22597*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22599*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22602*/           OPC_EmitMergeInputChains1_0,
/*22603*/           OPC_EmitConvertToTarget, 2,
/*22605*/           OPC_EmitInteger, MVT::i32, 14, 
/*22608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22611*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22623*/         /*Scope*/ 45, /*->22669*/
/*22624*/           OPC_CheckChild0Type, MVT::v4i32,
/*22626*/           OPC_RecordChild1, // #2 = $lane
/*22627*/           OPC_MoveChild, 1,
/*22629*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22632*/           OPC_MoveParent,
/*22633*/           OPC_CheckType, MVT::i32,
/*22635*/           OPC_MoveParent,
/*22636*/           OPC_RecordChild2, // #3 = $addr
/*22637*/           OPC_CheckChild2Type, MVT::i32,
/*22639*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22641*/           OPC_CheckPredicate, 43, // Predicate_store
/*22643*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22645*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22648*/           OPC_EmitMergeInputChains1_0,
/*22649*/           OPC_EmitConvertToTarget, 2,
/*22651*/           OPC_EmitInteger, MVT::i32, 14, 
/*22654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22657*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*22669*/         /*Scope*/ 43, /*->22713*/
/*22670*/           OPC_CheckChild0Type, MVT::v2f32,
/*22672*/           OPC_RecordChild1, // #2 = $lane
/*22673*/           OPC_MoveChild, 1,
/*22675*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22678*/           OPC_MoveParent,
/*22679*/           OPC_CheckType, MVT::f32,
/*22681*/           OPC_MoveParent,
/*22682*/           OPC_RecordChild2, // #3 = $addr
/*22683*/           OPC_CheckChild2Type, MVT::i32,
/*22685*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22687*/           OPC_CheckPredicate, 43, // Predicate_store
/*22689*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22692*/           OPC_EmitMergeInputChains1_0,
/*22693*/           OPC_EmitConvertToTarget, 2,
/*22695*/           OPC_EmitInteger, MVT::i32, 14, 
/*22698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*22713*/         /*Scope*/ 43, /*->22757*/
/*22714*/           OPC_CheckChild0Type, MVT::v4f32,
/*22716*/           OPC_RecordChild1, // #2 = $lane
/*22717*/           OPC_MoveChild, 1,
/*22719*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22722*/           OPC_MoveParent,
/*22723*/           OPC_CheckType, MVT::f32,
/*22725*/           OPC_MoveParent,
/*22726*/           OPC_RecordChild2, // #3 = $addr
/*22727*/           OPC_CheckChild2Type, MVT::i32,
/*22729*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22731*/           OPC_CheckPredicate, 43, // Predicate_store
/*22733*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22736*/           OPC_EmitMergeInputChains1_0,
/*22737*/           OPC_EmitConvertToTarget, 2,
/*22739*/           OPC_EmitInteger, MVT::i32, 14, 
/*22742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*22757*/         0, /*End of Scope*/
/*22758*/       0, // EndSwitchOpcode
/*22759*/     /*Scope*/ 80|128,9/*1232*/, /*->23993*/
/*22761*/       OPC_RecordChild1, // #1 = $Rt
/*22762*/       OPC_Scope, 47|128,7/*943*/, /*->23708*/ // 4 children in Scope
/*22765*/         OPC_CheckChild1Type, MVT::i32,
/*22767*/         OPC_RecordChild2, // #2 = $shift
/*22768*/         OPC_Scope, 50|128,1/*178*/, /*->22949*/ // 4 children in Scope
/*22771*/           OPC_CheckChild2Type, MVT::i32,
/*22773*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22775*/           OPC_Scope, 26, /*->22803*/ // 4 children in Scope
/*22777*/             OPC_CheckPredicate, 43, // Predicate_store
/*22779*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22781*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*22784*/             OPC_EmitMergeInputChains1_0,
/*22785*/             OPC_EmitInteger, MVT::i32, 14, 
/*22788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22791*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*22803*/           /*Scope*/ 58, /*->22862*/
/*22804*/             OPC_CheckPredicate, 35, // Predicate_truncstore
/*22806*/             OPC_Scope, 26, /*->22834*/ // 2 children in Scope
/*22808*/               OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*22810*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22812*/               OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*22815*/               OPC_EmitMergeInputChains1_0,
/*22816*/               OPC_EmitInteger, MVT::i32, 14, 
/*22819*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22822*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*22834*/             /*Scope*/ 26, /*->22861*/
/*22835*/               OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*22837*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22839*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*22842*/               OPC_EmitMergeInputChains1_0,
/*22843*/               OPC_EmitInteger, MVT::i32, 14, 
/*22846*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22849*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*22861*/             0, /*End of Scope*/
/*22862*/           /*Scope*/ 26, /*->22889*/
/*22863*/             OPC_CheckPredicate, 43, // Predicate_store
/*22865*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22867*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*22870*/             OPC_EmitMergeInputChains1_0,
/*22871*/             OPC_EmitInteger, MVT::i32, 14, 
/*22874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*22889*/           /*Scope*/ 58, /*->22948*/
/*22890*/             OPC_CheckPredicate, 35, // Predicate_truncstore
/*22892*/             OPC_Scope, 26, /*->22920*/ // 2 children in Scope
/*22894*/               OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*22896*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22898*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*22901*/               OPC_EmitMergeInputChains1_0,
/*22902*/               OPC_EmitInteger, MVT::i32, 14, 
/*22905*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22908*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*22920*/             /*Scope*/ 26, /*->22947*/
/*22921*/               OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*22923*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22925*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*22928*/               OPC_EmitMergeInputChains1_0,
/*22929*/               OPC_EmitInteger, MVT::i32, 14, 
/*22932*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22935*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*22947*/             0, /*End of Scope*/
/*22948*/           0, /*End of Scope*/
/*22949*/         /*Scope*/ 106, /*->23056*/
/*22950*/           OPC_RecordChild3, // #3 = $offset
/*22951*/           OPC_CheckChild3Type, MVT::i32,
/*22953*/           OPC_CheckType, MVT::i32,
/*22955*/           OPC_Scope, 31, /*->22988*/ // 2 children in Scope
/*22957*/             OPC_CheckPredicate, 41, // Predicate_istore
/*22959*/             OPC_CheckPredicate, 42, // Predicate_post_store
/*22961*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22963*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*22966*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*22969*/             OPC_EmitMergeInputChains1_0,
/*22970*/             OPC_EmitInteger, MVT::i32, 14, 
/*22973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                      // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22988*/           /*Scope*/ 66, /*->23055*/
/*22989*/             OPC_CheckPredicate, 37, // Predicate_itruncstore
/*22991*/             OPC_CheckPredicate, 38, // Predicate_post_truncst
/*22993*/             OPC_Scope, 29, /*->23024*/ // 2 children in Scope
/*22995*/               OPC_CheckPredicate, 40, // Predicate_post_truncsti16
/*22997*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22999*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23002*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23005*/               OPC_EmitMergeInputChains1_0,
/*23006*/               OPC_EmitInteger, MVT::i32, 14, 
/*23009*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23012*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                        // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23024*/             /*Scope*/ 29, /*->23054*/
/*23025*/               OPC_CheckPredicate, 39, // Predicate_post_truncsti8
/*23027*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23029*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23032*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23035*/               OPC_EmitMergeInputChains1_0,
/*23036*/               OPC_EmitInteger, MVT::i32, 14, 
/*23039*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23042*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                        // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23054*/             0, /*End of Scope*/
/*23055*/           0, /*End of Scope*/
/*23056*/         /*Scope*/ 19|128,3/*403*/, /*->23461*/
/*23058*/           OPC_CheckChild2Type, MVT::i32,
/*23060*/           OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23062*/           OPC_Scope, 25, /*->23089*/ // 6 children in Scope
/*23064*/             OPC_CheckPredicate, 43, // Predicate_store
/*23066*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23068*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23071*/             OPC_EmitMergeInputChains1_0,
/*23072*/             OPC_EmitInteger, MVT::i32, 14, 
/*23075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23089*/           /*Scope*/ 27, /*->23117*/
/*23090*/             OPC_CheckPredicate, 35, // Predicate_truncstore
/*23092*/             OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*23094*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23096*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23099*/             OPC_EmitMergeInputChains1_0,
/*23100*/             OPC_EmitInteger, MVT::i32, 14, 
/*23103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23106*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23117*/           /*Scope*/ 50, /*->23168*/
/*23118*/             OPC_CheckPredicate, 43, // Predicate_store
/*23120*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23122*/             OPC_Scope, 21, /*->23145*/ // 2 children in Scope
/*23124*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23127*/               OPC_EmitMergeInputChains1_0,
/*23128*/               OPC_EmitInteger, MVT::i32, 14, 
/*23131*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23134*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23145*/             /*Scope*/ 21, /*->23167*/
/*23146*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23149*/               OPC_EmitMergeInputChains1_0,
/*23150*/               OPC_EmitInteger, MVT::i32, 14, 
/*23153*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23156*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23167*/             0, /*End of Scope*/
/*23168*/           /*Scope*/ 106, /*->23275*/
/*23169*/             OPC_CheckPredicate, 35, // Predicate_truncstore
/*23171*/             OPC_Scope, 50, /*->23223*/ // 2 children in Scope
/*23173*/               OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*23175*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23177*/               OPC_Scope, 21, /*->23200*/ // 2 children in Scope
/*23179*/                 OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*23182*/                 OPC_EmitMergeInputChains1_0,
/*23183*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23186*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23189*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*23200*/               /*Scope*/ 21, /*->23222*/
/*23201*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*23204*/                 OPC_EmitMergeInputChains1_0,
/*23205*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23208*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23211*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*23222*/               0, /*End of Scope*/
/*23223*/             /*Scope*/ 50, /*->23274*/
/*23224*/               OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*23226*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23228*/               OPC_Scope, 21, /*->23251*/ // 2 children in Scope
/*23230*/                 OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*23233*/                 OPC_EmitMergeInputChains1_0,
/*23234*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23237*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23240*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*23251*/               /*Scope*/ 21, /*->23273*/
/*23252*/                 OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*23255*/                 OPC_EmitMergeInputChains1_0,
/*23256*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23259*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23262*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*23273*/               0, /*End of Scope*/
/*23274*/             0, /*End of Scope*/
/*23275*/           /*Scope*/ 77, /*->23353*/
/*23276*/             OPC_CheckPredicate, 43, // Predicate_store
/*23278*/             OPC_Scope, 23, /*->23303*/ // 2 children in Scope
/*23280*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23282*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*23285*/               OPC_EmitMergeInputChains1_0,
/*23286*/               OPC_EmitInteger, MVT::i32, 14, 
/*23289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23292*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*23303*/             /*Scope*/ 48, /*->23352*/
/*23304*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23306*/               OPC_Scope, 21, /*->23329*/ // 2 children in Scope
/*23308*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23311*/                 OPC_EmitMergeInputChains1_0,
/*23312*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23315*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23318*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23329*/               /*Scope*/ 21, /*->23351*/
/*23330*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23333*/                 OPC_EmitMergeInputChains1_0,
/*23334*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23337*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23340*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23351*/               0, /*End of Scope*/
/*23352*/             0, /*End of Scope*/
/*23353*/           /*Scope*/ 106, /*->23460*/
/*23354*/             OPC_CheckPredicate, 35, // Predicate_truncstore
/*23356*/             OPC_Scope, 50, /*->23408*/ // 2 children in Scope
/*23358*/               OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*23360*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23362*/               OPC_Scope, 21, /*->23385*/ // 2 children in Scope
/*23364*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23367*/                 OPC_EmitMergeInputChains1_0,
/*23368*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23371*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23374*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23385*/               /*Scope*/ 21, /*->23407*/
/*23386*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23389*/                 OPC_EmitMergeInputChains1_0,
/*23390*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23393*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23396*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23407*/               0, /*End of Scope*/
/*23408*/             /*Scope*/ 50, /*->23459*/
/*23409*/               OPC_CheckPredicate, 36, // Predicate_truncstorei16
/*23411*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23413*/               OPC_Scope, 21, /*->23436*/ // 2 children in Scope
/*23415*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23418*/                 OPC_EmitMergeInputChains1_0,
/*23419*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23422*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23425*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23436*/               /*Scope*/ 21, /*->23458*/
/*23437*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23440*/                 OPC_EmitMergeInputChains1_0,
/*23441*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23444*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23447*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23458*/               0, /*End of Scope*/
/*23459*/             0, /*End of Scope*/
/*23460*/           0, /*End of Scope*/
/*23461*/         /*Scope*/ 116|128,1/*244*/, /*->23707*/
/*23463*/           OPC_RecordChild3, // #3 = $offset
/*23464*/           OPC_CheckChild3Type, MVT::i32,
/*23466*/           OPC_CheckType, MVT::i32,
/*23468*/           OPC_Scope, 56, /*->23526*/ // 4 children in Scope
/*23470*/             OPC_CheckPredicate, 41, // Predicate_istore
/*23472*/             OPC_CheckPredicate, 45, // Predicate_pre_store
/*23474*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23476*/             OPC_Scope, 23, /*->23501*/ // 2 children in Scope
/*23478*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23481*/               OPC_EmitMergeInputChains1_0,
/*23482*/               OPC_EmitInteger, MVT::i32, 14, 
/*23485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23488*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23501*/             /*Scope*/ 23, /*->23525*/
/*23502*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23505*/               OPC_EmitMergeInputChains1_0,
/*23506*/               OPC_EmitInteger, MVT::i32, 14, 
/*23509*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23512*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23525*/             0, /*End of Scope*/
/*23526*/           /*Scope*/ 89, /*->23616*/
/*23527*/             OPC_CheckPredicate, 37, // Predicate_itruncstore
/*23529*/             OPC_CheckPredicate, 46, // Predicate_pre_truncst
/*23531*/             OPC_Scope, 54, /*->23587*/ // 2 children in Scope
/*23533*/               OPC_CheckPredicate, 47, // Predicate_pre_truncsti8
/*23535*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23537*/               OPC_Scope, 23, /*->23562*/ // 2 children in Scope
/*23539*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23542*/                 OPC_EmitMergeInputChains1_0,
/*23543*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23546*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23549*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23562*/               /*Scope*/ 23, /*->23586*/
/*23563*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23566*/                 OPC_EmitMergeInputChains1_0,
/*23567*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23570*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23573*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23586*/               0, /*End of Scope*/
/*23587*/             /*Scope*/ 27, /*->23615*/
/*23588*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti16
/*23590*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23592*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*23595*/               OPC_EmitMergeInputChains1_0,
/*23596*/               OPC_EmitInteger, MVT::i32, 14, 
/*23599*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23602*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*23615*/             0, /*End of Scope*/
/*23616*/           /*Scope*/ 28, /*->23645*/
/*23617*/             OPC_CheckPredicate, 41, // Predicate_istore
/*23619*/             OPC_CheckPredicate, 45, // Predicate_pre_store
/*23621*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23623*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*23626*/             OPC_EmitMergeInputChains1_0,
/*23627*/             OPC_EmitInteger, MVT::i32, 14, 
/*23630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23645*/           /*Scope*/ 60, /*->23706*/
/*23646*/             OPC_CheckPredicate, 37, // Predicate_itruncstore
/*23648*/             OPC_CheckPredicate, 46, // Predicate_pre_truncst
/*23650*/             OPC_Scope, 26, /*->23678*/ // 2 children in Scope
/*23652*/               OPC_CheckPredicate, 47, // Predicate_pre_truncsti8
/*23654*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23656*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*23659*/               OPC_EmitMergeInputChains1_0,
/*23660*/               OPC_EmitInteger, MVT::i32, 14, 
/*23663*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23666*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23678*/             /*Scope*/ 26, /*->23705*/
/*23679*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti16
/*23681*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23683*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*23686*/               OPC_EmitMergeInputChains1_0,
/*23687*/               OPC_EmitInteger, MVT::i32, 14, 
/*23690*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23693*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23705*/             0, /*End of Scope*/
/*23706*/           0, /*End of Scope*/
/*23707*/         0, /*End of Scope*/
/*23708*/       /*Scope*/ 115, /*->23824*/
/*23709*/         OPC_CheckChild1Type, MVT::f64,
/*23711*/         OPC_RecordChild2, // #2 = $addr
/*23712*/         OPC_CheckChild2Type, MVT::i32,
/*23714*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23716*/         OPC_CheckPredicate, 43, // Predicate_store
/*23718*/         OPC_Scope, 25, /*->23745*/ // 4 children in Scope
/*23720*/           OPC_CheckPredicate, 49, // Predicate_alignedstore32
/*23722*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*23724*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*23727*/           OPC_EmitMergeInputChains1_0,
/*23728*/           OPC_EmitInteger, MVT::i32, 14, 
/*23731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*23745*/         /*Scope*/ 25, /*->23771*/
/*23746*/           OPC_CheckPredicate, 50, // Predicate_hword_alignedstore
/*23748*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*23750*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23753*/           OPC_EmitMergeInputChains1_0,
/*23754*/           OPC_EmitInteger, MVT::i32, 14, 
/*23757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*23771*/         /*Scope*/ 25, /*->23797*/
/*23772*/           OPC_CheckPredicate, 51, // Predicate_byte_alignedstore
/*23774*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*23776*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23779*/           OPC_EmitMergeInputChains1_0,
/*23780*/           OPC_EmitInteger, MVT::i32, 14, 
/*23783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*23797*/         /*Scope*/ 25, /*->23823*/
/*23798*/           OPC_CheckPredicate, 52, // Predicate_non_word_alignedstore
/*23800*/           OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*23802*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23805*/           OPC_EmitMergeInputChains1_0,
/*23806*/           OPC_EmitInteger, MVT::i32, 14, 
/*23809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*23823*/         0, /*End of Scope*/
/*23824*/       /*Scope*/ 32, /*->23857*/
/*23825*/         OPC_CheckChild1Type, MVT::f32,
/*23827*/         OPC_RecordChild2, // #2 = $addr
/*23828*/         OPC_CheckChild2Type, MVT::i32,
/*23830*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23832*/         OPC_CheckPredicate, 43, // Predicate_store
/*23834*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*23836*/         OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*23839*/         OPC_EmitMergeInputChains1_0,
/*23840*/         OPC_EmitInteger, MVT::i32, 14, 
/*23843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*23857*/       /*Scope*/ 5|128,1/*133*/, /*->23992*/
/*23859*/         OPC_CheckChild1Type, MVT::v2f64,
/*23861*/         OPC_RecordChild2, // #2 = $addr
/*23862*/         OPC_CheckChild2Type, MVT::i32,
/*23864*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23866*/         OPC_CheckPredicate, 43, // Predicate_store
/*23868*/         OPC_Scope, 23, /*->23893*/ // 5 children in Scope
/*23870*/           OPC_CheckPredicate, 53, // Predicate_dword_alignedstore
/*23872*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23875*/           OPC_EmitMergeInputChains1_0,
/*23876*/           OPC_EmitInteger, MVT::i32, 14, 
/*23879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*23893*/         /*Scope*/ 25, /*->23919*/
/*23894*/           OPC_CheckPredicate, 54, // Predicate_word_alignedstore
/*23896*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*23898*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23901*/           OPC_EmitMergeInputChains1_0,
/*23902*/           OPC_EmitInteger, MVT::i32, 14, 
/*23905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*23919*/         /*Scope*/ 25, /*->23945*/
/*23920*/           OPC_CheckPredicate, 50, // Predicate_hword_alignedstore
/*23922*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*23924*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23927*/           OPC_EmitMergeInputChains1_0,
/*23928*/           OPC_EmitInteger, MVT::i32, 14, 
/*23931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23934*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*23945*/         /*Scope*/ 25, /*->23971*/
/*23946*/           OPC_CheckPredicate, 51, // Predicate_byte_alignedstore
/*23948*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*23950*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*23953*/           OPC_EmitMergeInputChains1_0,
/*23954*/           OPC_EmitInteger, MVT::i32, 14, 
/*23957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*23971*/         /*Scope*/ 19, /*->23991*/
/*23972*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*23974*/           OPC_EmitMergeInputChains1_0,
/*23975*/           OPC_EmitInteger, MVT::i32, 14, 
/*23978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*23991*/         0, /*End of Scope*/
/*23992*/       0, /*End of Scope*/
/*23993*/     0, /*End of Scope*/
/*23994*/   /*SwitchOpcode*/ 65|128,7/*961*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->24959
/*23998*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*23999*/     OPC_Scope, 119, /*->24120*/ // 13 children in Scope
/*24001*/       OPC_CheckChild1Integer, 72|128,1/*200*/, 
/*24004*/       OPC_RecordChild2, // #1 = $cop
/*24005*/       OPC_MoveChild, 2,
/*24007*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24010*/       OPC_MoveParent,
/*24011*/       OPC_RecordChild3, // #2 = $opc1
/*24012*/       OPC_MoveChild, 3,
/*24014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24017*/       OPC_MoveParent,
/*24018*/       OPC_RecordChild4, // #3 = $CRd
/*24019*/       OPC_MoveChild, 4,
/*24021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24024*/       OPC_MoveParent,
/*24025*/       OPC_RecordChild5, // #4 = $CRn
/*24026*/       OPC_MoveChild, 5,
/*24028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24031*/       OPC_MoveParent,
/*24032*/       OPC_RecordChild6, // #5 = $CRm
/*24033*/       OPC_MoveChild, 6,
/*24035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24038*/       OPC_MoveParent,
/*24039*/       OPC_RecordChild7, // #6 = $opc2
/*24040*/       OPC_MoveChild, 7,
/*24042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24045*/       OPC_MoveParent,
/*24046*/       OPC_Scope, 35, /*->24083*/ // 2 children in Scope
/*24048*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24050*/         OPC_EmitMergeInputChains1_0,
/*24051*/         OPC_EmitConvertToTarget, 1,
/*24053*/         OPC_EmitConvertToTarget, 2,
/*24055*/         OPC_EmitConvertToTarget, 3,
/*24057*/         OPC_EmitConvertToTarget, 4,
/*24059*/         OPC_EmitConvertToTarget, 5,
/*24061*/         OPC_EmitConvertToTarget, 6,
/*24063*/         OPC_EmitInteger, MVT::i32, 14, 
/*24066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 200:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24083*/       /*Scope*/ 35, /*->24119*/
/*24084*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24086*/         OPC_EmitMergeInputChains1_0,
/*24087*/         OPC_EmitConvertToTarget, 1,
/*24089*/         OPC_EmitConvertToTarget, 2,
/*24091*/         OPC_EmitConvertToTarget, 3,
/*24093*/         OPC_EmitConvertToTarget, 4,
/*24095*/         OPC_EmitConvertToTarget, 5,
/*24097*/         OPC_EmitConvertToTarget, 6,
/*24099*/         OPC_EmitInteger, MVT::i32, 14, 
/*24102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 200:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24119*/       0, /*End of Scope*/
/*24120*/     /*Scope*/ 111, /*->24232*/
/*24121*/       OPC_CheckChild1Integer, 73|128,1/*201*/, 
/*24124*/       OPC_RecordChild2, // #1 = $cop
/*24125*/       OPC_MoveChild, 2,
/*24127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24130*/       OPC_MoveParent,
/*24131*/       OPC_RecordChild3, // #2 = $opc1
/*24132*/       OPC_MoveChild, 3,
/*24134*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24137*/       OPC_MoveParent,
/*24138*/       OPC_RecordChild4, // #3 = $CRd
/*24139*/       OPC_MoveChild, 4,
/*24141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24144*/       OPC_MoveParent,
/*24145*/       OPC_RecordChild5, // #4 = $CRn
/*24146*/       OPC_MoveChild, 5,
/*24148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24151*/       OPC_MoveParent,
/*24152*/       OPC_RecordChild6, // #5 = $CRm
/*24153*/       OPC_MoveChild, 6,
/*24155*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24158*/       OPC_MoveParent,
/*24159*/       OPC_RecordChild7, // #6 = $opc2
/*24160*/       OPC_MoveChild, 7,
/*24162*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24165*/       OPC_MoveParent,
/*24166*/       OPC_Scope, 27, /*->24195*/ // 2 children in Scope
/*24168*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24170*/         OPC_EmitMergeInputChains1_0,
/*24171*/         OPC_EmitConvertToTarget, 1,
/*24173*/         OPC_EmitConvertToTarget, 2,
/*24175*/         OPC_EmitConvertToTarget, 3,
/*24177*/         OPC_EmitConvertToTarget, 4,
/*24179*/         OPC_EmitConvertToTarget, 5,
/*24181*/         OPC_EmitConvertToTarget, 6,
/*24183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 201:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24195*/       /*Scope*/ 35, /*->24231*/
/*24196*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24198*/         OPC_EmitMergeInputChains1_0,
/*24199*/         OPC_EmitConvertToTarget, 1,
/*24201*/         OPC_EmitConvertToTarget, 2,
/*24203*/         OPC_EmitConvertToTarget, 3,
/*24205*/         OPC_EmitConvertToTarget, 4,
/*24207*/         OPC_EmitConvertToTarget, 5,
/*24209*/         OPC_EmitConvertToTarget, 6,
/*24211*/         OPC_EmitInteger, MVT::i32, 14, 
/*24214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 201:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24231*/       0, /*End of Scope*/
/*24232*/     /*Scope*/ 109, /*->24342*/
/*24233*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*24236*/       OPC_RecordChild2, // #1 = $cop
/*24237*/       OPC_MoveChild, 2,
/*24239*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24242*/       OPC_MoveParent,
/*24243*/       OPC_RecordChild3, // #2 = $opc1
/*24244*/       OPC_MoveChild, 3,
/*24246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24249*/       OPC_MoveParent,
/*24250*/       OPC_RecordChild4, // #3 = $Rt
/*24251*/       OPC_RecordChild5, // #4 = $CRn
/*24252*/       OPC_MoveChild, 5,
/*24254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24257*/       OPC_MoveParent,
/*24258*/       OPC_RecordChild6, // #5 = $CRm
/*24259*/       OPC_MoveChild, 6,
/*24261*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24264*/       OPC_MoveParent,
/*24265*/       OPC_RecordChild7, // #6 = $opc2
/*24266*/       OPC_MoveChild, 7,
/*24268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24271*/       OPC_MoveParent,
/*24272*/       OPC_Scope, 33, /*->24307*/ // 2 children in Scope
/*24274*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24276*/         OPC_EmitMergeInputChains1_0,
/*24277*/         OPC_EmitConvertToTarget, 1,
/*24279*/         OPC_EmitConvertToTarget, 2,
/*24281*/         OPC_EmitConvertToTarget, 4,
/*24283*/         OPC_EmitConvertToTarget, 5,
/*24285*/         OPC_EmitConvertToTarget, 6,
/*24287*/         OPC_EmitInteger, MVT::i32, 14, 
/*24290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24307*/       /*Scope*/ 33, /*->24341*/
/*24308*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24310*/         OPC_EmitMergeInputChains1_0,
/*24311*/         OPC_EmitConvertToTarget, 1,
/*24313*/         OPC_EmitConvertToTarget, 2,
/*24315*/         OPC_EmitConvertToTarget, 4,
/*24317*/         OPC_EmitConvertToTarget, 5,
/*24319*/         OPC_EmitConvertToTarget, 6,
/*24321*/         OPC_EmitInteger, MVT::i32, 14, 
/*24324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24341*/       0, /*End of Scope*/
/*24342*/     /*Scope*/ 101, /*->24444*/
/*24343*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*24346*/       OPC_RecordChild2, // #1 = $cop
/*24347*/       OPC_MoveChild, 2,
/*24349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24352*/       OPC_MoveParent,
/*24353*/       OPC_RecordChild3, // #2 = $opc1
/*24354*/       OPC_MoveChild, 3,
/*24356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24359*/       OPC_MoveParent,
/*24360*/       OPC_RecordChild4, // #3 = $Rt
/*24361*/       OPC_RecordChild5, // #4 = $CRn
/*24362*/       OPC_MoveChild, 5,
/*24364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24367*/       OPC_MoveParent,
/*24368*/       OPC_RecordChild6, // #5 = $CRm
/*24369*/       OPC_MoveChild, 6,
/*24371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24374*/       OPC_MoveParent,
/*24375*/       OPC_RecordChild7, // #6 = $opc2
/*24376*/       OPC_MoveChild, 7,
/*24378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24381*/       OPC_MoveParent,
/*24382*/       OPC_Scope, 25, /*->24409*/ // 2 children in Scope
/*24384*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24386*/         OPC_EmitMergeInputChains1_0,
/*24387*/         OPC_EmitConvertToTarget, 1,
/*24389*/         OPC_EmitConvertToTarget, 2,
/*24391*/         OPC_EmitConvertToTarget, 4,
/*24393*/         OPC_EmitConvertToTarget, 5,
/*24395*/         OPC_EmitConvertToTarget, 6,
/*24397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 219:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24409*/       /*Scope*/ 33, /*->24443*/
/*24410*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24412*/         OPC_EmitMergeInputChains1_0,
/*24413*/         OPC_EmitConvertToTarget, 1,
/*24415*/         OPC_EmitConvertToTarget, 2,
/*24417*/         OPC_EmitConvertToTarget, 4,
/*24419*/         OPC_EmitConvertToTarget, 5,
/*24421*/         OPC_EmitConvertToTarget, 6,
/*24423*/         OPC_EmitInteger, MVT::i32, 14, 
/*24426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 219:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24443*/       0, /*End of Scope*/
/*24444*/     /*Scope*/ 86, /*->24531*/
/*24445*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*24448*/       OPC_RecordChild2, // #1 = $cop
/*24449*/       OPC_MoveChild, 2,
/*24451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24454*/       OPC_MoveParent,
/*24455*/       OPC_RecordChild3, // #2 = $opc1
/*24456*/       OPC_MoveChild, 3,
/*24458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24461*/       OPC_MoveParent,
/*24462*/       OPC_RecordChild4, // #3 = $Rt
/*24463*/       OPC_RecordChild5, // #4 = $Rt2
/*24464*/       OPC_RecordChild6, // #5 = $CRm
/*24465*/       OPC_MoveChild, 6,
/*24467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24470*/       OPC_MoveParent,
/*24471*/       OPC_Scope, 28, /*->24501*/ // 2 children in Scope
/*24473*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24475*/         OPC_EmitMergeInputChains1_0,
/*24476*/         OPC_EmitConvertToTarget, 1,
/*24478*/         OPC_EmitConvertToTarget, 2,
/*24480*/         OPC_EmitConvertToTarget, 5,
/*24482*/         OPC_EmitInteger, MVT::i32, 14, 
/*24485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 220:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*24501*/       /*Scope*/ 28, /*->24530*/
/*24502*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24504*/         OPC_EmitMergeInputChains1_0,
/*24505*/         OPC_EmitConvertToTarget, 1,
/*24507*/         OPC_EmitConvertToTarget, 2,
/*24509*/         OPC_EmitConvertToTarget, 5,
/*24511*/         OPC_EmitInteger, MVT::i32, 14, 
/*24514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 220:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*24530*/       0, /*End of Scope*/
/*24531*/     /*Scope*/ 78, /*->24610*/
/*24532*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*24535*/       OPC_RecordChild2, // #1 = $cop
/*24536*/       OPC_MoveChild, 2,
/*24538*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24541*/       OPC_MoveParent,
/*24542*/       OPC_RecordChild3, // #2 = $opc1
/*24543*/       OPC_MoveChild, 3,
/*24545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24548*/       OPC_MoveParent,
/*24549*/       OPC_RecordChild4, // #3 = $Rt
/*24550*/       OPC_RecordChild5, // #4 = $Rt2
/*24551*/       OPC_RecordChild6, // #5 = $CRm
/*24552*/       OPC_MoveChild, 6,
/*24554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24557*/       OPC_MoveParent,
/*24558*/       OPC_Scope, 20, /*->24580*/ // 2 children in Scope
/*24560*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24562*/         OPC_EmitMergeInputChains1_0,
/*24563*/         OPC_EmitConvertToTarget, 1,
/*24565*/         OPC_EmitConvertToTarget, 2,
/*24567*/         OPC_EmitConvertToTarget, 5,
/*24569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*24580*/       /*Scope*/ 28, /*->24609*/
/*24581*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24583*/         OPC_EmitMergeInputChains1_0,
/*24584*/         OPC_EmitConvertToTarget, 1,
/*24586*/         OPC_EmitConvertToTarget, 2,
/*24588*/         OPC_EmitConvertToTarget, 5,
/*24590*/         OPC_EmitInteger, MVT::i32, 14, 
/*24593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*24609*/       0, /*End of Scope*/
/*24610*/     /*Scope*/ 83, /*->24694*/
/*24611*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*24614*/       OPC_RecordChild2, // #1 = $imm
/*24615*/       OPC_MoveChild, 2,
/*24617*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24620*/       OPC_Scope, 23, /*->24645*/ // 3 children in Scope
/*24622*/         OPC_CheckPredicate, 55, // Predicate_imm0_239
/*24624*/         OPC_MoveParent,
/*24625*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24627*/         OPC_EmitMergeInputChains1_0,
/*24628*/         OPC_EmitConvertToTarget, 1,
/*24630*/         OPC_EmitInteger, MVT::i32, 14, 
/*24633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*24645*/       /*Scope*/ 23, /*->24669*/
/*24646*/         OPC_CheckPredicate, 56, // Predicate_imm0_15
/*24648*/         OPC_MoveParent,
/*24649*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*24651*/         OPC_EmitMergeInputChains1_0,
/*24652*/         OPC_EmitConvertToTarget, 1,
/*24654*/         OPC_EmitInteger, MVT::i32, 14, 
/*24657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*24669*/       /*Scope*/ 23, /*->24693*/
/*24670*/         OPC_CheckPredicate, 55, // Predicate_imm0_239
/*24672*/         OPC_MoveParent,
/*24673*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24675*/         OPC_EmitMergeInputChains1_0,
/*24676*/         OPC_EmitConvertToTarget, 1,
/*24678*/         OPC_EmitInteger, MVT::i32, 14, 
/*24681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*24693*/       0, /*End of Scope*/
/*24694*/     /*Scope*/ 59, /*->24754*/
/*24695*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*24698*/       OPC_RecordChild2, // #1 = $imm16
/*24699*/       OPC_MoveChild, 2,
/*24701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24704*/       OPC_Scope, 15, /*->24721*/ // 3 children in Scope
/*24706*/         OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*24708*/         OPC_MoveParent,
/*24709*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24711*/         OPC_EmitMergeInputChains1_0,
/*24712*/         OPC_EmitConvertToTarget, 1,
/*24714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*24721*/       /*Scope*/ 15, /*->24737*/
/*24722*/         OPC_CheckPredicate, 58, // Predicate_imm0_255
/*24724*/         OPC_MoveParent,
/*24725*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*24727*/         OPC_EmitMergeInputChains1_0,
/*24728*/         OPC_EmitConvertToTarget, 1,
/*24730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*24737*/       /*Scope*/ 15, /*->24753*/
/*24738*/         OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*24740*/         OPC_MoveParent,
/*24741*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24743*/         OPC_EmitMergeInputChains1_0,
/*24744*/         OPC_EmitConvertToTarget, 1,
/*24746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*24753*/       0, /*End of Scope*/
/*24754*/     /*Scope*/ 48, /*->24803*/
/*24755*/       OPC_CheckChild1Integer, 81|128,1/*209*/, 
/*24758*/       OPC_RecordChild2, // #1 = $opt
/*24759*/       OPC_MoveChild, 2,
/*24761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24764*/       OPC_CheckPredicate, 56, // Predicate_imm0_15
/*24766*/       OPC_MoveParent,
/*24767*/       OPC_Scope, 12, /*->24781*/ // 2 children in Scope
/*24769*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24771*/         OPC_EmitMergeInputChains1_0,
/*24772*/         OPC_EmitConvertToTarget, 1,
/*24774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 209:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*24781*/       /*Scope*/ 20, /*->24802*/
/*24782*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24784*/         OPC_EmitMergeInputChains1_0,
/*24785*/         OPC_EmitConvertToTarget, 1,
/*24787*/         OPC_EmitInteger, MVT::i32, 14, 
/*24790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 209:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*24802*/       0, /*End of Scope*/
/*24803*/     /*Scope*/ 48, /*->24852*/
/*24804*/       OPC_CheckChild1Integer, 82|128,1/*210*/, 
/*24807*/       OPC_RecordChild2, // #1 = $opt
/*24808*/       OPC_MoveChild, 2,
/*24810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24813*/       OPC_CheckPredicate, 56, // Predicate_imm0_15
/*24815*/       OPC_MoveParent,
/*24816*/       OPC_Scope, 12, /*->24830*/ // 2 children in Scope
/*24818*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24820*/         OPC_EmitMergeInputChains1_0,
/*24821*/         OPC_EmitConvertToTarget, 1,
/*24823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 210:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*24830*/       /*Scope*/ 20, /*->24851*/
/*24831*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24833*/         OPC_EmitMergeInputChains1_0,
/*24834*/         OPC_EmitConvertToTarget, 1,
/*24836*/         OPC_EmitInteger, MVT::i32, 14, 
/*24839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 210:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*24851*/       0, /*End of Scope*/
/*24852*/     /*Scope*/ 48, /*->24901*/
/*24853*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*24856*/       OPC_RecordChild2, // #1 = $opt
/*24857*/       OPC_MoveChild, 2,
/*24859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24862*/       OPC_CheckPredicate, 56, // Predicate_imm0_15
/*24864*/       OPC_MoveParent,
/*24865*/       OPC_Scope, 12, /*->24879*/ // 2 children in Scope
/*24867*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24869*/         OPC_EmitMergeInputChains1_0,
/*24870*/         OPC_EmitConvertToTarget, 1,
/*24872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*24879*/       /*Scope*/ 20, /*->24900*/
/*24880*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*24882*/         OPC_EmitMergeInputChains1_0,
/*24883*/         OPC_EmitConvertToTarget, 1,
/*24885*/         OPC_EmitInteger, MVT::i32, 14, 
/*24888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*24900*/       0, /*End of Scope*/
/*24901*/     /*Scope*/ 33, /*->24935*/
/*24902*/       OPC_CheckChild1Integer, 74|128,1/*202*/, 
/*24905*/       OPC_Scope, 9, /*->24916*/ // 2 children in Scope
/*24907*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*24909*/         OPC_EmitMergeInputChains1_0,
/*24910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 202:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*24916*/       /*Scope*/ 17, /*->24934*/
/*24917*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*24919*/         OPC_EmitMergeInputChains1_0,
/*24920*/         OPC_EmitInteger, MVT::i32, 14, 
/*24923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 202:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*24934*/       0, /*End of Scope*/
/*24935*/     /*Scope*/ 22, /*->24958*/
/*24936*/       OPC_CheckChild1Integer, 96|128,2/*352*/, 
/*24939*/       OPC_RecordChild2, // #1 = $src
/*24940*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24942*/       OPC_EmitMergeInputChains1_0,
/*24943*/       OPC_EmitInteger, MVT::i32, 14, 
/*24946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 352:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*24958*/     0, /*End of Scope*/
/*24959*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->25370
/*24963*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*24964*/     OPC_Scope, 84|128,2/*340*/, /*->25307*/ // 2 children in Scope
/*24967*/       OPC_RecordChild1, // #1 = $shift
/*24968*/       OPC_CheckChild1Type, MVT::i32,
/*24970*/       OPC_Scope, 19|128,1/*147*/, /*->25120*/ // 2 children in Scope
/*24973*/         OPC_CheckChild2Integer, 1, 
/*24975*/         OPC_CheckChild2Type, MVT::i32,
/*24977*/         OPC_Scope, 33, /*->25012*/ // 2 children in Scope
/*24979*/           OPC_CheckChild3Integer, 1, 
/*24981*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24983*/           OPC_Scope, 13, /*->24998*/ // 2 children in Scope
/*24985*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24988*/             OPC_EmitMergeInputChains1_0,
/*24989*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*24998*/           /*Scope*/ 12, /*->25011*/
/*24999*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25002*/             OPC_EmitMergeInputChains1_0,
/*25003*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*25011*/           0, /*End of Scope*/
/*25012*/         /*Scope*/ 106, /*->25119*/
/*25013*/           OPC_CheckChild3Integer, 0, 
/*25015*/           OPC_Scope, 15, /*->25032*/ // 4 children in Scope
/*25017*/             OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*25019*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25022*/             OPC_EmitMergeInputChains1_0,
/*25023*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*25032*/           /*Scope*/ 23, /*->25056*/
/*25033*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25035*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25038*/             OPC_EmitMergeInputChains1_0,
/*25039*/             OPC_EmitInteger, MVT::i32, 14, 
/*25042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25045*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*25056*/           /*Scope*/ 14, /*->25071*/
/*25057*/             OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*25059*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25062*/             OPC_EmitMergeInputChains1_0,
/*25063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*25071*/           /*Scope*/ 46, /*->25118*/
/*25072*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25074*/             OPC_Scope, 20, /*->25096*/ // 2 children in Scope
/*25076*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25079*/               OPC_EmitMergeInputChains1_0,
/*25080*/               OPC_EmitInteger, MVT::i32, 14, 
/*25083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25086*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*25096*/             /*Scope*/ 20, /*->25117*/
/*25097*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25100*/               OPC_EmitMergeInputChains1_0,
/*25101*/               OPC_EmitInteger, MVT::i32, 14, 
/*25104*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25107*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*25117*/             0, /*End of Scope*/
/*25118*/           0, /*End of Scope*/
/*25119*/         0, /*End of Scope*/
/*25120*/       /*Scope*/ 56|128,1/*184*/, /*->25306*/
/*25122*/         OPC_CheckChild2Integer, 0, 
/*25124*/         OPC_CheckChild2Type, MVT::i32,
/*25126*/         OPC_Scope, 106, /*->25234*/ // 2 children in Scope
/*25128*/           OPC_CheckChild3Integer, 1, 
/*25130*/           OPC_Scope, 15, /*->25147*/ // 4 children in Scope
/*25132*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25134*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25137*/             OPC_EmitMergeInputChains1_0,
/*25138*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*25147*/           /*Scope*/ 23, /*->25171*/
/*25148*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25150*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25153*/             OPC_EmitMergeInputChains1_0,
/*25154*/             OPC_EmitInteger, MVT::i32, 14, 
/*25157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*25171*/           /*Scope*/ 14, /*->25186*/
/*25172*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25174*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25177*/             OPC_EmitMergeInputChains1_0,
/*25178*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*25186*/           /*Scope*/ 46, /*->25233*/
/*25187*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25189*/             OPC_Scope, 20, /*->25211*/ // 2 children in Scope
/*25191*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25194*/               OPC_EmitMergeInputChains1_0,
/*25195*/               OPC_EmitInteger, MVT::i32, 14, 
/*25198*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25201*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*25211*/             /*Scope*/ 20, /*->25232*/
/*25212*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25215*/               OPC_EmitMergeInputChains1_0,
/*25216*/               OPC_EmitInteger, MVT::i32, 14, 
/*25219*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25222*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*25232*/             0, /*End of Scope*/
/*25233*/           0, /*End of Scope*/
/*25234*/         /*Scope*/ 70, /*->25305*/
/*25235*/           OPC_CheckChild3Integer, 0, 
/*25237*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25239*/           OPC_Scope, 21, /*->25262*/ // 3 children in Scope
/*25241*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25244*/             OPC_EmitMergeInputChains1_0,
/*25245*/             OPC_EmitInteger, MVT::i32, 14, 
/*25248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*25262*/           /*Scope*/ 20, /*->25283*/
/*25263*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25266*/             OPC_EmitMergeInputChains1_0,
/*25267*/             OPC_EmitInteger, MVT::i32, 14, 
/*25270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25273*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*25283*/           /*Scope*/ 20, /*->25304*/
/*25284*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25287*/             OPC_EmitMergeInputChains1_0,
/*25288*/             OPC_EmitInteger, MVT::i32, 14, 
/*25291*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25294*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*25304*/           0, /*End of Scope*/
/*25305*/         0, /*End of Scope*/
/*25306*/       0, /*End of Scope*/
/*25307*/     /*Scope*/ 61, /*->25369*/
/*25308*/       OPC_MoveChild, 1,
/*25310*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*25313*/       OPC_RecordChild0, // #1 = $addr
/*25314*/       OPC_MoveChild, 0,
/*25316*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25319*/       OPC_MoveParent,
/*25320*/       OPC_MoveParent,
/*25321*/       OPC_CheckChild2Integer, 0, 
/*25323*/       OPC_CheckChild2Type, MVT::i32,
/*25325*/       OPC_Scope, 20, /*->25347*/ // 2 children in Scope
/*25327*/         OPC_CheckChild3Integer, 0, 
/*25329*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25331*/         OPC_EmitMergeInputChains1_0,
/*25332*/         OPC_EmitInteger, MVT::i32, 14, 
/*25335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*25347*/       /*Scope*/ 20, /*->25368*/
/*25348*/         OPC_CheckChild3Integer, 1, 
/*25350*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25352*/         OPC_EmitMergeInputChains1_0,
/*25353*/         OPC_EmitInteger, MVT::i32, 14, 
/*25356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*25368*/       0, /*End of Scope*/
/*25369*/     0, /*End of Scope*/
/*25370*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::BR_JT),// ->25521
/*25374*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*25375*/     OPC_Scope, 93, /*->25470*/ // 2 children in Scope
/*25377*/       OPC_MoveChild, 1,
/*25379*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::LOAD),// ->25432
/*25383*/         OPC_RecordMemRef,
/*25384*/         OPC_RecordNode, // #1 = 'ld' chained node
/*25385*/         OPC_CheckFoldableChainNode,
/*25386*/         OPC_RecordChild1, // #2 = $target
/*25387*/         OPC_CheckChild1Type, MVT::i32,
/*25389*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*25391*/         OPC_CheckPredicate, 59, // Predicate_load
/*25393*/         OPC_CheckType, MVT::i32,
/*25395*/         OPC_MoveParent,
/*25396*/         OPC_RecordChild2, // #3 = $jt
/*25397*/         OPC_MoveChild, 2,
/*25399*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25402*/         OPC_MoveParent,
/*25403*/         OPC_RecordChild3, // #4 = $id
/*25404*/         OPC_MoveChild, 3,
/*25406*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25409*/         OPC_MoveParent,
/*25410*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25412*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*25415*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*25419*/         OPC_EmitConvertToTarget, 4,
/*25421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25432*/       /*SwitchOpcode*/ 34, TARGET_VAL(ISD::ADD),// ->25469
/*25435*/         OPC_RecordChild0, // #1 = $target
/*25436*/         OPC_RecordChild1, // #2 = $idx
/*25437*/         OPC_CheckType, MVT::i32,
/*25439*/         OPC_MoveParent,
/*25440*/         OPC_RecordChild2, // #3 = $jt
/*25441*/         OPC_MoveChild, 2,
/*25443*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25446*/         OPC_MoveParent,
/*25447*/         OPC_RecordChild3, // #4 = $id
/*25448*/         OPC_MoveChild, 3,
/*25450*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25453*/         OPC_MoveParent,
/*25454*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25456*/         OPC_EmitMergeInputChains1_0,
/*25457*/         OPC_EmitConvertToTarget, 4,
/*25459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*25469*/       0, // EndSwitchOpcode
/*25470*/     /*Scope*/ 49, /*->25520*/
/*25471*/       OPC_RecordChild1, // #1 = $target
/*25472*/       OPC_CheckChild1Type, MVT::i32,
/*25474*/       OPC_RecordChild2, // #2 = $jt
/*25475*/       OPC_MoveChild, 2,
/*25477*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25480*/       OPC_MoveParent,
/*25481*/       OPC_RecordChild3, // #3 = $id
/*25482*/       OPC_MoveChild, 3,
/*25484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25487*/       OPC_MoveParent,
/*25488*/       OPC_Scope, 14, /*->25504*/ // 2 children in Scope
/*25490*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25492*/         OPC_EmitMergeInputChains1_0,
/*25493*/         OPC_EmitConvertToTarget, 3,
/*25495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25504*/       /*Scope*/ 14, /*->25519*/
/*25505*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25507*/         OPC_EmitMergeInputChains1_0,
/*25508*/         OPC_EmitConvertToTarget, 3,
/*25510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25519*/       0, /*End of Scope*/
/*25520*/     0, /*End of Scope*/
/*25521*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->26956
/*25525*/     OPC_Scope, 0|128,1/*128*/, /*->25656*/ // 12 children in Scope
/*25528*/       OPC_MoveChild, 0,
/*25530*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->25593
/*25534*/         OPC_RecordChild0, // #0 = $Rn
/*25535*/         OPC_RecordChild1, // #1 = $shift
/*25536*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*25538*/         OPC_CheckType, MVT::i32,
/*25540*/         OPC_MoveParent,
/*25541*/         OPC_CheckChild1Integer, 0, 
/*25543*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25545*/         OPC_Scope, 22, /*->25569*/ // 2 children in Scope
/*25547*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25550*/           OPC_EmitInteger, MVT::i32, 14, 
/*25553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25569*/         /*Scope*/ 22, /*->25592*/
/*25570*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25573*/           OPC_EmitInteger, MVT::i32, 14, 
/*25576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25592*/         0, /*End of Scope*/
/*25593*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->25655
/*25596*/         OPC_RecordChild0, // #0 = $Rn
/*25597*/         OPC_RecordChild1, // #1 = $shift
/*25598*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*25600*/         OPC_CheckType, MVT::i32,
/*25602*/         OPC_MoveParent,
/*25603*/         OPC_CheckChild1Integer, 0, 
/*25605*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25607*/         OPC_Scope, 22, /*->25631*/ // 2 children in Scope
/*25609*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25612*/           OPC_EmitInteger, MVT::i32, 14, 
/*25615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25631*/         /*Scope*/ 22, /*->25654*/
/*25632*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25635*/           OPC_EmitInteger, MVT::i32, 14, 
/*25638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25654*/         0, /*End of Scope*/
/*25655*/       0, // EndSwitchOpcode
/*25656*/     /*Scope*/ 36, /*->25693*/
/*25657*/       OPC_RecordChild0, // #0 = $Rn
/*25658*/       OPC_CheckChild0Type, MVT::i32,
/*25660*/       OPC_MoveChild, 1,
/*25662*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25665*/       OPC_CheckChild0Integer, 0, 
/*25667*/       OPC_RecordChild1, // #1 = $shift
/*25668*/       OPC_MoveParent,
/*25669*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25671*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25674*/       OPC_EmitInteger, MVT::i32, 14, 
/*25677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25693*/     /*Scope*/ 2|128,2/*258*/, /*->25953*/
/*25695*/       OPC_MoveChild, 0,
/*25697*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->25732
/*25701*/         OPC_CheckChild0Integer, 0, 
/*25703*/         OPC_RecordChild1, // #0 = $shift
/*25704*/         OPC_CheckType, MVT::i32,
/*25706*/         OPC_MoveParent,
/*25707*/         OPC_RecordChild1, // #1 = $Rn
/*25708*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25710*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25713*/         OPC_EmitInteger, MVT::i32, 14, 
/*25716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25732*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->25842
/*25735*/         OPC_RecordChild0, // #0 = $Rn
/*25736*/         OPC_RecordChild1, // #1 = $shift
/*25737*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*25739*/         OPC_CheckType, MVT::i32,
/*25741*/         OPC_MoveParent,
/*25742*/         OPC_CheckChild1Integer, 0, 
/*25744*/         OPC_Scope, 23, /*->25769*/ // 4 children in Scope
/*25746*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25748*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25751*/           OPC_EmitInteger, MVT::i32, 14, 
/*25754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25769*/         /*Scope*/ 23, /*->25793*/
/*25770*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25772*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25775*/           OPC_EmitInteger, MVT::i32, 14, 
/*25778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25781*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25793*/         /*Scope*/ 23, /*->25817*/
/*25794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25799*/           OPC_EmitInteger, MVT::i32, 14, 
/*25802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25817*/         /*Scope*/ 23, /*->25841*/
/*25818*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25820*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25823*/           OPC_EmitInteger, MVT::i32, 14, 
/*25826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25841*/         0, /*End of Scope*/
/*25842*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->25952
/*25845*/         OPC_RecordChild0, // #0 = $Rn
/*25846*/         OPC_RecordChild1, // #1 = $shift
/*25847*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*25849*/         OPC_CheckType, MVT::i32,
/*25851*/         OPC_MoveParent,
/*25852*/         OPC_CheckChild1Integer, 0, 
/*25854*/         OPC_Scope, 23, /*->25879*/ // 4 children in Scope
/*25856*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25858*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25861*/           OPC_EmitInteger, MVT::i32, 14, 
/*25864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25879*/         /*Scope*/ 23, /*->25903*/
/*25880*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25882*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25885*/           OPC_EmitInteger, MVT::i32, 14, 
/*25888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25903*/         /*Scope*/ 23, /*->25927*/
/*25904*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25906*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25909*/           OPC_EmitInteger, MVT::i32, 14, 
/*25912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25927*/         /*Scope*/ 23, /*->25951*/
/*25928*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25930*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25933*/           OPC_EmitInteger, MVT::i32, 14, 
/*25936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25939*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25951*/         0, /*End of Scope*/
/*25952*/       0, // EndSwitchOpcode
/*25953*/     /*Scope*/ 62, /*->26016*/
/*25954*/       OPC_RecordChild0, // #0 = $Rn
/*25955*/       OPC_CheckChild0Type, MVT::i32,
/*25957*/       OPC_MoveChild, 1,
/*25959*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25962*/       OPC_CheckChild0Integer, 0, 
/*25964*/       OPC_RecordChild1, // #1 = $shift
/*25965*/       OPC_MoveParent,
/*25966*/       OPC_Scope, 23, /*->25991*/ // 2 children in Scope
/*25968*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25970*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25973*/         OPC_EmitInteger, MVT::i32, 14, 
/*25976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25991*/       /*Scope*/ 23, /*->26015*/
/*25992*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25994*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25997*/         OPC_EmitInteger, MVT::i32, 14, 
/*26000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26015*/       0, /*End of Scope*/
/*26016*/     /*Scope*/ 88|128,1/*216*/, /*->26234*/
/*26018*/       OPC_MoveChild, 0,
/*26020*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->26081
/*26024*/         OPC_CheckChild0Integer, 0, 
/*26026*/         OPC_RecordChild1, // #0 = $shift
/*26027*/         OPC_CheckType, MVT::i32,
/*26029*/         OPC_MoveParent,
/*26030*/         OPC_RecordChild1, // #1 = $Rn
/*26031*/         OPC_Scope, 23, /*->26056*/ // 2 children in Scope
/*26033*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26035*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*26038*/           OPC_EmitInteger, MVT::i32, 14, 
/*26041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26056*/         /*Scope*/ 23, /*->26080*/
/*26057*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26059*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26062*/           OPC_EmitInteger, MVT::i32, 14, 
/*26065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26080*/         0, /*End of Scope*/
/*26081*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->26157
/*26084*/         OPC_RecordChild0, // #0 = $Rn
/*26085*/         OPC_RecordChild1, // #1 = $imm
/*26086*/         OPC_MoveChild, 1,
/*26088*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26091*/         OPC_Scope, 31, /*->26124*/ // 2 children in Scope
/*26093*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*26095*/           OPC_MoveParent,
/*26096*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*26098*/           OPC_CheckType, MVT::i32,
/*26100*/           OPC_MoveParent,
/*26101*/           OPC_CheckChild1Integer, 0, 
/*26103*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26105*/           OPC_EmitConvertToTarget, 1,
/*26107*/           OPC_EmitInteger, MVT::i32, 14, 
/*26110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26113*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26124*/         /*Scope*/ 31, /*->26156*/
/*26125*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26127*/           OPC_MoveParent,
/*26128*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*26130*/           OPC_CheckType, MVT::i32,
/*26132*/           OPC_MoveParent,
/*26133*/           OPC_CheckChild1Integer, 0, 
/*26135*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26137*/           OPC_EmitConvertToTarget, 1,
/*26139*/           OPC_EmitInteger, MVT::i32, 14, 
/*26142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26145*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26156*/         0, /*End of Scope*/
/*26157*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->26233
/*26160*/         OPC_RecordChild0, // #0 = $Rn
/*26161*/         OPC_RecordChild1, // #1 = $imm
/*26162*/         OPC_MoveChild, 1,
/*26164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26167*/         OPC_Scope, 31, /*->26200*/ // 2 children in Scope
/*26169*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*26171*/           OPC_MoveParent,
/*26172*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*26174*/           OPC_CheckType, MVT::i32,
/*26176*/           OPC_MoveParent,
/*26177*/           OPC_CheckChild1Integer, 0, 
/*26179*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26181*/           OPC_EmitConvertToTarget, 1,
/*26183*/           OPC_EmitInteger, MVT::i32, 14, 
/*26186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26200*/         /*Scope*/ 31, /*->26232*/
/*26201*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26203*/           OPC_MoveParent,
/*26204*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*26206*/           OPC_CheckType, MVT::i32,
/*26208*/           OPC_MoveParent,
/*26209*/           OPC_CheckChild1Integer, 0, 
/*26211*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26213*/           OPC_EmitConvertToTarget, 1,
/*26215*/           OPC_EmitInteger, MVT::i32, 14, 
/*26218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26232*/         0, /*End of Scope*/
/*26233*/       0, // EndSwitchOpcode
/*26234*/     /*Scope*/ 76, /*->26311*/
/*26235*/       OPC_RecordChild0, // #0 = $src
/*26236*/       OPC_CheckChild0Type, MVT::i32,
/*26238*/       OPC_RecordChild1, // #1 = $rhs
/*26239*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26241*/       OPC_Scope, 22, /*->26265*/ // 3 children in Scope
/*26243*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26246*/         OPC_EmitInteger, MVT::i32, 14, 
/*26249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26265*/       /*Scope*/ 22, /*->26288*/
/*26266*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26269*/         OPC_EmitInteger, MVT::i32, 14, 
/*26272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26288*/       /*Scope*/ 21, /*->26310*/
/*26289*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26292*/         OPC_EmitInteger, MVT::i32, 14, 
/*26295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26310*/       0, /*End of Scope*/
/*26311*/     /*Scope*/ 89, /*->26401*/
/*26312*/       OPC_MoveChild, 0,
/*26314*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->26369
/*26318*/         OPC_RecordChild0, // #0 = $Rn
/*26319*/         OPC_RecordChild1, // #1 = $Rm
/*26320*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*26322*/         OPC_CheckType, MVT::i32,
/*26324*/         OPC_MoveParent,
/*26325*/         OPC_CheckChild1Integer, 0, 
/*26327*/         OPC_Scope, 19, /*->26348*/ // 2 children in Scope
/*26329*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26331*/           OPC_EmitInteger, MVT::i32, 14, 
/*26334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26337*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26348*/         /*Scope*/ 19, /*->26368*/
/*26349*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26351*/           OPC_EmitInteger, MVT::i32, 14, 
/*26354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26357*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26368*/         0, /*End of Scope*/
/*26369*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->26400
/*26372*/         OPC_RecordChild0, // #0 = $Rn
/*26373*/         OPC_RecordChild1, // #1 = $Rm
/*26374*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*26376*/         OPC_CheckType, MVT::i32,
/*26378*/         OPC_MoveParent,
/*26379*/         OPC_CheckChild1Integer, 0, 
/*26381*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26383*/         OPC_EmitInteger, MVT::i32, 14, 
/*26386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26400*/       0, // EndSwitchOpcode
/*26401*/     /*Scope*/ 27, /*->26429*/
/*26402*/       OPC_RecordChild0, // #0 = $lhs
/*26403*/       OPC_CheckChild0Type, MVT::i32,
/*26405*/       OPC_RecordChild1, // #1 = $rhs
/*26406*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26408*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26411*/       OPC_EmitInteger, MVT::i32, 14, 
/*26414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26429*/     /*Scope*/ 96, /*->26526*/
/*26430*/       OPC_MoveChild, 0,
/*26432*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->26479
/*26436*/         OPC_RecordChild0, // #0 = $Rn
/*26437*/         OPC_RecordChild1, // #1 = $Rm
/*26438*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*26440*/         OPC_CheckType, MVT::i32,
/*26442*/         OPC_MoveParent,
/*26443*/         OPC_CheckChild1Integer, 0, 
/*26445*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26447*/         OPC_EmitInteger, MVT::i32, 14, 
/*26450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26453*/         OPC_Scope, 11, /*->26466*/ // 2 children in Scope
/*26455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26466*/         /*Scope*/ 11, /*->26478*/
/*26467*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26478*/         0, /*End of Scope*/
/*26479*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->26525
/*26482*/         OPC_RecordChild0, // #0 = $Rn
/*26483*/         OPC_RecordChild1, // #1 = $Rm
/*26484*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*26486*/         OPC_CheckType, MVT::i32,
/*26488*/         OPC_MoveParent,
/*26489*/         OPC_CheckChild1Integer, 0, 
/*26491*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26493*/         OPC_EmitInteger, MVT::i32, 14, 
/*26496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26499*/         OPC_Scope, 11, /*->26512*/ // 2 children in Scope
/*26501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26512*/         /*Scope*/ 11, /*->26524*/
/*26513*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26524*/         0, /*End of Scope*/
/*26525*/       0, // EndSwitchOpcode
/*26526*/     /*Scope*/ 1|128,1/*129*/, /*->26657*/
/*26528*/       OPC_RecordChild0, // #0 = $rhs
/*26529*/       OPC_CheckChild0Type, MVT::i32,
/*26531*/       OPC_Scope, 51, /*->26584*/ // 2 children in Scope
/*26533*/         OPC_RecordChild1, // #1 = $src
/*26534*/         OPC_Scope, 23, /*->26559*/ // 2 children in Scope
/*26536*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26538*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26541*/           OPC_EmitInteger, MVT::i32, 14, 
/*26544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26559*/         /*Scope*/ 23, /*->26583*/
/*26560*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26562*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26565*/           OPC_EmitInteger, MVT::i32, 14, 
/*26568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26583*/         0, /*End of Scope*/
/*26584*/       /*Scope*/ 71, /*->26656*/
/*26585*/         OPC_MoveChild, 1,
/*26587*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26590*/         OPC_CheckChild0Integer, 0, 
/*26592*/         OPC_RecordChild1, // #1 = $Rm
/*26593*/         OPC_MoveParent,
/*26594*/         OPC_Scope, 19, /*->26615*/ // 3 children in Scope
/*26596*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26598*/           OPC_EmitInteger, MVT::i32, 14, 
/*26601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26615*/         /*Scope*/ 19, /*->26635*/
/*26616*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26618*/           OPC_EmitInteger, MVT::i32, 14, 
/*26621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26635*/         /*Scope*/ 19, /*->26655*/
/*26636*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26638*/           OPC_EmitInteger, MVT::i32, 14, 
/*26641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26644*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26655*/         0, /*End of Scope*/
/*26656*/       0, /*End of Scope*/
/*26657*/     /*Scope*/ 74, /*->26732*/
/*26658*/       OPC_MoveChild, 0,
/*26660*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26663*/       OPC_CheckChild0Integer, 0, 
/*26665*/       OPC_RecordChild1, // #0 = $Rm
/*26666*/       OPC_CheckType, MVT::i32,
/*26668*/       OPC_MoveParent,
/*26669*/       OPC_RecordChild1, // #1 = $Rn
/*26670*/       OPC_Scope, 19, /*->26691*/ // 3 children in Scope
/*26672*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26674*/         OPC_EmitInteger, MVT::i32, 14, 
/*26677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26691*/       /*Scope*/ 19, /*->26711*/
/*26692*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26694*/         OPC_EmitInteger, MVT::i32, 14, 
/*26697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26711*/       /*Scope*/ 19, /*->26731*/
/*26712*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26714*/         OPC_EmitInteger, MVT::i32, 14, 
/*26717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26731*/       0, /*End of Scope*/
/*26732*/     /*Scope*/ 93|128,1/*221*/, /*->26955*/
/*26734*/       OPC_RecordChild0, // #0 = $src
/*26735*/       OPC_CheckChild0Type, MVT::i32,
/*26737*/       OPC_RecordChild1, // #1 = $imm
/*26738*/       OPC_Scope, 10|128,1/*138*/, /*->26879*/ // 4 children in Scope
/*26741*/         OPC_MoveChild, 1,
/*26743*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26746*/         OPC_Scope, 24, /*->26772*/ // 5 children in Scope
/*26748*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*26750*/           OPC_MoveParent,
/*26751*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26753*/           OPC_EmitConvertToTarget, 1,
/*26755*/           OPC_EmitInteger, MVT::i32, 14, 
/*26758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26772*/         /*Scope*/ 27, /*->26800*/
/*26773*/           OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26775*/           OPC_MoveParent,
/*26776*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26778*/           OPC_EmitConvertToTarget, 1,
/*26780*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26783*/           OPC_EmitInteger, MVT::i32, 14, 
/*26786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26800*/         /*Scope*/ 24, /*->26825*/
/*26801*/           OPC_CheckPredicate, 58, // Predicate_imm0_255
/*26803*/           OPC_MoveParent,
/*26804*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26806*/           OPC_EmitConvertToTarget, 1,
/*26808*/           OPC_EmitInteger, MVT::i32, 14, 
/*26811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26825*/         /*Scope*/ 24, /*->26850*/
/*26826*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26828*/           OPC_MoveParent,
/*26829*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26831*/           OPC_EmitConvertToTarget, 1,
/*26833*/           OPC_EmitInteger, MVT::i32, 14, 
/*26836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26850*/         /*Scope*/ 27, /*->26878*/
/*26851*/           OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26853*/           OPC_MoveParent,
/*26854*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26856*/           OPC_EmitConvertToTarget, 1,
/*26858*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26861*/           OPC_EmitInteger, MVT::i32, 14, 
/*26864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26878*/         0, /*End of Scope*/
/*26879*/       /*Scope*/ 19, /*->26899*/
/*26880*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26882*/         OPC_EmitInteger, MVT::i32, 14, 
/*26885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26899*/       /*Scope*/ 19, /*->26919*/
/*26900*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26902*/         OPC_EmitInteger, MVT::i32, 14, 
/*26905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26919*/       /*Scope*/ 34, /*->26954*/
/*26920*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26922*/         OPC_EmitInteger, MVT::i32, 14, 
/*26925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26928*/         OPC_Scope, 11, /*->26941*/ // 2 children in Scope
/*26930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26941*/         /*Scope*/ 11, /*->26953*/
/*26942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26953*/         0, /*End of Scope*/
/*26954*/       0, /*End of Scope*/
/*26955*/     0, /*End of Scope*/
/*26956*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->27610
/*26960*/     OPC_CaptureGlueInput,
/*26961*/     OPC_RecordChild0, // #0 = $false
/*26962*/     OPC_Scope, 47, /*->27011*/ // 3 children in Scope
/*26964*/       OPC_RecordChild1, // #1 = $shift
/*26965*/       OPC_RecordChild2, // #2 = $p
/*26966*/       OPC_CheckType, MVT::i32,
/*26968*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26970*/       OPC_Scope, 19, /*->26991*/ // 2 children in Scope
/*26972*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*26975*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*26978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*26991*/       /*Scope*/ 18, /*->27010*/
/*26992*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*26995*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*26998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*27010*/       0, /*End of Scope*/
/*27011*/     /*Scope*/ 34|128,1/*162*/, /*->27175*/
/*27013*/       OPC_MoveChild, 1,
/*27015*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->27054
/*27019*/         OPC_RecordChild0, // #1 = $Rm
/*27020*/         OPC_RecordChild1, // #2 = $imm
/*27021*/         OPC_MoveChild, 1,
/*27023*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27026*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*27028*/         OPC_CheckType, MVT::i32,
/*27030*/         OPC_MoveParent,
/*27031*/         OPC_MoveParent,
/*27032*/         OPC_RecordChild2, // #3 = $p
/*27033*/         OPC_CheckType, MVT::i32,
/*27035*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27037*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27040*/         OPC_EmitConvertToTarget, 2,
/*27042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*27054*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->27095
/*27057*/         OPC_RecordChild0, // #1 = $Rm
/*27058*/         OPC_RecordChild1, // #2 = $imm
/*27059*/         OPC_MoveChild, 1,
/*27061*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27064*/         OPC_CheckPredicate, 30, // Predicate_imm_sr
/*27066*/         OPC_CheckType, MVT::i32,
/*27068*/         OPC_MoveParent,
/*27069*/         OPC_MoveParent,
/*27070*/         OPC_RecordChild2, // #3 = $p
/*27071*/         OPC_CheckType, MVT::i32,
/*27073*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27075*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27078*/         OPC_EmitConvertToTarget, 2,
/*27080*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*27083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27095*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->27136
/*27098*/         OPC_RecordChild0, // #1 = $Rm
/*27099*/         OPC_RecordChild1, // #2 = $imm
/*27100*/         OPC_MoveChild, 1,
/*27102*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27105*/         OPC_CheckPredicate, 30, // Predicate_imm_sr
/*27107*/         OPC_CheckType, MVT::i32,
/*27109*/         OPC_MoveParent,
/*27110*/         OPC_MoveParent,
/*27111*/         OPC_RecordChild2, // #3 = $p
/*27112*/         OPC_CheckType, MVT::i32,
/*27114*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27116*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27119*/         OPC_EmitConvertToTarget, 2,
/*27121*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*27124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27136*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->27174
/*27139*/         OPC_RecordChild0, // #1 = $Rm
/*27140*/         OPC_RecordChild1, // #2 = $imm
/*27141*/         OPC_MoveChild, 1,
/*27143*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27146*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*27148*/         OPC_CheckType, MVT::i32,
/*27150*/         OPC_MoveParent,
/*27151*/         OPC_MoveParent,
/*27152*/         OPC_RecordChild2, // #3 = $p
/*27153*/         OPC_CheckType, MVT::i32,
/*27155*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27157*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27160*/         OPC_EmitConvertToTarget, 2,
/*27162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*27174*/       0, // EndSwitchOpcode
/*27175*/     /*Scope*/ 48|128,3/*432*/, /*->27609*/
/*27177*/       OPC_RecordChild1, // #1 = $imm
/*27178*/       OPC_Scope, 80|128,1/*208*/, /*->27389*/ // 7 children in Scope
/*27181*/         OPC_MoveChild, 1,
/*27183*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27186*/         OPC_Scope, 24, /*->27212*/ // 7 children in Scope
/*27188*/           OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*27190*/           OPC_MoveParent,
/*27191*/           OPC_RecordChild2, // #2 = $p
/*27192*/           OPC_CheckType, MVT::i32,
/*27194*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27196*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27199*/           OPC_EmitConvertToTarget, 1,
/*27201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27212*/         /*Scope*/ 24, /*->27237*/
/*27213*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*27215*/           OPC_MoveParent,
/*27216*/           OPC_RecordChild2, // #2 = $p
/*27217*/           OPC_CheckType, MVT::i32,
/*27219*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27221*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27224*/           OPC_EmitConvertToTarget, 1,
/*27226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27237*/         /*Scope*/ 27, /*->27265*/
/*27238*/           OPC_CheckPredicate, 29, // Predicate_so_imm_not
/*27240*/           OPC_MoveParent,
/*27241*/           OPC_RecordChild2, // #2 = $p
/*27242*/           OPC_CheckType, MVT::i32,
/*27244*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27246*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27249*/           OPC_EmitConvertToTarget, 1,
/*27251*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*27254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27265*/         /*Scope*/ 24, /*->27290*/
/*27266*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27268*/           OPC_MoveParent,
/*27269*/           OPC_RecordChild2, // #2 = $p
/*27270*/           OPC_CheckType, MVT::i32,
/*27272*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27274*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27277*/           OPC_EmitConvertToTarget, 1,
/*27279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27290*/         /*Scope*/ 24, /*->27315*/
/*27291*/           OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*27293*/           OPC_MoveParent,
/*27294*/           OPC_RecordChild2, // #2 = $p
/*27295*/           OPC_CheckType, MVT::i32,
/*27297*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27299*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27302*/           OPC_EmitConvertToTarget, 1,
/*27304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27315*/         /*Scope*/ 27, /*->27343*/
/*27316*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*27318*/           OPC_MoveParent,
/*27319*/           OPC_RecordChild2, // #2 = $p
/*27320*/           OPC_CheckType, MVT::i32,
/*27322*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27324*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27327*/           OPC_EmitConvertToTarget, 1,
/*27329*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*27332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27343*/         /*Scope*/ 44, /*->27388*/
/*27344*/           OPC_MoveParent,
/*27345*/           OPC_RecordChild2, // #2 = $p
/*27346*/           OPC_CheckType, MVT::i32,
/*27348*/           OPC_Scope, 18, /*->27368*/ // 2 children in Scope
/*27350*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27352*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27355*/             OPC_EmitConvertToTarget, 1,
/*27357*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27368*/           /*Scope*/ 18, /*->27387*/
/*27369*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27371*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27374*/             OPC_EmitConvertToTarget, 1,
/*27376*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27387*/           0, /*End of Scope*/
/*27388*/         0, /*End of Scope*/
/*27389*/       /*Scope*/ 54, /*->27444*/
/*27390*/         OPC_RecordChild2, // #2 = $p
/*27391*/         OPC_CheckType, MVT::i32,
/*27393*/         OPC_Scope, 16, /*->27411*/ // 3 children in Scope
/*27395*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27397*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27400*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*27411*/         /*Scope*/ 16, /*->27428*/
/*27412*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27414*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*27428*/         /*Scope*/ 14, /*->27443*/
/*27429*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27432*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*27443*/         0, /*End of Scope*/
/*27444*/       /*Scope*/ 30, /*->27475*/
/*27445*/         OPC_CheckChild2Integer, 12, 
/*27447*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27461
/*27450*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27461*/         /*SwitchType*/ 11, MVT::f64,// ->27474
/*27463*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27465*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27474*/         0, // EndSwitchType
/*27475*/       /*Scope*/ 30, /*->27506*/
/*27476*/         OPC_CheckChild2Integer, 10, 
/*27478*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27492
/*27481*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27492*/         /*SwitchType*/ 11, MVT::f64,// ->27505
/*27494*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27496*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27505*/         0, // EndSwitchType
/*27506*/       /*Scope*/ 30, /*->27537*/
/*27507*/         OPC_CheckChild2Integer, 0, 
/*27509*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27523
/*27512*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27523*/         /*SwitchType*/ 11, MVT::f64,// ->27536
/*27525*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27527*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27536*/         0, // EndSwitchType
/*27537*/       /*Scope*/ 30, /*->27568*/
/*27538*/         OPC_CheckChild2Integer, 6, 
/*27540*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27554
/*27543*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27545*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27554*/         /*SwitchType*/ 11, MVT::f64,// ->27567
/*27556*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27567*/         0, // EndSwitchType
/*27568*/       /*Scope*/ 39, /*->27608*/
/*27569*/         OPC_RecordChild2, // #2 = $p
/*27570*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->27589
/*27573*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*27575*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*27589*/         /*SwitchType*/ 16, MVT::f32,// ->27607
/*27591*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*27593*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*27607*/         0, // EndSwitchType
/*27608*/       0, /*End of Scope*/
/*27609*/     0, /*End of Scope*/
/*27610*/   /*SwitchOpcode*/ 25|128,53/*6809*/, TARGET_VAL(ISD::LOAD),// ->34423
/*27614*/     OPC_RecordMemRef,
/*27615*/     OPC_RecordNode, // #0 = 'ld' chained node
/*27616*/     OPC_Scope, 74|128,1/*202*/, /*->27821*/ // 5 children in Scope
/*27619*/       OPC_RecordChild1, // #1 = $addr
/*27620*/       OPC_CheckChild1Type, MVT::i32,
/*27622*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*27624*/       OPC_CheckType, MVT::i32,
/*27626*/       OPC_Scope, 25, /*->27653*/ // 3 children in Scope
/*27628*/         OPC_CheckPredicate, 59, // Predicate_load
/*27630*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27632*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27635*/         OPC_EmitMergeInputChains1_0,
/*27636*/         OPC_EmitInteger, MVT::i32, 14, 
/*27639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*27653*/       /*Scope*/ 56, /*->27710*/
/*27654*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*27656*/         OPC_Scope, 25, /*->27683*/ // 2 children in Scope
/*27658*/           OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*27660*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27662*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27665*/           OPC_EmitMergeInputChains1_0,
/*27666*/           OPC_EmitInteger, MVT::i32, 14, 
/*27669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27683*/         /*Scope*/ 25, /*->27709*/
/*27684*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*27686*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27688*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27691*/           OPC_EmitMergeInputChains1_0,
/*27692*/           OPC_EmitInteger, MVT::i32, 14, 
/*27695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27709*/         0, /*End of Scope*/
/*27710*/       /*Scope*/ 109, /*->27820*/
/*27711*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*27713*/         OPC_Scope, 25, /*->27740*/ // 3 children in Scope
/*27715*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*27717*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27719*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27722*/           OPC_EmitMergeInputChains1_0,
/*27723*/           OPC_EmitInteger, MVT::i32, 14, 
/*27726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*27740*/         /*Scope*/ 52, /*->27793*/
/*27741*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*27743*/           OPC_Scope, 23, /*->27768*/ // 2 children in Scope
/*27745*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27747*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27750*/             OPC_EmitMergeInputChains1_0,
/*27751*/             OPC_EmitInteger, MVT::i32, 14, 
/*27754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*27768*/           /*Scope*/ 23, /*->27792*/
/*27769*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27771*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27774*/             OPC_EmitMergeInputChains1_0,
/*27775*/             OPC_EmitInteger, MVT::i32, 14, 
/*27778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27781*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*27792*/           0, /*End of Scope*/
/*27793*/         /*Scope*/ 25, /*->27819*/
/*27794*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*27796*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27798*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27801*/           OPC_EmitMergeInputChains1_0,
/*27802*/           OPC_EmitInteger, MVT::i32, 14, 
/*27805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*27819*/         0, /*End of Scope*/
/*27820*/       0, /*End of Scope*/
/*27821*/     /*Scope*/ 30, /*->27852*/
/*27822*/       OPC_MoveChild, 1,
/*27824*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*27827*/       OPC_RecordChild0, // #1 = $addr
/*27828*/       OPC_MoveChild, 0,
/*27830*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*27833*/       OPC_MoveParent,
/*27834*/       OPC_MoveParent,
/*27835*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*27837*/       OPC_CheckPredicate, 59, // Predicate_load
/*27839*/       OPC_CheckType, MVT::i32,
/*27841*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*27843*/       OPC_EmitMergeInputChains1_0,
/*27844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*27852*/     /*Scope*/ 37|128,16/*2085*/, /*->29939*/
/*27854*/       OPC_RecordChild1, // #1 = $shift
/*27855*/       OPC_CheckChild1Type, MVT::i32,
/*27857*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*27859*/       OPC_CheckType, MVT::i32,
/*27861*/       OPC_Scope, 26, /*->27889*/ // 24 children in Scope
/*27863*/         OPC_CheckPredicate, 59, // Predicate_load
/*27865*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27867*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27870*/         OPC_EmitMergeInputChains1_0,
/*27871*/         OPC_EmitInteger, MVT::i32, 14, 
/*27874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*27889*/       /*Scope*/ 58, /*->27948*/
/*27890*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*27892*/         OPC_Scope, 26, /*->27920*/ // 2 children in Scope
/*27894*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*27896*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27898*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27901*/           OPC_EmitMergeInputChains1_0,
/*27902*/           OPC_EmitInteger, MVT::i32, 14, 
/*27905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*27920*/         /*Scope*/ 26, /*->27947*/
/*27921*/           OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*27923*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27925*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27928*/           OPC_EmitMergeInputChains1_0,
/*27929*/           OPC_EmitInteger, MVT::i32, 14, 
/*27932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27947*/         0, /*End of Scope*/
/*27948*/       /*Scope*/ 58, /*->28007*/
/*27949*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*27951*/         OPC_Scope, 26, /*->27979*/ // 2 children in Scope
/*27953*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*27955*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27957*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27960*/           OPC_EmitMergeInputChains1_0,
/*27961*/           OPC_EmitInteger, MVT::i32, 14, 
/*27964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*27979*/         /*Scope*/ 26, /*->28006*/
/*27980*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*27982*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27984*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27987*/           OPC_EmitMergeInputChains1_0,
/*27988*/           OPC_EmitInteger, MVT::i32, 14, 
/*27991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*28006*/         0, /*End of Scope*/
/*28007*/       /*Scope*/ 28, /*->28036*/
/*28008*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28010*/         OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*28012*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28014*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28017*/         OPC_EmitMergeInputChains1_0,
/*28018*/         OPC_EmitInteger, MVT::i32, 14, 
/*28021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28036*/       /*Scope*/ 85, /*->28122*/
/*28037*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28039*/         OPC_Scope, 26, /*->28067*/ // 3 children in Scope
/*28041*/           OPC_CheckPredicate, 70, // Predicate_extloadi1
/*28043*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28045*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28048*/           OPC_EmitMergeInputChains1_0,
/*28049*/           OPC_EmitInteger, MVT::i32, 14, 
/*28052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28067*/         /*Scope*/ 26, /*->28094*/
/*28068*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*28070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28072*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28075*/           OPC_EmitMergeInputChains1_0,
/*28076*/           OPC_EmitInteger, MVT::i32, 14, 
/*28079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28082*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28094*/         /*Scope*/ 26, /*->28121*/
/*28095*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28097*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28099*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28102*/           OPC_EmitMergeInputChains1_0,
/*28103*/           OPC_EmitInteger, MVT::i32, 14, 
/*28106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*28121*/         0, /*End of Scope*/
/*28122*/       /*Scope*/ 26, /*->28149*/
/*28123*/         OPC_CheckPredicate, 59, // Predicate_load
/*28125*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28127*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28130*/         OPC_EmitMergeInputChains1_0,
/*28131*/         OPC_EmitInteger, MVT::i32, 14, 
/*28134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*28149*/       /*Scope*/ 58, /*->28208*/
/*28150*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28152*/         OPC_Scope, 26, /*->28180*/ // 2 children in Scope
/*28154*/           OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*28156*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28158*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28161*/           OPC_EmitMergeInputChains1_0,
/*28162*/           OPC_EmitInteger, MVT::i32, 14, 
/*28165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28168*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28180*/         /*Scope*/ 26, /*->28207*/
/*28181*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*28183*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28185*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28188*/           OPC_EmitMergeInputChains1_0,
/*28189*/           OPC_EmitInteger, MVT::i32, 14, 
/*28192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28195*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28207*/         0, /*End of Scope*/
/*28208*/       /*Scope*/ 58, /*->28267*/
/*28209*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*28211*/         OPC_Scope, 26, /*->28239*/ // 2 children in Scope
/*28213*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*28215*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28217*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28220*/           OPC_EmitMergeInputChains1_0,
/*28221*/           OPC_EmitInteger, MVT::i32, 14, 
/*28224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*28239*/         /*Scope*/ 26, /*->28266*/
/*28240*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*28242*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28244*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28247*/           OPC_EmitMergeInputChains1_0,
/*28248*/           OPC_EmitInteger, MVT::i32, 14, 
/*28251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*28266*/         0, /*End of Scope*/
/*28267*/       /*Scope*/ 28, /*->28296*/
/*28268*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28270*/         OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*28272*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28274*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28277*/         OPC_EmitMergeInputChains1_0,
/*28278*/         OPC_EmitInteger, MVT::i32, 14, 
/*28281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28296*/       /*Scope*/ 85, /*->28382*/
/*28297*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28299*/         OPC_Scope, 26, /*->28327*/ // 3 children in Scope
/*28301*/           OPC_CheckPredicate, 70, // Predicate_extloadi1
/*28303*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28305*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28308*/           OPC_EmitMergeInputChains1_0,
/*28309*/           OPC_EmitInteger, MVT::i32, 14, 
/*28312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28327*/         /*Scope*/ 26, /*->28354*/
/*28328*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*28330*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28332*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28335*/           OPC_EmitMergeInputChains1_0,
/*28336*/           OPC_EmitInteger, MVT::i32, 14, 
/*28339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28354*/         /*Scope*/ 26, /*->28381*/
/*28355*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28357*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28359*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28362*/           OPC_EmitMergeInputChains1_0,
/*28363*/           OPC_EmitInteger, MVT::i32, 14, 
/*28366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28369*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28381*/         0, /*End of Scope*/
/*28382*/       /*Scope*/ 25, /*->28408*/
/*28383*/         OPC_CheckPredicate, 59, // Predicate_load
/*28385*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28387*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28390*/         OPC_EmitMergeInputChains1_0,
/*28391*/         OPC_EmitInteger, MVT::i32, 14, 
/*28394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*28408*/       /*Scope*/ 56, /*->28465*/
/*28409*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28411*/         OPC_Scope, 25, /*->28438*/ // 2 children in Scope
/*28413*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*28415*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28417*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28420*/           OPC_EmitMergeInputChains1_0,
/*28421*/           OPC_EmitInteger, MVT::i32, 14, 
/*28424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28438*/         /*Scope*/ 25, /*->28464*/
/*28439*/           OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*28441*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28443*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28446*/           OPC_EmitMergeInputChains1_0,
/*28447*/           OPC_EmitInteger, MVT::i32, 14, 
/*28450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28464*/         0, /*End of Scope*/
/*28465*/       /*Scope*/ 107, /*->28573*/
/*28466*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28468*/         OPC_Scope, 25, /*->28495*/ // 3 children in Scope
/*28470*/           OPC_CheckPredicate, 70, // Predicate_extloadi1
/*28472*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28474*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28477*/           OPC_EmitMergeInputChains1_0,
/*28478*/           OPC_EmitInteger, MVT::i32, 14, 
/*28481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28495*/         /*Scope*/ 50, /*->28546*/
/*28496*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*28498*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28500*/           OPC_Scope, 21, /*->28523*/ // 2 children in Scope
/*28502*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28505*/             OPC_EmitMergeInputChains1_0,
/*28506*/             OPC_EmitInteger, MVT::i32, 14, 
/*28509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28523*/           /*Scope*/ 21, /*->28545*/
/*28524*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28527*/             OPC_EmitMergeInputChains1_0,
/*28528*/             OPC_EmitInteger, MVT::i32, 14, 
/*28531*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28534*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28545*/           0, /*End of Scope*/
/*28546*/         /*Scope*/ 25, /*->28572*/
/*28547*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28549*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28551*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28554*/           OPC_EmitMergeInputChains1_0,
/*28555*/           OPC_EmitInteger, MVT::i32, 14, 
/*28558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28561*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28572*/         0, /*End of Scope*/
/*28573*/       /*Scope*/ 50, /*->28624*/
/*28574*/         OPC_CheckPredicate, 59, // Predicate_load
/*28576*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28578*/         OPC_Scope, 21, /*->28601*/ // 2 children in Scope
/*28580*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*28583*/           OPC_EmitMergeInputChains1_0,
/*28584*/           OPC_EmitInteger, MVT::i32, 14, 
/*28587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*28601*/         /*Scope*/ 21, /*->28623*/
/*28602*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*28605*/           OPC_EmitMergeInputChains1_0,
/*28606*/           OPC_EmitInteger, MVT::i32, 14, 
/*28609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28612*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*28623*/         0, /*End of Scope*/
/*28624*/       /*Scope*/ 106, /*->28731*/
/*28625*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28627*/         OPC_Scope, 50, /*->28679*/ // 2 children in Scope
/*28629*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*28631*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28633*/           OPC_Scope, 21, /*->28656*/ // 2 children in Scope
/*28635*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28638*/             OPC_EmitMergeInputChains1_0,
/*28639*/             OPC_EmitInteger, MVT::i32, 14, 
/*28642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28656*/           /*Scope*/ 21, /*->28678*/
/*28657*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28660*/             OPC_EmitMergeInputChains1_0,
/*28661*/             OPC_EmitInteger, MVT::i32, 14, 
/*28664*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28667*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28678*/           0, /*End of Scope*/
/*28679*/         /*Scope*/ 50, /*->28730*/
/*28680*/           OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*28682*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28684*/           OPC_Scope, 21, /*->28707*/ // 2 children in Scope
/*28686*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28689*/             OPC_EmitMergeInputChains1_0,
/*28690*/             OPC_EmitInteger, MVT::i32, 14, 
/*28693*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28696*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28707*/           /*Scope*/ 21, /*->28729*/
/*28708*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28711*/             OPC_EmitMergeInputChains1_0,
/*28712*/             OPC_EmitInteger, MVT::i32, 14, 
/*28715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28718*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28729*/           0, /*End of Scope*/
/*28730*/         0, /*End of Scope*/
/*28731*/       /*Scope*/ 25, /*->28757*/
/*28732*/         OPC_CheckPredicate, 59, // Predicate_load
/*28734*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28736*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*28739*/         OPC_EmitMergeInputChains1_0,
/*28740*/         OPC_EmitInteger, MVT::i32, 14, 
/*28743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*28757*/       /*Scope*/ 52, /*->28810*/
/*28758*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*28760*/         OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*28762*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28764*/         OPC_Scope, 21, /*->28787*/ // 2 children in Scope
/*28766*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28769*/           OPC_EmitMergeInputChains1_0,
/*28770*/           OPC_EmitInteger, MVT::i32, 14, 
/*28773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28787*/         /*Scope*/ 21, /*->28809*/
/*28788*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28791*/           OPC_EmitMergeInputChains1_0,
/*28792*/           OPC_EmitInteger, MVT::i32, 14, 
/*28795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28809*/         0, /*End of Scope*/
/*28810*/       /*Scope*/ 29|128,1/*157*/, /*->28969*/
/*28812*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28814*/         OPC_Scope, 50, /*->28866*/ // 3 children in Scope
/*28816*/           OPC_CheckPredicate, 70, // Predicate_extloadi1
/*28818*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28820*/           OPC_Scope, 21, /*->28843*/ // 2 children in Scope
/*28822*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28825*/             OPC_EmitMergeInputChains1_0,
/*28826*/             OPC_EmitInteger, MVT::i32, 14, 
/*28829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28832*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28843*/           /*Scope*/ 21, /*->28865*/
/*28844*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28847*/             OPC_EmitMergeInputChains1_0,
/*28848*/             OPC_EmitInteger, MVT::i32, 14, 
/*28851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28865*/           0, /*End of Scope*/
/*28866*/         /*Scope*/ 50, /*->28917*/
/*28867*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*28869*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28871*/           OPC_Scope, 21, /*->28894*/ // 2 children in Scope
/*28873*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28876*/             OPC_EmitMergeInputChains1_0,
/*28877*/             OPC_EmitInteger, MVT::i32, 14, 
/*28880*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28883*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28894*/           /*Scope*/ 21, /*->28916*/
/*28895*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28898*/             OPC_EmitMergeInputChains1_0,
/*28899*/             OPC_EmitInteger, MVT::i32, 14, 
/*28902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28905*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28916*/           0, /*End of Scope*/
/*28917*/         /*Scope*/ 50, /*->28968*/
/*28918*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28920*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28922*/           OPC_Scope, 21, /*->28945*/ // 2 children in Scope
/*28924*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28927*/             OPC_EmitMergeInputChains1_0,
/*28928*/             OPC_EmitInteger, MVT::i32, 14, 
/*28931*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28934*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28945*/           /*Scope*/ 21, /*->28967*/
/*28946*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28949*/             OPC_EmitMergeInputChains1_0,
/*28950*/             OPC_EmitInteger, MVT::i32, 14, 
/*28953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28956*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28967*/           0, /*End of Scope*/
/*28968*/         0, /*End of Scope*/
/*28969*/       /*Scope*/ 50, /*->29020*/
/*28970*/         OPC_CheckPredicate, 59, // Predicate_load
/*28972*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28974*/         OPC_Scope, 21, /*->28997*/ // 2 children in Scope
/*28976*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28979*/           OPC_EmitMergeInputChains1_0,
/*28980*/           OPC_EmitInteger, MVT::i32, 14, 
/*28983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28997*/         /*Scope*/ 21, /*->29019*/
/*28998*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29001*/           OPC_EmitMergeInputChains1_0,
/*29002*/           OPC_EmitInteger, MVT::i32, 14, 
/*29005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*29019*/         0, /*End of Scope*/
/*29020*/       /*Scope*/ 106, /*->29127*/
/*29021*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*29023*/         OPC_Scope, 50, /*->29075*/ // 2 children in Scope
/*29025*/           OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*29027*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29029*/           OPC_Scope, 21, /*->29052*/ // 2 children in Scope
/*29031*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29034*/             OPC_EmitMergeInputChains1_0,
/*29035*/             OPC_EmitInteger, MVT::i32, 14, 
/*29038*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29041*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29052*/           /*Scope*/ 21, /*->29074*/
/*29053*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29056*/             OPC_EmitMergeInputChains1_0,
/*29057*/             OPC_EmitInteger, MVT::i32, 14, 
/*29060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29074*/           0, /*End of Scope*/
/*29075*/         /*Scope*/ 50, /*->29126*/
/*29076*/           OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*29078*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29080*/           OPC_Scope, 21, /*->29103*/ // 2 children in Scope
/*29082*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29085*/             OPC_EmitMergeInputChains1_0,
/*29086*/             OPC_EmitInteger, MVT::i32, 14, 
/*29089*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29092*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29103*/           /*Scope*/ 21, /*->29125*/
/*29104*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29107*/             OPC_EmitMergeInputChains1_0,
/*29108*/             OPC_EmitInteger, MVT::i32, 14, 
/*29111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29114*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29125*/           0, /*End of Scope*/
/*29126*/         0, /*End of Scope*/
/*29127*/       /*Scope*/ 106, /*->29234*/
/*29128*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*29130*/         OPC_Scope, 50, /*->29182*/ // 2 children in Scope
/*29132*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*29134*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29136*/           OPC_Scope, 21, /*->29159*/ // 2 children in Scope
/*29138*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29141*/             OPC_EmitMergeInputChains1_0,
/*29142*/             OPC_EmitInteger, MVT::i32, 14, 
/*29145*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29148*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*29159*/           /*Scope*/ 21, /*->29181*/
/*29160*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29163*/             OPC_EmitMergeInputChains1_0,
/*29164*/             OPC_EmitInteger, MVT::i32, 14, 
/*29167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29181*/           0, /*End of Scope*/
/*29182*/         /*Scope*/ 50, /*->29233*/
/*29183*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*29185*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29187*/           OPC_Scope, 21, /*->29210*/ // 2 children in Scope
/*29189*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29192*/             OPC_EmitMergeInputChains1_0,
/*29193*/             OPC_EmitInteger, MVT::i32, 14, 
/*29196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*29210*/           /*Scope*/ 21, /*->29232*/
/*29211*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29214*/             OPC_EmitMergeInputChains1_0,
/*29215*/             OPC_EmitInteger, MVT::i32, 14, 
/*29218*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29221*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29232*/           0, /*End of Scope*/
/*29233*/         0, /*End of Scope*/
/*29234*/       /*Scope*/ 52, /*->29287*/
/*29235*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*29237*/         OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*29239*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29241*/         OPC_Scope, 21, /*->29264*/ // 2 children in Scope
/*29243*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29246*/           OPC_EmitMergeInputChains1_0,
/*29247*/           OPC_EmitInteger, MVT::i32, 14, 
/*29250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29253*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29264*/         /*Scope*/ 21, /*->29286*/
/*29265*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29268*/           OPC_EmitMergeInputChains1_0,
/*29269*/           OPC_EmitInteger, MVT::i32, 14, 
/*29272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29286*/         0, /*End of Scope*/
/*29287*/       /*Scope*/ 29|128,1/*157*/, /*->29446*/
/*29289*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29291*/         OPC_Scope, 50, /*->29343*/ // 3 children in Scope
/*29293*/           OPC_CheckPredicate, 70, // Predicate_extloadi1
/*29295*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29297*/           OPC_Scope, 21, /*->29320*/ // 2 children in Scope
/*29299*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29302*/             OPC_EmitMergeInputChains1_0,
/*29303*/             OPC_EmitInteger, MVT::i32, 14, 
/*29306*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29309*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29320*/           /*Scope*/ 21, /*->29342*/
/*29321*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29324*/             OPC_EmitMergeInputChains1_0,
/*29325*/             OPC_EmitInteger, MVT::i32, 14, 
/*29328*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29331*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29342*/           0, /*End of Scope*/
/*29343*/         /*Scope*/ 50, /*->29394*/
/*29344*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*29346*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29348*/           OPC_Scope, 21, /*->29371*/ // 2 children in Scope
/*29350*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29353*/             OPC_EmitMergeInputChains1_0,
/*29354*/             OPC_EmitInteger, MVT::i32, 14, 
/*29357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29371*/           /*Scope*/ 21, /*->29393*/
/*29372*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29375*/             OPC_EmitMergeInputChains1_0,
/*29376*/             OPC_EmitInteger, MVT::i32, 14, 
/*29379*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29382*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29393*/           0, /*End of Scope*/
/*29394*/         /*Scope*/ 50, /*->29445*/
/*29395*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*29397*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29399*/           OPC_Scope, 21, /*->29422*/ // 2 children in Scope
/*29401*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29404*/             OPC_EmitMergeInputChains1_0,
/*29405*/             OPC_EmitInteger, MVT::i32, 14, 
/*29408*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29411*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29422*/           /*Scope*/ 21, /*->29444*/
/*29423*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29426*/             OPC_EmitMergeInputChains1_0,
/*29427*/             OPC_EmitInteger, MVT::i32, 14, 
/*29430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29444*/           0, /*End of Scope*/
/*29445*/         0, /*End of Scope*/
/*29446*/       /*Scope*/ 106|128,3/*490*/, /*->29938*/
/*29448*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*29450*/         OPC_Scope, 88, /*->29540*/ // 4 children in Scope
/*29452*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*29454*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29456*/           OPC_Scope, 40, /*->29498*/ // 2 children in Scope
/*29458*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29461*/             OPC_EmitMergeInputChains1_0,
/*29462*/             OPC_EmitInteger, MVT::i32, 14, 
/*29465*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29468*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29479*/             OPC_EmitInteger, MVT::i32, 14, 
/*29482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29485*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29495*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*29498*/           /*Scope*/ 40, /*->29539*/
/*29499*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29502*/             OPC_EmitMergeInputChains1_0,
/*29503*/             OPC_EmitInteger, MVT::i32, 14, 
/*29506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29509*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29520*/             OPC_EmitInteger, MVT::i32, 14, 
/*29523*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29526*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29536*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*29539*/           0, /*End of Scope*/
/*29540*/         /*Scope*/ 88, /*->29629*/
/*29541*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*29543*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29545*/           OPC_Scope, 40, /*->29587*/ // 2 children in Scope
/*29547*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29550*/             OPC_EmitMergeInputChains1_0,
/*29551*/             OPC_EmitInteger, MVT::i32, 14, 
/*29554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29557*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29568*/             OPC_EmitInteger, MVT::i32, 14, 
/*29571*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29574*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29584*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*29587*/           /*Scope*/ 40, /*->29628*/
/*29588*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29591*/             OPC_EmitMergeInputChains1_0,
/*29592*/             OPC_EmitInteger, MVT::i32, 14, 
/*29595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29598*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29609*/             OPC_EmitInteger, MVT::i32, 14, 
/*29612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29615*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29625*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*29628*/           0, /*End of Scope*/
/*29629*/         /*Scope*/ 24|128,1/*152*/, /*->29783*/
/*29631*/           OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*29633*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29635*/           OPC_Scope, 72, /*->29709*/ // 2 children in Scope
/*29637*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29640*/             OPC_EmitMergeInputChains1_0,
/*29641*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29644*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29647*/             OPC_EmitInteger, MVT::i32, 14, 
/*29650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29653*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29664*/             OPC_EmitInteger, MVT::i32, 24, 
/*29667*/             OPC_EmitInteger, MVT::i32, 14, 
/*29670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29673*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29685*/             OPC_EmitInteger, MVT::i32, 24, 
/*29688*/             OPC_EmitInteger, MVT::i32, 14, 
/*29691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29694*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29706*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*29709*/           /*Scope*/ 72, /*->29782*/
/*29710*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29713*/             OPC_EmitMergeInputChains1_0,
/*29714*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29717*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29720*/             OPC_EmitInteger, MVT::i32, 14, 
/*29723*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29726*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29737*/             OPC_EmitInteger, MVT::i32, 24, 
/*29740*/             OPC_EmitInteger, MVT::i32, 14, 
/*29743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29746*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29758*/             OPC_EmitInteger, MVT::i32, 24, 
/*29761*/             OPC_EmitInteger, MVT::i32, 14, 
/*29764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29767*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29779*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*29782*/           0, /*End of Scope*/
/*29783*/         /*Scope*/ 24|128,1/*152*/, /*->29937*/
/*29785*/           OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*29787*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29789*/           OPC_Scope, 72, /*->29863*/ // 2 children in Scope
/*29791*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29794*/             OPC_EmitMergeInputChains1_0,
/*29795*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29798*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29801*/             OPC_EmitInteger, MVT::i32, 14, 
/*29804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29807*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29818*/             OPC_EmitInteger, MVT::i32, 16, 
/*29821*/             OPC_EmitInteger, MVT::i32, 14, 
/*29824*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29827*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29839*/             OPC_EmitInteger, MVT::i32, 16, 
/*29842*/             OPC_EmitInteger, MVT::i32, 14, 
/*29845*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29848*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29860*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*29863*/           /*Scope*/ 72, /*->29936*/
/*29864*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29867*/             OPC_EmitMergeInputChains1_0,
/*29868*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29871*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29874*/             OPC_EmitInteger, MVT::i32, 14, 
/*29877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29880*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29891*/             OPC_EmitInteger, MVT::i32, 16, 
/*29894*/             OPC_EmitInteger, MVT::i32, 14, 
/*29897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29900*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29912*/             OPC_EmitInteger, MVT::i32, 16, 
/*29915*/             OPC_EmitInteger, MVT::i32, 14, 
/*29918*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29921*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29933*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*29936*/           0, /*End of Scope*/
/*29937*/         0, /*End of Scope*/
/*29938*/       0, /*End of Scope*/
/*29939*/     /*Scope*/ 32|128,2/*288*/, /*->30229*/
/*29941*/       OPC_MoveChild, 1,
/*29943*/       OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::WrapperPIC),// ->29972
/*29947*/         OPC_RecordChild0, // #1 = $addr
/*29948*/         OPC_MoveChild, 0,
/*29950*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*29953*/         OPC_MoveParent,
/*29954*/         OPC_MoveParent,
/*29955*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*29957*/         OPC_CheckPredicate, 59, // Predicate_load
/*29959*/         OPC_CheckType, MVT::i32,
/*29961*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*29963*/         OPC_EmitMergeInputChains1_0,
/*29964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*29972*/       /*SwitchOpcode*/ 124|128,1/*252*/, TARGET_VAL(ARMISD::Wrapper),// ->30228
/*29976*/         OPC_RecordChild0, // #1 = $addr
/*29977*/         OPC_MoveChild, 0,
/*29979*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29982*/         OPC_MoveParent,
/*29983*/         OPC_MoveParent,
/*29984*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*29986*/         OPC_CheckType, MVT::i32,
/*29988*/         OPC_Scope, 44, /*->30034*/ // 5 children in Scope
/*29990*/           OPC_CheckPredicate, 59, // Predicate_load
/*29992*/           OPC_Scope, 19, /*->30013*/ // 2 children in Scope
/*29994*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29996*/             OPC_EmitMergeInputChains1_0,
/*29997*/             OPC_EmitInteger, MVT::i32, 14, 
/*30000*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30003*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*30013*/           /*Scope*/ 19, /*->30033*/
/*30014*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30016*/             OPC_EmitMergeInputChains1_0,
/*30017*/             OPC_EmitInteger, MVT::i32, 14, 
/*30020*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30023*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*30033*/           0, /*End of Scope*/
/*30034*/         /*Scope*/ 48, /*->30083*/
/*30035*/           OPC_CheckPredicate, 63, // Predicate_zextload
/*30037*/           OPC_Scope, 21, /*->30060*/ // 2 children in Scope
/*30039*/             OPC_CheckPredicate, 64, // Predicate_zextloadi16
/*30041*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30043*/             OPC_EmitMergeInputChains1_0,
/*30044*/             OPC_EmitInteger, MVT::i32, 14, 
/*30047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30060*/           /*Scope*/ 21, /*->30082*/
/*30061*/             OPC_CheckPredicate, 65, // Predicate_zextloadi8
/*30063*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30065*/             OPC_EmitMergeInputChains1_0,
/*30066*/             OPC_EmitInteger, MVT::i32, 14, 
/*30069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30082*/           0, /*End of Scope*/
/*30083*/         /*Scope*/ 48, /*->30132*/
/*30084*/           OPC_CheckPredicate, 66, // Predicate_sextload
/*30086*/           OPC_Scope, 21, /*->30109*/ // 2 children in Scope
/*30088*/             OPC_CheckPredicate, 67, // Predicate_sextloadi16
/*30090*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30092*/             OPC_EmitMergeInputChains1_0,
/*30093*/             OPC_EmitInteger, MVT::i32, 14, 
/*30096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30099*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                      // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*30109*/           /*Scope*/ 21, /*->30131*/
/*30110*/             OPC_CheckPredicate, 68, // Predicate_sextloadi8
/*30112*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30114*/             OPC_EmitMergeInputChains1_0,
/*30115*/             OPC_EmitInteger, MVT::i32, 14, 
/*30118*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30121*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                      // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*30131*/           0, /*End of Scope*/
/*30132*/         /*Scope*/ 23, /*->30156*/
/*30133*/           OPC_CheckPredicate, 63, // Predicate_zextload
/*30135*/           OPC_CheckPredicate, 69, // Predicate_zextloadi1
/*30137*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30139*/           OPC_EmitMergeInputChains1_0,
/*30140*/           OPC_EmitInteger, MVT::i32, 14, 
/*30143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30156*/         /*Scope*/ 70, /*->30227*/
/*30157*/           OPC_CheckPredicate, 32, // Predicate_extload
/*30159*/           OPC_Scope, 21, /*->30182*/ // 3 children in Scope
/*30161*/             OPC_CheckPredicate, 70, // Predicate_extloadi1
/*30163*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30165*/             OPC_EmitMergeInputChains1_0,
/*30166*/             OPC_EmitInteger, MVT::i32, 14, 
/*30169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30172*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30182*/           /*Scope*/ 21, /*->30204*/
/*30183*/             OPC_CheckPredicate, 71, // Predicate_extloadi8
/*30185*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30187*/             OPC_EmitMergeInputChains1_0,
/*30188*/             OPC_EmitInteger, MVT::i32, 14, 
/*30191*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30194*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30204*/           /*Scope*/ 21, /*->30226*/
/*30205*/             OPC_CheckPredicate, 33, // Predicate_extloadi16
/*30207*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30209*/             OPC_EmitMergeInputChains1_0,
/*30210*/             OPC_EmitInteger, MVT::i32, 14, 
/*30213*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30216*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30226*/           0, /*End of Scope*/
/*30227*/         0, /*End of Scope*/
/*30228*/       0, // EndSwitchOpcode
/*30229*/     /*Scope*/ 95|128,32/*4191*/, /*->34422*/
/*30231*/       OPC_RecordChild1, // #1 = $addr
/*30232*/       OPC_CheckChild1Type, MVT::i32,
/*30234*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*30236*/       OPC_Scope, 12|128,1/*140*/, /*->30379*/ // 47 children in Scope
/*30239*/         OPC_CheckPredicate, 59, // Predicate_load
/*30241*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->30353
/*30244*/           OPC_Scope, 25, /*->30271*/ // 2 children in Scope
/*30246*/             OPC_CheckPredicate, 72, // Predicate_alignedload32
/*30248*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*30250*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30253*/             OPC_EmitMergeInputChains1_0,
/*30254*/             OPC_EmitInteger, MVT::i32, 14, 
/*30257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30260*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*30271*/           /*Scope*/ 80, /*->30352*/
/*30272*/             OPC_Scope, 25, /*->30299*/ // 3 children in Scope
/*30274*/               OPC_CheckPredicate, 73, // Predicate_hword_alignedload
/*30276*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30278*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30281*/               OPC_EmitMergeInputChains1_0,
/*30282*/               OPC_EmitInteger, MVT::i32, 14, 
/*30285*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30288*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*30299*/             /*Scope*/ 25, /*->30325*/
/*30300*/               OPC_CheckPredicate, 74, // Predicate_byte_alignedload
/*30302*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30304*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30307*/               OPC_EmitMergeInputChains1_0,
/*30308*/               OPC_EmitInteger, MVT::i32, 14, 
/*30311*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30314*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*30325*/             /*Scope*/ 25, /*->30351*/
/*30326*/               OPC_CheckPredicate, 75, // Predicate_non_word_alignedload
/*30328*/               OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30330*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30333*/               OPC_EmitMergeInputChains1_0,
/*30334*/               OPC_EmitInteger, MVT::i32, 14, 
/*30337*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30340*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*30351*/             0, /*End of Scope*/
/*30352*/           0, /*End of Scope*/
/*30353*/         /*SwitchType*/ 23, MVT::f32,// ->30378
/*30355*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*30357*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30360*/           OPC_EmitMergeInputChains1_0,
/*30361*/           OPC_EmitInteger, MVT::i32, 14, 
/*30364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*30378*/         0, // EndSwitchType
/*30379*/       /*Scope*/ 46, /*->30426*/
/*30380*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30382*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*30384*/         OPC_CheckType, MVT::v8i16,
/*30386*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30389*/         OPC_EmitMergeInputChains1_0,
/*30390*/         OPC_EmitInteger, MVT::i32, 14, 
/*30393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30396*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30407*/         OPC_EmitInteger, MVT::i32, 14, 
/*30410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30413*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30423*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30426*/       /*Scope*/ 46, /*->30473*/
/*30427*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*30429*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*30431*/         OPC_CheckType, MVT::v8i16,
/*30433*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30436*/         OPC_EmitMergeInputChains1_0,
/*30437*/         OPC_EmitInteger, MVT::i32, 14, 
/*30440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30443*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30454*/         OPC_EmitInteger, MVT::i32, 14, 
/*30457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30460*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30470*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30473*/       /*Scope*/ 46, /*->30520*/
/*30474*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*30476*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*30478*/         OPC_CheckType, MVT::v8i16,
/*30480*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30483*/         OPC_EmitMergeInputChains1_0,
/*30484*/         OPC_EmitInteger, MVT::i32, 14, 
/*30487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30490*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30501*/         OPC_EmitInteger, MVT::i32, 14, 
/*30504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30507*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30517*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30520*/       /*Scope*/ 46, /*->30567*/
/*30521*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30523*/         OPC_CheckPredicate, 79, // Predicate_extloadvi16
/*30525*/         OPC_CheckType, MVT::v4i32,
/*30527*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30530*/         OPC_EmitMergeInputChains1_0,
/*30531*/         OPC_EmitInteger, MVT::i32, 14, 
/*30534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30537*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30548*/         OPC_EmitInteger, MVT::i32, 14, 
/*30551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30554*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30564*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30567*/       /*Scope*/ 46, /*->30614*/
/*30568*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*30570*/         OPC_CheckPredicate, 80, // Predicate_zextloadvi16
/*30572*/         OPC_CheckType, MVT::v4i32,
/*30574*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30577*/         OPC_EmitMergeInputChains1_0,
/*30578*/         OPC_EmitInteger, MVT::i32, 14, 
/*30581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30584*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30595*/         OPC_EmitInteger, MVT::i32, 14, 
/*30598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30601*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30611*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30614*/       /*Scope*/ 46, /*->30661*/
/*30615*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*30617*/         OPC_CheckPredicate, 81, // Predicate_sextloadvi16
/*30619*/         OPC_CheckType, MVT::v4i32,
/*30621*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30624*/         OPC_EmitMergeInputChains1_0,
/*30625*/         OPC_EmitInteger, MVT::i32, 14, 
/*30628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30631*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30642*/         OPC_EmitInteger, MVT::i32, 14, 
/*30645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30648*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30658*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30661*/       /*Scope*/ 46, /*->30708*/
/*30662*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30664*/         OPC_CheckPredicate, 82, // Predicate_extloadvi32
/*30666*/         OPC_CheckType, MVT::v2i64,
/*30668*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30671*/         OPC_EmitMergeInputChains1_0,
/*30672*/         OPC_EmitInteger, MVT::i32, 14, 
/*30675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30678*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30689*/         OPC_EmitInteger, MVT::i32, 14, 
/*30692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30695*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30705*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30708*/       /*Scope*/ 46, /*->30755*/
/*30709*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*30711*/         OPC_CheckPredicate, 83, // Predicate_zextloadvi32
/*30713*/         OPC_CheckType, MVT::v2i64,
/*30715*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30718*/         OPC_EmitMergeInputChains1_0,
/*30719*/         OPC_EmitInteger, MVT::i32, 14, 
/*30722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30725*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30736*/         OPC_EmitInteger, MVT::i32, 14, 
/*30739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30742*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30752*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30755*/       /*Scope*/ 46, /*->30802*/
/*30756*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*30758*/         OPC_CheckPredicate, 84, // Predicate_sextloadvi32
/*30760*/         OPC_CheckType, MVT::v2i64,
/*30762*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30765*/         OPC_EmitMergeInputChains1_0,
/*30766*/         OPC_EmitInteger, MVT::i32, 14, 
/*30769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30772*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30783*/         OPC_EmitInteger, MVT::i32, 14, 
/*30786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30789*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30799*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30802*/       /*Scope*/ 69, /*->30872*/
/*30803*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30805*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*30807*/         OPC_CheckType, MVT::v4i16,
/*30809*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30811*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30814*/         OPC_EmitMergeInputChains1_0,
/*30815*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30822*/         OPC_EmitInteger, MVT::i32, 0, 
/*30825*/         OPC_EmitInteger, MVT::i32, 14, 
/*30828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30831*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30844*/         OPC_EmitInteger, MVT::i32, 14, 
/*30847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30850*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30860*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30863*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30872*/       /*Scope*/ 69, /*->30942*/
/*30873*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*30875*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*30877*/         OPC_CheckType, MVT::v4i16,
/*30879*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30881*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30884*/         OPC_EmitMergeInputChains1_0,
/*30885*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30892*/         OPC_EmitInteger, MVT::i32, 0, 
/*30895*/         OPC_EmitInteger, MVT::i32, 14, 
/*30898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30901*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30914*/         OPC_EmitInteger, MVT::i32, 14, 
/*30917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30920*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30930*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30933*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30942*/       /*Scope*/ 69, /*->31012*/
/*30943*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*30945*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*30947*/         OPC_CheckType, MVT::v4i16,
/*30949*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30951*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30954*/         OPC_EmitMergeInputChains1_0,
/*30955*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30962*/         OPC_EmitInteger, MVT::i32, 0, 
/*30965*/         OPC_EmitInteger, MVT::i32, 14, 
/*30968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30971*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30984*/         OPC_EmitInteger, MVT::i32, 14, 
/*30987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30990*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31000*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31003*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31012*/       /*Scope*/ 69, /*->31082*/
/*31013*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31015*/         OPC_CheckPredicate, 79, // Predicate_extloadvi16
/*31017*/         OPC_CheckType, MVT::v2i32,
/*31019*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31021*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31024*/         OPC_EmitMergeInputChains1_0,
/*31025*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31032*/         OPC_EmitInteger, MVT::i32, 0, 
/*31035*/         OPC_EmitInteger, MVT::i32, 14, 
/*31038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31041*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31054*/         OPC_EmitInteger, MVT::i32, 14, 
/*31057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31060*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31070*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31073*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31082*/       /*Scope*/ 69, /*->31152*/
/*31083*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*31085*/         OPC_CheckPredicate, 80, // Predicate_zextloadvi16
/*31087*/         OPC_CheckType, MVT::v2i32,
/*31089*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31091*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31094*/         OPC_EmitMergeInputChains1_0,
/*31095*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31102*/         OPC_EmitInteger, MVT::i32, 0, 
/*31105*/         OPC_EmitInteger, MVT::i32, 14, 
/*31108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31111*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31124*/         OPC_EmitInteger, MVT::i32, 14, 
/*31127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31130*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31140*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31143*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31152*/       /*Scope*/ 69, /*->31222*/
/*31153*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*31155*/         OPC_CheckPredicate, 81, // Predicate_sextloadvi16
/*31157*/         OPC_CheckType, MVT::v2i32,
/*31159*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31161*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31164*/         OPC_EmitMergeInputChains1_0,
/*31165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31172*/         OPC_EmitInteger, MVT::i32, 0, 
/*31175*/         OPC_EmitInteger, MVT::i32, 14, 
/*31178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31181*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31194*/         OPC_EmitInteger, MVT::i32, 14, 
/*31197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31200*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31210*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31213*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31222*/       /*Scope*/ 88, /*->31311*/
/*31223*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31225*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*31227*/         OPC_CheckType, MVT::v4i32,
/*31229*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31231*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31234*/         OPC_EmitMergeInputChains1_0,
/*31235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31242*/         OPC_EmitInteger, MVT::i32, 0, 
/*31245*/         OPC_EmitInteger, MVT::i32, 14, 
/*31248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31251*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31264*/         OPC_EmitInteger, MVT::i32, 14, 
/*31267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31270*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31280*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31283*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31292*/         OPC_EmitInteger, MVT::i32, 14, 
/*31295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31298*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31308*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31311*/       /*Scope*/ 88, /*->31400*/
/*31312*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*31314*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*31316*/         OPC_CheckType, MVT::v4i32,
/*31318*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31320*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31323*/         OPC_EmitMergeInputChains1_0,
/*31324*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31331*/         OPC_EmitInteger, MVT::i32, 0, 
/*31334*/         OPC_EmitInteger, MVT::i32, 14, 
/*31337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31340*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31353*/         OPC_EmitInteger, MVT::i32, 14, 
/*31356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31359*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31369*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31372*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31381*/         OPC_EmitInteger, MVT::i32, 14, 
/*31384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31387*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31397*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31400*/       /*Scope*/ 88, /*->31489*/
/*31401*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*31403*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*31405*/         OPC_CheckType, MVT::v4i32,
/*31407*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31409*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31412*/         OPC_EmitMergeInputChains1_0,
/*31413*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31420*/         OPC_EmitInteger, MVT::i32, 0, 
/*31423*/         OPC_EmitInteger, MVT::i32, 14, 
/*31426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31429*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31442*/         OPC_EmitInteger, MVT::i32, 14, 
/*31445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31448*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31458*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31461*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31470*/         OPC_EmitInteger, MVT::i32, 14, 
/*31473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31476*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31486*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31489*/       /*Scope*/ 88, /*->31578*/
/*31490*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31492*/         OPC_CheckPredicate, 79, // Predicate_extloadvi16
/*31494*/         OPC_CheckType, MVT::v2i64,
/*31496*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31498*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31501*/         OPC_EmitMergeInputChains1_0,
/*31502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31509*/         OPC_EmitInteger, MVT::i32, 0, 
/*31512*/         OPC_EmitInteger, MVT::i32, 14, 
/*31515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31518*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31531*/         OPC_EmitInteger, MVT::i32, 14, 
/*31534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31537*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31547*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31550*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31559*/         OPC_EmitInteger, MVT::i32, 14, 
/*31562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31565*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31575*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31578*/       /*Scope*/ 88, /*->31667*/
/*31579*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*31581*/         OPC_CheckPredicate, 80, // Predicate_zextloadvi16
/*31583*/         OPC_CheckType, MVT::v2i64,
/*31585*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31587*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31590*/         OPC_EmitMergeInputChains1_0,
/*31591*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31598*/         OPC_EmitInteger, MVT::i32, 0, 
/*31601*/         OPC_EmitInteger, MVT::i32, 14, 
/*31604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31607*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31620*/         OPC_EmitInteger, MVT::i32, 14, 
/*31623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31626*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31636*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31639*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31648*/         OPC_EmitInteger, MVT::i32, 14, 
/*31651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31654*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31664*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31667*/       /*Scope*/ 88, /*->31756*/
/*31668*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*31670*/         OPC_CheckPredicate, 81, // Predicate_sextloadvi16
/*31672*/         OPC_CheckType, MVT::v2i64,
/*31674*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31676*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31679*/         OPC_EmitMergeInputChains1_0,
/*31680*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31687*/         OPC_EmitInteger, MVT::i32, 0, 
/*31690*/         OPC_EmitInteger, MVT::i32, 14, 
/*31693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31696*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31709*/         OPC_EmitInteger, MVT::i32, 14, 
/*31712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31715*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31725*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31728*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31737*/         OPC_EmitInteger, MVT::i32, 14, 
/*31740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31743*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31753*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31756*/       /*Scope*/ 85, /*->31842*/
/*31757*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31759*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*31761*/         OPC_CheckType, MVT::v4i16,
/*31763*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31765*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31768*/         OPC_EmitMergeInputChains1_0,
/*31769*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31776*/         OPC_EmitInteger, MVT::i32, 0, 
/*31779*/         OPC_EmitInteger, MVT::i32, 14, 
/*31782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31785*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31798*/         OPC_EmitInteger, MVT::i32, 14, 
/*31801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31804*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31814*/         OPC_EmitInteger, MVT::i32, 14, 
/*31817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31820*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31830*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31833*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*31842*/       /*Scope*/ 85, /*->31928*/
/*31843*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*31845*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*31847*/         OPC_CheckType, MVT::v4i16,
/*31849*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31851*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31854*/         OPC_EmitMergeInputChains1_0,
/*31855*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31862*/         OPC_EmitInteger, MVT::i32, 0, 
/*31865*/         OPC_EmitInteger, MVT::i32, 14, 
/*31868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31871*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31884*/         OPC_EmitInteger, MVT::i32, 14, 
/*31887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31890*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31900*/         OPC_EmitInteger, MVT::i32, 14, 
/*31903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31906*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31916*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31919*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*31928*/       /*Scope*/ 85, /*->32014*/
/*31929*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*31931*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*31933*/         OPC_CheckType, MVT::v4i16,
/*31935*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31937*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31940*/         OPC_EmitMergeInputChains1_0,
/*31941*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31948*/         OPC_EmitInteger, MVT::i32, 0, 
/*31951*/         OPC_EmitInteger, MVT::i32, 14, 
/*31954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31957*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31970*/         OPC_EmitInteger, MVT::i32, 14, 
/*31973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31976*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31986*/         OPC_EmitInteger, MVT::i32, 14, 
/*31989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31992*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32002*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32005*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32014*/       /*Scope*/ 85, /*->32100*/
/*32015*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32017*/         OPC_CheckPredicate, 79, // Predicate_extloadvi16
/*32019*/         OPC_CheckType, MVT::v2i32,
/*32021*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32023*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32026*/         OPC_EmitMergeInputChains1_0,
/*32027*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32034*/         OPC_EmitInteger, MVT::i32, 0, 
/*32037*/         OPC_EmitInteger, MVT::i32, 14, 
/*32040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32043*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32056*/         OPC_EmitInteger, MVT::i32, 14, 
/*32059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32062*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32072*/         OPC_EmitInteger, MVT::i32, 14, 
/*32075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32078*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32088*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32091*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32100*/       /*Scope*/ 85, /*->32186*/
/*32101*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*32103*/         OPC_CheckPredicate, 80, // Predicate_zextloadvi16
/*32105*/         OPC_CheckType, MVT::v2i32,
/*32107*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32109*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32112*/         OPC_EmitMergeInputChains1_0,
/*32113*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32120*/         OPC_EmitInteger, MVT::i32, 0, 
/*32123*/         OPC_EmitInteger, MVT::i32, 14, 
/*32126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32129*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32142*/         OPC_EmitInteger, MVT::i32, 14, 
/*32145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32148*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32158*/         OPC_EmitInteger, MVT::i32, 14, 
/*32161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32164*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32174*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32177*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32186*/       /*Scope*/ 85, /*->32272*/
/*32187*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*32189*/         OPC_CheckPredicate, 81, // Predicate_sextloadvi16
/*32191*/         OPC_CheckType, MVT::v2i32,
/*32193*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32195*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32198*/         OPC_EmitMergeInputChains1_0,
/*32199*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32206*/         OPC_EmitInteger, MVT::i32, 0, 
/*32209*/         OPC_EmitInteger, MVT::i32, 14, 
/*32212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32215*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32228*/         OPC_EmitInteger, MVT::i32, 14, 
/*32231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32234*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32244*/         OPC_EmitInteger, MVT::i32, 14, 
/*32247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32250*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32260*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32263*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32272*/       /*Scope*/ 97, /*->32370*/
/*32273*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32275*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*32277*/         OPC_CheckType, MVT::v2i32,
/*32279*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32281*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32284*/         OPC_EmitMergeInputChains1_0,
/*32285*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32292*/         OPC_EmitInteger, MVT::i32, 0, 
/*32295*/         OPC_EmitInteger, MVT::i32, 14, 
/*32298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32301*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32314*/         OPC_EmitInteger, MVT::i32, 14, 
/*32317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32320*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32330*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32333*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32342*/         OPC_EmitInteger, MVT::i32, 14, 
/*32345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32348*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32358*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32361*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32370*/       /*Scope*/ 97, /*->32468*/
/*32371*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*32373*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*32375*/         OPC_CheckType, MVT::v2i32,
/*32377*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32379*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32382*/         OPC_EmitMergeInputChains1_0,
/*32383*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32390*/         OPC_EmitInteger, MVT::i32, 0, 
/*32393*/         OPC_EmitInteger, MVT::i32, 14, 
/*32396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32399*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32412*/         OPC_EmitInteger, MVT::i32, 14, 
/*32415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32418*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32428*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32431*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32440*/         OPC_EmitInteger, MVT::i32, 14, 
/*32443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32446*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32456*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32459*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32468*/       /*Scope*/ 97, /*->32566*/
/*32469*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*32471*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*32473*/         OPC_CheckType, MVT::v2i32,
/*32475*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32477*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32480*/         OPC_EmitMergeInputChains1_0,
/*32481*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32488*/         OPC_EmitInteger, MVT::i32, 0, 
/*32491*/         OPC_EmitInteger, MVT::i32, 14, 
/*32494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32497*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32510*/         OPC_EmitInteger, MVT::i32, 14, 
/*32513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32516*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32526*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32529*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32538*/         OPC_EmitInteger, MVT::i32, 14, 
/*32541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32544*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32554*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32557*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32566*/       /*Scope*/ 104, /*->32671*/
/*32567*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32569*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*32571*/         OPC_CheckType, MVT::v4i32,
/*32573*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32575*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32578*/         OPC_EmitMergeInputChains1_0,
/*32579*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32586*/         OPC_EmitInteger, MVT::i32, 0, 
/*32589*/         OPC_EmitInteger, MVT::i32, 14, 
/*32592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32595*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32608*/         OPC_EmitInteger, MVT::i32, 14, 
/*32611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32614*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32624*/         OPC_EmitInteger, MVT::i32, 14, 
/*32627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32630*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32640*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32643*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32652*/         OPC_EmitInteger, MVT::i32, 14, 
/*32655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32658*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32668*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*32671*/       /*Scope*/ 104, /*->32776*/
/*32672*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*32674*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*32676*/         OPC_CheckType, MVT::v4i32,
/*32678*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32680*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32683*/         OPC_EmitMergeInputChains1_0,
/*32684*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32691*/         OPC_EmitInteger, MVT::i32, 0, 
/*32694*/         OPC_EmitInteger, MVT::i32, 14, 
/*32697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32700*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32713*/         OPC_EmitInteger, MVT::i32, 14, 
/*32716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32719*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32729*/         OPC_EmitInteger, MVT::i32, 14, 
/*32732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32735*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32745*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32748*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32757*/         OPC_EmitInteger, MVT::i32, 14, 
/*32760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32763*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32773*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*32776*/       /*Scope*/ 104, /*->32881*/
/*32777*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*32779*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*32781*/         OPC_CheckType, MVT::v4i32,
/*32783*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32785*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32788*/         OPC_EmitMergeInputChains1_0,
/*32789*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32796*/         OPC_EmitInteger, MVT::i32, 0, 
/*32799*/         OPC_EmitInteger, MVT::i32, 14, 
/*32802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32805*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32818*/         OPC_EmitInteger, MVT::i32, 14, 
/*32821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32824*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32834*/         OPC_EmitInteger, MVT::i32, 14, 
/*32837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32840*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32850*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32853*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32862*/         OPC_EmitInteger, MVT::i32, 14, 
/*32865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32868*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32878*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*32881*/       /*Scope*/ 104, /*->32986*/
/*32882*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32884*/         OPC_CheckPredicate, 79, // Predicate_extloadvi16
/*32886*/         OPC_CheckType, MVT::v2i64,
/*32888*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32890*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32893*/         OPC_EmitMergeInputChains1_0,
/*32894*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32901*/         OPC_EmitInteger, MVT::i32, 0, 
/*32904*/         OPC_EmitInteger, MVT::i32, 14, 
/*32907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32910*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32923*/         OPC_EmitInteger, MVT::i32, 14, 
/*32926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32929*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32939*/         OPC_EmitInteger, MVT::i32, 14, 
/*32942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32945*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32955*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32958*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32967*/         OPC_EmitInteger, MVT::i32, 14, 
/*32970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32973*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32983*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*32986*/       /*Scope*/ 104, /*->33091*/
/*32987*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*32989*/         OPC_CheckPredicate, 80, // Predicate_zextloadvi16
/*32991*/         OPC_CheckType, MVT::v2i64,
/*32993*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32995*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32998*/         OPC_EmitMergeInputChains1_0,
/*32999*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33006*/         OPC_EmitInteger, MVT::i32, 0, 
/*33009*/         OPC_EmitInteger, MVT::i32, 14, 
/*33012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33015*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33028*/         OPC_EmitInteger, MVT::i32, 14, 
/*33031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33034*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33044*/         OPC_EmitInteger, MVT::i32, 14, 
/*33047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33050*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33060*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33063*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33072*/         OPC_EmitInteger, MVT::i32, 14, 
/*33075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33078*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33088*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33091*/       /*Scope*/ 104, /*->33196*/
/*33092*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*33094*/         OPC_CheckPredicate, 81, // Predicate_sextloadvi16
/*33096*/         OPC_CheckType, MVT::v2i64,
/*33098*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33100*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33103*/         OPC_EmitMergeInputChains1_0,
/*33104*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33111*/         OPC_EmitInteger, MVT::i32, 0, 
/*33114*/         OPC_EmitInteger, MVT::i32, 14, 
/*33117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33120*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33133*/         OPC_EmitInteger, MVT::i32, 14, 
/*33136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33139*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33149*/         OPC_EmitInteger, MVT::i32, 14, 
/*33152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33155*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33165*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33168*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33177*/         OPC_EmitInteger, MVT::i32, 14, 
/*33180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33183*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33193*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33196*/       /*Scope*/ 113, /*->33310*/
/*33197*/         OPC_CheckPredicate, 32, // Predicate_extload
/*33199*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*33201*/         OPC_CheckType, MVT::v2i32,
/*33203*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33205*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33208*/         OPC_EmitMergeInputChains1_0,
/*33209*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33216*/         OPC_EmitInteger, MVT::i32, 0, 
/*33219*/         OPC_EmitInteger, MVT::i32, 14, 
/*33222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33225*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33238*/         OPC_EmitInteger, MVT::i32, 14, 
/*33241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33244*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33254*/         OPC_EmitInteger, MVT::i32, 14, 
/*33257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33260*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33270*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33273*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33282*/         OPC_EmitInteger, MVT::i32, 14, 
/*33285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33288*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33298*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33301*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33310*/       /*Scope*/ 113, /*->33424*/
/*33311*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*33313*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*33315*/         OPC_CheckType, MVT::v2i32,
/*33317*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33319*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33322*/         OPC_EmitMergeInputChains1_0,
/*33323*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33330*/         OPC_EmitInteger, MVT::i32, 0, 
/*33333*/         OPC_EmitInteger, MVT::i32, 14, 
/*33336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33339*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33352*/         OPC_EmitInteger, MVT::i32, 14, 
/*33355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33358*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33368*/         OPC_EmitInteger, MVT::i32, 14, 
/*33371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33374*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33384*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33387*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33396*/         OPC_EmitInteger, MVT::i32, 14, 
/*33399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33402*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33412*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33415*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33424*/       /*Scope*/ 113, /*->33538*/
/*33425*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*33427*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*33429*/         OPC_CheckType, MVT::v2i32,
/*33431*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33433*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33436*/         OPC_EmitMergeInputChains1_0,
/*33437*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33444*/         OPC_EmitInteger, MVT::i32, 0, 
/*33447*/         OPC_EmitInteger, MVT::i32, 14, 
/*33450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33453*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33466*/         OPC_EmitInteger, MVT::i32, 14, 
/*33469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33472*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33482*/         OPC_EmitInteger, MVT::i32, 14, 
/*33485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33488*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33498*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33501*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33510*/         OPC_EmitInteger, MVT::i32, 14, 
/*33513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33516*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33526*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33529*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33538*/       /*Scope*/ 116, /*->33655*/
/*33539*/         OPC_CheckPredicate, 32, // Predicate_extload
/*33541*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*33543*/         OPC_CheckType, MVT::v2i64,
/*33545*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*33547*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33550*/         OPC_EmitMergeInputChains1_0,
/*33551*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33558*/         OPC_EmitInteger, MVT::i32, 0, 
/*33561*/         OPC_EmitInteger, MVT::i32, 14, 
/*33564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33567*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33580*/         OPC_EmitInteger, MVT::i32, 14, 
/*33583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33586*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33596*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33599*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*33608*/         OPC_EmitInteger, MVT::i32, 14, 
/*33611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33614*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*33624*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33627*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*33636*/         OPC_EmitInteger, MVT::i32, 14, 
/*33639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33642*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*33652*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*33655*/       /*Scope*/ 116, /*->33772*/
/*33656*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*33658*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*33660*/         OPC_CheckType, MVT::v2i64,
/*33662*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*33664*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33667*/         OPC_EmitMergeInputChains1_0,
/*33668*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33675*/         OPC_EmitInteger, MVT::i32, 0, 
/*33678*/         OPC_EmitInteger, MVT::i32, 14, 
/*33681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33684*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33697*/         OPC_EmitInteger, MVT::i32, 14, 
/*33700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33703*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33713*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33716*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*33725*/         OPC_EmitInteger, MVT::i32, 14, 
/*33728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33731*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*33741*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*33753*/         OPC_EmitInteger, MVT::i32, 14, 
/*33756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33759*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*33769*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*33772*/       /*Scope*/ 116, /*->33889*/
/*33773*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*33775*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*33777*/         OPC_CheckType, MVT::v2i64,
/*33779*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*33781*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33784*/         OPC_EmitMergeInputChains1_0,
/*33785*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33792*/         OPC_EmitInteger, MVT::i32, 0, 
/*33795*/         OPC_EmitInteger, MVT::i32, 14, 
/*33798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33801*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33814*/         OPC_EmitInteger, MVT::i32, 14, 
/*33817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33820*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33830*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33833*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*33842*/         OPC_EmitInteger, MVT::i32, 14, 
/*33845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33848*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*33858*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33861*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*33870*/         OPC_EmitInteger, MVT::i32, 14, 
/*33873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33876*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*33886*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*33889*/       /*Scope*/ 4|128,1/*132*/, /*->34023*/
/*33891*/         OPC_CheckPredicate, 32, // Predicate_extload
/*33893*/         OPC_CheckPredicate, 76, // Predicate_extloadvi8
/*33895*/         OPC_CheckType, MVT::v2i64,
/*33897*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33899*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33902*/         OPC_EmitMergeInputChains1_0,
/*33903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33910*/         OPC_EmitInteger, MVT::i32, 0, 
/*33913*/         OPC_EmitInteger, MVT::i32, 14, 
/*33916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33919*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33932*/         OPC_EmitInteger, MVT::i32, 14, 
/*33935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33938*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33948*/         OPC_EmitInteger, MVT::i32, 14, 
/*33951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33954*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33964*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33967*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33976*/         OPC_EmitInteger, MVT::i32, 14, 
/*33979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33982*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33992*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34004*/         OPC_EmitInteger, MVT::i32, 14, 
/*34007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34010*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34020*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34023*/       /*Scope*/ 4|128,1/*132*/, /*->34157*/
/*34025*/         OPC_CheckPredicate, 63, // Predicate_zextload
/*34027*/         OPC_CheckPredicate, 77, // Predicate_zextloadvi8
/*34029*/         OPC_CheckType, MVT::v2i64,
/*34031*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*34033*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34036*/         OPC_EmitMergeInputChains1_0,
/*34037*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34044*/         OPC_EmitInteger, MVT::i32, 0, 
/*34047*/         OPC_EmitInteger, MVT::i32, 14, 
/*34050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34053*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34066*/         OPC_EmitInteger, MVT::i32, 14, 
/*34069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34072*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34082*/         OPC_EmitInteger, MVT::i32, 14, 
/*34085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34088*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*34098*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34101*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*34110*/         OPC_EmitInteger, MVT::i32, 14, 
/*34113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34116*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*34126*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34129*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34138*/         OPC_EmitInteger, MVT::i32, 14, 
/*34141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34144*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34154*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34157*/       /*Scope*/ 4|128,1/*132*/, /*->34291*/
/*34159*/         OPC_CheckPredicate, 66, // Predicate_sextload
/*34161*/         OPC_CheckPredicate, 78, // Predicate_sextloadvi8
/*34163*/         OPC_CheckType, MVT::v2i64,
/*34165*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*34167*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34170*/         OPC_EmitMergeInputChains1_0,
/*34171*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34178*/         OPC_EmitInteger, MVT::i32, 0, 
/*34181*/         OPC_EmitInteger, MVT::i32, 14, 
/*34184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34187*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34200*/         OPC_EmitInteger, MVT::i32, 14, 
/*34203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34206*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34216*/         OPC_EmitInteger, MVT::i32, 14, 
/*34219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34222*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*34232*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*34244*/         OPC_EmitInteger, MVT::i32, 14, 
/*34247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34250*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*34260*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34263*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34272*/         OPC_EmitInteger, MVT::i32, 14, 
/*34275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34278*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34288*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34291*/       /*Scope*/ 0|128,1/*128*/, /*->34421*/
/*34293*/         OPC_CheckPredicate, 59, // Predicate_load
/*34295*/         OPC_CheckType, MVT::v2f64,
/*34297*/         OPC_Scope, 23, /*->34322*/ // 5 children in Scope
/*34299*/           OPC_CheckPredicate, 85, // Predicate_dword_alignedload
/*34301*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34304*/           OPC_EmitMergeInputChains1_0,
/*34305*/           OPC_EmitInteger, MVT::i32, 14, 
/*34308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*34322*/         /*Scope*/ 25, /*->34348*/
/*34323*/           OPC_CheckPredicate, 86, // Predicate_word_alignedload
/*34325*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34327*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34330*/           OPC_EmitMergeInputChains1_0,
/*34331*/           OPC_EmitInteger, MVT::i32, 14, 
/*34334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34337*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*34348*/         /*Scope*/ 25, /*->34374*/
/*34349*/           OPC_CheckPredicate, 73, // Predicate_hword_alignedload
/*34351*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34353*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34356*/           OPC_EmitMergeInputChains1_0,
/*34357*/           OPC_EmitInteger, MVT::i32, 14, 
/*34360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*34374*/         /*Scope*/ 25, /*->34400*/
/*34375*/           OPC_CheckPredicate, 74, // Predicate_byte_alignedload
/*34377*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34379*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34382*/           OPC_EmitMergeInputChains1_0,
/*34383*/           OPC_EmitInteger, MVT::i32, 14, 
/*34386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34389*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*34400*/         /*Scope*/ 19, /*->34420*/
/*34401*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*34403*/           OPC_EmitMergeInputChains1_0,
/*34404*/           OPC_EmitInteger, MVT::i32, 14, 
/*34407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34420*/         0, /*End of Scope*/
/*34421*/       0, /*End of Scope*/
/*34422*/     0, /*End of Scope*/
/*34423*/   /*SwitchOpcode*/ 13|128,9/*1165*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->35592
/*34427*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*34428*/     OPC_Scope, 58|128,2/*314*/, /*->34745*/ // 6 children in Scope
/*34431*/       OPC_CheckChild1Integer, 100|128,2/*356*/, 
/*34434*/       OPC_Scope, 14|128,1/*142*/, /*->34579*/ // 2 children in Scope
/*34437*/         OPC_MoveChild, 2,
/*34439*/         OPC_Scope, 33, /*->34474*/ // 4 children in Scope
/*34441*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34444*/           OPC_RecordChild0, // #1 = $Rt
/*34445*/           OPC_MoveParent,
/*34446*/           OPC_RecordChild3, // #2 = $addr
/*34447*/           OPC_CheckChild3Type, MVT::i32,
/*34449*/           OPC_CheckPredicate, 87, // Predicate_strex_1
/*34451*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34453*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34456*/           OPC_EmitMergeInputChains1_0,
/*34457*/           OPC_EmitInteger, MVT::i32, 14, 
/*34460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34474*/         /*Scope*/ 34, /*->34509*/
/*34475*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34479*/           OPC_RecordChild0, // #1 = $Rt
/*34480*/           OPC_MoveParent,
/*34481*/           OPC_RecordChild3, // #2 = $addr
/*34482*/           OPC_CheckChild3Type, MVT::i32,
/*34484*/           OPC_CheckPredicate, 88, // Predicate_strex_2
/*34486*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34488*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34491*/           OPC_EmitMergeInputChains1_0,
/*34492*/           OPC_EmitInteger, MVT::i32, 14, 
/*34495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34498*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34509*/         /*Scope*/ 33, /*->34543*/
/*34510*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34513*/           OPC_RecordChild0, // #1 = $Rt
/*34514*/           OPC_MoveParent,
/*34515*/           OPC_RecordChild3, // #2 = $addr
/*34516*/           OPC_CheckChild3Type, MVT::i32,
/*34518*/           OPC_CheckPredicate, 87, // Predicate_strex_1
/*34520*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34522*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34525*/           OPC_EmitMergeInputChains1_0,
/*34526*/           OPC_EmitInteger, MVT::i32, 14, 
/*34529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34543*/         /*Scope*/ 34, /*->34578*/
/*34544*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34548*/           OPC_RecordChild0, // #1 = $Rt
/*34549*/           OPC_MoveParent,
/*34550*/           OPC_RecordChild3, // #2 = $addr
/*34551*/           OPC_CheckChild3Type, MVT::i32,
/*34553*/           OPC_CheckPredicate, 88, // Predicate_strex_2
/*34555*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34557*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34560*/           OPC_EmitMergeInputChains1_0,
/*34561*/           OPC_EmitInteger, MVT::i32, 14, 
/*34564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34567*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34578*/         0, /*End of Scope*/
/*34579*/       /*Scope*/ 35|128,1/*163*/, /*->34744*/
/*34581*/         OPC_RecordChild2, // #1 = $Rt
/*34582*/         OPC_RecordChild3, // #2 = $addr
/*34583*/         OPC_CheckChild3Type, MVT::i32,
/*34585*/         OPC_Scope, 26, /*->34613*/ // 6 children in Scope
/*34587*/           OPC_CheckPredicate, 89, // Predicate_strex_4
/*34589*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34591*/           OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*34594*/           OPC_EmitMergeInputChains1_0,
/*34595*/           OPC_EmitInteger, MVT::i32, 14, 
/*34598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*34613*/         /*Scope*/ 25, /*->34639*/
/*34614*/           OPC_CheckPredicate, 87, // Predicate_strex_1
/*34616*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34618*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34621*/           OPC_EmitMergeInputChains1_0,
/*34622*/           OPC_EmitInteger, MVT::i32, 14, 
/*34625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34628*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34639*/         /*Scope*/ 25, /*->34665*/
/*34640*/           OPC_CheckPredicate, 88, // Predicate_strex_2
/*34642*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34644*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34647*/           OPC_EmitMergeInputChains1_0,
/*34648*/           OPC_EmitInteger, MVT::i32, 14, 
/*34651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34665*/         /*Scope*/ 25, /*->34691*/
/*34666*/           OPC_CheckPredicate, 89, // Predicate_strex_4
/*34668*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34670*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34673*/           OPC_EmitMergeInputChains1_0,
/*34674*/           OPC_EmitInteger, MVT::i32, 14, 
/*34677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34691*/         /*Scope*/ 25, /*->34717*/
/*34692*/           OPC_CheckPredicate, 87, // Predicate_strex_1
/*34694*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34696*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34699*/           OPC_EmitMergeInputChains1_0,
/*34700*/           OPC_EmitInteger, MVT::i32, 14, 
/*34703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34717*/         /*Scope*/ 25, /*->34743*/
/*34718*/           OPC_CheckPredicate, 88, // Predicate_strex_2
/*34720*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34722*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34725*/           OPC_EmitMergeInputChains1_0,
/*34726*/           OPC_EmitInteger, MVT::i32, 14, 
/*34729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34732*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34743*/         0, /*End of Scope*/
/*34744*/       0, /*End of Scope*/
/*34745*/     /*Scope*/ 57|128,2/*313*/, /*->35060*/
/*34747*/       OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*34750*/       OPC_Scope, 14|128,1/*142*/, /*->34895*/ // 2 children in Scope
/*34753*/         OPC_MoveChild, 2,
/*34755*/         OPC_Scope, 33, /*->34790*/ // 4 children in Scope
/*34757*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34760*/           OPC_RecordChild0, // #1 = $Rt
/*34761*/           OPC_MoveParent,
/*34762*/           OPC_RecordChild3, // #2 = $addr
/*34763*/           OPC_CheckChild3Type, MVT::i32,
/*34765*/           OPC_CheckPredicate, 90, // Predicate_stlex_1
/*34767*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34769*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34772*/           OPC_EmitMergeInputChains1_0,
/*34773*/           OPC_EmitInteger, MVT::i32, 14, 
/*34776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34779*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34790*/         /*Scope*/ 34, /*->34825*/
/*34791*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34795*/           OPC_RecordChild0, // #1 = $Rt
/*34796*/           OPC_MoveParent,
/*34797*/           OPC_RecordChild3, // #2 = $addr
/*34798*/           OPC_CheckChild3Type, MVT::i32,
/*34800*/           OPC_CheckPredicate, 91, // Predicate_stlex_2
/*34802*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34804*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34807*/           OPC_EmitMergeInputChains1_0,
/*34808*/           OPC_EmitInteger, MVT::i32, 14, 
/*34811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34825*/         /*Scope*/ 33, /*->34859*/
/*34826*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34829*/           OPC_RecordChild0, // #1 = $Rt
/*34830*/           OPC_MoveParent,
/*34831*/           OPC_RecordChild3, // #2 = $addr
/*34832*/           OPC_CheckChild3Type, MVT::i32,
/*34834*/           OPC_CheckPredicate, 90, // Predicate_stlex_1
/*34836*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34838*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34841*/           OPC_EmitMergeInputChains1_0,
/*34842*/           OPC_EmitInteger, MVT::i32, 14, 
/*34845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34859*/         /*Scope*/ 34, /*->34894*/
/*34860*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34864*/           OPC_RecordChild0, // #1 = $Rt
/*34865*/           OPC_MoveParent,
/*34866*/           OPC_RecordChild3, // #2 = $addr
/*34867*/           OPC_CheckChild3Type, MVT::i32,
/*34869*/           OPC_CheckPredicate, 91, // Predicate_stlex_2
/*34871*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34873*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34876*/           OPC_EmitMergeInputChains1_0,
/*34877*/           OPC_EmitInteger, MVT::i32, 14, 
/*34880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34883*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34894*/         0, /*End of Scope*/
/*34895*/       /*Scope*/ 34|128,1/*162*/, /*->35059*/
/*34897*/         OPC_RecordChild2, // #1 = $Rt
/*34898*/         OPC_RecordChild3, // #2 = $addr
/*34899*/         OPC_CheckChild3Type, MVT::i32,
/*34901*/         OPC_Scope, 25, /*->34928*/ // 6 children in Scope
/*34903*/           OPC_CheckPredicate, 90, // Predicate_stlex_1
/*34905*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34907*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34910*/           OPC_EmitMergeInputChains1_0,
/*34911*/           OPC_EmitInteger, MVT::i32, 14, 
/*34914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34928*/         /*Scope*/ 25, /*->34954*/
/*34929*/           OPC_CheckPredicate, 91, // Predicate_stlex_2
/*34931*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34933*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34936*/           OPC_EmitMergeInputChains1_0,
/*34937*/           OPC_EmitInteger, MVT::i32, 14, 
/*34940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34954*/         /*Scope*/ 25, /*->34980*/
/*34955*/           OPC_CheckPredicate, 92, // Predicate_stlex_4
/*34957*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34959*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34962*/           OPC_EmitMergeInputChains1_0,
/*34963*/           OPC_EmitInteger, MVT::i32, 14, 
/*34966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34969*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34980*/         /*Scope*/ 25, /*->35006*/
/*34981*/           OPC_CheckPredicate, 90, // Predicate_stlex_1
/*34983*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34985*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34988*/           OPC_EmitMergeInputChains1_0,
/*34989*/           OPC_EmitInteger, MVT::i32, 14, 
/*34992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35006*/         /*Scope*/ 25, /*->35032*/
/*35007*/           OPC_CheckPredicate, 91, // Predicate_stlex_2
/*35009*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35011*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35014*/           OPC_EmitMergeInputChains1_0,
/*35015*/           OPC_EmitInteger, MVT::i32, 14, 
/*35018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35032*/         /*Scope*/ 25, /*->35058*/
/*35033*/           OPC_CheckPredicate, 92, // Predicate_stlex_4
/*35035*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35037*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35040*/           OPC_EmitMergeInputChains1_0,
/*35041*/           OPC_EmitInteger, MVT::i32, 14, 
/*35044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35058*/         0, /*End of Scope*/
/*35059*/       0, /*End of Scope*/
/*35060*/     /*Scope*/ 108, /*->35169*/
/*35061*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*35064*/       OPC_RecordChild2, // #1 = $cop
/*35065*/       OPC_MoveChild, 2,
/*35067*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35070*/       OPC_MoveParent,
/*35071*/       OPC_RecordChild3, // #2 = $opc1
/*35072*/       OPC_MoveChild, 3,
/*35074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35077*/       OPC_MoveParent,
/*35078*/       OPC_RecordChild4, // #3 = $CRn
/*35079*/       OPC_MoveChild, 4,
/*35081*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35084*/       OPC_MoveParent,
/*35085*/       OPC_RecordChild5, // #4 = $CRm
/*35086*/       OPC_MoveChild, 5,
/*35088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35091*/       OPC_MoveParent,
/*35092*/       OPC_RecordChild6, // #5 = $opc2
/*35093*/       OPC_MoveChild, 6,
/*35095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35098*/       OPC_MoveParent,
/*35099*/       OPC_Scope, 33, /*->35134*/ // 2 children in Scope
/*35101*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35103*/         OPC_EmitMergeInputChains1_0,
/*35104*/         OPC_EmitConvertToTarget, 1,
/*35106*/         OPC_EmitConvertToTarget, 2,
/*35108*/         OPC_EmitConvertToTarget, 3,
/*35110*/         OPC_EmitConvertToTarget, 4,
/*35112*/         OPC_EmitConvertToTarget, 5,
/*35114*/         OPC_EmitInteger, MVT::i32, 14, 
/*35117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35134*/       /*Scope*/ 33, /*->35168*/
/*35135*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*35137*/         OPC_EmitMergeInputChains1_0,
/*35138*/         OPC_EmitConvertToTarget, 1,
/*35140*/         OPC_EmitConvertToTarget, 2,
/*35142*/         OPC_EmitConvertToTarget, 3,
/*35144*/         OPC_EmitConvertToTarget, 4,
/*35146*/         OPC_EmitConvertToTarget, 5,
/*35148*/         OPC_EmitInteger, MVT::i32, 14, 
/*35151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35168*/       0, /*End of Scope*/
/*35169*/     /*Scope*/ 100, /*->35270*/
/*35170*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*35173*/       OPC_RecordChild2, // #1 = $cop
/*35174*/       OPC_MoveChild, 2,
/*35176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35179*/       OPC_MoveParent,
/*35180*/       OPC_RecordChild3, // #2 = $opc1
/*35181*/       OPC_MoveChild, 3,
/*35183*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35186*/       OPC_MoveParent,
/*35187*/       OPC_RecordChild4, // #3 = $CRn
/*35188*/       OPC_MoveChild, 4,
/*35190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35193*/       OPC_MoveParent,
/*35194*/       OPC_RecordChild5, // #4 = $CRm
/*35195*/       OPC_MoveChild, 5,
/*35197*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35200*/       OPC_MoveParent,
/*35201*/       OPC_RecordChild6, // #5 = $opc2
/*35202*/       OPC_MoveChild, 6,
/*35204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35207*/       OPC_MoveParent,
/*35208*/       OPC_Scope, 25, /*->35235*/ // 2 children in Scope
/*35210*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*35212*/         OPC_EmitMergeInputChains1_0,
/*35213*/         OPC_EmitConvertToTarget, 1,
/*35215*/         OPC_EmitConvertToTarget, 2,
/*35217*/         OPC_EmitConvertToTarget, 3,
/*35219*/         OPC_EmitConvertToTarget, 4,
/*35221*/         OPC_EmitConvertToTarget, 5,
/*35223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35235*/       /*Scope*/ 33, /*->35269*/
/*35236*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*35238*/         OPC_EmitMergeInputChains1_0,
/*35239*/         OPC_EmitConvertToTarget, 1,
/*35241*/         OPC_EmitConvertToTarget, 2,
/*35243*/         OPC_EmitConvertToTarget, 3,
/*35245*/         OPC_EmitConvertToTarget, 4,
/*35247*/         OPC_EmitConvertToTarget, 5,
/*35249*/         OPC_EmitInteger, MVT::i32, 14, 
/*35252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35269*/       0, /*End of Scope*/
/*35270*/     /*Scope*/ 31|128,1/*159*/, /*->35431*/
/*35272*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*35275*/       OPC_RecordChild2, // #1 = $addr
/*35276*/       OPC_CheckChild2Type, MVT::i32,
/*35278*/       OPC_Scope, 25, /*->35305*/ // 6 children in Scope
/*35280*/         OPC_CheckPredicate, 93, // Predicate_ldrex_4
/*35282*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35284*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*35287*/         OPC_EmitMergeInputChains1_0,
/*35288*/         OPC_EmitInteger, MVT::i32, 14, 
/*35291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*35305*/       /*Scope*/ 24, /*->35330*/
/*35306*/         OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*35308*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35310*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35313*/         OPC_EmitMergeInputChains1_0,
/*35314*/         OPC_EmitInteger, MVT::i32, 14, 
/*35317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*35330*/       /*Scope*/ 24, /*->35355*/
/*35331*/         OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*35333*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35335*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35338*/         OPC_EmitMergeInputChains1_0,
/*35339*/         OPC_EmitInteger, MVT::i32, 14, 
/*35342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*35355*/       /*Scope*/ 24, /*->35380*/
/*35356*/         OPC_CheckPredicate, 93, // Predicate_ldrex_4
/*35358*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35360*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35363*/         OPC_EmitMergeInputChains1_0,
/*35364*/         OPC_EmitInteger, MVT::i32, 14, 
/*35367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*35380*/       /*Scope*/ 24, /*->35405*/
/*35381*/         OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*35383*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35385*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35388*/         OPC_EmitMergeInputChains1_0,
/*35389*/         OPC_EmitInteger, MVT::i32, 14, 
/*35392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*35405*/       /*Scope*/ 24, /*->35430*/
/*35406*/         OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*35408*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35410*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35413*/         OPC_EmitMergeInputChains1_0,
/*35414*/         OPC_EmitInteger, MVT::i32, 14, 
/*35417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*35430*/       0, /*End of Scope*/
/*35431*/     /*Scope*/ 30|128,1/*158*/, /*->35591*/
/*35433*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*35436*/       OPC_RecordChild2, // #1 = $addr
/*35437*/       OPC_CheckChild2Type, MVT::i32,
/*35439*/       OPC_Scope, 24, /*->35465*/ // 6 children in Scope
/*35441*/         OPC_CheckPredicate, 24, // Predicate_ldaex_1
/*35443*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35445*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35448*/         OPC_EmitMergeInputChains1_0,
/*35449*/         OPC_EmitInteger, MVT::i32, 14, 
/*35452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*35465*/       /*Scope*/ 24, /*->35490*/
/*35466*/         OPC_CheckPredicate, 25, // Predicate_ldaex_2
/*35468*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35470*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35473*/         OPC_EmitMergeInputChains1_0,
/*35474*/         OPC_EmitInteger, MVT::i32, 14, 
/*35477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*35490*/       /*Scope*/ 24, /*->35515*/
/*35491*/         OPC_CheckPredicate, 94, // Predicate_ldaex_4
/*35493*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35495*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35498*/         OPC_EmitMergeInputChains1_0,
/*35499*/         OPC_EmitInteger, MVT::i32, 14, 
/*35502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*35515*/       /*Scope*/ 24, /*->35540*/
/*35516*/         OPC_CheckPredicate, 24, // Predicate_ldaex_1
/*35518*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35520*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35523*/         OPC_EmitMergeInputChains1_0,
/*35524*/         OPC_EmitInteger, MVT::i32, 14, 
/*35527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*35540*/       /*Scope*/ 24, /*->35565*/
/*35541*/         OPC_CheckPredicate, 25, // Predicate_ldaex_2
/*35543*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35545*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35548*/         OPC_EmitMergeInputChains1_0,
/*35549*/         OPC_EmitInteger, MVT::i32, 14, 
/*35552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*35565*/       /*Scope*/ 24, /*->35590*/
/*35566*/         OPC_CheckPredicate, 94, // Predicate_ldaex_4
/*35568*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35570*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35573*/         OPC_EmitMergeInputChains1_0,
/*35574*/         OPC_EmitInteger, MVT::i32, 14, 
/*35577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*35590*/       0, /*End of Scope*/
/*35591*/     0, /*End of Scope*/
/*35592*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->37571
/*35596*/     OPC_Scope, 81|128,1/*209*/, /*->35808*/ // 7 children in Scope
/*35599*/       OPC_RecordChild0, // #0 = $shift
/*35600*/       OPC_Scope, 97, /*->35699*/ // 3 children in Scope
/*35602*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35613*/         OPC_CheckType, MVT::i32,
/*35615*/         OPC_Scope, 27, /*->35644*/ // 3 children in Scope
/*35617*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35619*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*35622*/           OPC_EmitInteger, MVT::i32, 14, 
/*35625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35631*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*35644*/         /*Scope*/ 26, /*->35671*/
/*35645*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35647*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*35650*/           OPC_EmitInteger, MVT::i32, 14, 
/*35653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*35671*/         /*Scope*/ 26, /*->35698*/
/*35672*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35674*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*35677*/           OPC_EmitInteger, MVT::i32, 14, 
/*35680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*35698*/         0, /*End of Scope*/
/*35699*/       /*Scope*/ 61, /*->35761*/
/*35700*/         OPC_RecordChild1, // #1 = $shift
/*35701*/         OPC_CheckType, MVT::i32,
/*35703*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35705*/         OPC_Scope, 26, /*->35733*/ // 2 children in Scope
/*35707*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*35710*/           OPC_EmitInteger, MVT::i32, 14, 
/*35713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35733*/         /*Scope*/ 26, /*->35760*/
/*35734*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*35737*/           OPC_EmitInteger, MVT::i32, 14, 
/*35740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35760*/         0, /*End of Scope*/
/*35761*/       /*Scope*/ 45, /*->35807*/
/*35762*/         OPC_MoveChild, 0,
/*35764*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35767*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35769*/         OPC_MoveParent,
/*35770*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35781*/         OPC_CheckType, MVT::i32,
/*35783*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35785*/         OPC_EmitConvertToTarget, 0,
/*35787*/         OPC_EmitInteger, MVT::i32, 14, 
/*35790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*35807*/       0, /*End of Scope*/
/*35808*/     /*Scope*/ 46, /*->35855*/
/*35809*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35820*/       OPC_RecordChild1, // #0 = $imm
/*35821*/       OPC_MoveChild, 1,
/*35823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35826*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35828*/       OPC_MoveParent,
/*35829*/       OPC_CheckType, MVT::i32,
/*35831*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35833*/       OPC_EmitConvertToTarget, 0,
/*35835*/       OPC_EmitInteger, MVT::i32, 14, 
/*35838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*35855*/     /*Scope*/ 102|128,2/*358*/, /*->36215*/
/*35857*/       OPC_RecordChild0, // #0 = $Rn
/*35858*/       OPC_Scope, 117, /*->35977*/ // 3 children in Scope
/*35860*/         OPC_RecordChild1, // #1 = $shift
/*35861*/         OPC_CheckType, MVT::i32,
/*35863*/         OPC_Scope, 27, /*->35892*/ // 4 children in Scope
/*35865*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35867*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*35870*/           OPC_EmitInteger, MVT::i32, 14, 
/*35873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35879*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35892*/         /*Scope*/ 27, /*->35920*/
/*35893*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35895*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35898*/           OPC_EmitInteger, MVT::i32, 14, 
/*35901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35920*/         /*Scope*/ 27, /*->35948*/
/*35921*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35923*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*35926*/           OPC_EmitInteger, MVT::i32, 14, 
/*35929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35948*/         /*Scope*/ 27, /*->35976*/
/*35949*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35951*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35954*/           OPC_EmitInteger, MVT::i32, 14, 
/*35957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35963*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35976*/         0, /*End of Scope*/
/*35977*/       /*Scope*/ 84, /*->36062*/
/*35978*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35989*/         OPC_CheckType, MVT::i32,
/*35991*/         OPC_Scope, 22, /*->36015*/ // 3 children in Scope
/*35993*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35995*/           OPC_EmitInteger, MVT::i32, 14, 
/*35998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36004*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*36015*/         /*Scope*/ 22, /*->36038*/
/*36016*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36018*/           OPC_EmitInteger, MVT::i32, 14, 
/*36021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*36038*/         /*Scope*/ 22, /*->36061*/
/*36039*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36041*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36044*/           OPC_EmitInteger, MVT::i32, 14, 
/*36047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*36061*/         0, /*End of Scope*/
/*36062*/       /*Scope*/ 22|128,1/*150*/, /*->36214*/
/*36064*/         OPC_RecordChild1, // #1 = $imm
/*36065*/         OPC_Scope, 69, /*->36136*/ // 2 children in Scope
/*36067*/           OPC_MoveChild, 1,
/*36069*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36072*/           OPC_Scope, 30, /*->36104*/ // 2 children in Scope
/*36074*/             OPC_CheckPredicate, 3, // Predicate_so_imm
/*36076*/             OPC_MoveParent,
/*36077*/             OPC_CheckType, MVT::i32,
/*36079*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36081*/             OPC_EmitConvertToTarget, 1,
/*36083*/             OPC_EmitInteger, MVT::i32, 14, 
/*36086*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36089*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36092*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36104*/           /*Scope*/ 30, /*->36135*/
/*36105*/             OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36107*/             OPC_MoveParent,
/*36108*/             OPC_CheckType, MVT::i32,
/*36110*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36112*/             OPC_EmitConvertToTarget, 1,
/*36114*/             OPC_EmitInteger, MVT::i32, 14, 
/*36117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36135*/           0, /*End of Scope*/
/*36136*/         /*Scope*/ 76, /*->36213*/
/*36137*/           OPC_CheckType, MVT::i32,
/*36139*/           OPC_Scope, 23, /*->36164*/ // 3 children in Scope
/*36141*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36143*/             OPC_EmitInteger, MVT::i32, 14, 
/*36146*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36164*/           /*Scope*/ 23, /*->36188*/
/*36165*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36167*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36170*/             OPC_EmitInteger, MVT::i32, 14, 
/*36173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36176*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36188*/           /*Scope*/ 23, /*->36212*/
/*36189*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36191*/             OPC_EmitInteger, MVT::i32, 14, 
/*36194*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36197*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36200*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36212*/           0, /*End of Scope*/
/*36213*/         0, /*End of Scope*/
/*36214*/       0, /*End of Scope*/
/*36215*/     /*Scope*/ 61|128,8/*1085*/, /*->37302*/
/*36217*/       OPC_MoveChild, 0,
/*36219*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->37013
/*36224*/         OPC_MoveChild, 0,
/*36226*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->36590
/*36231*/           OPC_RecordChild0, // #0 = $src
/*36232*/           OPC_Scope, 48|128,1/*176*/, /*->36411*/ // 2 children in Scope
/*36235*/             OPC_CheckChild1Integer, 7, 
/*36237*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->36324
/*36240*/               OPC_MoveParent,
/*36241*/               OPC_MoveParent,
/*36242*/               OPC_MoveChild, 1,
/*36244*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36247*/               OPC_MoveChild, 0,
/*36249*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36252*/               OPC_Scope, 34, /*->36288*/ // 2 children in Scope
/*36254*/                 OPC_CheckChild0Same, 0,
/*36256*/                 OPC_MoveChild, 1,
/*36258*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36261*/                 OPC_CheckChild0Same, 0,
/*36263*/                 OPC_CheckChild1Integer, 7, 
/*36265*/                 OPC_MoveParent,
/*36266*/                 OPC_CheckType, MVT::v8i8,
/*36268*/                 OPC_MoveParent,
/*36269*/                 OPC_MoveParent,
/*36270*/                 OPC_CheckType, MVT::v2i32,
/*36272*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36275*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36278*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36288*/               /*Scope*/ 34, /*->36323*/
/*36289*/                 OPC_MoveChild, 0,
/*36291*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36294*/                 OPC_CheckChild0Same, 0,
/*36296*/                 OPC_CheckChild1Integer, 7, 
/*36298*/                 OPC_MoveParent,
/*36299*/                 OPC_CheckChild1Same, 0,
/*36301*/                 OPC_CheckType, MVT::v8i8,
/*36303*/                 OPC_MoveParent,
/*36304*/                 OPC_MoveParent,
/*36305*/                 OPC_CheckType, MVT::v2i32,
/*36307*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36310*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36313*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36323*/               0, /*End of Scope*/
/*36324*/             /*SwitchType*/ 84, MVT::v16i8,// ->36410
/*36326*/               OPC_MoveParent,
/*36327*/               OPC_MoveParent,
/*36328*/               OPC_MoveChild, 1,
/*36330*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36333*/               OPC_MoveChild, 0,
/*36335*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36338*/               OPC_Scope, 34, /*->36374*/ // 2 children in Scope
/*36340*/                 OPC_CheckChild0Same, 0,
/*36342*/                 OPC_MoveChild, 1,
/*36344*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36347*/                 OPC_CheckChild0Same, 0,
/*36349*/                 OPC_CheckChild1Integer, 7, 
/*36351*/                 OPC_MoveParent,
/*36352*/                 OPC_CheckType, MVT::v16i8,
/*36354*/                 OPC_MoveParent,
/*36355*/                 OPC_MoveParent,
/*36356*/                 OPC_CheckType, MVT::v4i32,
/*36358*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36361*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36364*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36374*/               /*Scope*/ 34, /*->36409*/
/*36375*/                 OPC_MoveChild, 0,
/*36377*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36380*/                 OPC_CheckChild0Same, 0,
/*36382*/                 OPC_CheckChild1Integer, 7, 
/*36384*/                 OPC_MoveParent,
/*36385*/                 OPC_CheckChild1Same, 0,
/*36387*/                 OPC_CheckType, MVT::v16i8,
/*36389*/                 OPC_MoveParent,
/*36390*/                 OPC_MoveParent,
/*36391*/                 OPC_CheckType, MVT::v4i32,
/*36393*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36396*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36399*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36409*/               0, /*End of Scope*/
/*36410*/             0, // EndSwitchType
/*36411*/           /*Scope*/ 48|128,1/*176*/, /*->36589*/
/*36413*/             OPC_CheckChild1Integer, 15, 
/*36415*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->36502
/*36418*/               OPC_MoveParent,
/*36419*/               OPC_MoveParent,
/*36420*/               OPC_MoveChild, 1,
/*36422*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36425*/               OPC_MoveChild, 0,
/*36427*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36430*/               OPC_Scope, 34, /*->36466*/ // 2 children in Scope
/*36432*/                 OPC_CheckChild0Same, 0,
/*36434*/                 OPC_MoveChild, 1,
/*36436*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36439*/                 OPC_CheckChild0Same, 0,
/*36441*/                 OPC_CheckChild1Integer, 15, 
/*36443*/                 OPC_MoveParent,
/*36444*/                 OPC_CheckType, MVT::v4i16,
/*36446*/                 OPC_MoveParent,
/*36447*/                 OPC_MoveParent,
/*36448*/                 OPC_CheckType, MVT::v2i32,
/*36450*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36453*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36456*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36466*/               /*Scope*/ 34, /*->36501*/
/*36467*/                 OPC_MoveChild, 0,
/*36469*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36472*/                 OPC_CheckChild0Same, 0,
/*36474*/                 OPC_CheckChild1Integer, 15, 
/*36476*/                 OPC_MoveParent,
/*36477*/                 OPC_CheckChild1Same, 0,
/*36479*/                 OPC_CheckType, MVT::v4i16,
/*36481*/                 OPC_MoveParent,
/*36482*/                 OPC_MoveParent,
/*36483*/                 OPC_CheckType, MVT::v2i32,
/*36485*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36488*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36491*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36501*/               0, /*End of Scope*/
/*36502*/             /*SwitchType*/ 84, MVT::v8i16,// ->36588
/*36504*/               OPC_MoveParent,
/*36505*/               OPC_MoveParent,
/*36506*/               OPC_MoveChild, 1,
/*36508*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36511*/               OPC_MoveChild, 0,
/*36513*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36516*/               OPC_Scope, 34, /*->36552*/ // 2 children in Scope
/*36518*/                 OPC_CheckChild0Same, 0,
/*36520*/                 OPC_MoveChild, 1,
/*36522*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36525*/                 OPC_CheckChild0Same, 0,
/*36527*/                 OPC_CheckChild1Integer, 15, 
/*36529*/                 OPC_MoveParent,
/*36530*/                 OPC_CheckType, MVT::v8i16,
/*36532*/                 OPC_MoveParent,
/*36533*/                 OPC_MoveParent,
/*36534*/                 OPC_CheckType, MVT::v4i32,
/*36536*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36539*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36542*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36552*/               /*Scope*/ 34, /*->36587*/
/*36553*/                 OPC_MoveChild, 0,
/*36555*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36558*/                 OPC_CheckChild0Same, 0,
/*36560*/                 OPC_CheckChild1Integer, 15, 
/*36562*/                 OPC_MoveParent,
/*36563*/                 OPC_CheckChild1Same, 0,
/*36565*/                 OPC_CheckType, MVT::v8i16,
/*36567*/                 OPC_MoveParent,
/*36568*/                 OPC_MoveParent,
/*36569*/                 OPC_CheckType, MVT::v4i32,
/*36571*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36574*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36577*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36587*/               0, /*End of Scope*/
/*36588*/             0, // EndSwitchType
/*36589*/           0, /*End of Scope*/
/*36590*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->37012
/*36594*/           OPC_Scope, 51, /*->36647*/ // 8 children in Scope
/*36596*/             OPC_RecordChild0, // #0 = $src
/*36597*/             OPC_MoveChild, 1,
/*36599*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36602*/             OPC_CheckChild0Same, 0,
/*36604*/             OPC_CheckChild1Integer, 7, 
/*36606*/             OPC_MoveParent,
/*36607*/             OPC_CheckType, MVT::v8i8,
/*36609*/             OPC_MoveParent,
/*36610*/             OPC_MoveParent,
/*36611*/             OPC_MoveChild, 1,
/*36613*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36616*/             OPC_MoveChild, 0,
/*36618*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36621*/             OPC_CheckChild0Same, 0,
/*36623*/             OPC_CheckChild1Integer, 7, 
/*36625*/             OPC_CheckType, MVT::v8i8,
/*36627*/             OPC_MoveParent,
/*36628*/             OPC_MoveParent,
/*36629*/             OPC_CheckType, MVT::v2i32,
/*36631*/             OPC_EmitInteger, MVT::i32, 14, 
/*36634*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36637*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36647*/           /*Scope*/ 51, /*->36699*/
/*36648*/             OPC_MoveChild, 0,
/*36650*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36653*/             OPC_RecordChild0, // #0 = $src
/*36654*/             OPC_CheckChild1Integer, 7, 
/*36656*/             OPC_MoveParent,
/*36657*/             OPC_CheckChild1Same, 0,
/*36659*/             OPC_CheckType, MVT::v8i8,
/*36661*/             OPC_MoveParent,
/*36662*/             OPC_MoveParent,
/*36663*/             OPC_MoveChild, 1,
/*36665*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36668*/             OPC_MoveChild, 0,
/*36670*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36673*/             OPC_CheckChild0Same, 0,
/*36675*/             OPC_CheckChild1Integer, 7, 
/*36677*/             OPC_CheckType, MVT::v8i8,
/*36679*/             OPC_MoveParent,
/*36680*/             OPC_MoveParent,
/*36681*/             OPC_CheckType, MVT::v2i32,
/*36683*/             OPC_EmitInteger, MVT::i32, 14, 
/*36686*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36689*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36699*/           /*Scope*/ 51, /*->36751*/
/*36700*/             OPC_RecordChild0, // #0 = $src
/*36701*/             OPC_MoveChild, 1,
/*36703*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36706*/             OPC_CheckChild0Same, 0,
/*36708*/             OPC_CheckChild1Integer, 15, 
/*36710*/             OPC_MoveParent,
/*36711*/             OPC_CheckType, MVT::v4i16,
/*36713*/             OPC_MoveParent,
/*36714*/             OPC_MoveParent,
/*36715*/             OPC_MoveChild, 1,
/*36717*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36720*/             OPC_MoveChild, 0,
/*36722*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36725*/             OPC_CheckChild0Same, 0,
/*36727*/             OPC_CheckChild1Integer, 15, 
/*36729*/             OPC_CheckType, MVT::v4i16,
/*36731*/             OPC_MoveParent,
/*36732*/             OPC_MoveParent,
/*36733*/             OPC_CheckType, MVT::v2i32,
/*36735*/             OPC_EmitInteger, MVT::i32, 14, 
/*36738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36741*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36751*/           /*Scope*/ 51, /*->36803*/
/*36752*/             OPC_MoveChild, 0,
/*36754*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36757*/             OPC_RecordChild0, // #0 = $src
/*36758*/             OPC_CheckChild1Integer, 15, 
/*36760*/             OPC_MoveParent,
/*36761*/             OPC_CheckChild1Same, 0,
/*36763*/             OPC_CheckType, MVT::v4i16,
/*36765*/             OPC_MoveParent,
/*36766*/             OPC_MoveParent,
/*36767*/             OPC_MoveChild, 1,
/*36769*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36772*/             OPC_MoveChild, 0,
/*36774*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36777*/             OPC_CheckChild0Same, 0,
/*36779*/             OPC_CheckChild1Integer, 15, 
/*36781*/             OPC_CheckType, MVT::v4i16,
/*36783*/             OPC_MoveParent,
/*36784*/             OPC_MoveParent,
/*36785*/             OPC_CheckType, MVT::v2i32,
/*36787*/             OPC_EmitInteger, MVT::i32, 14, 
/*36790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36793*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36803*/           /*Scope*/ 51, /*->36855*/
/*36804*/             OPC_RecordChild0, // #0 = $src
/*36805*/             OPC_MoveChild, 1,
/*36807*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36810*/             OPC_CheckChild0Same, 0,
/*36812*/             OPC_CheckChild1Integer, 7, 
/*36814*/             OPC_MoveParent,
/*36815*/             OPC_CheckType, MVT::v16i8,
/*36817*/             OPC_MoveParent,
/*36818*/             OPC_MoveParent,
/*36819*/             OPC_MoveChild, 1,
/*36821*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36824*/             OPC_MoveChild, 0,
/*36826*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36829*/             OPC_CheckChild0Same, 0,
/*36831*/             OPC_CheckChild1Integer, 7, 
/*36833*/             OPC_CheckType, MVT::v16i8,
/*36835*/             OPC_MoveParent,
/*36836*/             OPC_MoveParent,
/*36837*/             OPC_CheckType, MVT::v4i32,
/*36839*/             OPC_EmitInteger, MVT::i32, 14, 
/*36842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36855*/           /*Scope*/ 51, /*->36907*/
/*36856*/             OPC_MoveChild, 0,
/*36858*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36861*/             OPC_RecordChild0, // #0 = $src
/*36862*/             OPC_CheckChild1Integer, 7, 
/*36864*/             OPC_MoveParent,
/*36865*/             OPC_CheckChild1Same, 0,
/*36867*/             OPC_CheckType, MVT::v16i8,
/*36869*/             OPC_MoveParent,
/*36870*/             OPC_MoveParent,
/*36871*/             OPC_MoveChild, 1,
/*36873*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36876*/             OPC_MoveChild, 0,
/*36878*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36881*/             OPC_CheckChild0Same, 0,
/*36883*/             OPC_CheckChild1Integer, 7, 
/*36885*/             OPC_CheckType, MVT::v16i8,
/*36887*/             OPC_MoveParent,
/*36888*/             OPC_MoveParent,
/*36889*/             OPC_CheckType, MVT::v4i32,
/*36891*/             OPC_EmitInteger, MVT::i32, 14, 
/*36894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36897*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36907*/           /*Scope*/ 51, /*->36959*/
/*36908*/             OPC_RecordChild0, // #0 = $src
/*36909*/             OPC_MoveChild, 1,
/*36911*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36914*/             OPC_CheckChild0Same, 0,
/*36916*/             OPC_CheckChild1Integer, 15, 
/*36918*/             OPC_MoveParent,
/*36919*/             OPC_CheckType, MVT::v8i16,
/*36921*/             OPC_MoveParent,
/*36922*/             OPC_MoveParent,
/*36923*/             OPC_MoveChild, 1,
/*36925*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36928*/             OPC_MoveChild, 0,
/*36930*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36933*/             OPC_CheckChild0Same, 0,
/*36935*/             OPC_CheckChild1Integer, 15, 
/*36937*/             OPC_CheckType, MVT::v8i16,
/*36939*/             OPC_MoveParent,
/*36940*/             OPC_MoveParent,
/*36941*/             OPC_CheckType, MVT::v4i32,
/*36943*/             OPC_EmitInteger, MVT::i32, 14, 
/*36946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36949*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36959*/           /*Scope*/ 51, /*->37011*/
/*36960*/             OPC_MoveChild, 0,
/*36962*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36965*/             OPC_RecordChild0, // #0 = $src
/*36966*/             OPC_CheckChild1Integer, 15, 
/*36968*/             OPC_MoveParent,
/*36969*/             OPC_CheckChild1Same, 0,
/*36971*/             OPC_CheckType, MVT::v8i16,
/*36973*/             OPC_MoveParent,
/*36974*/             OPC_MoveParent,
/*36975*/             OPC_MoveChild, 1,
/*36977*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36980*/             OPC_MoveChild, 0,
/*36982*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36985*/             OPC_CheckChild0Same, 0,
/*36987*/             OPC_CheckChild1Integer, 15, 
/*36989*/             OPC_CheckType, MVT::v8i16,
/*36991*/             OPC_MoveParent,
/*36992*/             OPC_MoveParent,
/*36993*/             OPC_CheckType, MVT::v4i32,
/*36995*/             OPC_EmitInteger, MVT::i32, 14, 
/*36998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37001*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*37011*/           0, /*End of Scope*/
/*37012*/         0, // EndSwitchOpcode
/*37013*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->37131
/*37016*/         OPC_RecordChild0, // #0 = $src
/*37017*/         OPC_CheckChild1Integer, 31, 
/*37019*/         OPC_MoveParent,
/*37020*/         OPC_MoveChild, 1,
/*37022*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*37025*/         OPC_Scope, 51, /*->37078*/ // 2 children in Scope
/*37027*/           OPC_CheckChild0Same, 0,
/*37029*/           OPC_MoveChild, 1,
/*37031*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37034*/           OPC_CheckChild0Same, 0,
/*37036*/           OPC_CheckChild1Integer, 31, 
/*37038*/           OPC_MoveParent,
/*37039*/           OPC_MoveParent,
/*37040*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->37059
/*37043*/             OPC_EmitInteger, MVT::i32, 14, 
/*37046*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37049*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37059*/           /*SwitchType*/ 16, MVT::v4i32,// ->37077
/*37061*/             OPC_EmitInteger, MVT::i32, 14, 
/*37064*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37067*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37077*/           0, // EndSwitchType
/*37078*/         /*Scope*/ 51, /*->37130*/
/*37079*/           OPC_MoveChild, 0,
/*37081*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37084*/           OPC_CheckChild0Same, 0,
/*37086*/           OPC_CheckChild1Integer, 31, 
/*37088*/           OPC_MoveParent,
/*37089*/           OPC_CheckChild1Same, 0,
/*37091*/           OPC_MoveParent,
/*37092*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->37111
/*37095*/             OPC_EmitInteger, MVT::i32, 14, 
/*37098*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37101*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37111*/           /*SwitchType*/ 16, MVT::v4i32,// ->37129
/*37113*/             OPC_EmitInteger, MVT::i32, 14, 
/*37116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37129*/           0, // EndSwitchType
/*37130*/         0, /*End of Scope*/
/*37131*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->37301
/*37135*/         OPC_Scope, 40, /*->37177*/ // 4 children in Scope
/*37137*/           OPC_RecordChild0, // #0 = $src
/*37138*/           OPC_MoveChild, 1,
/*37140*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37143*/           OPC_CheckChild0Same, 0,
/*37145*/           OPC_CheckChild1Integer, 31, 
/*37147*/           OPC_MoveParent,
/*37148*/           OPC_MoveParent,
/*37149*/           OPC_MoveChild, 1,
/*37151*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37154*/           OPC_CheckChild0Same, 0,
/*37156*/           OPC_CheckChild1Integer, 31, 
/*37158*/           OPC_MoveParent,
/*37159*/           OPC_CheckType, MVT::v2i32,
/*37161*/           OPC_EmitInteger, MVT::i32, 14, 
/*37164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37167*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37177*/         /*Scope*/ 40, /*->37218*/
/*37178*/           OPC_MoveChild, 0,
/*37180*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37183*/           OPC_RecordChild0, // #0 = $src
/*37184*/           OPC_CheckChild1Integer, 31, 
/*37186*/           OPC_MoveParent,
/*37187*/           OPC_CheckChild1Same, 0,
/*37189*/           OPC_MoveParent,
/*37190*/           OPC_MoveChild, 1,
/*37192*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37195*/           OPC_CheckChild0Same, 0,
/*37197*/           OPC_CheckChild1Integer, 31, 
/*37199*/           OPC_MoveParent,
/*37200*/           OPC_CheckType, MVT::v2i32,
/*37202*/           OPC_EmitInteger, MVT::i32, 14, 
/*37205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37218*/         /*Scope*/ 40, /*->37259*/
/*37219*/           OPC_RecordChild0, // #0 = $src
/*37220*/           OPC_MoveChild, 1,
/*37222*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37225*/           OPC_CheckChild0Same, 0,
/*37227*/           OPC_CheckChild1Integer, 31, 
/*37229*/           OPC_MoveParent,
/*37230*/           OPC_MoveParent,
/*37231*/           OPC_MoveChild, 1,
/*37233*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37236*/           OPC_CheckChild0Same, 0,
/*37238*/           OPC_CheckChild1Integer, 31, 
/*37240*/           OPC_MoveParent,
/*37241*/           OPC_CheckType, MVT::v4i32,
/*37243*/           OPC_EmitInteger, MVT::i32, 14, 
/*37246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37259*/         /*Scope*/ 40, /*->37300*/
/*37260*/           OPC_MoveChild, 0,
/*37262*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37265*/           OPC_RecordChild0, // #0 = $src
/*37266*/           OPC_CheckChild1Integer, 31, 
/*37268*/           OPC_MoveParent,
/*37269*/           OPC_CheckChild1Same, 0,
/*37271*/           OPC_MoveParent,
/*37272*/           OPC_MoveChild, 1,
/*37274*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37277*/           OPC_CheckChild0Same, 0,
/*37279*/           OPC_CheckChild1Integer, 31, 
/*37281*/           OPC_MoveParent,
/*37282*/           OPC_CheckType, MVT::v4i32,
/*37284*/           OPC_EmitInteger, MVT::i32, 14, 
/*37287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37300*/         0, /*End of Scope*/
/*37301*/       0, // EndSwitchOpcode
/*37302*/     /*Scope*/ 109, /*->37412*/
/*37303*/       OPC_RecordChild0, // #0 = $Vm
/*37304*/       OPC_MoveChild, 1,
/*37306*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37309*/       OPC_MoveChild, 0,
/*37311*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37314*/       OPC_MoveChild, 0,
/*37316*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37319*/       OPC_MoveParent,
/*37320*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*37322*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->37367
/*37325*/         OPC_MoveParent,
/*37326*/         OPC_MoveParent,
/*37327*/         OPC_CheckType, MVT::v2i32,
/*37329*/         OPC_Scope, 18, /*->37349*/ // 2 children in Scope
/*37331*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37333*/           OPC_EmitInteger, MVT::i32, 14, 
/*37336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37339*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37349*/         /*Scope*/ 16, /*->37366*/
/*37350*/           OPC_EmitInteger, MVT::i32, 14, 
/*37353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37366*/         0, /*End of Scope*/
/*37367*/       /*SwitchType*/ 42, MVT::v16i8,// ->37411
/*37369*/         OPC_MoveParent,
/*37370*/         OPC_MoveParent,
/*37371*/         OPC_CheckType, MVT::v4i32,
/*37373*/         OPC_Scope, 18, /*->37393*/ // 2 children in Scope
/*37375*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37377*/           OPC_EmitInteger, MVT::i32, 14, 
/*37380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37393*/         /*Scope*/ 16, /*->37410*/
/*37394*/           OPC_EmitInteger, MVT::i32, 14, 
/*37397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37400*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37410*/         0, /*End of Scope*/
/*37411*/       0, // EndSwitchType
/*37412*/     /*Scope*/ 110, /*->37523*/
/*37413*/       OPC_MoveChild, 0,
/*37415*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37418*/       OPC_MoveChild, 0,
/*37420*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37423*/       OPC_MoveChild, 0,
/*37425*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37428*/       OPC_MoveParent,
/*37429*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*37431*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->37477
/*37434*/         OPC_MoveParent,
/*37435*/         OPC_MoveParent,
/*37436*/         OPC_RecordChild1, // #0 = $Vm
/*37437*/         OPC_CheckType, MVT::v2i32,
/*37439*/         OPC_Scope, 18, /*->37459*/ // 2 children in Scope
/*37441*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37443*/           OPC_EmitInteger, MVT::i32, 14, 
/*37446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37459*/         /*Scope*/ 16, /*->37476*/
/*37460*/           OPC_EmitInteger, MVT::i32, 14, 
/*37463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37476*/         0, /*End of Scope*/
/*37477*/       /*SwitchType*/ 43, MVT::v16i8,// ->37522
/*37479*/         OPC_MoveParent,
/*37480*/         OPC_MoveParent,
/*37481*/         OPC_RecordChild1, // #0 = $Vm
/*37482*/         OPC_CheckType, MVT::v4i32,
/*37484*/         OPC_Scope, 18, /*->37504*/ // 2 children in Scope
/*37486*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37488*/           OPC_EmitInteger, MVT::i32, 14, 
/*37491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37504*/         /*Scope*/ 16, /*->37521*/
/*37505*/           OPC_EmitInteger, MVT::i32, 14, 
/*37508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37511*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37521*/         0, /*End of Scope*/
/*37522*/       0, // EndSwitchType
/*37523*/     /*Scope*/ 46, /*->37570*/
/*37524*/       OPC_RecordChild0, // #0 = $Vn
/*37525*/       OPC_RecordChild1, // #1 = $Vm
/*37526*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->37548
/*37529*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37531*/         OPC_EmitInteger, MVT::i32, 14, 
/*37534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37548*/       /*SwitchType*/ 19, MVT::v4i32,// ->37569
/*37550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37552*/         OPC_EmitInteger, MVT::i32, 14, 
/*37555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*37569*/       0, // EndSwitchType
/*37570*/     0, /*End of Scope*/
/*37571*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->38266
/*37575*/     OPC_RecordMemRef,
/*37576*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*37577*/     OPC_RecordChild1, // #1 = $addr
/*37578*/     OPC_CheckChild1Type, MVT::i32,
/*37580*/     OPC_CheckType, MVT::i32,
/*37582*/     OPC_Scope, 26, /*->37610*/ // 20 children in Scope
/*37584*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37586*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_acquire_8
/*37588*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37590*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37593*/       OPC_EmitMergeInputChains1_0,
/*37594*/       OPC_EmitInteger, MVT::i32, 14, 
/*37597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*37610*/     /*Scope*/ 26, /*->37637*/
/*37611*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*37613*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_acquire_16
/*37615*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37617*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37620*/       OPC_EmitMergeInputChains1_0,
/*37621*/       OPC_EmitInteger, MVT::i32, 14, 
/*37624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*37637*/     /*Scope*/ 26, /*->37664*/
/*37638*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*37640*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_acquire_32
/*37642*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37644*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37647*/       OPC_EmitMergeInputChains1_0,
/*37648*/       OPC_EmitInteger, MVT::i32, 14, 
/*37651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*37664*/     /*Scope*/ 26, /*->37691*/
/*37665*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37667*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_acquire_8
/*37669*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37671*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37674*/       OPC_EmitMergeInputChains1_0,
/*37675*/       OPC_EmitInteger, MVT::i32, 14, 
/*37678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*37691*/     /*Scope*/ 26, /*->37718*/
/*37692*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*37694*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_acquire_16
/*37696*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37698*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37701*/       OPC_EmitMergeInputChains1_0,
/*37702*/       OPC_EmitInteger, MVT::i32, 14, 
/*37705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*37718*/     /*Scope*/ 26, /*->37745*/
/*37719*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*37721*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_acquire_32
/*37723*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37725*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37728*/       OPC_EmitMergeInputChains1_0,
/*37729*/       OPC_EmitInteger, MVT::i32, 14, 
/*37732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*37745*/     /*Scope*/ 26, /*->37772*/
/*37746*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37748*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37750*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37753*/       OPC_EmitMergeInputChains1_0,
/*37754*/       OPC_EmitInteger, MVT::i32, 14, 
/*37757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37772*/     /*Scope*/ 26, /*->37799*/
/*37773*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*37775*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37777*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37780*/       OPC_EmitMergeInputChains1_0,
/*37781*/       OPC_EmitInteger, MVT::i32, 14, 
/*37784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37799*/     /*Scope*/ 26, /*->37826*/
/*37800*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*37802*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37804*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37807*/       OPC_EmitMergeInputChains1_0,
/*37808*/       OPC_EmitInteger, MVT::i32, 14, 
/*37811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37826*/     /*Scope*/ 26, /*->37853*/
/*37827*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37829*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37831*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37834*/       OPC_EmitMergeInputChains1_0,
/*37835*/       OPC_EmitInteger, MVT::i32, 14, 
/*37838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37853*/     /*Scope*/ 26, /*->37880*/
/*37854*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*37856*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37858*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37861*/       OPC_EmitMergeInputChains1_0,
/*37862*/       OPC_EmitInteger, MVT::i32, 14, 
/*37865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37880*/     /*Scope*/ 26, /*->37907*/
/*37881*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*37883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37885*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37888*/       OPC_EmitMergeInputChains1_0,
/*37889*/       OPC_EmitInteger, MVT::i32, 14, 
/*37892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37907*/     /*Scope*/ 25, /*->37933*/
/*37908*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37910*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37912*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37915*/       OPC_EmitMergeInputChains1_0,
/*37916*/       OPC_EmitInteger, MVT::i32, 14, 
/*37919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37933*/     /*Scope*/ 25, /*->37959*/
/*37934*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*37936*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37938*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37941*/       OPC_EmitMergeInputChains1_0,
/*37942*/       OPC_EmitInteger, MVT::i32, 14, 
/*37945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37948*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37959*/     /*Scope*/ 50, /*->38010*/
/*37960*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*37962*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37964*/       OPC_Scope, 21, /*->37987*/ // 2 children in Scope
/*37966*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37969*/         OPC_EmitMergeInputChains1_0,
/*37970*/         OPC_EmitInteger, MVT::i32, 14, 
/*37973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37987*/       /*Scope*/ 21, /*->38009*/
/*37988*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*37991*/         OPC_EmitMergeInputChains1_0,
/*37992*/         OPC_EmitInteger, MVT::i32, 14, 
/*37995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*38009*/       0, /*End of Scope*/
/*38010*/     /*Scope*/ 50, /*->38061*/
/*38011*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*38013*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38015*/       OPC_Scope, 21, /*->38038*/ // 2 children in Scope
/*38017*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*38020*/         OPC_EmitMergeInputChains1_0,
/*38021*/         OPC_EmitInteger, MVT::i32, 14, 
/*38024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*38038*/       /*Scope*/ 21, /*->38060*/
/*38039*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*38042*/         OPC_EmitMergeInputChains1_0,
/*38043*/         OPC_EmitInteger, MVT::i32, 14, 
/*38046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*38060*/       0, /*End of Scope*/
/*38061*/     /*Scope*/ 50, /*->38112*/
/*38062*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*38064*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38066*/       OPC_Scope, 21, /*->38089*/ // 2 children in Scope
/*38068*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*38071*/         OPC_EmitMergeInputChains1_0,
/*38072*/         OPC_EmitInteger, MVT::i32, 14, 
/*38075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*38089*/       /*Scope*/ 21, /*->38111*/
/*38090*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*38093*/         OPC_EmitMergeInputChains1_0,
/*38094*/         OPC_EmitInteger, MVT::i32, 14, 
/*38097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*38111*/       0, /*End of Scope*/
/*38112*/     /*Scope*/ 50, /*->38163*/
/*38113*/       OPC_CheckPredicate, 95, // Predicate_atomic_load_8
/*38115*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38117*/       OPC_Scope, 21, /*->38140*/ // 2 children in Scope
/*38119*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38122*/         OPC_EmitMergeInputChains1_0,
/*38123*/         OPC_EmitInteger, MVT::i32, 14, 
/*38126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*38140*/       /*Scope*/ 21, /*->38162*/
/*38141*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38144*/         OPC_EmitMergeInputChains1_0,
/*38145*/         OPC_EmitInteger, MVT::i32, 14, 
/*38148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*38162*/       0, /*End of Scope*/
/*38163*/     /*Scope*/ 50, /*->38214*/
/*38164*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_16
/*38166*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38168*/       OPC_Scope, 21, /*->38191*/ // 2 children in Scope
/*38170*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38173*/         OPC_EmitMergeInputChains1_0,
/*38174*/         OPC_EmitInteger, MVT::i32, 14, 
/*38177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*38191*/       /*Scope*/ 21, /*->38213*/
/*38192*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38195*/         OPC_EmitMergeInputChains1_0,
/*38196*/         OPC_EmitInteger, MVT::i32, 14, 
/*38199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*38213*/       0, /*End of Scope*/
/*38214*/     /*Scope*/ 50, /*->38265*/
/*38215*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_32
/*38217*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38219*/       OPC_Scope, 21, /*->38242*/ // 2 children in Scope
/*38221*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38224*/         OPC_EmitMergeInputChains1_0,
/*38225*/         OPC_EmitInteger, MVT::i32, 14, 
/*38228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*38242*/       /*Scope*/ 21, /*->38264*/
/*38243*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38246*/         OPC_EmitMergeInputChains1_0,
/*38247*/         OPC_EmitInteger, MVT::i32, 14, 
/*38250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*38264*/       0, /*End of Scope*/
/*38265*/     0, /*End of Scope*/
/*38266*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38962
/*38270*/     OPC_RecordMemRef,
/*38271*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*38272*/     OPC_RecordChild1, // #1 = $addr
/*38273*/     OPC_CheckChild1Type, MVT::i32,
/*38275*/     OPC_RecordChild2, // #2 = $val
/*38276*/     OPC_CheckChild2Type, MVT::i32,
/*38278*/     OPC_Scope, 26, /*->38306*/ // 20 children in Scope
/*38280*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38282*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_release_8
/*38284*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38286*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38289*/       OPC_EmitMergeInputChains1_0,
/*38290*/       OPC_EmitInteger, MVT::i32, 14, 
/*38293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38306*/     /*Scope*/ 26, /*->38333*/
/*38307*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38309*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_release_16
/*38311*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38313*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38316*/       OPC_EmitMergeInputChains1_0,
/*38317*/       OPC_EmitInteger, MVT::i32, 14, 
/*38320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38333*/     /*Scope*/ 26, /*->38360*/
/*38334*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38336*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_release_32
/*38338*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38340*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38343*/       OPC_EmitMergeInputChains1_0,
/*38344*/       OPC_EmitInteger, MVT::i32, 14, 
/*38347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38360*/     /*Scope*/ 26, /*->38387*/
/*38361*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38363*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_release_8
/*38365*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38367*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38370*/       OPC_EmitMergeInputChains1_0,
/*38371*/       OPC_EmitInteger, MVT::i32, 14, 
/*38374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38387*/     /*Scope*/ 26, /*->38414*/
/*38388*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38390*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_release_16
/*38392*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38394*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38397*/       OPC_EmitMergeInputChains1_0,
/*38398*/       OPC_EmitInteger, MVT::i32, 14, 
/*38401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38414*/     /*Scope*/ 26, /*->38441*/
/*38415*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38417*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_release_32
/*38419*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38421*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38424*/       OPC_EmitMergeInputChains1_0,
/*38425*/       OPC_EmitInteger, MVT::i32, 14, 
/*38428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38441*/     /*Scope*/ 26, /*->38468*/
/*38442*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38444*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38446*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38449*/       OPC_EmitMergeInputChains1_0,
/*38450*/       OPC_EmitInteger, MVT::i32, 14, 
/*38453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38468*/     /*Scope*/ 26, /*->38495*/
/*38469*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38471*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38473*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*38476*/       OPC_EmitMergeInputChains1_0,
/*38477*/       OPC_EmitInteger, MVT::i32, 14, 
/*38480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*38495*/     /*Scope*/ 26, /*->38522*/
/*38496*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38498*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38500*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38503*/       OPC_EmitMergeInputChains1_0,
/*38504*/       OPC_EmitInteger, MVT::i32, 14, 
/*38507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38522*/     /*Scope*/ 26, /*->38549*/
/*38523*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38525*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38527*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38530*/       OPC_EmitMergeInputChains1_0,
/*38531*/       OPC_EmitInteger, MVT::i32, 14, 
/*38534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38549*/     /*Scope*/ 26, /*->38576*/
/*38550*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38552*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38554*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38557*/       OPC_EmitMergeInputChains1_0,
/*38558*/       OPC_EmitInteger, MVT::i32, 14, 
/*38561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38576*/     /*Scope*/ 26, /*->38603*/
/*38577*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38579*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38581*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38584*/       OPC_EmitMergeInputChains1_0,
/*38585*/       OPC_EmitInteger, MVT::i32, 14, 
/*38588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38603*/     /*Scope*/ 25, /*->38629*/
/*38604*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38606*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38608*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38611*/       OPC_EmitMergeInputChains1_0,
/*38612*/       OPC_EmitInteger, MVT::i32, 14, 
/*38615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38629*/     /*Scope*/ 25, /*->38655*/
/*38630*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38632*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38634*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38637*/       OPC_EmitMergeInputChains1_0,
/*38638*/       OPC_EmitInteger, MVT::i32, 14, 
/*38641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38655*/     /*Scope*/ 50, /*->38706*/
/*38656*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38658*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38660*/       OPC_Scope, 21, /*->38683*/ // 2 children in Scope
/*38662*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*38665*/         OPC_EmitMergeInputChains1_0,
/*38666*/         OPC_EmitInteger, MVT::i32, 14, 
/*38669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*38683*/       /*Scope*/ 21, /*->38705*/
/*38684*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*38687*/         OPC_EmitMergeInputChains1_0,
/*38688*/         OPC_EmitInteger, MVT::i32, 14, 
/*38691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*38705*/       0, /*End of Scope*/
/*38706*/     /*Scope*/ 50, /*->38757*/
/*38707*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38709*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38711*/       OPC_Scope, 21, /*->38734*/ // 2 children in Scope
/*38713*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*38716*/         OPC_EmitMergeInputChains1_0,
/*38717*/         OPC_EmitInteger, MVT::i32, 14, 
/*38720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*38734*/       /*Scope*/ 21, /*->38756*/
/*38735*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*38738*/         OPC_EmitMergeInputChains1_0,
/*38739*/         OPC_EmitInteger, MVT::i32, 14, 
/*38742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*38756*/       0, /*End of Scope*/
/*38757*/     /*Scope*/ 50, /*->38808*/
/*38758*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38760*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38762*/       OPC_Scope, 21, /*->38785*/ // 2 children in Scope
/*38764*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*38767*/         OPC_EmitMergeInputChains1_0,
/*38768*/         OPC_EmitInteger, MVT::i32, 14, 
/*38771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*38785*/       /*Scope*/ 21, /*->38807*/
/*38786*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*38789*/         OPC_EmitMergeInputChains1_0,
/*38790*/         OPC_EmitInteger, MVT::i32, 14, 
/*38793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*38807*/       0, /*End of Scope*/
/*38808*/     /*Scope*/ 50, /*->38859*/
/*38809*/       OPC_CheckPredicate, 101, // Predicate_atomic_store_8
/*38811*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38813*/       OPC_Scope, 21, /*->38836*/ // 2 children in Scope
/*38815*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38818*/         OPC_EmitMergeInputChains1_0,
/*38819*/         OPC_EmitInteger, MVT::i32, 14, 
/*38822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38836*/       /*Scope*/ 21, /*->38858*/
/*38837*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38840*/         OPC_EmitMergeInputChains1_0,
/*38841*/         OPC_EmitInteger, MVT::i32, 14, 
/*38844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38858*/       0, /*End of Scope*/
/*38859*/     /*Scope*/ 50, /*->38910*/
/*38860*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_16
/*38862*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38864*/       OPC_Scope, 21, /*->38887*/ // 2 children in Scope
/*38866*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38869*/         OPC_EmitMergeInputChains1_0,
/*38870*/         OPC_EmitInteger, MVT::i32, 14, 
/*38873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38887*/       /*Scope*/ 21, /*->38909*/
/*38888*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38891*/         OPC_EmitMergeInputChains1_0,
/*38892*/         OPC_EmitInteger, MVT::i32, 14, 
/*38895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38909*/       0, /*End of Scope*/
/*38910*/     /*Scope*/ 50, /*->38961*/
/*38911*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_32
/*38913*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38915*/       OPC_Scope, 21, /*->38938*/ // 2 children in Scope
/*38917*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38920*/         OPC_EmitMergeInputChains1_0,
/*38921*/         OPC_EmitInteger, MVT::i32, 14, 
/*38924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38938*/       /*Scope*/ 21, /*->38960*/
/*38939*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38942*/         OPC_EmitMergeInputChains1_0,
/*38943*/         OPC_EmitInteger, MVT::i32, 14, 
/*38946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38960*/       0, /*End of Scope*/
/*38961*/     0, /*End of Scope*/
/*38962*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->39257
/*38966*/     OPC_Scope, 31, /*->38999*/ // 6 children in Scope
/*38968*/       OPC_MoveChild, 0,
/*38970*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38973*/       OPC_RecordChild0, // #0 = $Rm
/*38974*/       OPC_MoveParent,
/*38975*/       OPC_CheckChild1Integer, 16, 
/*38977*/       OPC_CheckChild1Type, MVT::i32,
/*38979*/       OPC_CheckType, MVT::i32,
/*38981*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38983*/       OPC_EmitInteger, MVT::i32, 14, 
/*38986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38999*/     /*Scope*/ 30, /*->39030*/
/*39000*/       OPC_RecordNode, // #0 = $src
/*39001*/       OPC_CheckType, MVT::i32,
/*39003*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39005*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39008*/       OPC_EmitInteger, MVT::i32, 14, 
/*39011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39030*/     /*Scope*/ 53, /*->39084*/
/*39031*/       OPC_MoveChild, 0,
/*39033*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39036*/       OPC_RecordChild0, // #0 = $Rm
/*39037*/       OPC_MoveParent,
/*39038*/       OPC_CheckChild1Integer, 16, 
/*39040*/       OPC_CheckChild1Type, MVT::i32,
/*39042*/       OPC_CheckType, MVT::i32,
/*39044*/       OPC_Scope, 18, /*->39064*/ // 2 children in Scope
/*39046*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*39048*/         OPC_EmitInteger, MVT::i32, 14, 
/*39051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*39064*/       /*Scope*/ 18, /*->39083*/
/*39065*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39067*/         OPC_EmitInteger, MVT::i32, 14, 
/*39070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*39083*/       0, /*End of Scope*/
/*39084*/     /*Scope*/ 43, /*->39128*/
/*39085*/       OPC_RecordChild0, // #0 = $lhs
/*39086*/       OPC_MoveChild, 1,
/*39088*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*39091*/       OPC_RecordChild0, // #1 = $rhs
/*39092*/       OPC_MoveChild, 1,
/*39094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39097*/       OPC_CheckPredicate, 107, // Predicate_lo5AllOne
/*39099*/       OPC_MoveParent,
/*39100*/       OPC_CheckType, MVT::i32,
/*39102*/       OPC_MoveParent,
/*39103*/       OPC_CheckType, MVT::i32,
/*39105*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39107*/       OPC_EmitInteger, MVT::i32, 14, 
/*39110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39128*/     /*Scope*/ 29, /*->39158*/
/*39129*/       OPC_RecordNode, // #0 = $src
/*39130*/       OPC_CheckType, MVT::i32,
/*39132*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39134*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39137*/       OPC_EmitInteger, MVT::i32, 14, 
/*39140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39158*/     /*Scope*/ 97, /*->39256*/
/*39159*/       OPC_RecordChild0, // #0 = $Rm
/*39160*/       OPC_RecordChild1, // #1 = $imm
/*39161*/       OPC_Scope, 37, /*->39200*/ // 2 children in Scope
/*39163*/         OPC_MoveChild, 1,
/*39165*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39168*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*39170*/         OPC_CheckType, MVT::i32,
/*39172*/         OPC_MoveParent,
/*39173*/         OPC_CheckType, MVT::i32,
/*39175*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39177*/         OPC_EmitConvertToTarget, 1,
/*39179*/         OPC_EmitInteger, MVT::i32, 14, 
/*39182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*39200*/       /*Scope*/ 54, /*->39255*/
/*39201*/         OPC_CheckChild1Type, MVT::i32,
/*39203*/         OPC_CheckType, MVT::i32,
/*39205*/         OPC_Scope, 23, /*->39230*/ // 2 children in Scope
/*39207*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39209*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39212*/           OPC_EmitInteger, MVT::i32, 14, 
/*39215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39230*/         /*Scope*/ 23, /*->39254*/
/*39231*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39233*/           OPC_EmitInteger, MVT::i32, 14, 
/*39236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39254*/         0, /*End of Scope*/
/*39255*/       0, /*End of Scope*/
/*39256*/     0, /*End of Scope*/
/*39257*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->39379
/*39260*/     OPC_Scope, 67, /*->39329*/ // 2 children in Scope
/*39262*/       OPC_MoveChild, 0,
/*39264*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*39267*/       OPC_RecordMemRef,
/*39268*/       OPC_RecordNode, // #0 = 'ld' chained node
/*39269*/       OPC_CheckFoldableChainNode,
/*39270*/       OPC_MoveChild, 1,
/*39272*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*39275*/       OPC_RecordChild0, // #1 = $addr
/*39276*/       OPC_MoveChild, 0,
/*39278*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*39281*/       OPC_MoveParent,
/*39282*/       OPC_MoveParent,
/*39283*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*39285*/       OPC_CheckPredicate, 59, // Predicate_load
/*39287*/       OPC_MoveParent,
/*39288*/       OPC_RecordChild1, // #2 = $cp
/*39289*/       OPC_MoveChild, 1,
/*39291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39294*/       OPC_MoveParent,
/*39295*/       OPC_CheckType, MVT::i32,
/*39297*/       OPC_Scope, 14, /*->39313*/ // 2 children in Scope
/*39299*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39301*/         OPC_EmitMergeInputChains1_0,
/*39302*/         OPC_EmitConvertToTarget, 2,
/*39304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39313*/       /*Scope*/ 14, /*->39328*/
/*39314*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39316*/         OPC_EmitMergeInputChains1_0,
/*39317*/         OPC_EmitConvertToTarget, 2,
/*39319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39328*/       0, /*End of Scope*/
/*39329*/     /*Scope*/ 48, /*->39378*/
/*39330*/       OPC_RecordChild0, // #0 = $a
/*39331*/       OPC_RecordChild1, // #1 = $cp
/*39332*/       OPC_MoveChild, 1,
/*39334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39337*/       OPC_MoveParent,
/*39338*/       OPC_CheckType, MVT::i32,
/*39340*/       OPC_Scope, 21, /*->39363*/ // 2 children in Scope
/*39342*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39344*/         OPC_EmitConvertToTarget, 1,
/*39346*/         OPC_EmitInteger, MVT::i32, 14, 
/*39349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*39363*/       /*Scope*/ 13, /*->39377*/
/*39364*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*39366*/         OPC_EmitConvertToTarget, 1,
/*39368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*39377*/       0, /*End of Scope*/
/*39378*/     0, /*End of Scope*/
/*39379*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->39449
/*39382*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*39383*/     OPC_RecordChild1, // #1 = $cc
/*39384*/     OPC_MoveChild, 1,
/*39386*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39389*/     OPC_MoveParent,
/*39390*/     OPC_RecordChild2, // #2 = $lhs1
/*39391*/     OPC_RecordChild3, // #3 = $lhs2
/*39392*/     OPC_Scope, 28, /*->39422*/ // 2 children in Scope
/*39394*/       OPC_CheckChild4Integer, 0, 
/*39396*/       OPC_MoveChild, 5,
/*39398*/       OPC_CheckInteger, 0, 
/*39400*/       OPC_MoveParent,
/*39401*/       OPC_RecordChild6, // #4 = $dst
/*39402*/       OPC_MoveChild, 6,
/*39404*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39407*/       OPC_MoveParent,
/*39408*/       OPC_EmitMergeInputChains1_0,
/*39409*/       OPC_EmitConvertToTarget, 1,
/*39411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*39422*/     /*Scope*/ 25, /*->39448*/
/*39423*/       OPC_RecordChild4, // #4 = $rhs1
/*39424*/       OPC_RecordChild5, // #5 = $rhs2
/*39425*/       OPC_RecordChild6, // #6 = $dst
/*39426*/       OPC_MoveChild, 6,
/*39428*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39431*/       OPC_MoveParent,
/*39432*/       OPC_EmitMergeInputChains1_0,
/*39433*/       OPC_EmitConvertToTarget, 1,
/*39435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*39448*/     0, /*End of Scope*/
/*39449*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->41892
/*39453*/     OPC_Scope, 46|128,1/*174*/, /*->39630*/ // 7 children in Scope
/*39456*/       OPC_RecordChild0, // #0 = $Rn
/*39457*/       OPC_RecordChild1, // #1 = $shift
/*39458*/       OPC_CheckType, MVT::i32,
/*39460*/       OPC_Scope, 110, /*->39572*/ // 2 children in Scope
/*39462*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39464*/         OPC_Scope, 26, /*->39492*/ // 4 children in Scope
/*39466*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39469*/           OPC_EmitInteger, MVT::i32, 14, 
/*39472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39492*/         /*Scope*/ 26, /*->39519*/
/*39493*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39496*/           OPC_EmitInteger, MVT::i32, 14, 
/*39499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39519*/         /*Scope*/ 25, /*->39545*/
/*39520*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39523*/           OPC_EmitInteger, MVT::i32, 14, 
/*39526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39545*/         /*Scope*/ 25, /*->39571*/
/*39546*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39549*/           OPC_EmitInteger, MVT::i32, 14, 
/*39552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39571*/         0, /*End of Scope*/
/*39572*/       /*Scope*/ 56, /*->39629*/
/*39573*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39575*/         OPC_Scope, 25, /*->39602*/ // 2 children in Scope
/*39577*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39580*/           OPC_EmitInteger, MVT::i32, 14, 
/*39583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39602*/         /*Scope*/ 25, /*->39628*/
/*39603*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39606*/           OPC_EmitInteger, MVT::i32, 14, 
/*39609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39628*/         0, /*End of Scope*/
/*39629*/       0, /*End of Scope*/
/*39630*/     /*Scope*/ 27, /*->39658*/
/*39631*/       OPC_CheckChild0Integer, 0, 
/*39633*/       OPC_RecordChild1, // #0 = $Rn
/*39634*/       OPC_CheckType, MVT::i32,
/*39636*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39638*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39641*/       OPC_EmitInteger, MVT::i32, 14, 
/*39644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39658*/     /*Scope*/ 88|128,2/*344*/, /*->40004*/
/*39660*/       OPC_RecordChild0, // #0 = $Rn
/*39661*/       OPC_Scope, 36, /*->39699*/ // 6 children in Scope
/*39663*/         OPC_RecordChild1, // #1 = $imm
/*39664*/         OPC_MoveChild, 1,
/*39666*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39669*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*39671*/         OPC_MoveParent,
/*39672*/         OPC_CheckType, MVT::i32,
/*39674*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39676*/         OPC_EmitConvertToTarget, 1,
/*39678*/         OPC_EmitInteger, MVT::i32, 14, 
/*39681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39699*/       /*Scope*/ 36, /*->39736*/
/*39700*/         OPC_MoveChild, 0,
/*39702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39705*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*39707*/         OPC_MoveParent,
/*39708*/         OPC_RecordChild1, // #1 = $Rn
/*39709*/         OPC_CheckType, MVT::i32,
/*39711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39713*/         OPC_EmitConvertToTarget, 0,
/*39715*/         OPC_EmitInteger, MVT::i32, 14, 
/*39718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39736*/       /*Scope*/ 66, /*->39803*/
/*39737*/         OPC_RecordChild1, // #1 = $imm
/*39738*/         OPC_MoveChild, 1,
/*39740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39743*/         OPC_Scope, 30, /*->39775*/ // 2 children in Scope
/*39745*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39747*/           OPC_MoveParent,
/*39748*/           OPC_CheckType, MVT::i32,
/*39750*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39752*/           OPC_EmitConvertToTarget, 1,
/*39754*/           OPC_EmitInteger, MVT::i32, 14, 
/*39757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39775*/         /*Scope*/ 26, /*->39802*/
/*39776*/           OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*39778*/           OPC_MoveParent,
/*39779*/           OPC_CheckType, MVT::i32,
/*39781*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39783*/           OPC_EmitConvertToTarget, 1,
/*39785*/           OPC_EmitInteger, MVT::i32, 14, 
/*39788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39791*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39802*/         0, /*End of Scope*/
/*39803*/       /*Scope*/ 36, /*->39840*/
/*39804*/         OPC_MoveChild, 0,
/*39806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39809*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39811*/         OPC_MoveParent,
/*39812*/         OPC_RecordChild1, // #1 = $Rn
/*39813*/         OPC_CheckType, MVT::i32,
/*39815*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39817*/         OPC_EmitConvertToTarget, 0,
/*39819*/         OPC_EmitInteger, MVT::i32, 14, 
/*39822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39840*/       /*Scope*/ 84, /*->39925*/
/*39841*/         OPC_MoveChild, 1,
/*39843*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->39896
/*39847*/           OPC_RecordChild0, // #1 = $Rn
/*39848*/           OPC_RecordChild1, // #2 = $Rm
/*39849*/           OPC_MoveParent,
/*39850*/           OPC_CheckType, MVT::i32,
/*39852*/           OPC_Scope, 20, /*->39874*/ // 2 children in Scope
/*39854*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*39856*/             OPC_EmitInteger, MVT::i32, 14, 
/*39859*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39862*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39874*/           /*Scope*/ 20, /*->39895*/
/*39875*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39877*/             OPC_EmitInteger, MVT::i32, 14, 
/*39880*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39883*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39895*/           0, /*End of Scope*/
/*39896*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->39924
/*39899*/           OPC_RecordChild0, // #1 = $Rn
/*39900*/           OPC_RecordChild1, // #2 = $Rm
/*39901*/           OPC_MoveParent,
/*39902*/           OPC_CheckType, MVT::i32,
/*39904*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*39906*/           OPC_EmitInteger, MVT::i32, 14, 
/*39909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39912*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39924*/         0, // EndSwitchOpcode
/*39925*/       /*Scope*/ 77, /*->40003*/
/*39926*/         OPC_RecordChild1, // #1 = $Rm
/*39927*/         OPC_CheckType, MVT::i32,
/*39929*/         OPC_Scope, 23, /*->39954*/ // 3 children in Scope
/*39931*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39933*/           OPC_EmitInteger, MVT::i32, 14, 
/*39936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39954*/         /*Scope*/ 23, /*->39978*/
/*39955*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39957*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39960*/           OPC_EmitInteger, MVT::i32, 14, 
/*39963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39966*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39978*/         /*Scope*/ 23, /*->40002*/
/*39979*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39981*/           OPC_EmitInteger, MVT::i32, 14, 
/*39984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40002*/         0, /*End of Scope*/
/*40003*/       0, /*End of Scope*/
/*40004*/     /*Scope*/ 66|128,1/*194*/, /*->40200*/
/*40006*/       OPC_MoveChild, 0,
/*40008*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*40011*/       OPC_MoveChild, 0,
/*40013*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*40016*/       OPC_MoveChild, 0,
/*40018*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40021*/       OPC_MoveParent,
/*40022*/       OPC_CheckPredicate, 108, // Predicate_NEONimmAllZerosV
/*40024*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->40112
/*40027*/         OPC_MoveParent,
/*40028*/         OPC_MoveParent,
/*40029*/         OPC_RecordChild1, // #0 = $Vm
/*40030*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->40071
/*40033*/           OPC_Scope, 18, /*->40053*/ // 2 children in Scope
/*40035*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40037*/             OPC_EmitInteger, MVT::i32, 14, 
/*40040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40043*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*40053*/           /*Scope*/ 16, /*->40070*/
/*40054*/             OPC_EmitInteger, MVT::i32, 14, 
/*40057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40060*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*40070*/           0, /*End of Scope*/
/*40071*/         /*SwitchType*/ 38, MVT::v4i16,// ->40111
/*40073*/           OPC_Scope, 18, /*->40093*/ // 2 children in Scope
/*40075*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40077*/             OPC_EmitInteger, MVT::i32, 14, 
/*40080*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40083*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*40093*/           /*Scope*/ 16, /*->40110*/
/*40094*/             OPC_EmitInteger, MVT::i32, 14, 
/*40097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*40110*/           0, /*End of Scope*/
/*40111*/         0, // EndSwitchType
/*40112*/       /*SwitchType*/ 85, MVT::v4i32,// ->40199
/*40114*/         OPC_MoveParent,
/*40115*/         OPC_MoveParent,
/*40116*/         OPC_RecordChild1, // #0 = $Vm
/*40117*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->40158
/*40120*/           OPC_Scope, 18, /*->40140*/ // 2 children in Scope
/*40122*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40124*/             OPC_EmitInteger, MVT::i32, 14, 
/*40127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*40140*/           /*Scope*/ 16, /*->40157*/
/*40141*/             OPC_EmitInteger, MVT::i32, 14, 
/*40144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*40157*/           0, /*End of Scope*/
/*40158*/         /*SwitchType*/ 38, MVT::v8i16,// ->40198
/*40160*/           OPC_Scope, 18, /*->40180*/ // 2 children in Scope
/*40162*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40164*/             OPC_EmitInteger, MVT::i32, 14, 
/*40167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*40180*/           /*Scope*/ 16, /*->40197*/
/*40181*/             OPC_EmitInteger, MVT::i32, 14, 
/*40184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40187*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*40197*/           0, /*End of Scope*/
/*40198*/         0, // EndSwitchType
/*40199*/       0, // EndSwitchType
/*40200*/     /*Scope*/ 71|128,5/*711*/, /*->40913*/
/*40202*/       OPC_RecordChild0, // #0 = $src1
/*40203*/       OPC_MoveChild, 1,
/*40205*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->40720
/*40210*/         OPC_Scope, 9|128,1/*137*/, /*->40350*/ // 4 children in Scope
/*40213*/           OPC_RecordChild0, // #1 = $Vn
/*40214*/           OPC_MoveChild, 1,
/*40216*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40219*/           OPC_RecordChild0, // #2 = $Vm
/*40220*/           OPC_Scope, 63, /*->40285*/ // 2 children in Scope
/*40222*/             OPC_CheckChild0Type, MVT::v4i16,
/*40224*/             OPC_RecordChild1, // #3 = $lane
/*40225*/             OPC_MoveChild, 1,
/*40227*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40230*/             OPC_MoveParent,
/*40231*/             OPC_MoveParent,
/*40232*/             OPC_MoveParent,
/*40233*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40259
/*40236*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40238*/               OPC_EmitConvertToTarget, 3,
/*40240*/               OPC_EmitInteger, MVT::i32, 14, 
/*40243*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40246*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40259*/             /*SwitchType*/ 23, MVT::v8i16,// ->40284
/*40261*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40263*/               OPC_EmitConvertToTarget, 3,
/*40265*/               OPC_EmitInteger, MVT::i32, 14, 
/*40268*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40271*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40284*/             0, // EndSwitchType
/*40285*/           /*Scope*/ 63, /*->40349*/
/*40286*/             OPC_CheckChild0Type, MVT::v2i32,
/*40288*/             OPC_RecordChild1, // #3 = $lane
/*40289*/             OPC_MoveChild, 1,
/*40291*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40294*/             OPC_MoveParent,
/*40295*/             OPC_MoveParent,
/*40296*/             OPC_MoveParent,
/*40297*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40323
/*40300*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40302*/               OPC_EmitConvertToTarget, 3,
/*40304*/               OPC_EmitInteger, MVT::i32, 14, 
/*40307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40323*/             /*SwitchType*/ 23, MVT::v4i32,// ->40348
/*40325*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40327*/               OPC_EmitConvertToTarget, 3,
/*40329*/               OPC_EmitInteger, MVT::i32, 14, 
/*40332*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40335*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40348*/             0, // EndSwitchType
/*40349*/           0, /*End of Scope*/
/*40350*/         /*Scope*/ 10|128,1/*138*/, /*->40490*/
/*40352*/           OPC_MoveChild, 0,
/*40354*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40357*/           OPC_RecordChild0, // #1 = $Vm
/*40358*/           OPC_Scope, 64, /*->40424*/ // 2 children in Scope
/*40360*/             OPC_CheckChild0Type, MVT::v4i16,
/*40362*/             OPC_RecordChild1, // #2 = $lane
/*40363*/             OPC_MoveChild, 1,
/*40365*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40368*/             OPC_MoveParent,
/*40369*/             OPC_MoveParent,
/*40370*/             OPC_RecordChild1, // #3 = $Vn
/*40371*/             OPC_MoveParent,
/*40372*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40398
/*40375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40377*/               OPC_EmitConvertToTarget, 2,
/*40379*/               OPC_EmitInteger, MVT::i32, 14, 
/*40382*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40385*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40398*/             /*SwitchType*/ 23, MVT::v8i16,// ->40423
/*40400*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40402*/               OPC_EmitConvertToTarget, 2,
/*40404*/               OPC_EmitInteger, MVT::i32, 14, 
/*40407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40410*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40423*/             0, // EndSwitchType
/*40424*/           /*Scope*/ 64, /*->40489*/
/*40425*/             OPC_CheckChild0Type, MVT::v2i32,
/*40427*/             OPC_RecordChild1, // #2 = $lane
/*40428*/             OPC_MoveChild, 1,
/*40430*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40433*/             OPC_MoveParent,
/*40434*/             OPC_MoveParent,
/*40435*/             OPC_RecordChild1, // #3 = $Vn
/*40436*/             OPC_MoveParent,
/*40437*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40463
/*40440*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40442*/               OPC_EmitConvertToTarget, 2,
/*40444*/               OPC_EmitInteger, MVT::i32, 14, 
/*40447*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40450*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40463*/             /*SwitchType*/ 23, MVT::v4i32,// ->40488
/*40465*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40467*/               OPC_EmitConvertToTarget, 2,
/*40469*/               OPC_EmitInteger, MVT::i32, 14, 
/*40472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40488*/             0, // EndSwitchType
/*40489*/           0, /*End of Scope*/
/*40490*/         /*Scope*/ 113, /*->40604*/
/*40491*/           OPC_RecordChild0, // #1 = $src2
/*40492*/           OPC_MoveChild, 1,
/*40494*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40497*/           OPC_RecordChild0, // #2 = $src3
/*40498*/           OPC_Scope, 51, /*->40551*/ // 2 children in Scope
/*40500*/             OPC_CheckChild0Type, MVT::v8i16,
/*40502*/             OPC_RecordChild1, // #3 = $lane
/*40503*/             OPC_MoveChild, 1,
/*40505*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40508*/             OPC_MoveParent,
/*40509*/             OPC_MoveParent,
/*40510*/             OPC_MoveParent,
/*40511*/             OPC_CheckType, MVT::v8i16,
/*40513*/             OPC_EmitConvertToTarget, 3,
/*40515*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40518*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*40527*/             OPC_EmitConvertToTarget, 3,
/*40529*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40532*/             OPC_EmitInteger, MVT::i32, 14, 
/*40535*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40538*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40551*/           /*Scope*/ 51, /*->40603*/
/*40552*/             OPC_CheckChild0Type, MVT::v4i32,
/*40554*/             OPC_RecordChild1, // #3 = $lane
/*40555*/             OPC_MoveChild, 1,
/*40557*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40560*/             OPC_MoveParent,
/*40561*/             OPC_MoveParent,
/*40562*/             OPC_MoveParent,
/*40563*/             OPC_CheckType, MVT::v4i32,
/*40565*/             OPC_EmitConvertToTarget, 3,
/*40567*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40570*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40579*/             OPC_EmitConvertToTarget, 3,
/*40581*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40584*/             OPC_EmitInteger, MVT::i32, 14, 
/*40587*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40590*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40603*/           0, /*End of Scope*/
/*40604*/         /*Scope*/ 114, /*->40719*/
/*40605*/           OPC_MoveChild, 0,
/*40607*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40610*/           OPC_RecordChild0, // #1 = $src3
/*40611*/           OPC_Scope, 52, /*->40665*/ // 2 children in Scope
/*40613*/             OPC_CheckChild0Type, MVT::v8i16,
/*40615*/             OPC_RecordChild1, // #2 = $lane
/*40616*/             OPC_MoveChild, 1,
/*40618*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40621*/             OPC_MoveParent,
/*40622*/             OPC_MoveParent,
/*40623*/             OPC_RecordChild1, // #3 = $src2
/*40624*/             OPC_MoveParent,
/*40625*/             OPC_CheckType, MVT::v8i16,
/*40627*/             OPC_EmitConvertToTarget, 2,
/*40629*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40632*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*40641*/             OPC_EmitConvertToTarget, 2,
/*40643*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40646*/             OPC_EmitInteger, MVT::i32, 14, 
/*40649*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40652*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40665*/           /*Scope*/ 52, /*->40718*/
/*40666*/             OPC_CheckChild0Type, MVT::v4i32,
/*40668*/             OPC_RecordChild1, // #2 = $lane
/*40669*/             OPC_MoveChild, 1,
/*40671*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40674*/             OPC_MoveParent,
/*40675*/             OPC_MoveParent,
/*40676*/             OPC_RecordChild1, // #3 = $src2
/*40677*/             OPC_MoveParent,
/*40678*/             OPC_CheckType, MVT::v4i32,
/*40680*/             OPC_EmitConvertToTarget, 2,
/*40682*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40685*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*40694*/             OPC_EmitConvertToTarget, 2,
/*40696*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40699*/             OPC_EmitInteger, MVT::i32, 14, 
/*40702*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40705*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40718*/           0, /*End of Scope*/
/*40719*/         0, /*End of Scope*/
/*40720*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->40816
/*40723*/         OPC_RecordChild0, // #1 = $Vn
/*40724*/         OPC_Scope, 44, /*->40770*/ // 2 children in Scope
/*40726*/           OPC_CheckChild0Type, MVT::v4i16,
/*40728*/           OPC_MoveChild, 1,
/*40730*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40733*/           OPC_RecordChild0, // #2 = $Vm
/*40734*/           OPC_CheckChild0Type, MVT::v4i16,
/*40736*/           OPC_RecordChild1, // #3 = $lane
/*40737*/           OPC_MoveChild, 1,
/*40739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40742*/           OPC_MoveParent,
/*40743*/           OPC_MoveParent,
/*40744*/           OPC_MoveParent,
/*40745*/           OPC_CheckType, MVT::v4i32,
/*40747*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40749*/           OPC_EmitConvertToTarget, 3,
/*40751*/           OPC_EmitInteger, MVT::i32, 14, 
/*40754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40770*/         /*Scope*/ 44, /*->40815*/
/*40771*/           OPC_CheckChild0Type, MVT::v2i32,
/*40773*/           OPC_MoveChild, 1,
/*40775*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40778*/           OPC_RecordChild0, // #2 = $Vm
/*40779*/           OPC_CheckChild0Type, MVT::v2i32,
/*40781*/           OPC_RecordChild1, // #3 = $lane
/*40782*/           OPC_MoveChild, 1,
/*40784*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40787*/           OPC_MoveParent,
/*40788*/           OPC_MoveParent,
/*40789*/           OPC_MoveParent,
/*40790*/           OPC_CheckType, MVT::v2i64,
/*40792*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40794*/           OPC_EmitConvertToTarget, 3,
/*40796*/           OPC_EmitInteger, MVT::i32, 14, 
/*40799*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40802*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40815*/         0, /*End of Scope*/
/*40816*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->40912
/*40819*/         OPC_RecordChild0, // #1 = $Vn
/*40820*/         OPC_Scope, 44, /*->40866*/ // 2 children in Scope
/*40822*/           OPC_CheckChild0Type, MVT::v4i16,
/*40824*/           OPC_MoveChild, 1,
/*40826*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40829*/           OPC_RecordChild0, // #2 = $Vm
/*40830*/           OPC_CheckChild0Type, MVT::v4i16,
/*40832*/           OPC_RecordChild1, // #3 = $lane
/*40833*/           OPC_MoveChild, 1,
/*40835*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40838*/           OPC_MoveParent,
/*40839*/           OPC_MoveParent,
/*40840*/           OPC_MoveParent,
/*40841*/           OPC_CheckType, MVT::v4i32,
/*40843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40845*/           OPC_EmitConvertToTarget, 3,
/*40847*/           OPC_EmitInteger, MVT::i32, 14, 
/*40850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40866*/         /*Scope*/ 44, /*->40911*/
/*40867*/           OPC_CheckChild0Type, MVT::v2i32,
/*40869*/           OPC_MoveChild, 1,
/*40871*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40874*/           OPC_RecordChild0, // #2 = $Vm
/*40875*/           OPC_CheckChild0Type, MVT::v2i32,
/*40877*/           OPC_RecordChild1, // #3 = $lane
/*40878*/           OPC_MoveChild, 1,
/*40880*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40883*/           OPC_MoveParent,
/*40884*/           OPC_MoveParent,
/*40885*/           OPC_MoveParent,
/*40886*/           OPC_CheckType, MVT::v2i64,
/*40888*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40890*/           OPC_EmitConvertToTarget, 3,
/*40892*/           OPC_EmitInteger, MVT::i32, 14, 
/*40895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40911*/         0, /*End of Scope*/
/*40912*/       0, // EndSwitchOpcode
/*40913*/     /*Scope*/ 59|128,2/*315*/, /*->41230*/
/*40915*/       OPC_MoveChild, 0,
/*40917*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->41013
/*40921*/         OPC_MoveChild, 0,
/*40923*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40926*/         OPC_MoveParent,
/*40927*/         OPC_CheckPredicate, 108, // Predicate_NEONimmAllZerosV
/*40929*/         OPC_MoveParent,
/*40930*/         OPC_RecordChild1, // #0 = $Vm
/*40931*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->40972
/*40934*/           OPC_Scope, 18, /*->40954*/ // 2 children in Scope
/*40936*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40938*/             OPC_EmitInteger, MVT::i32, 14, 
/*40941*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40944*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40954*/           /*Scope*/ 16, /*->40971*/
/*40955*/             OPC_EmitInteger, MVT::i32, 14, 
/*40958*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40961*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40971*/           0, /*End of Scope*/
/*40972*/         /*SwitchType*/ 38, MVT::v4i32,// ->41012
/*40974*/           OPC_Scope, 18, /*->40994*/ // 2 children in Scope
/*40976*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40978*/             OPC_EmitInteger, MVT::i32, 14, 
/*40981*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40984*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40994*/           /*Scope*/ 16, /*->41011*/
/*40995*/             OPC_EmitInteger, MVT::i32, 14, 
/*40998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41001*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*41011*/           0, /*End of Scope*/
/*41012*/         0, // EndSwitchType
/*41013*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->41121
/*41016*/         OPC_RecordChild0, // #0 = $Vn
/*41017*/         OPC_Scope, 33, /*->41052*/ // 3 children in Scope
/*41019*/           OPC_CheckChild0Type, MVT::v8i8,
/*41021*/           OPC_MoveParent,
/*41022*/           OPC_MoveChild, 1,
/*41024*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41027*/           OPC_RecordChild0, // #1 = $Vm
/*41028*/           OPC_CheckChild0Type, MVT::v8i8,
/*41030*/           OPC_MoveParent,
/*41031*/           OPC_CheckType, MVT::v8i16,
/*41033*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41035*/           OPC_EmitInteger, MVT::i32, 14, 
/*41038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41052*/         /*Scope*/ 33, /*->41086*/
/*41053*/           OPC_CheckChild0Type, MVT::v4i16,
/*41055*/           OPC_MoveParent,
/*41056*/           OPC_MoveChild, 1,
/*41058*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41061*/           OPC_RecordChild0, // #1 = $Vm
/*41062*/           OPC_CheckChild0Type, MVT::v4i16,
/*41064*/           OPC_MoveParent,
/*41065*/           OPC_CheckType, MVT::v4i32,
/*41067*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41069*/           OPC_EmitInteger, MVT::i32, 14, 
/*41072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41075*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41086*/         /*Scope*/ 33, /*->41120*/
/*41087*/           OPC_CheckChild0Type, MVT::v2i32,
/*41089*/           OPC_MoveParent,
/*41090*/           OPC_MoveChild, 1,
/*41092*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41095*/           OPC_RecordChild0, // #1 = $Vm
/*41096*/           OPC_CheckChild0Type, MVT::v2i32,
/*41098*/           OPC_MoveParent,
/*41099*/           OPC_CheckType, MVT::v2i64,
/*41101*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41103*/           OPC_EmitInteger, MVT::i32, 14, 
/*41106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41120*/         0, /*End of Scope*/
/*41121*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->41229
/*41124*/         OPC_RecordChild0, // #0 = $Vn
/*41125*/         OPC_Scope, 33, /*->41160*/ // 3 children in Scope
/*41127*/           OPC_CheckChild0Type, MVT::v8i8,
/*41129*/           OPC_MoveParent,
/*41130*/           OPC_MoveChild, 1,
/*41132*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41135*/           OPC_RecordChild0, // #1 = $Vm
/*41136*/           OPC_CheckChild0Type, MVT::v8i8,
/*41138*/           OPC_MoveParent,
/*41139*/           OPC_CheckType, MVT::v8i16,
/*41141*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41143*/           OPC_EmitInteger, MVT::i32, 14, 
/*41146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41160*/         /*Scope*/ 33, /*->41194*/
/*41161*/           OPC_CheckChild0Type, MVT::v4i16,
/*41163*/           OPC_MoveParent,
/*41164*/           OPC_MoveChild, 1,
/*41166*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41169*/           OPC_RecordChild0, // #1 = $Vm
/*41170*/           OPC_CheckChild0Type, MVT::v4i16,
/*41172*/           OPC_MoveParent,
/*41173*/           OPC_CheckType, MVT::v4i32,
/*41175*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41177*/           OPC_EmitInteger, MVT::i32, 14, 
/*41180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41194*/         /*Scope*/ 33, /*->41228*/
/*41195*/           OPC_CheckChild0Type, MVT::v2i32,
/*41197*/           OPC_MoveParent,
/*41198*/           OPC_MoveChild, 1,
/*41200*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41203*/           OPC_RecordChild0, // #1 = $Vm
/*41204*/           OPC_CheckChild0Type, MVT::v2i32,
/*41206*/           OPC_MoveParent,
/*41207*/           OPC_CheckType, MVT::v2i64,
/*41209*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41211*/           OPC_EmitInteger, MVT::i32, 14, 
/*41214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41228*/         0, /*End of Scope*/
/*41229*/       0, // EndSwitchOpcode
/*41230*/     /*Scope*/ 19|128,5/*659*/, /*->41891*/
/*41232*/       OPC_RecordChild0, // #0 = $src1
/*41233*/       OPC_Scope, 97|128,3/*481*/, /*->41717*/ // 2 children in Scope
/*41236*/         OPC_MoveChild, 1,
/*41238*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->41380
/*41243*/           OPC_RecordChild0, // #1 = $Vn
/*41244*/           OPC_RecordChild1, // #2 = $Vm
/*41245*/           OPC_MoveParent,
/*41246*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->41269
/*41249*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41251*/             OPC_EmitInteger, MVT::i32, 14, 
/*41254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41257*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41269*/           /*SwitchType*/ 20, MVT::v4i16,// ->41291
/*41271*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41273*/             OPC_EmitInteger, MVT::i32, 14, 
/*41276*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41279*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41291*/           /*SwitchType*/ 20, MVT::v2i32,// ->41313
/*41293*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41295*/             OPC_EmitInteger, MVT::i32, 14, 
/*41298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41301*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41313*/           /*SwitchType*/ 20, MVT::v16i8,// ->41335
/*41315*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41317*/             OPC_EmitInteger, MVT::i32, 14, 
/*41320*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41323*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41335*/           /*SwitchType*/ 20, MVT::v8i16,// ->41357
/*41337*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41339*/             OPC_EmitInteger, MVT::i32, 14, 
/*41342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41345*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41357*/           /*SwitchType*/ 20, MVT::v4i32,// ->41379
/*41359*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41361*/             OPC_EmitInteger, MVT::i32, 14, 
/*41364*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41367*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41379*/           0, // EndSwitchType
/*41380*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->41467
/*41383*/           OPC_RecordChild0, // #1 = $Vn
/*41384*/           OPC_Scope, 26, /*->41412*/ // 3 children in Scope
/*41386*/             OPC_CheckChild0Type, MVT::v8i8,
/*41388*/             OPC_RecordChild1, // #2 = $Vm
/*41389*/             OPC_MoveParent,
/*41390*/             OPC_CheckType, MVT::v8i16,
/*41392*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41394*/             OPC_EmitInteger, MVT::i32, 14, 
/*41397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41400*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41412*/           /*Scope*/ 26, /*->41439*/
/*41413*/             OPC_CheckChild0Type, MVT::v4i16,
/*41415*/             OPC_RecordChild1, // #2 = $Vm
/*41416*/             OPC_MoveParent,
/*41417*/             OPC_CheckType, MVT::v4i32,
/*41419*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41421*/             OPC_EmitInteger, MVT::i32, 14, 
/*41424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41439*/           /*Scope*/ 26, /*->41466*/
/*41440*/             OPC_CheckChild0Type, MVT::v2i32,
/*41442*/             OPC_RecordChild1, // #2 = $Vm
/*41443*/             OPC_MoveParent,
/*41444*/             OPC_CheckType, MVT::v2i64,
/*41446*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41448*/             OPC_EmitInteger, MVT::i32, 14, 
/*41451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41466*/           0, /*End of Scope*/
/*41467*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->41554
/*41470*/           OPC_RecordChild0, // #1 = $Vn
/*41471*/           OPC_Scope, 26, /*->41499*/ // 3 children in Scope
/*41473*/             OPC_CheckChild0Type, MVT::v8i8,
/*41475*/             OPC_RecordChild1, // #2 = $Vm
/*41476*/             OPC_MoveParent,
/*41477*/             OPC_CheckType, MVT::v8i16,
/*41479*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41481*/             OPC_EmitInteger, MVT::i32, 14, 
/*41484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41487*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41499*/           /*Scope*/ 26, /*->41526*/
/*41500*/             OPC_CheckChild0Type, MVT::v4i16,
/*41502*/             OPC_RecordChild1, // #2 = $Vm
/*41503*/             OPC_MoveParent,
/*41504*/             OPC_CheckType, MVT::v4i32,
/*41506*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41508*/             OPC_EmitInteger, MVT::i32, 14, 
/*41511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41514*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41526*/           /*Scope*/ 26, /*->41553*/
/*41527*/             OPC_CheckChild0Type, MVT::v2i32,
/*41529*/             OPC_RecordChild1, // #2 = $Vm
/*41530*/             OPC_MoveParent,
/*41531*/             OPC_CheckType, MVT::v2i64,
/*41533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41535*/             OPC_EmitInteger, MVT::i32, 14, 
/*41538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41553*/           0, /*End of Scope*/
/*41554*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->41635
/*41557*/           OPC_RecordChild0, // #1 = $Vm
/*41558*/           OPC_Scope, 24, /*->41584*/ // 3 children in Scope
/*41560*/             OPC_CheckChild0Type, MVT::v8i8,
/*41562*/             OPC_MoveParent,
/*41563*/             OPC_CheckType, MVT::v8i16,
/*41565*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41567*/             OPC_EmitInteger, MVT::i32, 14, 
/*41570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41584*/           /*Scope*/ 24, /*->41609*/
/*41585*/             OPC_CheckChild0Type, MVT::v4i16,
/*41587*/             OPC_MoveParent,
/*41588*/             OPC_CheckType, MVT::v4i32,
/*41590*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41592*/             OPC_EmitInteger, MVT::i32, 14, 
/*41595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41609*/           /*Scope*/ 24, /*->41634*/
/*41610*/             OPC_CheckChild0Type, MVT::v2i32,
/*41612*/             OPC_MoveParent,
/*41613*/             OPC_CheckType, MVT::v2i64,
/*41615*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41617*/             OPC_EmitInteger, MVT::i32, 14, 
/*41620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41634*/           0, /*End of Scope*/
/*41635*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->41716
/*41638*/           OPC_RecordChild0, // #1 = $Vm
/*41639*/           OPC_Scope, 24, /*->41665*/ // 3 children in Scope
/*41641*/             OPC_CheckChild0Type, MVT::v8i8,
/*41643*/             OPC_MoveParent,
/*41644*/             OPC_CheckType, MVT::v8i16,
/*41646*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41648*/             OPC_EmitInteger, MVT::i32, 14, 
/*41651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41665*/           /*Scope*/ 24, /*->41690*/
/*41666*/             OPC_CheckChild0Type, MVT::v4i16,
/*41668*/             OPC_MoveParent,
/*41669*/             OPC_CheckType, MVT::v4i32,
/*41671*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41673*/             OPC_EmitInteger, MVT::i32, 14, 
/*41676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41690*/           /*Scope*/ 24, /*->41715*/
/*41691*/             OPC_CheckChild0Type, MVT::v2i32,
/*41693*/             OPC_MoveParent,
/*41694*/             OPC_CheckType, MVT::v2i64,
/*41696*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41698*/             OPC_EmitInteger, MVT::i32, 14, 
/*41701*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41704*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41715*/           0, /*End of Scope*/
/*41716*/         0, // EndSwitchOpcode
/*41717*/       /*Scope*/ 43|128,1/*171*/, /*->41890*/
/*41719*/         OPC_RecordChild1, // #1 = $Vm
/*41720*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->41742
/*41723*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41725*/           OPC_EmitInteger, MVT::i32, 14, 
/*41728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41742*/         /*SwitchType*/ 19, MVT::v4i16,// ->41763
/*41744*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41746*/           OPC_EmitInteger, MVT::i32, 14, 
/*41749*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41752*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41763*/         /*SwitchType*/ 19, MVT::v2i32,// ->41784
/*41765*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41767*/           OPC_EmitInteger, MVT::i32, 14, 
/*41770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41784*/         /*SwitchType*/ 19, MVT::v16i8,// ->41805
/*41786*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41788*/           OPC_EmitInteger, MVT::i32, 14, 
/*41791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41805*/         /*SwitchType*/ 19, MVT::v8i16,// ->41826
/*41807*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41809*/           OPC_EmitInteger, MVT::i32, 14, 
/*41812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41826*/         /*SwitchType*/ 19, MVT::v4i32,// ->41847
/*41828*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41830*/           OPC_EmitInteger, MVT::i32, 14, 
/*41833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41847*/         /*SwitchType*/ 19, MVT::v1i64,// ->41868
/*41849*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41851*/           OPC_EmitInteger, MVT::i32, 14, 
/*41854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*41868*/         /*SwitchType*/ 19, MVT::v2i64,// ->41889
/*41870*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41872*/           OPC_EmitInteger, MVT::i32, 14, 
/*41875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*41889*/         0, // EndSwitchType
/*41890*/       0, /*End of Scope*/
/*41891*/     0, /*End of Scope*/
/*41892*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->42370
/*41896*/     OPC_RecordChild0, // #0 = $Rn
/*41897*/     OPC_RecordChild1, // #1 = $shift
/*41898*/     OPC_Scope, 27|128,1/*155*/, /*->42056*/ // 3 children in Scope
/*41901*/       OPC_CheckType, MVT::i32,
/*41903*/       OPC_Scope, 75, /*->41980*/ // 4 children in Scope
/*41905*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41907*/         OPC_Scope, 23, /*->41932*/ // 3 children in Scope
/*41909*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41912*/           OPC_EmitInteger, MVT::i32, 14, 
/*41915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41918*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41932*/         /*Scope*/ 23, /*->41956*/
/*41933*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41936*/           OPC_EmitInteger, MVT::i32, 14, 
/*41939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41956*/         /*Scope*/ 22, /*->41979*/
/*41957*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41960*/           OPC_EmitInteger, MVT::i32, 14, 
/*41963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41966*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41979*/         0, /*End of Scope*/
/*41980*/       /*Scope*/ 24, /*->42005*/
/*41981*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41983*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41986*/         OPC_EmitInteger, MVT::i32, 14, 
/*41989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42005*/       /*Scope*/ 24, /*->42030*/
/*42006*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42008*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42011*/         OPC_EmitInteger, MVT::i32, 14, 
/*42014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42030*/       /*Scope*/ 24, /*->42055*/
/*42031*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42033*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42036*/         OPC_EmitInteger, MVT::i32, 14, 
/*42039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42055*/       0, /*End of Scope*/
/*42056*/     /*Scope*/ 120|128,1/*248*/, /*->42306*/
/*42058*/       OPC_MoveChild, 1,
/*42060*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42063*/       OPC_Scope, 30, /*->42095*/ // 6 children in Scope
/*42065*/         OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*42067*/         OPC_MoveParent,
/*42068*/         OPC_CheckType, MVT::i32,
/*42070*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42072*/         OPC_EmitConvertToTarget, 1,
/*42074*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42077*/         OPC_EmitInteger, MVT::i32, 14, 
/*42080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*42095*/       /*Scope*/ 27, /*->42123*/
/*42096*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*42098*/         OPC_MoveParent,
/*42099*/         OPC_CheckType, MVT::i32,
/*42101*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42103*/         OPC_EmitConvertToTarget, 1,
/*42105*/         OPC_EmitInteger, MVT::i32, 14, 
/*42108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42123*/       /*Scope*/ 30, /*->42154*/
/*42124*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*42126*/         OPC_MoveParent,
/*42127*/         OPC_CheckType, MVT::i32,
/*42129*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42131*/         OPC_EmitConvertToTarget, 1,
/*42133*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42136*/         OPC_EmitInteger, MVT::i32, 14, 
/*42139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*42154*/       /*Scope*/ 27, /*->42182*/
/*42155*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*42157*/         OPC_MoveParent,
/*42158*/         OPC_CheckType, MVT::i32,
/*42160*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42162*/         OPC_EmitConvertToTarget, 1,
/*42164*/         OPC_EmitInteger, MVT::i32, 14, 
/*42167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42182*/       /*Scope*/ 30, /*->42213*/
/*42183*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*42185*/         OPC_MoveParent,
/*42186*/         OPC_CheckType, MVT::i32,
/*42188*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42190*/         OPC_EmitConvertToTarget, 1,
/*42192*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42195*/         OPC_EmitInteger, MVT::i32, 14, 
/*42198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42213*/       /*Scope*/ 91, /*->42305*/
/*42214*/         OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*42216*/         OPC_MoveParent,
/*42217*/         OPC_CheckType, MVT::i32,
/*42219*/         OPC_Scope, 41, /*->42262*/ // 2 children in Scope
/*42221*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*42223*/           OPC_EmitConvertToTarget, 1,
/*42225*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42228*/           OPC_EmitInteger, MVT::i32, 14, 
/*42231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42234*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42244*/           OPC_EmitInteger, MVT::i32, 14, 
/*42247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42262*/         /*Scope*/ 41, /*->42304*/
/*42263*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42265*/           OPC_EmitConvertToTarget, 1,
/*42267*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42270*/           OPC_EmitInteger, MVT::i32, 14, 
/*42273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42276*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42286*/           OPC_EmitInteger, MVT::i32, 14, 
/*42289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42304*/         0, /*End of Scope*/
/*42305*/       0, /*End of Scope*/
/*42306*/     /*Scope*/ 62, /*->42369*/
/*42307*/       OPC_CheckType, MVT::i32,
/*42309*/       OPC_Scope, 20, /*->42331*/ // 2 children in Scope
/*42311*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42313*/         OPC_EmitInteger, MVT::i32, 14, 
/*42316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42331*/       /*Scope*/ 36, /*->42368*/
/*42332*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42334*/         OPC_EmitInteger, MVT::i32, 14, 
/*42337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42340*/         OPC_Scope, 12, /*->42354*/ // 2 children in Scope
/*42342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42354*/         /*Scope*/ 12, /*->42367*/
/*42355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42367*/         0, /*End of Scope*/
/*42368*/       0, /*End of Scope*/
/*42369*/     0, /*End of Scope*/
/*42370*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->42721
/*42374*/     OPC_RecordChild0, // #0 = $Rn
/*42375*/     OPC_Scope, 64|128,1/*192*/, /*->42570*/ // 5 children in Scope
/*42378*/       OPC_RecordChild1, // #1 = $shift
/*42379*/       OPC_Scope, 26|128,1/*154*/, /*->42536*/ // 2 children in Scope
/*42382*/         OPC_CheckType, MVT::i32,
/*42384*/         OPC_Scope, 98, /*->42484*/ // 2 children in Scope
/*42386*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42388*/           OPC_Scope, 23, /*->42413*/ // 4 children in Scope
/*42390*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42393*/             OPC_EmitInteger, MVT::i32, 14, 
/*42396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42399*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42413*/           /*Scope*/ 23, /*->42437*/
/*42414*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42417*/             OPC_EmitInteger, MVT::i32, 14, 
/*42420*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42423*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42437*/           /*Scope*/ 22, /*->42460*/
/*42438*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42441*/             OPC_EmitInteger, MVT::i32, 14, 
/*42444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42460*/           /*Scope*/ 22, /*->42483*/
/*42461*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42464*/             OPC_EmitInteger, MVT::i32, 14, 
/*42467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42483*/           0, /*End of Scope*/
/*42484*/         /*Scope*/ 50, /*->42535*/
/*42485*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42487*/           OPC_Scope, 22, /*->42511*/ // 2 children in Scope
/*42489*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42492*/             OPC_EmitInteger, MVT::i32, 14, 
/*42495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42498*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42511*/           /*Scope*/ 22, /*->42534*/
/*42512*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42515*/             OPC_EmitInteger, MVT::i32, 14, 
/*42518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42534*/           0, /*End of Scope*/
/*42535*/         0, /*End of Scope*/
/*42536*/       /*Scope*/ 32, /*->42569*/
/*42537*/         OPC_MoveChild, 1,
/*42539*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42542*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*42544*/         OPC_MoveParent,
/*42545*/         OPC_CheckType, MVT::i32,
/*42547*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42549*/         OPC_EmitConvertToTarget, 1,
/*42551*/         OPC_EmitInteger, MVT::i32, 14, 
/*42554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42569*/       0, /*End of Scope*/
/*42570*/     /*Scope*/ 33, /*->42604*/
/*42571*/       OPC_MoveChild, 0,
/*42573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42576*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*42578*/       OPC_MoveParent,
/*42579*/       OPC_RecordChild1, // #1 = $Rn
/*42580*/       OPC_CheckType, MVT::i32,
/*42582*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42584*/       OPC_EmitConvertToTarget, 0,
/*42586*/       OPC_EmitInteger, MVT::i32, 14, 
/*42589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42604*/     /*Scope*/ 33, /*->42638*/
/*42605*/       OPC_RecordChild1, // #1 = $imm
/*42606*/       OPC_MoveChild, 1,
/*42608*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42611*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*42613*/       OPC_MoveParent,
/*42614*/       OPC_CheckType, MVT::i32,
/*42616*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42618*/       OPC_EmitConvertToTarget, 1,
/*42620*/       OPC_EmitInteger, MVT::i32, 14, 
/*42623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42638*/     /*Scope*/ 33, /*->42672*/
/*42639*/       OPC_MoveChild, 0,
/*42641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42644*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*42646*/       OPC_MoveParent,
/*42647*/       OPC_RecordChild1, // #1 = $Rn
/*42648*/       OPC_CheckType, MVT::i32,
/*42650*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42652*/       OPC_EmitConvertToTarget, 0,
/*42654*/       OPC_EmitInteger, MVT::i32, 14, 
/*42657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42672*/     /*Scope*/ 47, /*->42720*/
/*42673*/       OPC_RecordChild1, // #1 = $Rm
/*42674*/       OPC_CheckType, MVT::i32,
/*42676*/       OPC_Scope, 20, /*->42698*/ // 2 children in Scope
/*42678*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42680*/         OPC_EmitInteger, MVT::i32, 14, 
/*42683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42698*/       /*Scope*/ 20, /*->42719*/
/*42699*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42701*/         OPC_EmitInteger, MVT::i32, 14, 
/*42704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42719*/       0, /*End of Scope*/
/*42720*/     0, /*End of Scope*/
/*42721*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->43200
/*42725*/     OPC_RecordChild0, // #0 = $Rn
/*42726*/     OPC_RecordChild1, // #1 = $shift
/*42727*/     OPC_Scope, 103, /*->42832*/ // 3 children in Scope
/*42729*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42730*/       OPC_CheckType, MVT::i32,
/*42732*/       OPC_Scope, 65, /*->42799*/ // 2 children in Scope
/*42734*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42736*/         OPC_Scope, 30, /*->42768*/ // 2 children in Scope
/*42738*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42741*/           OPC_EmitInteger, MVT::i32, 14, 
/*42744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42750*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42768*/         /*Scope*/ 29, /*->42798*/
/*42769*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42772*/           OPC_EmitInteger, MVT::i32, 14, 
/*42775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42781*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42798*/         0, /*End of Scope*/
/*42799*/       /*Scope*/ 31, /*->42831*/
/*42800*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42802*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42805*/         OPC_EmitInteger, MVT::i32, 14, 
/*42808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42814*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42831*/       0, /*End of Scope*/
/*42832*/     /*Scope*/ 47|128,2/*303*/, /*->43137*/
/*42834*/       OPC_MoveChild, 1,
/*42836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42839*/       OPC_Scope, 38, /*->42879*/ // 6 children in Scope
/*42841*/         OPC_CheckPredicate, 109, // Predicate_imm0_255_not
/*42843*/         OPC_MoveParent,
/*42844*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42845*/         OPC_CheckType, MVT::i32,
/*42847*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42849*/         OPC_EmitConvertToTarget, 1,
/*42851*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*42854*/         OPC_EmitInteger, MVT::i32, 14, 
/*42857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42863*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*42879*/       /*Scope*/ 35, /*->42915*/
/*42880*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*42882*/         OPC_MoveParent,
/*42883*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42884*/         OPC_CheckType, MVT::i32,
/*42886*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42888*/         OPC_EmitConvertToTarget, 1,
/*42890*/         OPC_EmitInteger, MVT::i32, 14, 
/*42893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42899*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42915*/       /*Scope*/ 38, /*->42954*/
/*42916*/         OPC_CheckPredicate, 29, // Predicate_so_imm_not
/*42918*/         OPC_MoveParent,
/*42919*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42920*/         OPC_CheckType, MVT::i32,
/*42922*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42924*/         OPC_EmitConvertToTarget, 1,
/*42926*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42929*/         OPC_EmitInteger, MVT::i32, 14, 
/*42932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42938*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*42954*/       /*Scope*/ 35, /*->42990*/
/*42955*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*42957*/         OPC_MoveParent,
/*42958*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42959*/         OPC_CheckType, MVT::i32,
/*42961*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42963*/         OPC_EmitConvertToTarget, 1,
/*42965*/         OPC_EmitInteger, MVT::i32, 14, 
/*42968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42974*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42990*/       /*Scope*/ 38, /*->43029*/
/*42991*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*42993*/         OPC_MoveParent,
/*42994*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42995*/         OPC_CheckType, MVT::i32,
/*42997*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42999*/         OPC_EmitConvertToTarget, 1,
/*43001*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*43004*/         OPC_EmitInteger, MVT::i32, 14, 
/*43007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43013*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*43029*/       /*Scope*/ 106, /*->43136*/
/*43030*/         OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*43032*/         OPC_MoveParent,
/*43033*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43034*/         OPC_CheckType, MVT::i32,
/*43036*/         OPC_Scope, 48, /*->43086*/ // 2 children in Scope
/*43038*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43040*/           OPC_EmitConvertToTarget, 1,
/*43042*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43045*/           OPC_EmitInteger, MVT::i32, 14, 
/*43048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43051*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43061*/           OPC_EmitInteger, MVT::i32, 14, 
/*43064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43070*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43086*/         /*Scope*/ 48, /*->43135*/
/*43087*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43089*/           OPC_EmitConvertToTarget, 1,
/*43091*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43094*/           OPC_EmitInteger, MVT::i32, 14, 
/*43097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43100*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43110*/           OPC_EmitInteger, MVT::i32, 14, 
/*43113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43119*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43122*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43135*/         0, /*End of Scope*/
/*43136*/       0, /*End of Scope*/
/*43137*/     /*Scope*/ 61, /*->43199*/
/*43138*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43139*/       OPC_CheckType, MVT::i32,
/*43141*/       OPC_Scope, 27, /*->43170*/ // 2 children in Scope
/*43143*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43145*/         OPC_EmitInteger, MVT::i32, 14, 
/*43148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43154*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43170*/       /*Scope*/ 27, /*->43198*/
/*43171*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43173*/         OPC_EmitInteger, MVT::i32, 14, 
/*43176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43182*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43198*/       0, /*End of Scope*/
/*43199*/     0, /*End of Scope*/
/*43200*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->43568
/*43204*/     OPC_RecordChild0, // #0 = $Rn
/*43205*/     OPC_Scope, 82|128,1/*210*/, /*->43418*/ // 3 children in Scope
/*43208*/       OPC_RecordChild1, // #1 = $shift
/*43209*/       OPC_Scope, 36|128,1/*164*/, /*->43376*/ // 2 children in Scope
/*43212*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43213*/         OPC_CheckType, MVT::i32,
/*43215*/         OPC_Scope, 126, /*->43343*/ // 2 children in Scope
/*43217*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43219*/           OPC_Scope, 30, /*->43251*/ // 4 children in Scope
/*43221*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43224*/             OPC_EmitInteger, MVT::i32, 14, 
/*43227*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43233*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43236*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43251*/           /*Scope*/ 30, /*->43282*/
/*43252*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*43255*/             OPC_EmitInteger, MVT::i32, 14, 
/*43258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43264*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*43282*/           /*Scope*/ 29, /*->43312*/
/*43283*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43286*/             OPC_EmitInteger, MVT::i32, 14, 
/*43289*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43295*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43298*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43312*/           /*Scope*/ 29, /*->43342*/
/*43313*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*43316*/             OPC_EmitInteger, MVT::i32, 14, 
/*43319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43325*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43328*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43342*/           0, /*End of Scope*/
/*43343*/         /*Scope*/ 31, /*->43375*/
/*43344*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43346*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*43349*/           OPC_EmitInteger, MVT::i32, 14, 
/*43352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43358*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43375*/         0, /*End of Scope*/
/*43376*/       /*Scope*/ 40, /*->43417*/
/*43377*/         OPC_MoveChild, 1,
/*43379*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43382*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*43384*/         OPC_MoveParent,
/*43385*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43386*/         OPC_CheckType, MVT::i32,
/*43388*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43390*/         OPC_EmitConvertToTarget, 1,
/*43392*/         OPC_EmitInteger, MVT::i32, 14, 
/*43395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43401*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43417*/       0, /*End of Scope*/
/*43418*/     /*Scope*/ 41, /*->43460*/
/*43419*/       OPC_MoveChild, 0,
/*43421*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43424*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*43426*/       OPC_MoveParent,
/*43427*/       OPC_RecordChild1, // #1 = $Rn
/*43428*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43429*/       OPC_CheckType, MVT::i32,
/*43431*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43433*/       OPC_EmitConvertToTarget, 0,
/*43435*/       OPC_EmitInteger, MVT::i32, 14, 
/*43438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43444*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43460*/     /*Scope*/ 106, /*->43567*/
/*43461*/       OPC_RecordChild1, // #1 = $imm
/*43462*/       OPC_Scope, 40, /*->43504*/ // 2 children in Scope
/*43464*/         OPC_MoveChild, 1,
/*43466*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43469*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*43471*/         OPC_MoveParent,
/*43472*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43473*/         OPC_CheckType, MVT::i32,
/*43475*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43477*/         OPC_EmitConvertToTarget, 1,
/*43479*/         OPC_EmitInteger, MVT::i32, 14, 
/*43482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43488*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43504*/       /*Scope*/ 61, /*->43566*/
/*43505*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43506*/         OPC_CheckType, MVT::i32,
/*43508*/         OPC_Scope, 27, /*->43537*/ // 2 children in Scope
/*43510*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43512*/           OPC_EmitInteger, MVT::i32, 14, 
/*43515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43521*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43524*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43537*/         /*Scope*/ 27, /*->43565*/
/*43538*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43540*/           OPC_EmitInteger, MVT::i32, 14, 
/*43543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43549*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43565*/         0, /*End of Scope*/
/*43566*/       0, /*End of Scope*/
/*43567*/     0, /*End of Scope*/
/*43568*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->43852
/*43572*/     OPC_RecordChild0, // #0 = $Rn
/*43573*/     OPC_CheckChild0Type, MVT::i32,
/*43575*/     OPC_RecordChild1, // #1 = $shift
/*43576*/     OPC_Scope, 49, /*->43627*/ // 6 children in Scope
/*43578*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43580*/       OPC_Scope, 22, /*->43604*/ // 2 children in Scope
/*43582*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*43585*/         OPC_EmitInteger, MVT::i32, 14, 
/*43588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43604*/       /*Scope*/ 21, /*->43626*/
/*43605*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*43608*/         OPC_EmitInteger, MVT::i32, 14, 
/*43611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43626*/       0, /*End of Scope*/
/*43627*/     /*Scope*/ 23, /*->43651*/
/*43628*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43630*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*43633*/       OPC_EmitInteger, MVT::i32, 14, 
/*43636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43651*/     /*Scope*/ 10|128,1/*138*/, /*->43791*/
/*43653*/       OPC_MoveChild, 1,
/*43655*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43658*/       OPC_Scope, 24, /*->43684*/ // 5 children in Scope
/*43660*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*43662*/         OPC_MoveParent,
/*43663*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43665*/         OPC_EmitConvertToTarget, 1,
/*43667*/         OPC_EmitInteger, MVT::i32, 14, 
/*43670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43684*/       /*Scope*/ 27, /*->43712*/
/*43685*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*43687*/         OPC_MoveParent,
/*43688*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43690*/         OPC_EmitConvertToTarget, 1,
/*43692*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*43695*/         OPC_EmitInteger, MVT::i32, 14, 
/*43698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*43712*/       /*Scope*/ 24, /*->43737*/
/*43713*/         OPC_CheckPredicate, 58, // Predicate_imm0_255
/*43715*/         OPC_MoveParent,
/*43716*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43718*/         OPC_EmitConvertToTarget, 1,
/*43720*/         OPC_EmitInteger, MVT::i32, 14, 
/*43723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*43737*/       /*Scope*/ 24, /*->43762*/
/*43738*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*43740*/         OPC_MoveParent,
/*43741*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43743*/         OPC_EmitConvertToTarget, 1,
/*43745*/         OPC_EmitInteger, MVT::i32, 14, 
/*43748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43762*/       /*Scope*/ 27, /*->43790*/
/*43763*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*43765*/         OPC_MoveParent,
/*43766*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43768*/         OPC_EmitConvertToTarget, 1,
/*43770*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*43773*/         OPC_EmitInteger, MVT::i32, 14, 
/*43776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*43790*/       0, /*End of Scope*/
/*43791*/     /*Scope*/ 19, /*->43811*/
/*43792*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43794*/       OPC_EmitInteger, MVT::i32, 14, 
/*43797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43811*/     /*Scope*/ 19, /*->43831*/
/*43812*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43814*/       OPC_EmitInteger, MVT::i32, 14, 
/*43817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43831*/     /*Scope*/ 19, /*->43851*/
/*43832*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43834*/       OPC_EmitInteger, MVT::i32, 14, 
/*43837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43851*/     0, /*End of Scope*/
/*43852*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->43930
/*43855*/     OPC_RecordChild0, // #0 = $Rn
/*43856*/     OPC_CheckChild0Type, MVT::i32,
/*43858*/     OPC_Scope, 38, /*->43898*/ // 2 children in Scope
/*43860*/       OPC_MoveChild, 1,
/*43862*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*43865*/       OPC_CheckChild0Integer, 0, 
/*43867*/       OPC_RecordChild1, // #1 = $imm
/*43868*/       OPC_MoveChild, 1,
/*43870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43873*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*43875*/       OPC_MoveParent,
/*43876*/       OPC_MoveParent,
/*43877*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43879*/       OPC_EmitConvertToTarget, 1,
/*43881*/       OPC_EmitInteger, MVT::i32, 14, 
/*43884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43898*/     /*Scope*/ 30, /*->43929*/
/*43899*/       OPC_RecordChild1, // #1 = $imm
/*43900*/       OPC_MoveChild, 1,
/*43902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43905*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*43907*/       OPC_MoveParent,
/*43908*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43910*/       OPC_EmitConvertToTarget, 1,
/*43912*/       OPC_EmitInteger, MVT::i32, 14, 
/*43915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43929*/     0, /*End of Scope*/
/*43930*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->44126
/*43934*/     OPC_Scope, 58, /*->43994*/ // 2 children in Scope
/*43936*/       OPC_RecordNode, // #0 = $src
/*43937*/       OPC_CheckType, MVT::i32,
/*43939*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43941*/       OPC_Scope, 25, /*->43968*/ // 2 children in Scope
/*43943*/         OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43946*/         OPC_EmitInteger, MVT::i32, 14, 
/*43949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43968*/       /*Scope*/ 24, /*->43993*/
/*43969*/         OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43972*/         OPC_EmitInteger, MVT::i32, 14, 
/*43975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43993*/       0, /*End of Scope*/
/*43994*/     /*Scope*/ 1|128,1/*129*/, /*->44125*/
/*43996*/       OPC_RecordChild0, // #0 = $Rm
/*43997*/       OPC_RecordChild1, // #1 = $imm
/*43998*/       OPC_Scope, 69, /*->44069*/ // 2 children in Scope
/*44000*/         OPC_MoveChild, 1,
/*44002*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44005*/         OPC_CheckType, MVT::i32,
/*44007*/         OPC_Scope, 30, /*->44039*/ // 2 children in Scope
/*44009*/           OPC_CheckPredicate, 62, // Predicate_imm0_31
/*44011*/           OPC_MoveParent,
/*44012*/           OPC_CheckType, MVT::i32,
/*44014*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44016*/           OPC_EmitConvertToTarget, 1,
/*44018*/           OPC_EmitInteger, MVT::i32, 14, 
/*44021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*44039*/         /*Scope*/ 28, /*->44068*/
/*44040*/           OPC_MoveParent,
/*44041*/           OPC_CheckType, MVT::i32,
/*44043*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44045*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44048*/           OPC_EmitConvertToTarget, 1,
/*44050*/           OPC_EmitInteger, MVT::i32, 14, 
/*44053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44056*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*44068*/         0, /*End of Scope*/
/*44069*/       /*Scope*/ 54, /*->44124*/
/*44070*/         OPC_CheckChild1Type, MVT::i32,
/*44072*/         OPC_CheckType, MVT::i32,
/*44074*/         OPC_Scope, 23, /*->44099*/ // 2 children in Scope
/*44076*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44078*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44081*/           OPC_EmitInteger, MVT::i32, 14, 
/*44084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44099*/         /*Scope*/ 23, /*->44123*/
/*44100*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44102*/           OPC_EmitInteger, MVT::i32, 14, 
/*44105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44123*/         0, /*End of Scope*/
/*44124*/       0, /*End of Scope*/
/*44125*/     0, /*End of Scope*/
/*44126*/   /*SwitchOpcode*/ 20|128,94/*12052*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56182
/*44130*/     OPC_Scope, 65, /*->44197*/ // 105 children in Scope
/*44132*/       OPC_CheckChild0Integer, 97|128,2/*353*/, 
/*44135*/       OPC_RecordChild1, // #0 = $a
/*44136*/       OPC_RecordChild2, // #1 = $pos
/*44137*/       OPC_MoveChild, 2,
/*44139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44142*/       OPC_MoveParent,
/*44143*/       OPC_Scope, 25, /*->44170*/ // 2 children in Scope
/*44145*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44147*/         OPC_EmitConvertToTarget, 1,
/*44149*/         OPC_EmitInteger, MVT::i32, 0, 
/*44152*/         OPC_EmitInteger, MVT::i32, 14, 
/*44155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*44170*/       /*Scope*/ 25, /*->44196*/
/*44171*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44173*/         OPC_EmitConvertToTarget, 1,
/*44175*/         OPC_EmitInteger, MVT::i32, 0, 
/*44178*/         OPC_EmitInteger, MVT::i32, 14, 
/*44181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44196*/       0, /*End of Scope*/
/*44197*/     /*Scope*/ 65, /*->44263*/
/*44198*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*44201*/       OPC_RecordChild1, // #0 = $a
/*44202*/       OPC_RecordChild2, // #1 = $pos
/*44203*/       OPC_MoveChild, 2,
/*44205*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44208*/       OPC_MoveParent,
/*44209*/       OPC_Scope, 25, /*->44236*/ // 2 children in Scope
/*44211*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44213*/         OPC_EmitConvertToTarget, 1,
/*44215*/         OPC_EmitInteger, MVT::i32, 0, 
/*44218*/         OPC_EmitInteger, MVT::i32, 14, 
/*44221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*44236*/       /*Scope*/ 25, /*->44262*/
/*44237*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44239*/         OPC_EmitConvertToTarget, 1,
/*44241*/         OPC_EmitInteger, MVT::i32, 0, 
/*44244*/         OPC_EmitInteger, MVT::i32, 14, 
/*44247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44262*/       0, /*End of Scope*/
/*44263*/     /*Scope*/ 47, /*->44311*/
/*44264*/       OPC_CheckChild0Integer, 93|128,2/*349*/, 
/*44267*/       OPC_RecordChild1, // #0 = $Rm
/*44268*/       OPC_RecordChild2, // #1 = $Rn
/*44269*/       OPC_Scope, 19, /*->44290*/ // 2 children in Scope
/*44271*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44273*/         OPC_EmitInteger, MVT::i32, 14, 
/*44276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44290*/       /*Scope*/ 19, /*->44310*/
/*44291*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*44293*/         OPC_EmitInteger, MVT::i32, 14, 
/*44296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44310*/       0, /*End of Scope*/
/*44311*/     /*Scope*/ 47, /*->44359*/
/*44312*/       OPC_CheckChild0Integer, 94|128,2/*350*/, 
/*44315*/       OPC_RecordChild1, // #0 = $Rm
/*44316*/       OPC_RecordChild2, // #1 = $Rn
/*44317*/       OPC_Scope, 19, /*->44338*/ // 2 children in Scope
/*44319*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44321*/         OPC_EmitInteger, MVT::i32, 14, 
/*44324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 350:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44338*/       /*Scope*/ 19, /*->44358*/
/*44339*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*44341*/         OPC_EmitInteger, MVT::i32, 14, 
/*44344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 350:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44358*/       0, /*End of Scope*/
/*44359*/     /*Scope*/ 31, /*->44391*/
/*44360*/       OPC_CheckChild0Integer, 75|128,1/*203*/, 
/*44363*/       OPC_RecordChild1, // #0 = $Rn
/*44364*/       OPC_RecordChild2, // #1 = $Rm
/*44365*/       OPC_Scope, 11, /*->44378*/ // 2 children in Scope
/*44367*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 203:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44378*/       /*Scope*/ 11, /*->44390*/
/*44379*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 203:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44390*/       0, /*End of Scope*/
/*44391*/     /*Scope*/ 31, /*->44423*/
/*44392*/       OPC_CheckChild0Integer, 76|128,1/*204*/, 
/*44395*/       OPC_RecordChild1, // #0 = $Rn
/*44396*/       OPC_RecordChild2, // #1 = $Rm
/*44397*/       OPC_Scope, 11, /*->44410*/ // 2 children in Scope
/*44399*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 204:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44410*/       /*Scope*/ 11, /*->44422*/
/*44411*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 204:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44422*/       0, /*End of Scope*/
/*44423*/     /*Scope*/ 31, /*->44455*/
/*44424*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*44427*/       OPC_RecordChild1, // #0 = $Rn
/*44428*/       OPC_RecordChild2, // #1 = $Rm
/*44429*/       OPC_Scope, 11, /*->44442*/ // 2 children in Scope
/*44431*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44442*/       /*Scope*/ 11, /*->44454*/
/*44443*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44454*/       0, /*End of Scope*/
/*44455*/     /*Scope*/ 31, /*->44487*/
/*44456*/       OPC_CheckChild0Integer, 77|128,1/*205*/, 
/*44459*/       OPC_RecordChild1, // #0 = $Rn
/*44460*/       OPC_RecordChild2, // #1 = $Rm
/*44461*/       OPC_Scope, 11, /*->44474*/ // 2 children in Scope
/*44463*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44474*/       /*Scope*/ 11, /*->44486*/
/*44475*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44486*/       0, /*End of Scope*/
/*44487*/     /*Scope*/ 31, /*->44519*/
/*44488*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*44491*/       OPC_RecordChild1, // #0 = $Rn
/*44492*/       OPC_RecordChild2, // #1 = $Rm
/*44493*/       OPC_Scope, 11, /*->44506*/ // 2 children in Scope
/*44495*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44506*/       /*Scope*/ 11, /*->44518*/
/*44507*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44518*/       0, /*End of Scope*/
/*44519*/     /*Scope*/ 31, /*->44551*/
/*44520*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*44523*/       OPC_RecordChild1, // #0 = $Rn
/*44524*/       OPC_RecordChild2, // #1 = $Rm
/*44525*/       OPC_Scope, 11, /*->44538*/ // 2 children in Scope
/*44527*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44538*/       /*Scope*/ 11, /*->44550*/
/*44539*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44550*/       0, /*End of Scope*/
/*44551*/     /*Scope*/ 20, /*->44572*/
/*44552*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*44555*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*44557*/       OPC_EmitInteger, MVT::i32, 14, 
/*44560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 211:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*44572*/     /*Scope*/ 64, /*->44637*/
/*44573*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*44576*/       OPC_RecordChild1, // #0 = $Rn
/*44577*/       OPC_EmitInteger, MVT::i64, 0, 
/*44580*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*44583*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*44592*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44595*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*44605*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*44613*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44616*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*44625*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*44628*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 229:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*44637*/     /*Scope*/ 48, /*->44686*/
/*44638*/       OPC_CheckChild0Integer, 105|128,2/*361*/, 
/*44641*/       OPC_RecordChild1, // #0 = $Dm
/*44642*/       OPC_Scope, 20, /*->44664*/ // 2 children in Scope
/*44644*/         OPC_CheckChild1Type, MVT::f64,
/*44646*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*44648*/         OPC_EmitInteger, MVT::i32, 14, 
/*44651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 361:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*44664*/       /*Scope*/ 20, /*->44685*/
/*44665*/         OPC_CheckChild1Type, MVT::f32,
/*44667*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*44669*/         OPC_EmitInteger, MVT::i32, 14, 
/*44672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 361:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*44685*/       0, /*End of Scope*/
/*44686*/     /*Scope*/ 48, /*->44735*/
/*44687*/       OPC_CheckChild0Integer, 106|128,2/*362*/, 
/*44690*/       OPC_RecordChild1, // #0 = $Dm
/*44691*/       OPC_Scope, 20, /*->44713*/ // 2 children in Scope
/*44693*/         OPC_CheckChild1Type, MVT::f64,
/*44695*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*44697*/         OPC_EmitInteger, MVT::i32, 14, 
/*44700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 362:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*44713*/       /*Scope*/ 20, /*->44734*/
/*44714*/         OPC_CheckChild1Type, MVT::f32,
/*44716*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*44718*/         OPC_EmitInteger, MVT::i32, 14, 
/*44721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 362:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*44734*/       0, /*End of Scope*/
/*44735*/     /*Scope*/ 65|128,6/*833*/, /*->45570*/
/*44737*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*44740*/       OPC_Scope, 42|128,1/*170*/, /*->44913*/ // 7 children in Scope
/*44743*/         OPC_RecordChild1, // #0 = $src1
/*44744*/         OPC_Scope, 108, /*->44854*/ // 2 children in Scope
/*44746*/           OPC_CheckChild1Type, MVT::v4i32,
/*44748*/           OPC_MoveChild, 2,
/*44750*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44753*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*44756*/           OPC_Scope, 47, /*->44805*/ // 2 children in Scope
/*44758*/             OPC_RecordChild1, // #1 = $Vn
/*44759*/             OPC_CheckChild1Type, MVT::v4i16,
/*44761*/             OPC_MoveChild, 2,
/*44763*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44766*/             OPC_RecordChild0, // #2 = $Vm
/*44767*/             OPC_CheckChild0Type, MVT::v4i16,
/*44769*/             OPC_RecordChild1, // #3 = $lane
/*44770*/             OPC_MoveChild, 1,
/*44772*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44775*/             OPC_MoveParent,
/*44776*/             OPC_CheckType, MVT::v4i16,
/*44778*/             OPC_MoveParent,
/*44779*/             OPC_CheckType, MVT::v4i32,
/*44781*/             OPC_MoveParent,
/*44782*/             OPC_CheckType, MVT::v4i32,
/*44784*/             OPC_EmitConvertToTarget, 3,
/*44786*/             OPC_EmitInteger, MVT::i32, 14, 
/*44789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44792*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44805*/           /*Scope*/ 47, /*->44853*/
/*44806*/             OPC_MoveChild, 1,
/*44808*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44811*/             OPC_RecordChild0, // #1 = $Vm
/*44812*/             OPC_CheckChild0Type, MVT::v4i16,
/*44814*/             OPC_RecordChild1, // #2 = $lane
/*44815*/             OPC_MoveChild, 1,
/*44817*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44820*/             OPC_MoveParent,
/*44821*/             OPC_CheckType, MVT::v4i16,
/*44823*/             OPC_MoveParent,
/*44824*/             OPC_RecordChild2, // #3 = $Vn
/*44825*/             OPC_CheckChild2Type, MVT::v4i16,
/*44827*/             OPC_CheckType, MVT::v4i32,
/*44829*/             OPC_MoveParent,
/*44830*/             OPC_CheckType, MVT::v4i32,
/*44832*/             OPC_EmitConvertToTarget, 2,
/*44834*/             OPC_EmitInteger, MVT::i32, 14, 
/*44837*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44840*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44853*/           0, /*End of Scope*/
/*44854*/         /*Scope*/ 57, /*->44912*/
/*44855*/           OPC_CheckChild1Type, MVT::v2i64,
/*44857*/           OPC_MoveChild, 2,
/*44859*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44862*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*44865*/           OPC_RecordChild1, // #1 = $Vn
/*44866*/           OPC_CheckChild1Type, MVT::v2i32,
/*44868*/           OPC_MoveChild, 2,
/*44870*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44873*/           OPC_RecordChild0, // #2 = $Vm
/*44874*/           OPC_CheckChild0Type, MVT::v2i32,
/*44876*/           OPC_RecordChild1, // #3 = $lane
/*44877*/           OPC_MoveChild, 1,
/*44879*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44882*/           OPC_MoveParent,
/*44883*/           OPC_CheckType, MVT::v2i32,
/*44885*/           OPC_MoveParent,
/*44886*/           OPC_CheckType, MVT::v2i64,
/*44888*/           OPC_MoveParent,
/*44889*/           OPC_CheckType, MVT::v2i64,
/*44891*/           OPC_EmitConvertToTarget, 3,
/*44893*/           OPC_EmitInteger, MVT::i32, 14, 
/*44896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44899*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44912*/         0, /*End of Scope*/
/*44913*/       /*Scope*/ 112, /*->45026*/
/*44914*/         OPC_MoveChild, 1,
/*44916*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44919*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*44922*/         OPC_Scope, 50, /*->44974*/ // 2 children in Scope
/*44924*/           OPC_RecordChild1, // #0 = $Vn
/*44925*/           OPC_CheckChild1Type, MVT::v4i16,
/*44927*/           OPC_MoveChild, 2,
/*44929*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44932*/           OPC_RecordChild0, // #1 = $Vm
/*44933*/           OPC_CheckChild0Type, MVT::v4i16,
/*44935*/           OPC_RecordChild1, // #2 = $lane
/*44936*/           OPC_MoveChild, 1,
/*44938*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44941*/           OPC_MoveParent,
/*44942*/           OPC_CheckType, MVT::v4i16,
/*44944*/           OPC_MoveParent,
/*44945*/           OPC_CheckType, MVT::v4i32,
/*44947*/           OPC_MoveParent,
/*44948*/           OPC_RecordChild2, // #3 = $src1
/*44949*/           OPC_CheckChild2Type, MVT::v4i32,
/*44951*/           OPC_CheckType, MVT::v4i32,
/*44953*/           OPC_EmitConvertToTarget, 2,
/*44955*/           OPC_EmitInteger, MVT::i32, 14, 
/*44958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44974*/         /*Scope*/ 50, /*->45025*/
/*44975*/           OPC_MoveChild, 1,
/*44977*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44980*/           OPC_RecordChild0, // #0 = $Vm
/*44981*/           OPC_CheckChild0Type, MVT::v4i16,
/*44983*/           OPC_RecordChild1, // #1 = $lane
/*44984*/           OPC_MoveChild, 1,
/*44986*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44989*/           OPC_MoveParent,
/*44990*/           OPC_CheckType, MVT::v4i16,
/*44992*/           OPC_MoveParent,
/*44993*/           OPC_RecordChild2, // #2 = $Vn
/*44994*/           OPC_CheckChild2Type, MVT::v4i16,
/*44996*/           OPC_CheckType, MVT::v4i32,
/*44998*/           OPC_MoveParent,
/*44999*/           OPC_RecordChild2, // #3 = $src1
/*45000*/           OPC_CheckChild2Type, MVT::v4i32,
/*45002*/           OPC_CheckType, MVT::v4i32,
/*45004*/           OPC_EmitConvertToTarget, 1,
/*45006*/           OPC_EmitInteger, MVT::i32, 14, 
/*45009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45025*/         0, /*End of Scope*/
/*45026*/       /*Scope*/ 58, /*->45085*/
/*45027*/         OPC_RecordChild1, // #0 = $src1
/*45028*/         OPC_CheckChild1Type, MVT::v2i64,
/*45030*/         OPC_MoveChild, 2,
/*45032*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45035*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45038*/         OPC_MoveChild, 1,
/*45040*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45043*/         OPC_RecordChild0, // #1 = $Vm
/*45044*/         OPC_CheckChild0Type, MVT::v2i32,
/*45046*/         OPC_RecordChild1, // #2 = $lane
/*45047*/         OPC_MoveChild, 1,
/*45049*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45052*/         OPC_MoveParent,
/*45053*/         OPC_CheckType, MVT::v2i32,
/*45055*/         OPC_MoveParent,
/*45056*/         OPC_RecordChild2, // #3 = $Vn
/*45057*/         OPC_CheckChild2Type, MVT::v2i32,
/*45059*/         OPC_CheckType, MVT::v2i64,
/*45061*/         OPC_MoveParent,
/*45062*/         OPC_CheckType, MVT::v2i64,
/*45064*/         OPC_EmitConvertToTarget, 2,
/*45066*/         OPC_EmitInteger, MVT::i32, 14, 
/*45069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45085*/       /*Scope*/ 112, /*->45198*/
/*45086*/         OPC_MoveChild, 1,
/*45088*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45091*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45094*/         OPC_Scope, 50, /*->45146*/ // 2 children in Scope
/*45096*/           OPC_RecordChild1, // #0 = $Vn
/*45097*/           OPC_CheckChild1Type, MVT::v2i32,
/*45099*/           OPC_MoveChild, 2,
/*45101*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45104*/           OPC_RecordChild0, // #1 = $Vm
/*45105*/           OPC_CheckChild0Type, MVT::v2i32,
/*45107*/           OPC_RecordChild1, // #2 = $lane
/*45108*/           OPC_MoveChild, 1,
/*45110*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45113*/           OPC_MoveParent,
/*45114*/           OPC_CheckType, MVT::v2i32,
/*45116*/           OPC_MoveParent,
/*45117*/           OPC_CheckType, MVT::v2i64,
/*45119*/           OPC_MoveParent,
/*45120*/           OPC_RecordChild2, // #3 = $src1
/*45121*/           OPC_CheckChild2Type, MVT::v2i64,
/*45123*/           OPC_CheckType, MVT::v2i64,
/*45125*/           OPC_EmitConvertToTarget, 2,
/*45127*/           OPC_EmitInteger, MVT::i32, 14, 
/*45130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45146*/         /*Scope*/ 50, /*->45197*/
/*45147*/           OPC_MoveChild, 1,
/*45149*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45152*/           OPC_RecordChild0, // #0 = $Vm
/*45153*/           OPC_CheckChild0Type, MVT::v2i32,
/*45155*/           OPC_RecordChild1, // #1 = $lane
/*45156*/           OPC_MoveChild, 1,
/*45158*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45161*/           OPC_MoveParent,
/*45162*/           OPC_CheckType, MVT::v2i32,
/*45164*/           OPC_MoveParent,
/*45165*/           OPC_RecordChild2, // #2 = $Vn
/*45166*/           OPC_CheckChild2Type, MVT::v2i32,
/*45168*/           OPC_CheckType, MVT::v2i64,
/*45170*/           OPC_MoveParent,
/*45171*/           OPC_RecordChild2, // #3 = $src1
/*45172*/           OPC_CheckChild2Type, MVT::v2i64,
/*45174*/           OPC_CheckType, MVT::v2i64,
/*45176*/           OPC_EmitConvertToTarget, 1,
/*45178*/           OPC_EmitInteger, MVT::i32, 14, 
/*45181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45184*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45197*/         0, /*End of Scope*/
/*45198*/       /*Scope*/ 83, /*->45282*/
/*45199*/         OPC_RecordChild1, // #0 = $src1
/*45200*/         OPC_Scope, 39, /*->45241*/ // 2 children in Scope
/*45202*/           OPC_CheckChild1Type, MVT::v4i32,
/*45204*/           OPC_MoveChild, 2,
/*45206*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45209*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45212*/           OPC_RecordChild1, // #1 = $Vn
/*45213*/           OPC_CheckChild1Type, MVT::v4i16,
/*45215*/           OPC_RecordChild2, // #2 = $Vm
/*45216*/           OPC_CheckChild2Type, MVT::v4i16,
/*45218*/           OPC_CheckType, MVT::v4i32,
/*45220*/           OPC_MoveParent,
/*45221*/           OPC_CheckType, MVT::v4i32,
/*45223*/           OPC_EmitInteger, MVT::i32, 14, 
/*45226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45229*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45241*/         /*Scope*/ 39, /*->45281*/
/*45242*/           OPC_CheckChild1Type, MVT::v2i64,
/*45244*/           OPC_MoveChild, 2,
/*45246*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45249*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45252*/           OPC_RecordChild1, // #1 = $Vn
/*45253*/           OPC_CheckChild1Type, MVT::v2i32,
/*45255*/           OPC_RecordChild2, // #2 = $Vm
/*45256*/           OPC_CheckChild2Type, MVT::v2i32,
/*45258*/           OPC_CheckType, MVT::v2i64,
/*45260*/           OPC_MoveParent,
/*45261*/           OPC_CheckType, MVT::v2i64,
/*45263*/           OPC_EmitInteger, MVT::i32, 14, 
/*45266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45269*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45281*/         0, /*End of Scope*/
/*45282*/       /*Scope*/ 73, /*->45356*/
/*45283*/         OPC_MoveChild, 1,
/*45285*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45288*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45291*/         OPC_RecordChild1, // #0 = $Vn
/*45292*/         OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->45324
/*45295*/           OPC_CheckChild1Type, MVT::v4i16,
/*45297*/           OPC_RecordChild2, // #1 = $Vm
/*45298*/           OPC_CheckChild2Type, MVT::v4i16,
/*45300*/           OPC_MoveParent,
/*45301*/           OPC_RecordChild2, // #2 = $src1
/*45302*/           OPC_CheckChild2Type, MVT::v4i32,
/*45304*/           OPC_CheckType, MVT::v4i32,
/*45306*/           OPC_EmitInteger, MVT::i32, 14, 
/*45309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45324*/         /*SwitchType*/ 29, MVT::v2i64,// ->45355
/*45326*/           OPC_CheckChild1Type, MVT::v2i32,
/*45328*/           OPC_RecordChild2, // #1 = $Vm
/*45329*/           OPC_CheckChild2Type, MVT::v2i32,
/*45331*/           OPC_MoveParent,
/*45332*/           OPC_RecordChild2, // #2 = $src1
/*45333*/           OPC_CheckChild2Type, MVT::v2i64,
/*45335*/           OPC_CheckType, MVT::v2i64,
/*45337*/           OPC_EmitInteger, MVT::i32, 14, 
/*45340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45355*/         0, // EndSwitchType
/*45356*/       /*Scope*/ 83|128,1/*211*/, /*->45569*/
/*45358*/         OPC_RecordChild1, // #0 = $Vn
/*45359*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->45386
/*45362*/           OPC_CheckChild1Type, MVT::v4i16,
/*45364*/           OPC_RecordChild2, // #1 = $Vm
/*45365*/           OPC_CheckChild2Type, MVT::v4i16,
/*45367*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45369*/           OPC_EmitInteger, MVT::i32, 14, 
/*45372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45386*/         /*SwitchType*/ 24, MVT::v2i32,// ->45412
/*45388*/           OPC_CheckChild1Type, MVT::v2i32,
/*45390*/           OPC_RecordChild2, // #1 = $Vm
/*45391*/           OPC_CheckChild2Type, MVT::v2i32,
/*45393*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45395*/           OPC_EmitInteger, MVT::i32, 14, 
/*45398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45412*/         /*SwitchType*/ 24, MVT::v8i16,// ->45438
/*45414*/           OPC_CheckChild1Type, MVT::v8i16,
/*45416*/           OPC_RecordChild2, // #1 = $Vm
/*45417*/           OPC_CheckChild2Type, MVT::v8i16,
/*45419*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45421*/           OPC_EmitInteger, MVT::i32, 14, 
/*45424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 292:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45438*/         /*SwitchType*/ 24, MVT::v4i32,// ->45464
/*45440*/           OPC_CheckChild1Type, MVT::v4i32,
/*45442*/           OPC_RecordChild2, // #1 = $Vm
/*45443*/           OPC_CheckChild2Type, MVT::v4i32,
/*45445*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45447*/           OPC_EmitInteger, MVT::i32, 14, 
/*45450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45464*/         /*SwitchType*/ 24, MVT::v8i8,// ->45490
/*45466*/           OPC_CheckChild1Type, MVT::v8i8,
/*45468*/           OPC_RecordChild2, // #1 = $Vm
/*45469*/           OPC_CheckChild2Type, MVT::v8i8,
/*45471*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45473*/           OPC_EmitInteger, MVT::i32, 14, 
/*45476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45490*/         /*SwitchType*/ 24, MVT::v16i8,// ->45516
/*45492*/           OPC_CheckChild1Type, MVT::v16i8,
/*45494*/           OPC_RecordChild2, // #1 = $Vm
/*45495*/           OPC_CheckChild2Type, MVT::v16i8,
/*45497*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45499*/           OPC_EmitInteger, MVT::i32, 14, 
/*45502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 292:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45516*/         /*SwitchType*/ 24, MVT::v1i64,// ->45542
/*45518*/           OPC_CheckChild1Type, MVT::v1i64,
/*45520*/           OPC_RecordChild2, // #1 = $Vm
/*45521*/           OPC_CheckChild2Type, MVT::v1i64,
/*45523*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45525*/           OPC_EmitInteger, MVT::i32, 14, 
/*45528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 292:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45542*/         /*SwitchType*/ 24, MVT::v2i64,// ->45568
/*45544*/           OPC_CheckChild1Type, MVT::v2i64,
/*45546*/           OPC_RecordChild2, // #1 = $Vm
/*45547*/           OPC_CheckChild2Type, MVT::v2i64,
/*45549*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45551*/           OPC_EmitInteger, MVT::i32, 14, 
/*45554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45557*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45568*/         0, // EndSwitchType
/*45569*/       0, /*End of Scope*/
/*45570*/     /*Scope*/ 122|128,3/*506*/, /*->46078*/
/*45572*/       OPC_CheckChild0Integer, 56|128,2/*312*/, 
/*45575*/       OPC_RecordChild1, // #0 = $src1
/*45576*/       OPC_Scope, 39|128,1/*167*/, /*->45746*/ // 8 children in Scope
/*45579*/         OPC_CheckChild1Type, MVT::v4i32,
/*45581*/         OPC_Scope, 8|128,1/*136*/, /*->45720*/ // 2 children in Scope
/*45584*/           OPC_MoveChild, 2,
/*45586*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45589*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45592*/           OPC_Scope, 47, /*->45641*/ // 3 children in Scope
/*45594*/             OPC_RecordChild1, // #1 = $Vn
/*45595*/             OPC_CheckChild1Type, MVT::v4i16,
/*45597*/             OPC_MoveChild, 2,
/*45599*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45602*/             OPC_RecordChild0, // #2 = $Vm
/*45603*/             OPC_CheckChild0Type, MVT::v4i16,
/*45605*/             OPC_RecordChild1, // #3 = $lane
/*45606*/             OPC_MoveChild, 1,
/*45608*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45611*/             OPC_MoveParent,
/*45612*/             OPC_CheckType, MVT::v4i16,
/*45614*/             OPC_MoveParent,
/*45615*/             OPC_CheckType, MVT::v4i32,
/*45617*/             OPC_MoveParent,
/*45618*/             OPC_CheckType, MVT::v4i32,
/*45620*/             OPC_EmitConvertToTarget, 3,
/*45622*/             OPC_EmitInteger, MVT::i32, 14, 
/*45625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45628*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45641*/           /*Scope*/ 47, /*->45689*/
/*45642*/             OPC_MoveChild, 1,
/*45644*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45647*/             OPC_RecordChild0, // #1 = $Vm
/*45648*/             OPC_CheckChild0Type, MVT::v4i16,
/*45650*/             OPC_RecordChild1, // #2 = $lane
/*45651*/             OPC_MoveChild, 1,
/*45653*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45656*/             OPC_MoveParent,
/*45657*/             OPC_CheckType, MVT::v4i16,
/*45659*/             OPC_MoveParent,
/*45660*/             OPC_RecordChild2, // #3 = $Vn
/*45661*/             OPC_CheckChild2Type, MVT::v4i16,
/*45663*/             OPC_CheckType, MVT::v4i32,
/*45665*/             OPC_MoveParent,
/*45666*/             OPC_CheckType, MVT::v4i32,
/*45668*/             OPC_EmitConvertToTarget, 2,
/*45670*/             OPC_EmitInteger, MVT::i32, 14, 
/*45673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45689*/           /*Scope*/ 29, /*->45719*/
/*45690*/             OPC_RecordChild1, // #1 = $Vn
/*45691*/             OPC_CheckChild1Type, MVT::v4i16,
/*45693*/             OPC_RecordChild2, // #2 = $Vm
/*45694*/             OPC_CheckChild2Type, MVT::v4i16,
/*45696*/             OPC_CheckType, MVT::v4i32,
/*45698*/             OPC_MoveParent,
/*45699*/             OPC_CheckType, MVT::v4i32,
/*45701*/             OPC_EmitInteger, MVT::i32, 14, 
/*45704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45707*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45719*/           0, /*End of Scope*/
/*45720*/         /*Scope*/ 24, /*->45745*/
/*45721*/           OPC_RecordChild2, // #1 = $Vm
/*45722*/           OPC_CheckChild2Type, MVT::v4i32,
/*45724*/           OPC_CheckType, MVT::v4i32,
/*45726*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45728*/           OPC_EmitInteger, MVT::i32, 14, 
/*45731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45745*/         0, /*End of Scope*/
/*45746*/       /*Scope*/ 39|128,1/*167*/, /*->45915*/
/*45748*/         OPC_CheckChild1Type, MVT::v2i64,
/*45750*/         OPC_Scope, 8|128,1/*136*/, /*->45889*/ // 2 children in Scope
/*45753*/           OPC_MoveChild, 2,
/*45755*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45758*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45761*/           OPC_Scope, 47, /*->45810*/ // 3 children in Scope
/*45763*/             OPC_RecordChild1, // #1 = $Vn
/*45764*/             OPC_CheckChild1Type, MVT::v2i32,
/*45766*/             OPC_MoveChild, 2,
/*45768*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45771*/             OPC_RecordChild0, // #2 = $Vm
/*45772*/             OPC_CheckChild0Type, MVT::v2i32,
/*45774*/             OPC_RecordChild1, // #3 = $lane
/*45775*/             OPC_MoveChild, 1,
/*45777*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45780*/             OPC_MoveParent,
/*45781*/             OPC_CheckType, MVT::v2i32,
/*45783*/             OPC_MoveParent,
/*45784*/             OPC_CheckType, MVT::v2i64,
/*45786*/             OPC_MoveParent,
/*45787*/             OPC_CheckType, MVT::v2i64,
/*45789*/             OPC_EmitConvertToTarget, 3,
/*45791*/             OPC_EmitInteger, MVT::i32, 14, 
/*45794*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45797*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45810*/           /*Scope*/ 47, /*->45858*/
/*45811*/             OPC_MoveChild, 1,
/*45813*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45816*/             OPC_RecordChild0, // #1 = $Vm
/*45817*/             OPC_CheckChild0Type, MVT::v2i32,
/*45819*/             OPC_RecordChild1, // #2 = $lane
/*45820*/             OPC_MoveChild, 1,
/*45822*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45825*/             OPC_MoveParent,
/*45826*/             OPC_CheckType, MVT::v2i32,
/*45828*/             OPC_MoveParent,
/*45829*/             OPC_RecordChild2, // #3 = $Vn
/*45830*/             OPC_CheckChild2Type, MVT::v2i32,
/*45832*/             OPC_CheckType, MVT::v2i64,
/*45834*/             OPC_MoveParent,
/*45835*/             OPC_CheckType, MVT::v2i64,
/*45837*/             OPC_EmitConvertToTarget, 2,
/*45839*/             OPC_EmitInteger, MVT::i32, 14, 
/*45842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45858*/           /*Scope*/ 29, /*->45888*/
/*45859*/             OPC_RecordChild1, // #1 = $Vn
/*45860*/             OPC_CheckChild1Type, MVT::v2i32,
/*45862*/             OPC_RecordChild2, // #2 = $Vm
/*45863*/             OPC_CheckChild2Type, MVT::v2i32,
/*45865*/             OPC_CheckType, MVT::v2i64,
/*45867*/             OPC_MoveParent,
/*45868*/             OPC_CheckType, MVT::v2i64,
/*45870*/             OPC_EmitInteger, MVT::i32, 14, 
/*45873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45888*/           0, /*End of Scope*/
/*45889*/         /*Scope*/ 24, /*->45914*/
/*45890*/           OPC_RecordChild2, // #1 = $Vm
/*45891*/           OPC_CheckChild2Type, MVT::v2i64,
/*45893*/           OPC_CheckType, MVT::v2i64,
/*45895*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45897*/           OPC_EmitInteger, MVT::i32, 14, 
/*45900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45914*/         0, /*End of Scope*/
/*45915*/       /*Scope*/ 26, /*->45942*/
/*45916*/         OPC_CheckChild1Type, MVT::v4i16,
/*45918*/         OPC_RecordChild2, // #1 = $Vm
/*45919*/         OPC_CheckChild2Type, MVT::v4i16,
/*45921*/         OPC_CheckType, MVT::v4i16,
/*45923*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45925*/         OPC_EmitInteger, MVT::i32, 14, 
/*45928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 312:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45942*/       /*Scope*/ 26, /*->45969*/
/*45943*/         OPC_CheckChild1Type, MVT::v2i32,
/*45945*/         OPC_RecordChild2, // #1 = $Vm
/*45946*/         OPC_CheckChild2Type, MVT::v2i32,
/*45948*/         OPC_CheckType, MVT::v2i32,
/*45950*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45952*/         OPC_EmitInteger, MVT::i32, 14, 
/*45955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 312:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45969*/       /*Scope*/ 26, /*->45996*/
/*45970*/         OPC_CheckChild1Type, MVT::v8i16,
/*45972*/         OPC_RecordChild2, // #1 = $Vm
/*45973*/         OPC_CheckChild2Type, MVT::v8i16,
/*45975*/         OPC_CheckType, MVT::v8i16,
/*45977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45979*/         OPC_EmitInteger, MVT::i32, 14, 
/*45982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 312:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45996*/       /*Scope*/ 26, /*->46023*/
/*45997*/         OPC_CheckChild1Type, MVT::v8i8,
/*45999*/         OPC_RecordChild2, // #1 = $Vm
/*46000*/         OPC_CheckChild2Type, MVT::v8i8,
/*46002*/         OPC_CheckType, MVT::v8i8,
/*46004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46006*/         OPC_EmitInteger, MVT::i32, 14, 
/*46009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 312:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46023*/       /*Scope*/ 26, /*->46050*/
/*46024*/         OPC_CheckChild1Type, MVT::v16i8,
/*46026*/         OPC_RecordChild2, // #1 = $Vm
/*46027*/         OPC_CheckChild2Type, MVT::v16i8,
/*46029*/         OPC_CheckType, MVT::v16i8,
/*46031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46033*/         OPC_EmitInteger, MVT::i32, 14, 
/*46036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 312:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46050*/       /*Scope*/ 26, /*->46077*/
/*46051*/         OPC_CheckChild1Type, MVT::v1i64,
/*46053*/         OPC_RecordChild2, // #1 = $Vm
/*46054*/         OPC_CheckChild2Type, MVT::v1i64,
/*46056*/         OPC_CheckType, MVT::v1i64,
/*46058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46060*/         OPC_EmitInteger, MVT::i32, 14, 
/*46063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 312:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46077*/       0, /*End of Scope*/
/*46078*/     /*Scope*/ 55|128,5/*695*/, /*->46775*/
/*46080*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*46083*/       OPC_Scope, 55|128,1/*183*/, /*->46269*/ // 5 children in Scope
/*46086*/         OPC_RecordChild1, // #0 = $Vn
/*46087*/         OPC_Scope, 44, /*->46133*/ // 4 children in Scope
/*46089*/           OPC_CheckChild1Type, MVT::v4i16,
/*46091*/           OPC_MoveChild, 2,
/*46093*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46096*/           OPC_RecordChild0, // #1 = $Vm
/*46097*/           OPC_CheckChild0Type, MVT::v4i16,
/*46099*/           OPC_RecordChild1, // #2 = $lane
/*46100*/           OPC_MoveChild, 1,
/*46102*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46105*/           OPC_MoveParent,
/*46106*/           OPC_CheckType, MVT::v4i16,
/*46108*/           OPC_MoveParent,
/*46109*/           OPC_CheckType, MVT::v4i16,
/*46111*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46113*/           OPC_EmitConvertToTarget, 2,
/*46115*/           OPC_EmitInteger, MVT::i32, 14, 
/*46118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46121*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46133*/         /*Scope*/ 44, /*->46178*/
/*46134*/           OPC_CheckChild1Type, MVT::v2i32,
/*46136*/           OPC_MoveChild, 2,
/*46138*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46141*/           OPC_RecordChild0, // #1 = $Vm
/*46142*/           OPC_CheckChild0Type, MVT::v2i32,
/*46144*/           OPC_RecordChild1, // #2 = $lane
/*46145*/           OPC_MoveChild, 1,
/*46147*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46150*/           OPC_MoveParent,
/*46151*/           OPC_CheckType, MVT::v2i32,
/*46153*/           OPC_MoveParent,
/*46154*/           OPC_CheckType, MVT::v2i32,
/*46156*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46158*/           OPC_EmitConvertToTarget, 2,
/*46160*/           OPC_EmitInteger, MVT::i32, 14, 
/*46163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46178*/         /*Scope*/ 44, /*->46223*/
/*46179*/           OPC_CheckChild1Type, MVT::v8i16,
/*46181*/           OPC_MoveChild, 2,
/*46183*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46186*/           OPC_RecordChild0, // #1 = $Vm
/*46187*/           OPC_CheckChild0Type, MVT::v4i16,
/*46189*/           OPC_RecordChild1, // #2 = $lane
/*46190*/           OPC_MoveChild, 1,
/*46192*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46195*/           OPC_MoveParent,
/*46196*/           OPC_CheckType, MVT::v8i16,
/*46198*/           OPC_MoveParent,
/*46199*/           OPC_CheckType, MVT::v8i16,
/*46201*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46203*/           OPC_EmitConvertToTarget, 2,
/*46205*/           OPC_EmitInteger, MVT::i32, 14, 
/*46208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46223*/         /*Scope*/ 44, /*->46268*/
/*46224*/           OPC_CheckChild1Type, MVT::v4i32,
/*46226*/           OPC_MoveChild, 2,
/*46228*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46231*/           OPC_RecordChild0, // #1 = $Vm
/*46232*/           OPC_CheckChild0Type, MVT::v2i32,
/*46234*/           OPC_RecordChild1, // #2 = $lane
/*46235*/           OPC_MoveChild, 1,
/*46237*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46240*/           OPC_MoveParent,
/*46241*/           OPC_CheckType, MVT::v4i32,
/*46243*/           OPC_MoveParent,
/*46244*/           OPC_CheckType, MVT::v4i32,
/*46246*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46248*/           OPC_EmitConvertToTarget, 2,
/*46250*/           OPC_EmitInteger, MVT::i32, 14, 
/*46253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46256*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46268*/         0, /*End of Scope*/
/*46269*/       /*Scope*/ 24|128,1/*152*/, /*->46423*/
/*46271*/         OPC_MoveChild, 1,
/*46273*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46276*/         OPC_RecordChild0, // #0 = $Vm
/*46277*/         OPC_Scope, 71, /*->46350*/ // 2 children in Scope
/*46279*/           OPC_CheckChild0Type, MVT::v4i16,
/*46281*/           OPC_RecordChild1, // #1 = $lane
/*46282*/           OPC_MoveChild, 1,
/*46284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46287*/           OPC_MoveParent,
/*46288*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->46319
/*46291*/             OPC_MoveParent,
/*46292*/             OPC_RecordChild2, // #2 = $Vn
/*46293*/             OPC_CheckChild2Type, MVT::v4i16,
/*46295*/             OPC_CheckType, MVT::v4i16,
/*46297*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46299*/             OPC_EmitConvertToTarget, 1,
/*46301*/             OPC_EmitInteger, MVT::i32, 14, 
/*46304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46319*/           /*SwitchType*/ 28, MVT::v8i16,// ->46349
/*46321*/             OPC_MoveParent,
/*46322*/             OPC_RecordChild2, // #2 = $Vn
/*46323*/             OPC_CheckChild2Type, MVT::v8i16,
/*46325*/             OPC_CheckType, MVT::v8i16,
/*46327*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46329*/             OPC_EmitConvertToTarget, 1,
/*46331*/             OPC_EmitInteger, MVT::i32, 14, 
/*46334*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46337*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46349*/           0, // EndSwitchType
/*46350*/         /*Scope*/ 71, /*->46422*/
/*46351*/           OPC_CheckChild0Type, MVT::v2i32,
/*46353*/           OPC_RecordChild1, // #1 = $lane
/*46354*/           OPC_MoveChild, 1,
/*46356*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46359*/           OPC_MoveParent,
/*46360*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->46391
/*46363*/             OPC_MoveParent,
/*46364*/             OPC_RecordChild2, // #2 = $Vn
/*46365*/             OPC_CheckChild2Type, MVT::v2i32,
/*46367*/             OPC_CheckType, MVT::v2i32,
/*46369*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46371*/             OPC_EmitConvertToTarget, 1,
/*46373*/             OPC_EmitInteger, MVT::i32, 14, 
/*46376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46379*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46391*/           /*SwitchType*/ 28, MVT::v4i32,// ->46421
/*46393*/             OPC_MoveParent,
/*46394*/             OPC_RecordChild2, // #2 = $Vn
/*46395*/             OPC_CheckChild2Type, MVT::v4i32,
/*46397*/             OPC_CheckType, MVT::v4i32,
/*46399*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46401*/             OPC_EmitConvertToTarget, 1,
/*46403*/             OPC_EmitInteger, MVT::i32, 14, 
/*46406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46421*/           0, // EndSwitchType
/*46422*/         0, /*End of Scope*/
/*46423*/       /*Scope*/ 123, /*->46547*/
/*46424*/         OPC_RecordChild1, // #0 = $src1
/*46425*/         OPC_Scope, 59, /*->46486*/ // 2 children in Scope
/*46427*/           OPC_CheckChild1Type, MVT::v8i16,
/*46429*/           OPC_MoveChild, 2,
/*46431*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46434*/           OPC_RecordChild0, // #1 = $src2
/*46435*/           OPC_CheckChild0Type, MVT::v8i16,
/*46437*/           OPC_RecordChild1, // #2 = $lane
/*46438*/           OPC_MoveChild, 1,
/*46440*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46443*/           OPC_MoveParent,
/*46444*/           OPC_CheckType, MVT::v8i16,
/*46446*/           OPC_MoveParent,
/*46447*/           OPC_CheckType, MVT::v8i16,
/*46449*/           OPC_EmitConvertToTarget, 2,
/*46451*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46454*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*46463*/           OPC_EmitConvertToTarget, 2,
/*46465*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46468*/           OPC_EmitInteger, MVT::i32, 14, 
/*46471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46474*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46486*/         /*Scope*/ 59, /*->46546*/
/*46487*/           OPC_CheckChild1Type, MVT::v4i32,
/*46489*/           OPC_MoveChild, 2,
/*46491*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46494*/           OPC_RecordChild0, // #1 = $src2
/*46495*/           OPC_CheckChild0Type, MVT::v4i32,
/*46497*/           OPC_RecordChild1, // #2 = $lane
/*46498*/           OPC_MoveChild, 1,
/*46500*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46503*/           OPC_MoveParent,
/*46504*/           OPC_CheckType, MVT::v4i32,
/*46506*/           OPC_MoveParent,
/*46507*/           OPC_CheckType, MVT::v4i32,
/*46509*/           OPC_EmitConvertToTarget, 2,
/*46511*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46514*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46523*/           OPC_EmitConvertToTarget, 2,
/*46525*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46528*/           OPC_EmitInteger, MVT::i32, 14, 
/*46531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46546*/         0, /*End of Scope*/
/*46547*/       /*Scope*/ 118, /*->46666*/
/*46548*/         OPC_MoveChild, 1,
/*46550*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46553*/         OPC_RecordChild0, // #0 = $src2
/*46554*/         OPC_Scope, 54, /*->46610*/ // 2 children in Scope
/*46556*/           OPC_CheckChild0Type, MVT::v8i16,
/*46558*/           OPC_RecordChild1, // #1 = $lane
/*46559*/           OPC_MoveChild, 1,
/*46561*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46564*/           OPC_MoveParent,
/*46565*/           OPC_CheckType, MVT::v8i16,
/*46567*/           OPC_MoveParent,
/*46568*/           OPC_RecordChild2, // #2 = $src1
/*46569*/           OPC_CheckChild2Type, MVT::v8i16,
/*46571*/           OPC_CheckType, MVT::v8i16,
/*46573*/           OPC_EmitConvertToTarget, 1,
/*46575*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46578*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46587*/           OPC_EmitConvertToTarget, 1,
/*46589*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46592*/           OPC_EmitInteger, MVT::i32, 14, 
/*46595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46610*/         /*Scope*/ 54, /*->46665*/
/*46611*/           OPC_CheckChild0Type, MVT::v4i32,
/*46613*/           OPC_RecordChild1, // #1 = $lane
/*46614*/           OPC_MoveChild, 1,
/*46616*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46619*/           OPC_MoveParent,
/*46620*/           OPC_CheckType, MVT::v4i32,
/*46622*/           OPC_MoveParent,
/*46623*/           OPC_RecordChild2, // #2 = $src1
/*46624*/           OPC_CheckChild2Type, MVT::v4i32,
/*46626*/           OPC_CheckType, MVT::v4i32,
/*46628*/           OPC_EmitConvertToTarget, 1,
/*46630*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46633*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*46642*/           OPC_EmitConvertToTarget, 1,
/*46644*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46647*/           OPC_EmitInteger, MVT::i32, 14, 
/*46650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46665*/         0, /*End of Scope*/
/*46666*/       /*Scope*/ 107, /*->46774*/
/*46667*/         OPC_RecordChild1, // #0 = $Vn
/*46668*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->46695
/*46671*/           OPC_CheckChild1Type, MVT::v4i16,
/*46673*/           OPC_RecordChild2, // #1 = $Vm
/*46674*/           OPC_CheckChild2Type, MVT::v4i16,
/*46676*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46678*/           OPC_EmitInteger, MVT::i32, 14, 
/*46681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46684*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46695*/         /*SwitchType*/ 24, MVT::v2i32,// ->46721
/*46697*/           OPC_CheckChild1Type, MVT::v2i32,
/*46699*/           OPC_RecordChild2, // #1 = $Vm
/*46700*/           OPC_CheckChild2Type, MVT::v2i32,
/*46702*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46704*/           OPC_EmitInteger, MVT::i32, 14, 
/*46707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46721*/         /*SwitchType*/ 24, MVT::v8i16,// ->46747
/*46723*/           OPC_CheckChild1Type, MVT::v8i16,
/*46725*/           OPC_RecordChild2, // #1 = $Vm
/*46726*/           OPC_CheckChild2Type, MVT::v8i16,
/*46728*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46730*/           OPC_EmitInteger, MVT::i32, 14, 
/*46733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46747*/         /*SwitchType*/ 24, MVT::v4i32,// ->46773
/*46749*/           OPC_CheckChild1Type, MVT::v4i32,
/*46751*/           OPC_RecordChild2, // #1 = $Vm
/*46752*/           OPC_CheckChild2Type, MVT::v4i32,
/*46754*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46756*/           OPC_EmitInteger, MVT::i32, 14, 
/*46759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46773*/         0, // EndSwitchType
/*46774*/       0, /*End of Scope*/
/*46775*/     /*Scope*/ 55|128,5/*695*/, /*->47472*/
/*46777*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*46780*/       OPC_Scope, 55|128,1/*183*/, /*->46966*/ // 5 children in Scope
/*46783*/         OPC_RecordChild1, // #0 = $Vn
/*46784*/         OPC_Scope, 44, /*->46830*/ // 4 children in Scope
/*46786*/           OPC_CheckChild1Type, MVT::v4i16,
/*46788*/           OPC_MoveChild, 2,
/*46790*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46793*/           OPC_RecordChild0, // #1 = $Vm
/*46794*/           OPC_CheckChild0Type, MVT::v4i16,
/*46796*/           OPC_RecordChild1, // #2 = $lane
/*46797*/           OPC_MoveChild, 1,
/*46799*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46802*/           OPC_MoveParent,
/*46803*/           OPC_CheckType, MVT::v4i16,
/*46805*/           OPC_MoveParent,
/*46806*/           OPC_CheckType, MVT::v4i16,
/*46808*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46810*/           OPC_EmitConvertToTarget, 2,
/*46812*/           OPC_EmitInteger, MVT::i32, 14, 
/*46815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46830*/         /*Scope*/ 44, /*->46875*/
/*46831*/           OPC_CheckChild1Type, MVT::v2i32,
/*46833*/           OPC_MoveChild, 2,
/*46835*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46838*/           OPC_RecordChild0, // #1 = $Vm
/*46839*/           OPC_CheckChild0Type, MVT::v2i32,
/*46841*/           OPC_RecordChild1, // #2 = $lane
/*46842*/           OPC_MoveChild, 1,
/*46844*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46847*/           OPC_MoveParent,
/*46848*/           OPC_CheckType, MVT::v2i32,
/*46850*/           OPC_MoveParent,
/*46851*/           OPC_CheckType, MVT::v2i32,
/*46853*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46855*/           OPC_EmitConvertToTarget, 2,
/*46857*/           OPC_EmitInteger, MVT::i32, 14, 
/*46860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46863*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46875*/         /*Scope*/ 44, /*->46920*/
/*46876*/           OPC_CheckChild1Type, MVT::v8i16,
/*46878*/           OPC_MoveChild, 2,
/*46880*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46883*/           OPC_RecordChild0, // #1 = $Vm
/*46884*/           OPC_CheckChild0Type, MVT::v4i16,
/*46886*/           OPC_RecordChild1, // #2 = $lane
/*46887*/           OPC_MoveChild, 1,
/*46889*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46892*/           OPC_MoveParent,
/*46893*/           OPC_CheckType, MVT::v8i16,
/*46895*/           OPC_MoveParent,
/*46896*/           OPC_CheckType, MVT::v8i16,
/*46898*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46900*/           OPC_EmitConvertToTarget, 2,
/*46902*/           OPC_EmitInteger, MVT::i32, 14, 
/*46905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46920*/         /*Scope*/ 44, /*->46965*/
/*46921*/           OPC_CheckChild1Type, MVT::v4i32,
/*46923*/           OPC_MoveChild, 2,
/*46925*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46928*/           OPC_RecordChild0, // #1 = $Vm
/*46929*/           OPC_CheckChild0Type, MVT::v2i32,
/*46931*/           OPC_RecordChild1, // #2 = $lane
/*46932*/           OPC_MoveChild, 1,
/*46934*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46937*/           OPC_MoveParent,
/*46938*/           OPC_CheckType, MVT::v4i32,
/*46940*/           OPC_MoveParent,
/*46941*/           OPC_CheckType, MVT::v4i32,
/*46943*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46945*/           OPC_EmitConvertToTarget, 2,
/*46947*/           OPC_EmitInteger, MVT::i32, 14, 
/*46950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46953*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46965*/         0, /*End of Scope*/
/*46966*/       /*Scope*/ 24|128,1/*152*/, /*->47120*/
/*46968*/         OPC_MoveChild, 1,
/*46970*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46973*/         OPC_RecordChild0, // #0 = $Vm
/*46974*/         OPC_Scope, 71, /*->47047*/ // 2 children in Scope
/*46976*/           OPC_CheckChild0Type, MVT::v4i16,
/*46978*/           OPC_RecordChild1, // #1 = $lane
/*46979*/           OPC_MoveChild, 1,
/*46981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46984*/           OPC_MoveParent,
/*46985*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47016
/*46988*/             OPC_MoveParent,
/*46989*/             OPC_RecordChild2, // #2 = $Vn
/*46990*/             OPC_CheckChild2Type, MVT::v4i16,
/*46992*/             OPC_CheckType, MVT::v4i16,
/*46994*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46996*/             OPC_EmitConvertToTarget, 1,
/*46998*/             OPC_EmitInteger, MVT::i32, 14, 
/*47001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47004*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 300:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47016*/           /*SwitchType*/ 28, MVT::v8i16,// ->47046
/*47018*/             OPC_MoveParent,
/*47019*/             OPC_RecordChild2, // #2 = $Vn
/*47020*/             OPC_CheckChild2Type, MVT::v8i16,
/*47022*/             OPC_CheckType, MVT::v8i16,
/*47024*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47026*/             OPC_EmitConvertToTarget, 1,
/*47028*/             OPC_EmitInteger, MVT::i32, 14, 
/*47031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47034*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 300:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47046*/           0, // EndSwitchType
/*47047*/         /*Scope*/ 71, /*->47119*/
/*47048*/           OPC_CheckChild0Type, MVT::v2i32,
/*47050*/           OPC_RecordChild1, // #1 = $lane
/*47051*/           OPC_MoveChild, 1,
/*47053*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47056*/           OPC_MoveParent,
/*47057*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47088
/*47060*/             OPC_MoveParent,
/*47061*/             OPC_RecordChild2, // #2 = $Vn
/*47062*/             OPC_CheckChild2Type, MVT::v2i32,
/*47064*/             OPC_CheckType, MVT::v2i32,
/*47066*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47068*/             OPC_EmitConvertToTarget, 1,
/*47070*/             OPC_EmitInteger, MVT::i32, 14, 
/*47073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 300:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47088*/           /*SwitchType*/ 28, MVT::v4i32,// ->47118
/*47090*/             OPC_MoveParent,
/*47091*/             OPC_RecordChild2, // #2 = $Vn
/*47092*/             OPC_CheckChild2Type, MVT::v4i32,
/*47094*/             OPC_CheckType, MVT::v4i32,
/*47096*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47098*/             OPC_EmitConvertToTarget, 1,
/*47100*/             OPC_EmitInteger, MVT::i32, 14, 
/*47103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47106*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 300:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47118*/           0, // EndSwitchType
/*47119*/         0, /*End of Scope*/
/*47120*/       /*Scope*/ 123, /*->47244*/
/*47121*/         OPC_RecordChild1, // #0 = $src1
/*47122*/         OPC_Scope, 59, /*->47183*/ // 2 children in Scope
/*47124*/           OPC_CheckChild1Type, MVT::v8i16,
/*47126*/           OPC_MoveChild, 2,
/*47128*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47131*/           OPC_RecordChild0, // #1 = $src2
/*47132*/           OPC_CheckChild0Type, MVT::v8i16,
/*47134*/           OPC_RecordChild1, // #2 = $lane
/*47135*/           OPC_MoveChild, 1,
/*47137*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47140*/           OPC_MoveParent,
/*47141*/           OPC_CheckType, MVT::v8i16,
/*47143*/           OPC_MoveParent,
/*47144*/           OPC_CheckType, MVT::v8i16,
/*47146*/           OPC_EmitConvertToTarget, 2,
/*47148*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47151*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47160*/           OPC_EmitConvertToTarget, 2,
/*47162*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47165*/           OPC_EmitInteger, MVT::i32, 14, 
/*47168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47183*/         /*Scope*/ 59, /*->47243*/
/*47184*/           OPC_CheckChild1Type, MVT::v4i32,
/*47186*/           OPC_MoveChild, 2,
/*47188*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47191*/           OPC_RecordChild0, // #1 = $src2
/*47192*/           OPC_CheckChild0Type, MVT::v4i32,
/*47194*/           OPC_RecordChild1, // #2 = $lane
/*47195*/           OPC_MoveChild, 1,
/*47197*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47200*/           OPC_MoveParent,
/*47201*/           OPC_CheckType, MVT::v4i32,
/*47203*/           OPC_MoveParent,
/*47204*/           OPC_CheckType, MVT::v4i32,
/*47206*/           OPC_EmitConvertToTarget, 2,
/*47208*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47211*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47220*/           OPC_EmitConvertToTarget, 2,
/*47222*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47225*/           OPC_EmitInteger, MVT::i32, 14, 
/*47228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47243*/         0, /*End of Scope*/
/*47244*/       /*Scope*/ 118, /*->47363*/
/*47245*/         OPC_MoveChild, 1,
/*47247*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47250*/         OPC_RecordChild0, // #0 = $src2
/*47251*/         OPC_Scope, 54, /*->47307*/ // 2 children in Scope
/*47253*/           OPC_CheckChild0Type, MVT::v8i16,
/*47255*/           OPC_RecordChild1, // #1 = $lane
/*47256*/           OPC_MoveChild, 1,
/*47258*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47261*/           OPC_MoveParent,
/*47262*/           OPC_CheckType, MVT::v8i16,
/*47264*/           OPC_MoveParent,
/*47265*/           OPC_RecordChild2, // #2 = $src1
/*47266*/           OPC_CheckChild2Type, MVT::v8i16,
/*47268*/           OPC_CheckType, MVT::v8i16,
/*47270*/           OPC_EmitConvertToTarget, 1,
/*47272*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47275*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47284*/           OPC_EmitConvertToTarget, 1,
/*47286*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47289*/           OPC_EmitInteger, MVT::i32, 14, 
/*47292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47307*/         /*Scope*/ 54, /*->47362*/
/*47308*/           OPC_CheckChild0Type, MVT::v4i32,
/*47310*/           OPC_RecordChild1, // #1 = $lane
/*47311*/           OPC_MoveChild, 1,
/*47313*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47316*/           OPC_MoveParent,
/*47317*/           OPC_CheckType, MVT::v4i32,
/*47319*/           OPC_MoveParent,
/*47320*/           OPC_RecordChild2, // #2 = $src1
/*47321*/           OPC_CheckChild2Type, MVT::v4i32,
/*47323*/           OPC_CheckType, MVT::v4i32,
/*47325*/           OPC_EmitConvertToTarget, 1,
/*47327*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47330*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47339*/           OPC_EmitConvertToTarget, 1,
/*47341*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47344*/           OPC_EmitInteger, MVT::i32, 14, 
/*47347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47362*/         0, /*End of Scope*/
/*47363*/       /*Scope*/ 107, /*->47471*/
/*47364*/         OPC_RecordChild1, // #0 = $Vn
/*47365*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47392
/*47368*/           OPC_CheckChild1Type, MVT::v4i16,
/*47370*/           OPC_RecordChild2, // #1 = $Vm
/*47371*/           OPC_CheckChild2Type, MVT::v4i16,
/*47373*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47375*/           OPC_EmitInteger, MVT::i32, 14, 
/*47378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47392*/         /*SwitchType*/ 24, MVT::v2i32,// ->47418
/*47394*/           OPC_CheckChild1Type, MVT::v2i32,
/*47396*/           OPC_RecordChild2, // #1 = $Vm
/*47397*/           OPC_CheckChild2Type, MVT::v2i32,
/*47399*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47401*/           OPC_EmitInteger, MVT::i32, 14, 
/*47404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47418*/         /*SwitchType*/ 24, MVT::v8i16,// ->47444
/*47420*/           OPC_CheckChild1Type, MVT::v8i16,
/*47422*/           OPC_RecordChild2, // #1 = $Vm
/*47423*/           OPC_CheckChild2Type, MVT::v8i16,
/*47425*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47427*/           OPC_EmitInteger, MVT::i32, 14, 
/*47430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47433*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47444*/         /*SwitchType*/ 24, MVT::v4i32,// ->47470
/*47446*/           OPC_CheckChild1Type, MVT::v4i32,
/*47448*/           OPC_RecordChild2, // #1 = $Vm
/*47449*/           OPC_CheckChild2Type, MVT::v4i32,
/*47451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47453*/           OPC_EmitInteger, MVT::i32, 14, 
/*47456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47470*/         0, // EndSwitchType
/*47471*/       0, /*End of Scope*/
/*47472*/     /*Scope*/ 116|128,1/*244*/, /*->47718*/
/*47474*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*47477*/       OPC_Scope, 93, /*->47572*/ // 3 children in Scope
/*47479*/         OPC_RecordChild1, // #0 = $Vn
/*47480*/         OPC_Scope, 44, /*->47526*/ // 2 children in Scope
/*47482*/           OPC_CheckChild1Type, MVT::v4i16,
/*47484*/           OPC_MoveChild, 2,
/*47486*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47489*/           OPC_RecordChild0, // #1 = $Vm
/*47490*/           OPC_CheckChild0Type, MVT::v4i16,
/*47492*/           OPC_RecordChild1, // #2 = $lane
/*47493*/           OPC_MoveChild, 1,
/*47495*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47498*/           OPC_MoveParent,
/*47499*/           OPC_CheckType, MVT::v4i16,
/*47501*/           OPC_MoveParent,
/*47502*/           OPC_CheckType, MVT::v4i32,
/*47504*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47506*/           OPC_EmitConvertToTarget, 2,
/*47508*/           OPC_EmitInteger, MVT::i32, 14, 
/*47511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47526*/         /*Scope*/ 44, /*->47571*/
/*47527*/           OPC_CheckChild1Type, MVT::v2i32,
/*47529*/           OPC_MoveChild, 2,
/*47531*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47534*/           OPC_RecordChild0, // #1 = $Vm
/*47535*/           OPC_CheckChild0Type, MVT::v2i32,
/*47537*/           OPC_RecordChild1, // #2 = $lane
/*47538*/           OPC_MoveChild, 1,
/*47540*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47543*/           OPC_MoveParent,
/*47544*/           OPC_CheckType, MVT::v2i32,
/*47546*/           OPC_MoveParent,
/*47547*/           OPC_CheckType, MVT::v2i64,
/*47549*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47551*/           OPC_EmitConvertToTarget, 2,
/*47553*/           OPC_EmitInteger, MVT::i32, 14, 
/*47556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47571*/         0, /*End of Scope*/
/*47572*/       /*Scope*/ 88, /*->47661*/
/*47573*/         OPC_MoveChild, 1,
/*47575*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47578*/         OPC_RecordChild0, // #0 = $Vm
/*47579*/         OPC_Scope, 39, /*->47620*/ // 2 children in Scope
/*47581*/           OPC_CheckChild0Type, MVT::v4i16,
/*47583*/           OPC_RecordChild1, // #1 = $lane
/*47584*/           OPC_MoveChild, 1,
/*47586*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47589*/           OPC_MoveParent,
/*47590*/           OPC_CheckType, MVT::v4i16,
/*47592*/           OPC_MoveParent,
/*47593*/           OPC_RecordChild2, // #2 = $Vn
/*47594*/           OPC_CheckChild2Type, MVT::v4i16,
/*47596*/           OPC_CheckType, MVT::v4i32,
/*47598*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47600*/           OPC_EmitConvertToTarget, 1,
/*47602*/           OPC_EmitInteger, MVT::i32, 14, 
/*47605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47608*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47620*/         /*Scope*/ 39, /*->47660*/
/*47621*/           OPC_CheckChild0Type, MVT::v2i32,
/*47623*/           OPC_RecordChild1, // #1 = $lane
/*47624*/           OPC_MoveChild, 1,
/*47626*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47629*/           OPC_MoveParent,
/*47630*/           OPC_CheckType, MVT::v2i32,
/*47632*/           OPC_MoveParent,
/*47633*/           OPC_RecordChild2, // #2 = $Vn
/*47634*/           OPC_CheckChild2Type, MVT::v2i32,
/*47636*/           OPC_CheckType, MVT::v2i64,
/*47638*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47640*/           OPC_EmitConvertToTarget, 1,
/*47642*/           OPC_EmitInteger, MVT::i32, 14, 
/*47645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47660*/         0, /*End of Scope*/
/*47661*/       /*Scope*/ 55, /*->47717*/
/*47662*/         OPC_RecordChild1, // #0 = $Vn
/*47663*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->47690
/*47666*/           OPC_CheckChild1Type, MVT::v4i16,
/*47668*/           OPC_RecordChild2, // #1 = $Vm
/*47669*/           OPC_CheckChild2Type, MVT::v4i16,
/*47671*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47673*/           OPC_EmitInteger, MVT::i32, 14, 
/*47676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47679*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47690*/         /*SwitchType*/ 24, MVT::v2i64,// ->47716
/*47692*/           OPC_CheckChild1Type, MVT::v2i32,
/*47694*/           OPC_RecordChild2, // #1 = $Vm
/*47695*/           OPC_CheckChild2Type, MVT::v2i32,
/*47697*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47699*/           OPC_EmitInteger, MVT::i32, 14, 
/*47702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47705*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47716*/         0, // EndSwitchType
/*47717*/       0, /*End of Scope*/
/*47718*/     /*Scope*/ 72, /*->47791*/
/*47719*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*47722*/       OPC_RecordChild1, // #0 = $Vm
/*47723*/       OPC_Scope, 32, /*->47757*/ // 2 children in Scope
/*47725*/         OPC_CheckChild1Type, MVT::v2f32,
/*47727*/         OPC_RecordChild2, // #1 = $SIMM
/*47728*/         OPC_MoveChild, 2,
/*47730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47733*/         OPC_MoveParent,
/*47734*/         OPC_CheckType, MVT::v2i32,
/*47736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47738*/         OPC_EmitConvertToTarget, 1,
/*47740*/         OPC_EmitInteger, MVT::i32, 14, 
/*47743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*47757*/       /*Scope*/ 32, /*->47790*/
/*47758*/         OPC_CheckChild1Type, MVT::v4f32,
/*47760*/         OPC_RecordChild2, // #1 = $SIMM
/*47761*/         OPC_MoveChild, 2,
/*47763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47766*/         OPC_MoveParent,
/*47767*/         OPC_CheckType, MVT::v4i32,
/*47769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47771*/         OPC_EmitConvertToTarget, 1,
/*47773*/         OPC_EmitInteger, MVT::i32, 14, 
/*47776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*47790*/       0, /*End of Scope*/
/*47791*/     /*Scope*/ 72, /*->47864*/
/*47792*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*47795*/       OPC_RecordChild1, // #0 = $Vm
/*47796*/       OPC_Scope, 32, /*->47830*/ // 2 children in Scope
/*47798*/         OPC_CheckChild1Type, MVT::v2f32,
/*47800*/         OPC_RecordChild2, // #1 = $SIMM
/*47801*/         OPC_MoveChild, 2,
/*47803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47806*/         OPC_MoveParent,
/*47807*/         OPC_CheckType, MVT::v2i32,
/*47809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47811*/         OPC_EmitConvertToTarget, 1,
/*47813*/         OPC_EmitInteger, MVT::i32, 14, 
/*47816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*47830*/       /*Scope*/ 32, /*->47863*/
/*47831*/         OPC_CheckChild1Type, MVT::v4f32,
/*47833*/         OPC_RecordChild2, // #1 = $SIMM
/*47834*/         OPC_MoveChild, 2,
/*47836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47839*/         OPC_MoveParent,
/*47840*/         OPC_CheckType, MVT::v4i32,
/*47842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47844*/         OPC_EmitConvertToTarget, 1,
/*47846*/         OPC_EmitInteger, MVT::i32, 14, 
/*47849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*47863*/       0, /*End of Scope*/
/*47864*/     /*Scope*/ 34|128,1/*162*/, /*->48028*/
/*47866*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*47869*/       OPC_RecordChild1, // #0 = $Vn
/*47870*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47897
/*47873*/         OPC_CheckChild1Type, MVT::v4i16,
/*47875*/         OPC_RecordChild2, // #1 = $Vm
/*47876*/         OPC_CheckChild2Type, MVT::v4i16,
/*47878*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47880*/         OPC_EmitInteger, MVT::i32, 14, 
/*47883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 261:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47897*/       /*SwitchType*/ 24, MVT::v2i32,// ->47923
/*47899*/         OPC_CheckChild1Type, MVT::v2i32,
/*47901*/         OPC_RecordChild2, // #1 = $Vm
/*47902*/         OPC_CheckChild2Type, MVT::v2i32,
/*47904*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47906*/         OPC_EmitInteger, MVT::i32, 14, 
/*47909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47923*/       /*SwitchType*/ 24, MVT::v8i16,// ->47949
/*47925*/         OPC_CheckChild1Type, MVT::v8i16,
/*47927*/         OPC_RecordChild2, // #1 = $Vm
/*47928*/         OPC_CheckChild2Type, MVT::v8i16,
/*47930*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47932*/         OPC_EmitInteger, MVT::i32, 14, 
/*47935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 261:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47949*/       /*SwitchType*/ 24, MVT::v4i32,// ->47975
/*47951*/         OPC_CheckChild1Type, MVT::v4i32,
/*47953*/         OPC_RecordChild2, // #1 = $Vm
/*47954*/         OPC_CheckChild2Type, MVT::v4i32,
/*47956*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47958*/         OPC_EmitInteger, MVT::i32, 14, 
/*47961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47975*/       /*SwitchType*/ 24, MVT::v8i8,// ->48001
/*47977*/         OPC_CheckChild1Type, MVT::v8i8,
/*47979*/         OPC_RecordChild2, // #1 = $Vm
/*47980*/         OPC_CheckChild2Type, MVT::v8i8,
/*47982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47984*/         OPC_EmitInteger, MVT::i32, 14, 
/*47987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 261:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48001*/       /*SwitchType*/ 24, MVT::v16i8,// ->48027
/*48003*/         OPC_CheckChild1Type, MVT::v16i8,
/*48005*/         OPC_RecordChild2, // #1 = $Vm
/*48006*/         OPC_CheckChild2Type, MVT::v16i8,
/*48008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48010*/         OPC_EmitInteger, MVT::i32, 14, 
/*48013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 261:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48027*/       0, // EndSwitchType
/*48028*/     /*Scope*/ 34|128,1/*162*/, /*->48192*/
/*48030*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*48033*/       OPC_RecordChild1, // #0 = $Vn
/*48034*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48061
/*48037*/         OPC_CheckChild1Type, MVT::v4i16,
/*48039*/         OPC_RecordChild2, // #1 = $Vm
/*48040*/         OPC_CheckChild2Type, MVT::v4i16,
/*48042*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48044*/         OPC_EmitInteger, MVT::i32, 14, 
/*48047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 262:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48061*/       /*SwitchType*/ 24, MVT::v2i32,// ->48087
/*48063*/         OPC_CheckChild1Type, MVT::v2i32,
/*48065*/         OPC_RecordChild2, // #1 = $Vm
/*48066*/         OPC_CheckChild2Type, MVT::v2i32,
/*48068*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48070*/         OPC_EmitInteger, MVT::i32, 14, 
/*48073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48087*/       /*SwitchType*/ 24, MVT::v8i16,// ->48113
/*48089*/         OPC_CheckChild1Type, MVT::v8i16,
/*48091*/         OPC_RecordChild2, // #1 = $Vm
/*48092*/         OPC_CheckChild2Type, MVT::v8i16,
/*48094*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48096*/         OPC_EmitInteger, MVT::i32, 14, 
/*48099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 262:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48113*/       /*SwitchType*/ 24, MVT::v4i32,// ->48139
/*48115*/         OPC_CheckChild1Type, MVT::v4i32,
/*48117*/         OPC_RecordChild2, // #1 = $Vm
/*48118*/         OPC_CheckChild2Type, MVT::v4i32,
/*48120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48122*/         OPC_EmitInteger, MVT::i32, 14, 
/*48125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48139*/       /*SwitchType*/ 24, MVT::v8i8,// ->48165
/*48141*/         OPC_CheckChild1Type, MVT::v8i8,
/*48143*/         OPC_RecordChild2, // #1 = $Vm
/*48144*/         OPC_CheckChild2Type, MVT::v8i8,
/*48146*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48148*/         OPC_EmitInteger, MVT::i32, 14, 
/*48151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 262:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48165*/       /*SwitchType*/ 24, MVT::v16i8,// ->48191
/*48167*/         OPC_CheckChild1Type, MVT::v16i8,
/*48169*/         OPC_RecordChild2, // #1 = $Vm
/*48170*/         OPC_CheckChild2Type, MVT::v16i8,
/*48172*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48174*/         OPC_EmitInteger, MVT::i32, 14, 
/*48177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 262:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48191*/       0, // EndSwitchType
/*48192*/     /*Scope*/ 34|128,1/*162*/, /*->48356*/
/*48194*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*48197*/       OPC_RecordChild1, // #0 = $Vn
/*48198*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48225
/*48201*/         OPC_CheckChild1Type, MVT::v4i16,
/*48203*/         OPC_RecordChild2, // #1 = $Vm
/*48204*/         OPC_CheckChild2Type, MVT::v4i16,
/*48206*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48208*/         OPC_EmitInteger, MVT::i32, 14, 
/*48211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 317:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48225*/       /*SwitchType*/ 24, MVT::v2i32,// ->48251
/*48227*/         OPC_CheckChild1Type, MVT::v2i32,
/*48229*/         OPC_RecordChild2, // #1 = $Vm
/*48230*/         OPC_CheckChild2Type, MVT::v2i32,
/*48232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48234*/         OPC_EmitInteger, MVT::i32, 14, 
/*48237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48251*/       /*SwitchType*/ 24, MVT::v8i16,// ->48277
/*48253*/         OPC_CheckChild1Type, MVT::v8i16,
/*48255*/         OPC_RecordChild2, // #1 = $Vm
/*48256*/         OPC_CheckChild2Type, MVT::v8i16,
/*48258*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48260*/         OPC_EmitInteger, MVT::i32, 14, 
/*48263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 317:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48277*/       /*SwitchType*/ 24, MVT::v4i32,// ->48303
/*48279*/         OPC_CheckChild1Type, MVT::v4i32,
/*48281*/         OPC_RecordChild2, // #1 = $Vm
/*48282*/         OPC_CheckChild2Type, MVT::v4i32,
/*48284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48286*/         OPC_EmitInteger, MVT::i32, 14, 
/*48289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 317:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48303*/       /*SwitchType*/ 24, MVT::v8i8,// ->48329
/*48305*/         OPC_CheckChild1Type, MVT::v8i8,
/*48307*/         OPC_RecordChild2, // #1 = $Vm
/*48308*/         OPC_CheckChild2Type, MVT::v8i8,
/*48310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48312*/         OPC_EmitInteger, MVT::i32, 14, 
/*48315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 317:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48329*/       /*SwitchType*/ 24, MVT::v16i8,// ->48355
/*48331*/         OPC_CheckChild1Type, MVT::v16i8,
/*48333*/         OPC_RecordChild2, // #1 = $Vm
/*48334*/         OPC_CheckChild2Type, MVT::v16i8,
/*48336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48338*/         OPC_EmitInteger, MVT::i32, 14, 
/*48341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 317:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48355*/       0, // EndSwitchType
/*48356*/     /*Scope*/ 34|128,1/*162*/, /*->48520*/
/*48358*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*48361*/       OPC_RecordChild1, // #0 = $Vn
/*48362*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48389
/*48365*/         OPC_CheckChild1Type, MVT::v4i16,
/*48367*/         OPC_RecordChild2, // #1 = $Vm
/*48368*/         OPC_CheckChild2Type, MVT::v4i16,
/*48370*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48372*/         OPC_EmitInteger, MVT::i32, 14, 
/*48375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 318:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48389*/       /*SwitchType*/ 24, MVT::v2i32,// ->48415
/*48391*/         OPC_CheckChild1Type, MVT::v2i32,
/*48393*/         OPC_RecordChild2, // #1 = $Vm
/*48394*/         OPC_CheckChild2Type, MVT::v2i32,
/*48396*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48398*/         OPC_EmitInteger, MVT::i32, 14, 
/*48401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 318:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48415*/       /*SwitchType*/ 24, MVT::v8i16,// ->48441
/*48417*/         OPC_CheckChild1Type, MVT::v8i16,
/*48419*/         OPC_RecordChild2, // #1 = $Vm
/*48420*/         OPC_CheckChild2Type, MVT::v8i16,
/*48422*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48424*/         OPC_EmitInteger, MVT::i32, 14, 
/*48427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 318:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48441*/       /*SwitchType*/ 24, MVT::v4i32,// ->48467
/*48443*/         OPC_CheckChild1Type, MVT::v4i32,
/*48445*/         OPC_RecordChild2, // #1 = $Vm
/*48446*/         OPC_CheckChild2Type, MVT::v4i32,
/*48448*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48450*/         OPC_EmitInteger, MVT::i32, 14, 
/*48453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 318:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48467*/       /*SwitchType*/ 24, MVT::v8i8,// ->48493
/*48469*/         OPC_CheckChild1Type, MVT::v8i8,
/*48471*/         OPC_RecordChild2, // #1 = $Vm
/*48472*/         OPC_CheckChild2Type, MVT::v8i8,
/*48474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48476*/         OPC_EmitInteger, MVT::i32, 14, 
/*48479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 318:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48493*/       /*SwitchType*/ 24, MVT::v16i8,// ->48519
/*48495*/         OPC_CheckChild1Type, MVT::v16i8,
/*48497*/         OPC_RecordChild2, // #1 = $Vm
/*48498*/         OPC_CheckChild2Type, MVT::v16i8,
/*48500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48502*/         OPC_EmitInteger, MVT::i32, 14, 
/*48505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 318:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48519*/       0, // EndSwitchType
/*48520*/     /*Scope*/ 86|128,1/*214*/, /*->48736*/
/*48522*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*48525*/       OPC_RecordChild1, // #0 = $Vn
/*48526*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48553
/*48529*/         OPC_CheckChild1Type, MVT::v4i16,
/*48531*/         OPC_RecordChild2, // #1 = $Vm
/*48532*/         OPC_CheckChild2Type, MVT::v4i16,
/*48534*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48536*/         OPC_EmitInteger, MVT::i32, 14, 
/*48539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48553*/       /*SwitchType*/ 24, MVT::v2i32,// ->48579
/*48555*/         OPC_CheckChild1Type, MVT::v2i32,
/*48557*/         OPC_RecordChild2, // #1 = $Vm
/*48558*/         OPC_CheckChild2Type, MVT::v2i32,
/*48560*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48562*/         OPC_EmitInteger, MVT::i32, 14, 
/*48565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48579*/       /*SwitchType*/ 24, MVT::v8i16,// ->48605
/*48581*/         OPC_CheckChild1Type, MVT::v8i16,
/*48583*/         OPC_RecordChild2, // #1 = $Vm
/*48584*/         OPC_CheckChild2Type, MVT::v8i16,
/*48586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48588*/         OPC_EmitInteger, MVT::i32, 14, 
/*48591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48605*/       /*SwitchType*/ 24, MVT::v4i32,// ->48631
/*48607*/         OPC_CheckChild1Type, MVT::v4i32,
/*48609*/         OPC_RecordChild2, // #1 = $Vm
/*48610*/         OPC_CheckChild2Type, MVT::v4i32,
/*48612*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48614*/         OPC_EmitInteger, MVT::i32, 14, 
/*48617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48631*/       /*SwitchType*/ 24, MVT::v8i8,// ->48657
/*48633*/         OPC_CheckChild1Type, MVT::v8i8,
/*48635*/         OPC_RecordChild2, // #1 = $Vm
/*48636*/         OPC_CheckChild2Type, MVT::v8i8,
/*48638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48640*/         OPC_EmitInteger, MVT::i32, 14, 
/*48643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48657*/       /*SwitchType*/ 24, MVT::v16i8,// ->48683
/*48659*/         OPC_CheckChild1Type, MVT::v16i8,
/*48661*/         OPC_RecordChild2, // #1 = $Vm
/*48662*/         OPC_CheckChild2Type, MVT::v16i8,
/*48664*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48666*/         OPC_EmitInteger, MVT::i32, 14, 
/*48669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 293:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48683*/       /*SwitchType*/ 24, MVT::v1i64,// ->48709
/*48685*/         OPC_CheckChild1Type, MVT::v1i64,
/*48687*/         OPC_RecordChild2, // #1 = $Vm
/*48688*/         OPC_CheckChild2Type, MVT::v1i64,
/*48690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48692*/         OPC_EmitInteger, MVT::i32, 14, 
/*48695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 293:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48709*/       /*SwitchType*/ 24, MVT::v2i64,// ->48735
/*48711*/         OPC_CheckChild1Type, MVT::v2i64,
/*48713*/         OPC_RecordChild2, // #1 = $Vm
/*48714*/         OPC_CheckChild2Type, MVT::v2i64,
/*48716*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48718*/         OPC_EmitInteger, MVT::i32, 14, 
/*48721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 293:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48735*/       0, // EndSwitchType
/*48736*/     /*Scope*/ 84, /*->48821*/
/*48737*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*48740*/       OPC_RecordChild1, // #0 = $Vn
/*48741*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->48768
/*48744*/         OPC_CheckChild1Type, MVT::v8i16,
/*48746*/         OPC_RecordChild2, // #1 = $Vm
/*48747*/         OPC_CheckChild2Type, MVT::v8i16,
/*48749*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48751*/         OPC_EmitInteger, MVT::i32, 14, 
/*48754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48768*/       /*SwitchType*/ 24, MVT::v4i16,// ->48794
/*48770*/         OPC_CheckChild1Type, MVT::v4i32,
/*48772*/         OPC_RecordChild2, // #1 = $Vm
/*48773*/         OPC_CheckChild2Type, MVT::v4i32,
/*48775*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48777*/         OPC_EmitInteger, MVT::i32, 14, 
/*48780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48794*/       /*SwitchType*/ 24, MVT::v2i32,// ->48820
/*48796*/         OPC_CheckChild1Type, MVT::v2i64,
/*48798*/         OPC_RecordChild2, // #1 = $Vm
/*48799*/         OPC_CheckChild2Type, MVT::v2i64,
/*48801*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48803*/         OPC_EmitInteger, MVT::i32, 14, 
/*48806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48820*/       0, // EndSwitchType
/*48821*/     /*Scope*/ 58, /*->48880*/
/*48822*/       OPC_CheckChild0Integer, 25|128,2/*281*/, 
/*48825*/       OPC_RecordChild1, // #0 = $Vn
/*48826*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->48853
/*48829*/         OPC_CheckChild1Type, MVT::v8i8,
/*48831*/         OPC_RecordChild2, // #1 = $Vm
/*48832*/         OPC_CheckChild2Type, MVT::v8i8,
/*48834*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48836*/         OPC_EmitInteger, MVT::i32, 14, 
/*48839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 281:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48853*/       /*SwitchType*/ 24, MVT::v16i8,// ->48879
/*48855*/         OPC_CheckChild1Type, MVT::v16i8,
/*48857*/         OPC_RecordChild2, // #1 = $Vm
/*48858*/         OPC_CheckChild2Type, MVT::v16i8,
/*48860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48862*/         OPC_EmitInteger, MVT::i32, 14, 
/*48865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 281:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48879*/       0, // EndSwitchType
/*48880*/     /*Scope*/ 50, /*->48931*/
/*48881*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*48884*/       OPC_RecordChild1, // #0 = $Vn
/*48885*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->48912
/*48888*/         OPC_CheckChild1Type, MVT::v8i8,
/*48890*/         OPC_RecordChild2, // #1 = $Vm
/*48891*/         OPC_CheckChild2Type, MVT::v8i8,
/*48893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48895*/         OPC_EmitInteger, MVT::i32, 14, 
/*48898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48912*/       /*SwitchType*/ 16, MVT::v2i64,// ->48930
/*48914*/         OPC_CheckChild1Type, MVT::v1i64,
/*48916*/         OPC_RecordChild2, // #1 = $Vm
/*48917*/         OPC_CheckChild2Type, MVT::v1i64,
/*48919*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*48921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 278:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48930*/       0, // EndSwitchType
/*48931*/     /*Scope*/ 34|128,1/*162*/, /*->49095*/
/*48933*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*48936*/       OPC_RecordChild1, // #0 = $Vn
/*48937*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48964
/*48940*/         OPC_CheckChild1Type, MVT::v4i16,
/*48942*/         OPC_RecordChild2, // #1 = $Vm
/*48943*/         OPC_CheckChild2Type, MVT::v4i16,
/*48945*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48947*/         OPC_EmitInteger, MVT::i32, 14, 
/*48950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48964*/       /*SwitchType*/ 24, MVT::v2i32,// ->48990
/*48966*/         OPC_CheckChild1Type, MVT::v2i32,
/*48968*/         OPC_RecordChild2, // #1 = $Vm
/*48969*/         OPC_CheckChild2Type, MVT::v2i32,
/*48971*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48973*/         OPC_EmitInteger, MVT::i32, 14, 
/*48976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48990*/       /*SwitchType*/ 24, MVT::v8i16,// ->49016
/*48992*/         OPC_CheckChild1Type, MVT::v8i16,
/*48994*/         OPC_RecordChild2, // #1 = $Vm
/*48995*/         OPC_CheckChild2Type, MVT::v8i16,
/*48997*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48999*/         OPC_EmitInteger, MVT::i32, 14, 
/*49002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49016*/       /*SwitchType*/ 24, MVT::v4i32,// ->49042
/*49018*/         OPC_CheckChild1Type, MVT::v4i32,
/*49020*/         OPC_RecordChild2, // #1 = $Vm
/*49021*/         OPC_CheckChild2Type, MVT::v4i32,
/*49023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49025*/         OPC_EmitInteger, MVT::i32, 14, 
/*49028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49042*/       /*SwitchType*/ 24, MVT::v8i8,// ->49068
/*49044*/         OPC_CheckChild1Type, MVT::v8i8,
/*49046*/         OPC_RecordChild2, // #1 = $Vm
/*49047*/         OPC_CheckChild2Type, MVT::v8i8,
/*49049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49051*/         OPC_EmitInteger, MVT::i32, 14, 
/*49054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49068*/       /*SwitchType*/ 24, MVT::v16i8,// ->49094
/*49070*/         OPC_CheckChild1Type, MVT::v16i8,
/*49072*/         OPC_RecordChild2, // #1 = $Vm
/*49073*/         OPC_CheckChild2Type, MVT::v16i8,
/*49075*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49077*/         OPC_EmitInteger, MVT::i32, 14, 
/*49080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49094*/       0, // EndSwitchType
/*49095*/     /*Scope*/ 34|128,1/*162*/, /*->49259*/
/*49097*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*49100*/       OPC_RecordChild1, // #0 = $Vn
/*49101*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49128
/*49104*/         OPC_CheckChild1Type, MVT::v4i16,
/*49106*/         OPC_RecordChild2, // #1 = $Vm
/*49107*/         OPC_CheckChild2Type, MVT::v4i16,
/*49109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49111*/         OPC_EmitInteger, MVT::i32, 14, 
/*49114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49128*/       /*SwitchType*/ 24, MVT::v2i32,// ->49154
/*49130*/         OPC_CheckChild1Type, MVT::v2i32,
/*49132*/         OPC_RecordChild2, // #1 = $Vm
/*49133*/         OPC_CheckChild2Type, MVT::v2i32,
/*49135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49137*/         OPC_EmitInteger, MVT::i32, 14, 
/*49140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49154*/       /*SwitchType*/ 24, MVT::v8i16,// ->49180
/*49156*/         OPC_CheckChild1Type, MVT::v8i16,
/*49158*/         OPC_RecordChild2, // #1 = $Vm
/*49159*/         OPC_CheckChild2Type, MVT::v8i16,
/*49161*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49163*/         OPC_EmitInteger, MVT::i32, 14, 
/*49166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49180*/       /*SwitchType*/ 24, MVT::v4i32,// ->49206
/*49182*/         OPC_CheckChild1Type, MVT::v4i32,
/*49184*/         OPC_RecordChild2, // #1 = $Vm
/*49185*/         OPC_CheckChild2Type, MVT::v4i32,
/*49187*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49189*/         OPC_EmitInteger, MVT::i32, 14, 
/*49192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49195*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49206*/       /*SwitchType*/ 24, MVT::v8i8,// ->49232
/*49208*/         OPC_CheckChild1Type, MVT::v8i8,
/*49210*/         OPC_RecordChild2, // #1 = $Vm
/*49211*/         OPC_CheckChild2Type, MVT::v8i8,
/*49213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49215*/         OPC_EmitInteger, MVT::i32, 14, 
/*49218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49232*/       /*SwitchType*/ 24, MVT::v16i8,// ->49258
/*49234*/         OPC_CheckChild1Type, MVT::v16i8,
/*49236*/         OPC_RecordChild2, // #1 = $Vm
/*49237*/         OPC_CheckChild2Type, MVT::v16i8,
/*49239*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49241*/         OPC_EmitInteger, MVT::i32, 14, 
/*49244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49258*/       0, // EndSwitchType
/*49259*/     /*Scope*/ 86|128,1/*214*/, /*->49475*/
/*49261*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*49264*/       OPC_RecordChild1, // #0 = $Vn
/*49265*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49292
/*49268*/         OPC_CheckChild1Type, MVT::v4i16,
/*49270*/         OPC_RecordChild2, // #1 = $Vm
/*49271*/         OPC_CheckChild2Type, MVT::v4i16,
/*49273*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49275*/         OPC_EmitInteger, MVT::i32, 14, 
/*49278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49292*/       /*SwitchType*/ 24, MVT::v2i32,// ->49318
/*49294*/         OPC_CheckChild1Type, MVT::v2i32,
/*49296*/         OPC_RecordChild2, // #1 = $Vm
/*49297*/         OPC_CheckChild2Type, MVT::v2i32,
/*49299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49301*/         OPC_EmitInteger, MVT::i32, 14, 
/*49304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49318*/       /*SwitchType*/ 24, MVT::v8i16,// ->49344
/*49320*/         OPC_CheckChild1Type, MVT::v8i16,
/*49322*/         OPC_RecordChild2, // #1 = $Vm
/*49323*/         OPC_CheckChild2Type, MVT::v8i16,
/*49325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49327*/         OPC_EmitInteger, MVT::i32, 14, 
/*49330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 313:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49344*/       /*SwitchType*/ 24, MVT::v4i32,// ->49370
/*49346*/         OPC_CheckChild1Type, MVT::v4i32,
/*49348*/         OPC_RecordChild2, // #1 = $Vm
/*49349*/         OPC_CheckChild2Type, MVT::v4i32,
/*49351*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49353*/         OPC_EmitInteger, MVT::i32, 14, 
/*49356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 313:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49370*/       /*SwitchType*/ 24, MVT::v8i8,// ->49396
/*49372*/         OPC_CheckChild1Type, MVT::v8i8,
/*49374*/         OPC_RecordChild2, // #1 = $Vm
/*49375*/         OPC_CheckChild2Type, MVT::v8i8,
/*49377*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49379*/         OPC_EmitInteger, MVT::i32, 14, 
/*49382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49396*/       /*SwitchType*/ 24, MVT::v16i8,// ->49422
/*49398*/         OPC_CheckChild1Type, MVT::v16i8,
/*49400*/         OPC_RecordChild2, // #1 = $Vm
/*49401*/         OPC_CheckChild2Type, MVT::v16i8,
/*49403*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49405*/         OPC_EmitInteger, MVT::i32, 14, 
/*49408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 313:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49422*/       /*SwitchType*/ 24, MVT::v1i64,// ->49448
/*49424*/         OPC_CheckChild1Type, MVT::v1i64,
/*49426*/         OPC_RecordChild2, // #1 = $Vm
/*49427*/         OPC_CheckChild2Type, MVT::v1i64,
/*49429*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49431*/         OPC_EmitInteger, MVT::i32, 14, 
/*49434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 313:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49448*/       /*SwitchType*/ 24, MVT::v2i64,// ->49474
/*49450*/         OPC_CheckChild1Type, MVT::v2i64,
/*49452*/         OPC_RecordChild2, // #1 = $Vm
/*49453*/         OPC_CheckChild2Type, MVT::v2i64,
/*49455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49457*/         OPC_EmitInteger, MVT::i32, 14, 
/*49460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 313:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49474*/       0, // EndSwitchType
/*49475*/     /*Scope*/ 84, /*->49560*/
/*49476*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*49479*/       OPC_RecordChild1, // #0 = $Vn
/*49480*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49507
/*49483*/         OPC_CheckChild1Type, MVT::v8i16,
/*49485*/         OPC_RecordChild2, // #1 = $Vm
/*49486*/         OPC_CheckChild2Type, MVT::v8i16,
/*49488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49490*/         OPC_EmitInteger, MVT::i32, 14, 
/*49493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 330:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49507*/       /*SwitchType*/ 24, MVT::v4i16,// ->49533
/*49509*/         OPC_CheckChild1Type, MVT::v4i32,
/*49511*/         OPC_RecordChild2, // #1 = $Vm
/*49512*/         OPC_CheckChild2Type, MVT::v4i32,
/*49514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49516*/         OPC_EmitInteger, MVT::i32, 14, 
/*49519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 330:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49533*/       /*SwitchType*/ 24, MVT::v2i32,// ->49559
/*49535*/         OPC_CheckChild1Type, MVT::v2i64,
/*49537*/         OPC_RecordChild2, // #1 = $Vm
/*49538*/         OPC_CheckChild2Type, MVT::v2i64,
/*49540*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49542*/         OPC_EmitInteger, MVT::i32, 14, 
/*49545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49559*/       0, // EndSwitchType
/*49560*/     /*Scope*/ 58, /*->49619*/
/*49561*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*49564*/       OPC_RecordChild1, // #0 = $Vn
/*49565*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->49592
/*49568*/         OPC_CheckChild1Type, MVT::v2f32,
/*49570*/         OPC_RecordChild2, // #1 = $Vm
/*49571*/         OPC_CheckChild2Type, MVT::v2f32,
/*49573*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49575*/         OPC_EmitInteger, MVT::i32, 14, 
/*49578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49592*/       /*SwitchType*/ 24, MVT::v4i32,// ->49618
/*49594*/         OPC_CheckChild1Type, MVT::v4f32,
/*49596*/         OPC_RecordChild2, // #1 = $Vm
/*49597*/         OPC_CheckChild2Type, MVT::v4f32,
/*49599*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49601*/         OPC_EmitInteger, MVT::i32, 14, 
/*49604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49618*/       0, // EndSwitchType
/*49619*/     /*Scope*/ 58, /*->49678*/
/*49620*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*49623*/       OPC_RecordChild1, // #0 = $Vn
/*49624*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->49651
/*49627*/         OPC_CheckChild1Type, MVT::v2f32,
/*49629*/         OPC_RecordChild2, // #1 = $Vm
/*49630*/         OPC_CheckChild2Type, MVT::v2f32,
/*49632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49634*/         OPC_EmitInteger, MVT::i32, 14, 
/*49637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49651*/       /*SwitchType*/ 24, MVT::v4i32,// ->49677
/*49653*/         OPC_CheckChild1Type, MVT::v4f32,
/*49655*/         OPC_RecordChild2, // #1 = $Vm
/*49656*/         OPC_CheckChild2Type, MVT::v4f32,
/*49658*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49660*/         OPC_EmitInteger, MVT::i32, 14, 
/*49663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49677*/       0, // EndSwitchType
/*49678*/     /*Scope*/ 50|128,2/*306*/, /*->49986*/
/*49680*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*49683*/       OPC_RecordChild1, // #0 = $src1
/*49684*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->49715
/*49687*/         OPC_CheckChild1Type, MVT::v8i8,
/*49689*/         OPC_RecordChild2, // #1 = $Vn
/*49690*/         OPC_CheckChild2Type, MVT::v8i8,
/*49692*/         OPC_RecordChild3, // #2 = $Vm
/*49693*/         OPC_CheckChild3Type, MVT::v8i8,
/*49695*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49697*/         OPC_EmitInteger, MVT::i32, 14, 
/*49700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49715*/       /*SwitchType*/ 28, MVT::v4i16,// ->49745
/*49717*/         OPC_CheckChild1Type, MVT::v4i16,
/*49719*/         OPC_RecordChild2, // #1 = $Vn
/*49720*/         OPC_CheckChild2Type, MVT::v4i16,
/*49722*/         OPC_RecordChild3, // #2 = $Vm
/*49723*/         OPC_CheckChild3Type, MVT::v4i16,
/*49725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49727*/         OPC_EmitInteger, MVT::i32, 14, 
/*49730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49745*/       /*SwitchType*/ 28, MVT::v2i32,// ->49775
/*49747*/         OPC_CheckChild1Type, MVT::v2i32,
/*49749*/         OPC_RecordChild2, // #1 = $Vn
/*49750*/         OPC_CheckChild2Type, MVT::v2i32,
/*49752*/         OPC_RecordChild3, // #2 = $Vm
/*49753*/         OPC_CheckChild3Type, MVT::v2i32,
/*49755*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49757*/         OPC_EmitInteger, MVT::i32, 14, 
/*49760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49775*/       /*SwitchType*/ 28, MVT::v1i64,// ->49805
/*49777*/         OPC_CheckChild1Type, MVT::v1i64,
/*49779*/         OPC_RecordChild2, // #1 = $Vn
/*49780*/         OPC_CheckChild2Type, MVT::v1i64,
/*49782*/         OPC_RecordChild3, // #2 = $Vm
/*49783*/         OPC_CheckChild3Type, MVT::v1i64,
/*49785*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49787*/         OPC_EmitInteger, MVT::i32, 14, 
/*49790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 243:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49805*/       /*SwitchType*/ 28, MVT::v16i8,// ->49835
/*49807*/         OPC_CheckChild1Type, MVT::v16i8,
/*49809*/         OPC_RecordChild2, // #1 = $Vn
/*49810*/         OPC_CheckChild2Type, MVT::v16i8,
/*49812*/         OPC_RecordChild3, // #2 = $Vm
/*49813*/         OPC_CheckChild3Type, MVT::v16i8,
/*49815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49817*/         OPC_EmitInteger, MVT::i32, 14, 
/*49820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49835*/       /*SwitchType*/ 28, MVT::v8i16,// ->49865
/*49837*/         OPC_CheckChild1Type, MVT::v8i16,
/*49839*/         OPC_RecordChild2, // #1 = $Vn
/*49840*/         OPC_CheckChild2Type, MVT::v8i16,
/*49842*/         OPC_RecordChild3, // #2 = $Vm
/*49843*/         OPC_CheckChild3Type, MVT::v8i16,
/*49845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49847*/         OPC_EmitInteger, MVT::i32, 14, 
/*49850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49865*/       /*SwitchType*/ 28, MVT::v4i32,// ->49895
/*49867*/         OPC_CheckChild1Type, MVT::v4i32,
/*49869*/         OPC_RecordChild2, // #1 = $Vn
/*49870*/         OPC_CheckChild2Type, MVT::v4i32,
/*49872*/         OPC_RecordChild3, // #2 = $Vm
/*49873*/         OPC_CheckChild3Type, MVT::v4i32,
/*49875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49877*/         OPC_EmitInteger, MVT::i32, 14, 
/*49880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49895*/       /*SwitchType*/ 28, MVT::v2i64,// ->49925
/*49897*/         OPC_CheckChild1Type, MVT::v2i64,
/*49899*/         OPC_RecordChild2, // #1 = $Vn
/*49900*/         OPC_CheckChild2Type, MVT::v2i64,
/*49902*/         OPC_RecordChild3, // #2 = $Vm
/*49903*/         OPC_CheckChild3Type, MVT::v2i64,
/*49905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49907*/         OPC_EmitInteger, MVT::i32, 14, 
/*49910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 243:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49925*/       /*SwitchType*/ 28, MVT::v2f32,// ->49955
/*49927*/         OPC_CheckChild1Type, MVT::v2f32,
/*49929*/         OPC_RecordChild2, // #1 = $Vn
/*49930*/         OPC_CheckChild2Type, MVT::v2f32,
/*49932*/         OPC_RecordChild3, // #2 = $Vm
/*49933*/         OPC_CheckChild3Type, MVT::v2f32,
/*49935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49937*/         OPC_EmitInteger, MVT::i32, 14, 
/*49940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 243:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49955*/       /*SwitchType*/ 28, MVT::v4f32,// ->49985
/*49957*/         OPC_CheckChild1Type, MVT::v4f32,
/*49959*/         OPC_RecordChild2, // #1 = $Vn
/*49960*/         OPC_CheckChild2Type, MVT::v4f32,
/*49962*/         OPC_RecordChild3, // #2 = $Vm
/*49963*/         OPC_CheckChild3Type, MVT::v4f32,
/*49965*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49967*/         OPC_EmitInteger, MVT::i32, 14, 
/*49970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 243:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49985*/       0, // EndSwitchType
/*49986*/     /*Scope*/ 86|128,1/*214*/, /*->50202*/
/*49988*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*49991*/       OPC_RecordChild1, // #0 = $Vn
/*49992*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50019
/*49995*/         OPC_CheckChild1Type, MVT::v4i16,
/*49997*/         OPC_RecordChild2, // #1 = $Vm
/*49998*/         OPC_CheckChild2Type, MVT::v4i16,
/*50000*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50002*/         OPC_EmitInteger, MVT::i32, 14, 
/*50005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50019*/       /*SwitchType*/ 24, MVT::v2i32,// ->50045
/*50021*/         OPC_CheckChild1Type, MVT::v2i32,
/*50023*/         OPC_RecordChild2, // #1 = $Vm
/*50024*/         OPC_CheckChild2Type, MVT::v2i32,
/*50026*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50028*/         OPC_EmitInteger, MVT::i32, 14, 
/*50031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50045*/       /*SwitchType*/ 24, MVT::v8i16,// ->50071
/*50047*/         OPC_CheckChild1Type, MVT::v8i16,
/*50049*/         OPC_RecordChild2, // #1 = $Vm
/*50050*/         OPC_CheckChild2Type, MVT::v8i16,
/*50052*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50054*/         OPC_EmitInteger, MVT::i32, 14, 
/*50057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50071*/       /*SwitchType*/ 24, MVT::v4i32,// ->50097
/*50073*/         OPC_CheckChild1Type, MVT::v4i32,
/*50075*/         OPC_RecordChild2, // #1 = $Vm
/*50076*/         OPC_CheckChild2Type, MVT::v4i32,
/*50078*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50080*/         OPC_EmitInteger, MVT::i32, 14, 
/*50083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50097*/       /*SwitchType*/ 24, MVT::v8i8,// ->50123
/*50099*/         OPC_CheckChild1Type, MVT::v8i8,
/*50101*/         OPC_RecordChild2, // #1 = $Vm
/*50102*/         OPC_CheckChild2Type, MVT::v8i8,
/*50104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50106*/         OPC_EmitInteger, MVT::i32, 14, 
/*50109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50123*/       /*SwitchType*/ 24, MVT::v16i8,// ->50149
/*50125*/         OPC_CheckChild1Type, MVT::v16i8,
/*50127*/         OPC_RecordChild2, // #1 = $Vm
/*50128*/         OPC_CheckChild2Type, MVT::v16i8,
/*50130*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50132*/         OPC_EmitInteger, MVT::i32, 14, 
/*50135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50149*/       /*SwitchType*/ 24, MVT::v2f32,// ->50175
/*50151*/         OPC_CheckChild1Type, MVT::v2f32,
/*50153*/         OPC_RecordChild2, // #1 = $Vm
/*50154*/         OPC_CheckChild2Type, MVT::v2f32,
/*50156*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50158*/         OPC_EmitInteger, MVT::i32, 14, 
/*50161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 238:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50175*/       /*SwitchType*/ 24, MVT::v4f32,// ->50201
/*50177*/         OPC_CheckChild1Type, MVT::v4f32,
/*50179*/         OPC_RecordChild2, // #1 = $Vm
/*50180*/         OPC_CheckChild2Type, MVT::v4f32,
/*50182*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50184*/         OPC_EmitInteger, MVT::i32, 14, 
/*50187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 238:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50201*/       0, // EndSwitchType
/*50202*/     /*Scope*/ 34|128,1/*162*/, /*->50366*/
/*50204*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*50207*/       OPC_RecordChild1, // #0 = $Vn
/*50208*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50235
/*50211*/         OPC_CheckChild1Type, MVT::v4i16,
/*50213*/         OPC_RecordChild2, // #1 = $Vm
/*50214*/         OPC_CheckChild2Type, MVT::v4i16,
/*50216*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50218*/         OPC_EmitInteger, MVT::i32, 14, 
/*50221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50235*/       /*SwitchType*/ 24, MVT::v2i32,// ->50261
/*50237*/         OPC_CheckChild1Type, MVT::v2i32,
/*50239*/         OPC_RecordChild2, // #1 = $Vm
/*50240*/         OPC_CheckChild2Type, MVT::v2i32,
/*50242*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50244*/         OPC_EmitInteger, MVT::i32, 14, 
/*50247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50261*/       /*SwitchType*/ 24, MVT::v8i16,// ->50287
/*50263*/         OPC_CheckChild1Type, MVT::v8i16,
/*50265*/         OPC_RecordChild2, // #1 = $Vm
/*50266*/         OPC_CheckChild2Type, MVT::v8i16,
/*50268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50270*/         OPC_EmitInteger, MVT::i32, 14, 
/*50273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50287*/       /*SwitchType*/ 24, MVT::v4i32,// ->50313
/*50289*/         OPC_CheckChild1Type, MVT::v4i32,
/*50291*/         OPC_RecordChild2, // #1 = $Vm
/*50292*/         OPC_CheckChild2Type, MVT::v4i32,
/*50294*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50296*/         OPC_EmitInteger, MVT::i32, 14, 
/*50299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50313*/       /*SwitchType*/ 24, MVT::v8i8,// ->50339
/*50315*/         OPC_CheckChild1Type, MVT::v8i8,
/*50317*/         OPC_RecordChild2, // #1 = $Vm
/*50318*/         OPC_CheckChild2Type, MVT::v8i8,
/*50320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50322*/         OPC_EmitInteger, MVT::i32, 14, 
/*50325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50339*/       /*SwitchType*/ 24, MVT::v16i8,// ->50365
/*50341*/         OPC_CheckChild1Type, MVT::v16i8,
/*50343*/         OPC_RecordChild2, // #1 = $Vm
/*50344*/         OPC_CheckChild2Type, MVT::v16i8,
/*50346*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50348*/         OPC_EmitInteger, MVT::i32, 14, 
/*50351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50365*/       0, // EndSwitchType
/*50366*/     /*Scope*/ 86|128,1/*214*/, /*->50582*/
/*50368*/       OPC_CheckChild0Integer, 17|128,2/*273*/, 
/*50371*/       OPC_RecordChild1, // #0 = $Vn
/*50372*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50399
/*50375*/         OPC_CheckChild1Type, MVT::v4i16,
/*50377*/         OPC_RecordChild2, // #1 = $Vm
/*50378*/         OPC_CheckChild2Type, MVT::v4i16,
/*50380*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50382*/         OPC_EmitInteger, MVT::i32, 14, 
/*50385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 273:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50399*/       /*SwitchType*/ 24, MVT::v2i32,// ->50425
/*50401*/         OPC_CheckChild1Type, MVT::v2i32,
/*50403*/         OPC_RecordChild2, // #1 = $Vm
/*50404*/         OPC_CheckChild2Type, MVT::v2i32,
/*50406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50408*/         OPC_EmitInteger, MVT::i32, 14, 
/*50411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 273:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50425*/       /*SwitchType*/ 24, MVT::v8i16,// ->50451
/*50427*/         OPC_CheckChild1Type, MVT::v8i16,
/*50429*/         OPC_RecordChild2, // #1 = $Vm
/*50430*/         OPC_CheckChild2Type, MVT::v8i16,
/*50432*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50434*/         OPC_EmitInteger, MVT::i32, 14, 
/*50437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 273:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50451*/       /*SwitchType*/ 24, MVT::v4i32,// ->50477
/*50453*/         OPC_CheckChild1Type, MVT::v4i32,
/*50455*/         OPC_RecordChild2, // #1 = $Vm
/*50456*/         OPC_CheckChild2Type, MVT::v4i32,
/*50458*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50460*/         OPC_EmitInteger, MVT::i32, 14, 
/*50463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 273:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50477*/       /*SwitchType*/ 24, MVT::v8i8,// ->50503
/*50479*/         OPC_CheckChild1Type, MVT::v8i8,
/*50481*/         OPC_RecordChild2, // #1 = $Vm
/*50482*/         OPC_CheckChild2Type, MVT::v8i8,
/*50484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50486*/         OPC_EmitInteger, MVT::i32, 14, 
/*50489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 273:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50503*/       /*SwitchType*/ 24, MVT::v16i8,// ->50529
/*50505*/         OPC_CheckChild1Type, MVT::v16i8,
/*50507*/         OPC_RecordChild2, // #1 = $Vm
/*50508*/         OPC_CheckChild2Type, MVT::v16i8,
/*50510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50512*/         OPC_EmitInteger, MVT::i32, 14, 
/*50515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 273:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50529*/       /*SwitchType*/ 24, MVT::v2f32,// ->50555
/*50531*/         OPC_CheckChild1Type, MVT::v2f32,
/*50533*/         OPC_RecordChild2, // #1 = $Vm
/*50534*/         OPC_CheckChild2Type, MVT::v2f32,
/*50536*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50538*/         OPC_EmitInteger, MVT::i32, 14, 
/*50541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 273:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50555*/       /*SwitchType*/ 24, MVT::v4f32,// ->50581
/*50557*/         OPC_CheckChild1Type, MVT::v4f32,
/*50559*/         OPC_RecordChild2, // #1 = $Vm
/*50560*/         OPC_CheckChild2Type, MVT::v4f32,
/*50562*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50564*/         OPC_EmitInteger, MVT::i32, 14, 
/*50567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 273:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50581*/       0, // EndSwitchType
/*50582*/     /*Scope*/ 34|128,1/*162*/, /*->50746*/
/*50584*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*50587*/       OPC_RecordChild1, // #0 = $Vn
/*50588*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50615
/*50591*/         OPC_CheckChild1Type, MVT::v4i16,
/*50593*/         OPC_RecordChild2, // #1 = $Vm
/*50594*/         OPC_CheckChild2Type, MVT::v4i16,
/*50596*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50598*/         OPC_EmitInteger, MVT::i32, 14, 
/*50601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 274:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50615*/       /*SwitchType*/ 24, MVT::v2i32,// ->50641
/*50617*/         OPC_CheckChild1Type, MVT::v2i32,
/*50619*/         OPC_RecordChild2, // #1 = $Vm
/*50620*/         OPC_CheckChild2Type, MVT::v2i32,
/*50622*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50624*/         OPC_EmitInteger, MVT::i32, 14, 
/*50627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 274:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50641*/       /*SwitchType*/ 24, MVT::v8i16,// ->50667
/*50643*/         OPC_CheckChild1Type, MVT::v8i16,
/*50645*/         OPC_RecordChild2, // #1 = $Vm
/*50646*/         OPC_CheckChild2Type, MVT::v8i16,
/*50648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50650*/         OPC_EmitInteger, MVT::i32, 14, 
/*50653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 274:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50667*/       /*SwitchType*/ 24, MVT::v4i32,// ->50693
/*50669*/         OPC_CheckChild1Type, MVT::v4i32,
/*50671*/         OPC_RecordChild2, // #1 = $Vm
/*50672*/         OPC_CheckChild2Type, MVT::v4i32,
/*50674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50676*/         OPC_EmitInteger, MVT::i32, 14, 
/*50679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 274:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50693*/       /*SwitchType*/ 24, MVT::v8i8,// ->50719
/*50695*/         OPC_CheckChild1Type, MVT::v8i8,
/*50697*/         OPC_RecordChild2, // #1 = $Vm
/*50698*/         OPC_CheckChild2Type, MVT::v8i8,
/*50700*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50702*/         OPC_EmitInteger, MVT::i32, 14, 
/*50705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 274:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50719*/       /*SwitchType*/ 24, MVT::v16i8,// ->50745
/*50721*/         OPC_CheckChild1Type, MVT::v16i8,
/*50723*/         OPC_RecordChild2, // #1 = $Vm
/*50724*/         OPC_CheckChild2Type, MVT::v16i8,
/*50726*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50728*/         OPC_EmitInteger, MVT::i32, 14, 
/*50731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 274:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50745*/       0, // EndSwitchType
/*50746*/     /*Scope*/ 86|128,1/*214*/, /*->50962*/
/*50748*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*50751*/       OPC_RecordChild1, // #0 = $Vn
/*50752*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50779
/*50755*/         OPC_CheckChild1Type, MVT::v4i16,
/*50757*/         OPC_RecordChild2, // #1 = $Vm
/*50758*/         OPC_CheckChild2Type, MVT::v4i16,
/*50760*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50762*/         OPC_EmitInteger, MVT::i32, 14, 
/*50765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50779*/       /*SwitchType*/ 24, MVT::v2i32,// ->50805
/*50781*/         OPC_CheckChild1Type, MVT::v2i32,
/*50783*/         OPC_RecordChild2, // #1 = $Vm
/*50784*/         OPC_CheckChild2Type, MVT::v2i32,
/*50786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50788*/         OPC_EmitInteger, MVT::i32, 14, 
/*50791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50805*/       /*SwitchType*/ 24, MVT::v8i16,// ->50831
/*50807*/         OPC_CheckChild1Type, MVT::v8i16,
/*50809*/         OPC_RecordChild2, // #1 = $Vm
/*50810*/         OPC_CheckChild2Type, MVT::v8i16,
/*50812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50814*/         OPC_EmitInteger, MVT::i32, 14, 
/*50817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50831*/       /*SwitchType*/ 24, MVT::v4i32,// ->50857
/*50833*/         OPC_CheckChild1Type, MVT::v4i32,
/*50835*/         OPC_RecordChild2, // #1 = $Vm
/*50836*/         OPC_CheckChild2Type, MVT::v4i32,
/*50838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50840*/         OPC_EmitInteger, MVT::i32, 14, 
/*50843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50857*/       /*SwitchType*/ 24, MVT::v8i8,// ->50883
/*50859*/         OPC_CheckChild1Type, MVT::v8i8,
/*50861*/         OPC_RecordChild2, // #1 = $Vm
/*50862*/         OPC_CheckChild2Type, MVT::v8i8,
/*50864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50866*/         OPC_EmitInteger, MVT::i32, 14, 
/*50869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50883*/       /*SwitchType*/ 24, MVT::v16i8,// ->50909
/*50885*/         OPC_CheckChild1Type, MVT::v16i8,
/*50887*/         OPC_RecordChild2, // #1 = $Vm
/*50888*/         OPC_CheckChild2Type, MVT::v16i8,
/*50890*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50892*/         OPC_EmitInteger, MVT::i32, 14, 
/*50895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50909*/       /*SwitchType*/ 24, MVT::v2f32,// ->50935
/*50911*/         OPC_CheckChild1Type, MVT::v2f32,
/*50913*/         OPC_RecordChild2, // #1 = $Vm
/*50914*/         OPC_CheckChild2Type, MVT::v2f32,
/*50916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50918*/         OPC_EmitInteger, MVT::i32, 14, 
/*50921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 276:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50935*/       /*SwitchType*/ 24, MVT::v4f32,// ->50961
/*50937*/         OPC_CheckChild1Type, MVT::v4f32,
/*50939*/         OPC_RecordChild2, // #1 = $Vm
/*50940*/         OPC_CheckChild2Type, MVT::v4f32,
/*50942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50944*/         OPC_EmitInteger, MVT::i32, 14, 
/*50947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 276:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50961*/       0, // EndSwitchType
/*50962*/     /*Scope*/ 34|128,1/*162*/, /*->51126*/
/*50964*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*50967*/       OPC_RecordChild1, // #0 = $Vn
/*50968*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50995
/*50971*/         OPC_CheckChild1Type, MVT::v4i16,
/*50973*/         OPC_RecordChild2, // #1 = $Vm
/*50974*/         OPC_CheckChild2Type, MVT::v4i16,
/*50976*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50978*/         OPC_EmitInteger, MVT::i32, 14, 
/*50981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 277:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50995*/       /*SwitchType*/ 24, MVT::v2i32,// ->51021
/*50997*/         OPC_CheckChild1Type, MVT::v2i32,
/*50999*/         OPC_RecordChild2, // #1 = $Vm
/*51000*/         OPC_CheckChild2Type, MVT::v2i32,
/*51002*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51004*/         OPC_EmitInteger, MVT::i32, 14, 
/*51007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 277:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51021*/       /*SwitchType*/ 24, MVT::v8i16,// ->51047
/*51023*/         OPC_CheckChild1Type, MVT::v8i16,
/*51025*/         OPC_RecordChild2, // #1 = $Vm
/*51026*/         OPC_CheckChild2Type, MVT::v8i16,
/*51028*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51030*/         OPC_EmitInteger, MVT::i32, 14, 
/*51033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 277:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51047*/       /*SwitchType*/ 24, MVT::v4i32,// ->51073
/*51049*/         OPC_CheckChild1Type, MVT::v4i32,
/*51051*/         OPC_RecordChild2, // #1 = $Vm
/*51052*/         OPC_CheckChild2Type, MVT::v4i32,
/*51054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51056*/         OPC_EmitInteger, MVT::i32, 14, 
/*51059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 277:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51073*/       /*SwitchType*/ 24, MVT::v8i8,// ->51099
/*51075*/         OPC_CheckChild1Type, MVT::v8i8,
/*51077*/         OPC_RecordChild2, // #1 = $Vm
/*51078*/         OPC_CheckChild2Type, MVT::v8i8,
/*51080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51082*/         OPC_EmitInteger, MVT::i32, 14, 
/*51085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 277:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51099*/       /*SwitchType*/ 24, MVT::v16i8,// ->51125
/*51101*/         OPC_CheckChild1Type, MVT::v16i8,
/*51103*/         OPC_RecordChild2, // #1 = $Vm
/*51104*/         OPC_CheckChild2Type, MVT::v16i8,
/*51106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51108*/         OPC_EmitInteger, MVT::i32, 14, 
/*51111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 277:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51125*/       0, // EndSwitchType
/*51126*/     /*Scope*/ 110, /*->51237*/
/*51127*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*51130*/       OPC_RecordChild1, // #0 = $Vn
/*51131*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->51158
/*51134*/         OPC_CheckChild1Type, MVT::v8i8,
/*51136*/         OPC_RecordChild2, // #1 = $Vm
/*51137*/         OPC_CheckChild2Type, MVT::v8i8,
/*51139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51141*/         OPC_EmitInteger, MVT::i32, 14, 
/*51144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 284:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51158*/       /*SwitchType*/ 24, MVT::v4i16,// ->51184
/*51160*/         OPC_CheckChild1Type, MVT::v4i16,
/*51162*/         OPC_RecordChild2, // #1 = $Vm
/*51163*/         OPC_CheckChild2Type, MVT::v4i16,
/*51165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51167*/         OPC_EmitInteger, MVT::i32, 14, 
/*51170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 284:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51184*/       /*SwitchType*/ 24, MVT::v2i32,// ->51210
/*51186*/         OPC_CheckChild1Type, MVT::v2i32,
/*51188*/         OPC_RecordChild2, // #1 = $Vm
/*51189*/         OPC_CheckChild2Type, MVT::v2i32,
/*51191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51193*/         OPC_EmitInteger, MVT::i32, 14, 
/*51196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 284:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51210*/       /*SwitchType*/ 24, MVT::v2f32,// ->51236
/*51212*/         OPC_CheckChild1Type, MVT::v2f32,
/*51214*/         OPC_RecordChild2, // #1 = $Vm
/*51215*/         OPC_CheckChild2Type, MVT::v2f32,
/*51217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51219*/         OPC_EmitInteger, MVT::i32, 14, 
/*51222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 284:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51236*/       0, // EndSwitchType
/*51237*/     /*Scope*/ 10|128,1/*138*/, /*->51377*/
/*51239*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*51242*/       OPC_RecordChild1, // #0 = $Vm
/*51243*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->51266
/*51246*/         OPC_CheckChild1Type, MVT::v8i8,
/*51248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51250*/         OPC_EmitInteger, MVT::i32, 14, 
/*51253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51266*/       /*SwitchType*/ 20, MVT::v2i32,// ->51288
/*51268*/         OPC_CheckChild1Type, MVT::v4i16,
/*51270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51272*/         OPC_EmitInteger, MVT::i32, 14, 
/*51275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51288*/       /*SwitchType*/ 20, MVT::v1i64,// ->51310
/*51290*/         OPC_CheckChild1Type, MVT::v2i32,
/*51292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51294*/         OPC_EmitInteger, MVT::i32, 14, 
/*51297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51310*/       /*SwitchType*/ 20, MVT::v8i16,// ->51332
/*51312*/         OPC_CheckChild1Type, MVT::v16i8,
/*51314*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51316*/         OPC_EmitInteger, MVT::i32, 14, 
/*51319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51332*/       /*SwitchType*/ 20, MVT::v4i32,// ->51354
/*51334*/         OPC_CheckChild1Type, MVT::v8i16,
/*51336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51338*/         OPC_EmitInteger, MVT::i32, 14, 
/*51341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51354*/       /*SwitchType*/ 20, MVT::v2i64,// ->51376
/*51356*/         OPC_CheckChild1Type, MVT::v4i32,
/*51358*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51360*/         OPC_EmitInteger, MVT::i32, 14, 
/*51363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51376*/       0, // EndSwitchType
/*51377*/     /*Scope*/ 10|128,1/*138*/, /*->51517*/
/*51379*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*51382*/       OPC_RecordChild1, // #0 = $Vm
/*51383*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->51406
/*51386*/         OPC_CheckChild1Type, MVT::v8i8,
/*51388*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51390*/         OPC_EmitInteger, MVT::i32, 14, 
/*51393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51406*/       /*SwitchType*/ 20, MVT::v2i32,// ->51428
/*51408*/         OPC_CheckChild1Type, MVT::v4i16,
/*51410*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51412*/         OPC_EmitInteger, MVT::i32, 14, 
/*51415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51428*/       /*SwitchType*/ 20, MVT::v1i64,// ->51450
/*51430*/         OPC_CheckChild1Type, MVT::v2i32,
/*51432*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51434*/         OPC_EmitInteger, MVT::i32, 14, 
/*51437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 286:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51450*/       /*SwitchType*/ 20, MVT::v8i16,// ->51472
/*51452*/         OPC_CheckChild1Type, MVT::v16i8,
/*51454*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51456*/         OPC_EmitInteger, MVT::i32, 14, 
/*51459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 286:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51472*/       /*SwitchType*/ 20, MVT::v4i32,// ->51494
/*51474*/         OPC_CheckChild1Type, MVT::v8i16,
/*51476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51478*/         OPC_EmitInteger, MVT::i32, 14, 
/*51481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 286:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51494*/       /*SwitchType*/ 20, MVT::v2i64,// ->51516
/*51496*/         OPC_CheckChild1Type, MVT::v4i32,
/*51498*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51500*/         OPC_EmitInteger, MVT::i32, 14, 
/*51503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 286:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51516*/       0, // EndSwitchType
/*51517*/     /*Scope*/ 34|128,1/*162*/, /*->51681*/
/*51519*/       OPC_CheckChild0Integer, 26|128,2/*282*/, 
/*51522*/       OPC_RecordChild1, // #0 = $src1
/*51523*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51550
/*51526*/         OPC_CheckChild1Type, MVT::v4i16,
/*51528*/         OPC_RecordChild2, // #1 = $Vm
/*51529*/         OPC_CheckChild2Type, MVT::v8i8,
/*51531*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51533*/         OPC_EmitInteger, MVT::i32, 14, 
/*51536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 282:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51550*/       /*SwitchType*/ 24, MVT::v2i32,// ->51576
/*51552*/         OPC_CheckChild1Type, MVT::v2i32,
/*51554*/         OPC_RecordChild2, // #1 = $Vm
/*51555*/         OPC_CheckChild2Type, MVT::v4i16,
/*51557*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51559*/         OPC_EmitInteger, MVT::i32, 14, 
/*51562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 282:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51576*/       /*SwitchType*/ 24, MVT::v1i64,// ->51602
/*51578*/         OPC_CheckChild1Type, MVT::v1i64,
/*51580*/         OPC_RecordChild2, // #1 = $Vm
/*51581*/         OPC_CheckChild2Type, MVT::v2i32,
/*51583*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51585*/         OPC_EmitInteger, MVT::i32, 14, 
/*51588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 282:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51602*/       /*SwitchType*/ 24, MVT::v8i16,// ->51628
/*51604*/         OPC_CheckChild1Type, MVT::v8i16,
/*51606*/         OPC_RecordChild2, // #1 = $Vm
/*51607*/         OPC_CheckChild2Type, MVT::v16i8,
/*51609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51611*/         OPC_EmitInteger, MVT::i32, 14, 
/*51614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 282:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51628*/       /*SwitchType*/ 24, MVT::v4i32,// ->51654
/*51630*/         OPC_CheckChild1Type, MVT::v4i32,
/*51632*/         OPC_RecordChild2, // #1 = $Vm
/*51633*/         OPC_CheckChild2Type, MVT::v8i16,
/*51635*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51637*/         OPC_EmitInteger, MVT::i32, 14, 
/*51640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 282:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51654*/       /*SwitchType*/ 24, MVT::v2i64,// ->51680
/*51656*/         OPC_CheckChild1Type, MVT::v2i64,
/*51658*/         OPC_RecordChild2, // #1 = $Vm
/*51659*/         OPC_CheckChild2Type, MVT::v4i32,
/*51661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51663*/         OPC_EmitInteger, MVT::i32, 14, 
/*51666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 282:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51680*/       0, // EndSwitchType
/*51681*/     /*Scope*/ 34|128,1/*162*/, /*->51845*/
/*51683*/       OPC_CheckChild0Integer, 27|128,2/*283*/, 
/*51686*/       OPC_RecordChild1, // #0 = $src1
/*51687*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51714
/*51690*/         OPC_CheckChild1Type, MVT::v4i16,
/*51692*/         OPC_RecordChild2, // #1 = $Vm
/*51693*/         OPC_CheckChild2Type, MVT::v8i8,
/*51695*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51697*/         OPC_EmitInteger, MVT::i32, 14, 
/*51700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 283:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51714*/       /*SwitchType*/ 24, MVT::v2i32,// ->51740
/*51716*/         OPC_CheckChild1Type, MVT::v2i32,
/*51718*/         OPC_RecordChild2, // #1 = $Vm
/*51719*/         OPC_CheckChild2Type, MVT::v4i16,
/*51721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51723*/         OPC_EmitInteger, MVT::i32, 14, 
/*51726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 283:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51740*/       /*SwitchType*/ 24, MVT::v1i64,// ->51766
/*51742*/         OPC_CheckChild1Type, MVT::v1i64,
/*51744*/         OPC_RecordChild2, // #1 = $Vm
/*51745*/         OPC_CheckChild2Type, MVT::v2i32,
/*51747*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51749*/         OPC_EmitInteger, MVT::i32, 14, 
/*51752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 283:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51766*/       /*SwitchType*/ 24, MVT::v8i16,// ->51792
/*51768*/         OPC_CheckChild1Type, MVT::v8i16,
/*51770*/         OPC_RecordChild2, // #1 = $Vm
/*51771*/         OPC_CheckChild2Type, MVT::v16i8,
/*51773*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51775*/         OPC_EmitInteger, MVT::i32, 14, 
/*51778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 283:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51792*/       /*SwitchType*/ 24, MVT::v4i32,// ->51818
/*51794*/         OPC_CheckChild1Type, MVT::v4i32,
/*51796*/         OPC_RecordChild2, // #1 = $Vm
/*51797*/         OPC_CheckChild2Type, MVT::v8i16,
/*51799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51801*/         OPC_EmitInteger, MVT::i32, 14, 
/*51804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 283:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51818*/       /*SwitchType*/ 24, MVT::v2i64,// ->51844
/*51820*/         OPC_CheckChild1Type, MVT::v2i64,
/*51822*/         OPC_RecordChild2, // #1 = $Vm
/*51823*/         OPC_CheckChild2Type, MVT::v4i32,
/*51825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51827*/         OPC_EmitInteger, MVT::i32, 14, 
/*51830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 283:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51844*/       0, // EndSwitchType
/*51845*/     /*Scope*/ 110, /*->51956*/
/*51846*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*51849*/       OPC_RecordChild1, // #0 = $Vn
/*51850*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->51877
/*51853*/         OPC_CheckChild1Type, MVT::v8i8,
/*51855*/         OPC_RecordChild2, // #1 = $Vm
/*51856*/         OPC_CheckChild2Type, MVT::v8i8,
/*51858*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51860*/         OPC_EmitInteger, MVT::i32, 14, 
/*51863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 287:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51877*/       /*SwitchType*/ 24, MVT::v4i16,// ->51903
/*51879*/         OPC_CheckChild1Type, MVT::v4i16,
/*51881*/         OPC_RecordChild2, // #1 = $Vm
/*51882*/         OPC_CheckChild2Type, MVT::v4i16,
/*51884*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51886*/         OPC_EmitInteger, MVT::i32, 14, 
/*51889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51903*/       /*SwitchType*/ 24, MVT::v2i32,// ->51929
/*51905*/         OPC_CheckChild1Type, MVT::v2i32,
/*51907*/         OPC_RecordChild2, // #1 = $Vm
/*51908*/         OPC_CheckChild2Type, MVT::v2i32,
/*51910*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51912*/         OPC_EmitInteger, MVT::i32, 14, 
/*51915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51929*/       /*SwitchType*/ 24, MVT::v2f32,// ->51955
/*51931*/         OPC_CheckChild1Type, MVT::v2f32,
/*51933*/         OPC_RecordChild2, // #1 = $Vm
/*51934*/         OPC_CheckChild2Type, MVT::v2f32,
/*51936*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51938*/         OPC_EmitInteger, MVT::i32, 14, 
/*51941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 287:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51955*/       0, // EndSwitchType
/*51956*/     /*Scope*/ 84, /*->52041*/
/*51957*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*51960*/       OPC_RecordChild1, // #0 = $Vn
/*51961*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->51988
/*51964*/         OPC_CheckChild1Type, MVT::v8i8,
/*51966*/         OPC_RecordChild2, // #1 = $Vm
/*51967*/         OPC_CheckChild2Type, MVT::v8i8,
/*51969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51971*/         OPC_EmitInteger, MVT::i32, 14, 
/*51974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 288:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51988*/       /*SwitchType*/ 24, MVT::v4i16,// ->52014
/*51990*/         OPC_CheckChild1Type, MVT::v4i16,
/*51992*/         OPC_RecordChild2, // #1 = $Vm
/*51993*/         OPC_CheckChild2Type, MVT::v4i16,
/*51995*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51997*/         OPC_EmitInteger, MVT::i32, 14, 
/*52000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52014*/       /*SwitchType*/ 24, MVT::v2i32,// ->52040
/*52016*/         OPC_CheckChild1Type, MVT::v2i32,
/*52018*/         OPC_RecordChild2, // #1 = $Vm
/*52019*/         OPC_CheckChild2Type, MVT::v2i32,
/*52021*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52023*/         OPC_EmitInteger, MVT::i32, 14, 
/*52026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52040*/       0, // EndSwitchType
/*52041*/     /*Scope*/ 110, /*->52152*/
/*52042*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*52045*/       OPC_RecordChild1, // #0 = $Vn
/*52046*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52073
/*52049*/         OPC_CheckChild1Type, MVT::v8i8,
/*52051*/         OPC_RecordChild2, // #1 = $Vm
/*52052*/         OPC_CheckChild2Type, MVT::v8i8,
/*52054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52056*/         OPC_EmitInteger, MVT::i32, 14, 
/*52059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52073*/       /*SwitchType*/ 24, MVT::v4i16,// ->52099
/*52075*/         OPC_CheckChild1Type, MVT::v4i16,
/*52077*/         OPC_RecordChild2, // #1 = $Vm
/*52078*/         OPC_CheckChild2Type, MVT::v4i16,
/*52080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52082*/         OPC_EmitInteger, MVT::i32, 14, 
/*52085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52099*/       /*SwitchType*/ 24, MVT::v2i32,// ->52125
/*52101*/         OPC_CheckChild1Type, MVT::v2i32,
/*52103*/         OPC_RecordChild2, // #1 = $Vm
/*52104*/         OPC_CheckChild2Type, MVT::v2i32,
/*52106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52108*/         OPC_EmitInteger, MVT::i32, 14, 
/*52111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52125*/       /*SwitchType*/ 24, MVT::v2f32,// ->52151
/*52127*/         OPC_CheckChild1Type, MVT::v2f32,
/*52129*/         OPC_RecordChild2, // #1 = $Vm
/*52130*/         OPC_CheckChild2Type, MVT::v2f32,
/*52132*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52134*/         OPC_EmitInteger, MVT::i32, 14, 
/*52137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 289:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52151*/       0, // EndSwitchType
/*52152*/     /*Scope*/ 84, /*->52237*/
/*52153*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*52156*/       OPC_RecordChild1, // #0 = $Vn
/*52157*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->52184
/*52160*/         OPC_CheckChild1Type, MVT::v8i8,
/*52162*/         OPC_RecordChild2, // #1 = $Vm
/*52163*/         OPC_CheckChild2Type, MVT::v8i8,
/*52165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52167*/         OPC_EmitInteger, MVT::i32, 14, 
/*52170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52184*/       /*SwitchType*/ 24, MVT::v4i16,// ->52210
/*52186*/         OPC_CheckChild1Type, MVT::v4i16,
/*52188*/         OPC_RecordChild2, // #1 = $Vm
/*52189*/         OPC_CheckChild2Type, MVT::v4i16,
/*52191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52193*/         OPC_EmitInteger, MVT::i32, 14, 
/*52196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52210*/       /*SwitchType*/ 24, MVT::v2i32,// ->52236
/*52212*/         OPC_CheckChild1Type, MVT::v2i32,
/*52214*/         OPC_RecordChild2, // #1 = $Vm
/*52215*/         OPC_CheckChild2Type, MVT::v2i32,
/*52217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52219*/         OPC_EmitInteger, MVT::i32, 14, 
/*52222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52236*/       0, // EndSwitchType
/*52237*/     /*Scope*/ 94, /*->52332*/
/*52238*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*52241*/       OPC_RecordChild1, // #0 = $Vm
/*52242*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->52265
/*52245*/         OPC_CheckChild1Type, MVT::v2i32,
/*52247*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52249*/         OPC_EmitInteger, MVT::i32, 14, 
/*52252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52265*/       /*SwitchType*/ 20, MVT::v4i32,// ->52287
/*52267*/         OPC_CheckChild1Type, MVT::v4i32,
/*52269*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52271*/         OPC_EmitInteger, MVT::i32, 14, 
/*52274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52287*/       /*SwitchType*/ 20, MVT::v2f32,// ->52309
/*52289*/         OPC_CheckChild1Type, MVT::v2f32,
/*52291*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52293*/         OPC_EmitInteger, MVT::i32, 14, 
/*52296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 315:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52309*/       /*SwitchType*/ 20, MVT::v4f32,// ->52331
/*52311*/         OPC_CheckChild1Type, MVT::v4f32,
/*52313*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52315*/         OPC_EmitInteger, MVT::i32, 14, 
/*52318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 315:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52331*/       0, // EndSwitchType
/*52332*/     /*Scope*/ 94, /*->52427*/
/*52333*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*52336*/       OPC_RecordChild1, // #0 = $Vm
/*52337*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->52360
/*52340*/         OPC_CheckChild1Type, MVT::v2i32,
/*52342*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52344*/         OPC_EmitInteger, MVT::i32, 14, 
/*52347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52360*/       /*SwitchType*/ 20, MVT::v4i32,// ->52382
/*52362*/         OPC_CheckChild1Type, MVT::v4i32,
/*52364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52366*/         OPC_EmitInteger, MVT::i32, 14, 
/*52369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52382*/       /*SwitchType*/ 20, MVT::v2f32,// ->52404
/*52384*/         OPC_CheckChild1Type, MVT::v2f32,
/*52386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52388*/         OPC_EmitInteger, MVT::i32, 14, 
/*52391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 328:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52404*/       /*SwitchType*/ 20, MVT::v4f32,// ->52426
/*52406*/         OPC_CheckChild1Type, MVT::v4f32,
/*52408*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52410*/         OPC_EmitInteger, MVT::i32, 14, 
/*52413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 328:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52426*/       0, // EndSwitchType
/*52427*/     /*Scope*/ 86|128,1/*214*/, /*->52643*/
/*52429*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*52432*/       OPC_RecordChild1, // #0 = $Vm
/*52433*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52460
/*52436*/         OPC_CheckChild1Type, MVT::v4i16,
/*52438*/         OPC_RecordChild2, // #1 = $Vn
/*52439*/         OPC_CheckChild2Type, MVT::v4i16,
/*52441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52443*/         OPC_EmitInteger, MVT::i32, 14, 
/*52446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52460*/       /*SwitchType*/ 24, MVT::v2i32,// ->52486
/*52462*/         OPC_CheckChild1Type, MVT::v2i32,
/*52464*/         OPC_RecordChild2, // #1 = $Vn
/*52465*/         OPC_CheckChild2Type, MVT::v2i32,
/*52467*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52469*/         OPC_EmitInteger, MVT::i32, 14, 
/*52472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52486*/       /*SwitchType*/ 24, MVT::v8i16,// ->52512
/*52488*/         OPC_CheckChild1Type, MVT::v8i16,
/*52490*/         OPC_RecordChild2, // #1 = $Vn
/*52491*/         OPC_CheckChild2Type, MVT::v8i16,
/*52493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52495*/         OPC_EmitInteger, MVT::i32, 14, 
/*52498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 332:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52512*/       /*SwitchType*/ 24, MVT::v4i32,// ->52538
/*52514*/         OPC_CheckChild1Type, MVT::v4i32,
/*52516*/         OPC_RecordChild2, // #1 = $Vn
/*52517*/         OPC_CheckChild2Type, MVT::v4i32,
/*52519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52521*/         OPC_EmitInteger, MVT::i32, 14, 
/*52524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 332:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52538*/       /*SwitchType*/ 24, MVT::v8i8,// ->52564
/*52540*/         OPC_CheckChild1Type, MVT::v8i8,
/*52542*/         OPC_RecordChild2, // #1 = $Vn
/*52543*/         OPC_CheckChild2Type, MVT::v8i8,
/*52545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52547*/         OPC_EmitInteger, MVT::i32, 14, 
/*52550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52564*/       /*SwitchType*/ 24, MVT::v16i8,// ->52590
/*52566*/         OPC_CheckChild1Type, MVT::v16i8,
/*52568*/         OPC_RecordChild2, // #1 = $Vn
/*52569*/         OPC_CheckChild2Type, MVT::v16i8,
/*52571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52573*/         OPC_EmitInteger, MVT::i32, 14, 
/*52576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 332:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52590*/       /*SwitchType*/ 24, MVT::v1i64,// ->52616
/*52592*/         OPC_CheckChild1Type, MVT::v1i64,
/*52594*/         OPC_RecordChild2, // #1 = $Vn
/*52595*/         OPC_CheckChild2Type, MVT::v1i64,
/*52597*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52599*/         OPC_EmitInteger, MVT::i32, 14, 
/*52602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 332:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52616*/       /*SwitchType*/ 24, MVT::v2i64,// ->52642
/*52618*/         OPC_CheckChild1Type, MVT::v2i64,
/*52620*/         OPC_RecordChild2, // #1 = $Vn
/*52621*/         OPC_CheckChild2Type, MVT::v2i64,
/*52623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52625*/         OPC_EmitInteger, MVT::i32, 14, 
/*52628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 332:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52642*/       0, // EndSwitchType
/*52643*/     /*Scope*/ 86|128,1/*214*/, /*->52859*/
/*52645*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*52648*/       OPC_RecordChild1, // #0 = $Vm
/*52649*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52676
/*52652*/         OPC_CheckChild1Type, MVT::v4i16,
/*52654*/         OPC_RecordChild2, // #1 = $Vn
/*52655*/         OPC_CheckChild2Type, MVT::v4i16,
/*52657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52659*/         OPC_EmitInteger, MVT::i32, 14, 
/*52662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52676*/       /*SwitchType*/ 24, MVT::v2i32,// ->52702
/*52678*/         OPC_CheckChild1Type, MVT::v2i32,
/*52680*/         OPC_RecordChild2, // #1 = $Vn
/*52681*/         OPC_CheckChild2Type, MVT::v2i32,
/*52683*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52685*/         OPC_EmitInteger, MVT::i32, 14, 
/*52688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52702*/       /*SwitchType*/ 24, MVT::v8i16,// ->52728
/*52704*/         OPC_CheckChild1Type, MVT::v8i16,
/*52706*/         OPC_RecordChild2, // #1 = $Vn
/*52707*/         OPC_CheckChild2Type, MVT::v8i16,
/*52709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52711*/         OPC_EmitInteger, MVT::i32, 14, 
/*52714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 333:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52728*/       /*SwitchType*/ 24, MVT::v4i32,// ->52754
/*52730*/         OPC_CheckChild1Type, MVT::v4i32,
/*52732*/         OPC_RecordChild2, // #1 = $Vn
/*52733*/         OPC_CheckChild2Type, MVT::v4i32,
/*52735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52737*/         OPC_EmitInteger, MVT::i32, 14, 
/*52740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 333:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52754*/       /*SwitchType*/ 24, MVT::v8i8,// ->52780
/*52756*/         OPC_CheckChild1Type, MVT::v8i8,
/*52758*/         OPC_RecordChild2, // #1 = $Vn
/*52759*/         OPC_CheckChild2Type, MVT::v8i8,
/*52761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52763*/         OPC_EmitInteger, MVT::i32, 14, 
/*52766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52780*/       /*SwitchType*/ 24, MVT::v16i8,// ->52806
/*52782*/         OPC_CheckChild1Type, MVT::v16i8,
/*52784*/         OPC_RecordChild2, // #1 = $Vn
/*52785*/         OPC_CheckChild2Type, MVT::v16i8,
/*52787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52789*/         OPC_EmitInteger, MVT::i32, 14, 
/*52792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 333:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52806*/       /*SwitchType*/ 24, MVT::v1i64,// ->52832
/*52808*/         OPC_CheckChild1Type, MVT::v1i64,
/*52810*/         OPC_RecordChild2, // #1 = $Vn
/*52811*/         OPC_CheckChild2Type, MVT::v1i64,
/*52813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52815*/         OPC_EmitInteger, MVT::i32, 14, 
/*52818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 333:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52832*/       /*SwitchType*/ 24, MVT::v2i64,// ->52858
/*52834*/         OPC_CheckChild1Type, MVT::v2i64,
/*52836*/         OPC_RecordChild2, // #1 = $Vn
/*52837*/         OPC_CheckChild2Type, MVT::v2i64,
/*52839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52841*/         OPC_EmitInteger, MVT::i32, 14, 
/*52844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 333:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52858*/       0, // EndSwitchType
/*52859*/     /*Scope*/ 86|128,1/*214*/, /*->53075*/
/*52861*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*52864*/       OPC_RecordChild1, // #0 = $Vm
/*52865*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52892
/*52868*/         OPC_CheckChild1Type, MVT::v4i16,
/*52870*/         OPC_RecordChild2, // #1 = $Vn
/*52871*/         OPC_CheckChild2Type, MVT::v4i16,
/*52873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52875*/         OPC_EmitInteger, MVT::i32, 14, 
/*52878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 326:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52892*/       /*SwitchType*/ 24, MVT::v2i32,// ->52918
/*52894*/         OPC_CheckChild1Type, MVT::v2i32,
/*52896*/         OPC_RecordChild2, // #1 = $Vn
/*52897*/         OPC_CheckChild2Type, MVT::v2i32,
/*52899*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52901*/         OPC_EmitInteger, MVT::i32, 14, 
/*52904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 326:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52918*/       /*SwitchType*/ 24, MVT::v8i16,// ->52944
/*52920*/         OPC_CheckChild1Type, MVT::v8i16,
/*52922*/         OPC_RecordChild2, // #1 = $Vn
/*52923*/         OPC_CheckChild2Type, MVT::v8i16,
/*52925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52927*/         OPC_EmitInteger, MVT::i32, 14, 
/*52930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 326:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52944*/       /*SwitchType*/ 24, MVT::v4i32,// ->52970
/*52946*/         OPC_CheckChild1Type, MVT::v4i32,
/*52948*/         OPC_RecordChild2, // #1 = $Vn
/*52949*/         OPC_CheckChild2Type, MVT::v4i32,
/*52951*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52953*/         OPC_EmitInteger, MVT::i32, 14, 
/*52956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 326:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52970*/       /*SwitchType*/ 24, MVT::v8i8,// ->52996
/*52972*/         OPC_CheckChild1Type, MVT::v8i8,
/*52974*/         OPC_RecordChild2, // #1 = $Vn
/*52975*/         OPC_CheckChild2Type, MVT::v8i8,
/*52977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52979*/         OPC_EmitInteger, MVT::i32, 14, 
/*52982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 326:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52996*/       /*SwitchType*/ 24, MVT::v16i8,// ->53022
/*52998*/         OPC_CheckChild1Type, MVT::v16i8,
/*53000*/         OPC_RecordChild2, // #1 = $Vn
/*53001*/         OPC_CheckChild2Type, MVT::v16i8,
/*53003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53005*/         OPC_EmitInteger, MVT::i32, 14, 
/*53008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 326:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53022*/       /*SwitchType*/ 24, MVT::v1i64,// ->53048
/*53024*/         OPC_CheckChild1Type, MVT::v1i64,
/*53026*/         OPC_RecordChild2, // #1 = $Vn
/*53027*/         OPC_CheckChild2Type, MVT::v1i64,
/*53029*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53031*/         OPC_EmitInteger, MVT::i32, 14, 
/*53034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 326:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53048*/       /*SwitchType*/ 24, MVT::v2i64,// ->53074
/*53050*/         OPC_CheckChild1Type, MVT::v2i64,
/*53052*/         OPC_RecordChild2, // #1 = $Vn
/*53053*/         OPC_CheckChild2Type, MVT::v2i64,
/*53055*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53057*/         OPC_EmitInteger, MVT::i32, 14, 
/*53060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 326:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53074*/       0, // EndSwitchType
/*53075*/     /*Scope*/ 86|128,1/*214*/, /*->53291*/
/*53077*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*53080*/       OPC_RecordChild1, // #0 = $Vm
/*53081*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53108
/*53084*/         OPC_CheckChild1Type, MVT::v4i16,
/*53086*/         OPC_RecordChild2, // #1 = $Vn
/*53087*/         OPC_CheckChild2Type, MVT::v4i16,
/*53089*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53091*/         OPC_EmitInteger, MVT::i32, 14, 
/*53094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53108*/       /*SwitchType*/ 24, MVT::v2i32,// ->53134
/*53110*/         OPC_CheckChild1Type, MVT::v2i32,
/*53112*/         OPC_RecordChild2, // #1 = $Vn
/*53113*/         OPC_CheckChild2Type, MVT::v2i32,
/*53115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53117*/         OPC_EmitInteger, MVT::i32, 14, 
/*53120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53134*/       /*SwitchType*/ 24, MVT::v8i16,// ->53160
/*53136*/         OPC_CheckChild1Type, MVT::v8i16,
/*53138*/         OPC_RecordChild2, // #1 = $Vn
/*53139*/         OPC_CheckChild2Type, MVT::v8i16,
/*53141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53143*/         OPC_EmitInteger, MVT::i32, 14, 
/*53146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53160*/       /*SwitchType*/ 24, MVT::v4i32,// ->53186
/*53162*/         OPC_CheckChild1Type, MVT::v4i32,
/*53164*/         OPC_RecordChild2, // #1 = $Vn
/*53165*/         OPC_CheckChild2Type, MVT::v4i32,
/*53167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53169*/         OPC_EmitInteger, MVT::i32, 14, 
/*53172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53186*/       /*SwitchType*/ 24, MVT::v8i8,// ->53212
/*53188*/         OPC_CheckChild1Type, MVT::v8i8,
/*53190*/         OPC_RecordChild2, // #1 = $Vn
/*53191*/         OPC_CheckChild2Type, MVT::v8i8,
/*53193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53195*/         OPC_EmitInteger, MVT::i32, 14, 
/*53198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 327:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53212*/       /*SwitchType*/ 24, MVT::v16i8,// ->53238
/*53214*/         OPC_CheckChild1Type, MVT::v16i8,
/*53216*/         OPC_RecordChild2, // #1 = $Vn
/*53217*/         OPC_CheckChild2Type, MVT::v16i8,
/*53219*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53221*/         OPC_EmitInteger, MVT::i32, 14, 
/*53224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 327:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53238*/       /*SwitchType*/ 24, MVT::v1i64,// ->53264
/*53240*/         OPC_CheckChild1Type, MVT::v1i64,
/*53242*/         OPC_RecordChild2, // #1 = $Vn
/*53243*/         OPC_CheckChild2Type, MVT::v1i64,
/*53245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53247*/         OPC_EmitInteger, MVT::i32, 14, 
/*53250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 327:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53264*/       /*SwitchType*/ 24, MVT::v2i64,// ->53290
/*53266*/         OPC_CheckChild1Type, MVT::v2i64,
/*53268*/         OPC_RecordChild2, // #1 = $Vn
/*53269*/         OPC_CheckChild2Type, MVT::v2i64,
/*53271*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53273*/         OPC_EmitInteger, MVT::i32, 14, 
/*53276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53290*/       0, // EndSwitchType
/*53291*/     /*Scope*/ 86|128,1/*214*/, /*->53507*/
/*53293*/       OPC_CheckChild0Integer, 53|128,2/*309*/, 
/*53296*/       OPC_RecordChild1, // #0 = $Vm
/*53297*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53324
/*53300*/         OPC_CheckChild1Type, MVT::v4i16,
/*53302*/         OPC_RecordChild2, // #1 = $Vn
/*53303*/         OPC_CheckChild2Type, MVT::v4i16,
/*53305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53307*/         OPC_EmitInteger, MVT::i32, 14, 
/*53310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 309:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53324*/       /*SwitchType*/ 24, MVT::v2i32,// ->53350
/*53326*/         OPC_CheckChild1Type, MVT::v2i32,
/*53328*/         OPC_RecordChild2, // #1 = $Vn
/*53329*/         OPC_CheckChild2Type, MVT::v2i32,
/*53331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53333*/         OPC_EmitInteger, MVT::i32, 14, 
/*53336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 309:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53350*/       /*SwitchType*/ 24, MVT::v8i16,// ->53376
/*53352*/         OPC_CheckChild1Type, MVT::v8i16,
/*53354*/         OPC_RecordChild2, // #1 = $Vn
/*53355*/         OPC_CheckChild2Type, MVT::v8i16,
/*53357*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53359*/         OPC_EmitInteger, MVT::i32, 14, 
/*53362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 309:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53376*/       /*SwitchType*/ 24, MVT::v4i32,// ->53402
/*53378*/         OPC_CheckChild1Type, MVT::v4i32,
/*53380*/         OPC_RecordChild2, // #1 = $Vn
/*53381*/         OPC_CheckChild2Type, MVT::v4i32,
/*53383*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53385*/         OPC_EmitInteger, MVT::i32, 14, 
/*53388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 309:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53402*/       /*SwitchType*/ 24, MVT::v8i8,// ->53428
/*53404*/         OPC_CheckChild1Type, MVT::v8i8,
/*53406*/         OPC_RecordChild2, // #1 = $Vn
/*53407*/         OPC_CheckChild2Type, MVT::v8i8,
/*53409*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53411*/         OPC_EmitInteger, MVT::i32, 14, 
/*53414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 309:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53428*/       /*SwitchType*/ 24, MVT::v16i8,// ->53454
/*53430*/         OPC_CheckChild1Type, MVT::v16i8,
/*53432*/         OPC_RecordChild2, // #1 = $Vn
/*53433*/         OPC_CheckChild2Type, MVT::v16i8,
/*53435*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53437*/         OPC_EmitInteger, MVT::i32, 14, 
/*53440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 309:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53454*/       /*SwitchType*/ 24, MVT::v1i64,// ->53480
/*53456*/         OPC_CheckChild1Type, MVT::v1i64,
/*53458*/         OPC_RecordChild2, // #1 = $Vn
/*53459*/         OPC_CheckChild2Type, MVT::v1i64,
/*53461*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53463*/         OPC_EmitInteger, MVT::i32, 14, 
/*53466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 309:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53480*/       /*SwitchType*/ 24, MVT::v2i64,// ->53506
/*53482*/         OPC_CheckChild1Type, MVT::v2i64,
/*53484*/         OPC_RecordChild2, // #1 = $Vn
/*53485*/         OPC_CheckChild2Type, MVT::v2i64,
/*53487*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53489*/         OPC_EmitInteger, MVT::i32, 14, 
/*53492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 309:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53506*/       0, // EndSwitchType
/*53507*/     /*Scope*/ 86|128,1/*214*/, /*->53723*/
/*53509*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*53512*/       OPC_RecordChild1, // #0 = $Vm
/*53513*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53540
/*53516*/         OPC_CheckChild1Type, MVT::v4i16,
/*53518*/         OPC_RecordChild2, // #1 = $Vn
/*53519*/         OPC_CheckChild2Type, MVT::v4i16,
/*53521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53523*/         OPC_EmitInteger, MVT::i32, 14, 
/*53526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53540*/       /*SwitchType*/ 24, MVT::v2i32,// ->53566
/*53542*/         OPC_CheckChild1Type, MVT::v2i32,
/*53544*/         OPC_RecordChild2, // #1 = $Vn
/*53545*/         OPC_CheckChild2Type, MVT::v2i32,
/*53547*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53549*/         OPC_EmitInteger, MVT::i32, 14, 
/*53552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53566*/       /*SwitchType*/ 24, MVT::v8i16,// ->53592
/*53568*/         OPC_CheckChild1Type, MVT::v8i16,
/*53570*/         OPC_RecordChild2, // #1 = $Vn
/*53571*/         OPC_CheckChild2Type, MVT::v8i16,
/*53573*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53575*/         OPC_EmitInteger, MVT::i32, 14, 
/*53578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53592*/       /*SwitchType*/ 24, MVT::v4i32,// ->53618
/*53594*/         OPC_CheckChild1Type, MVT::v4i32,
/*53596*/         OPC_RecordChild2, // #1 = $Vn
/*53597*/         OPC_CheckChild2Type, MVT::v4i32,
/*53599*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53601*/         OPC_EmitInteger, MVT::i32, 14, 
/*53604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53618*/       /*SwitchType*/ 24, MVT::v8i8,// ->53644
/*53620*/         OPC_CheckChild1Type, MVT::v8i8,
/*53622*/         OPC_RecordChild2, // #1 = $Vn
/*53623*/         OPC_CheckChild2Type, MVT::v8i8,
/*53625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53627*/         OPC_EmitInteger, MVT::i32, 14, 
/*53630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53644*/       /*SwitchType*/ 24, MVT::v16i8,// ->53670
/*53646*/         OPC_CheckChild1Type, MVT::v16i8,
/*53648*/         OPC_RecordChild2, // #1 = $Vn
/*53649*/         OPC_CheckChild2Type, MVT::v16i8,
/*53651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53653*/         OPC_EmitInteger, MVT::i32, 14, 
/*53656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 311:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53670*/       /*SwitchType*/ 24, MVT::v1i64,// ->53696
/*53672*/         OPC_CheckChild1Type, MVT::v1i64,
/*53674*/         OPC_RecordChild2, // #1 = $Vn
/*53675*/         OPC_CheckChild2Type, MVT::v1i64,
/*53677*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53679*/         OPC_EmitInteger, MVT::i32, 14, 
/*53682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 311:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53696*/       /*SwitchType*/ 24, MVT::v2i64,// ->53722
/*53698*/         OPC_CheckChild1Type, MVT::v2i64,
/*53700*/         OPC_RecordChild2, // #1 = $Vn
/*53701*/         OPC_CheckChild2Type, MVT::v2i64,
/*53703*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53705*/         OPC_EmitInteger, MVT::i32, 14, 
/*53708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 311:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53722*/       0, // EndSwitchType
/*53723*/     /*Scope*/ 86|128,1/*214*/, /*->53939*/
/*53725*/       OPC_CheckChild0Integer, 48|128,2/*304*/, 
/*53728*/       OPC_RecordChild1, // #0 = $Vm
/*53729*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53756
/*53732*/         OPC_CheckChild1Type, MVT::v4i16,
/*53734*/         OPC_RecordChild2, // #1 = $Vn
/*53735*/         OPC_CheckChild2Type, MVT::v4i16,
/*53737*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53739*/         OPC_EmitInteger, MVT::i32, 14, 
/*53742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 304:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53756*/       /*SwitchType*/ 24, MVT::v2i32,// ->53782
/*53758*/         OPC_CheckChild1Type, MVT::v2i32,
/*53760*/         OPC_RecordChild2, // #1 = $Vn
/*53761*/         OPC_CheckChild2Type, MVT::v2i32,
/*53763*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53765*/         OPC_EmitInteger, MVT::i32, 14, 
/*53768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 304:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53782*/       /*SwitchType*/ 24, MVT::v8i16,// ->53808
/*53784*/         OPC_CheckChild1Type, MVT::v8i16,
/*53786*/         OPC_RecordChild2, // #1 = $Vn
/*53787*/         OPC_CheckChild2Type, MVT::v8i16,
/*53789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53791*/         OPC_EmitInteger, MVT::i32, 14, 
/*53794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 304:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53808*/       /*SwitchType*/ 24, MVT::v4i32,// ->53834
/*53810*/         OPC_CheckChild1Type, MVT::v4i32,
/*53812*/         OPC_RecordChild2, // #1 = $Vn
/*53813*/         OPC_CheckChild2Type, MVT::v4i32,
/*53815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53817*/         OPC_EmitInteger, MVT::i32, 14, 
/*53820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 304:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53834*/       /*SwitchType*/ 24, MVT::v8i8,// ->53860
/*53836*/         OPC_CheckChild1Type, MVT::v8i8,
/*53838*/         OPC_RecordChild2, // #1 = $Vn
/*53839*/         OPC_CheckChild2Type, MVT::v8i8,
/*53841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53843*/         OPC_EmitInteger, MVT::i32, 14, 
/*53846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 304:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53860*/       /*SwitchType*/ 24, MVT::v16i8,// ->53886
/*53862*/         OPC_CheckChild1Type, MVT::v16i8,
/*53864*/         OPC_RecordChild2, // #1 = $Vn
/*53865*/         OPC_CheckChild2Type, MVT::v16i8,
/*53867*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53869*/         OPC_EmitInteger, MVT::i32, 14, 
/*53872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 304:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53886*/       /*SwitchType*/ 24, MVT::v1i64,// ->53912
/*53888*/         OPC_CheckChild1Type, MVT::v1i64,
/*53890*/         OPC_RecordChild2, // #1 = $Vn
/*53891*/         OPC_CheckChild2Type, MVT::v1i64,
/*53893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53895*/         OPC_EmitInteger, MVT::i32, 14, 
/*53898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 304:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53912*/       /*SwitchType*/ 24, MVT::v2i64,// ->53938
/*53914*/         OPC_CheckChild1Type, MVT::v2i64,
/*53916*/         OPC_RecordChild2, // #1 = $Vn
/*53917*/         OPC_CheckChild2Type, MVT::v2i64,
/*53919*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53921*/         OPC_EmitInteger, MVT::i32, 14, 
/*53924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 304:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53938*/       0, // EndSwitchType
/*53939*/     /*Scope*/ 86|128,1/*214*/, /*->54155*/
/*53941*/       OPC_CheckChild0Integer, 49|128,2/*305*/, 
/*53944*/       OPC_RecordChild1, // #0 = $Vm
/*53945*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53972
/*53948*/         OPC_CheckChild1Type, MVT::v4i16,
/*53950*/         OPC_RecordChild2, // #1 = $Vn
/*53951*/         OPC_CheckChild2Type, MVT::v4i16,
/*53953*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53955*/         OPC_EmitInteger, MVT::i32, 14, 
/*53958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 305:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53972*/       /*SwitchType*/ 24, MVT::v2i32,// ->53998
/*53974*/         OPC_CheckChild1Type, MVT::v2i32,
/*53976*/         OPC_RecordChild2, // #1 = $Vn
/*53977*/         OPC_CheckChild2Type, MVT::v2i32,
/*53979*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53981*/         OPC_EmitInteger, MVT::i32, 14, 
/*53984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 305:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53998*/       /*SwitchType*/ 24, MVT::v8i16,// ->54024
/*54000*/         OPC_CheckChild1Type, MVT::v8i16,
/*54002*/         OPC_RecordChild2, // #1 = $Vn
/*54003*/         OPC_CheckChild2Type, MVT::v8i16,
/*54005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54007*/         OPC_EmitInteger, MVT::i32, 14, 
/*54010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 305:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54024*/       /*SwitchType*/ 24, MVT::v4i32,// ->54050
/*54026*/         OPC_CheckChild1Type, MVT::v4i32,
/*54028*/         OPC_RecordChild2, // #1 = $Vn
/*54029*/         OPC_CheckChild2Type, MVT::v4i32,
/*54031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54033*/         OPC_EmitInteger, MVT::i32, 14, 
/*54036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 305:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54050*/       /*SwitchType*/ 24, MVT::v8i8,// ->54076
/*54052*/         OPC_CheckChild1Type, MVT::v8i8,
/*54054*/         OPC_RecordChild2, // #1 = $Vn
/*54055*/         OPC_CheckChild2Type, MVT::v8i8,
/*54057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54059*/         OPC_EmitInteger, MVT::i32, 14, 
/*54062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 305:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54076*/       /*SwitchType*/ 24, MVT::v16i8,// ->54102
/*54078*/         OPC_CheckChild1Type, MVT::v16i8,
/*54080*/         OPC_RecordChild2, // #1 = $Vn
/*54081*/         OPC_CheckChild2Type, MVT::v16i8,
/*54083*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54085*/         OPC_EmitInteger, MVT::i32, 14, 
/*54088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 305:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54102*/       /*SwitchType*/ 24, MVT::v1i64,// ->54128
/*54104*/         OPC_CheckChild1Type, MVT::v1i64,
/*54106*/         OPC_RecordChild2, // #1 = $Vn
/*54107*/         OPC_CheckChild2Type, MVT::v1i64,
/*54109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54111*/         OPC_EmitInteger, MVT::i32, 14, 
/*54114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 305:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54128*/       /*SwitchType*/ 24, MVT::v2i64,// ->54154
/*54130*/         OPC_CheckChild1Type, MVT::v2i64,
/*54132*/         OPC_RecordChild2, // #1 = $Vn
/*54133*/         OPC_CheckChild2Type, MVT::v2i64,
/*54135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54137*/         OPC_EmitInteger, MVT::i32, 14, 
/*54140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 305:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54154*/       0, // EndSwitchType
/*54155*/     /*Scope*/ 10|128,1/*138*/, /*->54295*/
/*54157*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*54160*/       OPC_RecordChild1, // #0 = $Vm
/*54161*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54184
/*54164*/         OPC_CheckChild1Type, MVT::v8i8,
/*54166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54168*/         OPC_EmitInteger, MVT::i32, 14, 
/*54171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 240:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54184*/       /*SwitchType*/ 20, MVT::v4i16,// ->54206
/*54186*/         OPC_CheckChild1Type, MVT::v4i16,
/*54188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54190*/         OPC_EmitInteger, MVT::i32, 14, 
/*54193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 240:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54206*/       /*SwitchType*/ 20, MVT::v2i32,// ->54228
/*54208*/         OPC_CheckChild1Type, MVT::v2i32,
/*54210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54212*/         OPC_EmitInteger, MVT::i32, 14, 
/*54215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 240:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54228*/       /*SwitchType*/ 20, MVT::v16i8,// ->54250
/*54230*/         OPC_CheckChild1Type, MVT::v16i8,
/*54232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54234*/         OPC_EmitInteger, MVT::i32, 14, 
/*54237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 240:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54250*/       /*SwitchType*/ 20, MVT::v8i16,// ->54272
/*54252*/         OPC_CheckChild1Type, MVT::v8i16,
/*54254*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54256*/         OPC_EmitInteger, MVT::i32, 14, 
/*54259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 240:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54272*/       /*SwitchType*/ 20, MVT::v4i32,// ->54294
/*54274*/         OPC_CheckChild1Type, MVT::v4i32,
/*54276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54278*/         OPC_EmitInteger, MVT::i32, 14, 
/*54281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54294*/       0, // EndSwitchType
/*54295*/     /*Scope*/ 10|128,1/*138*/, /*->54435*/
/*54297*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*54300*/       OPC_RecordChild1, // #0 = $Vm
/*54301*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54324
/*54304*/         OPC_CheckChild1Type, MVT::v8i8,
/*54306*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54308*/         OPC_EmitInteger, MVT::i32, 14, 
/*54311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54324*/       /*SwitchType*/ 20, MVT::v4i16,// ->54346
/*54326*/         OPC_CheckChild1Type, MVT::v4i16,
/*54328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54330*/         OPC_EmitInteger, MVT::i32, 14, 
/*54333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54346*/       /*SwitchType*/ 20, MVT::v2i32,// ->54368
/*54348*/         OPC_CheckChild1Type, MVT::v2i32,
/*54350*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54352*/         OPC_EmitInteger, MVT::i32, 14, 
/*54355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54368*/       /*SwitchType*/ 20, MVT::v16i8,// ->54390
/*54370*/         OPC_CheckChild1Type, MVT::v16i8,
/*54372*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54374*/         OPC_EmitInteger, MVT::i32, 14, 
/*54377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 291:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54390*/       /*SwitchType*/ 20, MVT::v8i16,// ->54412
/*54392*/         OPC_CheckChild1Type, MVT::v8i16,
/*54394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54396*/         OPC_EmitInteger, MVT::i32, 14, 
/*54399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 291:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54412*/       /*SwitchType*/ 20, MVT::v4i32,// ->54434
/*54414*/         OPC_CheckChild1Type, MVT::v4i32,
/*54416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54418*/         OPC_EmitInteger, MVT::i32, 14, 
/*54421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 291:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54434*/       0, // EndSwitchType
/*54435*/     /*Scope*/ 10|128,1/*138*/, /*->54575*/
/*54437*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*54440*/       OPC_RecordChild1, // #0 = $Vm
/*54441*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54464
/*54444*/         OPC_CheckChild1Type, MVT::v8i8,
/*54446*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54448*/         OPC_EmitInteger, MVT::i32, 14, 
/*54451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54464*/       /*SwitchType*/ 20, MVT::v4i16,// ->54486
/*54466*/         OPC_CheckChild1Type, MVT::v4i16,
/*54468*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54470*/         OPC_EmitInteger, MVT::i32, 14, 
/*54473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54486*/       /*SwitchType*/ 20, MVT::v2i32,// ->54508
/*54488*/         OPC_CheckChild1Type, MVT::v2i32,
/*54490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54492*/         OPC_EmitInteger, MVT::i32, 14, 
/*54495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54508*/       /*SwitchType*/ 20, MVT::v16i8,// ->54530
/*54510*/         OPC_CheckChild1Type, MVT::v16i8,
/*54512*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54514*/         OPC_EmitInteger, MVT::i32, 14, 
/*54517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 299:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54530*/       /*SwitchType*/ 20, MVT::v8i16,// ->54552
/*54532*/         OPC_CheckChild1Type, MVT::v8i16,
/*54534*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54536*/         OPC_EmitInteger, MVT::i32, 14, 
/*54539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54552*/       /*SwitchType*/ 20, MVT::v4i32,// ->54574
/*54554*/         OPC_CheckChild1Type, MVT::v4i32,
/*54556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54558*/         OPC_EmitInteger, MVT::i32, 14, 
/*54561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54574*/       0, // EndSwitchType
/*54575*/     /*Scope*/ 10|128,1/*138*/, /*->54715*/
/*54577*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*54580*/       OPC_RecordChild1, // #0 = $Vm
/*54581*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54604
/*54584*/         OPC_CheckChild1Type, MVT::v8i8,
/*54586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54588*/         OPC_EmitInteger, MVT::i32, 14, 
/*54591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 244:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54604*/       /*SwitchType*/ 20, MVT::v4i16,// ->54626
/*54606*/         OPC_CheckChild1Type, MVT::v4i16,
/*54608*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54610*/         OPC_EmitInteger, MVT::i32, 14, 
/*54613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 244:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*54626*/       /*SwitchType*/ 20, MVT::v2i32,// ->54648
/*54628*/         OPC_CheckChild1Type, MVT::v2i32,
/*54630*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54632*/         OPC_EmitInteger, MVT::i32, 14, 
/*54635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*54648*/       /*SwitchType*/ 20, MVT::v16i8,// ->54670
/*54650*/         OPC_CheckChild1Type, MVT::v16i8,
/*54652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54654*/         OPC_EmitInteger, MVT::i32, 14, 
/*54657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*54670*/       /*SwitchType*/ 20, MVT::v8i16,// ->54692
/*54672*/         OPC_CheckChild1Type, MVT::v8i16,
/*54674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54676*/         OPC_EmitInteger, MVT::i32, 14, 
/*54679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 244:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*54692*/       /*SwitchType*/ 20, MVT::v4i32,// ->54714
/*54694*/         OPC_CheckChild1Type, MVT::v4i32,
/*54696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54698*/         OPC_EmitInteger, MVT::i32, 14, 
/*54701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*54714*/       0, // EndSwitchType
/*54715*/     /*Scope*/ 72, /*->54788*/
/*54716*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*54719*/       OPC_RecordChild1, // #0 = $Vm
/*54720*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54743
/*54723*/         OPC_CheckChild1Type, MVT::v8i16,
/*54725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54727*/         OPC_EmitInteger, MVT::i32, 14, 
/*54730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 296:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*54743*/       /*SwitchType*/ 20, MVT::v4i16,// ->54765
/*54745*/         OPC_CheckChild1Type, MVT::v4i32,
/*54747*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54749*/         OPC_EmitInteger, MVT::i32, 14, 
/*54752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 296:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*54765*/       /*SwitchType*/ 20, MVT::v2i32,// ->54787
/*54767*/         OPC_CheckChild1Type, MVT::v2i64,
/*54769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54771*/         OPC_EmitInteger, MVT::i32, 14, 
/*54774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 296:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*54787*/       0, // EndSwitchType
/*54788*/     /*Scope*/ 72, /*->54861*/
/*54789*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*54792*/       OPC_RecordChild1, // #0 = $Vm
/*54793*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54816
/*54796*/         OPC_CheckChild1Type, MVT::v8i16,
/*54798*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54800*/         OPC_EmitInteger, MVT::i32, 14, 
/*54803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*54816*/       /*SwitchType*/ 20, MVT::v4i16,// ->54838
/*54818*/         OPC_CheckChild1Type, MVT::v4i32,
/*54820*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54822*/         OPC_EmitInteger, MVT::i32, 14, 
/*54825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*54838*/       /*SwitchType*/ 20, MVT::v2i32,// ->54860
/*54840*/         OPC_CheckChild1Type, MVT::v2i64,
/*54842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54844*/         OPC_EmitInteger, MVT::i32, 14, 
/*54847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*54860*/       0, // EndSwitchType
/*54861*/     /*Scope*/ 72, /*->54934*/
/*54862*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*54865*/       OPC_RecordChild1, // #0 = $Vm
/*54866*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54889
/*54869*/         OPC_CheckChild1Type, MVT::v8i16,
/*54871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54873*/         OPC_EmitInteger, MVT::i32, 14, 
/*54876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 297:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*54889*/       /*SwitchType*/ 20, MVT::v4i16,// ->54911
/*54891*/         OPC_CheckChild1Type, MVT::v4i32,
/*54893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54895*/         OPC_EmitInteger, MVT::i32, 14, 
/*54898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 297:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*54911*/       /*SwitchType*/ 20, MVT::v2i32,// ->54933
/*54913*/         OPC_CheckChild1Type, MVT::v2i64,
/*54915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54917*/         OPC_EmitInteger, MVT::i32, 14, 
/*54920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 297:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*54933*/       0, // EndSwitchType
/*54934*/     /*Scope*/ 34, /*->54969*/
/*54935*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*54938*/       OPC_RecordChild1, // #0 = $Vm
/*54939*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54954
/*54942*/         OPC_CheckChild1Type, MVT::v2f32,
/*54944*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*54954*/       /*SwitchType*/ 12, MVT::v4i32,// ->54968
/*54956*/         OPC_CheckChild1Type, MVT::v4f32,
/*54958*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*54968*/       0, // EndSwitchType
/*54969*/     /*Scope*/ 34, /*->55004*/
/*54970*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*54973*/       OPC_RecordChild1, // #0 = $Vm
/*54974*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54989
/*54977*/         OPC_CheckChild1Type, MVT::v2f32,
/*54979*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*54989*/       /*SwitchType*/ 12, MVT::v4i32,// ->55003
/*54991*/         OPC_CheckChild1Type, MVT::v4f32,
/*54993*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54995*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*55003*/       0, // EndSwitchType
/*55004*/     /*Scope*/ 34, /*->55039*/
/*55005*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*55008*/       OPC_RecordChild1, // #0 = $Vm
/*55009*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55024
/*55012*/         OPC_CheckChild1Type, MVT::v2f32,
/*55014*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*55024*/       /*SwitchType*/ 12, MVT::v4i32,// ->55038
/*55026*/         OPC_CheckChild1Type, MVT::v4f32,
/*55028*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*55038*/       0, // EndSwitchType
/*55039*/     /*Scope*/ 34, /*->55074*/
/*55040*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*55043*/       OPC_RecordChild1, // #0 = $Vm
/*55044*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55059
/*55047*/         OPC_CheckChild1Type, MVT::v2f32,
/*55049*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*55059*/       /*SwitchType*/ 12, MVT::v4i32,// ->55073
/*55061*/         OPC_CheckChild1Type, MVT::v4f32,
/*55063*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*55073*/       0, // EndSwitchType
/*55074*/     /*Scope*/ 34, /*->55109*/
/*55075*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*55078*/       OPC_RecordChild1, // #0 = $Vm
/*55079*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55094
/*55082*/         OPC_CheckChild1Type, MVT::v2f32,
/*55084*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*55094*/       /*SwitchType*/ 12, MVT::v4i32,// ->55108
/*55096*/         OPC_CheckChild1Type, MVT::v4f32,
/*55098*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*55108*/       0, // EndSwitchType
/*55109*/     /*Scope*/ 34, /*->55144*/
/*55110*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*55113*/       OPC_RecordChild1, // #0 = $Vm
/*55114*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55129
/*55117*/         OPC_CheckChild1Type, MVT::v2f32,
/*55119*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*55129*/       /*SwitchType*/ 12, MVT::v4i32,// ->55143
/*55131*/         OPC_CheckChild1Type, MVT::v4f32,
/*55133*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*55143*/       0, // EndSwitchType
/*55144*/     /*Scope*/ 34, /*->55179*/
/*55145*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*55148*/       OPC_RecordChild1, // #0 = $Vm
/*55149*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55164
/*55152*/         OPC_CheckChild1Type, MVT::v2f32,
/*55154*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*55164*/       /*SwitchType*/ 12, MVT::v4i32,// ->55178
/*55166*/         OPC_CheckChild1Type, MVT::v4f32,
/*55168*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*55178*/       0, // EndSwitchType
/*55179*/     /*Scope*/ 34, /*->55214*/
/*55180*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*55183*/       OPC_RecordChild1, // #0 = $Vm
/*55184*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55199
/*55187*/         OPC_CheckChild1Type, MVT::v2f32,
/*55189*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*55199*/       /*SwitchType*/ 12, MVT::v4i32,// ->55213
/*55201*/         OPC_CheckChild1Type, MVT::v4f32,
/*55203*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*55213*/       0, // EndSwitchType
/*55214*/     /*Scope*/ 22, /*->55237*/
/*55215*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*55218*/       OPC_RecordChild1, // #0 = $Vm
/*55219*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*55221*/       OPC_EmitInteger, MVT::i32, 14, 
/*55224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 251:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55237*/     /*Scope*/ 24, /*->55262*/
/*55238*/       OPC_CheckChild0Integer, 85|128,2/*341*/, 
/*55241*/       OPC_RecordChild1, // #0 = $Vn
/*55242*/       OPC_RecordChild2, // #1 = $Vm
/*55243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55245*/       OPC_EmitInteger, MVT::i32, 14, 
/*55248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 341:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55262*/     /*Scope*/ 26, /*->55289*/
/*55263*/       OPC_CheckChild0Integer, 89|128,2/*345*/, 
/*55266*/       OPC_RecordChild1, // #0 = $orig
/*55267*/       OPC_RecordChild2, // #1 = $Vn
/*55268*/       OPC_RecordChild3, // #2 = $Vm
/*55269*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55271*/       OPC_EmitInteger, MVT::i32, 14, 
/*55274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 345:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55289*/     /*Scope*/ 16, /*->55306*/
/*55290*/       OPC_CheckChild0Integer, 96|128,1/*224*/, 
/*55293*/       OPC_RecordChild1, // #0 = $src
/*55294*/       OPC_RecordChild2, // #1 = $Vm
/*55295*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 224:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55306*/     /*Scope*/ 16, /*->55323*/
/*55307*/       OPC_CheckChild0Integer, 97|128,1/*225*/, 
/*55310*/       OPC_RecordChild1, // #0 = $src
/*55311*/       OPC_RecordChild2, // #1 = $Vm
/*55312*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 225:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55323*/     /*Scope*/ 14, /*->55338*/
/*55324*/       OPC_CheckChild0Integer, 98|128,1/*226*/, 
/*55327*/       OPC_RecordChild1, // #0 = $Vm
/*55328*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 226:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55338*/     /*Scope*/ 14, /*->55353*/
/*55339*/       OPC_CheckChild0Integer, 99|128,1/*227*/, 
/*55342*/       OPC_RecordChild1, // #0 = $Vm
/*55343*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 227:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55353*/     /*Scope*/ 16, /*->55370*/
/*55354*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*55357*/       OPC_RecordChild1, // #0 = $src
/*55358*/       OPC_RecordChild2, // #1 = $Vm
/*55359*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 233:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55370*/     /*Scope*/ 16, /*->55387*/
/*55371*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*55374*/       OPC_RecordChild1, // #0 = $src
/*55375*/       OPC_RecordChild2, // #1 = $Vm
/*55376*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55387*/     /*Scope*/ 18, /*->55406*/
/*55388*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*55391*/       OPC_RecordChild1, // #0 = $src
/*55392*/       OPC_RecordChild2, // #1 = $Vn
/*55393*/       OPC_RecordChild3, // #2 = $Vm
/*55394*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55406*/     /*Scope*/ 18, /*->55425*/
/*55407*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*55410*/       OPC_RecordChild1, // #0 = $src
/*55411*/       OPC_RecordChild2, // #1 = $Vn
/*55412*/       OPC_RecordChild3, // #2 = $Vm
/*55413*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55425*/     /*Scope*/ 18, /*->55444*/
/*55426*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*55429*/       OPC_RecordChild1, // #0 = $src
/*55430*/       OPC_RecordChild2, // #1 = $Vn
/*55431*/       OPC_RecordChild3, // #2 = $Vm
/*55432*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55444*/     /*Scope*/ 18, /*->55463*/
/*55445*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*55448*/       OPC_RecordChild1, // #0 = $src
/*55449*/       OPC_RecordChild2, // #1 = $Vn
/*55450*/       OPC_RecordChild3, // #2 = $Vm
/*55451*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55463*/     /*Scope*/ 44, /*->55508*/
/*55464*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*55467*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55468*/       OPC_RecordChild2, // #1 = $hash_e
/*55469*/       OPC_RecordChild3, // #2 = $wk
/*55470*/       OPC_EmitInteger, MVT::i64, 0, 
/*55473*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55476*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55485*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55488*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 228:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55508*/     /*Scope*/ 44, /*->55553*/
/*55509*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*55512*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55513*/       OPC_RecordChild2, // #1 = $hash_e
/*55514*/       OPC_RecordChild3, // #2 = $wk
/*55515*/       OPC_EmitInteger, MVT::i64, 0, 
/*55518*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55521*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55530*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55533*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 230:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55553*/     /*Scope*/ 44, /*->55598*/
/*55554*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*55557*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55558*/       OPC_RecordChild2, // #1 = $hash_e
/*55559*/       OPC_RecordChild3, // #2 = $wk
/*55560*/       OPC_EmitInteger, MVT::i64, 0, 
/*55563*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55566*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55575*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55578*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 231:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55598*/     /*Scope*/ 72, /*->55671*/
/*55599*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*55602*/       OPC_RecordChild1, // #0 = $Vm
/*55603*/       OPC_Scope, 32, /*->55637*/ // 2 children in Scope
/*55605*/         OPC_CheckChild1Type, MVT::v2i32,
/*55607*/         OPC_RecordChild2, // #1 = $SIMM
/*55608*/         OPC_MoveChild, 2,
/*55610*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55613*/         OPC_MoveParent,
/*55614*/         OPC_CheckType, MVT::v2f32,
/*55616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55618*/         OPC_EmitConvertToTarget, 1,
/*55620*/         OPC_EmitInteger, MVT::i32, 14, 
/*55623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 252:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55637*/       /*Scope*/ 32, /*->55670*/
/*55638*/         OPC_CheckChild1Type, MVT::v4i32,
/*55640*/         OPC_RecordChild2, // #1 = $SIMM
/*55641*/         OPC_MoveChild, 2,
/*55643*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55646*/         OPC_MoveParent,
/*55647*/         OPC_CheckType, MVT::v4f32,
/*55649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55651*/         OPC_EmitConvertToTarget, 1,
/*55653*/         OPC_EmitInteger, MVT::i32, 14, 
/*55656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 252:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55670*/       0, /*End of Scope*/
/*55671*/     /*Scope*/ 72, /*->55744*/
/*55672*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*55675*/       OPC_RecordChild1, // #0 = $Vm
/*55676*/       OPC_Scope, 32, /*->55710*/ // 2 children in Scope
/*55678*/         OPC_CheckChild1Type, MVT::v2i32,
/*55680*/         OPC_RecordChild2, // #1 = $SIMM
/*55681*/         OPC_MoveChild, 2,
/*55683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55686*/         OPC_MoveParent,
/*55687*/         OPC_CheckType, MVT::v2f32,
/*55689*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55691*/         OPC_EmitConvertToTarget, 1,
/*55693*/         OPC_EmitInteger, MVT::i32, 14, 
/*55696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 253:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55710*/       /*Scope*/ 32, /*->55743*/
/*55711*/         OPC_CheckChild1Type, MVT::v4i32,
/*55713*/         OPC_RecordChild2, // #1 = $SIMM
/*55714*/         OPC_MoveChild, 2,
/*55716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55719*/         OPC_MoveParent,
/*55720*/         OPC_CheckType, MVT::v4f32,
/*55722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55724*/         OPC_EmitConvertToTarget, 1,
/*55726*/         OPC_EmitInteger, MVT::i32, 14, 
/*55729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 253:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55743*/       0, /*End of Scope*/
/*55744*/     /*Scope*/ 42, /*->55787*/
/*55745*/       OPC_CheckChild0Integer, 16|128,2/*272*/, 
/*55748*/       OPC_RecordChild1, // #0 = $Vn
/*55749*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->55768
/*55752*/         OPC_CheckChild1Type, MVT::v2f32,
/*55754*/         OPC_RecordChild2, // #1 = $Vm
/*55755*/         OPC_CheckChild2Type, MVT::v2f32,
/*55757*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 272:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55768*/       /*SwitchType*/ 16, MVT::v4f32,// ->55786
/*55770*/         OPC_CheckChild1Type, MVT::v4f32,
/*55772*/         OPC_RecordChild2, // #1 = $Vm
/*55773*/         OPC_CheckChild2Type, MVT::v4f32,
/*55775*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 272:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55786*/       0, // EndSwitchType
/*55787*/     /*Scope*/ 42, /*->55830*/
/*55788*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*55791*/       OPC_RecordChild1, // #0 = $Vn
/*55792*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->55811
/*55795*/         OPC_CheckChild1Type, MVT::v2f32,
/*55797*/         OPC_RecordChild2, // #1 = $Vm
/*55798*/         OPC_CheckChild2Type, MVT::v2f32,
/*55800*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55811*/       /*SwitchType*/ 16, MVT::v4f32,// ->55829
/*55813*/         OPC_CheckChild1Type, MVT::v4f32,
/*55815*/         OPC_RecordChild2, // #1 = $Vm
/*55816*/         OPC_CheckChild2Type, MVT::v4f32,
/*55818*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55829*/       0, // EndSwitchType
/*55830*/     /*Scope*/ 58, /*->55889*/
/*55831*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*55834*/       OPC_RecordChild1, // #0 = $Vn
/*55835*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->55862
/*55838*/         OPC_CheckChild1Type, MVT::v2f32,
/*55840*/         OPC_RecordChild2, // #1 = $Vm
/*55841*/         OPC_CheckChild2Type, MVT::v2f32,
/*55843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55845*/         OPC_EmitInteger, MVT::i32, 14, 
/*55848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 316:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55862*/       /*SwitchType*/ 24, MVT::v4f32,// ->55888
/*55864*/         OPC_CheckChild1Type, MVT::v4f32,
/*55866*/         OPC_RecordChild2, // #1 = $Vm
/*55867*/         OPC_CheckChild2Type, MVT::v4f32,
/*55869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55871*/         OPC_EmitInteger, MVT::i32, 14, 
/*55874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 316:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55888*/       0, // EndSwitchType
/*55889*/     /*Scope*/ 58, /*->55948*/
/*55890*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*55893*/       OPC_RecordChild1, // #0 = $Vn
/*55894*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->55921
/*55897*/         OPC_CheckChild1Type, MVT::v2f32,
/*55899*/         OPC_RecordChild2, // #1 = $Vm
/*55900*/         OPC_CheckChild2Type, MVT::v2f32,
/*55902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55904*/         OPC_EmitInteger, MVT::i32, 14, 
/*55907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 329:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55921*/       /*SwitchType*/ 24, MVT::v4f32,// ->55947
/*55923*/         OPC_CheckChild1Type, MVT::v4f32,
/*55925*/         OPC_RecordChild2, // #1 = $Vm
/*55926*/         OPC_CheckChild2Type, MVT::v4f32,
/*55928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55930*/         OPC_EmitInteger, MVT::i32, 14, 
/*55933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 329:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55947*/       0, // EndSwitchType
/*55948*/     /*Scope*/ 22, /*->55971*/
/*55949*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*55952*/       OPC_RecordChild1, // #0 = $Vm
/*55953*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*55955*/       OPC_EmitInteger, MVT::i32, 14, 
/*55958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 254:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*55971*/     /*Scope*/ 34, /*->56006*/
/*55972*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*55975*/       OPC_RecordChild1, // #0 = $Vm
/*55976*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55991
/*55979*/         OPC_CheckChild1Type, MVT::v2f32,
/*55981*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 321:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*55991*/       /*SwitchType*/ 12, MVT::v4f32,// ->56005
/*55993*/         OPC_CheckChild1Type, MVT::v4f32,
/*55995*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 321:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*56005*/       0, // EndSwitchType
/*56006*/     /*Scope*/ 34, /*->56041*/
/*56007*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*56010*/       OPC_RecordChild1, // #0 = $Vm
/*56011*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56026
/*56014*/         OPC_CheckChild1Type, MVT::v2f32,
/*56016*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*56026*/       /*SwitchType*/ 12, MVT::v4f32,// ->56040
/*56028*/         OPC_CheckChild1Type, MVT::v4f32,
/*56030*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*56040*/       0, // EndSwitchType
/*56041*/     /*Scope*/ 34, /*->56076*/
/*56042*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*56045*/       OPC_RecordChild1, // #0 = $Vm
/*56046*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56061
/*56049*/         OPC_CheckChild1Type, MVT::v2f32,
/*56051*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 319:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*56061*/       /*SwitchType*/ 12, MVT::v4f32,// ->56075
/*56063*/         OPC_CheckChild1Type, MVT::v4f32,
/*56065*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 319:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*56075*/       0, // EndSwitchType
/*56076*/     /*Scope*/ 34, /*->56111*/
/*56077*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*56080*/       OPC_RecordChild1, // #0 = $Vm
/*56081*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56096
/*56084*/         OPC_CheckChild1Type, MVT::v2f32,
/*56086*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*56096*/       /*SwitchType*/ 12, MVT::v4f32,// ->56110
/*56098*/         OPC_CheckChild1Type, MVT::v4f32,
/*56100*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*56110*/       0, // EndSwitchType
/*56111*/     /*Scope*/ 34, /*->56146*/
/*56112*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*56115*/       OPC_RecordChild1, // #0 = $Vm
/*56116*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56131
/*56119*/         OPC_CheckChild1Type, MVT::v2f32,
/*56121*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 320:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*56131*/       /*SwitchType*/ 12, MVT::v4f32,// ->56145
/*56133*/         OPC_CheckChild1Type, MVT::v4f32,
/*56135*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 320:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*56145*/       0, // EndSwitchType
/*56146*/     /*Scope*/ 34, /*->56181*/
/*56147*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*56150*/       OPC_RecordChild1, // #0 = $Vm
/*56151*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56166
/*56154*/         OPC_CheckChild1Type, MVT::v2f32,
/*56156*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*56166*/       /*SwitchType*/ 12, MVT::v4f32,// ->56180
/*56168*/         OPC_CheckChild1Type, MVT::v4f32,
/*56170*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*56180*/       0, // EndSwitchType
/*56181*/     0, /*End of Scope*/
/*56182*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56473
/*56186*/     OPC_Scope, 6|128,1/*134*/, /*->56323*/ // 2 children in Scope
/*56189*/       OPC_MoveChild, 0,
/*56191*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*56194*/       OPC_RecordChild0, // #0 = $Rm
/*56195*/       OPC_RecordChild1, // #1 = $rot
/*56196*/       OPC_MoveChild, 1,
/*56198*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56201*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*56203*/       OPC_CheckType, MVT::i32,
/*56205*/       OPC_MoveParent,
/*56206*/       OPC_MoveParent,
/*56207*/       OPC_MoveChild, 1,
/*56209*/       OPC_Scope, 55, /*->56266*/ // 2 children in Scope
/*56211*/         OPC_CheckValueType, MVT::i8,
/*56213*/         OPC_MoveParent,
/*56214*/         OPC_Scope, 24, /*->56240*/ // 2 children in Scope
/*56216*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56218*/           OPC_EmitConvertToTarget, 1,
/*56220*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56223*/           OPC_EmitInteger, MVT::i32, 14, 
/*56226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56229*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56240*/         /*Scope*/ 24, /*->56265*/
/*56241*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56243*/           OPC_EmitConvertToTarget, 1,
/*56245*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56248*/           OPC_EmitInteger, MVT::i32, 14, 
/*56251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56265*/         0, /*End of Scope*/
/*56266*/       /*Scope*/ 55, /*->56322*/
/*56267*/         OPC_CheckValueType, MVT::i16,
/*56269*/         OPC_MoveParent,
/*56270*/         OPC_Scope, 24, /*->56296*/ // 2 children in Scope
/*56272*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56274*/           OPC_EmitConvertToTarget, 1,
/*56276*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56279*/           OPC_EmitInteger, MVT::i32, 14, 
/*56282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56296*/         /*Scope*/ 24, /*->56321*/
/*56297*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56299*/           OPC_EmitConvertToTarget, 1,
/*56301*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56304*/           OPC_EmitInteger, MVT::i32, 14, 
/*56307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56310*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56321*/         0, /*End of Scope*/
/*56322*/       0, /*End of Scope*/
/*56323*/     /*Scope*/ 19|128,1/*147*/, /*->56472*/
/*56325*/       OPC_RecordChild0, // #0 = $Src
/*56326*/       OPC_MoveChild, 1,
/*56328*/       OPC_Scope, 70, /*->56400*/ // 2 children in Scope
/*56330*/         OPC_CheckValueType, MVT::i8,
/*56332*/         OPC_MoveParent,
/*56333*/         OPC_Scope, 22, /*->56357*/ // 3 children in Scope
/*56335*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56337*/           OPC_EmitInteger, MVT::i32, 0, 
/*56340*/           OPC_EmitInteger, MVT::i32, 14, 
/*56343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56357*/         /*Scope*/ 18, /*->56376*/
/*56358*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56360*/           OPC_EmitInteger, MVT::i32, 14, 
/*56363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56366*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*56376*/         /*Scope*/ 22, /*->56399*/
/*56377*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56379*/           OPC_EmitInteger, MVT::i32, 0, 
/*56382*/           OPC_EmitInteger, MVT::i32, 14, 
/*56385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*56399*/         0, /*End of Scope*/
/*56400*/       /*Scope*/ 70, /*->56471*/
/*56401*/         OPC_CheckValueType, MVT::i16,
/*56403*/         OPC_MoveParent,
/*56404*/         OPC_Scope, 22, /*->56428*/ // 3 children in Scope
/*56406*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56408*/           OPC_EmitInteger, MVT::i32, 0, 
/*56411*/           OPC_EmitInteger, MVT::i32, 14, 
/*56414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*56428*/         /*Scope*/ 18, /*->56447*/
/*56429*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56431*/           OPC_EmitInteger, MVT::i32, 14, 
/*56434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*56447*/         /*Scope*/ 22, /*->56470*/
/*56448*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56450*/           OPC_EmitInteger, MVT::i32, 0, 
/*56453*/           OPC_EmitInteger, MVT::i32, 14, 
/*56456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*56470*/         0, /*End of Scope*/
/*56471*/       0, /*End of Scope*/
/*56472*/     0, /*End of Scope*/
/*56473*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->56539
/*56476*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*56477*/     OPC_CaptureGlueInput,
/*56478*/     OPC_RecordChild1, // #1 = $amt1
/*56479*/     OPC_MoveChild, 1,
/*56481*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->56511
/*56485*/       OPC_MoveParent,
/*56486*/       OPC_RecordChild2, // #2 = $amt2
/*56487*/       OPC_MoveChild, 2,
/*56489*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56492*/       OPC_MoveParent,
/*56493*/       OPC_EmitMergeInputChains1_0,
/*56494*/       OPC_EmitInteger, MVT::i32, 14, 
/*56497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*56511*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->56538
/*56514*/       OPC_MoveParent,
/*56515*/       OPC_RecordChild2, // #2 = $amt2
/*56516*/       OPC_MoveChild, 2,
/*56518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56521*/       OPC_MoveParent,
/*56522*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56524*/       OPC_EmitMergeInputChains1_0,
/*56525*/       OPC_EmitConvertToTarget, 1,
/*56527*/       OPC_EmitConvertToTarget, 2,
/*56529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*56538*/     0, // EndSwitchOpcode
/*56539*/   /*SwitchOpcode*/ 82, TARGET_VAL(ARMISD::WrapperJT),// ->56624
/*56542*/     OPC_RecordChild0, // #0 = $dst
/*56543*/     OPC_MoveChild, 0,
/*56545*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*56548*/     OPC_MoveParent,
/*56549*/     OPC_RecordChild1, // #1 = $id
/*56550*/     OPC_MoveChild, 1,
/*56552*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56555*/     OPC_MoveParent,
/*56556*/     OPC_Scope, 21, /*->56579*/ // 3 children in Scope
/*56558*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56560*/       OPC_EmitConvertToTarget, 1,
/*56562*/       OPC_EmitInteger, MVT::i32, 14, 
/*56565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*56579*/     /*Scope*/ 21, /*->56601*/
/*56580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56582*/       OPC_EmitConvertToTarget, 1,
/*56584*/       OPC_EmitInteger, MVT::i32, 14, 
/*56587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*56601*/     /*Scope*/ 21, /*->56623*/
/*56602*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56604*/       OPC_EmitConvertToTarget, 1,
/*56606*/       OPC_EmitInteger, MVT::i32, 14, 
/*56609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*56623*/     0, /*End of Scope*/
/*56624*/   /*SwitchOpcode*/ 34, TARGET_VAL(ARMISD::BR2_JT),// ->56661
/*56627*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*56628*/     OPC_RecordChild1, // #1 = $target
/*56629*/     OPC_CheckChild1Type, MVT::i32,
/*56631*/     OPC_RecordChild2, // #2 = $index
/*56632*/     OPC_RecordChild3, // #3 = $jt
/*56633*/     OPC_MoveChild, 3,
/*56635*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*56638*/     OPC_MoveParent,
/*56639*/     OPC_RecordChild4, // #4 = $id
/*56640*/     OPC_MoveChild, 4,
/*56642*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56645*/     OPC_MoveParent,
/*56646*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56648*/     OPC_EmitMergeInputChains1_0,
/*56649*/     OPC_EmitConvertToTarget, 4,
/*56651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*56661*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->56697
/*56664*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*56665*/     OPC_CaptureGlueInput,
/*56666*/     OPC_RecordChild1, // #1 = $dst
/*56667*/     OPC_RecordChild2, // #2 = $src
/*56668*/     OPC_RecordChild3, // #3 = $size
/*56669*/     OPC_MoveChild, 3,
/*56671*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56674*/     OPC_MoveParent,
/*56675*/     OPC_RecordChild4, // #4 = $alignment
/*56676*/     OPC_MoveChild, 4,
/*56678*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56681*/     OPC_MoveParent,
/*56682*/     OPC_EmitMergeInputChains1_0,
/*56683*/     OPC_EmitConvertToTarget, 3,
/*56685*/     OPC_EmitConvertToTarget, 4,
/*56687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*56697*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->56759
/*56700*/     OPC_RecordChild0, // #0 = $src
/*56701*/     OPC_RecordChild1, // #1 = $Rn
/*56702*/     OPC_RecordChild2, // #2 = $imm
/*56703*/     OPC_MoveChild, 2,
/*56705*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56708*/     OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*56710*/     OPC_MoveParent,
/*56711*/     OPC_Scope, 22, /*->56735*/ // 2 children in Scope
/*56713*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56715*/       OPC_EmitConvertToTarget, 2,
/*56717*/       OPC_EmitInteger, MVT::i32, 14, 
/*56720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*56735*/     /*Scope*/ 22, /*->56758*/
/*56736*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56738*/       OPC_EmitConvertToTarget, 2,
/*56740*/       OPC_EmitInteger, MVT::i32, 14, 
/*56743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*56758*/     0, /*End of Scope*/
/*56759*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->56932
/*56763*/     OPC_RecordChild0, // #0 = $lhs
/*56764*/     OPC_RecordChild1, // #1 = $rhs
/*56765*/     OPC_Scope, 9|128,1/*137*/, /*->56905*/ // 2 children in Scope
/*56768*/       OPC_MoveChild, 1,
/*56770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56773*/       OPC_Scope, 30, /*->56805*/ // 4 children in Scope
/*56775*/         OPC_CheckPredicate, 5, // Predicate_imm0_7
/*56777*/         OPC_MoveParent,
/*56778*/         OPC_CheckType, MVT::i32,
/*56780*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56782*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56785*/         OPC_EmitConvertToTarget, 1,
/*56787*/         OPC_EmitInteger, MVT::i32, 14, 
/*56790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*56805*/       /*Scope*/ 30, /*->56836*/
/*56806*/         OPC_CheckPredicate, 6, // Predicate_imm8_255
/*56808*/         OPC_MoveParent,
/*56809*/         OPC_CheckType, MVT::i32,
/*56811*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56813*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56816*/         OPC_EmitConvertToTarget, 1,
/*56818*/         OPC_EmitInteger, MVT::i32, 14, 
/*56821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*56836*/       /*Scope*/ 33, /*->56870*/
/*56837*/         OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*56839*/         OPC_MoveParent,
/*56840*/         OPC_CheckType, MVT::i32,
/*56842*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56844*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56847*/         OPC_EmitConvertToTarget, 1,
/*56849*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56852*/         OPC_EmitInteger, MVT::i32, 14, 
/*56855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*56870*/       /*Scope*/ 33, /*->56904*/
/*56871*/         OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*56873*/         OPC_MoveParent,
/*56874*/         OPC_CheckType, MVT::i32,
/*56876*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56878*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56881*/         OPC_EmitConvertToTarget, 1,
/*56883*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56886*/         OPC_EmitInteger, MVT::i32, 14, 
/*56889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*56904*/       0, /*End of Scope*/
/*56905*/     /*Scope*/ 25, /*->56931*/
/*56906*/       OPC_CheckType, MVT::i32,
/*56908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56910*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56913*/       OPC_EmitInteger, MVT::i32, 14, 
/*56916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*56931*/     0, /*End of Scope*/
/*56932*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->56994
/*56935*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*56936*/     OPC_CaptureGlueInput,
/*56937*/     OPC_RecordChild1, // #1 = $imm
/*56938*/     OPC_MoveChild, 1,
/*56940*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56943*/     OPC_Scope, 26, /*->56971*/ // 2 children in Scope
/*56945*/       OPC_CheckPredicate, 58, // Predicate_imm0_255
/*56947*/       OPC_CheckType, MVT::i32,
/*56949*/       OPC_MoveParent,
/*56950*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56952*/       OPC_EmitMergeInputChains1_0,
/*56953*/       OPC_EmitConvertToTarget, 1,
/*56955*/       OPC_EmitInteger, MVT::i32, 14, 
/*56958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*56971*/     /*Scope*/ 21, /*->56993*/
/*56972*/       OPC_MoveParent,
/*56973*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56975*/       OPC_EmitMergeInputChains1_0,
/*56976*/       OPC_EmitConvertToTarget, 1,
/*56978*/       OPC_EmitInteger, MVT::i32, 14, 
/*56981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*56993*/     0, /*End of Scope*/
/*56994*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->57041
/*56997*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*56998*/     OPC_RecordChild1, // #1 = $amt
/*56999*/     OPC_MoveChild, 1,
/*57001*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->57023
/*57005*/       OPC_MoveParent,
/*57006*/       OPC_EmitMergeInputChains1_0,
/*57007*/       OPC_EmitInteger, MVT::i32, 14, 
/*57010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57023*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->57040
/*57026*/       OPC_MoveParent,
/*57027*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57029*/       OPC_EmitMergeInputChains1_0,
/*57030*/       OPC_EmitConvertToTarget, 1,
/*57032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57040*/     0, // EndSwitchOpcode
/*57041*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->57167
/*57044*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57045*/     OPC_CaptureGlueInput,
/*57046*/     OPC_RecordChild1, // #1 = $func
/*57047*/     OPC_Scope, 80, /*->57129*/ // 2 children in Scope
/*57049*/       OPC_MoveChild, 1,
/*57051*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->57090
/*57055*/         OPC_MoveParent,
/*57056*/         OPC_Scope, 11, /*->57069*/ // 2 children in Scope
/*57058*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57060*/           OPC_EmitMergeInputChains1_0,
/*57061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57069*/         /*Scope*/ 19, /*->57089*/
/*57070*/           OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57072*/           OPC_EmitMergeInputChains1_0,
/*57073*/           OPC_EmitInteger, MVT::i32, 14, 
/*57076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*57089*/         0, /*End of Scope*/
/*57090*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->57128
/*57093*/         OPC_MoveParent,
/*57094*/         OPC_Scope, 11, /*->57107*/ // 2 children in Scope
/*57096*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57098*/           OPC_EmitMergeInputChains1_0,
/*57099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57107*/         /*Scope*/ 19, /*->57127*/
/*57108*/           OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57110*/           OPC_EmitMergeInputChains1_0,
/*57111*/           OPC_EmitInteger, MVT::i32, 14, 
/*57114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*57127*/         0, /*End of Scope*/
/*57128*/       0, // EndSwitchOpcode
/*57129*/     /*Scope*/ 36, /*->57166*/
/*57130*/       OPC_CheckChild1Type, MVT::i32,
/*57132*/       OPC_Scope, 11, /*->57145*/ // 2 children in Scope
/*57134*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57136*/         OPC_EmitMergeInputChains1_0,
/*57137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57145*/       /*Scope*/ 19, /*->57165*/
/*57146*/         OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57148*/         OPC_EmitMergeInputChains1_0,
/*57149*/         OPC_EmitInteger, MVT::i32, 14, 
/*57152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*57165*/       0, /*End of Scope*/
/*57166*/     0, /*End of Scope*/
/*57167*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->57223
/*57170*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57171*/     OPC_CaptureGlueInput,
/*57172*/     OPC_RecordChild1, // #1 = $func
/*57173*/     OPC_Scope, 25, /*->57200*/ // 2 children in Scope
/*57175*/       OPC_MoveChild, 1,
/*57177*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57180*/       OPC_MoveParent,
/*57181*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57183*/       OPC_EmitMergeInputChains1_0,
/*57184*/       OPC_EmitInteger, MVT::i32, 14, 
/*57187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57200*/     /*Scope*/ 21, /*->57222*/
/*57201*/       OPC_CheckChild1Type, MVT::i32,
/*57203*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57205*/       OPC_EmitMergeInputChains1_0,
/*57206*/       OPC_EmitInteger, MVT::i32, 14, 
/*57209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57222*/     0, /*End of Scope*/
/*57223*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->57307
/*57226*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57227*/     OPC_CaptureGlueInput,
/*57228*/     OPC_RecordChild1, // #1 = $func
/*57229*/     OPC_Scope, 34, /*->57265*/ // 2 children in Scope
/*57231*/       OPC_MoveChild, 1,
/*57233*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->57249
/*57237*/         OPC_MoveParent,
/*57238*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57240*/         OPC_EmitMergeInputChains1_0,
/*57241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57249*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->57264
/*57252*/         OPC_MoveParent,
/*57253*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57255*/         OPC_EmitMergeInputChains1_0,
/*57256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57264*/       0, // EndSwitchOpcode
/*57265*/     /*Scope*/ 40, /*->57306*/
/*57266*/       OPC_CheckChild1Type, MVT::i32,
/*57268*/       OPC_Scope, 11, /*->57281*/ // 3 children in Scope
/*57270*/         OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57272*/         OPC_EmitMergeInputChains1_0,
/*57273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57281*/       /*Scope*/ 11, /*->57293*/
/*57282*/         OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57284*/         OPC_EmitMergeInputChains1_0,
/*57285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57293*/       /*Scope*/ 11, /*->57305*/
/*57294*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57296*/         OPC_EmitMergeInputChains1_0,
/*57297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57305*/       0, /*End of Scope*/
/*57306*/     0, /*End of Scope*/
/*57307*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->57432
/*57310*/     OPC_RecordChild0, // #0 = $src
/*57311*/     OPC_MoveChild, 0,
/*57313*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->57366
/*57317*/       OPC_MoveParent,
/*57318*/       OPC_CheckType, MVT::i32,
/*57320*/       OPC_Scope, 10, /*->57332*/ // 4 children in Scope
/*57322*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57332*/       /*Scope*/ 10, /*->57343*/
/*57333*/         OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57343*/       /*Scope*/ 10, /*->57354*/
/*57344*/         OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57354*/       /*Scope*/ 10, /*->57365*/
/*57355*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57365*/       0, /*End of Scope*/
/*57366*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->57431
/*57369*/       OPC_MoveParent,
/*57370*/       OPC_CheckType, MVT::i32,
/*57372*/       OPC_Scope, 18, /*->57392*/ // 3 children in Scope
/*57374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57376*/         OPC_EmitInteger, MVT::i32, 14, 
/*57379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57392*/       /*Scope*/ 18, /*->57411*/
/*57393*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57395*/         OPC_EmitInteger, MVT::i32, 14, 
/*57398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57411*/       /*Scope*/ 18, /*->57430*/
/*57412*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57414*/         OPC_EmitInteger, MVT::i32, 14, 
/*57417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57430*/       0, /*End of Scope*/
/*57431*/     0, // EndSwitchOpcode
/*57432*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->57490
/*57435*/     OPC_RecordChild0, // #0 = $addr
/*57436*/     OPC_MoveChild, 0,
/*57438*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57441*/     OPC_MoveParent,
/*57442*/     OPC_CheckType, MVT::i32,
/*57444*/     OPC_Scope, 10, /*->57456*/ // 4 children in Scope
/*57446*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57456*/     /*Scope*/ 10, /*->57467*/
/*57457*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57467*/     /*Scope*/ 10, /*->57478*/
/*57468*/       OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57478*/     /*Scope*/ 10, /*->57489*/
/*57479*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57489*/     0, /*End of Scope*/
/*57490*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->57542
/*57493*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*57494*/     OPC_CaptureGlueInput,
/*57495*/     OPC_RecordChild1, // #1 = $dst
/*57496*/     OPC_Scope, 32, /*->57530*/ // 2 children in Scope
/*57498*/       OPC_MoveChild, 1,
/*57500*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57515
/*57504*/         OPC_CheckType, MVT::i32,
/*57506*/         OPC_MoveParent,
/*57507*/         OPC_EmitMergeInputChains1_0,
/*57508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57515*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57529
/*57518*/         OPC_CheckType, MVT::i32,
/*57520*/         OPC_MoveParent,
/*57521*/         OPC_EmitMergeInputChains1_0,
/*57522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57529*/       0, // EndSwitchOpcode
/*57530*/     /*Scope*/ 10, /*->57541*/
/*57531*/       OPC_CheckChild1Type, MVT::i32,
/*57533*/       OPC_EmitMergeInputChains1_0,
/*57534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57541*/     0, /*End of Scope*/
/*57542*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->57623
/*57545*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*57546*/     OPC_CaptureGlueInput,
/*57547*/     OPC_RecordChild1, // #1 = $func
/*57548*/     OPC_Scope, 50, /*->57600*/ // 2 children in Scope
/*57550*/       OPC_MoveChild, 1,
/*57552*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->57576
/*57556*/         OPC_MoveParent,
/*57557*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*57559*/         OPC_EmitMergeInputChains1_0,
/*57560*/         OPC_EmitInteger, MVT::i32, 14, 
/*57563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57576*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->57599
/*57579*/         OPC_MoveParent,
/*57580*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*57582*/         OPC_EmitMergeInputChains1_0,
/*57583*/         OPC_EmitInteger, MVT::i32, 14, 
/*57586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57599*/       0, // EndSwitchOpcode
/*57600*/     /*Scope*/ 21, /*->57622*/
/*57601*/       OPC_CheckChild1Type, MVT::i32,
/*57603*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57605*/       OPC_EmitMergeInputChains1_0,
/*57606*/       OPC_EmitInteger, MVT::i32, 14, 
/*57609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*57622*/     0, /*End of Scope*/
/*57623*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->57784
/*57627*/     OPC_RecordChild0, // #0 = $V
/*57628*/     OPC_Scope, 30, /*->57660*/ // 4 children in Scope
/*57630*/       OPC_CheckChild0Type, MVT::v8i8,
/*57632*/       OPC_RecordChild1, // #1 = $lane
/*57633*/       OPC_MoveChild, 1,
/*57635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57638*/       OPC_MoveParent,
/*57639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57641*/       OPC_EmitConvertToTarget, 1,
/*57643*/       OPC_EmitInteger, MVT::i32, 14, 
/*57646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57660*/     /*Scope*/ 30, /*->57691*/
/*57661*/       OPC_CheckChild0Type, MVT::v4i16,
/*57663*/       OPC_RecordChild1, // #1 = $lane
/*57664*/       OPC_MoveChild, 1,
/*57666*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57669*/       OPC_MoveParent,
/*57670*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57672*/       OPC_EmitConvertToTarget, 1,
/*57674*/       OPC_EmitInteger, MVT::i32, 14, 
/*57677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57691*/     /*Scope*/ 45, /*->57737*/
/*57692*/       OPC_CheckChild0Type, MVT::v16i8,
/*57694*/       OPC_RecordChild1, // #1 = $lane
/*57695*/       OPC_MoveChild, 1,
/*57697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57700*/       OPC_MoveParent,
/*57701*/       OPC_EmitConvertToTarget, 1,
/*57703*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57706*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57715*/       OPC_EmitConvertToTarget, 1,
/*57717*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57720*/       OPC_EmitInteger, MVT::i32, 14, 
/*57723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57737*/     /*Scope*/ 45, /*->57783*/
/*57738*/       OPC_CheckChild0Type, MVT::v8i16,
/*57740*/       OPC_RecordChild1, // #1 = $lane
/*57741*/       OPC_MoveChild, 1,
/*57743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57746*/       OPC_MoveParent,
/*57747*/       OPC_EmitConvertToTarget, 1,
/*57749*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57752*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57761*/       OPC_EmitConvertToTarget, 1,
/*57763*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57766*/       OPC_EmitInteger, MVT::i32, 14, 
/*57769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57783*/     0, /*End of Scope*/
/*57784*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->57945
/*57788*/     OPC_RecordChild0, // #0 = $V
/*57789*/     OPC_Scope, 30, /*->57821*/ // 4 children in Scope
/*57791*/       OPC_CheckChild0Type, MVT::v8i8,
/*57793*/       OPC_RecordChild1, // #1 = $lane
/*57794*/       OPC_MoveChild, 1,
/*57796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57799*/       OPC_MoveParent,
/*57800*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57802*/       OPC_EmitConvertToTarget, 1,
/*57804*/       OPC_EmitInteger, MVT::i32, 14, 
/*57807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57821*/     /*Scope*/ 30, /*->57852*/
/*57822*/       OPC_CheckChild0Type, MVT::v4i16,
/*57824*/       OPC_RecordChild1, // #1 = $lane
/*57825*/       OPC_MoveChild, 1,
/*57827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57830*/       OPC_MoveParent,
/*57831*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57833*/       OPC_EmitConvertToTarget, 1,
/*57835*/       OPC_EmitInteger, MVT::i32, 14, 
/*57838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57852*/     /*Scope*/ 45, /*->57898*/
/*57853*/       OPC_CheckChild0Type, MVT::v16i8,
/*57855*/       OPC_RecordChild1, // #1 = $lane
/*57856*/       OPC_MoveChild, 1,
/*57858*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57861*/       OPC_MoveParent,
/*57862*/       OPC_EmitConvertToTarget, 1,
/*57864*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57867*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57876*/       OPC_EmitConvertToTarget, 1,
/*57878*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57881*/       OPC_EmitInteger, MVT::i32, 14, 
/*57884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57898*/     /*Scope*/ 45, /*->57944*/
/*57899*/       OPC_CheckChild0Type, MVT::v8i16,
/*57901*/       OPC_RecordChild1, // #1 = $lane
/*57902*/       OPC_MoveChild, 1,
/*57904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57907*/       OPC_MoveParent,
/*57908*/       OPC_EmitConvertToTarget, 1,
/*57910*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57913*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57922*/       OPC_EmitConvertToTarget, 1,
/*57924*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57927*/       OPC_EmitInteger, MVT::i32, 14, 
/*57930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57944*/     0, /*End of Scope*/
/*57945*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58199
/*57949*/     OPC_RecordChild0, // #0 = $V
/*57950*/     OPC_Scope, 64, /*->58016*/ // 5 children in Scope
/*57952*/       OPC_CheckChild0Type, MVT::v2i32,
/*57954*/       OPC_RecordChild1, // #1 = $lane
/*57955*/       OPC_MoveChild, 1,
/*57957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57960*/       OPC_MoveParent,
/*57961*/       OPC_CheckType, MVT::i32,
/*57963*/       OPC_Scope, 21, /*->57986*/ // 2 children in Scope
/*57965*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57967*/         OPC_EmitConvertToTarget, 1,
/*57969*/         OPC_EmitInteger, MVT::i32, 14, 
/*57972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*57986*/       /*Scope*/ 28, /*->58015*/
/*57987*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57989*/         OPC_EmitConvertToTarget, 1,
/*57991*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*57994*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58003*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58006*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58015*/       0, /*End of Scope*/
/*58016*/     /*Scope*/ 81, /*->58098*/
/*58017*/       OPC_CheckChild0Type, MVT::v4i32,
/*58019*/       OPC_RecordChild1, // #1 = $lane
/*58020*/       OPC_MoveChild, 1,
/*58022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58025*/       OPC_MoveParent,
/*58026*/       OPC_CheckType, MVT::i32,
/*58028*/       OPC_Scope, 38, /*->58068*/ // 2 children in Scope
/*58030*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58032*/         OPC_EmitConvertToTarget, 1,
/*58034*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*58037*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58046*/         OPC_EmitConvertToTarget, 1,
/*58048*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*58051*/         OPC_EmitInteger, MVT::i32, 14, 
/*58054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58068*/       /*Scope*/ 28, /*->58097*/
/*58069*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58071*/         OPC_EmitConvertToTarget, 1,
/*58073*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58085*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58088*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58097*/       0, /*End of Scope*/
/*58098*/     /*Scope*/ 23, /*->58122*/
/*58099*/       OPC_RecordChild1, // #1 = $src2
/*58100*/       OPC_MoveChild, 1,
/*58102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58105*/       OPC_MoveParent,
/*58106*/       OPC_CheckType, MVT::f64,
/*58108*/       OPC_EmitConvertToTarget, 1,
/*58110*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*58113*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58122*/     /*Scope*/ 37, /*->58160*/
/*58123*/       OPC_CheckChild0Type, MVT::v2f32,
/*58125*/       OPC_RecordChild1, // #1 = $src2
/*58126*/       OPC_MoveChild, 1,
/*58128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58131*/       OPC_MoveParent,
/*58132*/       OPC_CheckType, MVT::f32,
/*58134*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58137*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58146*/       OPC_EmitConvertToTarget, 1,
/*58148*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*58151*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58160*/     /*Scope*/ 37, /*->58198*/
/*58161*/       OPC_CheckChild0Type, MVT::v4f32,
/*58163*/       OPC_RecordChild1, // #1 = $src2
/*58164*/       OPC_MoveChild, 1,
/*58166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58169*/       OPC_MoveParent,
/*58170*/       OPC_CheckType, MVT::f32,
/*58172*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58175*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58184*/       OPC_EmitConvertToTarget, 1,
/*58186*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*58189*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58198*/     0, /*End of Scope*/
/*58199*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->58529
/*58203*/     OPC_RecordNode, // #0 = $imm
/*58204*/     OPC_CheckType, MVT::i32,
/*58206*/     OPC_Scope, 26, /*->58234*/ // 11 children in Scope
/*58208*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*58210*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58212*/       OPC_EmitConvertToTarget, 0,
/*58214*/       OPC_EmitInteger, MVT::i32, 14, 
/*58217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*58234*/     /*Scope*/ 26, /*->58261*/
/*58235*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*58237*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58239*/       OPC_EmitConvertToTarget, 0,
/*58241*/       OPC_EmitInteger, MVT::i32, 14, 
/*58244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*58261*/     /*Scope*/ 22, /*->58284*/
/*58262*/       OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*58264*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58266*/       OPC_EmitConvertToTarget, 0,
/*58268*/       OPC_EmitInteger, MVT::i32, 14, 
/*58271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58284*/     /*Scope*/ 29, /*->58314*/
/*58285*/       OPC_CheckPredicate, 29, // Predicate_so_imm_not
/*58287*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58289*/       OPC_EmitConvertToTarget, 0,
/*58291*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*58294*/       OPC_EmitInteger, MVT::i32, 14, 
/*58297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*58314*/     /*Scope*/ 14, /*->58329*/
/*58315*/       OPC_CheckPredicate, 110, // Predicate_arm_i32imm
/*58317*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58319*/       OPC_EmitConvertToTarget, 0,
/*58321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*58329*/     /*Scope*/ 26, /*->58356*/
/*58330*/       OPC_CheckPredicate, 58, // Predicate_imm0_255
/*58332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58334*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58337*/       OPC_EmitConvertToTarget, 0,
/*58339*/       OPC_EmitInteger, MVT::i32, 14, 
/*58342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*58356*/     /*Scope*/ 22, /*->58379*/
/*58357*/       OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*58359*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58361*/       OPC_EmitConvertToTarget, 0,
/*58363*/       OPC_EmitInteger, MVT::i32, 14, 
/*58366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*58379*/     /*Scope*/ 29, /*->58409*/
/*58380*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*58382*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58384*/       OPC_EmitConvertToTarget, 0,
/*58386*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*58389*/       OPC_EmitInteger, MVT::i32, 14, 
/*58392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*58409*/     /*Scope*/ 55, /*->58465*/
/*58410*/       OPC_CheckPredicate, 111, // Predicate_thumb_immshifted
/*58412*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58414*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58417*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58420*/       OPC_EmitConvertToTarget, 0,
/*58422*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*58425*/       OPC_EmitInteger, MVT::i32, 14, 
/*58428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58431*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58442*/       OPC_EmitConvertToTarget, 0,
/*58444*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*58447*/       OPC_EmitInteger, MVT::i32, 14, 
/*58450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*58465*/     /*Scope*/ 49, /*->58515*/
/*58466*/       OPC_CheckPredicate, 112, // Predicate_imm0_255_comp
/*58468*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58470*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58473*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58476*/       OPC_EmitConvertToTarget, 0,
/*58478*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*58481*/       OPC_EmitInteger, MVT::i32, 14, 
/*58484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58487*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58498*/       OPC_EmitInteger, MVT::i32, 14, 
/*58501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*58515*/     /*Scope*/ 12, /*->58528*/
/*58516*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58518*/       OPC_EmitConvertToTarget, 0,
/*58520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*58528*/     0, /*End of Scope*/
/*58529*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->58565
/*58532*/     OPC_RecordNode, // #0 = 'trap' chained node
/*58533*/     OPC_Scope, 9, /*->58544*/ // 3 children in Scope
/*58535*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*58537*/       OPC_EmitMergeInputChains1_0,
/*58538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*58544*/     /*Scope*/ 9, /*->58554*/
/*58545*/       OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*58547*/       OPC_EmitMergeInputChains1_0,
/*58548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*58554*/     /*Scope*/ 9, /*->58564*/
/*58555*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*58557*/       OPC_EmitMergeInputChains1_0,
/*58558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*58564*/     0, /*End of Scope*/
/*58565*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->58626
/*58568*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*58569*/     OPC_CaptureGlueInput,
/*58570*/     OPC_Scope, 17, /*->58589*/ // 3 children in Scope
/*58572*/       OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58574*/       OPC_EmitMergeInputChains1_0,
/*58575*/       OPC_EmitInteger, MVT::i32, 14, 
/*58578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*58589*/     /*Scope*/ 17, /*->58607*/
/*58590*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58592*/       OPC_EmitMergeInputChains1_0,
/*58593*/       OPC_EmitInteger, MVT::i32, 14, 
/*58596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*58607*/     /*Scope*/ 17, /*->58625*/
/*58608*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*58610*/       OPC_EmitMergeInputChains1_0,
/*58611*/       OPC_EmitInteger, MVT::i32, 14, 
/*58614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*58625*/     0, /*End of Scope*/
/*58626*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->58676
/*58629*/     OPC_RecordNode, // #0 = 'brind' chained node
/*58630*/     OPC_RecordChild1, // #1 = $dst
/*58631*/     OPC_CheckChild1Type, MVT::i32,
/*58633*/     OPC_Scope, 10, /*->58645*/ // 3 children in Scope
/*58635*/       OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58637*/       OPC_EmitMergeInputChains1_0,
/*58638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*58645*/     /*Scope*/ 10, /*->58656*/
/*58646*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58648*/       OPC_EmitMergeInputChains1_0,
/*58649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*58656*/     /*Scope*/ 18, /*->58675*/
/*58657*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*58659*/       OPC_EmitMergeInputChains1_0,
/*58660*/       OPC_EmitInteger, MVT::i32, 14, 
/*58663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*58675*/     0, /*End of Scope*/
/*58676*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->58738
/*58679*/     OPC_RecordNode, // #0 = 'br' chained node
/*58680*/     OPC_RecordChild1, // #1 = $target
/*58681*/     OPC_MoveChild, 1,
/*58683*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*58686*/     OPC_MoveParent,
/*58687*/     OPC_Scope, 10, /*->58699*/ // 3 children in Scope
/*58689*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58691*/       OPC_EmitMergeInputChains1_0,
/*58692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*58699*/     /*Scope*/ 18, /*->58718*/
/*58700*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58702*/       OPC_EmitMergeInputChains1_0,
/*58703*/       OPC_EmitInteger, MVT::i32, 14, 
/*58706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*58718*/     /*Scope*/ 18, /*->58737*/
/*58719*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58721*/       OPC_EmitMergeInputChains1_0,
/*58722*/       OPC_EmitInteger, MVT::i32, 14, 
/*58725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*58737*/     0, /*End of Scope*/
/*58738*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->58781
/*58741*/     OPC_CaptureGlueInput,
/*58742*/     OPC_RecordChild0, // #0 = $Rm
/*58743*/     OPC_CheckType, MVT::i32,
/*58745*/     OPC_Scope, 10, /*->58757*/ // 2 children in Scope
/*58747*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*58757*/     /*Scope*/ 22, /*->58780*/
/*58758*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58760*/       OPC_EmitInteger, MVT::i32, 14, 
/*58763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*58780*/     0, /*End of Scope*/
/*58781*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->58821
/*58784*/     OPC_RecordChild0, // #0 = $src
/*58785*/     OPC_CheckType, MVT::i32,
/*58787*/     OPC_Scope, 11, /*->58800*/ // 2 children in Scope
/*58789*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*58800*/     /*Scope*/ 19, /*->58820*/
/*58801*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58803*/       OPC_EmitInteger, MVT::i32, 14, 
/*58806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*58820*/     0, /*End of Scope*/
/*58821*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->58861
/*58824*/     OPC_RecordChild0, // #0 = $src
/*58825*/     OPC_CheckType, MVT::i32,
/*58827*/     OPC_Scope, 11, /*->58840*/ // 2 children in Scope
/*58829*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*58840*/     /*Scope*/ 19, /*->58860*/
/*58841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58843*/       OPC_EmitInteger, MVT::i32, 14, 
/*58846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*58860*/     0, /*End of Scope*/
/*58861*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->58910
/*58864*/     OPC_RecordChild0, // #0 = $Rn
/*58865*/     OPC_RecordChild1, // #1 = $Rm
/*58866*/     OPC_CheckType, MVT::i32,
/*58868*/     OPC_Scope, 19, /*->58889*/ // 2 children in Scope
/*58870*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58872*/       OPC_EmitInteger, MVT::i32, 14, 
/*58875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58889*/     /*Scope*/ 19, /*->58909*/
/*58890*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*58892*/       OPC_EmitInteger, MVT::i32, 14, 
/*58895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58909*/     0, /*End of Scope*/
/*58910*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->58959
/*58913*/     OPC_RecordChild0, // #0 = $Rn
/*58914*/     OPC_RecordChild1, // #1 = $Rm
/*58915*/     OPC_CheckType, MVT::i32,
/*58917*/     OPC_Scope, 19, /*->58938*/ // 2 children in Scope
/*58919*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*58921*/       OPC_EmitInteger, MVT::i32, 14, 
/*58924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58938*/     /*Scope*/ 19, /*->58958*/
/*58939*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58941*/       OPC_EmitInteger, MVT::i32, 14, 
/*58944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58958*/     0, /*End of Scope*/
/*58959*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->59008
/*58962*/     OPC_RecordChild0, // #0 = $Rn
/*58963*/     OPC_RecordChild1, // #1 = $Rm
/*58964*/     OPC_CheckType, MVT::i32,
/*58966*/     OPC_Scope, 19, /*->58987*/ // 2 children in Scope
/*58968*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*58970*/       OPC_EmitInteger, MVT::i32, 14, 
/*58973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58987*/     /*Scope*/ 19, /*->59007*/
/*58988*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58990*/       OPC_EmitInteger, MVT::i32, 14, 
/*58993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59007*/     0, /*End of Scope*/
/*59008*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->59177
/*59012*/     OPC_RecordChild0, // #0 = $Rm
/*59013*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->59056
/*59016*/       OPC_Scope, 18, /*->59036*/ // 2 children in Scope
/*59018*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*59020*/         OPC_EmitInteger, MVT::i32, 14, 
/*59023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*59036*/       /*Scope*/ 18, /*->59055*/
/*59037*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59039*/         OPC_EmitInteger, MVT::i32, 14, 
/*59042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*59055*/       0, /*End of Scope*/
/*59056*/     /*SwitchType*/ 18, MVT::v8i8,// ->59076
/*59058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59060*/       OPC_EmitInteger, MVT::i32, 14, 
/*59063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*59076*/     /*SwitchType*/ 18, MVT::v4i16,// ->59096
/*59078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59080*/       OPC_EmitInteger, MVT::i32, 14, 
/*59083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*59096*/     /*SwitchType*/ 18, MVT::v2i32,// ->59116
/*59098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59100*/       OPC_EmitInteger, MVT::i32, 14, 
/*59103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*59116*/     /*SwitchType*/ 18, MVT::v16i8,// ->59136
/*59118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59120*/       OPC_EmitInteger, MVT::i32, 14, 
/*59123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*59136*/     /*SwitchType*/ 18, MVT::v8i16,// ->59156
/*59138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59140*/       OPC_EmitInteger, MVT::i32, 14, 
/*59143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*59156*/     /*SwitchType*/ 18, MVT::v4i32,// ->59176
/*59158*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59160*/       OPC_EmitInteger, MVT::i32, 14, 
/*59163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*59176*/     0, // EndSwitchType
/*59177*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->59223
/*59180*/     OPC_RecordChild0, // #0 = $Rm
/*59181*/     OPC_CheckType, MVT::i32,
/*59183*/     OPC_Scope, 18, /*->59203*/ // 2 children in Scope
/*59185*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*59187*/       OPC_EmitInteger, MVT::i32, 14, 
/*59190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*59203*/     /*Scope*/ 18, /*->59222*/
/*59204*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59206*/       OPC_EmitInteger, MVT::i32, 14, 
/*59209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*59222*/     0, /*End of Scope*/
/*59223*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->59288
/*59226*/     OPC_RecordChild0, // #0 = $Rm
/*59227*/     OPC_CheckType, MVT::i32,
/*59229*/     OPC_Scope, 18, /*->59249*/ // 3 children in Scope
/*59231*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59233*/       OPC_EmitInteger, MVT::i32, 14, 
/*59236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*59249*/     /*Scope*/ 18, /*->59268*/
/*59250*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*59252*/       OPC_EmitInteger, MVT::i32, 14, 
/*59255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*59268*/     /*Scope*/ 18, /*->59287*/
/*59269*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59271*/       OPC_EmitInteger, MVT::i32, 14, 
/*59274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*59287*/     0, /*End of Scope*/
/*59288*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->59315
/*59291*/     OPC_CheckType, MVT::i32,
/*59293*/     OPC_Scope, 9, /*->59304*/ // 2 children in Scope
/*59295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*59304*/     /*Scope*/ 9, /*->59314*/
/*59305*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*59307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*59314*/     0, /*End of Scope*/
/*59315*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->59353
/*59318*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*59319*/     OPC_RecordChild1, // #1 = $src
/*59320*/     OPC_CheckChild1Type, MVT::i32,
/*59322*/     OPC_RecordChild2, // #2 = $scratch
/*59323*/     OPC_CheckChild2Type, MVT::i32,
/*59325*/     OPC_Scope, 12, /*->59339*/ // 2 children in Scope
/*59327*/       OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*59329*/       OPC_EmitMergeInputChains1_0,
/*59330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59339*/     /*Scope*/ 12, /*->59352*/
/*59340*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*59342*/       OPC_EmitMergeInputChains1_0,
/*59343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59352*/     0, /*End of Scope*/
/*59353*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->59398
/*59356*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*59357*/     OPC_RecordChild1, // #1 = $zero
/*59358*/     OPC_CheckChild1Type, MVT::i32,
/*59360*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59362*/     OPC_EmitMergeInputChains1_0,
/*59363*/     OPC_EmitInteger, MVT::i32, 15, 
/*59366*/     OPC_EmitInteger, MVT::i32, 0, 
/*59369*/     OPC_EmitInteger, MVT::i32, 7, 
/*59372*/     OPC_EmitInteger, MVT::i32, 10, 
/*59375*/     OPC_EmitInteger, MVT::i32, 5, 
/*59378*/     OPC_EmitInteger, MVT::i32, 14, 
/*59381*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*59398*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->59429
/*59401*/     OPC_CaptureGlueInput,
/*59402*/     OPC_RecordChild0, // #0 = $Rn
/*59403*/     OPC_RecordChild1, // #1 = $Rm
/*59404*/     OPC_CheckType, MVT::i32,
/*59406*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59408*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59411*/     OPC_EmitInteger, MVT::i32, 14, 
/*59414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59429*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->59460
/*59432*/     OPC_CaptureGlueInput,
/*59433*/     OPC_RecordChild0, // #0 = $Rn
/*59434*/     OPC_RecordChild1, // #1 = $Rm
/*59435*/     OPC_CheckType, MVT::i32,
/*59437*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59439*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59442*/     OPC_EmitInteger, MVT::i32, 14, 
/*59445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59460*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->59490
/*59463*/     OPC_RecordChild0, // #0 = $lhs
/*59464*/     OPC_RecordChild1, // #1 = $rhs
/*59465*/     OPC_CheckType, MVT::i32,
/*59467*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59469*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59472*/     OPC_EmitInteger, MVT::i32, 14, 
/*59475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*59490*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->59540
/*59493*/     OPC_RecordChild0, // #0 = $Dd
/*59494*/     OPC_Scope, 21, /*->59517*/ // 2 children in Scope
/*59496*/       OPC_CheckChild0Type, MVT::f64,
/*59498*/       OPC_RecordChild1, // #1 = $Dm
/*59499*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59501*/       OPC_EmitInteger, MVT::i32, 14, 
/*59504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*59517*/     /*Scope*/ 21, /*->59539*/
/*59518*/       OPC_CheckChild0Type, MVT::f32,
/*59520*/       OPC_RecordChild1, // #1 = $Sm
/*59521*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59523*/       OPC_EmitInteger, MVT::i32, 14, 
/*59526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*59539*/     0, /*End of Scope*/
/*59540*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->59586
/*59543*/     OPC_RecordChild0, // #0 = $Dd
/*59544*/     OPC_Scope, 19, /*->59565*/ // 2 children in Scope
/*59546*/       OPC_CheckChild0Type, MVT::f64,
/*59548*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59550*/       OPC_EmitInteger, MVT::i32, 14, 
/*59553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*59565*/     /*Scope*/ 19, /*->59585*/
/*59566*/       OPC_CheckChild0Type, MVT::f32,
/*59568*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59570*/       OPC_EmitInteger, MVT::i32, 14, 
/*59573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*59585*/     0, /*End of Scope*/
/*59586*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->61326
/*59590*/     OPC_Scope, 23, /*->59615*/ // 3 children in Scope
/*59592*/       OPC_RecordChild0, // #0 = $Sn
/*59593*/       OPC_CheckChild0Type, MVT::f32,
/*59595*/       OPC_CheckType, MVT::i32,
/*59597*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59599*/       OPC_EmitInteger, MVT::i32, 14, 
/*59602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*59615*/     /*Scope*/ 34, /*->59650*/
/*59616*/       OPC_MoveChild, 0,
/*59618*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*59621*/       OPC_RecordChild0, // #0 = $src
/*59622*/       OPC_CheckChild0Type, MVT::v2i32,
/*59624*/       OPC_RecordChild1, // #1 = $lane
/*59625*/       OPC_MoveChild, 1,
/*59627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59630*/       OPC_MoveParent,
/*59631*/       OPC_CheckType, MVT::i32,
/*59633*/       OPC_MoveParent,
/*59634*/       OPC_CheckType, MVT::f32,
/*59636*/       OPC_EmitConvertToTarget, 1,
/*59638*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59641*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*59650*/     /*Scope*/ 9|128,13/*1673*/, /*->61325*/
/*59652*/       OPC_RecordChild0, // #0 = $src
/*59653*/       OPC_Scope, 125, /*->59780*/ // 13 children in Scope
/*59655*/         OPC_CheckChild0Type, MVT::v1i64,
/*59657*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->59663
/*59660*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*59663*/         /*SwitchType*/ 27, MVT::v2i32,// ->59692
/*59665*/           OPC_Scope, 5, /*->59672*/ // 2 children in Scope
/*59667*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59669*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*59672*/           /*Scope*/ 18, /*->59691*/
/*59673*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59675*/             OPC_EmitInteger, MVT::i32, 14, 
/*59678*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59681*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*59691*/           0, /*End of Scope*/
/*59692*/         /*SwitchType*/ 27, MVT::v4i16,// ->59721
/*59694*/           OPC_Scope, 5, /*->59701*/ // 2 children in Scope
/*59696*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59698*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59701*/           /*Scope*/ 18, /*->59720*/
/*59702*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59704*/             OPC_EmitInteger, MVT::i32, 14, 
/*59707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*59720*/           0, /*End of Scope*/
/*59721*/         /*SwitchType*/ 27, MVT::v8i8,// ->59750
/*59723*/           OPC_Scope, 5, /*->59730*/ // 2 children in Scope
/*59725*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59727*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59730*/           /*Scope*/ 18, /*->59749*/
/*59731*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59733*/             OPC_EmitInteger, MVT::i32, 14, 
/*59736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*59749*/           0, /*End of Scope*/
/*59750*/         /*SwitchType*/ 27, MVT::v2f32,// ->59779
/*59752*/           OPC_Scope, 5, /*->59759*/ // 2 children in Scope
/*59754*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59756*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*59759*/           /*Scope*/ 18, /*->59778*/
/*59760*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59762*/             OPC_EmitInteger, MVT::i32, 14, 
/*59765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*59778*/           0, /*End of Scope*/
/*59779*/         0, // EndSwitchType
/*59780*/       /*Scope*/ 125, /*->59906*/
/*59781*/         OPC_CheckChild0Type, MVT::v2i32,
/*59783*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->59813
/*59786*/           OPC_Scope, 5, /*->59793*/ // 2 children in Scope
/*59788*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59790*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*59793*/           /*Scope*/ 18, /*->59812*/
/*59794*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59796*/             OPC_EmitInteger, MVT::i32, 14, 
/*59799*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59802*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*59812*/           0, /*End of Scope*/
/*59813*/         /*SwitchType*/ 27, MVT::v1i64,// ->59842
/*59815*/           OPC_Scope, 5, /*->59822*/ // 2 children in Scope
/*59817*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59819*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*59822*/           /*Scope*/ 18, /*->59841*/
/*59823*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59825*/             OPC_EmitInteger, MVT::i32, 14, 
/*59828*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59831*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*59841*/           0, /*End of Scope*/
/*59842*/         /*SwitchType*/ 27, MVT::v4i16,// ->59871
/*59844*/           OPC_Scope, 5, /*->59851*/ // 2 children in Scope
/*59846*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59848*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59851*/           /*Scope*/ 18, /*->59870*/
/*59852*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59854*/             OPC_EmitInteger, MVT::i32, 14, 
/*59857*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59860*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*59870*/           0, /*End of Scope*/
/*59871*/         /*SwitchType*/ 27, MVT::v8i8,// ->59900
/*59873*/           OPC_Scope, 5, /*->59880*/ // 2 children in Scope
/*59875*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59877*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59880*/           /*Scope*/ 18, /*->59899*/
/*59881*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59883*/             OPC_EmitInteger, MVT::i32, 14, 
/*59886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*59899*/           0, /*End of Scope*/
/*59900*/         /*SwitchType*/ 3, MVT::v2f32,// ->59905
/*59902*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*59905*/         0, // EndSwitchType
/*59906*/       /*Scope*/ 21|128,1/*149*/, /*->60057*/
/*59908*/         OPC_CheckChild0Type, MVT::v4i16,
/*59910*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->59940
/*59913*/           OPC_Scope, 5, /*->59920*/ // 2 children in Scope
/*59915*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59917*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*59920*/           /*Scope*/ 18, /*->59939*/
/*59921*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59923*/             OPC_EmitInteger, MVT::i32, 14, 
/*59926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59929*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*59939*/           0, /*End of Scope*/
/*59940*/         /*SwitchType*/ 27, MVT::v1i64,// ->59969
/*59942*/           OPC_Scope, 5, /*->59949*/ // 2 children in Scope
/*59944*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59946*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*59949*/           /*Scope*/ 18, /*->59968*/
/*59950*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59952*/             OPC_EmitInteger, MVT::i32, 14, 
/*59955*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59958*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*59968*/           0, /*End of Scope*/
/*59969*/         /*SwitchType*/ 27, MVT::v2i32,// ->59998
/*59971*/           OPC_Scope, 5, /*->59978*/ // 2 children in Scope
/*59973*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59975*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*59978*/           /*Scope*/ 18, /*->59997*/
/*59979*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59981*/             OPC_EmitInteger, MVT::i32, 14, 
/*59984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59987*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*59997*/           0, /*End of Scope*/
/*59998*/         /*SwitchType*/ 27, MVT::v8i8,// ->60027
/*60000*/           OPC_Scope, 5, /*->60007*/ // 2 children in Scope
/*60002*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60004*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60007*/           /*Scope*/ 18, /*->60026*/
/*60008*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60010*/             OPC_EmitInteger, MVT::i32, 14, 
/*60013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*60026*/           0, /*End of Scope*/
/*60027*/         /*SwitchType*/ 27, MVT::v2f32,// ->60056
/*60029*/           OPC_Scope, 5, /*->60036*/ // 2 children in Scope
/*60031*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60033*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60036*/           /*Scope*/ 18, /*->60055*/
/*60037*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60039*/             OPC_EmitInteger, MVT::i32, 14, 
/*60042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60045*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*60055*/           0, /*End of Scope*/
/*60056*/         0, // EndSwitchType
/*60057*/       /*Scope*/ 21|128,1/*149*/, /*->60208*/
/*60059*/         OPC_CheckChild0Type, MVT::v8i8,
/*60061*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60091
/*60064*/           OPC_Scope, 5, /*->60071*/ // 2 children in Scope
/*60066*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60068*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60071*/           /*Scope*/ 18, /*->60090*/
/*60072*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60074*/             OPC_EmitInteger, MVT::i32, 14, 
/*60077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*60090*/           0, /*End of Scope*/
/*60091*/         /*SwitchType*/ 27, MVT::v1i64,// ->60120
/*60093*/           OPC_Scope, 5, /*->60100*/ // 2 children in Scope
/*60095*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60097*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60100*/           /*Scope*/ 18, /*->60119*/
/*60101*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60103*/             OPC_EmitInteger, MVT::i32, 14, 
/*60106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60109*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*60119*/           0, /*End of Scope*/
/*60120*/         /*SwitchType*/ 27, MVT::v2i32,// ->60149
/*60122*/           OPC_Scope, 5, /*->60129*/ // 2 children in Scope
/*60124*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60126*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60129*/           /*Scope*/ 18, /*->60148*/
/*60130*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60132*/             OPC_EmitInteger, MVT::i32, 14, 
/*60135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60138*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*60148*/           0, /*End of Scope*/
/*60149*/         /*SwitchType*/ 27, MVT::v4i16,// ->60178
/*60151*/           OPC_Scope, 5, /*->60158*/ // 2 children in Scope
/*60153*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60155*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60158*/           /*Scope*/ 18, /*->60177*/
/*60159*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60161*/             OPC_EmitInteger, MVT::i32, 14, 
/*60164*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60167*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*60177*/           0, /*End of Scope*/
/*60178*/         /*SwitchType*/ 27, MVT::v2f32,// ->60207
/*60180*/           OPC_Scope, 5, /*->60187*/ // 2 children in Scope
/*60182*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60184*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60187*/           /*Scope*/ 18, /*->60206*/
/*60188*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60190*/             OPC_EmitInteger, MVT::i32, 14, 
/*60193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60196*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*60206*/           0, /*End of Scope*/
/*60207*/         0, // EndSwitchType
/*60208*/       /*Scope*/ 125, /*->60334*/
/*60209*/         OPC_CheckChild0Type, MVT::v2f32,
/*60211*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60241
/*60214*/           OPC_Scope, 5, /*->60221*/ // 2 children in Scope
/*60216*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60218*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60221*/           /*Scope*/ 18, /*->60240*/
/*60222*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60224*/             OPC_EmitInteger, MVT::i32, 14, 
/*60227*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60230*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*60240*/           0, /*End of Scope*/
/*60241*/         /*SwitchType*/ 27, MVT::v1i64,// ->60270
/*60243*/           OPC_Scope, 5, /*->60250*/ // 2 children in Scope
/*60245*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60247*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60250*/           /*Scope*/ 18, /*->60269*/
/*60251*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60253*/             OPC_EmitInteger, MVT::i32, 14, 
/*60256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60259*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*60269*/           0, /*End of Scope*/
/*60270*/         /*SwitchType*/ 3, MVT::v2i32,// ->60275
/*60272*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*60275*/         /*SwitchType*/ 27, MVT::v4i16,// ->60304
/*60277*/           OPC_Scope, 5, /*->60284*/ // 2 children in Scope
/*60279*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60281*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60284*/           /*Scope*/ 18, /*->60303*/
/*60285*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60287*/             OPC_EmitInteger, MVT::i32, 14, 
/*60290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60293*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*60303*/           0, /*End of Scope*/
/*60304*/         /*SwitchType*/ 27, MVT::v8i8,// ->60333
/*60306*/           OPC_Scope, 5, /*->60313*/ // 2 children in Scope
/*60308*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60310*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60313*/           /*Scope*/ 18, /*->60332*/
/*60314*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60316*/             OPC_EmitInteger, MVT::i32, 14, 
/*60319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*60332*/           0, /*End of Scope*/
/*60333*/         0, // EndSwitchType
/*60334*/       /*Scope*/ 57, /*->60392*/
/*60335*/         OPC_CheckChild0Type, MVT::i32,
/*60337*/         OPC_CheckType, MVT::f32,
/*60339*/         OPC_Scope, 18, /*->60359*/ // 2 children in Scope
/*60341*/           OPC_CheckPatternPredicate, 59, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*60343*/           OPC_EmitInteger, MVT::i32, 14, 
/*60346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60349*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*60359*/         /*Scope*/ 31, /*->60391*/
/*60360*/           OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*60362*/           OPC_EmitInteger, MVT::i32, 14, 
/*60365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60368*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*60379*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60382*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*60391*/         0, /*End of Scope*/
/*60392*/       /*Scope*/ 125, /*->60518*/
/*60393*/         OPC_CheckChild0Type, MVT::f64,
/*60395*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->60401
/*60398*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*60401*/         /*SwitchType*/ 27, MVT::v2i32,// ->60430
/*60403*/           OPC_Scope, 5, /*->60410*/ // 2 children in Scope
/*60405*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60407*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60410*/           /*Scope*/ 18, /*->60429*/
/*60411*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60413*/             OPC_EmitInteger, MVT::i32, 14, 
/*60416*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60419*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*60429*/           0, /*End of Scope*/
/*60430*/         /*SwitchType*/ 27, MVT::v4i16,// ->60459
/*60432*/           OPC_Scope, 5, /*->60439*/ // 2 children in Scope
/*60434*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60436*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60439*/           /*Scope*/ 18, /*->60458*/
/*60440*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60442*/             OPC_EmitInteger, MVT::i32, 14, 
/*60445*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60448*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*60458*/           0, /*End of Scope*/
/*60459*/         /*SwitchType*/ 27, MVT::v8i8,// ->60488
/*60461*/           OPC_Scope, 5, /*->60468*/ // 2 children in Scope
/*60463*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60465*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60468*/           /*Scope*/ 18, /*->60487*/
/*60469*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60471*/             OPC_EmitInteger, MVT::i32, 14, 
/*60474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60477*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*60487*/           0, /*End of Scope*/
/*60488*/         /*SwitchType*/ 27, MVT::v2f32,// ->60517
/*60490*/           OPC_Scope, 5, /*->60497*/ // 2 children in Scope
/*60492*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60494*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60497*/           /*Scope*/ 18, /*->60516*/
/*60498*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60500*/             OPC_EmitInteger, MVT::i32, 14, 
/*60503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60506*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*60516*/           0, /*End of Scope*/
/*60517*/         0, // EndSwitchType
/*60518*/       /*Scope*/ 125, /*->60644*/
/*60519*/         OPC_CheckChild0Type, MVT::v4i32,
/*60521*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->60551
/*60524*/           OPC_Scope, 5, /*->60531*/ // 2 children in Scope
/*60526*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60528*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*60531*/           /*Scope*/ 18, /*->60550*/
/*60532*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60534*/             OPC_EmitInteger, MVT::i32, 14, 
/*60537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60540*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*60550*/           0, /*End of Scope*/
/*60551*/         /*SwitchType*/ 27, MVT::v8i16,// ->60580
/*60553*/           OPC_Scope, 5, /*->60560*/ // 2 children in Scope
/*60555*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60557*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60560*/           /*Scope*/ 18, /*->60579*/
/*60561*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60563*/             OPC_EmitInteger, MVT::i32, 14, 
/*60566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*60579*/           0, /*End of Scope*/
/*60580*/         /*SwitchType*/ 27, MVT::v16i8,// ->60609
/*60582*/           OPC_Scope, 5, /*->60589*/ // 2 children in Scope
/*60584*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60586*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60589*/           /*Scope*/ 18, /*->60608*/
/*60590*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60592*/             OPC_EmitInteger, MVT::i32, 14, 
/*60595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*60608*/           0, /*End of Scope*/
/*60609*/         /*SwitchType*/ 3, MVT::v4f32,// ->60614
/*60611*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*60614*/         /*SwitchType*/ 27, MVT::v2f64,// ->60643
/*60616*/           OPC_Scope, 5, /*->60623*/ // 2 children in Scope
/*60618*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60620*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*60623*/           /*Scope*/ 18, /*->60642*/
/*60624*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60626*/             OPC_EmitInteger, MVT::i32, 14, 
/*60629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*60642*/           0, /*End of Scope*/
/*60643*/         0, // EndSwitchType
/*60644*/       /*Scope*/ 21|128,1/*149*/, /*->60795*/
/*60646*/         OPC_CheckChild0Type, MVT::v8i16,
/*60648*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->60678
/*60651*/           OPC_Scope, 5, /*->60658*/ // 2 children in Scope
/*60653*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60655*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*60658*/           /*Scope*/ 18, /*->60677*/
/*60659*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60661*/             OPC_EmitInteger, MVT::i32, 14, 
/*60664*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60667*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*60677*/           0, /*End of Scope*/
/*60678*/         /*SwitchType*/ 27, MVT::v4i32,// ->60707
/*60680*/           OPC_Scope, 5, /*->60687*/ // 2 children in Scope
/*60682*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60684*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*60687*/           /*Scope*/ 18, /*->60706*/
/*60688*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60690*/             OPC_EmitInteger, MVT::i32, 14, 
/*60693*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60696*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*60706*/           0, /*End of Scope*/
/*60707*/         /*SwitchType*/ 27, MVT::v16i8,// ->60736
/*60709*/           OPC_Scope, 5, /*->60716*/ // 2 children in Scope
/*60711*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60713*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60716*/           /*Scope*/ 18, /*->60735*/
/*60717*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60719*/             OPC_EmitInteger, MVT::i32, 14, 
/*60722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60725*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*60735*/           0, /*End of Scope*/
/*60736*/         /*SwitchType*/ 27, MVT::v4f32,// ->60765
/*60738*/           OPC_Scope, 5, /*->60745*/ // 2 children in Scope
/*60740*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60742*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*60745*/           /*Scope*/ 18, /*->60764*/
/*60746*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60748*/             OPC_EmitInteger, MVT::i32, 14, 
/*60751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60754*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*60764*/           0, /*End of Scope*/
/*60765*/         /*SwitchType*/ 27, MVT::v2f64,// ->60794
/*60767*/           OPC_Scope, 5, /*->60774*/ // 2 children in Scope
/*60769*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60771*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*60774*/           /*Scope*/ 18, /*->60793*/
/*60775*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60777*/             OPC_EmitInteger, MVT::i32, 14, 
/*60780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*60793*/           0, /*End of Scope*/
/*60794*/         0, // EndSwitchType
/*60795*/       /*Scope*/ 21|128,1/*149*/, /*->60946*/
/*60797*/         OPC_CheckChild0Type, MVT::v16i8,
/*60799*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->60829
/*60802*/           OPC_Scope, 5, /*->60809*/ // 2 children in Scope
/*60804*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60806*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*60809*/           /*Scope*/ 18, /*->60828*/
/*60810*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60812*/             OPC_EmitInteger, MVT::i32, 14, 
/*60815*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60818*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*60828*/           0, /*End of Scope*/
/*60829*/         /*SwitchType*/ 27, MVT::v4i32,// ->60858
/*60831*/           OPC_Scope, 5, /*->60838*/ // 2 children in Scope
/*60833*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60835*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*60838*/           /*Scope*/ 18, /*->60857*/
/*60839*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60841*/             OPC_EmitInteger, MVT::i32, 14, 
/*60844*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60847*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*60857*/           0, /*End of Scope*/
/*60858*/         /*SwitchType*/ 27, MVT::v8i16,// ->60887
/*60860*/           OPC_Scope, 5, /*->60867*/ // 2 children in Scope
/*60862*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60864*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60867*/           /*Scope*/ 18, /*->60886*/
/*60868*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60870*/             OPC_EmitInteger, MVT::i32, 14, 
/*60873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*60886*/           0, /*End of Scope*/
/*60887*/         /*SwitchType*/ 27, MVT::v4f32,// ->60916
/*60889*/           OPC_Scope, 5, /*->60896*/ // 2 children in Scope
/*60891*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60893*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*60896*/           /*Scope*/ 18, /*->60915*/
/*60897*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60899*/             OPC_EmitInteger, MVT::i32, 14, 
/*60902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60905*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*60915*/           0, /*End of Scope*/
/*60916*/         /*SwitchType*/ 27, MVT::v2f64,// ->60945
/*60918*/           OPC_Scope, 5, /*->60925*/ // 2 children in Scope
/*60920*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60922*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*60925*/           /*Scope*/ 18, /*->60944*/
/*60926*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60928*/             OPC_EmitInteger, MVT::i32, 14, 
/*60931*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60934*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*60944*/           0, /*End of Scope*/
/*60945*/         0, // EndSwitchType
/*60946*/       /*Scope*/ 125, /*->61072*/
/*60947*/         OPC_CheckChild0Type, MVT::v2f64,
/*60949*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->60955
/*60952*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*60955*/         /*SwitchType*/ 27, MVT::v4i32,// ->60984
/*60957*/           OPC_Scope, 5, /*->60964*/ // 2 children in Scope
/*60959*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60961*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*60964*/           /*Scope*/ 18, /*->60983*/
/*60965*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60967*/             OPC_EmitInteger, MVT::i32, 14, 
/*60970*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60973*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*60983*/           0, /*End of Scope*/
/*60984*/         /*SwitchType*/ 27, MVT::v8i16,// ->61013
/*60986*/           OPC_Scope, 5, /*->60993*/ // 2 children in Scope
/*60988*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60990*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60993*/           /*Scope*/ 18, /*->61012*/
/*60994*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60996*/             OPC_EmitInteger, MVT::i32, 14, 
/*60999*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61002*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*61012*/           0, /*End of Scope*/
/*61013*/         /*SwitchType*/ 27, MVT::v16i8,// ->61042
/*61015*/           OPC_Scope, 5, /*->61022*/ // 2 children in Scope
/*61017*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61019*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61022*/           /*Scope*/ 18, /*->61041*/
/*61023*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61025*/             OPC_EmitInteger, MVT::i32, 14, 
/*61028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61031*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*61041*/           0, /*End of Scope*/
/*61042*/         /*SwitchType*/ 27, MVT::v4f32,// ->61071
/*61044*/           OPC_Scope, 5, /*->61051*/ // 2 children in Scope
/*61046*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61048*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61051*/           /*Scope*/ 18, /*->61070*/
/*61052*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61054*/             OPC_EmitInteger, MVT::i32, 14, 
/*61057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61060*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*61070*/           0, /*End of Scope*/
/*61071*/         0, // EndSwitchType
/*61072*/       /*Scope*/ 125, /*->61198*/
/*61073*/         OPC_CheckChild0Type, MVT::v4f32,
/*61075*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61105
/*61078*/           OPC_Scope, 5, /*->61085*/ // 2 children in Scope
/*61080*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61082*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61085*/           /*Scope*/ 18, /*->61104*/
/*61086*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61088*/             OPC_EmitInteger, MVT::i32, 14, 
/*61091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61094*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*61104*/           0, /*End of Scope*/
/*61105*/         /*SwitchType*/ 3, MVT::v4i32,// ->61110
/*61107*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*61110*/         /*SwitchType*/ 27, MVT::v8i16,// ->61139
/*61112*/           OPC_Scope, 5, /*->61119*/ // 2 children in Scope
/*61114*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61116*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61119*/           /*Scope*/ 18, /*->61138*/
/*61120*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61122*/             OPC_EmitInteger, MVT::i32, 14, 
/*61125*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61128*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*61138*/           0, /*End of Scope*/
/*61139*/         /*SwitchType*/ 27, MVT::v16i8,// ->61168
/*61141*/           OPC_Scope, 5, /*->61148*/ // 2 children in Scope
/*61143*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61145*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61148*/           /*Scope*/ 18, /*->61167*/
/*61149*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61151*/             OPC_EmitInteger, MVT::i32, 14, 
/*61154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61157*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*61167*/           0, /*End of Scope*/
/*61168*/         /*SwitchType*/ 27, MVT::v2f64,// ->61197
/*61170*/           OPC_Scope, 5, /*->61177*/ // 2 children in Scope
/*61172*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61174*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61177*/           /*Scope*/ 18, /*->61196*/
/*61178*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61180*/             OPC_EmitInteger, MVT::i32, 14, 
/*61183*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61186*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*61196*/           0, /*End of Scope*/
/*61197*/         0, // EndSwitchType
/*61198*/       /*Scope*/ 125, /*->61324*/
/*61199*/         OPC_CheckChild0Type, MVT::v2i64,
/*61201*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->61231
/*61204*/           OPC_Scope, 5, /*->61211*/ // 2 children in Scope
/*61206*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61208*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61211*/           /*Scope*/ 18, /*->61230*/
/*61212*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61214*/             OPC_EmitInteger, MVT::i32, 14, 
/*61217*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61220*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*61230*/           0, /*End of Scope*/
/*61231*/         /*SwitchType*/ 27, MVT::v8i16,// ->61260
/*61233*/           OPC_Scope, 5, /*->61240*/ // 2 children in Scope
/*61235*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61237*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61240*/           /*Scope*/ 18, /*->61259*/
/*61241*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61243*/             OPC_EmitInteger, MVT::i32, 14, 
/*61246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*61259*/           0, /*End of Scope*/
/*61260*/         /*SwitchType*/ 27, MVT::v16i8,// ->61289
/*61262*/           OPC_Scope, 5, /*->61269*/ // 2 children in Scope
/*61264*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61266*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61269*/           /*Scope*/ 18, /*->61288*/
/*61270*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61272*/             OPC_EmitInteger, MVT::i32, 14, 
/*61275*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61278*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*61288*/           0, /*End of Scope*/
/*61289*/         /*SwitchType*/ 27, MVT::v4f32,// ->61318
/*61291*/           OPC_Scope, 5, /*->61298*/ // 2 children in Scope
/*61293*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61295*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61298*/           /*Scope*/ 18, /*->61317*/
/*61299*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61301*/             OPC_EmitInteger, MVT::i32, 14, 
/*61304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*61317*/           0, /*End of Scope*/
/*61318*/         /*SwitchType*/ 3, MVT::v2f64,// ->61323
/*61320*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*61323*/         0, // EndSwitchType
/*61324*/       0, /*End of Scope*/
/*61325*/     0, /*End of Scope*/
/*61326*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->61347
/*61329*/     OPC_CaptureGlueInput,
/*61330*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*61332*/     OPC_EmitInteger, MVT::i32, 14, 
/*61335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*61347*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->61417
/*61350*/     OPC_RecordChild0, // #0 = $a
/*61351*/     OPC_CheckType, MVT::i32,
/*61353*/     OPC_Scope, 30, /*->61385*/ // 2 children in Scope
/*61355*/       OPC_CheckChild0Type, MVT::f32,
/*61357*/       OPC_EmitInteger, MVT::i32, 14, 
/*61360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61363*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61373*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61376*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*61385*/     /*Scope*/ 30, /*->61416*/
/*61386*/       OPC_CheckChild0Type, MVT::f64,
/*61388*/       OPC_EmitInteger, MVT::i32, 14, 
/*61391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61394*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61404*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61407*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*61416*/     0, /*End of Scope*/
/*61417*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->61429
/*61420*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*61421*/     OPC_EmitMergeInputChains1_0,
/*61422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*61429*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->61508
/*61432*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*61433*/     OPC_RecordChild1, // #1 = $src
/*61434*/     OPC_CheckChild1Type, MVT::i32,
/*61436*/     OPC_RecordChild2, // #2 = $val
/*61437*/     OPC_CheckChild2Type, MVT::i32,
/*61439*/     OPC_CheckType, MVT::i32,
/*61441*/     OPC_Scope, 12, /*->61455*/ // 5 children in Scope
/*61443*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*61445*/       OPC_EmitMergeInputChains1_0,
/*61446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*61455*/     /*Scope*/ 12, /*->61468*/
/*61456*/       OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*61458*/       OPC_EmitMergeInputChains1_0,
/*61459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*61468*/     /*Scope*/ 12, /*->61481*/
/*61469*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61471*/       OPC_EmitMergeInputChains1_0,
/*61472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61481*/     /*Scope*/ 12, /*->61494*/
/*61482*/       OPC_CheckPatternPredicate, 63, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*61484*/       OPC_EmitMergeInputChains1_0,
/*61485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61494*/     /*Scope*/ 12, /*->61507*/
/*61495*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*61497*/       OPC_EmitMergeInputChains1_0,
/*61498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61507*/     0, /*End of Scope*/
/*61508*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->63682
/*61512*/     OPC_Scope, 113, /*->61627*/ // 16 children in Scope
/*61514*/       OPC_MoveChild, 0,
/*61516*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61519*/       OPC_MoveChild, 0,
/*61521*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61524*/       OPC_RecordChild0, // #0 = $Dn
/*61525*/       OPC_RecordChild1, // #1 = $Dm
/*61526*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61528*/       OPC_MoveParent,
/*61529*/       OPC_MoveParent,
/*61530*/       OPC_RecordChild1, // #2 = $Ddin
/*61531*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61533*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->61580
/*61536*/         OPC_Scope, 20, /*->61558*/ // 2 children in Scope
/*61538*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61540*/           OPC_EmitInteger, MVT::i32, 14, 
/*61543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61558*/         /*Scope*/ 20, /*->61579*/
/*61559*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61561*/           OPC_EmitInteger, MVT::i32, 14, 
/*61564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61567*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61579*/         0, /*End of Scope*/
/*61580*/       /*SwitchType*/ 44, MVT::f32,// ->61626
/*61582*/         OPC_Scope, 20, /*->61604*/ // 2 children in Scope
/*61584*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61586*/           OPC_EmitInteger, MVT::i32, 14, 
/*61589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61604*/         /*Scope*/ 20, /*->61625*/
/*61605*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61607*/           OPC_EmitInteger, MVT::i32, 14, 
/*61610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61625*/         0, /*End of Scope*/
/*61626*/       0, // EndSwitchType
/*61627*/     /*Scope*/ 113, /*->61741*/
/*61628*/       OPC_RecordChild0, // #0 = $Ddin
/*61629*/       OPC_MoveChild, 1,
/*61631*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61634*/       OPC_MoveChild, 0,
/*61636*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61639*/       OPC_RecordChild0, // #1 = $Dn
/*61640*/       OPC_RecordChild1, // #2 = $Dm
/*61641*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61643*/       OPC_MoveParent,
/*61644*/       OPC_MoveParent,
/*61645*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61647*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->61694
/*61650*/         OPC_Scope, 20, /*->61672*/ // 2 children in Scope
/*61652*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61654*/           OPC_EmitInteger, MVT::i32, 14, 
/*61657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61660*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61672*/         /*Scope*/ 20, /*->61693*/
/*61673*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61675*/           OPC_EmitInteger, MVT::i32, 14, 
/*61678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61693*/         0, /*End of Scope*/
/*61694*/       /*SwitchType*/ 44, MVT::f32,// ->61740
/*61696*/         OPC_Scope, 20, /*->61718*/ // 2 children in Scope
/*61698*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61700*/           OPC_EmitInteger, MVT::i32, 14, 
/*61703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61718*/         /*Scope*/ 20, /*->61739*/
/*61719*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61721*/           OPC_EmitInteger, MVT::i32, 14, 
/*61724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61739*/         0, /*End of Scope*/
/*61740*/       0, // EndSwitchType
/*61741*/     /*Scope*/ 59, /*->61801*/
/*61742*/       OPC_MoveChild, 0,
/*61744*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61747*/       OPC_RecordChild0, // #0 = $Dn
/*61748*/       OPC_RecordChild1, // #1 = $Dm
/*61749*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61751*/       OPC_MoveParent,
/*61752*/       OPC_RecordChild1, // #2 = $Ddin
/*61753*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61755*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->61778
/*61758*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61760*/         OPC_EmitInteger, MVT::i32, 14, 
/*61763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61778*/       /*SwitchType*/ 20, MVT::f32,// ->61800
/*61780*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61782*/         OPC_EmitInteger, MVT::i32, 14, 
/*61785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61800*/       0, // EndSwitchType
/*61801*/     /*Scope*/ 59, /*->61861*/
/*61802*/       OPC_RecordChild0, // #0 = $dstin
/*61803*/       OPC_MoveChild, 1,
/*61805*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61808*/       OPC_RecordChild0, // #1 = $a
/*61809*/       OPC_RecordChild1, // #2 = $b
/*61810*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61812*/       OPC_MoveParent,
/*61813*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61815*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->61838
/*61818*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61820*/         OPC_EmitInteger, MVT::i32, 14, 
/*61823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*61838*/       /*SwitchType*/ 20, MVT::f32,// ->61860
/*61840*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61842*/         OPC_EmitInteger, MVT::i32, 14, 
/*61845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*61860*/       0, // EndSwitchType
/*61861*/     /*Scope*/ 59, /*->61921*/
/*61862*/       OPC_MoveChild, 0,
/*61864*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61867*/       OPC_RecordChild0, // #0 = $Dn
/*61868*/       OPC_RecordChild1, // #1 = $Dm
/*61869*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61871*/       OPC_MoveParent,
/*61872*/       OPC_RecordChild1, // #2 = $Ddin
/*61873*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61875*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->61898
/*61878*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61880*/         OPC_EmitInteger, MVT::i32, 14, 
/*61883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61898*/       /*SwitchType*/ 20, MVT::f32,// ->61920
/*61900*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61902*/         OPC_EmitInteger, MVT::i32, 14, 
/*61905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61920*/       0, // EndSwitchType
/*61921*/     /*Scope*/ 97|128,2/*353*/, /*->62276*/
/*61923*/       OPC_RecordChild0, // #0 = $dstin
/*61924*/       OPC_MoveChild, 1,
/*61926*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61929*/       OPC_RecordChild0, // #1 = $a
/*61930*/       OPC_RecordChild1, // #2 = $b
/*61931*/       OPC_Scope, 51, /*->61984*/ // 2 children in Scope
/*61933*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*61935*/         OPC_MoveParent,
/*61936*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*61938*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->61961
/*61941*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61943*/           OPC_EmitInteger, MVT::i32, 14, 
/*61946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*61961*/         /*SwitchType*/ 20, MVT::f32,// ->61983
/*61963*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61965*/           OPC_EmitInteger, MVT::i32, 14, 
/*61968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61971*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*61983*/         0, // EndSwitchType
/*61984*/       /*Scope*/ 33|128,2/*289*/, /*->62275*/
/*61986*/         OPC_MoveParent,
/*61987*/         OPC_CheckType, MVT::f32,
/*61989*/         OPC_Scope, 12|128,1/*140*/, /*->62132*/ // 2 children in Scope
/*61992*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61994*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62001*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62004*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62013*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62016*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62026*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62033*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62036*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62045*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62048*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62058*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62065*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62068*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62077*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62080*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62090*/           OPC_EmitInteger, MVT::i32, 14, 
/*62093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62096*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62108*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62111*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62120*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62123*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62132*/         /*Scope*/ 12|128,1/*140*/, /*->62274*/
/*62134*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62136*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62143*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62146*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62155*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62158*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62168*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62175*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62178*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62187*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62190*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62200*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62207*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62210*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62219*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62222*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62232*/           OPC_EmitInteger, MVT::i32, 14, 
/*62235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62238*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62250*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62253*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62262*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62265*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62274*/         0, /*End of Scope*/
/*62275*/       0, /*End of Scope*/
/*62276*/     /*Scope*/ 41|128,2/*297*/, /*->62575*/
/*62278*/       OPC_MoveChild, 0,
/*62280*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62283*/       OPC_RecordChild0, // #0 = $a
/*62284*/       OPC_RecordChild1, // #1 = $b
/*62285*/       OPC_MoveParent,
/*62286*/       OPC_RecordChild1, // #2 = $acc
/*62287*/       OPC_CheckType, MVT::f32,
/*62289*/       OPC_Scope, 12|128,1/*140*/, /*->62432*/ // 2 children in Scope
/*62292*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62294*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62301*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62304*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62313*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62316*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*62326*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62333*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62336*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62345*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62348*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*62358*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62365*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62368*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62377*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62380*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*62390*/         OPC_EmitInteger, MVT::i32, 14, 
/*62393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62396*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62408*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62411*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62420*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62423*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62432*/       /*Scope*/ 12|128,1/*140*/, /*->62574*/
/*62434*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62436*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62443*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62446*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62455*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62458*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*62468*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62475*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62478*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62487*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62490*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*62500*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62507*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62510*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62519*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62522*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*62532*/         OPC_EmitInteger, MVT::i32, 14, 
/*62535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62538*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62550*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62562*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62565*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62574*/       0, /*End of Scope*/
/*62575*/     /*Scope*/ 38|128,2/*294*/, /*->62871*/
/*62577*/       OPC_RecordChild0, // #0 = $Dn
/*62578*/       OPC_Scope, 29|128,1/*157*/, /*->62738*/ // 2 children in Scope
/*62581*/         OPC_RecordChild1, // #1 = $Dm
/*62582*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->62604
/*62585*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62587*/           OPC_EmitInteger, MVT::i32, 14, 
/*62590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*62604*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->62737
/*62607*/           OPC_Scope, 19, /*->62628*/ // 2 children in Scope
/*62609*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62611*/             OPC_EmitInteger, MVT::i32, 14, 
/*62614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*62628*/           /*Scope*/ 107, /*->62736*/
/*62629*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62631*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*62638*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62641*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*62650*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62653*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*62663*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*62670*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62673*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*62682*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62685*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*62695*/             OPC_EmitInteger, MVT::i32, 14, 
/*62698*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62701*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*62712*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62715*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*62724*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62727*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62736*/           0, /*End of Scope*/
/*62737*/         0, // EndSwitchType
/*62738*/       /*Scope*/ 2|128,1/*130*/, /*->62870*/
/*62740*/         OPC_MoveChild, 1,
/*62742*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62745*/         OPC_Scope, 74, /*->62821*/ // 2 children in Scope
/*62747*/           OPC_RecordChild0, // #1 = $Vn
/*62748*/           OPC_MoveChild, 1,
/*62750*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62753*/           OPC_RecordChild0, // #2 = $Vm
/*62754*/           OPC_CheckChild0Type, MVT::v2f32,
/*62756*/           OPC_RecordChild1, // #3 = $lane
/*62757*/           OPC_MoveChild, 1,
/*62759*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62762*/           OPC_MoveParent,
/*62763*/           OPC_MoveParent,
/*62764*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*62766*/           OPC_MoveParent,
/*62767*/           OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*62769*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->62795
/*62772*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62774*/             OPC_EmitConvertToTarget, 3,
/*62776*/             OPC_EmitInteger, MVT::i32, 14, 
/*62779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62782*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62795*/           /*SwitchType*/ 23, MVT::v4f32,// ->62820
/*62797*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62799*/             OPC_EmitConvertToTarget, 3,
/*62801*/             OPC_EmitInteger, MVT::i32, 14, 
/*62804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62807*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62820*/           0, // EndSwitchType
/*62821*/         /*Scope*/ 47, /*->62869*/
/*62822*/           OPC_MoveChild, 0,
/*62824*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62827*/           OPC_RecordChild0, // #1 = $Vm
/*62828*/           OPC_CheckChild0Type, MVT::v2f32,
/*62830*/           OPC_RecordChild1, // #2 = $lane
/*62831*/           OPC_MoveChild, 1,
/*62833*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62836*/           OPC_MoveParent,
/*62837*/           OPC_MoveParent,
/*62838*/           OPC_RecordChild1, // #3 = $Vn
/*62839*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*62841*/           OPC_MoveParent,
/*62842*/           OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*62844*/           OPC_CheckType, MVT::v2f32,
/*62846*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62848*/           OPC_EmitConvertToTarget, 2,
/*62850*/           OPC_EmitInteger, MVT::i32, 14, 
/*62853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62856*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62869*/         0, /*End of Scope*/
/*62870*/       0, /*End of Scope*/
/*62871*/     /*Scope*/ 105, /*->62977*/
/*62872*/       OPC_MoveChild, 0,
/*62874*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62877*/       OPC_Scope, 48, /*->62927*/ // 2 children in Scope
/*62879*/         OPC_RecordChild0, // #0 = $Vn
/*62880*/         OPC_MoveChild, 1,
/*62882*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62885*/         OPC_RecordChild0, // #1 = $Vm
/*62886*/         OPC_CheckChild0Type, MVT::v2f32,
/*62888*/         OPC_RecordChild1, // #2 = $lane
/*62889*/         OPC_MoveChild, 1,
/*62891*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62894*/         OPC_MoveParent,
/*62895*/         OPC_MoveParent,
/*62896*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*62898*/         OPC_MoveParent,
/*62899*/         OPC_RecordChild1, // #3 = $src1
/*62900*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*62902*/         OPC_CheckType, MVT::v2f32,
/*62904*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62906*/         OPC_EmitConvertToTarget, 2,
/*62908*/         OPC_EmitInteger, MVT::i32, 14, 
/*62911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62927*/       /*Scope*/ 48, /*->62976*/
/*62928*/         OPC_MoveChild, 0,
/*62930*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62933*/         OPC_RecordChild0, // #0 = $Vm
/*62934*/         OPC_CheckChild0Type, MVT::v2f32,
/*62936*/         OPC_RecordChild1, // #1 = $lane
/*62937*/         OPC_MoveChild, 1,
/*62939*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62942*/         OPC_MoveParent,
/*62943*/         OPC_MoveParent,
/*62944*/         OPC_RecordChild1, // #2 = $Vn
/*62945*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*62947*/         OPC_MoveParent,
/*62948*/         OPC_RecordChild1, // #3 = $src1
/*62949*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*62951*/         OPC_CheckType, MVT::v2f32,
/*62953*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62955*/         OPC_EmitConvertToTarget, 1,
/*62957*/         OPC_EmitInteger, MVT::i32, 14, 
/*62960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62976*/       0, /*End of Scope*/
/*62977*/     /*Scope*/ 53, /*->63031*/
/*62978*/       OPC_RecordChild0, // #0 = $src1
/*62979*/       OPC_MoveChild, 1,
/*62981*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62984*/       OPC_MoveChild, 0,
/*62986*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62989*/       OPC_RecordChild0, // #1 = $Vm
/*62990*/       OPC_CheckChild0Type, MVT::v2f32,
/*62992*/       OPC_RecordChild1, // #2 = $lane
/*62993*/       OPC_MoveChild, 1,
/*62995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62998*/       OPC_MoveParent,
/*62999*/       OPC_MoveParent,
/*63000*/       OPC_RecordChild1, // #3 = $Vn
/*63001*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63003*/       OPC_MoveParent,
/*63004*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63006*/       OPC_CheckType, MVT::v4f32,
/*63008*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63010*/       OPC_EmitConvertToTarget, 2,
/*63012*/       OPC_EmitInteger, MVT::i32, 14, 
/*63015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63031*/     /*Scope*/ 105, /*->63137*/
/*63032*/       OPC_MoveChild, 0,
/*63034*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63037*/       OPC_Scope, 48, /*->63087*/ // 2 children in Scope
/*63039*/         OPC_RecordChild0, // #0 = $Vn
/*63040*/         OPC_MoveChild, 1,
/*63042*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63045*/         OPC_RecordChild0, // #1 = $Vm
/*63046*/         OPC_CheckChild0Type, MVT::v2f32,
/*63048*/         OPC_RecordChild1, // #2 = $lane
/*63049*/         OPC_MoveChild, 1,
/*63051*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63054*/         OPC_MoveParent,
/*63055*/         OPC_MoveParent,
/*63056*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63058*/         OPC_MoveParent,
/*63059*/         OPC_RecordChild1, // #3 = $src1
/*63060*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63062*/         OPC_CheckType, MVT::v4f32,
/*63064*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63066*/         OPC_EmitConvertToTarget, 2,
/*63068*/         OPC_EmitInteger, MVT::i32, 14, 
/*63071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63087*/       /*Scope*/ 48, /*->63136*/
/*63088*/         OPC_MoveChild, 0,
/*63090*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63093*/         OPC_RecordChild0, // #0 = $Vm
/*63094*/         OPC_CheckChild0Type, MVT::v2f32,
/*63096*/         OPC_RecordChild1, // #1 = $lane
/*63097*/         OPC_MoveChild, 1,
/*63099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63102*/         OPC_MoveParent,
/*63103*/         OPC_MoveParent,
/*63104*/         OPC_RecordChild1, // #2 = $Vn
/*63105*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63107*/         OPC_MoveParent,
/*63108*/         OPC_RecordChild1, // #3 = $src1
/*63109*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63111*/         OPC_CheckType, MVT::v4f32,
/*63113*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63115*/         OPC_EmitConvertToTarget, 1,
/*63117*/         OPC_EmitInteger, MVT::i32, 14, 
/*63120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63136*/       0, /*End of Scope*/
/*63137*/     /*Scope*/ 10|128,1/*138*/, /*->63277*/
/*63139*/       OPC_RecordChild0, // #0 = $src1
/*63140*/       OPC_MoveChild, 1,
/*63142*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63145*/       OPC_Scope, 64, /*->63211*/ // 2 children in Scope
/*63147*/         OPC_RecordChild0, // #1 = $src2
/*63148*/         OPC_MoveChild, 1,
/*63150*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63153*/         OPC_RecordChild0, // #2 = $src3
/*63154*/         OPC_CheckChild0Type, MVT::v4f32,
/*63156*/         OPC_RecordChild1, // #3 = $lane
/*63157*/         OPC_MoveChild, 1,
/*63159*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63162*/         OPC_MoveParent,
/*63163*/         OPC_MoveParent,
/*63164*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63166*/         OPC_MoveParent,
/*63167*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63169*/         OPC_CheckType, MVT::v4f32,
/*63171*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63173*/         OPC_EmitConvertToTarget, 3,
/*63175*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63178*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*63187*/         OPC_EmitConvertToTarget, 3,
/*63189*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63192*/         OPC_EmitInteger, MVT::i32, 14, 
/*63195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63211*/       /*Scope*/ 64, /*->63276*/
/*63212*/         OPC_MoveChild, 0,
/*63214*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63217*/         OPC_RecordChild0, // #1 = $src3
/*63218*/         OPC_CheckChild0Type, MVT::v4f32,
/*63220*/         OPC_RecordChild1, // #2 = $lane
/*63221*/         OPC_MoveChild, 1,
/*63223*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63226*/         OPC_MoveParent,
/*63227*/         OPC_MoveParent,
/*63228*/         OPC_RecordChild1, // #3 = $src2
/*63229*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63231*/         OPC_MoveParent,
/*63232*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63234*/         OPC_CheckType, MVT::v4f32,
/*63236*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63238*/         OPC_EmitConvertToTarget, 2,
/*63240*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63243*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63252*/         OPC_EmitConvertToTarget, 2,
/*63254*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63257*/         OPC_EmitInteger, MVT::i32, 14, 
/*63260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63276*/       0, /*End of Scope*/
/*63277*/     /*Scope*/ 11|128,1/*139*/, /*->63418*/
/*63279*/       OPC_MoveChild, 0,
/*63281*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63284*/       OPC_Scope, 65, /*->63351*/ // 2 children in Scope
/*63286*/         OPC_RecordChild0, // #0 = $src2
/*63287*/         OPC_MoveChild, 1,
/*63289*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63292*/         OPC_RecordChild0, // #1 = $src3
/*63293*/         OPC_CheckChild0Type, MVT::v4f32,
/*63295*/         OPC_RecordChild1, // #2 = $lane
/*63296*/         OPC_MoveChild, 1,
/*63298*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63301*/         OPC_MoveParent,
/*63302*/         OPC_MoveParent,
/*63303*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63305*/         OPC_MoveParent,
/*63306*/         OPC_RecordChild1, // #3 = $src1
/*63307*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63309*/         OPC_CheckType, MVT::v4f32,
/*63311*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63313*/         OPC_EmitConvertToTarget, 2,
/*63315*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63318*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63327*/         OPC_EmitConvertToTarget, 2,
/*63329*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63332*/         OPC_EmitInteger, MVT::i32, 14, 
/*63335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63351*/       /*Scope*/ 65, /*->63417*/
/*63352*/         OPC_MoveChild, 0,
/*63354*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63357*/         OPC_RecordChild0, // #0 = $src3
/*63358*/         OPC_CheckChild0Type, MVT::v4f32,
/*63360*/         OPC_RecordChild1, // #1 = $lane
/*63361*/         OPC_MoveChild, 1,
/*63363*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63366*/         OPC_MoveParent,
/*63367*/         OPC_MoveParent,
/*63368*/         OPC_RecordChild1, // #2 = $src2
/*63369*/         OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63371*/         OPC_MoveParent,
/*63372*/         OPC_RecordChild1, // #3 = $src1
/*63373*/         OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63375*/         OPC_CheckType, MVT::v4f32,
/*63377*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63379*/         OPC_EmitConvertToTarget, 1,
/*63381*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63384*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*63393*/         OPC_EmitConvertToTarget, 1,
/*63395*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63398*/         OPC_EmitInteger, MVT::i32, 14, 
/*63401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63417*/       0, /*End of Scope*/
/*63418*/     /*Scope*/ 107, /*->63526*/
/*63419*/       OPC_RecordChild0, // #0 = $src1
/*63420*/       OPC_MoveChild, 1,
/*63422*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63425*/       OPC_RecordChild0, // #1 = $Vn
/*63426*/       OPC_RecordChild1, // #2 = $Vm
/*63427*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63429*/       OPC_MoveParent,
/*63430*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63432*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63479
/*63435*/         OPC_Scope, 20, /*->63457*/ // 2 children in Scope
/*63437*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63439*/           OPC_EmitInteger, MVT::i32, 14, 
/*63442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63457*/         /*Scope*/ 20, /*->63478*/
/*63458*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63460*/           OPC_EmitInteger, MVT::i32, 14, 
/*63463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63478*/         0, /*End of Scope*/
/*63479*/       /*SwitchType*/ 44, MVT::v4f32,// ->63525
/*63481*/         OPC_Scope, 20, /*->63503*/ // 2 children in Scope
/*63483*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63485*/           OPC_EmitInteger, MVT::i32, 14, 
/*63488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63503*/         /*Scope*/ 20, /*->63524*/
/*63504*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63506*/           OPC_EmitInteger, MVT::i32, 14, 
/*63509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63524*/         0, /*End of Scope*/
/*63525*/       0, // EndSwitchType
/*63526*/     /*Scope*/ 107, /*->63634*/
/*63527*/       OPC_MoveChild, 0,
/*63529*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63532*/       OPC_RecordChild0, // #0 = $Vn
/*63533*/       OPC_RecordChild1, // #1 = $Vm
/*63534*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63536*/       OPC_MoveParent,
/*63537*/       OPC_RecordChild1, // #2 = $src1
/*63538*/       OPC_CheckPredicate, 114, // Predicate_fadd_mlx
/*63540*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63587
/*63543*/         OPC_Scope, 20, /*->63565*/ // 2 children in Scope
/*63545*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63547*/           OPC_EmitInteger, MVT::i32, 14, 
/*63550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63553*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63565*/         /*Scope*/ 20, /*->63586*/
/*63566*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63568*/           OPC_EmitInteger, MVT::i32, 14, 
/*63571*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63574*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63586*/         0, /*End of Scope*/
/*63587*/       /*SwitchType*/ 44, MVT::v4f32,// ->63633
/*63589*/         OPC_Scope, 20, /*->63611*/ // 2 children in Scope
/*63591*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63593*/           OPC_EmitInteger, MVT::i32, 14, 
/*63596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63599*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63611*/         /*Scope*/ 20, /*->63632*/
/*63612*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63614*/           OPC_EmitInteger, MVT::i32, 14, 
/*63617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63620*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63632*/         0, /*End of Scope*/
/*63633*/       0, // EndSwitchType
/*63634*/     /*Scope*/ 46, /*->63681*/
/*63635*/       OPC_RecordChild0, // #0 = $Vn
/*63636*/       OPC_RecordChild1, // #1 = $Vm
/*63637*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->63659
/*63640*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63642*/         OPC_EmitInteger, MVT::i32, 14, 
/*63645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63659*/       /*SwitchType*/ 19, MVT::v4f32,// ->63680
/*63661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63663*/         OPC_EmitInteger, MVT::i32, 14, 
/*63666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63680*/       0, // EndSwitchType
/*63681*/     0, /*End of Scope*/
/*63682*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->64941
/*63686*/     OPC_Scope, 113, /*->63801*/ // 6 children in Scope
/*63688*/       OPC_MoveChild, 0,
/*63690*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63693*/       OPC_MoveChild, 0,
/*63695*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63698*/       OPC_RecordChild0, // #0 = $Dn
/*63699*/       OPC_RecordChild1, // #1 = $Dm
/*63700*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63702*/       OPC_MoveParent,
/*63703*/       OPC_MoveParent,
/*63704*/       OPC_RecordChild1, // #2 = $Ddin
/*63705*/       OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*63707*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->63754
/*63710*/         OPC_Scope, 20, /*->63732*/ // 2 children in Scope
/*63712*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63714*/           OPC_EmitInteger, MVT::i32, 14, 
/*63717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63732*/         /*Scope*/ 20, /*->63753*/
/*63733*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63735*/           OPC_EmitInteger, MVT::i32, 14, 
/*63738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63753*/         0, /*End of Scope*/
/*63754*/       /*SwitchType*/ 44, MVT::f32,// ->63800
/*63756*/         OPC_Scope, 20, /*->63778*/ // 2 children in Scope
/*63758*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63760*/           OPC_EmitInteger, MVT::i32, 14, 
/*63763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63766*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63778*/         /*Scope*/ 20, /*->63799*/
/*63779*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63781*/           OPC_EmitInteger, MVT::i32, 14, 
/*63784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63787*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63799*/         0, /*End of Scope*/
/*63800*/       0, // EndSwitchType
/*63801*/     /*Scope*/ 59, /*->63861*/
/*63802*/       OPC_RecordChild0, // #0 = $dstin
/*63803*/       OPC_MoveChild, 1,
/*63805*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63808*/       OPC_RecordChild0, // #1 = $a
/*63809*/       OPC_RecordChild1, // #2 = $b
/*63810*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63812*/       OPC_MoveParent,
/*63813*/       OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*63815*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63838
/*63818*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63820*/         OPC_EmitInteger, MVT::i32, 14, 
/*63823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63838*/       /*SwitchType*/ 20, MVT::f32,// ->63860
/*63840*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63842*/         OPC_EmitInteger, MVT::i32, 14, 
/*63845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63860*/       0, // EndSwitchType
/*63861*/     /*Scope*/ 59, /*->63921*/
/*63862*/       OPC_MoveChild, 0,
/*63864*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63867*/       OPC_RecordChild0, // #0 = $Dn
/*63868*/       OPC_RecordChild1, // #1 = $Dm
/*63869*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63871*/       OPC_MoveParent,
/*63872*/       OPC_RecordChild1, // #2 = $Ddin
/*63873*/       OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*63875*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63898
/*63878*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63880*/         OPC_EmitInteger, MVT::i32, 14, 
/*63883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63898*/       /*SwitchType*/ 20, MVT::f32,// ->63920
/*63900*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63902*/         OPC_EmitInteger, MVT::i32, 14, 
/*63905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63920*/       0, // EndSwitchType
/*63921*/     /*Scope*/ 59, /*->63981*/
/*63922*/       OPC_RecordChild0, // #0 = $dstin
/*63923*/       OPC_MoveChild, 1,
/*63925*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63928*/       OPC_RecordChild0, // #1 = $a
/*63929*/       OPC_RecordChild1, // #2 = $b
/*63930*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63932*/       OPC_MoveParent,
/*63933*/       OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*63935*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63958
/*63938*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63940*/         OPC_EmitInteger, MVT::i32, 14, 
/*63943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63958*/       /*SwitchType*/ 20, MVT::f32,// ->63980
/*63960*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63962*/         OPC_EmitInteger, MVT::i32, 14, 
/*63965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63980*/       0, // EndSwitchType
/*63981*/     /*Scope*/ 59, /*->64041*/
/*63982*/       OPC_MoveChild, 0,
/*63984*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63987*/       OPC_RecordChild0, // #0 = $Dn
/*63988*/       OPC_RecordChild1, // #1 = $Dm
/*63989*/       OPC_CheckPredicate, 113, // Predicate_fmul_su
/*63991*/       OPC_MoveParent,
/*63992*/       OPC_RecordChild1, // #2 = $Ddin
/*63993*/       OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*63995*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64018
/*63998*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64000*/         OPC_EmitInteger, MVT::i32, 14, 
/*64003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64018*/       /*SwitchType*/ 20, MVT::f32,// ->64040
/*64020*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64022*/         OPC_EmitInteger, MVT::i32, 14, 
/*64025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64040*/       0, // EndSwitchType
/*64041*/     /*Scope*/ 1|128,7/*897*/, /*->64940*/
/*64043*/       OPC_RecordChild0, // #0 = $acc
/*64044*/       OPC_Scope, 40|128,2/*296*/, /*->64343*/ // 4 children in Scope
/*64047*/         OPC_MoveChild, 1,
/*64049*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64052*/         OPC_RecordChild0, // #1 = $a
/*64053*/         OPC_RecordChild1, // #2 = $b
/*64054*/         OPC_MoveParent,
/*64055*/         OPC_CheckType, MVT::f32,
/*64057*/         OPC_Scope, 12|128,1/*140*/, /*->64200*/ // 2 children in Scope
/*64060*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64062*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64069*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64072*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64081*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64084*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64094*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64101*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64104*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64113*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64116*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64126*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64133*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64136*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64145*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64148*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64158*/           OPC_EmitInteger, MVT::i32, 14, 
/*64161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64164*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64176*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64179*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64188*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64191*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64200*/         /*Scope*/ 12|128,1/*140*/, /*->64342*/
/*64202*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64204*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64211*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64214*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64223*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64226*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64236*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64243*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64246*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64255*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64258*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64268*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64275*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64278*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64287*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64290*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64300*/           OPC_EmitInteger, MVT::i32, 14, 
/*64303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64306*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64318*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64321*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64330*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64333*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64342*/         0, /*End of Scope*/
/*64343*/       /*Scope*/ 29|128,1/*157*/, /*->64502*/
/*64345*/         OPC_RecordChild1, // #1 = $Dm
/*64346*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64368
/*64349*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64351*/           OPC_EmitInteger, MVT::i32, 14, 
/*64354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64357*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64368*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->64501
/*64371*/           OPC_Scope, 19, /*->64392*/ // 2 children in Scope
/*64373*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64375*/             OPC_EmitInteger, MVT::i32, 14, 
/*64378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64392*/           /*Scope*/ 107, /*->64500*/
/*64393*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64395*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64402*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64405*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64414*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64417*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64427*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64434*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64437*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64446*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64449*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64459*/             OPC_EmitInteger, MVT::i32, 14, 
/*64462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64465*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64476*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64479*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64488*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64491*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64500*/           0, /*End of Scope*/
/*64501*/         0, // EndSwitchType
/*64502*/       /*Scope*/ 5|128,3/*389*/, /*->64893*/
/*64504*/         OPC_MoveChild, 1,
/*64506*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64509*/         OPC_Scope, 74, /*->64585*/ // 5 children in Scope
/*64511*/           OPC_RecordChild0, // #1 = $Vn
/*64512*/           OPC_MoveChild, 1,
/*64514*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64517*/           OPC_RecordChild0, // #2 = $Vm
/*64518*/           OPC_CheckChild0Type, MVT::v2f32,
/*64520*/           OPC_RecordChild1, // #3 = $lane
/*64521*/           OPC_MoveChild, 1,
/*64523*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64526*/           OPC_MoveParent,
/*64527*/           OPC_MoveParent,
/*64528*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*64530*/           OPC_MoveParent,
/*64531*/           OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*64533*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->64559
/*64536*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64538*/             OPC_EmitConvertToTarget, 3,
/*64540*/             OPC_EmitInteger, MVT::i32, 14, 
/*64543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64546*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64559*/           /*SwitchType*/ 23, MVT::v4f32,// ->64584
/*64561*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64563*/             OPC_EmitConvertToTarget, 3,
/*64565*/             OPC_EmitInteger, MVT::i32, 14, 
/*64568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64584*/           0, // EndSwitchType
/*64585*/         /*Scope*/ 74, /*->64660*/
/*64586*/           OPC_MoveChild, 0,
/*64588*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64591*/           OPC_RecordChild0, // #1 = $Vm
/*64592*/           OPC_CheckChild0Type, MVT::v2f32,
/*64594*/           OPC_RecordChild1, // #2 = $lane
/*64595*/           OPC_MoveChild, 1,
/*64597*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64600*/           OPC_MoveParent,
/*64601*/           OPC_MoveParent,
/*64602*/           OPC_RecordChild1, // #3 = $Vn
/*64603*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*64605*/           OPC_MoveParent,
/*64606*/           OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*64608*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->64634
/*64611*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64613*/             OPC_EmitConvertToTarget, 2,
/*64615*/             OPC_EmitInteger, MVT::i32, 14, 
/*64618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64634*/           /*SwitchType*/ 23, MVT::v4f32,// ->64659
/*64636*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64638*/             OPC_EmitConvertToTarget, 2,
/*64640*/             OPC_EmitInteger, MVT::i32, 14, 
/*64643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64659*/           0, // EndSwitchType
/*64660*/         /*Scope*/ 64, /*->64725*/
/*64661*/           OPC_RecordChild0, // #1 = $src2
/*64662*/           OPC_MoveChild, 1,
/*64664*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64667*/           OPC_RecordChild0, // #2 = $src3
/*64668*/           OPC_CheckChild0Type, MVT::v4f32,
/*64670*/           OPC_RecordChild1, // #3 = $lane
/*64671*/           OPC_MoveChild, 1,
/*64673*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64676*/           OPC_MoveParent,
/*64677*/           OPC_MoveParent,
/*64678*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*64680*/           OPC_MoveParent,
/*64681*/           OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*64683*/           OPC_CheckType, MVT::v4f32,
/*64685*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64687*/           OPC_EmitConvertToTarget, 3,
/*64689*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64692*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*64701*/           OPC_EmitConvertToTarget, 3,
/*64703*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64706*/           OPC_EmitInteger, MVT::i32, 14, 
/*64709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64725*/         /*Scope*/ 64, /*->64790*/
/*64726*/           OPC_MoveChild, 0,
/*64728*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64731*/           OPC_RecordChild0, // #1 = $src3
/*64732*/           OPC_CheckChild0Type, MVT::v4f32,
/*64734*/           OPC_RecordChild1, // #2 = $lane
/*64735*/           OPC_MoveChild, 1,
/*64737*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64740*/           OPC_MoveParent,
/*64741*/           OPC_MoveParent,
/*64742*/           OPC_RecordChild1, // #3 = $src2
/*64743*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*64745*/           OPC_MoveParent,
/*64746*/           OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*64748*/           OPC_CheckType, MVT::v4f32,
/*64750*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64752*/           OPC_EmitConvertToTarget, 2,
/*64754*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64757*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64766*/           OPC_EmitConvertToTarget, 2,
/*64768*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64771*/           OPC_EmitInteger, MVT::i32, 14, 
/*64774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64777*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64790*/         /*Scope*/ 101, /*->64892*/
/*64791*/           OPC_RecordChild0, // #1 = $Vn
/*64792*/           OPC_RecordChild1, // #2 = $Vm
/*64793*/           OPC_CheckPredicate, 113, // Predicate_fmul_su
/*64795*/           OPC_MoveParent,
/*64796*/           OPC_CheckPredicate, 115, // Predicate_fsub_mlx
/*64798*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->64845
/*64801*/             OPC_Scope, 20, /*->64823*/ // 2 children in Scope
/*64803*/               OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64805*/               OPC_EmitInteger, MVT::i32, 14, 
/*64808*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64811*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64823*/             /*Scope*/ 20, /*->64844*/
/*64824*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64826*/               OPC_EmitInteger, MVT::i32, 14, 
/*64829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64844*/             0, /*End of Scope*/
/*64845*/           /*SwitchType*/ 44, MVT::v4f32,// ->64891
/*64847*/             OPC_Scope, 20, /*->64869*/ // 2 children in Scope
/*64849*/               OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64851*/               OPC_EmitInteger, MVT::i32, 14, 
/*64854*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64857*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64869*/             /*Scope*/ 20, /*->64890*/
/*64870*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64872*/               OPC_EmitInteger, MVT::i32, 14, 
/*64875*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64878*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64890*/             0, /*End of Scope*/
/*64891*/           0, // EndSwitchType
/*64892*/         0, /*End of Scope*/
/*64893*/       /*Scope*/ 45, /*->64939*/
/*64894*/         OPC_RecordChild1, // #1 = $Vm
/*64895*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->64917
/*64898*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64900*/           OPC_EmitInteger, MVT::i32, 14, 
/*64903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64917*/         /*SwitchType*/ 19, MVT::v4f32,// ->64938
/*64919*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64921*/           OPC_EmitInteger, MVT::i32, 14, 
/*64924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64938*/         0, // EndSwitchType
/*64939*/       0, /*End of Scope*/
/*64940*/     0, /*End of Scope*/
/*64941*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->65332
/*64945*/     OPC_Scope, 112, /*->65059*/ // 4 children in Scope
/*64947*/       OPC_MoveChild, 0,
/*64949*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64952*/       OPC_RecordChild0, // #0 = $Dn
/*64953*/       OPC_MoveParent,
/*64954*/       OPC_RecordChild1, // #1 = $Dm
/*64955*/       OPC_Scope, 53, /*->65010*/ // 2 children in Scope
/*64957*/         OPC_MoveChild, 2,
/*64959*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64962*/         OPC_RecordChild0, // #2 = $Ddin
/*64963*/         OPC_MoveParent,
/*64964*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64987
/*64967*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64969*/           OPC_EmitInteger, MVT::i32, 14, 
/*64972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64987*/         /*SwitchType*/ 20, MVT::f32,// ->65009
/*64989*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*64991*/           OPC_EmitInteger, MVT::i32, 14, 
/*64994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65009*/         0, // EndSwitchType
/*65010*/       /*Scope*/ 47, /*->65058*/
/*65011*/         OPC_RecordChild2, // #2 = $Ddin
/*65012*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65035
/*65015*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65017*/           OPC_EmitInteger, MVT::i32, 14, 
/*65020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65035*/         /*SwitchType*/ 20, MVT::f32,// ->65057
/*65037*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65039*/           OPC_EmitInteger, MVT::i32, 14, 
/*65042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65057*/         0, // EndSwitchType
/*65058*/       0, /*End of Scope*/
/*65059*/     /*Scope*/ 36|128,1/*164*/, /*->65225*/
/*65061*/       OPC_RecordChild0, // #0 = $Dn
/*65062*/       OPC_Scope, 54, /*->65118*/ // 2 children in Scope
/*65064*/         OPC_MoveChild, 1,
/*65066*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65069*/         OPC_RecordChild0, // #1 = $Dm
/*65070*/         OPC_MoveParent,
/*65071*/         OPC_RecordChild2, // #2 = $Ddin
/*65072*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65095
/*65075*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65077*/           OPC_EmitInteger, MVT::i32, 14, 
/*65080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65095*/         /*SwitchType*/ 20, MVT::f32,// ->65117
/*65097*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65099*/           OPC_EmitInteger, MVT::i32, 14, 
/*65102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65117*/         0, // EndSwitchType
/*65118*/       /*Scope*/ 105, /*->65224*/
/*65119*/         OPC_RecordChild1, // #1 = $Dm
/*65120*/         OPC_Scope, 53, /*->65175*/ // 2 children in Scope
/*65122*/           OPC_MoveChild, 2,
/*65124*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65127*/           OPC_RecordChild0, // #2 = $Ddin
/*65128*/           OPC_MoveParent,
/*65129*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65152
/*65132*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65134*/             OPC_EmitInteger, MVT::i32, 14, 
/*65137*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65140*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65152*/           /*SwitchType*/ 20, MVT::f32,// ->65174
/*65154*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65156*/             OPC_EmitInteger, MVT::i32, 14, 
/*65159*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65162*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65174*/           0, // EndSwitchType
/*65175*/         /*Scope*/ 47, /*->65223*/
/*65176*/           OPC_RecordChild2, // #2 = $Ddin
/*65177*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65200
/*65180*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65182*/             OPC_EmitInteger, MVT::i32, 14, 
/*65185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65188*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65200*/           /*SwitchType*/ 20, MVT::f32,// ->65222
/*65202*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65204*/             OPC_EmitInteger, MVT::i32, 14, 
/*65207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65210*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65222*/           0, // EndSwitchType
/*65223*/         0, /*End of Scope*/
/*65224*/       0, /*End of Scope*/
/*65225*/     /*Scope*/ 55, /*->65281*/
/*65226*/       OPC_MoveChild, 0,
/*65228*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65231*/       OPC_RecordChild0, // #0 = $Vn
/*65232*/       OPC_MoveParent,
/*65233*/       OPC_RecordChild1, // #1 = $Vm
/*65234*/       OPC_RecordChild2, // #2 = $src1
/*65235*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->65258
/*65238*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65240*/         OPC_EmitInteger, MVT::i32, 14, 
/*65243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65258*/       /*SwitchType*/ 20, MVT::v4f32,// ->65280
/*65260*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65262*/         OPC_EmitInteger, MVT::i32, 14, 
/*65265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65280*/       0, // EndSwitchType
/*65281*/     /*Scope*/ 49, /*->65331*/
/*65282*/       OPC_RecordChild0, // #0 = $Vn
/*65283*/       OPC_RecordChild1, // #1 = $Vm
/*65284*/       OPC_RecordChild2, // #2 = $src1
/*65285*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->65308
/*65288*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65290*/         OPC_EmitInteger, MVT::i32, 14, 
/*65293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65308*/       /*SwitchType*/ 20, MVT::v4f32,// ->65330
/*65310*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65312*/         OPC_EmitInteger, MVT::i32, 14, 
/*65315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65330*/       0, // EndSwitchType
/*65331*/     0, /*End of Scope*/
/*65332*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->65730
/*65336*/     OPC_Scope, 99|128,1/*227*/, /*->65566*/ // 2 children in Scope
/*65339*/       OPC_MoveChild, 0,
/*65341*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->65515
/*65346*/         OPC_Scope, 56, /*->65404*/ // 2 children in Scope
/*65348*/           OPC_MoveChild, 0,
/*65350*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65353*/           OPC_RecordChild0, // #0 = $Dn
/*65354*/           OPC_MoveParent,
/*65355*/           OPC_RecordChild1, // #1 = $Dm
/*65356*/           OPC_RecordChild2, // #2 = $Ddin
/*65357*/           OPC_MoveParent,
/*65358*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65381
/*65361*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65363*/             OPC_EmitInteger, MVT::i32, 14, 
/*65366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65381*/           /*SwitchType*/ 20, MVT::f32,// ->65403
/*65383*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65385*/             OPC_EmitInteger, MVT::i32, 14, 
/*65388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65403*/           0, // EndSwitchType
/*65404*/         /*Scope*/ 109, /*->65514*/
/*65405*/           OPC_RecordChild0, // #0 = $Dn
/*65406*/           OPC_Scope, 55, /*->65463*/ // 2 children in Scope
/*65408*/             OPC_MoveChild, 1,
/*65410*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65413*/             OPC_RecordChild0, // #1 = $Dm
/*65414*/             OPC_MoveParent,
/*65415*/             OPC_RecordChild2, // #2 = $Ddin
/*65416*/             OPC_MoveParent,
/*65417*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65440
/*65420*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65422*/               OPC_EmitInteger, MVT::i32, 14, 
/*65425*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65428*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65440*/             /*SwitchType*/ 20, MVT::f32,// ->65462
/*65442*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65444*/               OPC_EmitInteger, MVT::i32, 14, 
/*65447*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65450*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65462*/             0, // EndSwitchType
/*65463*/           /*Scope*/ 49, /*->65513*/
/*65464*/             OPC_RecordChild1, // #1 = $Dm
/*65465*/             OPC_RecordChild2, // #2 = $Ddin
/*65466*/             OPC_MoveParent,
/*65467*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65490
/*65470*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65472*/               OPC_EmitInteger, MVT::i32, 14, 
/*65475*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65478*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65490*/             /*SwitchType*/ 20, MVT::f32,// ->65512
/*65492*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65494*/               OPC_EmitInteger, MVT::i32, 14, 
/*65497*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65500*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65512*/             0, // EndSwitchType
/*65513*/           0, /*End of Scope*/
/*65514*/         0, /*End of Scope*/
/*65515*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->65565
/*65518*/         OPC_RecordChild0, // #0 = $Dn
/*65519*/         OPC_RecordChild1, // #1 = $Dm
/*65520*/         OPC_MoveParent,
/*65521*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65543
/*65524*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65526*/           OPC_EmitInteger, MVT::i32, 14, 
/*65529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65543*/         /*SwitchType*/ 19, MVT::f32,// ->65564
/*65545*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65547*/           OPC_EmitInteger, MVT::i32, 14, 
/*65550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65553*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65564*/         0, // EndSwitchType
/*65565*/       0, // EndSwitchOpcode
/*65566*/     /*Scope*/ 33|128,1/*161*/, /*->65729*/
/*65568*/       OPC_RecordChild0, // #0 = $Dm
/*65569*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->65590
/*65572*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65574*/         OPC_EmitInteger, MVT::i32, 14, 
/*65577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*65590*/       /*SwitchType*/ 96, MVT::f32,// ->65688
/*65592*/         OPC_Scope, 18, /*->65612*/ // 2 children in Scope
/*65594*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65596*/           OPC_EmitInteger, MVT::i32, 14, 
/*65599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65602*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*65612*/         /*Scope*/ 74, /*->65687*/
/*65613*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65615*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65622*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65625*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65634*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65637*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65647*/           OPC_EmitInteger, MVT::i32, 14, 
/*65650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65653*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65663*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65666*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65675*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65678*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65687*/         0, /*End of Scope*/
/*65688*/       /*SwitchType*/ 18, MVT::v2f32,// ->65708
/*65690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65692*/         OPC_EmitInteger, MVT::i32, 14, 
/*65695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*65708*/       /*SwitchType*/ 18, MVT::v4f32,// ->65728
/*65710*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65712*/         OPC_EmitInteger, MVT::i32, 14, 
/*65715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*65728*/       0, // EndSwitchType
/*65729*/     0, /*End of Scope*/
/*65730*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->66499
/*65734*/     OPC_Scope, 52, /*->65788*/ // 8 children in Scope
/*65736*/       OPC_MoveChild, 0,
/*65738*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65741*/       OPC_RecordChild0, // #0 = $a
/*65742*/       OPC_MoveParent,
/*65743*/       OPC_RecordChild1, // #1 = $b
/*65744*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65766
/*65747*/         OPC_CheckPatternPredicate, 77, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*65749*/         OPC_EmitInteger, MVT::i32, 14, 
/*65752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*65766*/       /*SwitchType*/ 19, MVT::f32,// ->65787
/*65768*/         OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*65770*/         OPC_EmitInteger, MVT::i32, 14, 
/*65773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*65787*/       0, // EndSwitchType
/*65788*/     /*Scope*/ 25|128,2/*281*/, /*->66071*/
/*65790*/       OPC_RecordChild0, // #0 = $b
/*65791*/       OPC_Scope, 51, /*->65844*/ // 3 children in Scope
/*65793*/         OPC_MoveChild, 1,
/*65795*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65798*/         OPC_RecordChild0, // #1 = $a
/*65799*/         OPC_MoveParent,
/*65800*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65822
/*65803*/           OPC_CheckPatternPredicate, 77, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*65805*/           OPC_EmitInteger, MVT::i32, 14, 
/*65808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65811*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*65822*/         /*SwitchType*/ 19, MVT::f32,// ->65843
/*65824*/           OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*65826*/           OPC_EmitInteger, MVT::i32, 14, 
/*65829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65832*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*65843*/         0, // EndSwitchType
/*65844*/       /*Scope*/ 29|128,1/*157*/, /*->66003*/
/*65846*/         OPC_RecordChild1, // #1 = $Dm
/*65847*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65869
/*65850*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65852*/           OPC_EmitInteger, MVT::i32, 14, 
/*65855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65869*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->66002
/*65872*/           OPC_Scope, 19, /*->65893*/ // 2 children in Scope
/*65874*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65876*/             OPC_EmitInteger, MVT::i32, 14, 
/*65879*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65882*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65893*/           /*Scope*/ 107, /*->66001*/
/*65894*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65896*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65903*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65906*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65915*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65918*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65928*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65935*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65938*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65947*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65950*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65960*/             OPC_EmitInteger, MVT::i32, 14, 
/*65963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65966*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65977*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65980*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65989*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65992*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66001*/           0, /*End of Scope*/
/*66002*/         0, // EndSwitchType
/*66003*/       /*Scope*/ 66, /*->66070*/
/*66004*/         OPC_MoveChild, 1,
/*66006*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66009*/         OPC_RecordChild0, // #1 = $Vm
/*66010*/         OPC_CheckChild0Type, MVT::v2f32,
/*66012*/         OPC_RecordChild1, // #2 = $lane
/*66013*/         OPC_MoveChild, 1,
/*66015*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66018*/         OPC_MoveParent,
/*66019*/         OPC_MoveParent,
/*66020*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66045
/*66023*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66025*/           OPC_EmitConvertToTarget, 2,
/*66027*/           OPC_EmitInteger, MVT::i32, 14, 
/*66030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66045*/         /*SwitchType*/ 22, MVT::v4f32,// ->66069
/*66047*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66049*/           OPC_EmitConvertToTarget, 2,
/*66051*/           OPC_EmitInteger, MVT::i32, 14, 
/*66054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66057*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66069*/         0, // EndSwitchType
/*66070*/       0, /*End of Scope*/
/*66071*/     /*Scope*/ 67, /*->66139*/
/*66072*/       OPC_MoveChild, 0,
/*66074*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66077*/       OPC_RecordChild0, // #0 = $Vm
/*66078*/       OPC_CheckChild0Type, MVT::v2f32,
/*66080*/       OPC_RecordChild1, // #1 = $lane
/*66081*/       OPC_MoveChild, 1,
/*66083*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66086*/       OPC_MoveParent,
/*66087*/       OPC_MoveParent,
/*66088*/       OPC_RecordChild1, // #2 = $Vn
/*66089*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66114
/*66092*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66094*/         OPC_EmitConvertToTarget, 1,
/*66096*/         OPC_EmitInteger, MVT::i32, 14, 
/*66099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66114*/       /*SwitchType*/ 22, MVT::v4f32,// ->66138
/*66116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66118*/         OPC_EmitConvertToTarget, 1,
/*66120*/         OPC_EmitInteger, MVT::i32, 14, 
/*66123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66138*/       0, // EndSwitchType
/*66139*/     /*Scope*/ 56, /*->66196*/
/*66140*/       OPC_RecordChild0, // #0 = $src1
/*66141*/       OPC_MoveChild, 1,
/*66143*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66146*/       OPC_RecordChild0, // #1 = $src2
/*66147*/       OPC_CheckChild0Type, MVT::v4f32,
/*66149*/       OPC_RecordChild1, // #2 = $lane
/*66150*/       OPC_MoveChild, 1,
/*66152*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66155*/       OPC_MoveParent,
/*66156*/       OPC_MoveParent,
/*66157*/       OPC_CheckType, MVT::v4f32,
/*66159*/       OPC_EmitConvertToTarget, 2,
/*66161*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*66164*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*66173*/       OPC_EmitConvertToTarget, 2,
/*66175*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*66178*/       OPC_EmitInteger, MVT::i32, 14, 
/*66181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66196*/     /*Scope*/ 56, /*->66253*/
/*66197*/       OPC_MoveChild, 0,
/*66199*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66202*/       OPC_RecordChild0, // #0 = $src2
/*66203*/       OPC_CheckChild0Type, MVT::v4f32,
/*66205*/       OPC_RecordChild1, // #1 = $lane
/*66206*/       OPC_MoveChild, 1,
/*66208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66211*/       OPC_MoveParent,
/*66212*/       OPC_MoveParent,
/*66213*/       OPC_RecordChild1, // #2 = $src1
/*66214*/       OPC_CheckType, MVT::v4f32,
/*66216*/       OPC_EmitConvertToTarget, 1,
/*66218*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*66221*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*66230*/       OPC_EmitConvertToTarget, 1,
/*66232*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*66235*/       OPC_EmitInteger, MVT::i32, 14, 
/*66238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66253*/     /*Scope*/ 98, /*->66352*/
/*66254*/       OPC_RecordChild0, // #0 = $Rn
/*66255*/       OPC_MoveChild, 1,
/*66257*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*66260*/       OPC_RecordChild0, // #1 = $Rm
/*66261*/       OPC_CheckChild0Type, MVT::f32,
/*66263*/       OPC_MoveParent,
/*66264*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->66308
/*66267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66274*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66277*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*66287*/         OPC_EmitInteger, MVT::i32, 0, 
/*66290*/         OPC_EmitInteger, MVT::i32, 14, 
/*66293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66308*/       /*SwitchType*/ 41, MVT::v4f32,// ->66351
/*66310*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66317*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66320*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*66330*/         OPC_EmitInteger, MVT::i32, 0, 
/*66333*/         OPC_EmitInteger, MVT::i32, 14, 
/*66336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66351*/       0, // EndSwitchType
/*66352*/     /*Scope*/ 98, /*->66451*/
/*66353*/       OPC_MoveChild, 0,
/*66355*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*66358*/       OPC_RecordChild0, // #0 = $Rm
/*66359*/       OPC_CheckChild0Type, MVT::f32,
/*66361*/       OPC_MoveParent,
/*66362*/       OPC_RecordChild1, // #1 = $Rn
/*66363*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->66407
/*66366*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66373*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66376*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*66386*/         OPC_EmitInteger, MVT::i32, 0, 
/*66389*/         OPC_EmitInteger, MVT::i32, 14, 
/*66392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66407*/       /*SwitchType*/ 41, MVT::v4f32,// ->66450
/*66409*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66416*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66419*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*66429*/         OPC_EmitInteger, MVT::i32, 0, 
/*66432*/         OPC_EmitInteger, MVT::i32, 14, 
/*66435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66450*/       0, // EndSwitchType
/*66451*/     /*Scope*/ 46, /*->66498*/
/*66452*/       OPC_RecordChild0, // #0 = $Vn
/*66453*/       OPC_RecordChild1, // #1 = $Vm
/*66454*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66476
/*66457*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66459*/         OPC_EmitInteger, MVT::i32, 14, 
/*66462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66476*/       /*SwitchType*/ 19, MVT::v4f32,// ->66497
/*66478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66480*/         OPC_EmitInteger, MVT::i32, 14, 
/*66483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66497*/       0, // EndSwitchType
/*66498*/     0, /*End of Scope*/
/*66499*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->66559
/*66502*/     OPC_RecordNode, // #0 = $imm
/*66503*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->66531
/*66506*/       OPC_CheckPredicate, 116, // Predicate_vfp_f64imm
/*66508*/       OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*66510*/       OPC_EmitConvertToTarget, 0,
/*66512*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4788
/*66515*/       OPC_EmitInteger, MVT::i32, 14, 
/*66518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4788>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4788:f64 (fpimm:f64):$imm))
/*66531*/     /*SwitchType*/ 25, MVT::f32,// ->66558
/*66533*/       OPC_CheckPredicate, 117, // Predicate_vfp_f32imm
/*66535*/       OPC_CheckPatternPredicate, 80, // (Subtarget->hasVFP3())
/*66537*/       OPC_EmitConvertToTarget, 0,
/*66539*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4787
/*66542*/       OPC_EmitInteger, MVT::i32, 14, 
/*66545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4787>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4787:f32 (fpimm:f32):$imm))
/*66558*/     0, // EndSwitchType
/*66559*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->66608
/*66562*/     OPC_RecordChild0, // #0 = $Dn
/*66563*/     OPC_RecordChild1, // #1 = $Dm
/*66564*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66586
/*66567*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66569*/       OPC_EmitInteger, MVT::i32, 14, 
/*66572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66586*/     /*SwitchType*/ 19, MVT::f32,// ->66607
/*66588*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66590*/       OPC_EmitInteger, MVT::i32, 14, 
/*66593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66607*/     0, // EndSwitchType
/*66608*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->66650
/*66611*/     OPC_RecordChild0, // #0 = $Sn
/*66612*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->66631
/*66615*/       OPC_CheckChild0Type, MVT::f32,
/*66617*/       OPC_RecordChild1, // #1 = $Sm
/*66618*/       OPC_CheckChild1Type, MVT::f32,
/*66620*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66631*/     /*SwitchType*/ 16, MVT::f64,// ->66649
/*66633*/       OPC_CheckChild0Type, MVT::f64,
/*66635*/       OPC_RecordChild1, // #1 = $Dm
/*66636*/       OPC_CheckChild1Type, MVT::f64,
/*66638*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66649*/     0, // EndSwitchType
/*66650*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->66692
/*66653*/     OPC_RecordChild0, // #0 = $Sn
/*66654*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->66673
/*66657*/       OPC_CheckChild0Type, MVT::f32,
/*66659*/       OPC_RecordChild1, // #1 = $Sm
/*66660*/       OPC_CheckChild1Type, MVT::f32,
/*66662*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66673*/     /*SwitchType*/ 16, MVT::f64,// ->66691
/*66675*/       OPC_CheckChild0Type, MVT::f64,
/*66677*/       OPC_RecordChild1, // #1 = $Dm
/*66678*/       OPC_CheckChild1Type, MVT::f64,
/*66680*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66691*/     0, // EndSwitchType
/*66692*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->66857
/*66696*/     OPC_RecordChild0, // #0 = $Dm
/*66697*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->66718
/*66700*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66702*/       OPC_EmitInteger, MVT::i32, 14, 
/*66705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*66718*/     /*SwitchType*/ 96, MVT::f32,// ->66816
/*66720*/       OPC_Scope, 18, /*->66740*/ // 2 children in Scope
/*66722*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66724*/         OPC_EmitInteger, MVT::i32, 14, 
/*66727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*66740*/       /*Scope*/ 74, /*->66815*/
/*66741*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66743*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66750*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66753*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66762*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66765*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66775*/         OPC_EmitInteger, MVT::i32, 14, 
/*66778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66781*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66791*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66794*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66803*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66806*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66815*/       0, /*End of Scope*/
/*66816*/     /*SwitchType*/ 18, MVT::v2f32,// ->66836
/*66818*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66820*/       OPC_EmitInteger, MVT::i32, 14, 
/*66823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*66836*/     /*SwitchType*/ 18, MVT::v4f32,// ->66856
/*66838*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66840*/       OPC_EmitInteger, MVT::i32, 14, 
/*66843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*66856*/     0, // EndSwitchType
/*66857*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->66881
/*66860*/     OPC_RecordChild0, // #0 = $Sm
/*66861*/     OPC_CheckType, MVT::f64,
/*66863*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66865*/     OPC_EmitInteger, MVT::i32, 14, 
/*66868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*66881*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->66905
/*66884*/     OPC_RecordChild0, // #0 = $Dm
/*66885*/     OPC_CheckType, MVT::f32,
/*66887*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66889*/     OPC_EmitInteger, MVT::i32, 14, 
/*66892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*66905*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->66951
/*66908*/     OPC_RecordChild0, // #0 = $Dm
/*66909*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66930
/*66912*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66914*/       OPC_EmitInteger, MVT::i32, 14, 
/*66917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*66930*/     /*SwitchType*/ 18, MVT::f32,// ->66950
/*66932*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66934*/       OPC_EmitInteger, MVT::i32, 14, 
/*66937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*66950*/     0, // EndSwitchType
/*66951*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->66975
/*66954*/     OPC_RecordChild0, // #0 = $Rt
/*66955*/     OPC_RecordChild1, // #1 = $Rt2
/*66956*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66958*/     OPC_EmitInteger, MVT::i32, 14, 
/*66961*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*66975*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::SITOF),// ->67099
/*66978*/     OPC_RecordChild0, // #0 = $Sm
/*66979*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67000
/*66982*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66984*/       OPC_EmitInteger, MVT::i32, 14, 
/*66987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOD:f64 SPR:f32:$Sm)
/*67000*/     /*SwitchType*/ 96, MVT::f32,// ->67098
/*67002*/       OPC_Scope, 18, /*->67022*/ // 2 children in Scope
/*67004*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67006*/         OPC_EmitInteger, MVT::i32, 14, 
/*67009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*67022*/       /*Scope*/ 74, /*->67097*/
/*67023*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67025*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67032*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67035*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67044*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67047*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67057*/         OPC_EmitInteger, MVT::i32, 14, 
/*67060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67063*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67073*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67085*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67088*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67097*/       0, /*End of Scope*/
/*67098*/     0, // EndSwitchType
/*67099*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::UITOF),// ->67223
/*67102*/     OPC_RecordChild0, // #0 = $Sm
/*67103*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67124
/*67106*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67108*/       OPC_EmitInteger, MVT::i32, 14, 
/*67111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOD:f64 SPR:f32:$Sm)
/*67124*/     /*SwitchType*/ 96, MVT::f32,// ->67222
/*67126*/       OPC_Scope, 18, /*->67146*/ // 2 children in Scope
/*67128*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67130*/         OPC_EmitInteger, MVT::i32, 14, 
/*67133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*67146*/       /*Scope*/ 74, /*->67221*/
/*67147*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67149*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67156*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67159*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67168*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67171*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67181*/         OPC_EmitInteger, MVT::i32, 14, 
/*67184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67187*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67197*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67200*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67209*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67212*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67221*/       0, /*End of Scope*/
/*67222*/     0, // EndSwitchType
/*67223*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::FTOSI),// ->67349
/*67226*/     OPC_RecordChild0, // #0 = $Dm
/*67227*/     OPC_Scope, 20, /*->67249*/ // 2 children in Scope
/*67229*/       OPC_CheckChild0Type, MVT::f64,
/*67231*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67233*/       OPC_EmitInteger, MVT::i32, 14, 
/*67236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*67249*/     /*Scope*/ 98, /*->67348*/
/*67250*/       OPC_CheckChild0Type, MVT::f32,
/*67252*/       OPC_Scope, 18, /*->67272*/ // 2 children in Scope
/*67254*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67256*/         OPC_EmitInteger, MVT::i32, 14, 
/*67259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*67272*/       /*Scope*/ 74, /*->67347*/
/*67273*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67275*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67282*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67285*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67294*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67297*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67307*/         OPC_EmitInteger, MVT::i32, 14, 
/*67310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67313*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67323*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67326*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67335*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67338*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67347*/       0, /*End of Scope*/
/*67348*/     0, /*End of Scope*/
/*67349*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::FTOUI),// ->67475
/*67352*/     OPC_RecordChild0, // #0 = $Dm
/*67353*/     OPC_Scope, 20, /*->67375*/ // 2 children in Scope
/*67355*/       OPC_CheckChild0Type, MVT::f64,
/*67357*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67359*/       OPC_EmitInteger, MVT::i32, 14, 
/*67362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*67375*/     /*Scope*/ 98, /*->67474*/
/*67376*/       OPC_CheckChild0Type, MVT::f32,
/*67378*/       OPC_Scope, 18, /*->67398*/ // 2 children in Scope
/*67380*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67382*/         OPC_EmitInteger, MVT::i32, 14, 
/*67385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*67398*/       /*Scope*/ 74, /*->67473*/
/*67399*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67401*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67408*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67411*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67420*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67423*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67433*/         OPC_EmitInteger, MVT::i32, 14, 
/*67436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67439*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67449*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67452*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67461*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67464*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67473*/       0, /*End of Scope*/
/*67474*/     0, /*End of Scope*/
/*67475*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->67543
/*67478*/     OPC_RecordChild0, // #0 = $a
/*67479*/     OPC_CheckChild0Type, MVT::i32,
/*67481*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->67512
/*67484*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*67487*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*67496*/       OPC_EmitInteger, MVT::i32, 14, 
/*67499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*67512*/     /*SwitchType*/ 28, MVT::f64,// ->67542
/*67514*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*67517*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*67526*/       OPC_EmitInteger, MVT::i32, 14, 
/*67529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*67542*/     0, // EndSwitchType
/*67543*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->67655
/*67546*/     OPC_RecordChild0, // #0 = $a
/*67547*/     OPC_RecordChild1, // #1 = $b
/*67548*/     OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67550*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67557*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67560*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67569*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67572*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67582*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67589*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67592*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67601*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67604*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67614*/     OPC_EmitInteger, MVT::i32, 14, 
/*67617*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67620*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67631*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67634*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67643*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67646*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67655*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->67767
/*67658*/     OPC_RecordChild0, // #0 = $a
/*67659*/     OPC_RecordChild1, // #1 = $b
/*67660*/     OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67662*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67669*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67672*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67681*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67684*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67694*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67701*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67704*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67713*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67716*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67726*/     OPC_EmitInteger, MVT::i32, 14, 
/*67729*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67732*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67743*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67746*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67755*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67758*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67767*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->67977
/*67771*/     OPC_Scope, 32, /*->67805*/ // 2 children in Scope
/*67773*/       OPC_MoveChild, 0,
/*67775*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67778*/       OPC_MoveParent,
/*67779*/       OPC_CheckPredicate, 108, // Predicate_NEONimmAllZerosV
/*67781*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->67793
/*67784*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasZeroCycleZeroing())
/*67786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*67793*/       /*SwitchType*/ 9, MVT::v4i32,// ->67804
/*67795*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasZeroCycleZeroing())
/*67797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*67804*/       0, // EndSwitchType
/*67805*/     /*Scope*/ 41|128,1/*169*/, /*->67976*/
/*67807*/       OPC_RecordChild0, // #0 = $SIMM
/*67808*/       OPC_MoveChild, 0,
/*67810*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67813*/       OPC_MoveParent,
/*67814*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->67835
/*67817*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67819*/         OPC_EmitInteger, MVT::i32, 14, 
/*67822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*67835*/       /*SwitchType*/ 18, MVT::v16i8,// ->67855
/*67837*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67839*/         OPC_EmitInteger, MVT::i32, 14, 
/*67842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*67855*/       /*SwitchType*/ 18, MVT::v4i16,// ->67875
/*67857*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67859*/         OPC_EmitInteger, MVT::i32, 14, 
/*67862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67865*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*67875*/       /*SwitchType*/ 18, MVT::v8i16,// ->67895
/*67877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67879*/         OPC_EmitInteger, MVT::i32, 14, 
/*67882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*67895*/       /*SwitchType*/ 18, MVT::v2i32,// ->67915
/*67897*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67899*/         OPC_EmitInteger, MVT::i32, 14, 
/*67902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*67915*/       /*SwitchType*/ 18, MVT::v4i32,// ->67935
/*67917*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67919*/         OPC_EmitInteger, MVT::i32, 14, 
/*67922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*67935*/       /*SwitchType*/ 18, MVT::v1i64,// ->67955
/*67937*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67939*/         OPC_EmitInteger, MVT::i32, 14, 
/*67942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*67955*/       /*SwitchType*/ 18, MVT::v2i64,// ->67975
/*67957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67959*/         OPC_EmitInteger, MVT::i32, 14, 
/*67962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*67975*/       0, // EndSwitchType
/*67976*/     0, /*End of Scope*/
/*67977*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->68700
/*67981*/     OPC_RecordChild0, // #0 = $src
/*67982*/     OPC_Scope, 11|128,2/*267*/, /*->68252*/ // 4 children in Scope
/*67985*/       OPC_MoveChild, 1,
/*67987*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67990*/       OPC_RecordMemRef,
/*67991*/       OPC_RecordNode, // #1 = 'ld' chained node
/*67992*/       OPC_CheckFoldableChainNode,
/*67993*/       OPC_RecordChild1, // #2 = $Rn
/*67994*/       OPC_CheckChild1Type, MVT::i32,
/*67996*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67998*/       OPC_CheckType, MVT::i32,
/*68000*/       OPC_Scope, 84, /*->68086*/ // 4 children in Scope
/*68002*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68004*/         OPC_Scope, 39, /*->68045*/ // 2 children in Scope
/*68006*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*68008*/           OPC_MoveParent,
/*68009*/           OPC_RecordChild2, // #3 = $lane
/*68010*/           OPC_MoveChild, 2,
/*68012*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68015*/           OPC_MoveParent,
/*68016*/           OPC_CheckType, MVT::v8i8,
/*68018*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68020*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68023*/           OPC_EmitMergeInputChains1_1,
/*68024*/           OPC_EmitConvertToTarget, 3,
/*68026*/           OPC_EmitInteger, MVT::i32, 14, 
/*68029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*68045*/         /*Scope*/ 39, /*->68085*/
/*68046*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68048*/           OPC_MoveParent,
/*68049*/           OPC_RecordChild2, // #3 = $lane
/*68050*/           OPC_MoveChild, 2,
/*68052*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68055*/           OPC_MoveParent,
/*68056*/           OPC_CheckType, MVT::v4i16,
/*68058*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68060*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68063*/           OPC_EmitMergeInputChains1_1,
/*68064*/           OPC_EmitConvertToTarget, 3,
/*68066*/           OPC_EmitInteger, MVT::i32, 14, 
/*68069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*68085*/         0, /*End of Scope*/
/*68086*/       /*Scope*/ 39, /*->68126*/
/*68087*/         OPC_CheckPredicate, 59, // Predicate_load
/*68089*/         OPC_MoveParent,
/*68090*/         OPC_RecordChild2, // #3 = $lane
/*68091*/         OPC_MoveChild, 2,
/*68093*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68096*/         OPC_MoveParent,
/*68097*/         OPC_CheckType, MVT::v2i32,
/*68099*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68101*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68104*/         OPC_EmitMergeInputChains1_1,
/*68105*/         OPC_EmitConvertToTarget, 3,
/*68107*/         OPC_EmitInteger, MVT::i32, 14, 
/*68110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*68126*/       /*Scope*/ 84, /*->68211*/
/*68127*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68129*/         OPC_Scope, 39, /*->68170*/ // 2 children in Scope
/*68131*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*68133*/           OPC_MoveParent,
/*68134*/           OPC_RecordChild2, // #3 = $lane
/*68135*/           OPC_MoveChild, 2,
/*68137*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68140*/           OPC_MoveParent,
/*68141*/           OPC_CheckType, MVT::v16i8,
/*68143*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68145*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68148*/           OPC_EmitMergeInputChains1_1,
/*68149*/           OPC_EmitConvertToTarget, 3,
/*68151*/           OPC_EmitInteger, MVT::i32, 14, 
/*68154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*68170*/         /*Scope*/ 39, /*->68210*/
/*68171*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68173*/           OPC_MoveParent,
/*68174*/           OPC_RecordChild2, // #3 = $lane
/*68175*/           OPC_MoveChild, 2,
/*68177*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68180*/           OPC_MoveParent,
/*68181*/           OPC_CheckType, MVT::v8i16,
/*68183*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68185*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68188*/           OPC_EmitMergeInputChains1_1,
/*68189*/           OPC_EmitConvertToTarget, 3,
/*68191*/           OPC_EmitInteger, MVT::i32, 14, 
/*68194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*68210*/         0, /*End of Scope*/
/*68211*/       /*Scope*/ 39, /*->68251*/
/*68212*/         OPC_CheckPredicate, 59, // Predicate_load
/*68214*/         OPC_MoveParent,
/*68215*/         OPC_RecordChild2, // #3 = $lane
/*68216*/         OPC_MoveChild, 2,
/*68218*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68221*/         OPC_MoveParent,
/*68222*/         OPC_CheckType, MVT::v4i32,
/*68224*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68226*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68229*/         OPC_EmitMergeInputChains1_1,
/*68230*/         OPC_EmitConvertToTarget, 3,
/*68232*/         OPC_EmitInteger, MVT::i32, 14, 
/*68235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*68251*/       0, /*End of Scope*/
/*68252*/     /*Scope*/ 21|128,2/*277*/, /*->68531*/
/*68254*/       OPC_RecordChild1, // #1 = $R
/*68255*/       OPC_Scope, 59, /*->68316*/ // 4 children in Scope
/*68257*/         OPC_CheckChild1Type, MVT::i32,
/*68259*/         OPC_RecordChild2, // #2 = $lane
/*68260*/         OPC_MoveChild, 2,
/*68262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68265*/         OPC_MoveParent,
/*68266*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->68291
/*68269*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68271*/           OPC_EmitConvertToTarget, 2,
/*68273*/           OPC_EmitInteger, MVT::i32, 14, 
/*68276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68291*/         /*SwitchType*/ 22, MVT::v4i16,// ->68315
/*68293*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68295*/           OPC_EmitConvertToTarget, 2,
/*68297*/           OPC_EmitInteger, MVT::i32, 14, 
/*68300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68315*/         0, // EndSwitchType
/*68316*/       /*Scope*/ 31, /*->68348*/
/*68317*/         OPC_RecordChild2, // #2 = $lane
/*68318*/         OPC_MoveChild, 2,
/*68320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68323*/         OPC_MoveParent,
/*68324*/         OPC_CheckType, MVT::v2i32,
/*68326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68328*/         OPC_EmitConvertToTarget, 2,
/*68330*/         OPC_EmitInteger, MVT::i32, 14, 
/*68333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68348*/       /*Scope*/ 119, /*->68468*/
/*68349*/         OPC_CheckChild1Type, MVT::i32,
/*68351*/         OPC_RecordChild2, // #2 = $lane
/*68352*/         OPC_MoveChild, 2,
/*68354*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68357*/         OPC_MoveParent,
/*68358*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->68413
/*68361*/           OPC_EmitConvertToTarget, 2,
/*68363*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*68366*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*68375*/           OPC_EmitConvertToTarget, 2,
/*68377*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*68380*/           OPC_EmitInteger, MVT::i32, 14, 
/*68383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68386*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68398*/           OPC_EmitConvertToTarget, 2,
/*68400*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*68403*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*68413*/         /*SwitchType*/ 52, MVT::v8i16,// ->68467
/*68415*/           OPC_EmitConvertToTarget, 2,
/*68417*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*68420*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*68429*/           OPC_EmitConvertToTarget, 2,
/*68431*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*68434*/           OPC_EmitInteger, MVT::i32, 14, 
/*68437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68440*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68452*/           OPC_EmitConvertToTarget, 2,
/*68454*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*68457*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*68467*/         0, // EndSwitchType
/*68468*/       /*Scope*/ 61, /*->68530*/
/*68469*/         OPC_RecordChild2, // #2 = $lane
/*68470*/         OPC_MoveChild, 2,
/*68472*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68475*/         OPC_MoveParent,
/*68476*/         OPC_CheckType, MVT::v4i32,
/*68478*/         OPC_EmitConvertToTarget, 2,
/*68480*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68483*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68492*/         OPC_EmitConvertToTarget, 2,
/*68494*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68497*/         OPC_EmitInteger, MVT::i32, 14, 
/*68500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68503*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68515*/         OPC_EmitConvertToTarget, 2,
/*68517*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*68520*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*68530*/       0, /*End of Scope*/
/*68531*/     /*Scope*/ 81, /*->68613*/
/*68532*/       OPC_MoveChild, 1,
/*68534*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*68537*/       OPC_RecordMemRef,
/*68538*/       OPC_RecordNode, // #1 = 'ld' chained node
/*68539*/       OPC_CheckFoldableChainNode,
/*68540*/       OPC_RecordChild1, // #2 = $addr
/*68541*/       OPC_CheckChild1Type, MVT::i32,
/*68543*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*68545*/       OPC_CheckPredicate, 59, // Predicate_load
/*68547*/       OPC_CheckType, MVT::f32,
/*68549*/       OPC_MoveParent,
/*68550*/       OPC_RecordChild2, // #3 = $lane
/*68551*/       OPC_MoveChild, 2,
/*68553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68556*/       OPC_MoveParent,
/*68557*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->68585
/*68560*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68563*/         OPC_EmitMergeInputChains1_1,
/*68564*/         OPC_EmitConvertToTarget, 3,
/*68566*/         OPC_EmitInteger, MVT::i32, 14, 
/*68569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*68585*/       /*SwitchType*/ 25, MVT::v4f32,// ->68612
/*68587*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68590*/         OPC_EmitMergeInputChains1_1,
/*68591*/         OPC_EmitConvertToTarget, 3,
/*68593*/         OPC_EmitInteger, MVT::i32, 14, 
/*68596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*68612*/       0, // EndSwitchType
/*68613*/     /*Scope*/ 85, /*->68699*/
/*68614*/       OPC_RecordChild1, // #1 = $src2
/*68615*/       OPC_RecordChild2, // #2 = $src3
/*68616*/       OPC_MoveChild, 2,
/*68618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68621*/       OPC_MoveParent,
/*68622*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->68640
/*68625*/         OPC_EmitConvertToTarget, 2,
/*68627*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*68630*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*68640*/       /*SwitchType*/ 27, MVT::v2f32,// ->68669
/*68642*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68645*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*68654*/         OPC_EmitConvertToTarget, 2,
/*68656*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*68659*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*68669*/       /*SwitchType*/ 27, MVT::v4f32,// ->68698
/*68671*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*68674*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*68683*/         OPC_EmitConvertToTarget, 2,
/*68685*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*68688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*68698*/       0, // EndSwitchType
/*68699*/     0, /*End of Scope*/
/*68700*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->69289
/*68704*/     OPC_Scope, 72|128,1/*200*/, /*->68907*/ // 4 children in Scope
/*68707*/       OPC_MoveChild, 0,
/*68709*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*68712*/       OPC_RecordMemRef,
/*68713*/       OPC_RecordNode, // #0 = 'ld' chained node
/*68714*/       OPC_RecordChild1, // #1 = $Rn
/*68715*/       OPC_CheckChild1Type, MVT::i32,
/*68717*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*68719*/       OPC_CheckType, MVT::i32,
/*68721*/       OPC_Scope, 62, /*->68785*/ // 4 children in Scope
/*68723*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68725*/         OPC_Scope, 28, /*->68755*/ // 2 children in Scope
/*68727*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*68729*/           OPC_MoveParent,
/*68730*/           OPC_CheckType, MVT::v8i8,
/*68732*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68734*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68737*/           OPC_EmitMergeInputChains1_0,
/*68738*/           OPC_EmitInteger, MVT::i32, 14, 
/*68741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*68755*/         /*Scope*/ 28, /*->68784*/
/*68756*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68758*/           OPC_MoveParent,
/*68759*/           OPC_CheckType, MVT::v4i16,
/*68761*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68763*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68766*/           OPC_EmitMergeInputChains1_0,
/*68767*/           OPC_EmitInteger, MVT::i32, 14, 
/*68770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*68784*/         0, /*End of Scope*/
/*68785*/       /*Scope*/ 28, /*->68814*/
/*68786*/         OPC_CheckPredicate, 59, // Predicate_load
/*68788*/         OPC_MoveParent,
/*68789*/         OPC_CheckType, MVT::v2i32,
/*68791*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68793*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68796*/         OPC_EmitMergeInputChains1_0,
/*68797*/         OPC_EmitInteger, MVT::i32, 14, 
/*68800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*68814*/       /*Scope*/ 62, /*->68877*/
/*68815*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68817*/         OPC_Scope, 28, /*->68847*/ // 2 children in Scope
/*68819*/           OPC_CheckPredicate, 71, // Predicate_extloadi8
/*68821*/           OPC_MoveParent,
/*68822*/           OPC_CheckType, MVT::v16i8,
/*68824*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68826*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68829*/           OPC_EmitMergeInputChains1_0,
/*68830*/           OPC_EmitInteger, MVT::i32, 14, 
/*68833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*68847*/         /*Scope*/ 28, /*->68876*/
/*68848*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68850*/           OPC_MoveParent,
/*68851*/           OPC_CheckType, MVT::v8i16,
/*68853*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68855*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68858*/           OPC_EmitMergeInputChains1_0,
/*68859*/           OPC_EmitInteger, MVT::i32, 14, 
/*68862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68865*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*68876*/         0, /*End of Scope*/
/*68877*/       /*Scope*/ 28, /*->68906*/
/*68878*/         OPC_CheckPredicate, 59, // Predicate_load
/*68880*/         OPC_MoveParent,
/*68881*/         OPC_CheckType, MVT::v4i32,
/*68883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68885*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68888*/         OPC_EmitMergeInputChains1_0,
/*68889*/         OPC_EmitInteger, MVT::i32, 14, 
/*68892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*68906*/       0, /*End of Scope*/
/*68907*/     /*Scope*/ 20|128,1/*148*/, /*->69057*/
/*68909*/       OPC_RecordChild0, // #0 = $R
/*68910*/       OPC_CheckChild0Type, MVT::i32,
/*68912*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->68933
/*68915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68917*/         OPC_EmitInteger, MVT::i32, 14, 
/*68920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*68933*/       /*SwitchType*/ 18, MVT::v4i16,// ->68953
/*68935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68937*/         OPC_EmitInteger, MVT::i32, 14, 
/*68940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*68953*/       /*SwitchType*/ 41, MVT::v2i32,// ->68996
/*68955*/         OPC_Scope, 18, /*->68975*/ // 2 children in Scope
/*68957*/           OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*68959*/           OPC_EmitInteger, MVT::i32, 14, 
/*68962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*68975*/         /*Scope*/ 19, /*->68995*/
/*68976*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*68978*/           OPC_EmitInteger, MVT::i32, 14, 
/*68981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*68995*/         0, /*End of Scope*/
/*68996*/       /*SwitchType*/ 18, MVT::v16i8,// ->69016
/*68998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69000*/         OPC_EmitInteger, MVT::i32, 14, 
/*69003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*69016*/       /*SwitchType*/ 18, MVT::v8i16,// ->69036
/*69018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69020*/         OPC_EmitInteger, MVT::i32, 14, 
/*69023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*69036*/       /*SwitchType*/ 18, MVT::v4i32,// ->69056
/*69038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69040*/         OPC_EmitInteger, MVT::i32, 14, 
/*69043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*69056*/       0, // EndSwitchType
/*69057*/     /*Scope*/ 11|128,1/*139*/, /*->69198*/
/*69059*/       OPC_MoveChild, 0,
/*69061*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->69125
/*69065*/         OPC_RecordMemRef,
/*69066*/         OPC_RecordNode, // #0 = 'ld' chained node
/*69067*/         OPC_RecordChild1, // #1 = $addr
/*69068*/         OPC_CheckChild1Type, MVT::i32,
/*69070*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*69072*/         OPC_CheckPredicate, 59, // Predicate_load
/*69074*/         OPC_CheckType, MVT::f32,
/*69076*/         OPC_MoveParent,
/*69077*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69101
/*69080*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*69083*/           OPC_EmitMergeInputChains1_0,
/*69084*/           OPC_EmitInteger, MVT::i32, 14, 
/*69087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*69101*/         /*SwitchType*/ 21, MVT::v4f32,// ->69124
/*69103*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*69106*/           OPC_EmitMergeInputChains1_0,
/*69107*/           OPC_EmitInteger, MVT::i32, 14, 
/*69110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69113*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*69124*/         0, // EndSwitchType
/*69125*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->69197
/*69128*/         OPC_RecordChild0, // #0 = $R
/*69129*/         OPC_CheckChild0Type, MVT::i32,
/*69131*/         OPC_CheckType, MVT::f32,
/*69133*/         OPC_MoveParent,
/*69134*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->69178
/*69137*/           OPC_Scope, 18, /*->69157*/ // 2 children in Scope
/*69139*/             OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*69141*/             OPC_EmitInteger, MVT::i32, 14, 
/*69144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*69157*/           /*Scope*/ 19, /*->69177*/
/*69158*/             OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*69160*/             OPC_EmitInteger, MVT::i32, 14, 
/*69163*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69166*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*69177*/           0, /*End of Scope*/
/*69178*/         /*SwitchType*/ 16, MVT::v4f32,// ->69196
/*69180*/           OPC_EmitInteger, MVT::i32, 14, 
/*69183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*69196*/         0, // EndSwitchType
/*69197*/       0, // EndSwitchOpcode
/*69198*/     /*Scope*/ 89, /*->69288*/
/*69199*/       OPC_RecordChild0, // #0 = $src
/*69200*/       OPC_CheckChild0Type, MVT::f32,
/*69202*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->69245
/*69205*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69212*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69215*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*69225*/         OPC_EmitInteger, MVT::i32, 0, 
/*69228*/         OPC_EmitInteger, MVT::i32, 14, 
/*69231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*69245*/       /*SwitchType*/ 40, MVT::v4f32,// ->69287
/*69247*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69254*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69257*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*69267*/         OPC_EmitInteger, MVT::i32, 0, 
/*69270*/         OPC_EmitInteger, MVT::i32, 14, 
/*69273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*69287*/       0, // EndSwitchType
/*69288*/     0, /*End of Scope*/
/*69289*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->69739
/*69293*/     OPC_Scope, 116|128,2/*372*/, /*->69668*/ // 2 children in Scope
/*69296*/       OPC_MoveChild, 0,
/*69298*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->69565
/*69303*/         OPC_Scope, 36|128,1/*164*/, /*->69470*/ // 2 children in Scope
/*69306*/           OPC_MoveChild, 0,
/*69308*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->69389
/*69312*/             OPC_RecordChild0, // #0 = $Vn
/*69313*/             OPC_RecordChild1, // #1 = $Vm
/*69314*/             OPC_MoveParent,
/*69315*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->69340
/*69318*/               OPC_CheckChild1Integer, 8, 
/*69320*/               OPC_MoveParent,
/*69321*/               OPC_CheckType, MVT::v8i8,
/*69323*/               OPC_EmitInteger, MVT::i32, 14, 
/*69326*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69329*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*69340*/             /*SwitchType*/ 22, MVT::v4i32,// ->69364
/*69342*/               OPC_CheckChild1Integer, 16, 
/*69344*/               OPC_MoveParent,
/*69345*/               OPC_CheckType, MVT::v4i16,
/*69347*/               OPC_EmitInteger, MVT::i32, 14, 
/*69350*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69353*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69364*/             /*SwitchType*/ 22, MVT::v2i64,// ->69388
/*69366*/               OPC_CheckChild1Integer, 32, 
/*69368*/               OPC_MoveParent,
/*69369*/               OPC_CheckType, MVT::v2i32,
/*69371*/               OPC_EmitInteger, MVT::i32, 14, 
/*69374*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69377*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*69388*/             0, // EndSwitchType
/*69389*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->69469
/*69392*/             OPC_RecordChild0, // #0 = $Vn
/*69393*/             OPC_RecordChild1, // #1 = $Vm
/*69394*/             OPC_MoveParent,
/*69395*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->69420
/*69398*/               OPC_CheckChild1Integer, 8, 
/*69400*/               OPC_MoveParent,
/*69401*/               OPC_CheckType, MVT::v8i8,
/*69403*/               OPC_EmitInteger, MVT::i32, 14, 
/*69406*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69409*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*69420*/             /*SwitchType*/ 22, MVT::v4i32,// ->69444
/*69422*/               OPC_CheckChild1Integer, 16, 
/*69424*/               OPC_MoveParent,
/*69425*/               OPC_CheckType, MVT::v4i16,
/*69427*/               OPC_EmitInteger, MVT::i32, 14, 
/*69430*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69433*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69444*/             /*SwitchType*/ 22, MVT::v2i64,// ->69468
/*69446*/               OPC_CheckChild1Integer, 32, 
/*69448*/               OPC_MoveParent,
/*69449*/               OPC_CheckType, MVT::v2i32,
/*69451*/               OPC_EmitInteger, MVT::i32, 14, 
/*69454*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69457*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*69468*/             0, // EndSwitchType
/*69469*/           0, // EndSwitchOpcode
/*69470*/         /*Scope*/ 93, /*->69564*/
/*69471*/           OPC_RecordChild0, // #0 = $Vn
/*69472*/           OPC_RecordChild1, // #1 = $amt
/*69473*/           OPC_MoveChild, 1,
/*69475*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69478*/           OPC_Scope, 27, /*->69507*/ // 3 children in Scope
/*69480*/             OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*69482*/             OPC_MoveParent,
/*69483*/             OPC_CheckType, MVT::v8i16,
/*69485*/             OPC_MoveParent,
/*69486*/             OPC_CheckType, MVT::v8i8,
/*69488*/             OPC_EmitConvertToTarget, 1,
/*69490*/             OPC_EmitInteger, MVT::i32, 14, 
/*69493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69496*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*69507*/           /*Scope*/ 27, /*->69535*/
/*69508*/             OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*69510*/             OPC_MoveParent,
/*69511*/             OPC_CheckType, MVT::v4i32,
/*69513*/             OPC_MoveParent,
/*69514*/             OPC_CheckType, MVT::v4i16,
/*69516*/             OPC_EmitConvertToTarget, 1,
/*69518*/             OPC_EmitInteger, MVT::i32, 14, 
/*69521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69524*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*69535*/           /*Scope*/ 27, /*->69563*/
/*69536*/             OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*69538*/             OPC_MoveParent,
/*69539*/             OPC_CheckType, MVT::v2i64,
/*69541*/             OPC_MoveParent,
/*69542*/             OPC_CheckType, MVT::v2i32,
/*69544*/             OPC_EmitConvertToTarget, 1,
/*69546*/             OPC_EmitInteger, MVT::i32, 14, 
/*69549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69552*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*69563*/           0, /*End of Scope*/
/*69564*/         0, /*End of Scope*/
/*69565*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->69667
/*69568*/         OPC_RecordChild0, // #0 = $Vm
/*69569*/         OPC_RecordChild1, // #1 = $SIMM
/*69570*/         OPC_MoveChild, 1,
/*69572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69575*/         OPC_Scope, 29, /*->69606*/ // 3 children in Scope
/*69577*/           OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*69579*/           OPC_MoveParent,
/*69580*/           OPC_CheckType, MVT::v8i16,
/*69582*/           OPC_MoveParent,
/*69583*/           OPC_CheckType, MVT::v8i8,
/*69585*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69587*/           OPC_EmitConvertToTarget, 1,
/*69589*/           OPC_EmitInteger, MVT::i32, 14, 
/*69592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69606*/         /*Scope*/ 29, /*->69636*/
/*69607*/           OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*69609*/           OPC_MoveParent,
/*69610*/           OPC_CheckType, MVT::v4i32,
/*69612*/           OPC_MoveParent,
/*69613*/           OPC_CheckType, MVT::v4i16,
/*69615*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69617*/           OPC_EmitConvertToTarget, 1,
/*69619*/           OPC_EmitInteger, MVT::i32, 14, 
/*69622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69636*/         /*Scope*/ 29, /*->69666*/
/*69637*/           OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*69639*/           OPC_MoveParent,
/*69640*/           OPC_CheckType, MVT::v2i64,
/*69642*/           OPC_MoveParent,
/*69643*/           OPC_CheckType, MVT::v2i32,
/*69645*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69647*/           OPC_EmitConvertToTarget, 1,
/*69649*/           OPC_EmitInteger, MVT::i32, 14, 
/*69652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69666*/         0, /*End of Scope*/
/*69667*/       0, // EndSwitchOpcode
/*69668*/     /*Scope*/ 69, /*->69738*/
/*69669*/       OPC_RecordChild0, // #0 = $Vm
/*69670*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->69693
/*69673*/         OPC_CheckChild0Type, MVT::v8i16,
/*69675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69677*/         OPC_EmitInteger, MVT::i32, 14, 
/*69680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*69693*/       /*SwitchType*/ 20, MVT::v4i16,// ->69715
/*69695*/         OPC_CheckChild0Type, MVT::v4i32,
/*69697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69699*/         OPC_EmitInteger, MVT::i32, 14, 
/*69702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*69715*/       /*SwitchType*/ 20, MVT::v2i32,// ->69737
/*69717*/         OPC_CheckChild0Type, MVT::v2i64,
/*69719*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69721*/         OPC_EmitInteger, MVT::i32, 14, 
/*69724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*69737*/       0, // EndSwitchType
/*69738*/     0, /*End of Scope*/
/*69739*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->70012
/*69743*/     OPC_Scope, 67|128,1/*195*/, /*->69941*/ // 2 children in Scope
/*69746*/       OPC_MoveChild, 0,
/*69748*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*69751*/       OPC_Scope, 93, /*->69846*/ // 2 children in Scope
/*69753*/         OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*69756*/         OPC_RecordChild1, // #0 = $Vn
/*69757*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69787
/*69760*/           OPC_CheckChild1Type, MVT::v8i8,
/*69762*/           OPC_RecordChild2, // #1 = $Vm
/*69763*/           OPC_CheckChild2Type, MVT::v8i8,
/*69765*/           OPC_MoveParent,
/*69766*/           OPC_CheckType, MVT::v8i16,
/*69768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69770*/           OPC_EmitInteger, MVT::i32, 14, 
/*69773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69787*/         /*SwitchType*/ 27, MVT::v4i16,// ->69816
/*69789*/           OPC_CheckChild1Type, MVT::v4i16,
/*69791*/           OPC_RecordChild2, // #1 = $Vm
/*69792*/           OPC_CheckChild2Type, MVT::v4i16,
/*69794*/           OPC_MoveParent,
/*69795*/           OPC_CheckType, MVT::v4i32,
/*69797*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69799*/           OPC_EmitInteger, MVT::i32, 14, 
/*69802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69816*/         /*SwitchType*/ 27, MVT::v2i32,// ->69845
/*69818*/           OPC_CheckChild1Type, MVT::v2i32,
/*69820*/           OPC_RecordChild2, // #1 = $Vm
/*69821*/           OPC_CheckChild2Type, MVT::v2i32,
/*69823*/           OPC_MoveParent,
/*69824*/           OPC_CheckType, MVT::v2i64,
/*69826*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69828*/           OPC_EmitInteger, MVT::i32, 14, 
/*69831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69845*/         0, // EndSwitchType
/*69846*/       /*Scope*/ 93, /*->69940*/
/*69847*/         OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*69850*/         OPC_RecordChild1, // #0 = $Vn
/*69851*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69881
/*69854*/           OPC_CheckChild1Type, MVT::v8i8,
/*69856*/           OPC_RecordChild2, // #1 = $Vm
/*69857*/           OPC_CheckChild2Type, MVT::v8i8,
/*69859*/           OPC_MoveParent,
/*69860*/           OPC_CheckType, MVT::v8i16,
/*69862*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69864*/           OPC_EmitInteger, MVT::i32, 14, 
/*69867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69881*/         /*SwitchType*/ 27, MVT::v4i16,// ->69910
/*69883*/           OPC_CheckChild1Type, MVT::v4i16,
/*69885*/           OPC_RecordChild2, // #1 = $Vm
/*69886*/           OPC_CheckChild2Type, MVT::v4i16,
/*69888*/           OPC_MoveParent,
/*69889*/           OPC_CheckType, MVT::v4i32,
/*69891*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69893*/           OPC_EmitInteger, MVT::i32, 14, 
/*69896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69899*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69910*/         /*SwitchType*/ 27, MVT::v2i32,// ->69939
/*69912*/           OPC_CheckChild1Type, MVT::v2i32,
/*69914*/           OPC_RecordChild2, // #1 = $Vm
/*69915*/           OPC_CheckChild2Type, MVT::v2i32,
/*69917*/           OPC_MoveParent,
/*69918*/           OPC_CheckType, MVT::v2i64,
/*69920*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69922*/           OPC_EmitInteger, MVT::i32, 14, 
/*69925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69939*/         0, // EndSwitchType
/*69940*/       0, /*End of Scope*/
/*69941*/     /*Scope*/ 69, /*->70011*/
/*69942*/       OPC_RecordChild0, // #0 = $Vm
/*69943*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->69966
/*69946*/         OPC_CheckChild0Type, MVT::v8i8,
/*69948*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69950*/         OPC_EmitInteger, MVT::i32, 14, 
/*69953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*69966*/       /*SwitchType*/ 20, MVT::v4i32,// ->69988
/*69968*/         OPC_CheckChild0Type, MVT::v4i16,
/*69970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69972*/         OPC_EmitInteger, MVT::i32, 14, 
/*69975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*69988*/       /*SwitchType*/ 20, MVT::v2i64,// ->70010
/*69990*/         OPC_CheckChild0Type, MVT::v2i32,
/*69992*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69994*/         OPC_EmitInteger, MVT::i32, 14, 
/*69997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*70010*/       0, // EndSwitchType
/*70011*/     0, /*End of Scope*/
/*70012*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->70618
/*70016*/     OPC_Scope, 18|128,3/*402*/, /*->70421*/ // 2 children in Scope
/*70019*/       OPC_MoveChild, 0,
/*70021*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->70221
/*70026*/         OPC_RecordChild0, // #0 = $Rn
/*70027*/         OPC_Scope, 63, /*->70092*/ // 3 children in Scope
/*70029*/           OPC_CheckChild0Type, MVT::v8i8,
/*70031*/           OPC_MoveParent,
/*70032*/           OPC_Scope, 24, /*->70058*/ // 2 children in Scope
/*70034*/             OPC_CheckChild1Integer, 8, 
/*70036*/             OPC_CheckType, MVT::v8i16,
/*70038*/             OPC_EmitInteger, MVT::i32, 8, 
/*70041*/             OPC_EmitInteger, MVT::i32, 14, 
/*70044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*70058*/           /*Scope*/ 32, /*->70091*/
/*70059*/             OPC_RecordChild1, // #1 = $SIMM
/*70060*/             OPC_MoveChild, 1,
/*70062*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70065*/             OPC_CheckPredicate, 121, // Predicate_imm1_7
/*70067*/             OPC_MoveParent,
/*70068*/             OPC_CheckType, MVT::v8i16,
/*70070*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70072*/             OPC_EmitConvertToTarget, 1,
/*70074*/             OPC_EmitInteger, MVT::i32, 14, 
/*70077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70091*/           0, /*End of Scope*/
/*70092*/         /*Scope*/ 63, /*->70156*/
/*70093*/           OPC_CheckChild0Type, MVT::v4i16,
/*70095*/           OPC_MoveParent,
/*70096*/           OPC_Scope, 24, /*->70122*/ // 2 children in Scope
/*70098*/             OPC_CheckChild1Integer, 16, 
/*70100*/             OPC_CheckType, MVT::v4i32,
/*70102*/             OPC_EmitInteger, MVT::i32, 16, 
/*70105*/             OPC_EmitInteger, MVT::i32, 14, 
/*70108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*70122*/           /*Scope*/ 32, /*->70155*/
/*70123*/             OPC_RecordChild1, // #1 = $SIMM
/*70124*/             OPC_MoveChild, 1,
/*70126*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70129*/             OPC_CheckPredicate, 16, // Predicate_imm1_15
/*70131*/             OPC_MoveParent,
/*70132*/             OPC_CheckType, MVT::v4i32,
/*70134*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70136*/             OPC_EmitConvertToTarget, 1,
/*70138*/             OPC_EmitInteger, MVT::i32, 14, 
/*70141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70144*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70155*/           0, /*End of Scope*/
/*70156*/         /*Scope*/ 63, /*->70220*/
/*70157*/           OPC_CheckChild0Type, MVT::v2i32,
/*70159*/           OPC_MoveParent,
/*70160*/           OPC_Scope, 24, /*->70186*/ // 2 children in Scope
/*70162*/             OPC_CheckChild1Integer, 32, 
/*70164*/             OPC_CheckType, MVT::v2i64,
/*70166*/             OPC_EmitInteger, MVT::i32, 32, 
/*70169*/             OPC_EmitInteger, MVT::i32, 14, 
/*70172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70175*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*70186*/           /*Scope*/ 32, /*->70219*/
/*70187*/             OPC_RecordChild1, // #1 = $SIMM
/*70188*/             OPC_MoveChild, 1,
/*70190*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70193*/             OPC_CheckPredicate, 122, // Predicate_imm1_31
/*70195*/             OPC_MoveParent,
/*70196*/             OPC_CheckType, MVT::v2i64,
/*70198*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70200*/             OPC_EmitConvertToTarget, 1,
/*70202*/             OPC_EmitInteger, MVT::i32, 14, 
/*70205*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70208*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70219*/           0, /*End of Scope*/
/*70220*/         0, /*End of Scope*/
/*70221*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->70420
/*70225*/         OPC_RecordChild0, // #0 = $Rn
/*70226*/         OPC_Scope, 63, /*->70291*/ // 3 children in Scope
/*70228*/           OPC_CheckChild0Type, MVT::v8i8,
/*70230*/           OPC_MoveParent,
/*70231*/           OPC_Scope, 24, /*->70257*/ // 2 children in Scope
/*70233*/             OPC_CheckChild1Integer, 8, 
/*70235*/             OPC_CheckType, MVT::v8i16,
/*70237*/             OPC_EmitInteger, MVT::i32, 8, 
/*70240*/             OPC_EmitInteger, MVT::i32, 14, 
/*70243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*70257*/           /*Scope*/ 32, /*->70290*/
/*70258*/             OPC_RecordChild1, // #1 = $SIMM
/*70259*/             OPC_MoveChild, 1,
/*70261*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70264*/             OPC_CheckPredicate, 121, // Predicate_imm1_7
/*70266*/             OPC_MoveParent,
/*70267*/             OPC_CheckType, MVT::v8i16,
/*70269*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70271*/             OPC_EmitConvertToTarget, 1,
/*70273*/             OPC_EmitInteger, MVT::i32, 14, 
/*70276*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70279*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70290*/           0, /*End of Scope*/
/*70291*/         /*Scope*/ 63, /*->70355*/
/*70292*/           OPC_CheckChild0Type, MVT::v4i16,
/*70294*/           OPC_MoveParent,
/*70295*/           OPC_Scope, 24, /*->70321*/ // 2 children in Scope
/*70297*/             OPC_CheckChild1Integer, 16, 
/*70299*/             OPC_CheckType, MVT::v4i32,
/*70301*/             OPC_EmitInteger, MVT::i32, 16, 
/*70304*/             OPC_EmitInteger, MVT::i32, 14, 
/*70307*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70310*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*70321*/           /*Scope*/ 32, /*->70354*/
/*70322*/             OPC_RecordChild1, // #1 = $SIMM
/*70323*/             OPC_MoveChild, 1,
/*70325*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70328*/             OPC_CheckPredicate, 16, // Predicate_imm1_15
/*70330*/             OPC_MoveParent,
/*70331*/             OPC_CheckType, MVT::v4i32,
/*70333*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70335*/             OPC_EmitConvertToTarget, 1,
/*70337*/             OPC_EmitInteger, MVT::i32, 14, 
/*70340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70343*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70354*/           0, /*End of Scope*/
/*70355*/         /*Scope*/ 63, /*->70419*/
/*70356*/           OPC_CheckChild0Type, MVT::v2i32,
/*70358*/           OPC_MoveParent,
/*70359*/           OPC_Scope, 24, /*->70385*/ // 2 children in Scope
/*70361*/             OPC_CheckChild1Integer, 32, 
/*70363*/             OPC_CheckType, MVT::v2i64,
/*70365*/             OPC_EmitInteger, MVT::i32, 32, 
/*70368*/             OPC_EmitInteger, MVT::i32, 14, 
/*70371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70374*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*70385*/           /*Scope*/ 32, /*->70418*/
/*70386*/             OPC_RecordChild1, // #1 = $SIMM
/*70387*/             OPC_MoveChild, 1,
/*70389*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70392*/             OPC_CheckPredicate, 122, // Predicate_imm1_31
/*70394*/             OPC_MoveParent,
/*70395*/             OPC_CheckType, MVT::v2i64,
/*70397*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70399*/             OPC_EmitConvertToTarget, 1,
/*70401*/             OPC_EmitInteger, MVT::i32, 14, 
/*70404*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70407*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70418*/           0, /*End of Scope*/
/*70419*/         0, /*End of Scope*/
/*70420*/       0, // EndSwitchOpcode
/*70421*/     /*Scope*/ 66|128,1/*194*/, /*->70617*/
/*70423*/       OPC_RecordChild0, // #0 = $Vm
/*70424*/       OPC_RecordChild1, // #1 = $SIMM
/*70425*/       OPC_MoveChild, 1,
/*70427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70430*/       OPC_MoveParent,
/*70431*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->70455
/*70434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70436*/         OPC_EmitConvertToTarget, 1,
/*70438*/         OPC_EmitInteger, MVT::i32, 14, 
/*70441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70455*/       /*SwitchType*/ 21, MVT::v4i16,// ->70478
/*70457*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70459*/         OPC_EmitConvertToTarget, 1,
/*70461*/         OPC_EmitInteger, MVT::i32, 14, 
/*70464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70478*/       /*SwitchType*/ 21, MVT::v2i32,// ->70501
/*70480*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70482*/         OPC_EmitConvertToTarget, 1,
/*70484*/         OPC_EmitInteger, MVT::i32, 14, 
/*70487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70501*/       /*SwitchType*/ 21, MVT::v1i64,// ->70524
/*70503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70505*/         OPC_EmitConvertToTarget, 1,
/*70507*/         OPC_EmitInteger, MVT::i32, 14, 
/*70510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*70524*/       /*SwitchType*/ 21, MVT::v16i8,// ->70547
/*70526*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70528*/         OPC_EmitConvertToTarget, 1,
/*70530*/         OPC_EmitInteger, MVT::i32, 14, 
/*70533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*70547*/       /*SwitchType*/ 21, MVT::v8i16,// ->70570
/*70549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70551*/         OPC_EmitConvertToTarget, 1,
/*70553*/         OPC_EmitInteger, MVT::i32, 14, 
/*70556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70570*/       /*SwitchType*/ 21, MVT::v4i32,// ->70593
/*70572*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70574*/         OPC_EmitConvertToTarget, 1,
/*70576*/         OPC_EmitInteger, MVT::i32, 14, 
/*70579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70593*/       /*SwitchType*/ 21, MVT::v2i64,// ->70616
/*70595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70597*/         OPC_EmitConvertToTarget, 1,
/*70599*/         OPC_EmitInteger, MVT::i32, 14, 
/*70602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70616*/       0, // EndSwitchType
/*70617*/     0, /*End of Scope*/
/*70618*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->70788
/*70622*/     OPC_RecordChild0, // #0 = $Vn
/*70623*/     OPC_Scope, 68, /*->70693*/ // 3 children in Scope
/*70625*/       OPC_CheckChild0Type, MVT::v4i16,
/*70627*/       OPC_Scope, 40, /*->70669*/ // 2 children in Scope
/*70629*/         OPC_MoveChild, 1,
/*70631*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70634*/         OPC_RecordChild0, // #1 = $Vm
/*70635*/         OPC_CheckChild0Type, MVT::v4i16,
/*70637*/         OPC_RecordChild1, // #2 = $lane
/*70638*/         OPC_MoveChild, 1,
/*70640*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70643*/         OPC_MoveParent,
/*70644*/         OPC_MoveParent,
/*70645*/         OPC_CheckType, MVT::v4i32,
/*70647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70649*/         OPC_EmitConvertToTarget, 2,
/*70651*/         OPC_EmitInteger, MVT::i32, 14, 
/*70654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*70669*/       /*Scope*/ 22, /*->70692*/
/*70670*/         OPC_RecordChild1, // #1 = $Vm
/*70671*/         OPC_CheckType, MVT::v4i32,
/*70673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70675*/         OPC_EmitInteger, MVT::i32, 14, 
/*70678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70692*/       0, /*End of Scope*/
/*70693*/     /*Scope*/ 68, /*->70762*/
/*70694*/       OPC_CheckChild0Type, MVT::v2i32,
/*70696*/       OPC_Scope, 40, /*->70738*/ // 2 children in Scope
/*70698*/         OPC_MoveChild, 1,
/*70700*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70703*/         OPC_RecordChild0, // #1 = $Vm
/*70704*/         OPC_CheckChild0Type, MVT::v2i32,
/*70706*/         OPC_RecordChild1, // #2 = $lane
/*70707*/         OPC_MoveChild, 1,
/*70709*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70712*/         OPC_MoveParent,
/*70713*/         OPC_MoveParent,
/*70714*/         OPC_CheckType, MVT::v2i64,
/*70716*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70718*/         OPC_EmitConvertToTarget, 2,
/*70720*/         OPC_EmitInteger, MVT::i32, 14, 
/*70723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*70738*/       /*Scope*/ 22, /*->70761*/
/*70739*/         OPC_RecordChild1, // #1 = $Vm
/*70740*/         OPC_CheckType, MVT::v2i64,
/*70742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70744*/         OPC_EmitInteger, MVT::i32, 14, 
/*70747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70761*/       0, /*End of Scope*/
/*70762*/     /*Scope*/ 24, /*->70787*/
/*70763*/       OPC_CheckChild0Type, MVT::v8i8,
/*70765*/       OPC_RecordChild1, // #1 = $Vm
/*70766*/       OPC_CheckType, MVT::v8i16,
/*70768*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70770*/       OPC_EmitInteger, MVT::i32, 14, 
/*70773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70787*/     0, /*End of Scope*/
/*70788*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->70958
/*70792*/     OPC_RecordChild0, // #0 = $Vn
/*70793*/     OPC_Scope, 68, /*->70863*/ // 3 children in Scope
/*70795*/       OPC_CheckChild0Type, MVT::v4i16,
/*70797*/       OPC_Scope, 40, /*->70839*/ // 2 children in Scope
/*70799*/         OPC_MoveChild, 1,
/*70801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70804*/         OPC_RecordChild0, // #1 = $Vm
/*70805*/         OPC_CheckChild0Type, MVT::v4i16,
/*70807*/         OPC_RecordChild1, // #2 = $lane
/*70808*/         OPC_MoveChild, 1,
/*70810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70813*/         OPC_MoveParent,
/*70814*/         OPC_MoveParent,
/*70815*/         OPC_CheckType, MVT::v4i32,
/*70817*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70819*/         OPC_EmitConvertToTarget, 2,
/*70821*/         OPC_EmitInteger, MVT::i32, 14, 
/*70824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*70839*/       /*Scope*/ 22, /*->70862*/
/*70840*/         OPC_RecordChild1, // #1 = $Vm
/*70841*/         OPC_CheckType, MVT::v4i32,
/*70843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70845*/         OPC_EmitInteger, MVT::i32, 14, 
/*70848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70862*/       0, /*End of Scope*/
/*70863*/     /*Scope*/ 68, /*->70932*/
/*70864*/       OPC_CheckChild0Type, MVT::v2i32,
/*70866*/       OPC_Scope, 40, /*->70908*/ // 2 children in Scope
/*70868*/         OPC_MoveChild, 1,
/*70870*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70873*/         OPC_RecordChild0, // #1 = $Vm
/*70874*/         OPC_CheckChild0Type, MVT::v2i32,
/*70876*/         OPC_RecordChild1, // #2 = $lane
/*70877*/         OPC_MoveChild, 1,
/*70879*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70882*/         OPC_MoveParent,
/*70883*/         OPC_MoveParent,
/*70884*/         OPC_CheckType, MVT::v2i64,
/*70886*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70888*/         OPC_EmitConvertToTarget, 2,
/*70890*/         OPC_EmitInteger, MVT::i32, 14, 
/*70893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*70908*/       /*Scope*/ 22, /*->70931*/
/*70909*/         OPC_RecordChild1, // #1 = $Vm
/*70910*/         OPC_CheckType, MVT::v2i64,
/*70912*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70914*/         OPC_EmitInteger, MVT::i32, 14, 
/*70917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70931*/       0, /*End of Scope*/
/*70932*/     /*Scope*/ 24, /*->70957*/
/*70933*/       OPC_CheckChild0Type, MVT::v8i8,
/*70935*/       OPC_RecordChild1, // #1 = $Vm
/*70936*/       OPC_CheckType, MVT::v8i16,
/*70938*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70940*/       OPC_EmitInteger, MVT::i32, 14, 
/*70943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70957*/     0, /*End of Scope*/
/*70958*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->71069
/*70961*/     OPC_RecordChild0, // #0 = $Vm
/*70962*/     OPC_Scope, 34, /*->70998*/ // 3 children in Scope
/*70964*/       OPC_CheckChild0Type, MVT::v8i16,
/*70966*/       OPC_RecordChild1, // #1 = $SIMM
/*70967*/       OPC_MoveChild, 1,
/*70969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70972*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*70974*/       OPC_MoveParent,
/*70975*/       OPC_CheckType, MVT::v8i8,
/*70977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70979*/       OPC_EmitConvertToTarget, 1,
/*70981*/       OPC_EmitInteger, MVT::i32, 14, 
/*70984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70998*/     /*Scope*/ 34, /*->71033*/
/*70999*/       OPC_CheckChild0Type, MVT::v4i32,
/*71001*/       OPC_RecordChild1, // #1 = $SIMM
/*71002*/       OPC_MoveChild, 1,
/*71004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71007*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71009*/       OPC_MoveParent,
/*71010*/       OPC_CheckType, MVT::v4i16,
/*71012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71014*/       OPC_EmitConvertToTarget, 1,
/*71016*/       OPC_EmitInteger, MVT::i32, 14, 
/*71019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71033*/     /*Scope*/ 34, /*->71068*/
/*71034*/       OPC_CheckChild0Type, MVT::v2i64,
/*71036*/       OPC_RecordChild1, // #1 = $SIMM
/*71037*/       OPC_MoveChild, 1,
/*71039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71042*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71044*/       OPC_MoveParent,
/*71045*/       OPC_CheckType, MVT::v2i32,
/*71047*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71049*/       OPC_EmitConvertToTarget, 1,
/*71051*/       OPC_EmitInteger, MVT::i32, 14, 
/*71054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71068*/     0, /*End of Scope*/
/*71069*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->71180
/*71072*/     OPC_RecordChild0, // #0 = $Vm
/*71073*/     OPC_Scope, 34, /*->71109*/ // 3 children in Scope
/*71075*/       OPC_CheckChild0Type, MVT::v8i16,
/*71077*/       OPC_RecordChild1, // #1 = $SIMM
/*71078*/       OPC_MoveChild, 1,
/*71080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71083*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71085*/       OPC_MoveParent,
/*71086*/       OPC_CheckType, MVT::v8i8,
/*71088*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71090*/       OPC_EmitConvertToTarget, 1,
/*71092*/       OPC_EmitInteger, MVT::i32, 14, 
/*71095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71109*/     /*Scope*/ 34, /*->71144*/
/*71110*/       OPC_CheckChild0Type, MVT::v4i32,
/*71112*/       OPC_RecordChild1, // #1 = $SIMM
/*71113*/       OPC_MoveChild, 1,
/*71115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71118*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71120*/       OPC_MoveParent,
/*71121*/       OPC_CheckType, MVT::v4i16,
/*71123*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71125*/       OPC_EmitConvertToTarget, 1,
/*71127*/       OPC_EmitInteger, MVT::i32, 14, 
/*71130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71144*/     /*Scope*/ 34, /*->71179*/
/*71145*/       OPC_CheckChild0Type, MVT::v2i64,
/*71147*/       OPC_RecordChild1, // #1 = $SIMM
/*71148*/       OPC_MoveChild, 1,
/*71150*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71153*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71155*/       OPC_MoveParent,
/*71156*/       OPC_CheckType, MVT::v2i32,
/*71158*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71160*/       OPC_EmitConvertToTarget, 1,
/*71162*/       OPC_EmitInteger, MVT::i32, 14, 
/*71165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71179*/     0, /*End of Scope*/
/*71180*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->71291
/*71183*/     OPC_RecordChild0, // #0 = $Vm
/*71184*/     OPC_Scope, 34, /*->71220*/ // 3 children in Scope
/*71186*/       OPC_CheckChild0Type, MVT::v8i16,
/*71188*/       OPC_RecordChild1, // #1 = $SIMM
/*71189*/       OPC_MoveChild, 1,
/*71191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71194*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71196*/       OPC_MoveParent,
/*71197*/       OPC_CheckType, MVT::v8i8,
/*71199*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71201*/       OPC_EmitConvertToTarget, 1,
/*71203*/       OPC_EmitInteger, MVT::i32, 14, 
/*71206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71220*/     /*Scope*/ 34, /*->71255*/
/*71221*/       OPC_CheckChild0Type, MVT::v4i32,
/*71223*/       OPC_RecordChild1, // #1 = $SIMM
/*71224*/       OPC_MoveChild, 1,
/*71226*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71229*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71231*/       OPC_MoveParent,
/*71232*/       OPC_CheckType, MVT::v4i16,
/*71234*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71236*/       OPC_EmitConvertToTarget, 1,
/*71238*/       OPC_EmitInteger, MVT::i32, 14, 
/*71241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71255*/     /*Scope*/ 34, /*->71290*/
/*71256*/       OPC_CheckChild0Type, MVT::v2i64,
/*71258*/       OPC_RecordChild1, // #1 = $SIMM
/*71259*/       OPC_MoveChild, 1,
/*71261*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71264*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71266*/       OPC_MoveParent,
/*71267*/       OPC_CheckType, MVT::v2i32,
/*71269*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71271*/       OPC_EmitConvertToTarget, 1,
/*71273*/       OPC_EmitInteger, MVT::i32, 14, 
/*71276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71290*/     0, /*End of Scope*/
/*71291*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->71402
/*71294*/     OPC_RecordChild0, // #0 = $Vm
/*71295*/     OPC_Scope, 34, /*->71331*/ // 3 children in Scope
/*71297*/       OPC_CheckChild0Type, MVT::v8i16,
/*71299*/       OPC_RecordChild1, // #1 = $SIMM
/*71300*/       OPC_MoveChild, 1,
/*71302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71305*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71307*/       OPC_MoveParent,
/*71308*/       OPC_CheckType, MVT::v8i8,
/*71310*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71312*/       OPC_EmitConvertToTarget, 1,
/*71314*/       OPC_EmitInteger, MVT::i32, 14, 
/*71317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71331*/     /*Scope*/ 34, /*->71366*/
/*71332*/       OPC_CheckChild0Type, MVT::v4i32,
/*71334*/       OPC_RecordChild1, // #1 = $SIMM
/*71335*/       OPC_MoveChild, 1,
/*71337*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71340*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71342*/       OPC_MoveParent,
/*71343*/       OPC_CheckType, MVT::v4i16,
/*71345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71347*/       OPC_EmitConvertToTarget, 1,
/*71349*/       OPC_EmitInteger, MVT::i32, 14, 
/*71352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71366*/     /*Scope*/ 34, /*->71401*/
/*71367*/       OPC_CheckChild0Type, MVT::v2i64,
/*71369*/       OPC_RecordChild1, // #1 = $SIMM
/*71370*/       OPC_MoveChild, 1,
/*71372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71375*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71377*/       OPC_MoveParent,
/*71378*/       OPC_CheckType, MVT::v2i32,
/*71380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71382*/       OPC_EmitConvertToTarget, 1,
/*71384*/       OPC_EmitInteger, MVT::i32, 14, 
/*71387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71401*/     0, /*End of Scope*/
/*71402*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->71513
/*71405*/     OPC_RecordChild0, // #0 = $Vm
/*71406*/     OPC_Scope, 34, /*->71442*/ // 3 children in Scope
/*71408*/       OPC_CheckChild0Type, MVT::v8i16,
/*71410*/       OPC_RecordChild1, // #1 = $SIMM
/*71411*/       OPC_MoveChild, 1,
/*71413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71416*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71418*/       OPC_MoveParent,
/*71419*/       OPC_CheckType, MVT::v8i8,
/*71421*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71423*/       OPC_EmitConvertToTarget, 1,
/*71425*/       OPC_EmitInteger, MVT::i32, 14, 
/*71428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71442*/     /*Scope*/ 34, /*->71477*/
/*71443*/       OPC_CheckChild0Type, MVT::v4i32,
/*71445*/       OPC_RecordChild1, // #1 = $SIMM
/*71446*/       OPC_MoveChild, 1,
/*71448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71451*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71453*/       OPC_MoveParent,
/*71454*/       OPC_CheckType, MVT::v4i16,
/*71456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71458*/       OPC_EmitConvertToTarget, 1,
/*71460*/       OPC_EmitInteger, MVT::i32, 14, 
/*71463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71477*/     /*Scope*/ 34, /*->71512*/
/*71478*/       OPC_CheckChild0Type, MVT::v2i64,
/*71480*/       OPC_RecordChild1, // #1 = $SIMM
/*71481*/       OPC_MoveChild, 1,
/*71483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71486*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71488*/       OPC_MoveParent,
/*71489*/       OPC_CheckType, MVT::v2i32,
/*71491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71493*/       OPC_EmitConvertToTarget, 1,
/*71495*/       OPC_EmitInteger, MVT::i32, 14, 
/*71498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71512*/     0, /*End of Scope*/
/*71513*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->71624
/*71516*/     OPC_RecordChild0, // #0 = $Vm
/*71517*/     OPC_Scope, 34, /*->71553*/ // 3 children in Scope
/*71519*/       OPC_CheckChild0Type, MVT::v8i16,
/*71521*/       OPC_RecordChild1, // #1 = $SIMM
/*71522*/       OPC_MoveChild, 1,
/*71524*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71527*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71529*/       OPC_MoveParent,
/*71530*/       OPC_CheckType, MVT::v8i8,
/*71532*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71534*/       OPC_EmitConvertToTarget, 1,
/*71536*/       OPC_EmitInteger, MVT::i32, 14, 
/*71539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71553*/     /*Scope*/ 34, /*->71588*/
/*71554*/       OPC_CheckChild0Type, MVT::v4i32,
/*71556*/       OPC_RecordChild1, // #1 = $SIMM
/*71557*/       OPC_MoveChild, 1,
/*71559*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71562*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71564*/       OPC_MoveParent,
/*71565*/       OPC_CheckType, MVT::v4i16,
/*71567*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71569*/       OPC_EmitConvertToTarget, 1,
/*71571*/       OPC_EmitInteger, MVT::i32, 14, 
/*71574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71588*/     /*Scope*/ 34, /*->71623*/
/*71589*/       OPC_CheckChild0Type, MVT::v2i64,
/*71591*/       OPC_RecordChild1, // #1 = $SIMM
/*71592*/       OPC_MoveChild, 1,
/*71594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71597*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71599*/       OPC_MoveParent,
/*71600*/       OPC_CheckType, MVT::v2i32,
/*71602*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71604*/       OPC_EmitConvertToTarget, 1,
/*71606*/       OPC_EmitInteger, MVT::i32, 14, 
/*71609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71623*/     0, /*End of Scope*/
/*71624*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->71735
/*71627*/     OPC_RecordChild0, // #0 = $Vm
/*71628*/     OPC_Scope, 34, /*->71664*/ // 3 children in Scope
/*71630*/       OPC_CheckChild0Type, MVT::v8i16,
/*71632*/       OPC_RecordChild1, // #1 = $SIMM
/*71633*/       OPC_MoveChild, 1,
/*71635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71638*/       OPC_CheckPredicate, 118, // Predicate_shr_imm8
/*71640*/       OPC_MoveParent,
/*71641*/       OPC_CheckType, MVT::v8i8,
/*71643*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71645*/       OPC_EmitConvertToTarget, 1,
/*71647*/       OPC_EmitInteger, MVT::i32, 14, 
/*71650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71664*/     /*Scope*/ 34, /*->71699*/
/*71665*/       OPC_CheckChild0Type, MVT::v4i32,
/*71667*/       OPC_RecordChild1, // #1 = $SIMM
/*71668*/       OPC_MoveChild, 1,
/*71670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71673*/       OPC_CheckPredicate, 119, // Predicate_shr_imm16
/*71675*/       OPC_MoveParent,
/*71676*/       OPC_CheckType, MVT::v4i16,
/*71678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71680*/       OPC_EmitConvertToTarget, 1,
/*71682*/       OPC_EmitInteger, MVT::i32, 14, 
/*71685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71699*/     /*Scope*/ 34, /*->71734*/
/*71700*/       OPC_CheckChild0Type, MVT::v2i64,
/*71702*/       OPC_RecordChild1, // #1 = $SIMM
/*71703*/       OPC_MoveChild, 1,
/*71705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71708*/       OPC_CheckPredicate, 120, // Predicate_shr_imm32
/*71710*/       OPC_MoveParent,
/*71711*/       OPC_CheckType, MVT::v2i32,
/*71713*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71715*/       OPC_EmitConvertToTarget, 1,
/*71717*/       OPC_EmitInteger, MVT::i32, 14, 
/*71720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71734*/     0, /*End of Scope*/
/*71735*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->72177
/*71739*/     OPC_RecordChild0, // #0 = $Vm
/*71740*/     OPC_Scope, 62, /*->71804*/ // 8 children in Scope
/*71742*/       OPC_CheckChild0Type, MVT::v8i8,
/*71744*/       OPC_RecordChild1, // #1 = $lane
/*71745*/       OPC_MoveChild, 1,
/*71747*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71750*/       OPC_Scope, 26, /*->71778*/ // 2 children in Scope
/*71752*/         OPC_CheckPredicate, 123, // Predicate_VectorIndex32
/*71754*/         OPC_MoveParent,
/*71755*/         OPC_CheckType, MVT::v16i8,
/*71757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71759*/         OPC_EmitConvertToTarget, 1,
/*71761*/         OPC_EmitInteger, MVT::i32, 14, 
/*71764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*71778*/       /*Scope*/ 24, /*->71803*/
/*71779*/         OPC_MoveParent,
/*71780*/         OPC_CheckType, MVT::v8i8,
/*71782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71784*/         OPC_EmitConvertToTarget, 1,
/*71786*/         OPC_EmitInteger, MVT::i32, 14, 
/*71789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*71803*/       0, /*End of Scope*/
/*71804*/     /*Scope*/ 62, /*->71867*/
/*71805*/       OPC_CheckChild0Type, MVT::v4i16,
/*71807*/       OPC_RecordChild1, // #1 = $lane
/*71808*/       OPC_MoveChild, 1,
/*71810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71813*/       OPC_Scope, 26, /*->71841*/ // 2 children in Scope
/*71815*/         OPC_CheckPredicate, 123, // Predicate_VectorIndex32
/*71817*/         OPC_MoveParent,
/*71818*/         OPC_CheckType, MVT::v8i16,
/*71820*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71822*/         OPC_EmitConvertToTarget, 1,
/*71824*/         OPC_EmitInteger, MVT::i32, 14, 
/*71827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71841*/       /*Scope*/ 24, /*->71866*/
/*71842*/         OPC_MoveParent,
/*71843*/         OPC_CheckType, MVT::v4i16,
/*71845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71847*/         OPC_EmitConvertToTarget, 1,
/*71849*/         OPC_EmitInteger, MVT::i32, 14, 
/*71852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71866*/       0, /*End of Scope*/
/*71867*/     /*Scope*/ 62, /*->71930*/
/*71868*/       OPC_CheckChild0Type, MVT::v2i32,
/*71870*/       OPC_RecordChild1, // #1 = $lane
/*71871*/       OPC_MoveChild, 1,
/*71873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71876*/       OPC_Scope, 26, /*->71904*/ // 2 children in Scope
/*71878*/         OPC_CheckPredicate, 123, // Predicate_VectorIndex32
/*71880*/         OPC_MoveParent,
/*71881*/         OPC_CheckType, MVT::v4i32,
/*71883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71885*/         OPC_EmitConvertToTarget, 1,
/*71887*/         OPC_EmitInteger, MVT::i32, 14, 
/*71890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71904*/       /*Scope*/ 24, /*->71929*/
/*71905*/         OPC_MoveParent,
/*71906*/         OPC_CheckType, MVT::v2i32,
/*71908*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71910*/         OPC_EmitConvertToTarget, 1,
/*71912*/         OPC_EmitInteger, MVT::i32, 14, 
/*71915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71929*/       0, /*End of Scope*/
/*71930*/     /*Scope*/ 47, /*->71978*/
/*71931*/       OPC_CheckChild0Type, MVT::v16i8,
/*71933*/       OPC_RecordChild1, // #1 = $lane
/*71934*/       OPC_MoveChild, 1,
/*71936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71939*/       OPC_MoveParent,
/*71940*/       OPC_CheckType, MVT::v16i8,
/*71942*/       OPC_EmitConvertToTarget, 1,
/*71944*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*71947*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*71956*/       OPC_EmitConvertToTarget, 1,
/*71958*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*71961*/       OPC_EmitInteger, MVT::i32, 14, 
/*71964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*71978*/     /*Scope*/ 47, /*->72026*/
/*71979*/       OPC_CheckChild0Type, MVT::v8i16,
/*71981*/       OPC_RecordChild1, // #1 = $lane
/*71982*/       OPC_MoveChild, 1,
/*71984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71987*/       OPC_MoveParent,
/*71988*/       OPC_CheckType, MVT::v8i16,
/*71990*/       OPC_EmitConvertToTarget, 1,
/*71992*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*71995*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*72004*/       OPC_EmitConvertToTarget, 1,
/*72006*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*72009*/       OPC_EmitInteger, MVT::i32, 14, 
/*72012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*72026*/     /*Scope*/ 47, /*->72074*/
/*72027*/       OPC_CheckChild0Type, MVT::v4i32,
/*72029*/       OPC_RecordChild1, // #1 = $lane
/*72030*/       OPC_MoveChild, 1,
/*72032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72035*/       OPC_MoveParent,
/*72036*/       OPC_CheckType, MVT::v4i32,
/*72038*/       OPC_EmitConvertToTarget, 1,
/*72040*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72043*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72052*/       OPC_EmitConvertToTarget, 1,
/*72054*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72057*/       OPC_EmitInteger, MVT::i32, 14, 
/*72060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72074*/     /*Scope*/ 53, /*->72128*/
/*72075*/       OPC_CheckChild0Type, MVT::v2f32,
/*72077*/       OPC_RecordChild1, // #1 = $lane
/*72078*/       OPC_MoveChild, 1,
/*72080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72083*/       OPC_MoveParent,
/*72084*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->72106
/*72087*/         OPC_EmitConvertToTarget, 1,
/*72089*/         OPC_EmitInteger, MVT::i32, 14, 
/*72092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72106*/       /*SwitchType*/ 19, MVT::v4f32,// ->72127
/*72108*/         OPC_EmitConvertToTarget, 1,
/*72110*/         OPC_EmitInteger, MVT::i32, 14, 
/*72113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72127*/       0, // EndSwitchType
/*72128*/     /*Scope*/ 47, /*->72176*/
/*72129*/       OPC_CheckChild0Type, MVT::v4f32,
/*72131*/       OPC_RecordChild1, // #1 = $lane
/*72132*/       OPC_MoveChild, 1,
/*72134*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72137*/       OPC_MoveParent,
/*72138*/       OPC_CheckType, MVT::v4f32,
/*72140*/       OPC_EmitConvertToTarget, 1,
/*72142*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72145*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72154*/       OPC_EmitConvertToTarget, 1,
/*72156*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72159*/       OPC_EmitInteger, MVT::i32, 14, 
/*72162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72176*/     0, /*End of Scope*/
/*72177*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->72274
/*72180*/     OPC_RecordChild0, // #0 = $src
/*72181*/     OPC_RecordChild1, // #1 = $SIMM
/*72182*/     OPC_MoveChild, 1,
/*72184*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72187*/     OPC_MoveParent,
/*72188*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->72210
/*72191*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72193*/       OPC_EmitInteger, MVT::i32, 14, 
/*72196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*72210*/     /*SwitchType*/ 19, MVT::v2i32,// ->72231
/*72212*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72214*/       OPC_EmitInteger, MVT::i32, 14, 
/*72217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*72231*/     /*SwitchType*/ 19, MVT::v8i16,// ->72252
/*72233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72235*/       OPC_EmitInteger, MVT::i32, 14, 
/*72238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*72252*/     /*SwitchType*/ 19, MVT::v4i32,// ->72273
/*72254*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72256*/       OPC_EmitInteger, MVT::i32, 14, 
/*72259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*72273*/     0, // EndSwitchType
/*72274*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->72371
/*72277*/     OPC_RecordChild0, // #0 = $src
/*72278*/     OPC_RecordChild1, // #1 = $SIMM
/*72279*/     OPC_MoveChild, 1,
/*72281*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72284*/     OPC_MoveParent,
/*72285*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->72307
/*72288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72290*/       OPC_EmitInteger, MVT::i32, 14, 
/*72293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*72307*/     /*SwitchType*/ 19, MVT::v2i32,// ->72328
/*72309*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72311*/       OPC_EmitInteger, MVT::i32, 14, 
/*72314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*72328*/     /*SwitchType*/ 19, MVT::v8i16,// ->72349
/*72330*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72332*/       OPC_EmitInteger, MVT::i32, 14, 
/*72335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*72349*/     /*SwitchType*/ 19, MVT::v4i32,// ->72370
/*72351*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72353*/       OPC_EmitInteger, MVT::i32, 14, 
/*72356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*72370*/     0, // EndSwitchType
/*72371*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->72463
/*72374*/     OPC_RecordChild0, // #0 = $SIMM
/*72375*/     OPC_MoveChild, 0,
/*72377*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72380*/     OPC_MoveParent,
/*72381*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->72402
/*72384*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72386*/       OPC_EmitInteger, MVT::i32, 14, 
/*72389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*72402*/     /*SwitchType*/ 18, MVT::v8i16,// ->72422
/*72404*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72406*/       OPC_EmitInteger, MVT::i32, 14, 
/*72409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*72422*/     /*SwitchType*/ 18, MVT::v2i32,// ->72442
/*72424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72426*/       OPC_EmitInteger, MVT::i32, 14, 
/*72429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*72442*/     /*SwitchType*/ 18, MVT::v4i32,// ->72462
/*72444*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72446*/       OPC_EmitInteger, MVT::i32, 14, 
/*72449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*72462*/     0, // EndSwitchType
/*72463*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->72661
/*72467*/     OPC_RecordChild0, // #0 = $Vm
/*72468*/     OPC_RecordChild1, // #1 = $SIMM
/*72469*/     OPC_MoveChild, 1,
/*72471*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72474*/     OPC_MoveParent,
/*72475*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72499
/*72478*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72480*/       OPC_EmitConvertToTarget, 1,
/*72482*/       OPC_EmitInteger, MVT::i32, 14, 
/*72485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72499*/     /*SwitchType*/ 21, MVT::v4i16,// ->72522
/*72501*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72503*/       OPC_EmitConvertToTarget, 1,
/*72505*/       OPC_EmitInteger, MVT::i32, 14, 
/*72508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72522*/     /*SwitchType*/ 21, MVT::v2i32,// ->72545
/*72524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72526*/       OPC_EmitConvertToTarget, 1,
/*72528*/       OPC_EmitInteger, MVT::i32, 14, 
/*72531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72545*/     /*SwitchType*/ 21, MVT::v1i64,// ->72568
/*72547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72549*/       OPC_EmitConvertToTarget, 1,
/*72551*/       OPC_EmitInteger, MVT::i32, 14, 
/*72554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72568*/     /*SwitchType*/ 21, MVT::v16i8,// ->72591
/*72570*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72572*/       OPC_EmitConvertToTarget, 1,
/*72574*/       OPC_EmitInteger, MVT::i32, 14, 
/*72577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72591*/     /*SwitchType*/ 21, MVT::v8i16,// ->72614
/*72593*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72595*/       OPC_EmitConvertToTarget, 1,
/*72597*/       OPC_EmitInteger, MVT::i32, 14, 
/*72600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72614*/     /*SwitchType*/ 21, MVT::v4i32,// ->72637
/*72616*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72618*/       OPC_EmitConvertToTarget, 1,
/*72620*/       OPC_EmitInteger, MVT::i32, 14, 
/*72623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72637*/     /*SwitchType*/ 21, MVT::v2i64,// ->72660
/*72639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72641*/       OPC_EmitConvertToTarget, 1,
/*72643*/       OPC_EmitInteger, MVT::i32, 14, 
/*72646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72660*/     0, // EndSwitchType
/*72661*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->72859
/*72665*/     OPC_RecordChild0, // #0 = $Vm
/*72666*/     OPC_RecordChild1, // #1 = $SIMM
/*72667*/     OPC_MoveChild, 1,
/*72669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72672*/     OPC_MoveParent,
/*72673*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72697
/*72676*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72678*/       OPC_EmitConvertToTarget, 1,
/*72680*/       OPC_EmitInteger, MVT::i32, 14, 
/*72683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72697*/     /*SwitchType*/ 21, MVT::v4i16,// ->72720
/*72699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72701*/       OPC_EmitConvertToTarget, 1,
/*72703*/       OPC_EmitInteger, MVT::i32, 14, 
/*72706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72720*/     /*SwitchType*/ 21, MVT::v2i32,// ->72743
/*72722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72724*/       OPC_EmitConvertToTarget, 1,
/*72726*/       OPC_EmitInteger, MVT::i32, 14, 
/*72729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72743*/     /*SwitchType*/ 21, MVT::v1i64,// ->72766
/*72745*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72747*/       OPC_EmitConvertToTarget, 1,
/*72749*/       OPC_EmitInteger, MVT::i32, 14, 
/*72752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72766*/     /*SwitchType*/ 21, MVT::v16i8,// ->72789
/*72768*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72770*/       OPC_EmitConvertToTarget, 1,
/*72772*/       OPC_EmitInteger, MVT::i32, 14, 
/*72775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72789*/     /*SwitchType*/ 21, MVT::v8i16,// ->72812
/*72791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72793*/       OPC_EmitConvertToTarget, 1,
/*72795*/       OPC_EmitInteger, MVT::i32, 14, 
/*72798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72812*/     /*SwitchType*/ 21, MVT::v4i32,// ->72835
/*72814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72816*/       OPC_EmitConvertToTarget, 1,
/*72818*/       OPC_EmitInteger, MVT::i32, 14, 
/*72821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72835*/     /*SwitchType*/ 21, MVT::v2i64,// ->72858
/*72837*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72839*/       OPC_EmitConvertToTarget, 1,
/*72841*/       OPC_EmitInteger, MVT::i32, 14, 
/*72844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72858*/     0, // EndSwitchType
/*72859*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->73057
/*72863*/     OPC_RecordChild0, // #0 = $Vm
/*72864*/     OPC_RecordChild1, // #1 = $SIMM
/*72865*/     OPC_MoveChild, 1,
/*72867*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72870*/     OPC_MoveParent,
/*72871*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72895
/*72874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72876*/       OPC_EmitConvertToTarget, 1,
/*72878*/       OPC_EmitInteger, MVT::i32, 14, 
/*72881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72895*/     /*SwitchType*/ 21, MVT::v4i16,// ->72918
/*72897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72899*/       OPC_EmitConvertToTarget, 1,
/*72901*/       OPC_EmitInteger, MVT::i32, 14, 
/*72904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72918*/     /*SwitchType*/ 21, MVT::v2i32,// ->72941
/*72920*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72922*/       OPC_EmitConvertToTarget, 1,
/*72924*/       OPC_EmitInteger, MVT::i32, 14, 
/*72927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72941*/     /*SwitchType*/ 21, MVT::v1i64,// ->72964
/*72943*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72945*/       OPC_EmitConvertToTarget, 1,
/*72947*/       OPC_EmitInteger, MVT::i32, 14, 
/*72950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72964*/     /*SwitchType*/ 21, MVT::v16i8,// ->72987
/*72966*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72968*/       OPC_EmitConvertToTarget, 1,
/*72970*/       OPC_EmitInteger, MVT::i32, 14, 
/*72973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72987*/     /*SwitchType*/ 21, MVT::v8i16,// ->73010
/*72989*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72991*/       OPC_EmitConvertToTarget, 1,
/*72993*/       OPC_EmitInteger, MVT::i32, 14, 
/*72996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73010*/     /*SwitchType*/ 21, MVT::v4i32,// ->73033
/*73012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73014*/       OPC_EmitConvertToTarget, 1,
/*73016*/       OPC_EmitInteger, MVT::i32, 14, 
/*73019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73033*/     /*SwitchType*/ 21, MVT::v2i64,// ->73056
/*73035*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73037*/       OPC_EmitConvertToTarget, 1,
/*73039*/       OPC_EmitInteger, MVT::i32, 14, 
/*73042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73056*/     0, // EndSwitchType
/*73057*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->73255
/*73061*/     OPC_RecordChild0, // #0 = $Vm
/*73062*/     OPC_RecordChild1, // #1 = $SIMM
/*73063*/     OPC_MoveChild, 1,
/*73065*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73068*/     OPC_MoveParent,
/*73069*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73093
/*73072*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73074*/       OPC_EmitConvertToTarget, 1,
/*73076*/       OPC_EmitInteger, MVT::i32, 14, 
/*73079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73093*/     /*SwitchType*/ 21, MVT::v4i16,// ->73116
/*73095*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73097*/       OPC_EmitConvertToTarget, 1,
/*73099*/       OPC_EmitInteger, MVT::i32, 14, 
/*73102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73116*/     /*SwitchType*/ 21, MVT::v2i32,// ->73139
/*73118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73120*/       OPC_EmitConvertToTarget, 1,
/*73122*/       OPC_EmitInteger, MVT::i32, 14, 
/*73125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73139*/     /*SwitchType*/ 21, MVT::v1i64,// ->73162
/*73141*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73143*/       OPC_EmitConvertToTarget, 1,
/*73145*/       OPC_EmitInteger, MVT::i32, 14, 
/*73148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73162*/     /*SwitchType*/ 21, MVT::v16i8,// ->73185
/*73164*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73166*/       OPC_EmitConvertToTarget, 1,
/*73168*/       OPC_EmitInteger, MVT::i32, 14, 
/*73171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73185*/     /*SwitchType*/ 21, MVT::v8i16,// ->73208
/*73187*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73189*/       OPC_EmitConvertToTarget, 1,
/*73191*/       OPC_EmitInteger, MVT::i32, 14, 
/*73194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73208*/     /*SwitchType*/ 21, MVT::v4i32,// ->73231
/*73210*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73212*/       OPC_EmitConvertToTarget, 1,
/*73214*/       OPC_EmitInteger, MVT::i32, 14, 
/*73217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73231*/     /*SwitchType*/ 21, MVT::v2i64,// ->73254
/*73233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73235*/       OPC_EmitConvertToTarget, 1,
/*73237*/       OPC_EmitInteger, MVT::i32, 14, 
/*73240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73254*/     0, // EndSwitchType
/*73255*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->73453
/*73259*/     OPC_RecordChild0, // #0 = $Vm
/*73260*/     OPC_RecordChild1, // #1 = $SIMM
/*73261*/     OPC_MoveChild, 1,
/*73263*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73266*/     OPC_MoveParent,
/*73267*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73291
/*73270*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73272*/       OPC_EmitConvertToTarget, 1,
/*73274*/       OPC_EmitInteger, MVT::i32, 14, 
/*73277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73291*/     /*SwitchType*/ 21, MVT::v4i16,// ->73314
/*73293*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73295*/       OPC_EmitConvertToTarget, 1,
/*73297*/       OPC_EmitInteger, MVT::i32, 14, 
/*73300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73314*/     /*SwitchType*/ 21, MVT::v2i32,// ->73337
/*73316*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73318*/       OPC_EmitConvertToTarget, 1,
/*73320*/       OPC_EmitInteger, MVT::i32, 14, 
/*73323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73337*/     /*SwitchType*/ 21, MVT::v1i64,// ->73360
/*73339*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73341*/       OPC_EmitConvertToTarget, 1,
/*73343*/       OPC_EmitInteger, MVT::i32, 14, 
/*73346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73360*/     /*SwitchType*/ 21, MVT::v16i8,// ->73383
/*73362*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73364*/       OPC_EmitConvertToTarget, 1,
/*73366*/       OPC_EmitInteger, MVT::i32, 14, 
/*73369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73383*/     /*SwitchType*/ 21, MVT::v8i16,// ->73406
/*73385*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73387*/       OPC_EmitConvertToTarget, 1,
/*73389*/       OPC_EmitInteger, MVT::i32, 14, 
/*73392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73406*/     /*SwitchType*/ 21, MVT::v4i32,// ->73429
/*73408*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73410*/       OPC_EmitConvertToTarget, 1,
/*73412*/       OPC_EmitInteger, MVT::i32, 14, 
/*73415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73429*/     /*SwitchType*/ 21, MVT::v2i64,// ->73452
/*73431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73433*/       OPC_EmitConvertToTarget, 1,
/*73435*/       OPC_EmitInteger, MVT::i32, 14, 
/*73438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73452*/     0, // EndSwitchType
/*73453*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->73651
/*73457*/     OPC_RecordChild0, // #0 = $Vm
/*73458*/     OPC_RecordChild1, // #1 = $SIMM
/*73459*/     OPC_MoveChild, 1,
/*73461*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73464*/     OPC_MoveParent,
/*73465*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73489
/*73468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73470*/       OPC_EmitConvertToTarget, 1,
/*73472*/       OPC_EmitInteger, MVT::i32, 14, 
/*73475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73489*/     /*SwitchType*/ 21, MVT::v4i16,// ->73512
/*73491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73493*/       OPC_EmitConvertToTarget, 1,
/*73495*/       OPC_EmitInteger, MVT::i32, 14, 
/*73498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73512*/     /*SwitchType*/ 21, MVT::v2i32,// ->73535
/*73514*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73516*/       OPC_EmitConvertToTarget, 1,
/*73518*/       OPC_EmitInteger, MVT::i32, 14, 
/*73521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73535*/     /*SwitchType*/ 21, MVT::v1i64,// ->73558
/*73537*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73539*/       OPC_EmitConvertToTarget, 1,
/*73541*/       OPC_EmitInteger, MVT::i32, 14, 
/*73544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73558*/     /*SwitchType*/ 21, MVT::v16i8,// ->73581
/*73560*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73562*/       OPC_EmitConvertToTarget, 1,
/*73564*/       OPC_EmitInteger, MVT::i32, 14, 
/*73567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73581*/     /*SwitchType*/ 21, MVT::v8i16,// ->73604
/*73583*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73585*/       OPC_EmitConvertToTarget, 1,
/*73587*/       OPC_EmitInteger, MVT::i32, 14, 
/*73590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73604*/     /*SwitchType*/ 21, MVT::v4i32,// ->73627
/*73606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73608*/       OPC_EmitConvertToTarget, 1,
/*73610*/       OPC_EmitInteger, MVT::i32, 14, 
/*73613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73627*/     /*SwitchType*/ 21, MVT::v2i64,// ->73650
/*73629*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73631*/       OPC_EmitConvertToTarget, 1,
/*73633*/       OPC_EmitInteger, MVT::i32, 14, 
/*73636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73650*/     0, // EndSwitchType
/*73651*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->73849
/*73655*/     OPC_RecordChild0, // #0 = $Vm
/*73656*/     OPC_RecordChild1, // #1 = $SIMM
/*73657*/     OPC_MoveChild, 1,
/*73659*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73662*/     OPC_MoveParent,
/*73663*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73687
/*73666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73668*/       OPC_EmitConvertToTarget, 1,
/*73670*/       OPC_EmitInteger, MVT::i32, 14, 
/*73673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73687*/     /*SwitchType*/ 21, MVT::v4i16,// ->73710
/*73689*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73691*/       OPC_EmitConvertToTarget, 1,
/*73693*/       OPC_EmitInteger, MVT::i32, 14, 
/*73696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73710*/     /*SwitchType*/ 21, MVT::v2i32,// ->73733
/*73712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73714*/       OPC_EmitConvertToTarget, 1,
/*73716*/       OPC_EmitInteger, MVT::i32, 14, 
/*73719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73733*/     /*SwitchType*/ 21, MVT::v1i64,// ->73756
/*73735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73737*/       OPC_EmitConvertToTarget, 1,
/*73739*/       OPC_EmitInteger, MVT::i32, 14, 
/*73742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73756*/     /*SwitchType*/ 21, MVT::v16i8,// ->73779
/*73758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73760*/       OPC_EmitConvertToTarget, 1,
/*73762*/       OPC_EmitInteger, MVT::i32, 14, 
/*73765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73779*/     /*SwitchType*/ 21, MVT::v8i16,// ->73802
/*73781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73783*/       OPC_EmitConvertToTarget, 1,
/*73785*/       OPC_EmitInteger, MVT::i32, 14, 
/*73788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73802*/     /*SwitchType*/ 21, MVT::v4i32,// ->73825
/*73804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73806*/       OPC_EmitConvertToTarget, 1,
/*73808*/       OPC_EmitInteger, MVT::i32, 14, 
/*73811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73825*/     /*SwitchType*/ 21, MVT::v2i64,// ->73848
/*73827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73829*/       OPC_EmitConvertToTarget, 1,
/*73831*/       OPC_EmitInteger, MVT::i32, 14, 
/*73834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73848*/     0, // EndSwitchType
/*73849*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->74056
/*73853*/     OPC_RecordChild0, // #0 = $src1
/*73854*/     OPC_RecordChild1, // #1 = $Vm
/*73855*/     OPC_RecordChild2, // #2 = $SIMM
/*73856*/     OPC_MoveChild, 2,
/*73858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73861*/     OPC_MoveParent,
/*73862*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->73887
/*73865*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73867*/       OPC_EmitConvertToTarget, 2,
/*73869*/       OPC_EmitInteger, MVT::i32, 14, 
/*73872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73887*/     /*SwitchType*/ 22, MVT::v4i16,// ->73911
/*73889*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73891*/       OPC_EmitConvertToTarget, 2,
/*73893*/       OPC_EmitInteger, MVT::i32, 14, 
/*73896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73911*/     /*SwitchType*/ 22, MVT::v2i32,// ->73935
/*73913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73915*/       OPC_EmitConvertToTarget, 2,
/*73917*/       OPC_EmitInteger, MVT::i32, 14, 
/*73920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73935*/     /*SwitchType*/ 22, MVT::v1i64,// ->73959
/*73937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73939*/       OPC_EmitConvertToTarget, 2,
/*73941*/       OPC_EmitInteger, MVT::i32, 14, 
/*73944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73959*/     /*SwitchType*/ 22, MVT::v16i8,// ->73983
/*73961*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73963*/       OPC_EmitConvertToTarget, 2,
/*73965*/       OPC_EmitInteger, MVT::i32, 14, 
/*73968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73983*/     /*SwitchType*/ 22, MVT::v8i16,// ->74007
/*73985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73987*/       OPC_EmitConvertToTarget, 2,
/*73989*/       OPC_EmitInteger, MVT::i32, 14, 
/*73992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74007*/     /*SwitchType*/ 22, MVT::v4i32,// ->74031
/*74009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74011*/       OPC_EmitConvertToTarget, 2,
/*74013*/       OPC_EmitInteger, MVT::i32, 14, 
/*74016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74031*/     /*SwitchType*/ 22, MVT::v2i64,// ->74055
/*74033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74035*/       OPC_EmitConvertToTarget, 2,
/*74037*/       OPC_EmitInteger, MVT::i32, 14, 
/*74040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74055*/     0, // EndSwitchType
/*74056*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->74263
/*74060*/     OPC_RecordChild0, // #0 = $src1
/*74061*/     OPC_RecordChild1, // #1 = $Vm
/*74062*/     OPC_RecordChild2, // #2 = $SIMM
/*74063*/     OPC_MoveChild, 2,
/*74065*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74068*/     OPC_MoveParent,
/*74069*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->74094
/*74072*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74074*/       OPC_EmitConvertToTarget, 2,
/*74076*/       OPC_EmitInteger, MVT::i32, 14, 
/*74079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74094*/     /*SwitchType*/ 22, MVT::v4i16,// ->74118
/*74096*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74098*/       OPC_EmitConvertToTarget, 2,
/*74100*/       OPC_EmitInteger, MVT::i32, 14, 
/*74103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74118*/     /*SwitchType*/ 22, MVT::v2i32,// ->74142
/*74120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74122*/       OPC_EmitConvertToTarget, 2,
/*74124*/       OPC_EmitInteger, MVT::i32, 14, 
/*74127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74142*/     /*SwitchType*/ 22, MVT::v1i64,// ->74166
/*74144*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74146*/       OPC_EmitConvertToTarget, 2,
/*74148*/       OPC_EmitInteger, MVT::i32, 14, 
/*74151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74166*/     /*SwitchType*/ 22, MVT::v16i8,// ->74190
/*74168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74170*/       OPC_EmitConvertToTarget, 2,
/*74172*/       OPC_EmitInteger, MVT::i32, 14, 
/*74175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74190*/     /*SwitchType*/ 22, MVT::v8i16,// ->74214
/*74192*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74194*/       OPC_EmitConvertToTarget, 2,
/*74196*/       OPC_EmitInteger, MVT::i32, 14, 
/*74199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74214*/     /*SwitchType*/ 22, MVT::v4i32,// ->74238
/*74216*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74218*/       OPC_EmitConvertToTarget, 2,
/*74220*/       OPC_EmitInteger, MVT::i32, 14, 
/*74223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74238*/     /*SwitchType*/ 22, MVT::v2i64,// ->74262
/*74240*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74242*/       OPC_EmitConvertToTarget, 2,
/*74244*/       OPC_EmitInteger, MVT::i32, 14, 
/*74247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74262*/     0, // EndSwitchType
/*74263*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->74410
/*74267*/     OPC_RecordChild0, // #0 = $src
/*74268*/     OPC_Scope, 27, /*->74297*/ // 5 children in Scope
/*74270*/       OPC_CheckChild0Type, MVT::v16i8,
/*74272*/       OPC_RecordChild1, // #1 = $start
/*74273*/       OPC_MoveChild, 1,
/*74275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74278*/       OPC_CheckType, MVT::i32,
/*74280*/       OPC_MoveParent,
/*74281*/       OPC_CheckType, MVT::v8i8,
/*74283*/       OPC_EmitConvertToTarget, 1,
/*74285*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*74288*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*74297*/     /*Scope*/ 27, /*->74325*/
/*74298*/       OPC_CheckChild0Type, MVT::v8i16,
/*74300*/       OPC_RecordChild1, // #1 = $start
/*74301*/       OPC_MoveChild, 1,
/*74303*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74306*/       OPC_CheckType, MVT::i32,
/*74308*/       OPC_MoveParent,
/*74309*/       OPC_CheckType, MVT::v4i16,
/*74311*/       OPC_EmitConvertToTarget, 1,
/*74313*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74316*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*74325*/     /*Scope*/ 27, /*->74353*/
/*74326*/       OPC_CheckChild0Type, MVT::v4i32,
/*74328*/       OPC_RecordChild1, // #1 = $start
/*74329*/       OPC_MoveChild, 1,
/*74331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74334*/       OPC_CheckType, MVT::i32,
/*74336*/       OPC_MoveParent,
/*74337*/       OPC_CheckType, MVT::v2i32,
/*74339*/       OPC_EmitConvertToTarget, 1,
/*74341*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74344*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*74353*/     /*Scope*/ 27, /*->74381*/
/*74354*/       OPC_CheckChild0Type, MVT::v2i64,
/*74356*/       OPC_RecordChild1, // #1 = $start
/*74357*/       OPC_MoveChild, 1,
/*74359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74362*/       OPC_CheckType, MVT::i32,
/*74364*/       OPC_MoveParent,
/*74365*/       OPC_CheckType, MVT::v1i64,
/*74367*/       OPC_EmitConvertToTarget, 1,
/*74369*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*74372*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*74381*/     /*Scope*/ 27, /*->74409*/
/*74382*/       OPC_CheckChild0Type, MVT::v4f32,
/*74384*/       OPC_RecordChild1, // #1 = $start
/*74385*/       OPC_MoveChild, 1,
/*74387*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74390*/       OPC_CheckType, MVT::i32,
/*74392*/       OPC_MoveParent,
/*74393*/       OPC_CheckType, MVT::v2f32,
/*74395*/       OPC_EmitConvertToTarget, 1,
/*74397*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74400*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*74409*/     0, /*End of Scope*/
/*74410*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->74637
/*74414*/     OPC_RecordChild0, // #0 = $Vn
/*74415*/     OPC_RecordChild1, // #1 = $Vm
/*74416*/     OPC_RecordChild2, // #2 = $index
/*74417*/     OPC_MoveChild, 2,
/*74419*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74422*/     OPC_MoveParent,
/*74423*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->74448
/*74426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74428*/       OPC_EmitConvertToTarget, 2,
/*74430*/       OPC_EmitInteger, MVT::i32, 14, 
/*74433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*74448*/     /*SwitchType*/ 22, MVT::v4i16,// ->74472
/*74450*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74452*/       OPC_EmitConvertToTarget, 2,
/*74454*/       OPC_EmitInteger, MVT::i32, 14, 
/*74457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*74472*/     /*SwitchType*/ 22, MVT::v2i32,// ->74496
/*74474*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74476*/       OPC_EmitConvertToTarget, 2,
/*74478*/       OPC_EmitInteger, MVT::i32, 14, 
/*74481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*74496*/     /*SwitchType*/ 22, MVT::v16i8,// ->74520
/*74498*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74500*/       OPC_EmitConvertToTarget, 2,
/*74502*/       OPC_EmitInteger, MVT::i32, 14, 
/*74505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*74520*/     /*SwitchType*/ 22, MVT::v8i16,// ->74544
/*74522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74524*/       OPC_EmitConvertToTarget, 2,
/*74526*/       OPC_EmitInteger, MVT::i32, 14, 
/*74529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*74544*/     /*SwitchType*/ 22, MVT::v4i32,// ->74568
/*74546*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74548*/       OPC_EmitConvertToTarget, 2,
/*74550*/       OPC_EmitInteger, MVT::i32, 14, 
/*74553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*74568*/     /*SwitchType*/ 22, MVT::v2i64,// ->74592
/*74570*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74572*/       OPC_EmitConvertToTarget, 2,
/*74574*/       OPC_EmitInteger, MVT::i32, 14, 
/*74577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*74592*/     /*SwitchType*/ 20, MVT::v2f32,// ->74614
/*74594*/       OPC_EmitConvertToTarget, 2,
/*74596*/       OPC_EmitInteger, MVT::i32, 14, 
/*74599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*74614*/     /*SwitchType*/ 20, MVT::v4f32,// ->74636
/*74616*/       OPC_EmitConvertToTarget, 2,
/*74618*/       OPC_EmitInteger, MVT::i32, 14, 
/*74621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*74636*/     0, // EndSwitchType
/*74637*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->74840
/*74641*/     OPC_RecordChild0, // #0 = $Vn
/*74642*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->74667
/*74645*/       OPC_CheckChild0Type, MVT::v8i8,
/*74647*/       OPC_RecordChild1, // #1 = $Vm
/*74648*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74650*/       OPC_EmitInteger, MVT::i32, 14, 
/*74653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74667*/     /*SwitchType*/ 22, MVT::v4i16,// ->74691
/*74669*/       OPC_CheckChild0Type, MVT::v4i16,
/*74671*/       OPC_RecordChild1, // #1 = $Vm
/*74672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74674*/       OPC_EmitInteger, MVT::i32, 14, 
/*74677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74691*/     /*SwitchType*/ 48, MVT::v2i32,// ->74741
/*74693*/       OPC_Scope, 22, /*->74717*/ // 2 children in Scope
/*74695*/         OPC_CheckChild0Type, MVT::v2i32,
/*74697*/         OPC_RecordChild1, // #1 = $Vm
/*74698*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74700*/         OPC_EmitInteger, MVT::i32, 14, 
/*74703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74717*/       /*Scope*/ 22, /*->74740*/
/*74718*/         OPC_CheckChild0Type, MVT::v2f32,
/*74720*/         OPC_RecordChild1, // #1 = $Vm
/*74721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74723*/         OPC_EmitInteger, MVT::i32, 14, 
/*74726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*74740*/       0, /*End of Scope*/
/*74741*/     /*SwitchType*/ 22, MVT::v16i8,// ->74765
/*74743*/       OPC_CheckChild0Type, MVT::v16i8,
/*74745*/       OPC_RecordChild1, // #1 = $Vm
/*74746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74748*/       OPC_EmitInteger, MVT::i32, 14, 
/*74751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*74765*/     /*SwitchType*/ 22, MVT::v8i16,// ->74789
/*74767*/       OPC_CheckChild0Type, MVT::v8i16,
/*74769*/       OPC_RecordChild1, // #1 = $Vm
/*74770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74772*/       OPC_EmitInteger, MVT::i32, 14, 
/*74775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74789*/     /*SwitchType*/ 48, MVT::v4i32,// ->74839
/*74791*/       OPC_Scope, 22, /*->74815*/ // 2 children in Scope
/*74793*/         OPC_CheckChild0Type, MVT::v4i32,
/*74795*/         OPC_RecordChild1, // #1 = $Vm
/*74796*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74798*/         OPC_EmitInteger, MVT::i32, 14, 
/*74801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74815*/       /*Scope*/ 22, /*->74838*/
/*74816*/         OPC_CheckChild0Type, MVT::v4f32,
/*74818*/         OPC_RecordChild1, // #1 = $Vm
/*74819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74821*/         OPC_EmitInteger, MVT::i32, 14, 
/*74824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74838*/       0, /*End of Scope*/
/*74839*/     0, // EndSwitchType
/*74840*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->75027
/*74844*/     OPC_RecordChild0, // #0 = $Vm
/*74845*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74868
/*74848*/       OPC_CheckChild0Type, MVT::v8i8,
/*74850*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74852*/       OPC_EmitInteger, MVT::i32, 14, 
/*74855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*74868*/     /*SwitchType*/ 20, MVT::v4i16,// ->74890
/*74870*/       OPC_CheckChild0Type, MVT::v4i16,
/*74872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74874*/       OPC_EmitInteger, MVT::i32, 14, 
/*74877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*74890*/     /*SwitchType*/ 44, MVT::v2i32,// ->74936
/*74892*/       OPC_Scope, 20, /*->74914*/ // 2 children in Scope
/*74894*/         OPC_CheckChild0Type, MVT::v2i32,
/*74896*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74898*/         OPC_EmitInteger, MVT::i32, 14, 
/*74901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*74914*/       /*Scope*/ 20, /*->74935*/
/*74915*/         OPC_CheckChild0Type, MVT::v2f32,
/*74917*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74919*/         OPC_EmitInteger, MVT::i32, 14, 
/*74922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*74935*/       0, /*End of Scope*/
/*74936*/     /*SwitchType*/ 20, MVT::v16i8,// ->74958
/*74938*/       OPC_CheckChild0Type, MVT::v16i8,
/*74940*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74942*/       OPC_EmitInteger, MVT::i32, 14, 
/*74945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74948*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*74958*/     /*SwitchType*/ 20, MVT::v8i16,// ->74980
/*74960*/       OPC_CheckChild0Type, MVT::v8i16,
/*74962*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74964*/       OPC_EmitInteger, MVT::i32, 14, 
/*74967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*74980*/     /*SwitchType*/ 44, MVT::v4i32,// ->75026
/*74982*/       OPC_Scope, 20, /*->75004*/ // 2 children in Scope
/*74984*/         OPC_CheckChild0Type, MVT::v4i32,
/*74986*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74988*/         OPC_EmitInteger, MVT::i32, 14, 
/*74991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*75004*/       /*Scope*/ 20, /*->75025*/
/*75005*/         OPC_CheckChild0Type, MVT::v4f32,
/*75007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75009*/         OPC_EmitInteger, MVT::i32, 14, 
/*75012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*75025*/       0, /*End of Scope*/
/*75026*/     0, // EndSwitchType
/*75027*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->75230
/*75031*/     OPC_RecordChild0, // #0 = $Vn
/*75032*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75057
/*75035*/       OPC_CheckChild0Type, MVT::v8i8,
/*75037*/       OPC_RecordChild1, // #1 = $Vm
/*75038*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75040*/       OPC_EmitInteger, MVT::i32, 14, 
/*75043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75057*/     /*SwitchType*/ 22, MVT::v4i16,// ->75081
/*75059*/       OPC_CheckChild0Type, MVT::v4i16,
/*75061*/       OPC_RecordChild1, // #1 = $Vm
/*75062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75064*/       OPC_EmitInteger, MVT::i32, 14, 
/*75067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75081*/     /*SwitchType*/ 48, MVT::v2i32,// ->75131
/*75083*/       OPC_Scope, 22, /*->75107*/ // 2 children in Scope
/*75085*/         OPC_CheckChild0Type, MVT::v2i32,
/*75087*/         OPC_RecordChild1, // #1 = $Vm
/*75088*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75090*/         OPC_EmitInteger, MVT::i32, 14, 
/*75093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75107*/       /*Scope*/ 22, /*->75130*/
/*75108*/         OPC_CheckChild0Type, MVT::v2f32,
/*75110*/         OPC_RecordChild1, // #1 = $Vm
/*75111*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75113*/         OPC_EmitInteger, MVT::i32, 14, 
/*75116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75130*/       0, /*End of Scope*/
/*75131*/     /*SwitchType*/ 22, MVT::v16i8,// ->75155
/*75133*/       OPC_CheckChild0Type, MVT::v16i8,
/*75135*/       OPC_RecordChild1, // #1 = $Vm
/*75136*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75138*/       OPC_EmitInteger, MVT::i32, 14, 
/*75141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75155*/     /*SwitchType*/ 22, MVT::v8i16,// ->75179
/*75157*/       OPC_CheckChild0Type, MVT::v8i16,
/*75159*/       OPC_RecordChild1, // #1 = $Vm
/*75160*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75162*/       OPC_EmitInteger, MVT::i32, 14, 
/*75165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75179*/     /*SwitchType*/ 48, MVT::v4i32,// ->75229
/*75181*/       OPC_Scope, 22, /*->75205*/ // 2 children in Scope
/*75183*/         OPC_CheckChild0Type, MVT::v4i32,
/*75185*/         OPC_RecordChild1, // #1 = $Vm
/*75186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75188*/         OPC_EmitInteger, MVT::i32, 14, 
/*75191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75205*/       /*Scope*/ 22, /*->75228*/
/*75206*/         OPC_CheckChild0Type, MVT::v4f32,
/*75208*/         OPC_RecordChild1, // #1 = $Vm
/*75209*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75211*/         OPC_EmitInteger, MVT::i32, 14, 
/*75214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75228*/       0, /*End of Scope*/
/*75229*/     0, // EndSwitchType
/*75230*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->75381
/*75234*/     OPC_RecordChild0, // #0 = $Vn
/*75235*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75260
/*75238*/       OPC_CheckChild0Type, MVT::v8i8,
/*75240*/       OPC_RecordChild1, // #1 = $Vm
/*75241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75243*/       OPC_EmitInteger, MVT::i32, 14, 
/*75246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75260*/     /*SwitchType*/ 22, MVT::v4i16,// ->75284
/*75262*/       OPC_CheckChild0Type, MVT::v4i16,
/*75264*/       OPC_RecordChild1, // #1 = $Vm
/*75265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75267*/       OPC_EmitInteger, MVT::i32, 14, 
/*75270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75284*/     /*SwitchType*/ 22, MVT::v2i32,// ->75308
/*75286*/       OPC_CheckChild0Type, MVT::v2i32,
/*75288*/       OPC_RecordChild1, // #1 = $Vm
/*75289*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75291*/       OPC_EmitInteger, MVT::i32, 14, 
/*75294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75308*/     /*SwitchType*/ 22, MVT::v16i8,// ->75332
/*75310*/       OPC_CheckChild0Type, MVT::v16i8,
/*75312*/       OPC_RecordChild1, // #1 = $Vm
/*75313*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75315*/       OPC_EmitInteger, MVT::i32, 14, 
/*75318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75332*/     /*SwitchType*/ 22, MVT::v8i16,// ->75356
/*75334*/       OPC_CheckChild0Type, MVT::v8i16,
/*75336*/       OPC_RecordChild1, // #1 = $Vm
/*75337*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75339*/       OPC_EmitInteger, MVT::i32, 14, 
/*75342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75356*/     /*SwitchType*/ 22, MVT::v4i32,// ->75380
/*75358*/       OPC_CheckChild0Type, MVT::v4i32,
/*75360*/       OPC_RecordChild1, // #1 = $Vm
/*75361*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75363*/       OPC_EmitInteger, MVT::i32, 14, 
/*75366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75380*/     0, // EndSwitchType
/*75381*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->75568
/*75385*/     OPC_RecordChild0, // #0 = $Vm
/*75386*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75409
/*75389*/       OPC_CheckChild0Type, MVT::v8i8,
/*75391*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75393*/       OPC_EmitInteger, MVT::i32, 14, 
/*75396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*75409*/     /*SwitchType*/ 20, MVT::v4i16,// ->75431
/*75411*/       OPC_CheckChild0Type, MVT::v4i16,
/*75413*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75415*/       OPC_EmitInteger, MVT::i32, 14, 
/*75418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*75431*/     /*SwitchType*/ 44, MVT::v2i32,// ->75477
/*75433*/       OPC_Scope, 20, /*->75455*/ // 2 children in Scope
/*75435*/         OPC_CheckChild0Type, MVT::v2i32,
/*75437*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75439*/         OPC_EmitInteger, MVT::i32, 14, 
/*75442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*75455*/       /*Scope*/ 20, /*->75476*/
/*75456*/         OPC_CheckChild0Type, MVT::v2f32,
/*75458*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75460*/         OPC_EmitInteger, MVT::i32, 14, 
/*75463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*75476*/       0, /*End of Scope*/
/*75477*/     /*SwitchType*/ 20, MVT::v16i8,// ->75499
/*75479*/       OPC_CheckChild0Type, MVT::v16i8,
/*75481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75483*/       OPC_EmitInteger, MVT::i32, 14, 
/*75486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*75499*/     /*SwitchType*/ 20, MVT::v8i16,// ->75521
/*75501*/       OPC_CheckChild0Type, MVT::v8i16,
/*75503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75505*/       OPC_EmitInteger, MVT::i32, 14, 
/*75508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*75521*/     /*SwitchType*/ 44, MVT::v4i32,// ->75567
/*75523*/       OPC_Scope, 20, /*->75545*/ // 2 children in Scope
/*75525*/         OPC_CheckChild0Type, MVT::v4i32,
/*75527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75529*/         OPC_EmitInteger, MVT::i32, 14, 
/*75532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*75545*/       /*Scope*/ 20, /*->75566*/
/*75546*/         OPC_CheckChild0Type, MVT::v4f32,
/*75548*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75550*/         OPC_EmitInteger, MVT::i32, 14, 
/*75553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*75566*/       0, /*End of Scope*/
/*75567*/     0, // EndSwitchType
/*75568*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->75755
/*75572*/     OPC_RecordChild0, // #0 = $Vm
/*75573*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75596
/*75576*/       OPC_CheckChild0Type, MVT::v8i8,
/*75578*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75580*/       OPC_EmitInteger, MVT::i32, 14, 
/*75583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*75596*/     /*SwitchType*/ 20, MVT::v4i16,// ->75618
/*75598*/       OPC_CheckChild0Type, MVT::v4i16,
/*75600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75602*/       OPC_EmitInteger, MVT::i32, 14, 
/*75605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*75618*/     /*SwitchType*/ 44, MVT::v2i32,// ->75664
/*75620*/       OPC_Scope, 20, /*->75642*/ // 2 children in Scope
/*75622*/         OPC_CheckChild0Type, MVT::v2i32,
/*75624*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75626*/         OPC_EmitInteger, MVT::i32, 14, 
/*75629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*75642*/       /*Scope*/ 20, /*->75663*/
/*75643*/         OPC_CheckChild0Type, MVT::v2f32,
/*75645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75647*/         OPC_EmitInteger, MVT::i32, 14, 
/*75650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*75663*/       0, /*End of Scope*/
/*75664*/     /*SwitchType*/ 20, MVT::v16i8,// ->75686
/*75666*/       OPC_CheckChild0Type, MVT::v16i8,
/*75668*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75670*/       OPC_EmitInteger, MVT::i32, 14, 
/*75673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*75686*/     /*SwitchType*/ 20, MVT::v8i16,// ->75708
/*75688*/       OPC_CheckChild0Type, MVT::v8i16,
/*75690*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75692*/       OPC_EmitInteger, MVT::i32, 14, 
/*75695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*75708*/     /*SwitchType*/ 44, MVT::v4i32,// ->75754
/*75710*/       OPC_Scope, 20, /*->75732*/ // 2 children in Scope
/*75712*/         OPC_CheckChild0Type, MVT::v4i32,
/*75714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75716*/         OPC_EmitInteger, MVT::i32, 14, 
/*75719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*75732*/       /*Scope*/ 20, /*->75753*/
/*75733*/         OPC_CheckChild0Type, MVT::v4f32,
/*75735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75737*/         OPC_EmitInteger, MVT::i32, 14, 
/*75740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*75753*/       0, /*End of Scope*/
/*75754*/     0, // EndSwitchType
/*75755*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->75958
/*75759*/     OPC_RecordChild0, // #0 = $Vn
/*75760*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75785
/*75763*/       OPC_CheckChild0Type, MVT::v8i8,
/*75765*/       OPC_RecordChild1, // #1 = $Vm
/*75766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75768*/       OPC_EmitInteger, MVT::i32, 14, 
/*75771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75785*/     /*SwitchType*/ 22, MVT::v4i16,// ->75809
/*75787*/       OPC_CheckChild0Type, MVT::v4i16,
/*75789*/       OPC_RecordChild1, // #1 = $Vm
/*75790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75792*/       OPC_EmitInteger, MVT::i32, 14, 
/*75795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75809*/     /*SwitchType*/ 48, MVT::v2i32,// ->75859
/*75811*/       OPC_Scope, 22, /*->75835*/ // 2 children in Scope
/*75813*/         OPC_CheckChild0Type, MVT::v2i32,
/*75815*/         OPC_RecordChild1, // #1 = $Vm
/*75816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75818*/         OPC_EmitInteger, MVT::i32, 14, 
/*75821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75835*/       /*Scope*/ 22, /*->75858*/
/*75836*/         OPC_CheckChild0Type, MVT::v2f32,
/*75838*/         OPC_RecordChild1, // #1 = $Vm
/*75839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75841*/         OPC_EmitInteger, MVT::i32, 14, 
/*75844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75858*/       0, /*End of Scope*/
/*75859*/     /*SwitchType*/ 22, MVT::v16i8,// ->75883
/*75861*/       OPC_CheckChild0Type, MVT::v16i8,
/*75863*/       OPC_RecordChild1, // #1 = $Vm
/*75864*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75866*/       OPC_EmitInteger, MVT::i32, 14, 
/*75869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75883*/     /*SwitchType*/ 22, MVT::v8i16,// ->75907
/*75885*/       OPC_CheckChild0Type, MVT::v8i16,
/*75887*/       OPC_RecordChild1, // #1 = $Vm
/*75888*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75890*/       OPC_EmitInteger, MVT::i32, 14, 
/*75893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75907*/     /*SwitchType*/ 48, MVT::v4i32,// ->75957
/*75909*/       OPC_Scope, 22, /*->75933*/ // 2 children in Scope
/*75911*/         OPC_CheckChild0Type, MVT::v4i32,
/*75913*/         OPC_RecordChild1, // #1 = $Vm
/*75914*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75916*/         OPC_EmitInteger, MVT::i32, 14, 
/*75919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75933*/       /*Scope*/ 22, /*->75956*/
/*75934*/         OPC_CheckChild0Type, MVT::v4f32,
/*75936*/         OPC_RecordChild1, // #1 = $Vm
/*75937*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75939*/         OPC_EmitInteger, MVT::i32, 14, 
/*75942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75956*/       0, /*End of Scope*/
/*75957*/     0, // EndSwitchType
/*75958*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->76109
/*75962*/     OPC_RecordChild0, // #0 = $Vn
/*75963*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75988
/*75966*/       OPC_CheckChild0Type, MVT::v8i8,
/*75968*/       OPC_RecordChild1, // #1 = $Vm
/*75969*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75971*/       OPC_EmitInteger, MVT::i32, 14, 
/*75974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75988*/     /*SwitchType*/ 22, MVT::v4i16,// ->76012
/*75990*/       OPC_CheckChild0Type, MVT::v4i16,
/*75992*/       OPC_RecordChild1, // #1 = $Vm
/*75993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75995*/       OPC_EmitInteger, MVT::i32, 14, 
/*75998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76012*/     /*SwitchType*/ 22, MVT::v2i32,// ->76036
/*76014*/       OPC_CheckChild0Type, MVT::v2i32,
/*76016*/       OPC_RecordChild1, // #1 = $Vm
/*76017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76019*/       OPC_EmitInteger, MVT::i32, 14, 
/*76022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76036*/     /*SwitchType*/ 22, MVT::v16i8,// ->76060
/*76038*/       OPC_CheckChild0Type, MVT::v16i8,
/*76040*/       OPC_RecordChild1, // #1 = $Vm
/*76041*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76043*/       OPC_EmitInteger, MVT::i32, 14, 
/*76046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76060*/     /*SwitchType*/ 22, MVT::v8i16,// ->76084
/*76062*/       OPC_CheckChild0Type, MVT::v8i16,
/*76064*/       OPC_RecordChild1, // #1 = $Vm
/*76065*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76067*/       OPC_EmitInteger, MVT::i32, 14, 
/*76070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76084*/     /*SwitchType*/ 22, MVT::v4i32,// ->76108
/*76086*/       OPC_CheckChild0Type, MVT::v4i32,
/*76088*/       OPC_RecordChild1, // #1 = $Vm
/*76089*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76091*/       OPC_EmitInteger, MVT::i32, 14, 
/*76094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76108*/     0, // EndSwitchType
/*76109*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->76296
/*76113*/     OPC_RecordChild0, // #0 = $Vm
/*76114*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76137
/*76117*/       OPC_CheckChild0Type, MVT::v8i8,
/*76119*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76121*/       OPC_EmitInteger, MVT::i32, 14, 
/*76124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*76137*/     /*SwitchType*/ 20, MVT::v4i16,// ->76159
/*76139*/       OPC_CheckChild0Type, MVT::v4i16,
/*76141*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76143*/       OPC_EmitInteger, MVT::i32, 14, 
/*76146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*76159*/     /*SwitchType*/ 44, MVT::v2i32,// ->76205
/*76161*/       OPC_Scope, 20, /*->76183*/ // 2 children in Scope
/*76163*/         OPC_CheckChild0Type, MVT::v2i32,
/*76165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76167*/         OPC_EmitInteger, MVT::i32, 14, 
/*76170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*76183*/       /*Scope*/ 20, /*->76204*/
/*76184*/         OPC_CheckChild0Type, MVT::v2f32,
/*76186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76188*/         OPC_EmitInteger, MVT::i32, 14, 
/*76191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*76204*/       0, /*End of Scope*/
/*76205*/     /*SwitchType*/ 20, MVT::v16i8,// ->76227
/*76207*/       OPC_CheckChild0Type, MVT::v16i8,
/*76209*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76211*/       OPC_EmitInteger, MVT::i32, 14, 
/*76214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*76227*/     /*SwitchType*/ 20, MVT::v8i16,// ->76249
/*76229*/       OPC_CheckChild0Type, MVT::v8i16,
/*76231*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76233*/       OPC_EmitInteger, MVT::i32, 14, 
/*76236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*76249*/     /*SwitchType*/ 44, MVT::v4i32,// ->76295
/*76251*/       OPC_Scope, 20, /*->76273*/ // 2 children in Scope
/*76253*/         OPC_CheckChild0Type, MVT::v4i32,
/*76255*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76257*/         OPC_EmitInteger, MVT::i32, 14, 
/*76260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*76273*/       /*Scope*/ 20, /*->76294*/
/*76274*/         OPC_CheckChild0Type, MVT::v4f32,
/*76276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76278*/         OPC_EmitInteger, MVT::i32, 14, 
/*76281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*76294*/       0, /*End of Scope*/
/*76295*/     0, // EndSwitchType
/*76296*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->76483
/*76300*/     OPC_RecordChild0, // #0 = $Vm
/*76301*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76324
/*76304*/       OPC_CheckChild0Type, MVT::v8i8,
/*76306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76308*/       OPC_EmitInteger, MVT::i32, 14, 
/*76311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*76324*/     /*SwitchType*/ 20, MVT::v4i16,// ->76346
/*76326*/       OPC_CheckChild0Type, MVT::v4i16,
/*76328*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76330*/       OPC_EmitInteger, MVT::i32, 14, 
/*76333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*76346*/     /*SwitchType*/ 44, MVT::v2i32,// ->76392
/*76348*/       OPC_Scope, 20, /*->76370*/ // 2 children in Scope
/*76350*/         OPC_CheckChild0Type, MVT::v2i32,
/*76352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76354*/         OPC_EmitInteger, MVT::i32, 14, 
/*76357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*76370*/       /*Scope*/ 20, /*->76391*/
/*76371*/         OPC_CheckChild0Type, MVT::v2f32,
/*76373*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76375*/         OPC_EmitInteger, MVT::i32, 14, 
/*76378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*76391*/       0, /*End of Scope*/
/*76392*/     /*SwitchType*/ 20, MVT::v16i8,// ->76414
/*76394*/       OPC_CheckChild0Type, MVT::v16i8,
/*76396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76398*/       OPC_EmitInteger, MVT::i32, 14, 
/*76401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*76414*/     /*SwitchType*/ 20, MVT::v8i16,// ->76436
/*76416*/       OPC_CheckChild0Type, MVT::v8i16,
/*76418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76420*/       OPC_EmitInteger, MVT::i32, 14, 
/*76423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*76436*/     /*SwitchType*/ 44, MVT::v4i32,// ->76482
/*76438*/       OPC_Scope, 20, /*->76460*/ // 2 children in Scope
/*76440*/         OPC_CheckChild0Type, MVT::v4i32,
/*76442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76444*/         OPC_EmitInteger, MVT::i32, 14, 
/*76447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*76460*/       /*Scope*/ 20, /*->76481*/
/*76461*/         OPC_CheckChild0Type, MVT::v4f32,
/*76463*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76465*/         OPC_EmitInteger, MVT::i32, 14, 
/*76468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*76481*/       0, /*End of Scope*/
/*76482*/     0, // EndSwitchType
/*76483*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->76634
/*76487*/     OPC_RecordChild0, // #0 = $Vn
/*76488*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76513
/*76491*/       OPC_CheckChild0Type, MVT::v8i8,
/*76493*/       OPC_RecordChild1, // #1 = $Vm
/*76494*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76496*/       OPC_EmitInteger, MVT::i32, 14, 
/*76499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76513*/     /*SwitchType*/ 22, MVT::v4i16,// ->76537
/*76515*/       OPC_CheckChild0Type, MVT::v4i16,
/*76517*/       OPC_RecordChild1, // #1 = $Vm
/*76518*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76520*/       OPC_EmitInteger, MVT::i32, 14, 
/*76523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76537*/     /*SwitchType*/ 22, MVT::v2i32,// ->76561
/*76539*/       OPC_CheckChild0Type, MVT::v2i32,
/*76541*/       OPC_RecordChild1, // #1 = $Vm
/*76542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76544*/       OPC_EmitInteger, MVT::i32, 14, 
/*76547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76561*/     /*SwitchType*/ 22, MVT::v16i8,// ->76585
/*76563*/       OPC_CheckChild0Type, MVT::v16i8,
/*76565*/       OPC_RecordChild1, // #1 = $Vm
/*76566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76568*/       OPC_EmitInteger, MVT::i32, 14, 
/*76571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76585*/     /*SwitchType*/ 22, MVT::v8i16,// ->76609
/*76587*/       OPC_CheckChild0Type, MVT::v8i16,
/*76589*/       OPC_RecordChild1, // #1 = $Vm
/*76590*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76592*/       OPC_EmitInteger, MVT::i32, 14, 
/*76595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76609*/     /*SwitchType*/ 22, MVT::v4i32,// ->76633
/*76611*/       OPC_CheckChild0Type, MVT::v4i32,
/*76613*/       OPC_RecordChild1, // #1 = $Vm
/*76614*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76616*/       OPC_EmitInteger, MVT::i32, 14, 
/*76619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76633*/     0, // EndSwitchType
/*76634*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->76686
/*76637*/     OPC_RecordChild0, // #0 = $src1
/*76638*/     OPC_RecordChild1, // #1 = $Vn
/*76639*/     OPC_RecordChild2, // #2 = $Vm
/*76640*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76663
/*76643*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76645*/       OPC_EmitInteger, MVT::i32, 14, 
/*76648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76663*/     /*SwitchType*/ 20, MVT::v4i32,// ->76685
/*76665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76667*/       OPC_EmitInteger, MVT::i32, 14, 
/*76670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76685*/     0, // EndSwitchType
/*76686*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->76732
/*76689*/     OPC_RecordChild0, // #0 = $Vm
/*76690*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->76711
/*76693*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76695*/       OPC_EmitInteger, MVT::i32, 14, 
/*76698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*76711*/     /*SwitchType*/ 18, MVT::v16i8,// ->76731
/*76713*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76715*/       OPC_EmitInteger, MVT::i32, 14, 
/*76718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*76731*/     0, // EndSwitchType
/*76732*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->76804
/*76735*/     OPC_RecordChild0, // #0 = $Vm
/*76736*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->76759
/*76739*/       OPC_CheckChild0Type, MVT::v8i8,
/*76741*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76743*/       OPC_EmitInteger, MVT::i32, 14, 
/*76746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*76759*/     /*SwitchType*/ 20, MVT::v4i32,// ->76781
/*76761*/       OPC_CheckChild0Type, MVT::v4i16,
/*76763*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76765*/       OPC_EmitInteger, MVT::i32, 14, 
/*76768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*76781*/     /*SwitchType*/ 20, MVT::v2i64,// ->76803
/*76783*/       OPC_CheckChild0Type, MVT::v2i32,
/*76785*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76787*/       OPC_EmitInteger, MVT::i32, 14, 
/*76790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*76803*/     0, // EndSwitchType
/*76804*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->76870
/*76807*/     OPC_RecordChild0, // #0 = $Vm
/*76808*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->76829
/*76811*/       OPC_CheckChild0Type, MVT::v8i8,
/*76813*/       OPC_EmitInteger, MVT::i32, 14, 
/*76816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*76829*/     /*SwitchType*/ 18, MVT::v4i32,// ->76849
/*76831*/       OPC_CheckChild0Type, MVT::v4i16,
/*76833*/       OPC_EmitInteger, MVT::i32, 14, 
/*76836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*76849*/     /*SwitchType*/ 18, MVT::v2i64,// ->76869
/*76851*/       OPC_CheckChild0Type, MVT::v2i32,
/*76853*/       OPC_EmitInteger, MVT::i32, 14, 
/*76856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*76869*/     0, // EndSwitchType
/*76870*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_SINT),// ->76920
/*76873*/     OPC_RecordChild0, // #0 = $Vm
/*76874*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76897
/*76877*/       OPC_CheckChild0Type, MVT::v2f32,
/*76879*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76881*/       OPC_EmitInteger, MVT::i32, 14, 
/*76884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*76897*/     /*SwitchType*/ 20, MVT::v4i32,// ->76919
/*76899*/       OPC_CheckChild0Type, MVT::v4f32,
/*76901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76903*/       OPC_EmitInteger, MVT::i32, 14, 
/*76906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*76919*/     0, // EndSwitchType
/*76920*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_UINT),// ->76970
/*76923*/     OPC_RecordChild0, // #0 = $Vm
/*76924*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76947
/*76927*/       OPC_CheckChild0Type, MVT::v2f32,
/*76929*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76931*/       OPC_EmitInteger, MVT::i32, 14, 
/*76934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*76947*/     /*SwitchType*/ 20, MVT::v4i32,// ->76969
/*76949*/       OPC_CheckChild0Type, MVT::v4f32,
/*76951*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76953*/       OPC_EmitInteger, MVT::i32, 14, 
/*76956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*76969*/     0, // EndSwitchType
/*76970*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->77133
/*76974*/     OPC_RecordChild0, // #0 = $Vm
/*76975*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->76996
/*76978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76980*/       OPC_EmitInteger, MVT::i32, 14, 
/*76983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*76996*/     /*SwitchType*/ 18, MVT::v4i16,// ->77016
/*76998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77000*/       OPC_EmitInteger, MVT::i32, 14, 
/*77003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*77016*/     /*SwitchType*/ 18, MVT::v2i32,// ->77036
/*77018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77020*/       OPC_EmitInteger, MVT::i32, 14, 
/*77023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*77036*/     /*SwitchType*/ 18, MVT::v16i8,// ->77056
/*77038*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77040*/       OPC_EmitInteger, MVT::i32, 14, 
/*77043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*77056*/     /*SwitchType*/ 18, MVT::v8i16,// ->77076
/*77058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77060*/       OPC_EmitInteger, MVT::i32, 14, 
/*77063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*77076*/     /*SwitchType*/ 18, MVT::v4i32,// ->77096
/*77078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77080*/       OPC_EmitInteger, MVT::i32, 14, 
/*77083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*77096*/     /*SwitchType*/ 16, MVT::v2f32,// ->77114
/*77098*/       OPC_EmitInteger, MVT::i32, 14, 
/*77101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*77114*/     /*SwitchType*/ 16, MVT::v4f32,// ->77132
/*77116*/       OPC_EmitInteger, MVT::i32, 14, 
/*77119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*77132*/     0, // EndSwitchType
/*77133*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->77219
/*77136*/     OPC_RecordChild0, // #0 = $Vm
/*77137*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->77158
/*77140*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77142*/       OPC_EmitInteger, MVT::i32, 14, 
/*77145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*77158*/     /*SwitchType*/ 18, MVT::v4i16,// ->77178
/*77160*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77162*/       OPC_EmitInteger, MVT::i32, 14, 
/*77165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*77178*/     /*SwitchType*/ 18, MVT::v16i8,// ->77198
/*77180*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77182*/       OPC_EmitInteger, MVT::i32, 14, 
/*77185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*77198*/     /*SwitchType*/ 18, MVT::v8i16,// ->77218
/*77200*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77202*/       OPC_EmitInteger, MVT::i32, 14, 
/*77205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*77218*/     0, // EndSwitchType
/*77219*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->77265
/*77222*/     OPC_RecordChild0, // #0 = $Vm
/*77223*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->77244
/*77226*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77228*/       OPC_EmitInteger, MVT::i32, 14, 
/*77231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*77244*/     /*SwitchType*/ 18, MVT::v16i8,// ->77264
/*77246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77248*/       OPC_EmitInteger, MVT::i32, 14, 
/*77251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*77264*/     0, // EndSwitchType
/*77265*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->77592
/*77269*/     OPC_RecordChild0, // #0 = $src
/*77270*/     OPC_Scope, 116|128,1/*244*/, /*->77517*/ // 3 children in Scope
/*77273*/       OPC_CheckChild0Type, MVT::i32,
/*77275*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->77306
/*77278*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*77285*/         OPC_EmitInteger, MVT::i32, 0, 
/*77288*/         OPC_EmitInteger, MVT::i32, 14, 
/*77291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*77306*/       /*SwitchType*/ 28, MVT::v4i16,// ->77336
/*77308*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*77315*/         OPC_EmitInteger, MVT::i32, 0, 
/*77318*/         OPC_EmitInteger, MVT::i32, 14, 
/*77321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*77336*/       /*SwitchType*/ 28, MVT::v2i32,// ->77366
/*77338*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*77345*/         OPC_EmitInteger, MVT::i32, 0, 
/*77348*/         OPC_EmitInteger, MVT::i32, 14, 
/*77351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*77366*/       /*SwitchType*/ 48, MVT::v16i8,// ->77416
/*77368*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*77375*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*77382*/         OPC_EmitInteger, MVT::i32, 0, 
/*77385*/         OPC_EmitInteger, MVT::i32, 14, 
/*77388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77391*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77403*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77406*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77416*/       /*SwitchType*/ 48, MVT::v8i16,// ->77466
/*77418*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*77425*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*77432*/         OPC_EmitInteger, MVT::i32, 0, 
/*77435*/         OPC_EmitInteger, MVT::i32, 14, 
/*77438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77441*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77453*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77456*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77466*/       /*SwitchType*/ 48, MVT::v4i32,// ->77516
/*77468*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*77475*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*77482*/         OPC_EmitInteger, MVT::i32, 0, 
/*77485*/         OPC_EmitInteger, MVT::i32, 14, 
/*77488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77491*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77503*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77506*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77516*/       0, // EndSwitchType
/*77517*/     /*Scope*/ 48, /*->77566*/
/*77518*/       OPC_CheckChild0Type, MVT::f32,
/*77520*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->77543
/*77523*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*77530*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*77533*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*77543*/       /*SwitchType*/ 20, MVT::v4f32,// ->77565
/*77545*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*77552*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*77555*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*77565*/       0, // EndSwitchType
/*77566*/     /*Scope*/ 24, /*->77591*/
/*77567*/       OPC_CheckChild0Type, MVT::f64,
/*77569*/       OPC_CheckType, MVT::v2f64,
/*77571*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*77578*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77581*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*77591*/     0, /*End of Scope*/
/*77592*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->77644
/*77595*/     OPC_RecordChild0, // #0 = $SIMM
/*77596*/     OPC_MoveChild, 0,
/*77598*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*77601*/     OPC_MoveParent,
/*77602*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->77623
/*77605*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77607*/       OPC_EmitInteger, MVT::i32, 14, 
/*77610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*77623*/     /*SwitchType*/ 18, MVT::v4f32,// ->77643
/*77625*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77627*/       OPC_EmitInteger, MVT::i32, 14, 
/*77630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*77643*/     0, // EndSwitchType
/*77644*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::SINT_TO_FP),// ->77694
/*77647*/     OPC_RecordChild0, // #0 = $Vm
/*77648*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->77671
/*77651*/       OPC_CheckChild0Type, MVT::v2i32,
/*77653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77655*/       OPC_EmitInteger, MVT::i32, 14, 
/*77658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*77671*/     /*SwitchType*/ 20, MVT::v4f32,// ->77693
/*77673*/       OPC_CheckChild0Type, MVT::v4i32,
/*77675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77677*/       OPC_EmitInteger, MVT::i32, 14, 
/*77680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*77693*/     0, // EndSwitchType
/*77694*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::UINT_TO_FP),// ->77744
/*77697*/     OPC_RecordChild0, // #0 = $Vm
/*77698*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->77721
/*77701*/       OPC_CheckChild0Type, MVT::v2i32,
/*77703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77705*/       OPC_EmitInteger, MVT::i32, 14, 
/*77708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*77721*/     /*SwitchType*/ 20, MVT::v4f32,// ->77743
/*77723*/       OPC_CheckChild0Type, MVT::v4i32,
/*77725*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77727*/       OPC_EmitInteger, MVT::i32, 14, 
/*77730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*77743*/     0, // EndSwitchType
/*77744*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 77746 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 704
  // #OPC_RecordNode                     = 46
  // #OPC_RecordChild                    = 2096
  // #OPC_RecordMemRef                   = 11
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1172
  // #OPC_MoveParent                     = 1714
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2127
  // #OPC_CheckPredicate                 = 760
  // #OPC_CheckOpcode                    = 1042
  // #OPC_SwitchOpcode                   = 58
  // #OPC_CheckType                      = 955
  // #OPC_SwitchType                     = 245
  // #OPC_CheckChildType                 = 1339
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 369
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 445
  // #OPC_CheckAndImm                    = 74
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2371
  // #OPC_EmitStringInteger              = 183
  // #OPC_EmitRegister                   = 2448
  // #OPC_EmitConvertToTarget            = 718
  // #OPC_EmitMergeInputChains           = 418
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 469
  // #OPC_EmitNodeXForm                  = 176
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2294

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (getTargetLowering()->isLittleEndian());
  case 18: return (getTargetLowering()->isBigEndian());
  case 19: return (!Subtarget->hasV8Ops());
  case 20: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 22: return (Subtarget->isThumb());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 24: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 26: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 27: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 29: return (Subtarget->hasFPARMv8());
  case 30: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 31: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 40: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 41: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 42: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 43: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 45: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 47: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 48: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 49: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 50: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 51: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 52: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 53: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 54: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 55: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 56: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 57: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 58: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 59: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 60: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 62: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 63: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 64: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 65: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 66: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 67: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 68: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 69: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 72: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 76: return (Subtarget->hasVFP4());
  case 77: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 78: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 79: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 80: return (Subtarget->hasVFP3());
  case 81: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 19: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 20: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 21: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 22: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 23: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 24: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 27: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 28: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 29: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 30: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 35: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 37: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 38: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 39: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 40: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 41: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 42: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 43: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 44: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 45: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 46: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 48: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 49: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 50: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 51: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 52: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 53: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 54: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 55: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 56: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 57: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 58: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 59: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 60: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 63: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 64: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 65: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 66: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 67: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 68: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 69: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 70: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 72: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 73: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 74: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 75: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 76: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 77: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 80: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 83: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 86: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 87: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 88: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 89: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 90: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 91: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 92: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 93: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 96: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 97: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 98: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 99: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 100: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 101: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 103: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 104: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 105: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 106: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 107: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 108: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 109: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 110: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 111: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 113: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 114: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 115: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 117: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 119: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 120: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 121: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 122: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 123: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous_4788
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous_4787
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

