// Seed: 1313356116
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2
);
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1
    , id_5,
    output tri1  id_2,
    input  wire  id_3
);
  wire id_6;
  module_0(
      id_3, id_0, id_0
  );
  supply0 id_7;
  wire id_8;
  assign id_2 = 1;
  id_9(
      id_7, id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7
);
  assign id_0 = id_3;
  nand (id_5, id_6, id_3, id_1, id_2, id_7);
  module_0(
      id_2, id_6, id_6
  );
endmodule
