###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Wed Mar 22 05:48:25 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[5]                        (^) checked with  leading 
edge of 'clk2'
Beginpoint: normalizer_inst/div_out_2_reg_0__5_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.766
= Slack Time                   -1.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.395
     = Beginpoint Arrival Time       2.395
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^             |         |       |   2.395 |    0.428 | 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^ -> Q ^      | DFQD1   | 0.186 |   2.581 |    0.615 | 
     | normalizer_inst/U12815              | A2 ^ -> ZN v     | ND2D1   | 0.079 |   2.660 |    0.694 | 
     | normalizer_inst/U12816              | B v -> ZN ^      | IOA21D4 | 0.096 |   2.756 |    0.790 | 
     |                                     | psum_norm_2[5] ^ |         | 0.010 |   2.766 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[2]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__2_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.763
= Slack Time                   -1.963
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.393
     = Beginpoint Arrival Time       2.393
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^             |         |       |   2.393 |    0.429 | 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^ -> Q ^      | DFQD1   | 0.191 |   2.583 |    0.620 | 
     | normalizer_inst/U12804              | A2 ^ -> ZN ^     | IOA21D1 | 0.101 |   2.685 |    0.721 | 
     | FE_PSC4207_psum_norm_1_2            | I ^ -> Z ^       | CKBD4   | 0.075 |   2.759 |    0.796 | 
     |                                     | psum_norm_1[2] ^ |         | 0.004 |   2.763 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[9]                        (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.757
= Slack Time                   -1.957
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.381
     = Beginpoint Arrival Time       2.381
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^             |         |       |   2.381 |    0.424 | 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^ -> Q v      | DFQD1   | 0.153 |   2.534 |    0.576 | 
     | normalizer_inst/U12814              | A2 v -> ZN v     | IOA21D1 | 0.221 |   2.755 |    0.798 | 
     |                                     | psum_norm_1[9] v |         | 0.002 |   2.757 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[5]                        (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.749
= Slack Time                   -1.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.394
     = Beginpoint Arrival Time       2.394
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                         |                  |         |       |  Time   |   Time   | 
     |-----------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_     | CP ^             |         |       |   2.394 |    0.445 | 
     | normalizer_inst/div_out_1_reg_1__5_     | CP ^ -> Q v      | DFQD1   | 0.156 |   2.550 |    0.601 | 
     | normalizer_inst/FE_PSC4208_div_out_1_16 | I v -> Z v       | BUFFD4  | 0.055 |   2.605 |    0.655 | 
     | normalizer_inst/U12790                  | A2 v -> ZN v     | IOA21D2 | 0.073 |   2.678 |    0.728 | 
     | FE_PSC4224_psum_norm_1_5                | I v -> Z v       | CKBD4   | 0.068 |   2.746 |    0.796 | 
     |                                         | psum_norm_1[5] v |         | 0.004 |   2.749 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[0]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.749
= Slack Time                   -1.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.393
     = Beginpoint Arrival Time       2.393
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^             |         |       |   2.393 |    0.443 | 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^ -> Q ^      | DFQD1   | 0.207 |   2.600 |    0.651 | 
     | normalizer_inst/U12808              | A2 ^ -> ZN ^     | IOA21D2 | 0.145 |   2.745 |    0.796 | 
     |                                     | psum_norm_1[0] ^ |         | 0.004 |   2.749 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 

