Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/grgomez/Desktop/ECE492/Group6_Project/ --output-directory=C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system/ --report-file=bsf:C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.qsys
Progress: Loading Group6_Project/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/grgomez/Desktop/ECE492/Group6_Project/ --output-directory=C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.sopcinfo --report-file=html:C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.html --report-file=qip:C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system/synthesis/niosII_system.qip --report-file=cmp:C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/grgomez/Desktop/ECE492/Group6_Project/niosII_system.qsys
Progress: Loading Group6_Project/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Error: altpll_0_pll_slave_translator.avalon_anti_slave_0: Cannot connect altpll_0_pll_slave_translator.reset because altpll_0.inclk_interface_reset is not connected 
Info: merlin_translator_transform: After transform: 17 modules, 58 connections
Info: merlin_domain_transform: After transform: 35 modules, 164 connections
Info: merlin_router_transform: After transform: 44 modules, 196 connections
Info: merlin_traffic_limiter_transform: After transform: 46 modules, 206 connections
Info: merlin_burst_transform: After transform: 47 modules, 210 connections
Error: Cannot find clock for network.s_clk6. If network.s_clk6 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Info: reset_adaptation_transform: After transform: 51 modules, 186 connections
Info: merlin_network_to_switch_transform: After transform: 68 modules, 221 connections
Info: merlin_width_transform: After transform: 70 modules, 227 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src1 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux.sink6
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 76 modules, 255 connections
Info: limiter_update_transform: After transform: 76 modules, 257 connections
Info: merlin_interrupt_mapper_transform: After transform: 77 modules, 260 connections
Error: Generation stopped, 71 or more modules remaining
Info: niosII_system: Done niosII_system" with 31 modules, 1 files, 346259 bytes
Error: ip-generate failed with exit code 1: 3 Errors, 3 Warnings
Info: Finished: Create HDL design files for synthesis
