

================================================================
== Vivado HLS Report for 'update_knn1'
================================================================
* Date:           Sun Sep  6 16:14:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      485|    72488| 4.850 us | 0.725 ms |  485|  72488|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    68400|    68400|         9|          8|          1|  8550|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 4
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 8, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 12, States = { 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 2, States = { 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 20 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 40 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 28 
40 --> 41 
41 --> 43 42 
42 --> 41 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%index_4_load = load i32* @index_4, align 4" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 52 'load' 'index_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln4568 = icmp eq i32 %index_4_load, 0" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 53 'icmp' 'icmp_ln4568' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br i1 %icmp_ln4568, label %.preheader1318.preheader, label %._crit_edge1321" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader1318" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 55 'br' <Predicate = (icmp_ln4568)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader1318.preheader ]"   --->   Operation 56 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln4571 = icmp eq i9 %i_0, -62" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 57 'icmp' 'icmp_ln4571' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 59 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4571, label %.preheader1317.preheader, label %STORE_LOCAL" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 61 'read' 'tmp_V' <Predicate = (!icmp_ln4571)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_165 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4575]   --->   Operation 62 'read' 'tmp_V_165' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_166 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4576]   --->   Operation 63 'read' 'tmp_V_166' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_167 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4577]   --->   Operation 64 'read' 'tmp_V_167' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_168 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4578]   --->   Operation 65 'read' 'tmp_V_168' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_169 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4579]   --->   Operation 66 'read' 'tmp_V_169' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_V_170 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4580]   --->   Operation 67 'read' 'tmp_V_170' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4572]   --->   Operation 68 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [dg_reg/src/sdsoc/digitrec.cpp:4572]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4573]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln4574 = zext i9 %i_0 to i64" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 71 'zext' 'zext_ln4574' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln4574" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 72 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V_171 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 73 'read' 'tmp_V_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_165, i32 %tmp_V_166, i32 %tmp_V_167, i32 %tmp_V_168, i32 %tmp_V_169, i32 %tmp_V_170, i32 %tmp_V_171)" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 74 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_addr, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [dg_reg/src/sdsoc/digitrec.cpp:4582]   --->   Operation 76 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader1318" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader1317" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 3.18>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%i1_0 = phi i14 [ %i_9, %TRANSFER_LOOP ], [ 0, %.preheader1317.preheader ]"   --->   Operation 79 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (2.20ns)   --->   "%icmp_ln4585 = icmp eq i14 %i1_0, -7834" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 80 'icmp' 'icmp_ln4585' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8550, i64 8550, i64 8550)"   --->   Operation 81 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.81ns)   --->   "%i_9 = add i14 %i1_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 82 'add' 'i_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4585, label %._crit_edge1321.loopexit, label %TRANSFER_LOOP" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_172 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4588]   --->   Operation 84 'read' 'tmp_V_172' <Predicate = (!icmp_ln4585)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.63>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_173 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4589]   --->   Operation 85 'read' 'tmp_V_173' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_172)" [dg_reg/src/sdsoc/digitrec.cpp:4596]   --->   Operation 86 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 13 <SV = 5> <Delay = 3.63>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_174 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4590]   --->   Operation 87 'read' 'tmp_V_174' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_173)" [dg_reg/src/sdsoc/digitrec.cpp:4597]   --->   Operation 88 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 14 <SV = 6> <Delay = 3.63>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V_175 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4591]   --->   Operation 89 'read' 'tmp_V_175' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_174)" [dg_reg/src/sdsoc/digitrec.cpp:4598]   --->   Operation 90 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 15 <SV = 7> <Delay = 3.63>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V_176 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4592]   --->   Operation 91 'read' 'tmp_V_176' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_175)" [dg_reg/src/sdsoc/digitrec.cpp:4599]   --->   Operation 92 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 16 <SV = 8> <Delay = 3.63>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_V_177 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4593]   --->   Operation 93 'read' 'tmp_V_177' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_176)" [dg_reg/src/sdsoc/digitrec.cpp:4600]   --->   Operation 94 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 17 <SV = 9> <Delay = 3.63>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_178 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4594]   --->   Operation 95 'read' 'tmp_V_178' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_177)" [dg_reg/src/sdsoc/digitrec.cpp:4601]   --->   Operation 96 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 18 <SV = 10> <Delay = 3.63>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_V_179 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4595]   --->   Operation 97 'read' 'tmp_V_179' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_178)" [dg_reg/src/sdsoc/digitrec.cpp:4602]   --->   Operation 98 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 19 <SV = 11> <Delay = 3.63>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str146) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4586]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)" [dg_reg/src/sdsoc/digitrec.cpp:4586]   --->   Operation 100 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4587]   --->   Operation 101 'specpipeline' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_179)" [dg_reg/src/sdsoc/digitrec.cpp:4603]   --->   Operation 102 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp_s)" [dg_reg/src/sdsoc/digitrec.cpp:4604]   --->   Operation 103 'specregionend' 'empty_38' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader1317" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 104 'br' <Predicate = (!icmp_ln4585)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 3.63>
ST_20 : Operation 105 [1/1] (1.76ns)   --->   "br label %._crit_edge1321"   --->   Operation 105 'br' <Predicate = (icmp_ln4568)> <Delay = 1.76>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_180 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4613]   --->   Operation 106 'read' 'tmp_V_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_180)" [dg_reg/src/sdsoc/digitrec.cpp:4621]   --->   Operation 107 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 108 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 109 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 110 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 111 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 112 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 113 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.76>

State 21 <SV = 5> <Delay = 3.63>
ST_21 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln4609)   --->   "%empty_39 = phi i32 [ %index_4_load, %codeRepl1 ], [ 1, %._crit_edge1321.loopexit ]" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 114 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln4609 = add nsw i32 1, %empty_39" [dg_reg/src/sdsoc/digitrec.cpp:4609]   --->   Operation 115 'add' 'add_ln4609' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "store i32 %add_ln4609, i32* @index_4, align 4" [dg_reg/src/sdsoc/digitrec.cpp:4609]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_181 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4614]   --->   Operation 117 'read' 'tmp_V_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_181 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4620]   --->   Operation 118 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_181)" [dg_reg/src/sdsoc/digitrec.cpp:4622]   --->   Operation 119 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 22 <SV = 6> <Delay = 3.63>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_V_182 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4615]   --->   Operation 120 'read' 'tmp_V_182' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_182)" [dg_reg/src/sdsoc/digitrec.cpp:4623]   --->   Operation 121 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 23 <SV = 7> <Delay = 3.63>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_183 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4616]   --->   Operation 122 'read' 'tmp_V_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_183)" [dg_reg/src/sdsoc/digitrec.cpp:4624]   --->   Operation 123 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 24 <SV = 8> <Delay = 3.63>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_V_184 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4617]   --->   Operation 124 'read' 'tmp_V_184' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_184)" [dg_reg/src/sdsoc/digitrec.cpp:4625]   --->   Operation 125 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 25 <SV = 9> <Delay = 3.63>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_V_185 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4618]   --->   Operation 126 'read' 'tmp_V_185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_185)" [dg_reg/src/sdsoc/digitrec.cpp:4626]   --->   Operation 127 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 26 <SV = 10> <Delay = 3.63>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_V_186 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4619]   --->   Operation 128 'read' 'tmp_V_186' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_186)" [dg_reg/src/sdsoc/digitrec.cpp:4627]   --->   Operation 129 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 27 <SV = 11> <Delay = 3.63>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_V_187 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4620]   --->   Operation 130 'read' 'tmp_V_187' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_187)" [dg_reg/src/sdsoc/digitrec.cpp:4628]   --->   Operation 131 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_182, i32 %tmp_V_183, i32 %tmp_V_184, i32 %tmp_V_185, i32 %tmp_V_186, i32 %tmp_V_187)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 132 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (1.76ns)   --->   "br label %0" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 12> <Delay = 8.14>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge1321 ], [ %add_ln4653, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 134 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge1321 ], [ %select_ln4659_1, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 135 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %._crit_edge1321 ], [ %i_10, %LANES_end ]"   --->   Operation 136 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln4659 = zext i2 %j_0 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 137 'zext' 'zext_ln4659' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln4659 = trunc i2 %j_0 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 138 'trunc' 'trunc_ln4659' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4659, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 139 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (1.65ns)   --->   "%sub_ln4659 = sub i3 %shl_ln, %zext_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 140 'sub' 'sub_ln4659' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 141 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (1.66ns)   --->   "%icmp_ln4653 = icmp eq i9 %indvar_flatten, -62" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 142 'icmp' 'icmp_ln4653' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln4653 = add i9 1, %indvar_flatten" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 143 'add' 'add_ln4653' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4653, label %.preheader87.preheader.preheader, label %LANES_begin" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln4655 = icmp eq i8 %i4_0, -31" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 145 'icmp' 'icmp_ln4655' <Predicate = (!icmp_ln4653)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [1/1] (1.24ns)   --->   "%select_ln4659 = select i1 %icmp_ln4655, i8 0, i8 %i4_0" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 146 'select' 'select_ln4659' <Predicate = (!icmp_ln4653)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (1.56ns)   --->   "%add_ln4653_1 = add i2 1, %j_0" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 147 'add' 'add_ln4653_1' <Predicate = (!icmp_ln4653)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln4659_1 = zext i2 %add_ln4653_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 148 'zext' 'zext_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.99ns)   --->   "%select_ln4659_1 = select i1 %icmp_ln4655, i2 %add_ln4653_1, i2 %j_0" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 149 'select' 'select_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln4659_2 = zext i2 %select_ln4659_1 to i15" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 150 'zext' 'zext_ln4659_2' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (5.59ns)   --->   "%mul_ln4659 = mul i15 -14768, %zext_ln4659_2" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 151 'mul' 'mul_ln4659' <Predicate = (!icmp_ln4653)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln4659_1 = trunc i2 %add_ln4653_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 152 'trunc' 'trunc_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln4659_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4659_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 153 'bitconcatenate' 'shl_ln4659_mid1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (1.65ns)   --->   "%sub_ln4659_1 = sub i3 %shl_ln4659_mid1, %zext_ln4659_1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 154 'sub' 'sub_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/1] (0.98ns)   --->   "%select_ln4659_2 = select i1 %icmp_ln4655, i3 %sub_ln4659_1, i3 %sub_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 155 'select' 'select_ln4659_2' <Predicate = (!icmp_ln4653)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 156 [1/1] (1.13ns)   --->   "%icmp_ln4141_7 = icmp eq i3 %shl_ln4659_mid1, %zext_ln4659_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 156 'icmp' 'icmp_ln4141_7' <Predicate = (!icmp_ln4653)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 157 [1/1] (0.99ns)   --->   "%select_ln4659_3 = select i1 %icmp_ln4655, i1 %icmp_ln4141_7, i1 %icmp_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 157 'select' 'select_ln4659_3' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [dg_reg/src/sdsoc/digitrec.cpp:4656]   --->   Operation 158 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_3)" [dg_reg/src/sdsoc/digitrec.cpp:4660]   --->   Operation 159 'specregionend' 'empty_40' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (1.91ns)   --->   "%i_10 = add i8 %select_ln4659, 1" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 160 'add' 'i_10' <Predicate = (!icmp_ln4653)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 161 'br' <Predicate = (!icmp_ln4653)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.38>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln4659_3 = zext i15 %mul_ln4659 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 162 'zext' 'zext_ln4659_3' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln4659_1 = mul i32 52429, %zext_ln4659_3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 163 'mul' 'mul_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln4659_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln4659_1, i32 22, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 164 'partselect' 'trunc_ln4659_mid2' <Predicate = (!icmp_ln4653)> <Delay = 0.00>

State 30 <SV = 14> <Delay = 5.07>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln4655 = zext i8 %select_ln4659 to i9" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 165 'zext' 'zext_ln4655' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln4658 = add i9 %trunc_ln4659_mid2, %zext_ln4655" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 166 'add' 'add_ln4658' <Predicate = (!icmp_ln4653)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln4658 = zext i9 %add_ln4658 to i64" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 167 'zext' 'zext_ln4658' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln4658" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 168 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 169 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 169 'load' 'training_instance_V' <Predicate = (!icmp_ln4653)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 31 <SV = 15> <Delay = 4.29>
ST_31 : Operation 170 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 170 'load' 'training_instance_V' <Predicate = (!icmp_ln4653)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 171 'trunc' 'rhs_V' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 172 'xor' 'ret_V' <Predicate = (!icmp_ln4653)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 7.02>
ST_32 : Operation 173 [8/8] (7.02ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 173 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 17> <Delay = 8.67>
ST_33 : Operation 174 [7/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 174 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 18> <Delay = 8.67>
ST_34 : Operation 175 [6/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 175 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 19> <Delay = 8.67>
ST_35 : Operation 176 [5/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 176 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 20> <Delay = 8.67>
ST_36 : Operation 177 [4/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 177 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 21> <Delay = 8.67>
ST_37 : Operation 178 [3/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 178 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 22> <Delay = 8.67>
ST_38 : Operation 179 [2/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 179 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%knn_set_4_0_load = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 180 'load' 'knn_set_4_0_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%knn_set_4_3_load = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 181 'load' 'knn_set_4_3_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_4_0_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 182 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln4141_21 = trunc i11 %knn_set_4_3_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 183 'trunc' 'trunc_ln4141_21' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln4659_3, i9 %trunc_ln4141, i9 %trunc_ln4141_21" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 184 'select' 'select_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%knn_set_4_1_load = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 185 'load' 'knn_set_4_1_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%knn_set_4_4_load = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 186 'load' 'knn_set_4_4_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln4141_22 = trunc i11 %knn_set_4_1_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 187 'trunc' 'trunc_ln4141_22' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln4141_23 = trunc i11 %knn_set_4_4_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 188 'trunc' 'trunc_ln4141_23' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 189 [1/1] (0.96ns)   --->   "%select_ln4141_25 = select i1 %select_ln4659_3, i9 %trunc_ln4141_22, i9 %trunc_ln4141_23" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 189 'select' 'select_ln4141_25' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 190 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_25, %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 190 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 191 [1/1] (0.96ns)   --->   "%select_ln4141_26 = select i1 %icmp_ln4141_1, i9 %select_ln4141_25, i9 %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 191 'select' 'select_ln4141_26' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "%knn_set_4_2_load = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 192 'load' 'knn_set_4_2_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "%knn_set_4_5_load = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 193 'load' 'knn_set_4_5_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln4141_24 = trunc i11 %knn_set_4_2_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 194 'trunc' 'trunc_ln4141_24' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln4141_25 = trunc i11 %knn_set_4_5_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 195 'trunc' 'trunc_ln4141_25' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 196 [1/1] (0.96ns)   --->   "%select_ln4141_27 = select i1 %select_ln4659_3, i9 %trunc_ln4141_24, i9 %trunc_ln4141_25" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 196 'select' 'select_ln4141_27' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 197 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_27, %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 197 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%select_ln4141_29 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 198 'select' 'select_ln4141_29' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 199 'or' 'or_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_30 = select i1 %or_ln4141, i2 %select_ln4141_29, i2 0" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 200 'select' 'select_ln4141_30' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 23> <Delay = 5.43>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 202 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4656]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4657]   --->   Operation 204 'specpipeline' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 205 [1/8] (3.66ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 205 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i8 %dist to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 206 'zext' 'zext_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_28 = select i1 %icmp_ln4141_2, i9 %select_ln4141_27, i9 %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 207 'select' 'select_ln4141_28' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln4141_5 = zext i2 %select_ln4141_30 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 208 'zext' 'zext_ln4141_5' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 209 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i9 %zext_ln4141, %select_ln4141_28" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 209 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4149, label %1, label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 210 'br' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln4659_2, %zext_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 211 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 212 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 212 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln4150_25 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 213 'zext' 'zext_ln4150_25' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_25, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 214 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 215 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln4150_24 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 216 'zext' 'zext_ln4150_24' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_24, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 217 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 218 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln4150_23 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 219 'zext' 'zext_ln4150_23' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_23, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 220 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 221 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln4150_22 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 222 'zext' 'zext_ln4150_22' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_22, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 223 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 224 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln4150_21 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 225 'zext' 'zext_ln4150_21' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_21, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 226 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 227 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 228 'zext' 'zext_ln4150' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_39 : Operation 229 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 229 'store' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 230 'br' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "br label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 231 'br' <Predicate = (icmp_ln4149)> <Delay = 0.00>

State 40 <SV = 13> <Delay = 1.76>
ST_40 : Operation 232 [1/1] (1.76ns)   --->   "br label %.preheader87.preheader" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 232 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 14> <Delay = 7.19>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 233 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 234 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_V_191 = phi i32 [ %select_ln4474, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 235 'phi' 'tmp_V_191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%label_list_2 = phi i32 [ %select_ln4474_14, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 236 'phi' 'label_list_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%label_list_1 = phi i32 [ %select_ln4479_24, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 237 'phi' 'label_list_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V_188 = phi i32 [ %min_distance_list_2_23, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]"   --->   Operation 238 'phi' 'tmp_V_188' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (0.00ns)   --->   "%min_distance_list_2 = phi i32 [ %select_ln4474_15, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 239 'phi' 'min_distance_list_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%min_distance_list_1 = phi i32 [ %select_ln4479_25, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 240 'phi' 'min_distance_list_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]"   --->   Operation 241 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 242 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 243 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 244 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 245 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln5, %zext_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 245 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 246 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 246 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 247 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 247 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %knn_vote_small.exit.0, label %INSERTION_SORT_OUTER" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 249 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 250 [1/1] (0.99ns)   --->   "%select_ln4463_11 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 250 'select' 'select_ln4463_11' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (1.56ns)   --->   "%add_ln4454_5 = add i2 1, %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 251 'add' 'add_ln4454_5' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln4463_32 = zext i2 %add_ln4454_5 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 252 'zext' 'zext_ln4463_32' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln4463_9 = trunc i2 %add_ln4454_5 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 253 'trunc' 'trunc_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_9, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 254 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 255 [1/1] (1.65ns)   --->   "%sub_ln4463_5 = sub i3 %shl_ln4463_mid1, %zext_ln4463_32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 255 'sub' 'sub_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_12 = select i1 %icmp_ln4456, i3 %sub_ln4463_5, i3 %sub_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 256 'select' 'select_ln4463_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 257 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_5, i2 %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 257 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_5 = zext i2 %select_ln4463_11 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 258 'zext' 'zext_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_12, %zext_ln4463_5" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 259 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%knn_set_4_0_load_1 = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 260 'load' 'knn_set_4_0_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln4463_26 = zext i11 %knn_set_4_0_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 261 'zext' 'zext_ln4463_26' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%knn_set_4_1_load_1 = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 262 'load' 'knn_set_4_1_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln4463_27 = zext i11 %knn_set_4_1_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 263 'zext' 'zext_ln4463_27' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%knn_set_4_2_load_1 = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 264 'load' 'knn_set_4_2_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln4463_28 = zext i11 %knn_set_4_2_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 265 'zext' 'zext_ln4463_28' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%knn_set_4_3_load_1 = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 266 'load' 'knn_set_4_3_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln4463_29 = zext i11 %knn_set_4_3_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 267 'zext' 'zext_ln4463_29' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%knn_set_4_4_load_1 = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 268 'load' 'knn_set_4_4_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln4463_30 = zext i11 %knn_set_4_4_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 269 'zext' 'zext_ln4463_30' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "%knn_set_4_5_load_1 = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 270 'load' 'knn_set_4_5_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln4463_31 = zext i11 %knn_set_4_5_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 271 'zext' 'zext_ln4463_31' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (2.32ns)   --->   "%min_distance_list_0 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %zext_ln4463_26, i32 %zext_ln4463_27, i32 %zext_ln4463_28, i32 %zext_ln4463_29, i32 %zext_ln4463_30, i32 %zext_ln4463_31, i3 %add_ln4463)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 272 'mux' 'min_distance_list_0' <Predicate = (!icmp_ln4454)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_11" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 273 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 8.27>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 274 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 275 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 276 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 277 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4458->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 278 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 279 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %min_distance_list_0, %min_distance_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 279 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 280 'select' 'select_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %min_distance_list_0, %min_distance_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 281 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 282 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%phitmp_i_1_cast_cast = zext i1 %not_icmp_ln4463 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 283 'zext' 'phitmp_i_1_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 284 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_9 = select i1 %icmp_ln4463_1, i6 %phitmp_i_1_cast_cast, i6 %select_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 284 'select' 'select_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%trunc_ln4463_10 = trunc i6 %select_ln4463_9 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 285 'trunc' 'trunc_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %min_distance_list_0, %tmp_V_188" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 286 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_9, i32 2, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 287 'partselect' 'tmp_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 288 [1/1] (1.30ns)   --->   "%icmp_ln4463_8 = icmp ne i4 %tmp_12, 0" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 288 'icmp' 'icmp_ln4463_8' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_8, i2 -2, i2 %trunc_ln4463_10" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 289 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2_cast_cast = zext i2 %phitmp_i_2 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 290 'zext' 'phitmp_i_2_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 291 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_10 = select i1 %icmp_ln4463_2, i6 %phitmp_i_2_cast_cast, i6 %select_ln4463_9" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 291 'select' 'select_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_10, i32 1, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 292 'partselect' 'tmp_13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 293 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_13, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 293 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 294 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_10, 2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 294 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474)   --->   "%select_ln4479 = select i1 %icmp_ln4479, i32 0, i32 %tmp_V_191" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 295 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_23)   --->   "%min_distance_list_2_22 = select i1 %icmp_ln4479, i32 %min_distance_list_0, i32 %tmp_V_188" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 296 'select' 'min_distance_list_2_22' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 297 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2, i32 %select_ln4479" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 297 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 298 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_2_23 = select i1 %icmp_ln4474, i32 %min_distance_list_2, i32 %min_distance_list_2_22" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 298 'select' 'min_distance_list_2_23' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 299 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_10, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 299 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 300 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_10, 1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 300 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_14)   --->   "%label_list_2_9 = select i1 %icmp_ln4479_1, i32 0, i32 %label_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 301 'select' 'label_list_2_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_15)   --->   "%min_distance_list_2_24 = select i1 %icmp_ln4479_1, i32 %min_distance_list_0, i32 %min_distance_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 302 'select' 'min_distance_list_2_24' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_14 = select i1 %icmp_ln4474_1, i32 %label_list_1, i32 %label_list_2_9" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 303 'select' 'select_ln4474_14' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 304 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_15 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1, i32 %min_distance_list_2_24" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 304 'select' 'select_ln4474_15' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 305 [1/1] (0.69ns)   --->   "%select_ln4479_24 = select i1 %icmp_ln4474_1, i32 0, i32 %label_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 305 'select' 'select_ln4479_24' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 306 [1/1] (0.69ns)   --->   "%select_ln4479_25 = select i1 %icmp_ln4474_1, i32 %min_distance_list_0, i32 %min_distance_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 306 'select' 'select_ln4479_25' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_4)" [dg_reg/src/sdsoc/digitrec.cpp:4499->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 307 'specregionend' 'empty_43' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader87.preheader"   --->   Operation 308 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 43 <SV = 15> <Delay = 3.63>
ST_43 : Operation 309 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:4684]   --->   Operation 309 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 44 <SV = 16> <Delay = 3.63>
ST_44 : Operation 310 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_188)" [dg_reg/src/sdsoc/digitrec.cpp:4685]   --->   Operation 310 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 45 <SV = 17> <Delay = 3.63>
ST_45 : Operation 311 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2)" [dg_reg/src/sdsoc/digitrec.cpp:4686]   --->   Operation 311 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 46 <SV = 18> <Delay = 3.63>
ST_46 : Operation 312 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1)" [dg_reg/src/sdsoc/digitrec.cpp:4687]   --->   Operation 312 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 47 <SV = 19> <Delay = 3.63>
ST_47 : Operation 313 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:4688]   --->   Operation 313 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 48 <SV = 20> <Delay = 3.63>
ST_48 : Operation 314 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_191)" [dg_reg/src/sdsoc/digitrec.cpp:4689]   --->   Operation 314 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 49 <SV = 21> <Delay = 3.63>
ST_49 : Operation 315 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2)" [dg_reg/src/sdsoc/digitrec.cpp:4690]   --->   Operation 315 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 50 <SV = 22> <Delay = 3.63>
ST_50 : Operation 316 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1)" [dg_reg/src/sdsoc/digitrec.cpp:4691]   --->   Operation 316 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_50 : Operation 317 [1/1] (0.00ns)   --->   "ret void" [dg_reg/src/sdsoc/digitrec.cpp:4693]   --->   Operation 317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.24ns
The critical path consists of the following:
	'load' operation ('index_4_load', dg_reg/src/sdsoc/digitrec.cpp:4568) on static variable 'index_4' [15]  (0 ns)
	'icmp' operation ('icmp_ln4568', dg_reg/src/sdsoc/digitrec.cpp:4568) [16]  (2.47 ns)
	multiplexor before 'phi' operation ('empty_39', dg_reg/src/sdsoc/digitrec.cpp:4568) with incoming values : ('index_4_load', dg_reg/src/sdsoc/digitrec.cpp:4568) [77]  (1.77 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4571', dg_reg/src/sdsoc/digitrec.cpp:4571) [22]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr', dg_reg/src/sdsoc/digitrec.cpp:4574) [32]  (0 ns)
	'store' operation ('store_ln4581', dg_reg/src/sdsoc/digitrec.cpp:4581) of variable '__Result__', dg_reg/src/sdsoc/digitrec.cpp:4581 on array 'training_set_V' [41]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:4585) [47]  (1.77 ns)

 <State 11>: 3.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4585', dg_reg/src/sdsoc/digitrec.cpp:4585) [48]  (2.21 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4596) [64]  (3.63 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4597) [65]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4598) [66]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4599) [67]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4600) [68]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4601) [69]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4602) [70]  (3.63 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4603) [71]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4613) [80]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4621) [89]  (3.63 ns)

 <State 21>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4614) [81]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4622) [90]  (3.63 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4615) [82]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4623) [91]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4616) [83]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4624) [92]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4617) [84]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4625) [93]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4618) [85]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4626) [94]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4619) [86]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4627) [95]  (3.63 ns)

 <State 27>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4620) [87]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4628) [96]  (3.63 ns)

 <State 28>: 8.15ns
The critical path consists of the following:
	'phi' operation ('j_0', dg_reg/src/sdsoc/digitrec.cpp:4659) with incoming values : ('select_ln4659_1', dg_reg/src/sdsoc/digitrec.cpp:4659) [107]  (0 ns)
	'add' operation ('add_ln4653_1', dg_reg/src/sdsoc/digitrec.cpp:4653) [122]  (1.56 ns)
	'select' operation ('select_ln4659_1', dg_reg/src/sdsoc/digitrec.cpp:4659) [124]  (0.993 ns)
	'mul' operation ('mul_ln4659', dg_reg/src/sdsoc/digitrec.cpp:4659) [126]  (5.59 ns)

 <State 29>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul_ln4659_1', dg_reg/src/sdsoc/digitrec.cpp:4659) [128]  (6.38 ns)

 <State 30>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln4658', dg_reg/src/sdsoc/digitrec.cpp:4658) [140]  (1.82 ns)
	'getelementptr' operation ('training_set_V_addr_1', dg_reg/src/sdsoc/digitrec.cpp:4658) [142]  (0 ns)
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:4658) on array 'training_set_V' [143]  (3.25 ns)

 <State 31>: 4.29ns
The critical path consists of the following:
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:4658) on array 'training_set_V' [143]  (3.25 ns)
	'xor' operation ('ret.V', dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:4659) [145]  (1.04 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (7.02 ns)

 <State 33>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 34>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 35>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 36>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 37>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 38>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (8.68 ns)

 <State 39>: 5.44ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659) to 'popcount' [146]  (3.67 ns)
	'store' operation ('store_ln4150', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659) of variable 'zext_ln4150_21', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659 on static variable 'knn_set_4_0' [194]  (1.77 ns)

 <State 40>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673) with incoming values : ('add_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673) [209]  (1.77 ns)

 <State 41>: 7.19ns
The critical path consists of the following:
	'phi' operation ('i_0_i', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673) with incoming values : ('select_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673) [210]  (0 ns)
	'add' operation ('add_ln4454_5', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673) [230]  (1.56 ns)
	'sub' operation ('sub_ln4463_5', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [234]  (1.65 ns)
	'select' operation ('select_ln4463_12', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [235]  (0 ns)
	'add' operation ('add_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [241]  (1.65 ns)
	'mux' operation ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [254]  (2.33 ns)

 <State 42>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [255]  (2.47 ns)
	'select' operation ('select_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [256]  (0 ns)
	'select' operation ('select_ln4463_9', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [260]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_8', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [264]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [265]  (0 ns)
	'select' operation ('select_ln4463_10', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673) [267]  (1.19 ns)
	'icmp' operation ('icmp_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673) [270]  (1.43 ns)
	'select' operation ('select_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673) [271]  (0 ns)
	'select' operation ('select_ln4474', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673) [273]  (0.698 ns)

 <State 43>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4684) [287]  (3.63 ns)

 <State 44>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4685) [288]  (3.63 ns)

 <State 45>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4686) [289]  (3.63 ns)

 <State 46>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4687) [290]  (3.63 ns)

 <State 47>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4688) [291]  (3.63 ns)

 <State 48>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4689) [292]  (3.63 ns)

 <State 49>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4690) [293]  (3.63 ns)

 <State 50>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:4691) [294]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
