[05/25 09:46:13      0s] 
[05/25 09:46:13      0s] Cadence Innovus(TM) Implementation System.
[05/25 09:46:13      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/25 09:46:13      0s] 
[05/25 09:46:13      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[05/25 09:46:13      0s] Options:	
[05/25 09:46:13      0s] Date:		Wed May 25 09:46:13 2022
[05/25 09:46:13      0s] Host:		vspace.ecdl.hut.fi (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz 25600KB)
[05/25 09:46:13      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/25 09:46:13      0s] 
[05/25 09:46:13      0s] License:
[05/25 09:46:13      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/25 09:46:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/25 09:46:32     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[05/25 09:46:32     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[05/25 09:46:32     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[05/25 09:46:32     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[05/25 09:46:32     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[05/25 09:46:32     17s] @(#)CDS: CPE v18.10-p005
[05/25 09:46:32     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[05/25 09:46:32     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[05/25 09:46:32     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/25 09:46:32     17s] @(#)CDS: RCDB 11.13
[05/25 09:46:32     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO.

[05/25 09:46:32     17s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[05/25 09:46:33     18s] 
[05/25 09:46:33     18s] **INFO:  MMMC transition support version v31-84 
[05/25 09:46:33     18s] 
[05/25 09:46:33     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/25 09:46:33     18s] <CMD> suppressMessage ENCEXT-2799
[05/25 09:46:33     18s] <CMD> win
[05/25 09:47:40     27s] <CMD> set init_gnd_net vss!
[05/25 09:47:40     27s] <CMD> set init_lef_file {../techlibs/gsclib045_tech.lef ../techlibs/gsclib045_macro.lef}
[05/25 09:47:40     27s] <CMD> set init_design_settop 0
[05/25 09:47:40     27s] <CMD> set init_verilog ../netlist/serial_peripheral_interface.v
[05/25 09:47:40     27s] <CMD> set init_mmmc_file Default.view
[05/25 09:47:40     27s] <CMD> set init_pwr_net vdd!
[05/25 09:47:40     27s] <CMD> init_design
[05/25 09:47:40     27s] #% Begin Load MMMC data ... (date=05/25 09:47:40, mem=436.1M)
[05/25 09:47:40     27s] #% End Load MMMC data ... (date=05/25 09:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=436.3M, current mem=436.3M)
[05/25 09:47:40     27s] 
[05/25 09:47:40     27s] Loading LEF file ../techlibs/gsclib045_tech.lef ...
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/25 09:47:40     27s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/25 09:47:40     27s] 
[05/25 09:47:40     27s] Loading LEF file ../techlibs/gsclib045_macro.lef ...
[05/25 09:47:40     27s] Set DBUPerIGU to M2 pitch 400.
[05/25 09:47:40     28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNALVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 09:47:40     28s] Type 'man IMPLF-200' for more detail.
[05/25 09:47:40     28s] 
[05/25 09:47:40     28s] viaInitial starts at Wed May 25 09:47:40 2022
viaInitial ends at Wed May 25 09:47:40 2022
Loading view definition file from Default.view
[05/25 09:47:40     28s] Reading slow_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:40     28s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/25 09:47:41     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:41     29s] Read 480 cells in library 'slow_vdd1v0' 
[05/25 09:47:41     29s] Reading fast_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[05/25 09:47:42     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[05/25 09:47:42     29s] Read 480 cells in library 'fast_vdd1v0' 
[05/25 09:47:42     29s] *** End library_loading (cpu=0.03min, real=0.03min, mem=12.7M, fe_cpu=0.50min, fe_real=1.48min, fe_mem=598.2M) ***
[05/25 09:47:42     29s] #% Begin Load netlist data ... (date=05/25 09:47:42, mem=454.2M)
[05/25 09:47:42     29s] *** Begin netlist parsing (mem=598.2M) ***
[05/25 09:47:42     29s] Created 480 new cells from 2 timing libraries.
[05/25 09:47:42     29s] Reading netlist ...
[05/25 09:47:42     29s] Backslashed names will retain backslash and a trailing blank character.
[05/25 09:47:42     29s] Reading verilog netlist '../netlist/serial_peripheral_interface.v'
[05/25 09:47:42     29s] 
[05/25 09:47:42     29s] *** Memory Usage v#1 (Current mem = 604.152M, initial mem = 251.488M) ***
[05/25 09:47:42     29s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=604.2M) ***
[05/25 09:47:42     29s] #% End Load netlist data ... (date=05/25 09:47:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=469.5M, current mem=469.5M)
[05/25 09:47:42     29s] Top level cell is microcontroller_interface_8_8.
[05/25 09:47:42     30s] Hooked 960 DB cells to tlib cells.
[05/25 09:47:42     30s] Starting recursive module instantiation check.
[05/25 09:47:42     30s] No recursion found.
[05/25 09:47:42     30s] Building hierarchical netlist for Cell microcontroller_interface_8_8 ...
[05/25 09:47:42     30s] *** Netlist is unique.
[05/25 09:47:42     30s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/25 09:47:42     30s] ** info: there are 968 modules.
[05/25 09:47:42     30s] ** info: there are 14077 stdCell insts.
[05/25 09:47:42     30s] 
[05/25 09:47:42     30s] *** Memory Usage v#1 (Current mem = 654.074M, initial mem = 251.488M) ***
[05/25 09:47:43     30s] **WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 09:47:43     30s] Type 'man IMPFP-3961' for more detail.
[05/25 09:47:43     30s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 09:47:43     30s] Type 'man IMPFP-3961' for more detail.
[05/25 09:47:43     30s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 09:47:43     30s] Type 'man IMPFP-3961' for more detail.
[05/25 09:47:43     30s] Set Default Net Delay as 1000 ps.
[05/25 09:47:43     30s] Set Default Net Load as 0.5 pF. 
[05/25 09:47:43     30s] Set Default Input Pin Transition as 0.1 ps.
[05/25 09:47:43     30s] Extraction setup Started 
[05/25 09:47:43     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/25 09:47:43     30s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/25 09:47:44     32s] Generating auto layer map file.
[05/25 09:47:44     32s] Importing multi-corner technology file(s) for preRoute extraction...
[05/25 09:47:44     32s] ../techlibs/qrcTechFile
[05/25 09:47:46     33s] Generating auto layer map file.
[05/25 09:47:50     37s] Completed (cpu: 0:00:06.4 real: 0:00:07.0)
[05/25 09:47:50     37s] Set Shrink Factor to 1.00000
[05/25 09:47:50     37s] Summary of Active RC-Corners : 
[05/25 09:47:50     37s]  
[05/25 09:47:50     37s]  Analysis View: setup_view
[05/25 09:47:50     37s]     RC-Corner Name        : rc_basic
[05/25 09:47:50     37s]     RC-Corner Index       : 0
[05/25 09:47:50     37s]     RC-Corner Temperature : 25 Celsius
[05/25 09:47:50     37s]     RC-Corner Cap Table   : ''
[05/25 09:47:50     37s]     RC-Corner PreRoute Res Factor         : 1
[05/25 09:47:50     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/25 09:47:50     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner Technology file: '../techlibs/qrcTechFile'
[05/25 09:47:50     37s]  
[05/25 09:47:50     37s]  Analysis View: hold_view
[05/25 09:47:50     37s]     RC-Corner Name        : rc_basic
[05/25 09:47:50     37s]     RC-Corner Index       : 0
[05/25 09:47:50     37s]     RC-Corner Temperature : 25 Celsius
[05/25 09:47:50     37s]     RC-Corner Cap Table   : ''
[05/25 09:47:50     37s]     RC-Corner PreRoute Res Factor         : 1
[05/25 09:47:50     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/25 09:47:50     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/25 09:47:50     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/25 09:47:50     37s]     RC-Corner Technology file: '../techlibs/qrcTechFile'
[05/25 09:47:50     37s] Updating RC grid for preRoute extraction ...
[05/25 09:47:50     37s] Initializing multi-corner resistance tables ...
[05/25 09:47:50     37s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/25 09:47:50     37s] *Info: initialize multi-corner CTS.
[05/25 09:47:50     37s] Reading timing constraints file '../timing/prelayout.sdc' ...
[05/25 09:47:50     37s] Current (total cpu=0:00:37.5, real=0:01:37, peak res=678.4M, current mem=678.4M)
[05/25 09:47:50     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../timing/prelayout.sdc, Line 8).
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../timing/prelayout.sdc, Line 9).
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] INFO (CTE): Reading of timing constraints file ../timing/prelayout.sdc completed, with 2 WARNING
[05/25 09:47:50     37s] WARNING (CTE-25): Line: 10 of File ../timing/prelayout.sdc : Skipped unsupported command: set_max_area
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=694.5M, current mem=694.5M)
[05/25 09:47:50     37s] Current (total cpu=0:00:37.7, real=0:01:37, peak res=694.5M, current mem=694.5M)
[05/25 09:47:50     37s] Creating Cell Server ...(0, 1, 1, 1)
[05/25 09:47:50     37s] Summary for sequential cells identification: 
[05/25 09:47:50     37s]   Identified SBFF number: 104
[05/25 09:47:50     37s]   Identified MBFF number: 0
[05/25 09:47:50     37s]   Identified SB Latch number: 0
[05/25 09:47:50     37s]   Identified MB Latch number: 0
[05/25 09:47:50     37s]   Not identified SBFF number: 16
[05/25 09:47:50     37s]   Not identified MBFF number: 0
[05/25 09:47:50     37s]   Not identified SB Latch number: 0
[05/25 09:47:50     37s]   Not identified MB Latch number: 0
[05/25 09:47:50     37s]   Number of sequential cells which are not FFs: 32
[05/25 09:47:50     37s] Total number of combinational cells: 318
[05/25 09:47:50     37s] Total number of sequential cells: 152
[05/25 09:47:50     37s] Total number of tristate cells: 10
[05/25 09:47:50     37s] Total number of level shifter cells: 0
[05/25 09:47:50     37s] Total number of power gating cells: 0
[05/25 09:47:50     37s] Total number of isolation cells: 0
[05/25 09:47:50     37s] Total number of power switch cells: 0
[05/25 09:47:50     37s] Total number of pulse generator cells: 0
[05/25 09:47:50     37s] Total number of always on buffers: 0
[05/25 09:47:50     37s] Total number of retention cells: 0
[05/25 09:47:50     37s] List of usable buffers: BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/25 09:47:50     37s] Total number of usable buffers: 16
[05/25 09:47:50     37s] List of unusable buffers:
[05/25 09:47:50     37s] Total number of unusable buffers: 0
[05/25 09:47:50     37s] List of usable inverters: CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/25 09:47:50     37s] Total number of usable inverters: 19
[05/25 09:47:50     37s] List of unusable inverters:
[05/25 09:47:50     37s] Total number of unusable inverters: 0
[05/25 09:47:50     37s] List of identified usable delay cells: DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/25 09:47:50     37s] Total number of identified usable delay cells: 8
[05/25 09:47:50     37s] List of identified unusable delay cells:
[05/25 09:47:50     37s] Total number of identified unusable delay cells: 0
[05/25 09:47:50     37s] Creating Cell Server, finished. 
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] Deleting Cell Server ...
[05/25 09:47:50     37s] 
[05/25 09:47:50     37s] *** Summary of all messages that are not suppressed in this session:
[05/25 09:47:50     37s] Severity  ID               Count  Summary                                  
[05/25 09:47:50     37s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/25 09:47:50     37s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/25 09:47:50     37s] WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
[05/25 09:47:50     37s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/25 09:47:50     37s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/25 09:47:50     37s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/25 09:47:50     37s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/25 09:47:50     37s] *** Message Summary: 34 warning(s), 0 error(s)
[05/25 09:47:50     37s] 
[05/25 09:47:53     38s] <CMD> fit
[05/25 09:47:56     38s] <CMD> getIoFlowFlag
[05/25 09:48:20     41s] <CMD> setIoFlowFlag 0
[05/25 09:48:20     41s] <CMD> floorPlan -site CoreSite -r 0.992807867312 0.699991 15 15 15 15
[05/25 09:48:20     41s] <CMD> uiSetTool select
[05/25 09:48:20     41s] <CMD> getIoFlowFlag
[05/25 09:48:20     41s] <CMD> fit
[05/25 09:49:21     48s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:49:21     48s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:49:21     48s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
[05/25 09:49:21     48s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:49:21     48s] Successfully spread [16] pins.
[05/25 09:49:21     48s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:49:21     48s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:49:57     52s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:49:57     52s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:49:57     52s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{opcode_status[0]} {opcode_status[1]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]}}
[05/25 09:49:57     52s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:49:57     52s] Successfully spread [5] pins.
[05/25 09:49:57     52s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:49:57     52s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:50:21     55s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:50:21     55s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:50:21     55s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 10 -start 0.0 0.0 -pin {clk instr_wr rst}
[05/25 09:50:21     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:50:21     55s] Successfully spread [3] pins.
[05/25 09:50:21     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:50:21     55s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:50:49     58s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:50:49     58s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:50:49     58s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 10.0 -start 0.0 0.0 -pin {{instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]} {resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]}}
[05/25 09:50:49     58s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:50:49     58s] Successfully spread [22] pins.
[05/25 09:50:49     58s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:50:49     58s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:51:21     61s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:51:21     61s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:51:21     61s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 10.0 -start 336.6 0.57 -pin {{instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]} {resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]}}
[05/25 09:51:21     61s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:51:21     61s] Successfully spread [22] pins.
[05/25 09:51:21     61s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:51:21     61s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:52:21     68s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:52:21     68s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:52:21     68s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 0.2 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
[05/25 09:52:21     68s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:52:21     68s] Successfully spread [16] pins.
[05/25 09:52:21     68s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:52:21     68s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:52:35     69s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:52:35     69s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:52:35     69s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing 0.2 -pin {{opcode_status[0]} {opcode_status[1]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]}}
[05/25 09:52:35     69s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:52:35     70s] Successfully spread [5] pins.
[05/25 09:52:35     70s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:52:35     70s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:52:44     71s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:52:44     71s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:52:44     71s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 10.0 -pin {clk instr_wr rst}
[05/25 09:52:44     71s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:52:44     71s] Successfully spread [3] pins.
[05/25 09:52:44     71s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:52:44     71s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:52:55     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:52:55     72s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:52:55     72s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10.0 -pin {{resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]} {instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]}}
[05/25 09:52:55     72s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:52:55     72s] Successfully spread [22] pins.
[05/25 09:52:55     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:52:55     72s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:52:58     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 09:52:58     72s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 09:52:58     72s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10.0 -pin {{resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]} {instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]}}
[05/25 09:52:58     72s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/25 09:52:58     72s] Successfully spread [22] pins.
[05/25 09:52:58     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 912.4M).
[05/25 09:52:58     72s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:10     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:53:49     79s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/25 09:53:49     79s] The ring targets are set to core/block ring wires.
[05/25 09:53:49     79s] addRing command will consider rows while creating rings.
[05/25 09:53:49     79s] addRing command will disallow rings to go over rows.
[05/25 09:53:49     79s] addRing command will ignore shorts while creating rings.
[05/25 09:53:49     79s] <CMD> addRing -nets {vdd! vss!} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4.5 bottom 4.5 left 4.5 right 4.5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 09:53:49     79s] 
[05/25 09:53:49     79s] Ring generation is complete.
[05/25 09:53:49     79s] vias are now being generated.
[05/25 09:53:49     79s] addRing created 8 wires.
[05/25 09:53:49     79s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/25 09:53:49     79s] +--------+----------------+----------------+
[05/25 09:53:49     79s] |  Layer |     Created    |     Deleted    |
[05/25 09:53:49     79s] +--------+----------------+----------------+
[05/25 09:53:49     79s] | Metal8 |        4       |       NA       |
[05/25 09:53:49     79s] |  Via8  |        8       |        0       |
[05/25 09:53:49     79s] | Metal9 |        4       |       NA       |
[05/25 09:53:49     79s] +--------+----------------+----------------+
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeRingLayers {}
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 09:53:55     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 09:54:44     85s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/25 09:54:44     85s] addStripe will allow jog to connect padcore ring and block ring.
[05/25 09:54:44     85s] 
[05/25 09:54:44     85s] Stripes will stop at the boundary of the specified area.
[05/25 09:54:44     85s] When breaking rings, the power planner will consider the existence of blocks.
[05/25 09:54:44     85s] Stripes will not extend to closest target.
[05/25 09:54:44     85s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/25 09:54:44     85s] Stripes will not be created over regions without power planning wires.
[05/25 09:54:44     85s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/25 09:54:44     85s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/25 09:54:44     85s] Offset for stripe breaking is set to 0.
[05/25 09:54:44     85s] <CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/25 09:54:44     85s] 
[05/25 09:54:44     85s] Starting stripe generation ...
[05/25 09:54:44     85s] Non-Default Mode Option Settings :
[05/25 09:54:44     85s]   NONE
[05/25 09:54:44     85s] Stripe generation is complete.
[05/25 09:54:44     85s] vias are now being generated.
[05/25 09:54:44     85s] addStripe created 6 wires.
[05/25 09:54:44     85s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/25 09:54:44     85s] +--------+----------------+----------------+
[05/25 09:54:44     85s] |  Layer |     Created    |     Deleted    |
[05/25 09:54:44     85s] +--------+----------------+----------------+
[05/25 09:54:44     85s] | Metal8 |        6       |       NA       |
[05/25 09:54:44     85s] |  Via8  |       12       |        0       |
[05/25 09:54:44     85s] +--------+----------------+----------------+
[05/25 09:56:16     96s] <CMD> clearGlobalNets
[05/25 09:56:16     96s] net ignore based on current view = 0
[05/25 09:56:16     96s] <CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/25 09:56:16     96s] <CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[05/25 09:56:59    101s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/25 09:56:59    101s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { vdd! vss! } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/25 09:56:59    101s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/25 09:56:59    101s] *** Begin SPECIAL ROUTE on Wed May 25 09:56:59 2022 ***
[05/25 09:56:59    101s] SPECIAL ROUTE ran on directory: /home/xzhong/E3540/layout
[05/25 09:56:59    101s] SPECIAL ROUTE ran on machine: vspace.ecdl.hut.fi (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.40Ghz)
[05/25 09:56:59    101s] 
[05/25 09:56:59    101s] Begin option processing ...
[05/25 09:56:59    101s] srouteConnectPowerBump set to false
[05/25 09:56:59    101s] routeSelectNet set to "vdd! vss!"
[05/25 09:56:59    101s] routeSpecial set to true
[05/25 09:56:59    101s] srouteBottomLayerLimit set to 1
[05/25 09:56:59    101s] srouteBottomTargetLayerLimit set to 1
[05/25 09:56:59    101s] srouteConnectBlockPin set to false
[05/25 09:56:59    101s] srouteConnectConverterPin set to false
[05/25 09:56:59    101s] srouteConnectPadPin set to false
[05/25 09:56:59    101s] srouteConnectStripe set to false
[05/25 09:56:59    101s] srouteCrossoverViaBottomLayer set to 1
[05/25 09:56:59    101s] srouteCrossoverViaTopLayer set to 11
[05/25 09:56:59    101s] srouteFollowCorePinEnd set to 3
[05/25 09:56:59    101s] srouteFollowPadPin set to false
[05/25 09:56:59    101s] srouteJogControl set to "preferWithChanges differentLayer"
[05/25 09:56:59    101s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/25 09:56:59    101s] sroutePadPinAllPorts set to true
[05/25 09:56:59    101s] sroutePreserveExistingRoutes set to true
[05/25 09:56:59    101s] srouteRoutePowerBarPortOnBothDir set to true
[05/25 09:56:59    101s] srouteStopBlockPin set to "nearestTarget"
[05/25 09:56:59    101s] srouteTopLayerLimit set to 11
[05/25 09:56:59    101s] srouteTopTargetLayerLimit set to 11
[05/25 09:56:59    101s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1726.00 megs.
[05/25 09:56:59    101s] 
[05/25 09:56:59    101s] Reading DB technology information...
[05/25 09:56:59    101s] Finished reading DB technology information.
[05/25 09:56:59    101s] Reading floorplan and netlist information...
[05/25 09:56:59    101s] Finished reading floorplan and netlist information.
[05/25 09:56:59    101s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/25 09:57:00    101s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/25 09:57:00    101s] Read in 2 nondefault rules, 0 used
[05/25 09:57:00    101s] Read in 487 macros, 59 used
[05/25 09:57:00    101s] Read in 59 components
[05/25 09:57:00    101s]   59 core components: 59 unplaced, 0 placed, 0 fixed
[05/25 09:57:00    101s] Read in 46 physical pins
[05/25 09:57:00    101s]   46 physical pins: 0 unplaced, 0 placed, 46 fixed
[05/25 09:57:00    101s] Read in 46 nets
[05/25 09:57:00    101s] Read in 2 special nets, 2 routed
[05/25 09:57:00    101s] Read in 164 terminals
[05/25 09:57:00    101s] 2 nets selected.
[05/25 09:57:00    101s] 
[05/25 09:57:00    101s] Begin power routing ...
[05/25 09:57:00    101s] CPU time for FollowPin 0 seconds
[05/25 09:57:00    101s] CPU time for FollowPin 0 seconds
[05/25 09:57:00    102s]   Number of Core ports routed: 358
[05/25 09:57:00    102s]   Number of Followpin connections: 179
[05/25 09:57:00    102s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1734.00 megs.
[05/25 09:57:00    102s] 
[05/25 09:57:00    102s] 
[05/25 09:57:00    102s] 
[05/25 09:57:00    102s]  Begin updating DB with routing results ...
[05/25 09:57:00    102s]  Updating DB with 46 io pins ...
[05/25 09:57:00    102s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/25 09:57:00    102s] Pin and blockage extraction finished
[05/25 09:57:00    102s] 
[05/25 09:57:00    102s] sroute created 537 wires.
[05/25 09:57:00    102s] ViaGen created 2506 vias, deleted 0 via to avoid violation.
[05/25 09:57:00    102s] +--------+----------------+----------------+
[05/25 09:57:00    102s] |  Layer |     Created    |     Deleted    |
[05/25 09:57:00    102s] +--------+----------------+----------------+
[05/25 09:57:00    102s] | Metal1 |       537      |       NA       |
[05/25 09:57:00    102s] |  Via1  |       358      |        0       |
[05/25 09:57:00    102s] |  Via2  |       358      |        0       |
[05/25 09:57:00    102s] |  Via3  |       358      |        0       |
[05/25 09:57:00    102s] |  Via4  |       358      |        0       |
[05/25 09:57:00    102s] |  Via5  |       358      |        0       |
[05/25 09:57:00    102s] |  Via6  |       358      |        0       |
[05/25 09:57:00    102s] |  Via7  |       358      |        0       |
[05/25 09:57:00    102s] +--------+----------------+----------------+
[05/25 09:57:19    104s] <CMD> setDesignMode -process 45
[05/25 09:57:19    104s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/25 09:57:19    104s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/25 09:57:19    104s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/25 09:57:19    104s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/25 09:57:19    104s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/25 09:57:19    104s] Updating process node dependent CCOpt properties for the 45nm process node.
[05/25 09:57:28    105s] <CMD> setMaxRouteLayer 6
[05/25 09:57:28    105s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[05/25 09:58:01    108s] <CMD> setPlaceMode -fp false
[05/25 09:58:01    108s] <CMD> place_design
[05/25 09:58:01    109s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4707, percentage of missing scan cell = 0.00% (0 / 4707)
[05/25 09:58:01    109s] *** Starting placeDesign default flow ***
[05/25 09:58:01    109s] *** Start deleteBufferTree ***
[05/25 09:58:02    109s] Info: Detect buffers to remove automatically.
[05/25 09:58:02    109s] Analyzing netlist ...
[05/25 09:58:02    109s] Updating netlist
[05/25 09:58:02    110s] AAE DB initialization (MEM=962.426 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/25 09:58:03    110s] Start AAE Lib Loading. (MEM=962.426)
[05/25 09:58:03    110s] End AAE Lib Loading. (MEM=982.504 CPU=0:00:00.0 Real=0:00:00.0)
[05/25 09:58:03    110s] 
[05/25 09:58:03    110s] *summary: 128 instances (buffers/inverters) removed
[05/25 09:58:03    110s] *** Finish deleteBufferTree (0:00:01.4) ***
[05/25 09:58:03    110s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 09:58:03    110s] Set Using Default Delay Limit as 101.
[05/25 09:58:03    110s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 09:58:03    110s] Set Default Net Delay as 0 ps.
[05/25 09:58:03    110s] Set Default Net Load as 0 pF. 
[05/25 09:58:03    110s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 09:58:04    111s] Effort level <high> specified for reg2reg_tmp.15407 path_group
[05/25 09:58:04    111s] #################################################################################
[05/25 09:58:04    111s] # Design Stage: PreRoute
[05/25 09:58:04    111s] # Design Name: microcontroller_interface_8_8
[05/25 09:58:04    111s] # Design Mode: 45nm
[05/25 09:58:04    111s] # Analysis Mode: MMMC Non-OCV 
[05/25 09:58:04    111s] # Parasitics Mode: No SPEF/RCDB
[05/25 09:58:04    111s] # Signoff Settings: SI Off 
[05/25 09:58:04    111s] #################################################################################
[05/25 09:58:04    111s] Calculate delays in BcWc mode...
[05/25 09:58:04    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 987.7M, InitMEM = 985.5M)
[05/25 09:58:04    111s] Start delay calculation (fullDC) (1 T). (MEM=987.66)
[05/25 09:58:04    111s] End AAE Lib Interpolated Model. (MEM=1004.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 09:58:04    111s] First Iteration Infinite Tw... 
[05/25 09:58:07    114s] Total number of fetched objects 18681
[05/25 09:58:07    114s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 09:58:07    114s] End delay calculation. (MEM=1095.3 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 09:58:07    114s] End delay calculation (fullDC). (MEM=1083.76 CPU=0:00:03.5 REAL=0:00:03.0)
[05/25 09:58:07    114s] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1083.8M) ***
[05/25 09:58:08    115s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 09:58:09    116s] Set Using Default Delay Limit as 1000.
[05/25 09:58:09    116s] Set Default Net Delay as 1000 ps.
[05/25 09:58:09    116s] Set Default Net Load as 0.5 pF. 
[05/25 09:58:09    116s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/25 09:58:09    116s] Deleted 0 physical inst  (cell - / prefix -).
[05/25 09:58:09    116s] *** Starting "NanoPlace(TM) placement v#1 (mem=1069.4M)" ...
[05/25 09:58:09    116s] Wait...
[05/25 09:58:10    117s] *** Build Buffered Sizing Timing Model
[05/25 09:58:10    117s] (cpu=0:00:01.6 mem=1069.4M) ***
[05/25 09:58:10    117s] *** Build Virtual Sizing Timing Model
[05/25 09:58:10    117s] (cpu=0:00:01.8 mem=1069.4M) ***
[05/25 09:58:10    117s] No user-set net weight.
[05/25 09:58:10    117s] no activity file in design. spp won't run.
[05/25 09:58:10    117s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/25 09:58:10    117s] Scan chains were not defined.
[05/25 09:58:10    117s] #spOpts: N=45 
[05/25 09:58:10    117s] #std cell=13949 (0 fixed + 13949 movable) #block=0 (0 floating + 0 preplaced)
[05/25 09:58:10    117s] #ioInst=0 #net=14025 #term=62081 #term/net=4.43, #fixedIo=0, #floatIo=0, #fixedPin=46, #floatPin=0
[05/25 09:58:10    117s] stdCell: 13949 single + 0 double + 0 multi
[05/25 09:58:10    117s] Total standard cell length = 38.0722 (mm), area = 0.0651 (mm^2)
[05/25 09:58:10    117s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1069.4M
[05/25 09:58:10    117s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1069.4M
[05/25 09:58:10    117s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    117s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1069.4M
[05/25 09:58:10    118s] Core basic site is CoreSite
[05/25 09:58:10    118s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1069.4M
[05/25 09:58:10    118s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 09:58:10    118s] SiteArray: use 1,091,496 bytes
[05/25 09:58:10    118s] SiteArray: current memory after site array memory allocatiion 1069.4M
[05/25 09:58:10    118s] SiteArray: FP blocked sites are writable
[05/25 09:58:10    118s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1069.4M
[05/25 09:58:10    118s] Estimated cell power/ground rail width = 0.160 um
[05/25 09:58:10    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 09:58:10    118s] Mark StBox On SiteArr starts
[05/25 09:58:10    118s] Mark StBox On SiteArr ends
[05/25 09:58:10    118s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:10    118s] spiAuditVddOnBottomForRows for llg="default" starts
[05/25 09:58:10    118s] spiAuditVddOnBottomForRows ends
[05/25 09:58:10    118s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.020, REAL:0.028, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:10    118s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.004, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.032, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.160, REAL:0.161, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.160, REAL:0.161, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting pre-place ADS at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.003, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.004, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] ADSU 0.698 -> 0.698
[05/25 09:58:11    118s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.031, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1069.4M
[05/25 09:58:11    118s] Average module density = 0.698.
[05/25 09:58:11    118s] Density for the design = 0.698.
[05/25 09:58:11    118s]        = stdcell_area 190361 sites (65103 um^2) / alloc_area 272602 sites (93230 um^2).
[05/25 09:58:11    118s] Pin Density = 0.2275.
[05/25 09:58:11    118s]             = total # of pins 62081 / total area 272874.
[05/25 09:58:11    118s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.004, MEM:1069.4M
[05/25 09:58:11    118s] Initial padding reaches pin density 0.545 for top
[05/25 09:58:11    118s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.687
[05/25 09:58:11    118s] InitPadU 0.698 -> 0.824 for top
[05/25 09:58:11    118s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.004, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1069.4M
[05/25 09:58:11    118s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1069.4M
[05/25 09:58:11    118s] === lastAutoLevel = 9 
[05/25 09:58:11    118s] 0 delay mode for cte enabled initNetWt.
[05/25 09:58:11    118s] no activity file in design. spp won't run.
[05/25 09:58:11    118s] [spp] 0
[05/25 09:58:11    118s] [adp] 0:1:0:1
[05/25 09:58:12    119s] 0 delay mode for cte disabled initNetWt.
[05/25 09:58:12    119s] Clock gating cells determined by native netlist tracing.
[05/25 09:58:12    119s] no activity file in design. spp won't run.
[05/25 09:58:12    119s] no activity file in design. spp won't run.
[05/25 09:58:12    119s] Effort level <high> specified for reg2reg path_group
[05/25 09:58:13    120s] Iteration  1: Total net bbox = 2.085e+04 (9.17e+03 1.17e+04)
[05/25 09:58:13    120s]               Est.  stn bbox = 3.155e+04 (1.61e+04 1.55e+04)
[05/25 09:58:13    120s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1072.7M
[05/25 09:58:13    120s] Iteration  2: Total net bbox = 2.085e+04 (9.17e+03 1.17e+04)
[05/25 09:58:13    120s]               Est.  stn bbox = 3.155e+04 (1.61e+04 1.55e+04)
[05/25 09:58:13    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1072.7M
[05/25 09:58:13    120s] exp_mt_sequential is set from setPlaceMode option to 1
[05/25 09:58:13    120s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/25 09:58:13    120s] place_exp_mt_interval set to default 32
[05/25 09:58:13    120s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/25 09:58:16    122s] Iteration  3: Total net bbox = 2.208e+04 (9.21e+03 1.29e+04)
[05/25 09:58:16    122s]               Est.  stn bbox = 3.700e+04 (1.78e+04 1.92e+04)
[05/25 09:58:16    122s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1093.7M
[05/25 09:58:16    122s] Total number of setup views is 1.
[05/25 09:58:16    122s] Total number of active setup views is 1.
[05/25 09:58:16    122s] Active setup views:
[05/25 09:58:16    122s]     setup_view
[05/25 09:58:20    126s] Iteration  4: Total net bbox = 9.752e+04 (4.95e+04 4.80e+04)
[05/25 09:58:20    126s]               Est.  stn bbox = 1.480e+05 (7.44e+04 7.36e+04)
[05/25 09:58:20    126s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1093.7M
[05/25 09:58:25    131s] Iteration  5: Total net bbox = 1.243e+05 (6.45e+04 5.98e+04)
[05/25 09:58:25    131s]               Est.  stn bbox = 1.839e+05 (9.21e+04 9.19e+04)
[05/25 09:58:25    131s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1093.7M
[05/25 09:58:29    135s] Iteration  6: Total net bbox = 1.579e+05 (7.61e+04 8.18e+04)
[05/25 09:58:29    135s]               Est.  stn bbox = 2.279e+05 (1.07e+05 1.21e+05)
[05/25 09:58:29    135s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1097.7M
[05/25 09:58:29    135s] Starting Early Global Route rough congestion estimation: mem = 1097.7M
[05/25 09:58:29    135s] (I)       Reading DB...
[05/25 09:58:29    135s] (I)       Read data from FE... (mem=1097.7M)
[05/25 09:58:29    135s] (I)       Read nodes and places... (mem=1097.7M)
[05/25 09:58:29    135s] (I)       Done Read nodes and places (cpu=0.010s, mem=1097.7M)
[05/25 09:58:29    135s] (I)       Read nets... (mem=1097.7M)
[05/25 09:58:29    135s] (I)       Done Read nets (cpu=0.040s, mem=1097.7M)
[05/25 09:58:29    135s] (I)       Done Read data from FE (cpu=0.050s, mem=1097.7M)
[05/25 09:58:29    135s] (I)       before initializing RouteDB syMemory usage = 1097.7 MB
[05/25 09:58:29    135s] (I)       congestionReportName   : 
[05/25 09:58:29    135s] (I)       layerRangeFor2DCongestion : 
[05/25 09:58:29    135s] (I)       buildTerm2TermWires    : 1
[05/25 09:58:29    135s] (I)       doTrackAssignment      : 1
[05/25 09:58:29    135s] (I)       dumpBookshelfFiles     : 0
[05/25 09:58:29    135s] (I)       numThreads             : 1
[05/25 09:58:29    135s] (I)       bufferingAwareRouting  : false
[05/25 09:58:29    135s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 09:58:29    135s] (I)       honorPin               : false
[05/25 09:58:29    135s] (I)       honorPinGuide          : true
[05/25 09:58:29    135s] (I)       honorPartition         : false
[05/25 09:58:29    135s] (I)       honorPartitionAllowFeedthru: false
[05/25 09:58:29    135s] (I)       allowPartitionCrossover: false
[05/25 09:58:29    135s] (I)       honorSingleEntry       : true
[05/25 09:58:29    135s] (I)       honorSingleEntryStrong : true
[05/25 09:58:29    135s] (I)       handleViaSpacingRule   : false
[05/25 09:58:29    135s] (I)       handleEolSpacingRule   : false
[05/25 09:58:29    135s] (I)       PDConstraint           : none
[05/25 09:58:29    135s] (I)       expBetterNDRHandling   : false
[05/25 09:58:29    135s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 09:58:29    135s] (I)       routingEffortLevel     : 3
[05/25 09:58:29    135s] (I)       effortLevel            : standard
[05/25 09:58:29    135s] [NR-eGR] minRouteLayer          : 2
[05/25 09:58:29    135s] [NR-eGR] maxRouteLayer          : 6
[05/25 09:58:29    135s] (I)       relaxedTopLayerCeiling : 127
[05/25 09:58:29    135s] (I)       relaxedBottomLayerFloor: 2
[05/25 09:58:29    135s] (I)       numRowsPerGCell        : 12
[05/25 09:58:29    135s] (I)       speedUpLargeDesign     : 0
[05/25 09:58:29    135s] (I)       multiThreadingTA       : 1
[05/25 09:58:29    135s] (I)       optimizationMode       : false
[05/25 09:58:29    135s] (I)       routeSecondPG          : false
[05/25 09:58:29    135s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 09:58:29    135s] (I)       detourLimitForLayerRelax: 0.00
[05/25 09:58:29    135s] (I)       punchThroughDistance   : 500.00
[05/25 09:58:29    135s] (I)       scenicBound            : 1.15
[05/25 09:58:29    135s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 09:58:29    135s] (I)       source-to-sink ratio   : 0.00
[05/25 09:58:29    135s] (I)       targetCongestionRatioH : 1.00
[05/25 09:58:29    135s] (I)       targetCongestionRatioV : 1.00
[05/25 09:58:29    135s] (I)       layerCongestionRatio   : 0.70
[05/25 09:58:29    135s] (I)       m1CongestionRatio      : 0.10
[05/25 09:58:29    135s] (I)       m2m3CongestionRatio    : 0.70
[05/25 09:58:29    135s] (I)       localRouteEffort       : 1.00
[05/25 09:58:29    135s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 09:58:29    135s] (I)       supplyScaleFactorH     : 1.00
[05/25 09:58:29    135s] (I)       supplyScaleFactorV     : 1.00
[05/25 09:58:29    135s] (I)       highlight3DOverflowFactor: 0.00
[05/25 09:58:29    135s] (I)       routeVias              : 
[05/25 09:58:29    135s] (I)       readTROption           : true
[05/25 09:58:29    135s] (I)       extraSpacingFactor     : 1.00
[05/25 09:58:29    135s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 09:58:29    135s] (I)       routeSelectedNetsOnly  : false
[05/25 09:58:29    135s] (I)       clkNetUseMaxDemand     : false
[05/25 09:58:29    135s] (I)       extraDemandForClocks   : 0
[05/25 09:58:29    135s] (I)       steinerRemoveLayers    : false
[05/25 09:58:29    135s] (I)       demoteLayerScenicScale : 1.00
[05/25 09:58:29    135s] (I)       nonpreferLayerCostScale : 100.00
[05/25 09:58:29    135s] (I)       similarTopologyRoutingFast : false
[05/25 09:58:29    135s] (I)       spanningTreeRefinement : false
[05/25 09:58:29    135s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 09:58:29    135s] (I)       starting read tracks
[05/25 09:58:29    135s] (I)       build grid graph
[05/25 09:58:29    135s] (I)       build grid graph start
[05/25 09:58:29    135s] [NR-eGR] Metal1 has no routable track
[05/25 09:58:29    135s] [NR-eGR] Metal2 has single uniform track structure
[05/25 09:58:29    135s] [NR-eGR] Metal3 has single uniform track structure
[05/25 09:58:29    135s] [NR-eGR] Metal4 has single uniform track structure
[05/25 09:58:29    135s] [NR-eGR] Metal5 has single uniform track structure
[05/25 09:58:29    135s] [NR-eGR] Metal6 has single uniform track structure
[05/25 09:58:29    135s] (I)       build grid graph end
[05/25 09:58:29    135s] (I)       merge level 0
[05/25 09:58:29    135s] (I)       numViaLayers=11
[05/25 09:58:29    135s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 09:58:29    135s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 09:58:29    135s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 09:58:29    135s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 09:58:29    135s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 09:58:29    135s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 09:58:29    135s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 09:58:29    135s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 09:58:29    135s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 09:58:29    135s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 09:58:29    135s] (I)       end build via table
[05/25 09:58:29    135s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 09:58:29    135s] 
[05/25 09:58:29    135s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 09:58:29    135s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 09:58:29    135s] (I)       readDataFromPlaceDB
[05/25 09:58:29    135s] (I)       Read net information..
[05/25 09:58:29    135s] [NR-eGR] Read numTotalNets=14025  numIgnoredNets=0
[05/25 09:58:29    135s] (I)       Read testcase time = 0.000 seconds
[05/25 09:58:29    135s] 
[05/25 09:58:29    135s] (I)       read default dcut vias
[05/25 09:58:29    135s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 09:58:29    135s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 09:58:29    135s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 09:58:29    135s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 09:58:29    135s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 09:58:29    135s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 09:58:29    135s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 09:58:29    135s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 09:58:29    135s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 09:58:29    135s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 09:58:29    135s] (I)       early_global_route_priority property id does not exist.
[05/25 09:58:29    135s] (I)       build grid graph start
[05/25 09:58:29    135s] (I)       build grid graph end
[05/25 09:58:29    135s] (I)       Model blockage into capacity
[05/25 09:58:29    135s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 09:58:29    135s] (I)       Modeling time = 0.000 seconds
[05/25 09:58:29    135s] 
[05/25 09:58:29    135s] (I)       Number of ignored nets = 0
[05/25 09:58:29    135s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 09:58:29    135s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 09:58:29    135s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 09:58:29    135s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 09:58:29    135s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 09:58:29    135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1097.7 MB
[05/25 09:58:29    135s] (I)       Ndr track 0 does not exist
[05/25 09:58:29    135s] (I)       Layer1  viaCost=200.00
[05/25 09:58:29    135s] (I)       Layer2  viaCost=200.00
[05/25 09:58:29    135s] (I)       Layer3  viaCost=200.00
[05/25 09:58:29    135s] (I)       Layer4  viaCost=200.00
[05/25 09:58:29    135s] (I)       Layer5  viaCost=200.00
[05/25 09:58:29    135s] (I)       ---------------------Grid Graph Info--------------------
[05/25 09:58:29    135s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 09:58:29    135s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 09:58:29    135s] (I)       Site width          :   400  (dbu)
[05/25 09:58:29    135s] (I)       Row height          :  3420  (dbu)
[05/25 09:58:29    135s] (I)       GCell width         : 41040  (dbu)
[05/25 09:58:29    135s] (I)       GCell height        : 41040  (dbu)
[05/25 09:58:29    135s] (I)       Grid                :    17    17     6
[05/25 09:58:29    135s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 09:58:29    135s] (I)       Vertical capacity   :     0 41040     0 41040     0 41040
[05/25 09:58:29    135s] (I)       Horizontal capacity :     0     0 41040     0 41040     0
[05/25 09:58:29    135s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 09:58:29    135s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 09:58:29    135s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 09:58:29    135s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 09:58:29    135s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 09:58:29    135s] (I)       Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60
[05/25 09:58:29    135s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 09:58:29    135s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 09:58:29    135s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 09:58:29    135s] (I)       --------------------------------------------------------
[05/25 09:58:29    135s] 
[05/25 09:58:29    135s] [NR-eGR] ============ Routing rule table ============
[05/25 09:58:29    135s] [NR-eGR] Rule id: 0  Nets: 14025 
[05/25 09:58:29    135s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 09:58:29    135s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 09:58:29    135s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:58:29    135s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:58:29    135s] [NR-eGR] ========================================
[05/25 09:58:29    135s] [NR-eGR] 
[05/25 09:58:29    135s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 09:58:29    135s] (I)       blocked tracks on layer2 : = 1536 / 28611 (5.37%)
[05/25 09:58:29    135s] (I)       blocked tracks on layer3 : = 716 / 29920 (2.39%)
[05/25 09:58:29    135s] (I)       blocked tracks on layer4 : = 1536 / 28611 (5.37%)
[05/25 09:58:29    135s] (I)       blocked tracks on layer5 : = 716 / 29920 (2.39%)
[05/25 09:58:29    135s] (I)       blocked tracks on layer6 : = 1536 / 28611 (5.37%)
[05/25 09:58:29    135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1097.7 MB
[05/25 09:58:29    135s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 09:58:29    135s] (I)       ============= Initialization =============
[05/25 09:58:29    135s] (I)       numLocalWires=81227  numGlobalNetBranches=25088  numLocalNetBranches=15555
[05/25 09:58:29    135s] (I)       totalPins=62081  totalGlobalPin=11872 (19.12%)
[05/25 09:58:29    135s] (I)       total 2D Cap : 144253 = (59139 H, 85114 V)
[05/25 09:58:29    135s] (I)       ============  Phase 1a Route ============
[05/25 09:58:29    135s] (I)       Phase 1a runs 0.01 seconds
[05/25 09:58:29    135s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/25 09:58:29    135s] (I)       Usage: 9939 = (5096 H, 4843 V) = (8.62% H, 5.69% V) = (1.046e+05um H, 9.938e+04um V)
[05/25 09:58:29    135s] (I)       
[05/25 09:58:29    135s] (I)       ============  Phase 1b Route ============
[05/25 09:58:29    135s] (I)       Usage: 9939 = (5096 H, 4843 V) = (8.62% H, 5.69% V) = (1.046e+05um H, 9.938e+04um V)
[05/25 09:58:29    135s] (I)       
[05/25 09:58:29    135s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/25 09:58:29    135s] 
[05/25 09:58:29    135s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 09:58:29    135s] Finished Early Global Route rough congestion estimation: mem = 1100.2M
[05/25 09:58:29    135s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/25 09:58:29    135s] OPERPROF: Starting CDPad at level 1, MEM:1100.2M
[05/25 09:58:30    135s] CDPadU 0.824 -> 0.824
[05/25 09:58:30    135s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.062, MEM:1100.2M
[05/25 09:58:30    136s] Global placement CDP skipped at cutLevel 7.
[05/25 09:58:30    136s] Iteration  7: Total net bbox = 1.729e+05 (9.05e+04 8.24e+04)
[05/25 09:58:30    136s]               Est.  stn bbox = 2.430e+05 (1.21e+05 1.22e+05)
[05/25 09:58:30    136s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1100.2M
[05/25 09:58:32    138s] nrCritNet: 0.00% ( 0 / 14025 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/25 09:58:34    140s] nrCritNet: 0.00% ( 0 / 14025 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/25 09:58:34    140s] Iteration  8: Total net bbox = 1.729e+05 (9.05e+04 8.24e+04)
[05/25 09:58:34    140s]               Est.  stn bbox = 2.430e+05 (1.21e+05 1.22e+05)
[05/25 09:58:34    140s]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1116.6M
[05/25 09:58:41    147s] Starting Early Global Route rough congestion estimation: mem = 1117.6M
[05/25 09:58:41    147s] (I)       Reading DB...
[05/25 09:58:41    147s] (I)       Read data from FE... (mem=1117.6M)
[05/25 09:58:41    147s] (I)       Read nodes and places... (mem=1117.6M)
[05/25 09:58:41    147s] (I)       Done Read nodes and places (cpu=0.010s, mem=1117.6M)
[05/25 09:58:41    147s] (I)       Read nets... (mem=1117.6M)
[05/25 09:58:41    147s] (I)       Done Read nets (cpu=0.040s, mem=1117.6M)
[05/25 09:58:41    147s] (I)       Done Read data from FE (cpu=0.050s, mem=1117.6M)
[05/25 09:58:41    147s] (I)       before initializing RouteDB syMemory usage = 1117.6 MB
[05/25 09:58:41    147s] (I)       congestionReportName   : 
[05/25 09:58:41    147s] (I)       layerRangeFor2DCongestion : 
[05/25 09:58:41    147s] (I)       buildTerm2TermWires    : 1
[05/25 09:58:41    147s] (I)       doTrackAssignment      : 1
[05/25 09:58:41    147s] (I)       dumpBookshelfFiles     : 0
[05/25 09:58:41    147s] (I)       numThreads             : 1
[05/25 09:58:41    147s] (I)       bufferingAwareRouting  : false
[05/25 09:58:41    147s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 09:58:41    147s] (I)       honorPin               : false
[05/25 09:58:41    147s] (I)       honorPinGuide          : true
[05/25 09:58:41    147s] (I)       honorPartition         : false
[05/25 09:58:41    147s] (I)       honorPartitionAllowFeedthru: false
[05/25 09:58:41    147s] (I)       allowPartitionCrossover: false
[05/25 09:58:41    147s] (I)       honorSingleEntry       : true
[05/25 09:58:41    147s] (I)       honorSingleEntryStrong : true
[05/25 09:58:41    147s] (I)       handleViaSpacingRule   : false
[05/25 09:58:41    147s] (I)       handleEolSpacingRule   : false
[05/25 09:58:41    147s] (I)       PDConstraint           : none
[05/25 09:58:41    147s] (I)       expBetterNDRHandling   : false
[05/25 09:58:41    147s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 09:58:41    147s] (I)       routingEffortLevel     : 3
[05/25 09:58:41    147s] (I)       effortLevel            : standard
[05/25 09:58:41    147s] [NR-eGR] minRouteLayer          : 2
[05/25 09:58:41    147s] [NR-eGR] maxRouteLayer          : 6
[05/25 09:58:41    147s] (I)       relaxedTopLayerCeiling : 127
[05/25 09:58:41    147s] (I)       relaxedBottomLayerFloor: 2
[05/25 09:58:41    147s] (I)       numRowsPerGCell        : 6
[05/25 09:58:41    147s] (I)       speedUpLargeDesign     : 0
[05/25 09:58:41    147s] (I)       multiThreadingTA       : 1
[05/25 09:58:41    147s] (I)       optimizationMode       : false
[05/25 09:58:41    147s] (I)       routeSecondPG          : false
[05/25 09:58:41    147s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 09:58:41    147s] (I)       detourLimitForLayerRelax: 0.00
[05/25 09:58:41    147s] (I)       punchThroughDistance   : 500.00
[05/25 09:58:41    147s] (I)       scenicBound            : 1.15
[05/25 09:58:41    147s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 09:58:41    147s] (I)       source-to-sink ratio   : 0.00
[05/25 09:58:41    147s] (I)       targetCongestionRatioH : 1.00
[05/25 09:58:41    147s] (I)       targetCongestionRatioV : 1.00
[05/25 09:58:41    147s] (I)       layerCongestionRatio   : 0.70
[05/25 09:58:41    147s] (I)       m1CongestionRatio      : 0.10
[05/25 09:58:41    147s] (I)       m2m3CongestionRatio    : 0.70
[05/25 09:58:41    147s] (I)       localRouteEffort       : 1.00
[05/25 09:58:41    147s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 09:58:41    147s] (I)       supplyScaleFactorH     : 1.00
[05/25 09:58:41    147s] (I)       supplyScaleFactorV     : 1.00
[05/25 09:58:41    147s] (I)       highlight3DOverflowFactor: 0.00
[05/25 09:58:41    147s] (I)       routeVias              : 
[05/25 09:58:41    147s] (I)       readTROption           : true
[05/25 09:58:41    147s] (I)       extraSpacingFactor     : 1.00
[05/25 09:58:41    147s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 09:58:41    147s] (I)       routeSelectedNetsOnly  : false
[05/25 09:58:41    147s] (I)       clkNetUseMaxDemand     : false
[05/25 09:58:41    147s] (I)       extraDemandForClocks   : 0
[05/25 09:58:41    147s] (I)       steinerRemoveLayers    : false
[05/25 09:58:41    147s] (I)       demoteLayerScenicScale : 1.00
[05/25 09:58:41    147s] (I)       nonpreferLayerCostScale : 100.00
[05/25 09:58:41    147s] (I)       similarTopologyRoutingFast : false
[05/25 09:58:41    147s] (I)       spanningTreeRefinement : false
[05/25 09:58:41    147s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 09:58:41    147s] (I)       starting read tracks
[05/25 09:58:41    147s] (I)       build grid graph
[05/25 09:58:41    147s] (I)       build grid graph start
[05/25 09:58:41    147s] [NR-eGR] Metal1 has no routable track
[05/25 09:58:41    147s] [NR-eGR] Metal2 has single uniform track structure
[05/25 09:58:41    147s] [NR-eGR] Metal3 has single uniform track structure
[05/25 09:58:41    147s] [NR-eGR] Metal4 has single uniform track structure
[05/25 09:58:41    147s] [NR-eGR] Metal5 has single uniform track structure
[05/25 09:58:41    147s] [NR-eGR] Metal6 has single uniform track structure
[05/25 09:58:41    147s] (I)       build grid graph end
[05/25 09:58:41    147s] (I)       merge level 0
[05/25 09:58:41    147s] (I)       numViaLayers=11
[05/25 09:58:41    147s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 09:58:41    147s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 09:58:41    147s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 09:58:41    147s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 09:58:41    147s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 09:58:41    147s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 09:58:41    147s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 09:58:41    147s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 09:58:41    147s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 09:58:41    147s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 09:58:41    147s] (I)       end build via table
[05/25 09:58:41    147s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 09:58:41    147s] 
[05/25 09:58:41    147s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 09:58:41    147s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 09:58:41    147s] (I)       readDataFromPlaceDB
[05/25 09:58:41    147s] (I)       Read net information..
[05/25 09:58:41    147s] [NR-eGR] Read numTotalNets=14025  numIgnoredNets=0
[05/25 09:58:41    147s] (I)       Read testcase time = 0.010 seconds
[05/25 09:58:41    147s] 
[05/25 09:58:41    147s] (I)       read default dcut vias
[05/25 09:58:41    147s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 09:58:41    147s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 09:58:41    147s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 09:58:41    147s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 09:58:41    147s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 09:58:41    147s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 09:58:41    147s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 09:58:41    147s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 09:58:41    147s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 09:58:41    147s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 09:58:41    147s] (I)       early_global_route_priority property id does not exist.
[05/25 09:58:41    147s] (I)       build grid graph start
[05/25 09:58:41    147s] (I)       build grid graph end
[05/25 09:58:41    147s] (I)       Model blockage into capacity
[05/25 09:58:41    147s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 09:58:41    147s] (I)       Modeling time = 0.000 seconds
[05/25 09:58:41    147s] 
[05/25 09:58:41    147s] (I)       Number of ignored nets = 0
[05/25 09:58:41    147s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 09:58:41    147s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 09:58:41    147s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 09:58:41    147s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 09:58:41    147s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 09:58:41    147s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1117.6 MB
[05/25 09:58:41    147s] (I)       Ndr track 0 does not exist
[05/25 09:58:41    147s] (I)       Layer1  viaCost=200.00
[05/25 09:58:41    147s] (I)       Layer2  viaCost=200.00
[05/25 09:58:41    147s] (I)       Layer3  viaCost=200.00
[05/25 09:58:41    147s] (I)       Layer4  viaCost=200.00
[05/25 09:58:41    147s] (I)       Layer5  viaCost=200.00
[05/25 09:58:41    147s] (I)       ---------------------Grid Graph Info--------------------
[05/25 09:58:41    147s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 09:58:41    147s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 09:58:41    147s] (I)       Site width          :   400  (dbu)
[05/25 09:58:41    147s] (I)       Row height          :  3420  (dbu)
[05/25 09:58:41    147s] (I)       GCell width         : 20520  (dbu)
[05/25 09:58:41    147s] (I)       GCell height        : 20520  (dbu)
[05/25 09:58:41    147s] (I)       Grid                :    33    33     6
[05/25 09:58:41    147s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 09:58:41    147s] (I)       Vertical capacity   :     0 20520     0 20520     0 20520
[05/25 09:58:41    147s] (I)       Horizontal capacity :     0     0 20520     0 20520     0
[05/25 09:58:41    147s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 09:58:41    147s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 09:58:41    147s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 09:58:41    147s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 09:58:41    147s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 09:58:41    147s] (I)       Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30
[05/25 09:58:41    147s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 09:58:41    147s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 09:58:41    147s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 09:58:41    147s] (I)       --------------------------------------------------------
[05/25 09:58:41    147s] 
[05/25 09:58:41    147s] [NR-eGR] ============ Routing rule table ============
[05/25 09:58:41    147s] [NR-eGR] Rule id: 0  Nets: 14025 
[05/25 09:58:41    147s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 09:58:41    147s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 09:58:41    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:58:41    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:58:41    147s] [NR-eGR] ========================================
[05/25 09:58:41    147s] [NR-eGR] 
[05/25 09:58:41    147s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 09:58:41    147s] (I)       blocked tracks on layer2 : = 2928 / 55539 (5.27%)
[05/25 09:58:41    147s] (I)       blocked tracks on layer3 : = 896 / 58080 (1.54%)
[05/25 09:58:41    147s] (I)       blocked tracks on layer4 : = 2928 / 55539 (5.27%)
[05/25 09:58:41    147s] (I)       blocked tracks on layer5 : = 896 / 58080 (1.54%)
[05/25 09:58:41    147s] (I)       blocked tracks on layer6 : = 2928 / 55539 (5.27%)
[05/25 09:58:41    147s] (I)       After initializing earlyGlobalRoute syMemory usage = 1117.6 MB
[05/25 09:58:41    147s] (I)       Loading and dumping file time : 0.06 seconds
[05/25 09:58:41    147s] (I)       ============= Initialization =============
[05/25 09:58:41    147s] (I)       numLocalWires=63073  numGlobalNetBranches=22315  numLocalNetBranches=9236
[05/25 09:58:41    147s] (I)       totalPins=62081  totalGlobalPin=24058 (38.75%)
[05/25 09:58:41    147s] (I)       total 2D Cap : 279994 = (114815 H, 165179 V)
[05/25 09:58:41    147s] (I)       ============  Phase 1a Route ============
[05/25 09:58:41    147s] (I)       Phase 1a runs 0.00 seconds
[05/25 09:58:41    147s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/25 09:58:41    147s] (I)       Usage: 24674 = (13131 H, 11543 V) = (11.44% H, 6.99% V) = (1.347e+05um H, 1.184e+05um V)
[05/25 09:58:41    147s] (I)       
[05/25 09:58:41    147s] (I)       ============  Phase 1b Route ============
[05/25 09:58:41    147s] (I)       Usage: 24674 = (13131 H, 11543 V) = (11.44% H, 6.99% V) = (1.347e+05um H, 1.184e+05um V)
[05/25 09:58:41    147s] (I)       
[05/25 09:58:41    147s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/25 09:58:41    147s] 
[05/25 09:58:41    147s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 09:58:41    147s] Finished Early Global Route rough congestion estimation: mem = 1117.6M
[05/25 09:58:41    147s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/25 09:58:41    147s] OPERPROF: Starting CDPad at level 1, MEM:1117.6M
[05/25 09:58:41    147s] CDPadU 0.824 -> 0.824
[05/25 09:58:41    147s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.071, MEM:1117.6M
[05/25 09:58:41    147s] Global placement CDP skipped at cutLevel 9.
[05/25 09:58:42    147s] Iteration  9: Total net bbox = 1.899e+05 (1.02e+05 8.78e+04)
[05/25 09:58:42    147s]               Est.  stn bbox = 2.667e+05 (1.36e+05 1.31e+05)
[05/25 09:58:42    147s]               cpu = 0:00:07.1 real = 0:00:08.0 mem = 1117.6M
[05/25 09:58:44    150s] nrCritNet: 0.00% ( 0 / 14025 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/25 09:58:47    152s] nrCritNet: 0.00% ( 0 / 14025 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/25 09:58:47    152s] Iteration 10: Total net bbox = 1.899e+05 (1.02e+05 8.78e+04)
[05/25 09:58:47    152s]               Est.  stn bbox = 2.667e+05 (1.36e+05 1.31e+05)
[05/25 09:58:47    152s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1117.6M
[05/25 09:59:05    171s] Iteration 11: Total net bbox = 2.026e+05 (1.02e+05 1.01e+05)
[05/25 09:59:05    171s]               Est.  stn bbox = 2.813e+05 (1.37e+05 1.45e+05)
[05/25 09:59:05    171s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 1122.4M
[05/25 09:59:06    171s] Iteration 12: Total net bbox = 2.127e+05 (1.12e+05 1.01e+05)
[05/25 09:59:06    171s]               Est.  stn bbox = 2.916e+05 (1.46e+05 1.45e+05)
[05/25 09:59:06    171s]               cpu = 0:00:18.9 real = 0:00:19.0 mem = 1122.4M
[05/25 09:59:06    171s] Iteration 13: Total net bbox = 2.127e+05 (1.12e+05 1.01e+05)
[05/25 09:59:06    171s]               Est.  stn bbox = 2.916e+05 (1.46e+05 1.45e+05)
[05/25 09:59:06    171s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.4M
[05/25 09:59:06    171s] Iteration 14: Total net bbox = 2.127e+05 (1.12e+05 1.01e+05)
[05/25 09:59:06    171s]               Est.  stn bbox = 2.916e+05 (1.46e+05 1.45e+05)
[05/25 09:59:06    171s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.4M
[05/25 09:59:06    171s] *** cost = 2.127e+05 (1.12e+05 1.01e+05) (cpu for global=0:00:52.7) real=0:00:54.0***
[05/25 09:59:06    171s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[05/25 09:59:06    171s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    171s] Solver runtime cpu: 0:00:40.1 real: 0:00:40.5
[05/25 09:59:06    171s] Core Placement runtime cpu: 0:00:42.0 real: 0:00:43.0
[05/25 09:59:06    171s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 09:59:06    171s] Type 'man IMPSP-9025' for more detail.
[05/25 09:59:06    171s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1122.4M
[05/25 09:59:06    171s] #spOpts: N=45 mergeVia=F 
[05/25 09:59:06    171s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1122.4M
[05/25 09:59:06    171s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1122.4M
[05/25 09:59:06    171s] Core basic site is CoreSite
[05/25 09:59:06    172s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1122.4M
[05/25 09:59:06    172s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 09:59:06    172s] SiteArray: use 1,091,496 bytes
[05/25 09:59:06    172s] SiteArray: current memory after site array memory allocatiion 1122.4M
[05/25 09:59:06    172s] SiteArray: FP blocked sites are writable
[05/25 09:59:06    172s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.003, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.000, REAL:0.005, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1122.4M
[05/25 09:59:06    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 09:59:06    172s] Mark StBox On SiteArr starts
[05/25 09:59:06    172s] Mark StBox On SiteArr ends
[05/25 09:59:06    172s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.030, REAL:0.027, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Starting CMU at level 5, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.036, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.036, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.004, MEM:1122.4M
[05/25 09:59:06    172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1122.4MB).
[05/25 09:59:06    172s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.056, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.057, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF: Starting RefinePlace at level 1, MEM:1122.4M
[05/25 09:59:06    172s] *** Starting refinePlace (0:02:52 mem=1122.4M) ***
[05/25 09:59:06    172s] Total net bbox length = 2.127e+05 (1.116e+05 1.011e+05) (ext = 4.271e+03)
[05/25 09:59:06    172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 09:59:06    172s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:06    172s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1122.4M
[05/25 09:59:06    172s] Starting refinePlace ...
[05/25 09:59:06    172s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 09:59:06    172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1122.4MB) @(0:02:52 - 0:02:52).
[05/25 09:59:06    172s] Move report: preRPlace moves 13949 insts, mean move: 0.49 um, max move: 2.49 um
[05/25 09:59:06    172s] 	Max move on inst (U6632): (318.41, 132.40) --> (318.60, 134.71)
[05/25 09:59:06    172s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXLLVT
[05/25 09:59:06    172s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 09:59:06    172s] Placement tweakage begins.
[05/25 09:59:06    172s] wire length = 3.176e+05
[05/25 09:59:09    174s] wire length = 3.139e+05
[05/25 09:59:09    174s] Placement tweakage ends.
[05/25 09:59:09    174s] Move report: tweak moves 3741 insts, mean move: 3.02 um, max move: 18.40 um
[05/25 09:59:09    174s] 	Max move on inst (U12742): (261.00, 189.43) --> (242.60, 189.43)
[05/25 09:59:09    174s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:03.0, mem=1122.4MB) @(0:02:52 - 0:02:55).
[05/25 09:59:09    174s] 
[05/25 09:59:09    174s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 09:59:09    175s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 09:59:09    175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1122.4MB) @(0:02:55 - 0:02:55).
[05/25 09:59:09    175s] Move report: Detail placement moves 13949 insts, mean move: 1.24 um, max move: 18.63 um
[05/25 09:59:09    175s] 	Max move on inst (U12742): (260.93, 189.14) --> (242.60, 189.43)
[05/25 09:59:09    175s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1122.4MB
[05/25 09:59:09    175s] Statistics of distance of Instance movement in refine placement:
[05/25 09:59:09    175s]   maximum (X+Y) =        18.63 um
[05/25 09:59:09    175s]   inst (U12742) with max move: (260.933, 189.136) -> (242.6, 189.43)
[05/25 09:59:09    175s]   mean    (X+Y) =         1.24 um
[05/25 09:59:09    175s] Summary Report:
[05/25 09:59:09    175s] Instances move: 13949 (out of 13949 movable)
[05/25 09:59:09    175s] Instances flipped: 0
[05/25 09:59:09    175s] Mean displacement: 1.24 um
[05/25 09:59:09    175s] Max displacement: 18.63 um (Instance: U12742) (260.933, 189.136) -> (242.6, 189.43)
[05/25 09:59:09    175s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXLLVT
[05/25 09:59:09    175s] Total instances moved : 13949
[05/25 09:59:09    175s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.020, REAL:3.017, MEM:1122.4M
[05/25 09:59:09    175s] Total net bbox length = 2.117e+05 (1.104e+05 1.013e+05) (ext = 4.280e+03)
[05/25 09:59:09    175s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1122.4MB
[05/25 09:59:09    175s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1122.4MB) @(0:02:52 - 0:02:55).
[05/25 09:59:09    175s] *** Finished refinePlace (0:02:55 mem=1122.4M) ***
[05/25 09:59:09    175s] OPERPROF: Finished RefinePlace at level 1, CPU:3.050, REAL:3.056, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] *** End of Placement (cpu=0:00:59.0, real=0:01:00.0, mem=1122.4M) ***
[05/25 09:59:09    175s] #spOpts: N=45 mergeVia=F 
[05/25 09:59:09    175s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1122.4M
[05/25 09:59:09    175s] Core basic site is CoreSite
[05/25 09:59:09    175s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1122.4M
[05/25 09:59:09    175s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 09:59:09    175s] SiteArray: use 1,091,496 bytes
[05/25 09:59:09    175s] SiteArray: current memory after site array memory allocatiion 1122.4M
[05/25 09:59:09    175s] SiteArray: FP blocked sites are writable
[05/25 09:59:09    175s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1122.4M
[05/25 09:59:09    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 09:59:09    175s] Mark StBox On SiteArr starts
[05/25 09:59:09    175s] Mark StBox On SiteArr ends
[05/25 09:59:09    175s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.026, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.034, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.034, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.007, MEM:1122.4M
[05/25 09:59:09    175s] default core: bins with density > 0.750 =  8.64 % ( 28 / 324 )
[05/25 09:59:09    175s] Density distribution unevenness ratio = 2.407%
[05/25 09:59:09    175s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1122.4M
[05/25 09:59:09    175s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1122.4M
[05/25 09:59:09    175s] *** Free Virtual Timing Model ...(mem=1122.4M)
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] Starting congestion repair ...
[05/25 09:59:09    175s] User Input Parameters:
[05/25 09:59:09    175s] - Congestion Driven    : On
[05/25 09:59:09    175s] - Timing Driven        : Off
[05/25 09:59:09    175s] - Area-Violation Based : On
[05/25 09:59:09    175s] - Start Rollback Level : -5
[05/25 09:59:09    175s] - Legalized            : On
[05/25 09:59:09    175s] - Window Based         : Off
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] Starting Early Global Route congestion estimation: mem = 1108.0M
[05/25 09:59:09    175s] (I)       Reading DB...
[05/25 09:59:09    175s] (I)       Read data from FE... (mem=1108.0M)
[05/25 09:59:09    175s] (I)       Read nodes and places... (mem=1108.0M)
[05/25 09:59:09    175s] (I)       Done Read nodes and places (cpu=0.010s, mem=1108.0M)
[05/25 09:59:09    175s] (I)       Read nets... (mem=1108.0M)
[05/25 09:59:09    175s] (I)       Done Read nets (cpu=0.050s, mem=1108.0M)
[05/25 09:59:09    175s] (I)       Done Read data from FE (cpu=0.060s, mem=1108.0M)
[05/25 09:59:09    175s] (I)       before initializing RouteDB syMemory usage = 1108.0 MB
[05/25 09:59:09    175s] (I)       congestionReportName   : 
[05/25 09:59:09    175s] (I)       layerRangeFor2DCongestion : 
[05/25 09:59:09    175s] (I)       buildTerm2TermWires    : 1
[05/25 09:59:09    175s] (I)       doTrackAssignment      : 1
[05/25 09:59:09    175s] (I)       dumpBookshelfFiles     : 0
[05/25 09:59:09    175s] (I)       numThreads             : 1
[05/25 09:59:09    175s] (I)       bufferingAwareRouting  : false
[05/25 09:59:09    175s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 09:59:09    175s] (I)       honorPin               : false
[05/25 09:59:09    175s] (I)       honorPinGuide          : true
[05/25 09:59:09    175s] (I)       honorPartition         : false
[05/25 09:59:09    175s] (I)       honorPartitionAllowFeedthru: false
[05/25 09:59:09    175s] (I)       allowPartitionCrossover: false
[05/25 09:59:09    175s] (I)       honorSingleEntry       : true
[05/25 09:59:09    175s] (I)       honorSingleEntryStrong : true
[05/25 09:59:09    175s] (I)       handleViaSpacingRule   : false
[05/25 09:59:09    175s] (I)       handleEolSpacingRule   : false
[05/25 09:59:09    175s] (I)       PDConstraint           : none
[05/25 09:59:09    175s] (I)       expBetterNDRHandling   : false
[05/25 09:59:09    175s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 09:59:09    175s] (I)       routingEffortLevel     : 3
[05/25 09:59:09    175s] (I)       effortLevel            : standard
[05/25 09:59:09    175s] [NR-eGR] minRouteLayer          : 2
[05/25 09:59:09    175s] [NR-eGR] maxRouteLayer          : 6
[05/25 09:59:09    175s] (I)       relaxedTopLayerCeiling : 127
[05/25 09:59:09    175s] (I)       relaxedBottomLayerFloor: 2
[05/25 09:59:09    175s] (I)       numRowsPerGCell        : 1
[05/25 09:59:09    175s] (I)       speedUpLargeDesign     : 0
[05/25 09:59:09    175s] (I)       multiThreadingTA       : 1
[05/25 09:59:09    175s] (I)       optimizationMode       : false
[05/25 09:59:09    175s] (I)       routeSecondPG          : false
[05/25 09:59:09    175s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 09:59:09    175s] (I)       detourLimitForLayerRelax: 0.00
[05/25 09:59:09    175s] (I)       punchThroughDistance   : 500.00
[05/25 09:59:09    175s] (I)       scenicBound            : 1.15
[05/25 09:59:09    175s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 09:59:09    175s] (I)       source-to-sink ratio   : 0.00
[05/25 09:59:09    175s] (I)       targetCongestionRatioH : 1.00
[05/25 09:59:09    175s] (I)       targetCongestionRatioV : 1.00
[05/25 09:59:09    175s] (I)       layerCongestionRatio   : 0.70
[05/25 09:59:09    175s] (I)       m1CongestionRatio      : 0.10
[05/25 09:59:09    175s] (I)       m2m3CongestionRatio    : 0.70
[05/25 09:59:09    175s] (I)       localRouteEffort       : 1.00
[05/25 09:59:09    175s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 09:59:09    175s] (I)       supplyScaleFactorH     : 1.00
[05/25 09:59:09    175s] (I)       supplyScaleFactorV     : 1.00
[05/25 09:59:09    175s] (I)       highlight3DOverflowFactor: 0.00
[05/25 09:59:09    175s] (I)       routeVias              : 
[05/25 09:59:09    175s] (I)       readTROption           : true
[05/25 09:59:09    175s] (I)       extraSpacingFactor     : 1.00
[05/25 09:59:09    175s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 09:59:09    175s] (I)       routeSelectedNetsOnly  : false
[05/25 09:59:09    175s] (I)       clkNetUseMaxDemand     : false
[05/25 09:59:09    175s] (I)       extraDemandForClocks   : 0
[05/25 09:59:09    175s] (I)       steinerRemoveLayers    : false
[05/25 09:59:09    175s] (I)       demoteLayerScenicScale : 1.00
[05/25 09:59:09    175s] (I)       nonpreferLayerCostScale : 100.00
[05/25 09:59:09    175s] (I)       similarTopologyRoutingFast : false
[05/25 09:59:09    175s] (I)       spanningTreeRefinement : false
[05/25 09:59:09    175s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 09:59:09    175s] (I)       starting read tracks
[05/25 09:59:09    175s] (I)       build grid graph
[05/25 09:59:09    175s] (I)       build grid graph start
[05/25 09:59:09    175s] [NR-eGR] Metal1 has no routable track
[05/25 09:59:09    175s] [NR-eGR] Metal2 has single uniform track structure
[05/25 09:59:09    175s] [NR-eGR] Metal3 has single uniform track structure
[05/25 09:59:09    175s] [NR-eGR] Metal4 has single uniform track structure
[05/25 09:59:09    175s] [NR-eGR] Metal5 has single uniform track structure
[05/25 09:59:09    175s] [NR-eGR] Metal6 has single uniform track structure
[05/25 09:59:09    175s] (I)       build grid graph end
[05/25 09:59:09    175s] (I)       merge level 0
[05/25 09:59:09    175s] (I)       numViaLayers=11
[05/25 09:59:09    175s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 09:59:09    175s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 09:59:09    175s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 09:59:09    175s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 09:59:09    175s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 09:59:09    175s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 09:59:09    175s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 09:59:09    175s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 09:59:09    175s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 09:59:09    175s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 09:59:09    175s] (I)       end build via table
[05/25 09:59:09    175s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 09:59:09    175s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 09:59:09    175s] (I)       readDataFromPlaceDB
[05/25 09:59:09    175s] (I)       Read net information..
[05/25 09:59:09    175s] [NR-eGR] Read numTotalNets=14025  numIgnoredNets=0
[05/25 09:59:09    175s] (I)       Read testcase time = 0.010 seconds
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] (I)       read default dcut vias
[05/25 09:59:09    175s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 09:59:09    175s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 09:59:09    175s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 09:59:09    175s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 09:59:09    175s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 09:59:09    175s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 09:59:09    175s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 09:59:09    175s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 09:59:09    175s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 09:59:09    175s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 09:59:09    175s] (I)       early_global_route_priority property id does not exist.
[05/25 09:59:09    175s] (I)       build grid graph start
[05/25 09:59:09    175s] (I)       build grid graph end
[05/25 09:59:09    175s] (I)       Model blockage into capacity
[05/25 09:59:09    175s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 09:59:09    175s] (I)       Modeling time = 0.020 seconds
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] (I)       Number of ignored nets = 0
[05/25 09:59:09    175s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 09:59:09    175s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 09:59:09    175s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 09:59:09    175s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 09:59:09    175s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 09:59:09    175s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1108.0 MB
[05/25 09:59:09    175s] (I)       Ndr track 0 does not exist
[05/25 09:59:09    175s] (I)       Layer1  viaCost=200.00
[05/25 09:59:09    175s] (I)       Layer2  viaCost=200.00
[05/25 09:59:09    175s] (I)       Layer3  viaCost=200.00
[05/25 09:59:09    175s] (I)       Layer4  viaCost=200.00
[05/25 09:59:09    175s] (I)       Layer5  viaCost=200.00
[05/25 09:59:09    175s] (I)       ---------------------Grid Graph Info--------------------
[05/25 09:59:09    175s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 09:59:09    175s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 09:59:09    175s] (I)       Site width          :   400  (dbu)
[05/25 09:59:09    175s] (I)       Row height          :  3420  (dbu)
[05/25 09:59:09    175s] (I)       GCell width         :  3420  (dbu)
[05/25 09:59:09    175s] (I)       GCell height        :  3420  (dbu)
[05/25 09:59:09    175s] (I)       Grid                :   197   195     6
[05/25 09:59:09    175s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 09:59:09    175s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 09:59:09    175s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 09:59:09    175s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 09:59:09    175s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 09:59:09    175s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 09:59:09    175s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 09:59:09    175s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 09:59:09    175s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 09:59:09    175s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 09:59:09    175s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 09:59:09    175s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 09:59:09    175s] (I)       --------------------------------------------------------
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] [NR-eGR] ============ Routing rule table ============
[05/25 09:59:09    175s] [NR-eGR] Rule id: 0  Nets: 14025 
[05/25 09:59:09    175s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 09:59:09    175s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 09:59:09    175s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:59:09    175s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 09:59:09    175s] [NR-eGR] ========================================
[05/25 09:59:09    175s] [NR-eGR] 
[05/25 09:59:09    175s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 09:59:09    175s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 09:59:09    175s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 09:59:09    175s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 09:59:09    175s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 09:59:09    175s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 09:59:09    175s] (I)       After initializing earlyGlobalRoute syMemory usage = 1108.0 MB
[05/25 09:59:09    175s] (I)       Loading and dumping file time : 0.09 seconds
[05/25 09:59:09    175s] (I)       ============= Initialization =============
[05/25 09:59:09    175s] (I)       totalPins=62081  totalGlobalPin=61680 (99.35%)
[05/25 09:59:09    175s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 09:59:09    175s] [NR-eGR] Layer group 1: route 14025 net(s) in layer range [2, 6]
[05/25 09:59:09    175s] (I)       ============  Phase 1a Route ============
[05/25 09:59:09    175s] (I)       Phase 1a runs 0.04 seconds
[05/25 09:59:09    175s] (I)       Usage: 175845 = (91444 H, 84401 V) = (13.28% H, 8.71% V) = (1.564e+05um H, 1.443e+05um V)
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] (I)       ============  Phase 1b Route ============
[05/25 09:59:09    175s] (I)       Usage: 175845 = (91444 H, 84401 V) = (13.28% H, 8.71% V) = (1.564e+05um H, 1.443e+05um V)
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.006949e+05um
[05/25 09:59:09    175s] (I)       ============  Phase 1c Route ============
[05/25 09:59:09    175s] (I)       Usage: 175845 = (91444 H, 84401 V) = (13.28% H, 8.71% V) = (1.564e+05um H, 1.443e+05um V)
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] (I)       ============  Phase 1d Route ============
[05/25 09:59:09    175s] (I)       Usage: 175845 = (91444 H, 84401 V) = (13.28% H, 8.71% V) = (1.564e+05um H, 1.443e+05um V)
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] (I)       ============  Phase 1e Route ============
[05/25 09:59:09    175s] (I)       Phase 1e runs 0.00 seconds
[05/25 09:59:09    175s] (I)       Usage: 175845 = (91444 H, 84401 V) = (13.28% H, 8.71% V) = (1.564e+05um H, 1.443e+05um V)
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.006949e+05um
[05/25 09:59:09    175s] [NR-eGR] 
[05/25 09:59:09    175s] (I)       ============  Phase 1l Route ============
[05/25 09:59:09    175s] (I)       Phase 1l runs 0.04 seconds
[05/25 09:59:09    175s] (I)       
[05/25 09:59:09    175s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 09:59:09    175s] [NR-eGR]                        OverCon            
[05/25 09:59:09    175s] [NR-eGR]                         #Gcell     %Gcell
[05/25 09:59:09    175s] [NR-eGR]       Layer                (0)    OverCon 
[05/25 09:59:09    175s] [NR-eGR] ----------------------------------------------
[05/25 09:59:09    175s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR] ----------------------------------------------
[05/25 09:59:09    175s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/25 09:59:09    175s] [NR-eGR] 
[05/25 09:59:09    175s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/25 09:59:09    175s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 09:59:09    175s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 09:59:09    175s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 09:59:09    175s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1108.0M
[05/25 09:59:09    175s] [hotspot] +------------+---------------+---------------+
[05/25 09:59:09    175s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 09:59:09    175s] [hotspot] +------------+---------------+---------------+
[05/25 09:59:09    175s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 09:59:09    175s] [hotspot] +------------+---------------+---------------+
[05/25 09:59:09    175s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 09:59:09    175s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 09:59:09    175s] 
[05/25 09:59:09    175s] === incrementalPlace Internal Loop 1 ===
[05/25 09:59:09    175s] Skipped repairing congestion.
[05/25 09:59:09    175s] Starting Early Global Route wiring: mem = 1108.0M
[05/25 09:59:09    175s] (I)       ============= track Assignment ============
[05/25 09:59:09    175s] (I)       extract Global 3D Wires
[05/25 09:59:09    175s] (I)       Extract Global WL : time=0.01
[05/25 09:59:09    175s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 09:59:09    175s] (I)       Initialization real time=0.00 seconds
[05/25 09:59:09    175s] (I)       Run Multi-thread track assignment
[05/25 09:59:10    176s] (I)       Kernel real time=0.48 seconds
[05/25 09:59:10    176s] (I)       End Greedy Track Assignment
[05/25 09:59:10    176s] [NR-eGR] --------------------------------------------------------------------------
[05/25 09:59:10    176s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62035
[05/25 09:59:10    176s] [NR-eGR] Metal2  (2V) length: 1.262058e+05um, number of vias: 99458
[05/25 09:59:10    176s] [NR-eGR] Metal3  (3H) length: 1.428828e+05um, number of vias: 3836
[05/25 09:59:10    176s] [NR-eGR] Metal4  (4V) length: 2.728185e+04um, number of vias: 1306
[05/25 09:59:10    176s] [NR-eGR] Metal5  (5H) length: 1.801994e+04um, number of vias: 36
[05/25 09:59:10    176s] [NR-eGR] Metal6  (6V) length: 1.632125e+03um, number of vias: 0
[05/25 09:59:10    176s] [NR-eGR] Total length: 3.160226e+05um, number of vias: 166671
[05/25 09:59:10    176s] [NR-eGR] --------------------------------------------------------------------------
[05/25 09:59:10    176s] [NR-eGR] Total eGR-routed clock nets wire length: 1.861012e+04um 
[05/25 09:59:10    176s] [NR-eGR] --------------------------------------------------------------------------
[05/25 09:59:10    176s] Early Global Route wiring runtime: 0.68 seconds, mem = 1078.2M
[05/25 09:59:10    176s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[05/25 09:59:10    176s] *** Finishing placeDesign default flow ***
[05/25 09:59:10    176s] **placeDesign ... cpu = 0: 1: 7, real = 0: 1: 9, mem = 1075.9M **
[05/25 09:59:10    176s] 
[05/25 09:59:10    176s] *** Summary of all messages that are not suppressed in this session:
[05/25 09:59:10    176s] Severity  ID               Count  Summary                                  
[05/25 09:59:10    176s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 09:59:10    176s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 09:59:10    176s] *** Message Summary: 2 warning(s), 0 error(s)
[05/25 09:59:10    176s] 
[05/25 10:03:18    204s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/25 10:03:18    204s] <CMD> optDesign -preCTS
[05/25 10:03:18    204s] Executing: place_opt_design -opt
[05/25 10:03:18    204s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/25 10:03:18    204s] *** Starting GigaPlace ***
[05/25 10:03:18    204s] **INFO: user set placement options
[05/25 10:03:18    204s] setPlaceMode -place_design_floorplan_mode false
[05/25 10:03:18    204s] **INFO: user set opt options
[05/25 10:03:18    204s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[05/25 10:03:18    204s] #optDebug: fT-E <X 2 3 1 0>
[05/25 10:03:18    204s] #optDebug: fT-S <1 2 3 1 0>
[05/25 10:03:18    204s] OPERPROF: Starting DPlace-Init at level 1, MEM:1077.9M
[05/25 10:03:18    204s] #spOpts: N=45 
[05/25 10:03:18    204s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1077.9M
[05/25 10:03:18    204s] Core basic site is CoreSite
[05/25 10:03:18    204s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1077.9M
[05/25 10:03:18    204s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:03:18    204s] SiteArray: use 1,091,496 bytes
[05/25 10:03:18    204s] SiteArray: current memory after site array memory allocatiion 1077.9M
[05/25 10:03:18    204s] SiteArray: FP blocked sites are writable
[05/25 10:03:18    204s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.005, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.008, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1077.9M
[05/25 10:03:18    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:03:18    204s] Mark StBox On SiteArr starts
[05/25 10:03:18    204s] Mark StBox On SiteArr ends
[05/25 10:03:18    204s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.010, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.050, REAL:0.050, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting CMU at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.064, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.065, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.004, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.006, MEM:1077.9M
[05/25 10:03:18    204s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1077.9MB).
[05/25 10:03:18    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.103, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 10:03:18    204s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:18    204s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1077.9M
[05/25 10:03:18    204s] Core basic site is CoreSite
[05/25 10:03:18    204s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1077.9M
[05/25 10:03:18    204s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:03:18    204s] SiteArray: use 1,091,496 bytes
[05/25 10:03:18    204s] SiteArray: current memory after site array memory allocatiion 1077.9M
[05/25 10:03:18    204s] SiteArray: FP blocked sites are writable
[05/25 10:03:18    204s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.006, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1077.9M
[05/25 10:03:18    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:03:18    204s] Mark StBox On SiteArr starts
[05/25 10:03:18    204s] Mark StBox On SiteArr ends
[05/25 10:03:18    204s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.060, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.080, REAL:0.075, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.076, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.005, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1077.9M
[05/25 10:03:18    204s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    204s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:18    205s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.059, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.059, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] GigaOpt running with 1 threads.
[05/25 10:03:18    205s] Info: 1 threads available for lower-level modules during optimization.
[05/25 10:03:18    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:1077.9M
[05/25 10:03:18    205s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:18    205s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Starting CMU at level 4, MEM:1077.9M
[05/25 10:03:18    205s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.061, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.061, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.005, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.008, MEM:1077.9M
[05/25 10:03:19    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1077.9MB).
[05/25 10:03:19    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1077.9M
[05/25 10:03:19    205s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1077.9M
[05/25 10:03:19    205s] Updating RC grid for preRoute extraction ...
[05/25 10:03:19    205s] Initializing multi-corner resistance tables ...
[05/25 10:03:19    205s] 
[05/25 10:03:19    205s] Creating Lib Analyzer ...
[05/25 10:03:19    205s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:03:19    205s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 10:03:19    205s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:03:19    205s] 
[05/25 10:03:20    206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:26 mem=1083.9M
[05/25 10:03:20    206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:26 mem=1083.9M
[05/25 10:03:20    206s] Creating Lib Analyzer, finished. 
[05/25 10:03:20    206s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/25 10:03:20    206s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/25 10:03:20    206s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 852.9M, totSessionCpu=0:03:26 **
[05/25 10:03:20    206s] *** optDesign -preCTS ***
[05/25 10:03:20    206s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 10:03:20    206s] Setup Target Slack: user slack 0; extra slack 0.0
[05/25 10:03:20    206s] Hold Target Slack: user slack 0
[05/25 10:03:20    206s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/25 10:03:20    206s] Type 'man IMPOPT-3195' for more detail.
[05/25 10:03:20    206s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.028, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.029, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1083.9M
[05/25 10:03:20    206s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1083.9M
[05/25 10:03:20    206s] Deleting Cell Server ...
[05/25 10:03:20    206s] Deleting Lib Analyzer.
[05/25 10:03:20    206s] Multi-VT timing optimization disabled based on library information.
[05/25 10:03:20    206s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:03:20    206s] Summary for sequential cells identification: 
[05/25 10:03:20    206s]   Identified SBFF number: 104
[05/25 10:03:20    206s]   Identified MBFF number: 0
[05/25 10:03:20    206s]   Identified SB Latch number: 0
[05/25 10:03:20    206s]   Identified MB Latch number: 0
[05/25 10:03:20    206s]   Not identified SBFF number: 16
[05/25 10:03:20    206s]   Not identified MBFF number: 0
[05/25 10:03:20    206s]   Not identified SB Latch number: 0
[05/25 10:03:20    206s]   Not identified MB Latch number: 0
[05/25 10:03:20    206s]   Number of sequential cells which are not FFs: 32
[05/25 10:03:20    206s]  Visiting view : setup_view
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:03:20    206s]  Visiting view : hold_view
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:03:20    206s]  Setting StdDelay to 23.90
[05/25 10:03:20    206s] Creating Cell Server, finished. 
[05/25 10:03:20    206s] 
[05/25 10:03:20    206s] Deleting Cell Server ...
[05/25 10:03:20    206s] 
[05/25 10:03:20    206s] Creating Lib Analyzer ...
[05/25 10:03:20    206s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:03:20    206s] Summary for sequential cells identification: 
[05/25 10:03:20    206s]   Identified SBFF number: 104
[05/25 10:03:20    206s]   Identified MBFF number: 0
[05/25 10:03:20    206s]   Identified SB Latch number: 0
[05/25 10:03:20    206s]   Identified MB Latch number: 0
[05/25 10:03:20    206s]   Not identified SBFF number: 16
[05/25 10:03:20    206s]   Not identified MBFF number: 0
[05/25 10:03:20    206s]   Not identified SB Latch number: 0
[05/25 10:03:20    206s]   Not identified MB Latch number: 0
[05/25 10:03:20    206s]   Number of sequential cells which are not FFs: 32
[05/25 10:03:20    206s]  Visiting view : setup_view
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:03:20    206s]  Visiting view : hold_view
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:03:20    206s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:03:20    206s]  Setting StdDelay to 23.90
[05/25 10:03:20    206s] Creating Cell Server, finished. 
[05/25 10:03:20    206s] 
[05/25 10:03:20    206s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:03:20    206s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:03:20    206s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:03:20    206s] 
[05/25 10:03:21    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=1083.9M
[05/25 10:03:21    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=1083.9M
[05/25 10:03:21    207s] Creating Lib Analyzer, finished. 
[05/25 10:03:21    207s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1083.9M
[05/25 10:03:21    207s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1083.9M
[05/25 10:03:21    207s] [NR-eGR] Started earlyGlobalRoute kernel
[05/25 10:03:21    207s] [NR-eGR] Initial Peak syMemory usage = 1083.9 MB
[05/25 10:03:21    207s] (I)       Reading DB...
[05/25 10:03:21    207s] (I)       Read data from FE... (mem=1083.9M)
[05/25 10:03:21    207s] (I)       Read nodes and places... (mem=1083.9M)
[05/25 10:03:21    207s] (I)       Done Read nodes and places (cpu=0.010s, mem=1086.0M)
[05/25 10:03:21    207s] (I)       Read nets... (mem=1086.0M)
[05/25 10:03:21    207s] (I)       Done Read nets (cpu=0.050s, mem=1089.3M)
[05/25 10:03:21    207s] (I)       Done Read data from FE (cpu=0.060s, mem=1089.3M)
[05/25 10:03:21    207s] (I)       before initializing RouteDB syMemory usage = 1089.3 MB
[05/25 10:03:21    207s] (I)       congestionReportName   : 
[05/25 10:03:21    207s] (I)       layerRangeFor2DCongestion : 
[05/25 10:03:21    207s] (I)       buildTerm2TermWires    : 1
[05/25 10:03:21    207s] (I)       doTrackAssignment      : 1
[05/25 10:03:21    207s] (I)       dumpBookshelfFiles     : 0
[05/25 10:03:21    207s] (I)       numThreads             : 1
[05/25 10:03:21    207s] (I)       bufferingAwareRouting  : false
[05/25 10:03:21    207s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:03:21    207s] (I)       honorPin               : false
[05/25 10:03:21    207s] (I)       honorPinGuide          : true
[05/25 10:03:21    207s] (I)       honorPartition         : false
[05/25 10:03:21    207s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:03:21    207s] (I)       allowPartitionCrossover: false
[05/25 10:03:21    207s] (I)       honorSingleEntry       : true
[05/25 10:03:21    207s] (I)       honorSingleEntryStrong : true
[05/25 10:03:21    207s] (I)       handleViaSpacingRule   : false
[05/25 10:03:21    207s] (I)       handleEolSpacingRule   : false
[05/25 10:03:21    207s] (I)       PDConstraint           : none
[05/25 10:03:21    207s] (I)       expBetterNDRHandling   : false
[05/25 10:03:21    207s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:03:21    207s] (I)       routingEffortLevel     : 3
[05/25 10:03:21    207s] (I)       effortLevel            : standard
[05/25 10:03:21    207s] [NR-eGR] minRouteLayer          : 2
[05/25 10:03:21    207s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:03:21    207s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:03:21    207s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:03:21    207s] (I)       numRowsPerGCell        : 1
[05/25 10:03:21    207s] (I)       speedUpLargeDesign     : 0
[05/25 10:03:21    207s] (I)       multiThreadingTA       : 1
[05/25 10:03:21    207s] (I)       optimizationMode       : false
[05/25 10:03:21    207s] (I)       routeSecondPG          : false
[05/25 10:03:21    207s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:03:21    207s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:03:21    207s] (I)       punchThroughDistance   : 500.00
[05/25 10:03:21    207s] (I)       scenicBound            : 1.15
[05/25 10:03:21    207s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:03:21    207s] (I)       source-to-sink ratio   : 0.30
[05/25 10:03:21    207s] (I)       targetCongestionRatioH : 1.00
[05/25 10:03:21    207s] (I)       targetCongestionRatioV : 1.00
[05/25 10:03:21    207s] (I)       layerCongestionRatio   : 0.70
[05/25 10:03:21    207s] (I)       m1CongestionRatio      : 0.10
[05/25 10:03:21    207s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:03:21    207s] (I)       localRouteEffort       : 1.00
[05/25 10:03:21    207s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:03:21    207s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:03:21    207s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:03:21    207s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:03:21    207s] (I)       routeVias              : 
[05/25 10:03:21    207s] (I)       readTROption           : true
[05/25 10:03:21    207s] (I)       extraSpacingFactor     : 1.00
[05/25 10:03:21    207s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:03:21    207s] (I)       routeSelectedNetsOnly  : false
[05/25 10:03:21    207s] (I)       clkNetUseMaxDemand     : false
[05/25 10:03:21    207s] (I)       extraDemandForClocks   : 0
[05/25 10:03:21    207s] (I)       steinerRemoveLayers    : false
[05/25 10:03:21    207s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:03:21    207s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:03:21    207s] (I)       similarTopologyRoutingFast : false
[05/25 10:03:21    207s] (I)       spanningTreeRefinement : false
[05/25 10:03:21    207s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:03:21    207s] (I)       starting read tracks
[05/25 10:03:21    207s] (I)       build grid graph
[05/25 10:03:21    207s] (I)       build grid graph start
[05/25 10:03:21    207s] [NR-eGR] Metal1 has no routable track
[05/25 10:03:21    207s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:03:21    207s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:03:21    207s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:03:21    207s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:03:21    207s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:03:21    207s] (I)       build grid graph end
[05/25 10:03:21    207s] (I)       merge level 0
[05/25 10:03:21    207s] (I)       numViaLayers=11
[05/25 10:03:21    207s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:03:21    207s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:03:21    207s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:03:21    207s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:03:21    207s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:03:21    207s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:03:21    207s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:03:21    207s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:03:21    207s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:03:21    207s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:03:21    207s] (I)       end build via table
[05/25 10:03:21    207s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:03:21    207s] 
[05/25 10:03:21    207s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:03:21    207s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:03:21    207s] (I)       readDataFromPlaceDB
[05/25 10:03:21    207s] (I)       Read net information..
[05/25 10:03:21    207s] [NR-eGR] Read numTotalNets=14025  numIgnoredNets=0
[05/25 10:03:21    207s] (I)       Read testcase time = 0.000 seconds
[05/25 10:03:21    207s] 
[05/25 10:03:21    207s] (I)       read default dcut vias
[05/25 10:03:21    207s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:03:21    207s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:03:21    207s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:03:21    207s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:03:21    207s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:03:21    207s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:03:21    207s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:03:21    207s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:03:21    207s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:03:21    207s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:03:21    207s] (I)       early_global_route_priority property id does not exist.
[05/25 10:03:21    207s] (I)       build grid graph start
[05/25 10:03:21    207s] (I)       build grid graph end
[05/25 10:03:21    207s] (I)       Model blockage into capacity
[05/25 10:03:21    207s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:03:21    207s] (I)       Modeling time = 0.010 seconds
[05/25 10:03:21    207s] 
[05/25 10:03:21    207s] (I)       Number of ignored nets = 0
[05/25 10:03:21    207s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:03:21    207s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:03:21    207s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:03:21    207s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:03:21    207s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:03:21    207s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1091.6 MB
[05/25 10:03:21    207s] (I)       Ndr track 0 does not exist
[05/25 10:03:21    207s] (I)       Layer1  viaCost=200.00
[05/25 10:03:21    207s] (I)       Layer2  viaCost=200.00
[05/25 10:03:21    207s] (I)       Layer3  viaCost=200.00
[05/25 10:03:21    207s] (I)       Layer4  viaCost=200.00
[05/25 10:03:21    207s] (I)       Layer5  viaCost=200.00
[05/25 10:03:21    207s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:03:21    207s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:03:21    207s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:03:21    207s] (I)       Site width          :   400  (dbu)
[05/25 10:03:21    207s] (I)       Row height          :  3420  (dbu)
[05/25 10:03:21    207s] (I)       GCell width         :  3420  (dbu)
[05/25 10:03:21    207s] (I)       GCell height        :  3420  (dbu)
[05/25 10:03:21    207s] (I)       Grid                :   197   195     6
[05/25 10:03:21    207s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:03:21    207s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:03:21    207s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:03:21    207s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:03:21    207s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:03:21    207s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:03:21    207s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:03:21    207s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:03:21    207s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:03:21    207s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:03:21    207s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:03:21    207s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:03:21    207s] (I)       --------------------------------------------------------
[05/25 10:03:21    207s] 
[05/25 10:03:21    207s] [NR-eGR] ============ Routing rule table ============
[05/25 10:03:21    207s] [NR-eGR] Rule id: 0  Nets: 14025 
[05/25 10:03:21    207s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:03:21    207s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:03:21    207s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:03:21    207s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:03:21    207s] [NR-eGR] ========================================
[05/25 10:03:21    207s] [NR-eGR] 
[05/25 10:03:21    207s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:03:21    207s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:03:21    207s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:03:21    207s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:03:21    207s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:03:21    207s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:03:21    207s] (I)       After initializing earlyGlobalRoute syMemory usage = 1093.2 MB
[05/25 10:03:21    207s] (I)       Loading and dumping file time : 0.10 seconds
[05/25 10:03:21    207s] (I)       ============= Initialization =============
[05/25 10:03:21    207s] (I)       totalPins=62081  totalGlobalPin=61680 (99.35%)
[05/25 10:03:21    207s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:03:21    207s] (I)       #blocked areas for congestion spreading : 0
[05/25 10:03:21    207s] [NR-eGR] Layer group 1: route 14025 net(s) in layer range [2, 6]
[05/25 10:03:21    207s] (I)       ============  Phase 1a Route ============
[05/25 10:03:21    207s] (I)       Phase 1a runs 0.05 seconds
[05/25 10:03:21    207s] (I)       Usage: 179118 = (94085 H, 85033 V) = (13.66% H, 8.77% V) = (1.609e+05um H, 1.454e+05um V)
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] (I)       ============  Phase 1b Route ============
[05/25 10:03:21    207s] (I)       Usage: 179118 = (94085 H, 85033 V) = (13.66% H, 8.77% V) = (1.609e+05um H, 1.454e+05um V)
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.062918e+05um
[05/25 10:03:21    207s] (I)       ============  Phase 1c Route ============
[05/25 10:03:21    207s] (I)       Usage: 179118 = (94085 H, 85033 V) = (13.66% H, 8.77% V) = (1.609e+05um H, 1.454e+05um V)
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] (I)       ============  Phase 1d Route ============
[05/25 10:03:21    207s] (I)       Usage: 179118 = (94085 H, 85033 V) = (13.66% H, 8.77% V) = (1.609e+05um H, 1.454e+05um V)
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] (I)       ============  Phase 1e Route ============
[05/25 10:03:21    207s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:03:21    207s] (I)       Usage: 179118 = (94085 H, 85033 V) = (13.66% H, 8.77% V) = (1.609e+05um H, 1.454e+05um V)
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.062918e+05um
[05/25 10:03:21    207s] [NR-eGR] 
[05/25 10:03:21    207s] (I)       ============  Phase 1l Route ============
[05/25 10:03:21    207s] (I)       Phase 1l runs 0.05 seconds
[05/25 10:03:21    207s] (I)       
[05/25 10:03:21    207s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:03:21    207s] [NR-eGR]                        OverCon            
[05/25 10:03:21    207s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:03:21    207s] [NR-eGR]       Layer                (0)    OverCon 
[05/25 10:03:21    207s] [NR-eGR] ----------------------------------------------
[05/25 10:03:21    207s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR] ----------------------------------------------
[05/25 10:03:21    207s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/25 10:03:21    207s] [NR-eGR] 
[05/25 10:03:21    207s] (I)       Total Global Routing Runtime: 0.16 seconds
[05/25 10:03:21    207s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:03:21    207s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:03:21    207s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:03:21    207s] (I)       ============= track Assignment ============
[05/25 10:03:21    207s] (I)       extract Global 3D Wires
[05/25 10:03:21    207s] (I)       Extract Global WL : time=0.01
[05/25 10:03:21    207s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:03:21    207s] (I)       Initialization real time=0.00 seconds
[05/25 10:03:21    207s] (I)       Run Multi-thread track assignment
[05/25 10:03:21    207s] (I)       Kernel real time=0.34 seconds
[05/25 10:03:21    207s] (I)       End Greedy Track Assignment
[05/25 10:03:21    208s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:03:21    208s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62035
[05/25 10:03:21    208s] [NR-eGR] Metal2  (2V) length: 1.264041e+05um, number of vias: 99445
[05/25 10:03:21    208s] [NR-eGR] Metal3  (3H) length: 1.451816e+05um, number of vias: 4089
[05/25 10:03:21    208s] [NR-eGR] Metal4  (4V) length: 2.906518e+04um, number of vias: 1459
[05/25 10:03:21    208s] [NR-eGR] Metal5  (5H) length: 2.008630e+04um, number of vias: 32
[05/25 10:03:21    208s] [NR-eGR] Metal6  (6V) length: 9.251475e+02um, number of vias: 0
[05/25 10:03:21    208s] [NR-eGR] Total length: 3.216623e+05um, number of vias: 167060
[05/25 10:03:21    208s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:03:21    208s] [NR-eGR] Total eGR-routed clock nets wire length: 1.958633e+04um 
[05/25 10:03:21    208s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:03:21    208s] [NR-eGR] End Peak syMemory usage = 1094.2 MB
[05/25 10:03:21    208s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.73 seconds
[05/25 10:03:21    208s] ### Creating LA Mngr. totSessionCpu=0:03:28 mem=1088.8M
[05/25 10:03:22    208s] Updating RC grid for preRoute extraction ...
[05/25 10:03:22    208s] Initializing multi-corner resistance tables ...
[05/25 10:03:22    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:28 mem=1088.8M
[05/25 10:03:22    208s] Extraction called for design 'microcontroller_interface_8_8' of instances=13949 and nets=14027 using extraction engine 'preRoute' .
[05/25 10:03:22    208s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:03:22    208s] RC Extraction called in multi-corner(1) mode.
[05/25 10:03:22    208s] RCMode: PreRoute
[05/25 10:03:22    208s]       RC Corner Indexes            0   
[05/25 10:03:22    208s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:03:22    208s] Resistance Scaling Factor    : 1.00000 
[05/25 10:03:22    208s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:03:22    208s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:03:22    208s] Shrink Factor                : 1.00000
[05/25 10:03:22    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:03:22    208s] Using Quantus QRC technology file ...
[05/25 10:03:22    208s] Updating RC grid for preRoute extraction ...
[05/25 10:03:22    208s] Initializing multi-corner resistance tables ...
[05/25 10:03:22    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1088.797M)
[05/25 10:03:22    208s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.038, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.039, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1088.8M
[05/25 10:03:22    208s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1088.8M
[05/25 10:03:22    208s] #################################################################################
[05/25 10:03:22    208s] # Design Stage: PreRoute
[05/25 10:03:22    208s] # Design Name: microcontroller_interface_8_8
[05/25 10:03:22    208s] # Design Mode: 45nm
[05/25 10:03:22    208s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:03:22    208s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:03:22    208s] # Signoff Settings: SI Off 
[05/25 10:03:22    208s] #################################################################################
[05/25 10:03:22    208s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:03:22    208s] Calculate delays in BcWc mode...
[05/25 10:03:22    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1101.2M, InitMEM = 1099.1M)
[05/25 10:03:22    208s] Start delay calculation (fullDC) (1 T). (MEM=1101.25)
[05/25 10:03:23    209s] End AAE Lib Interpolated Model. (MEM=1117.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:03:26    212s] Total number of fetched objects 18681
[05/25 10:03:26    212s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:03:26    212s] End delay calculation. (MEM=1173.8 CPU=0:00:02.4 REAL=0:00:03.0)
[05/25 10:03:26    212s] End delay calculation (fullDC). (MEM=1173.8 CPU=0:00:03.1 REAL=0:00:04.0)
[05/25 10:03:26    212s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1173.8M) ***
[05/25 10:03:26    212s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:03:33 mem=1173.8M)
[05/25 10:03:27    213s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.849  |
|           TNS (ns):|-148.997 |
|    Violating Paths:|   492   |
|          All Paths:|  9335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.084   |      2 (2)       |
|   max_tran     |   5377 (28943)   |   -6.202   |   5378 (28944)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.762%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 899.4M, totSessionCpu=0:03:33 **
[05/25 10:03:27    213s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/25 10:03:27    213s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:03:27    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:1137.1M
[05/25 10:03:27    213s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:27    213s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting CMU at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.033, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.033, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1137.1MB).
[05/25 10:03:27    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1137.1M
[05/25 10:03:27    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:03:27    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:1137.1M
[05/25 10:03:27    213s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:27    213s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Starting CMU at level 4, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.033, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.034, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1137.1MB).
[05/25 10:03:27    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1137.1M
[05/25 10:03:27    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1137.1M
[05/25 10:03:27    213s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1137.1M
[05/25 10:03:27    213s] *** Starting optimizing excluded clock nets MEM= 1137.1M) ***
[05/25 10:03:27    213s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1137.1M) ***
[05/25 10:03:27    213s] The useful skew maximum allowed delay is: 0.3
[05/25 10:03:28    214s] Deleting Lib Analyzer.
[05/25 10:03:28    214s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:03:28    214s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1138.2M
[05/25 10:03:28    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1138.2M
[05/25 10:03:28    214s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:03:28    214s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=1146.2M
[05/25 10:03:28    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:1146.2M
[05/25 10:03:28    214s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:28    214s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Starting CMU at level 4, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.032, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1146.2M
[05/25 10:03:28    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1146.2M
[05/25 10:03:28    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1146.2MB).
[05/25 10:03:28    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1146.2M
[05/25 10:03:28    214s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=1146.2M
[05/25 10:03:28    214s] 
[05/25 10:03:28    214s] Footprint cell information for calculating maxBufDist
[05/25 10:03:28    214s] *info: There are 13 candidate Buffer cells
[05/25 10:03:28    214s] *info: There are 13 candidate Inverter cells
[05/25 10:03:28    214s] 
[05/25 10:03:29    214s] 
[05/25 10:03:29    214s] Creating Lib Analyzer ...
[05/25 10:03:29    214s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:03:29    214s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:03:29    214s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:03:29    214s] 
[05/25 10:03:29    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=1235.2M
[05/25 10:03:29    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=1235.2M
[05/25 10:03:29    215s] Creating Lib Analyzer, finished. 
[05/25 10:03:29    215s] 
[05/25 10:03:29    215s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/25 10:03:30    216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1254.3M
[05/25 10:03:30    216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1254.3M
[05/25 10:03:30    216s] 
[05/25 10:03:30    216s] Netlist preparation processing... 
[05/25 10:03:30    216s] Removed 0 instance
[05/25 10:03:30    216s] *info: Marking 0 isolation instances dont touch
[05/25 10:03:30    216s] *info: Marking 0 level shifter instances dont touch
[05/25 10:03:30    216s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1235.2M
[05/25 10:03:30    216s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1235.2M
[05/25 10:03:30    216s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1235.2M
[05/25 10:03:30    216s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1235.2M
[05/25 10:03:31    217s] Deleting Lib Analyzer.
[05/25 10:03:31    217s] Begin: GigaOpt high fanout net optimization
[05/25 10:03:31    217s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:03:31    217s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:03:31    217s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=1187.7M
[05/25 10:03:31    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:1187.7M
[05/25 10:03:31    217s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:31    217s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Starting CMU at level 4, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.054, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.055, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1187.7M
[05/25 10:03:31    217s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1187.7M
[05/25 10:03:31    217s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1187.7MB).
[05/25 10:03:31    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:1187.7M
[05/25 10:03:31    217s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=1187.7M
[05/25 10:03:31    217s] 
[05/25 10:03:31    217s] Creating Lib Analyzer ...
[05/25 10:03:31    217s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:03:31    217s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:03:31    217s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:03:31    217s] 
[05/25 10:03:32    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=1187.7M
[05/25 10:03:32    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=1187.7M
[05/25 10:03:32    218s] Creating Lib Analyzer, finished. 
[05/25 10:03:32    218s] 
[05/25 10:03:32    218s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/25 10:03:33    219s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1206.8M
[05/25 10:03:33    219s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1206.8M
[05/25 10:03:33    219s] +----------+---------+--------+--------+------------+--------+
[05/25 10:03:33    219s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 10:03:33    219s] +----------+---------+--------+--------+------------+--------+
[05/25 10:03:33    219s] |    69.76%|        -|  -0.849|-148.999|   0:00:00.0| 1207.8M|
[05/25 10:03:33    219s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[05/25 10:03:35    221s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:03:35    221s] |    70.04%|       85|  -0.849|-148.999|   0:00:02.0| 1285.0M|
[05/25 10:03:35    221s] +----------+---------+--------+--------+------------+--------+
[05/25 10:03:35    221s] 
[05/25 10:03:35    221s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1285.0M) ***
[05/25 10:03:35    221s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:03:35    221s] End: GigaOpt high fanout net optimization
[05/25 10:03:35    221s] Begin: GigaOpt DRV Optimization
[05/25 10:03:35    221s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:03:35    221s] PhyDesignGrid: maxLocalDensity 3.00
[05/25 10:03:35    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1265.9M
[05/25 10:03:35    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:1265.9M
[05/25 10:03:35    221s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:03:35    221s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Starting CMU at level 4, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.032, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.033, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1265.9M
[05/25 10:03:35    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:03:35    221s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1265.9MB).
[05/25 10:03:35    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1265.9M
[05/25 10:03:35    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1265.9M
[05/25 10:03:35    221s] 
[05/25 10:03:35    221s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/25 10:03:37    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1285.0M
[05/25 10:03:37    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1285.0M
[05/25 10:03:37    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:03:37    222s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/25 10:03:37    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:03:37    222s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/25 10:03:37    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:03:37    223s] Info: violation cost 179335.093750 (cap = 1.504609, tran = 179305.562500, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/25 10:03:37    223s] |  6065| 30681|    -6.26|    14|    14|    -0.03|     0|     0|     0|     0|    -0.85|  -149.00|       0|       0|       0|  70.04|          |         |
[05/25 10:04:00    245s] Info: violation cost 12.362499 (cap = 0.000000, tran = 12.362499, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:04:00    245s] |    32|    84|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|     4.85|     0.00|     767|     104|     958|  72.56| 0:00:23.0|  1285.0M|
[05/25 10:04:00    245s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:04:00    245s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.85|     0.00|      10|       0|      23|  72.59| 0:00:00.0|  1285.0M|
[05/25 10:04:00    245s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:04:00    245s] 
[05/25 10:04:00    245s] *** Finish DRV Fixing (cpu=0:00:23.2 real=0:00:23.0 mem=1285.0M) ***
[05/25 10:04:00    245s] 
[05/25 10:04:00    246s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1265.9M
[05/25 10:04:00    246s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1265.9M
[05/25 10:04:00    246s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1265.9M
[05/25 10:04:00    246s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1265.9M
[05/25 10:04:00    246s] End: GigaOpt DRV Optimization
[05/25 10:04:00    246s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 10:04:00    246s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 975.4M, totSessionCpu=0:04:06 **
[05/25 10:04:00    246s] 
[05/25 10:04:00    246s] Active setup views:
[05/25 10:04:00    246s]  setup_view
[05/25 10:04:00    246s]   Dominating endpoints: 0
[05/25 10:04:00    246s]   Dominating TNS: -0.000
[05/25 10:04:00    246s] 
[05/25 10:04:00    246s] Deleting Lib Analyzer.
[05/25 10:04:00    246s] Begin: GigaOpt Global Optimization
[05/25 10:04:00    246s] *info: use new DP (enabled)
[05/25 10:04:00    246s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:04:00    246s] PhyDesignGrid: maxLocalDensity 1.20
[05/25 10:04:00    246s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1225.0M
[05/25 10:04:00    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:1225.0M
[05/25 10:04:00    246s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:04:00    246s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.018, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Starting CMU at level 4, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.072, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.072, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1225.0M
[05/25 10:04:00    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1225.0M
[05/25 10:04:00    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1225.0MB).
[05/25 10:04:00    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.105, MEM:1225.0M
[05/25 10:04:00    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1225.0M
[05/25 10:04:00    246s] 
[05/25 10:04:00    246s] Creating Lib Analyzer ...
[05/25 10:04:00    246s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:04:00    246s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:04:00    246s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:04:00    246s] 
[05/25 10:04:01    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=1225.0M
[05/25 10:04:01    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=1225.0M
[05/25 10:04:01    247s] Creating Lib Analyzer, finished. 
[05/25 10:04:01    247s] 
[05/25 10:04:01    247s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/25 10:04:05    250s] *info: 1 clock net excluded
[05/25 10:04:05    250s] *info: 2 special nets excluded.
[05/25 10:04:05    250s] *info: 2 no-driver nets excluded.
[05/25 10:04:06    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1244.1M
[05/25 10:04:06    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1244.1M
[05/25 10:04:06    251s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/25 10:04:06    251s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/25 10:04:06    251s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[05/25 10:04:06    251s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/25 10:04:06    251s] |   0.000|   0.000|    72.59%|   0:00:00.0| 1261.1M|setup_view|       NA| NA                                     |
[05/25 10:04:06    251s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/25 10:04:06    251s] 
[05/25 10:04:06    251s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1261.1M) ***
[05/25 10:04:06    251s] 
[05/25 10:04:06    251s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1261.1M) ***
[05/25 10:04:06    251s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/25 10:04:06    251s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1226.0M
[05/25 10:04:06    251s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1226.0M
[05/25 10:04:06    251s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1226.0M
[05/25 10:04:06    251s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:06    251s] End: GigaOpt Global Optimization
[05/25 10:04:06    251s] *** Timing Is met
[05/25 10:04:06    251s] *** Check timing (0:00:00.0)
[05/25 10:04:06    251s] Deleting Lib Analyzer.
[05/25 10:04:06    251s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:04:06    251s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=1224.0M
[05/25 10:04:06    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=1224.0M
[05/25 10:04:06    251s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1224.0M
[05/25 10:04:06    251s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1224.0M
[05/25 10:04:06    251s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1224.0M
[05/25 10:04:06    251s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.034, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.034, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.0M
[05/25 10:04:07    252s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.0M
[05/25 10:04:07    252s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:04:07    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=1243.1M
[05/25 10:04:07    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:1243.1M
[05/25 10:04:07    252s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:04:07    252s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Starting CMU at level 4, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.045, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.046, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1243.1M
[05/25 10:04:07    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1243.1M
[05/25 10:04:07    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1243.1MB).
[05/25 10:04:07    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.070, MEM:1243.1M
[05/25 10:04:07    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=1243.1M
[05/25 10:04:07    252s] Begin: Area Reclaim Optimization
[05/25 10:04:07    252s] 
[05/25 10:04:07    252s] Creating Lib Analyzer ...
[05/25 10:04:07    252s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:04:07    252s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:04:07    252s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:04:07    252s] 
[05/25 10:04:07    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=1261.1M
[05/25 10:04:07    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=1261.1M
[05/25 10:04:07    252s] Creating Lib Analyzer, finished. 
[05/25 10:04:08    252s] 
[05/25 10:04:08    252s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/25 10:04:08    253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1261.1M
[05/25 10:04:08    253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1261.1M
[05/25 10:04:08    253s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.59
[05/25 10:04:08    253s] +----------+---------+--------+--------+------------+--------+
[05/25 10:04:08    253s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 10:04:08    253s] +----------+---------+--------+--------+------------+--------+
[05/25 10:04:08    253s] |    72.59%|        -|   0.000|   0.000|   0:00:00.0| 1261.1M|
[05/25 10:04:08    253s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:04:08    253s] |    72.59%|        0|   0.000|   0.000|   0:00:00.0| 1261.1M|
[05/25 10:04:09    254s] |    72.57%|        8|   0.000|   0.000|   0:00:01.0| 1299.3M|
[05/25 10:04:09    254s] |    72.57%|        0|   0.000|   0.000|   0:00:00.0| 1299.3M|
[05/25 10:04:21    266s] |    58.78%|     5598|   0.000|   0.000|   0:00:12.0| 1308.8M|
[05/25 10:04:22    267s] |    58.78%|       19|   0.000|   0.000|   0:00:01.0| 1308.8M|
[05/25 10:04:22    267s] |    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1308.8M|
[05/25 10:04:22    267s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:04:22    267s] |    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1308.8M|
[05/25 10:04:22    267s] +----------+---------+--------+--------+------------+--------+
[05/25 10:04:22    267s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.78
[05/25 10:04:22    267s] 
[05/25 10:04:22    267s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 5588 **
[05/25 10:04:22    267s] --------------------------------------------------------------
[05/25 10:04:22    267s] |                                   | Total     | Sequential |
[05/25 10:04:22    267s] --------------------------------------------------------------
[05/25 10:04:22    267s] | Num insts resized                 |    5571  |    4690    |
[05/25 10:04:22    267s] | Num insts undone                  |      29  |       2    |
[05/25 10:04:22    267s] | Num insts Downsized               |    5571  |    4690    |
[05/25 10:04:22    267s] | Num insts Samesized               |       0  |       0    |
[05/25 10:04:22    267s] | Num insts Upsized                 |       0  |       0    |
[05/25 10:04:22    267s] | Num multiple commits+uncommits    |      17  |       -    |
[05/25 10:04:22    267s] --------------------------------------------------------------
[05/25 10:04:22    267s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:15.2) (real = 0:00:15.0) **
[05/25 10:04:22    267s] Executing incremental physical updates
[05/25 10:04:22    267s] Executing incremental physical updates
[05/25 10:04:22    267s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1273.8M
[05/25 10:04:22    267s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1273.8M
[05/25 10:04:22    267s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1273.8M
[05/25 10:04:22    267s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1273.8M
[05/25 10:04:22    267s] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1226.00M, totSessionCpu=0:04:27).
[05/25 10:04:22    267s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.034, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.034, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1226.0M
[05/25 10:04:22    267s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1226.0M
[05/25 10:04:22    267s] **INFO: Flow update: Design is easy to close.
[05/25 10:04:22    267s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 10:04:22    267s] Type 'man IMPSP-9025' for more detail.
[05/25 10:04:22    267s] 
[05/25 10:04:22    267s] *** Start incrementalPlace ***
[05/25 10:04:22    267s] User Input Parameters:
[05/25 10:04:22    267s] - Congestion Driven    : On
[05/25 10:04:22    267s] - Timing Driven        : On
[05/25 10:04:22    267s] - Area-Violation Based : On
[05/25 10:04:22    267s] - Start Rollback Level : -5
[05/25 10:04:22    267s] - Legalized            : On
[05/25 10:04:22    267s] - Window Based         : Off
[05/25 10:04:22    267s] 
[05/25 10:04:22    267s] no activity file in design. spp won't run.
[05/25 10:04:23    267s] Starting Early Global Route congestion estimation: mem = 1226.0M
[05/25 10:04:23    267s] (I)       Reading DB...
[05/25 10:04:23    267s] (I)       Read data from FE... (mem=1226.0M)
[05/25 10:04:23    267s] (I)       Read nodes and places... (mem=1226.0M)
[05/25 10:04:23    267s] (I)       Done Read nodes and places (cpu=0.010s, mem=1229.2M)
[05/25 10:04:23    267s] (I)       Read nets... (mem=1229.2M)
[05/25 10:04:23    268s] (I)       Done Read nets (cpu=0.050s, mem=1232.4M)
[05/25 10:04:23    268s] (I)       Done Read data from FE (cpu=0.060s, mem=1232.4M)
[05/25 10:04:23    268s] (I)       before initializing RouteDB syMemory usage = 1232.4 MB
[05/25 10:04:23    268s] (I)       congestionReportName   : 
[05/25 10:04:23    268s] (I)       layerRangeFor2DCongestion : 
[05/25 10:04:23    268s] (I)       buildTerm2TermWires    : 1
[05/25 10:04:23    268s] (I)       doTrackAssignment      : 1
[05/25 10:04:23    268s] (I)       dumpBookshelfFiles     : 0
[05/25 10:04:23    268s] (I)       numThreads             : 1
[05/25 10:04:23    268s] (I)       bufferingAwareRouting  : false
[05/25 10:04:23    268s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:04:23    268s] (I)       honorPin               : false
[05/25 10:04:23    268s] (I)       honorPinGuide          : true
[05/25 10:04:23    268s] (I)       honorPartition         : false
[05/25 10:04:23    268s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:04:23    268s] (I)       allowPartitionCrossover: false
[05/25 10:04:23    268s] (I)       honorSingleEntry       : true
[05/25 10:04:23    268s] (I)       honorSingleEntryStrong : true
[05/25 10:04:23    268s] (I)       handleViaSpacingRule   : false
[05/25 10:04:23    268s] (I)       handleEolSpacingRule   : false
[05/25 10:04:23    268s] (I)       PDConstraint           : none
[05/25 10:04:23    268s] (I)       expBetterNDRHandling   : false
[05/25 10:04:23    268s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:04:23    268s] (I)       routingEffortLevel     : 3
[05/25 10:04:23    268s] (I)       effortLevel            : standard
[05/25 10:04:23    268s] [NR-eGR] minRouteLayer          : 2
[05/25 10:04:23    268s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:04:23    268s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:04:23    268s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:04:23    268s] (I)       numRowsPerGCell        : 1
[05/25 10:04:23    268s] (I)       speedUpLargeDesign     : 0
[05/25 10:04:23    268s] (I)       multiThreadingTA       : 1
[05/25 10:04:23    268s] (I)       optimizationMode       : false
[05/25 10:04:23    268s] (I)       routeSecondPG          : false
[05/25 10:04:23    268s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:04:23    268s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:04:23    268s] (I)       punchThroughDistance   : 500.00
[05/25 10:04:23    268s] (I)       scenicBound            : 1.15
[05/25 10:04:23    268s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:04:23    268s] (I)       source-to-sink ratio   : 0.00
[05/25 10:04:23    268s] (I)       targetCongestionRatioH : 1.00
[05/25 10:04:23    268s] (I)       targetCongestionRatioV : 1.00
[05/25 10:04:23    268s] (I)       layerCongestionRatio   : 0.70
[05/25 10:04:23    268s] (I)       m1CongestionRatio      : 0.10
[05/25 10:04:23    268s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:04:23    268s] (I)       localRouteEffort       : 1.00
[05/25 10:04:23    268s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:04:23    268s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:04:23    268s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:04:23    268s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:04:23    268s] (I)       routeVias              : 
[05/25 10:04:23    268s] (I)       readTROption           : true
[05/25 10:04:23    268s] (I)       extraSpacingFactor     : 1.00
[05/25 10:04:23    268s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:04:23    268s] (I)       routeSelectedNetsOnly  : false
[05/25 10:04:23    268s] (I)       clkNetUseMaxDemand     : false
[05/25 10:04:23    268s] (I)       extraDemandForClocks   : 0
[05/25 10:04:23    268s] (I)       steinerRemoveLayers    : false
[05/25 10:04:23    268s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:04:23    268s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:04:23    268s] (I)       similarTopologyRoutingFast : false
[05/25 10:04:23    268s] (I)       spanningTreeRefinement : false
[05/25 10:04:23    268s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:04:23    268s] (I)       starting read tracks
[05/25 10:04:23    268s] (I)       build grid graph
[05/25 10:04:23    268s] (I)       build grid graph start
[05/25 10:04:23    268s] [NR-eGR] Metal1 has no routable track
[05/25 10:04:23    268s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:04:23    268s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:04:23    268s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:04:23    268s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:04:23    268s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:04:23    268s] (I)       build grid graph end
[05/25 10:04:23    268s] (I)       merge level 0
[05/25 10:04:23    268s] (I)       numViaLayers=11
[05/25 10:04:23    268s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:04:23    268s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:04:23    268s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:04:23    268s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:04:23    268s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:04:23    268s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:04:23    268s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:04:23    268s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:04:23    268s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:04:23    268s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:04:23    268s] (I)       end build via table
[05/25 10:04:23    268s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:04:23    268s] 
[05/25 10:04:23    268s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:04:23    268s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:04:23    268s] (I)       readDataFromPlaceDB
[05/25 10:04:23    268s] (I)       Read net information..
[05/25 10:04:23    268s] [NR-eGR] Read numTotalNets=14983  numIgnoredNets=0
[05/25 10:04:23    268s] (I)       Read testcase time = 0.010 seconds
[05/25 10:04:23    268s] 
[05/25 10:04:23    268s] (I)       read default dcut vias
[05/25 10:04:23    268s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:04:23    268s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:04:23    268s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:04:23    268s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:04:23    268s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:04:23    268s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:04:23    268s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:04:23    268s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:04:23    268s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:04:23    268s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:04:23    268s] (I)       early_global_route_priority property id does not exist.
[05/25 10:04:23    268s] (I)       build grid graph start
[05/25 10:04:23    268s] (I)       build grid graph end
[05/25 10:04:23    268s] (I)       Model blockage into capacity
[05/25 10:04:23    268s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:04:23    268s] (I)       Modeling time = 0.030 seconds
[05/25 10:04:23    268s] 
[05/25 10:04:23    268s] (I)       Number of ignored nets = 0
[05/25 10:04:23    268s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:04:23    268s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:04:23    268s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:04:23    268s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:04:23    268s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:04:23    268s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1235.0 MB
[05/25 10:04:23    268s] (I)       Ndr track 0 does not exist
[05/25 10:04:23    268s] (I)       Layer1  viaCost=200.00
[05/25 10:04:23    268s] (I)       Layer2  viaCost=200.00
[05/25 10:04:23    268s] (I)       Layer3  viaCost=200.00
[05/25 10:04:23    268s] (I)       Layer4  viaCost=200.00
[05/25 10:04:23    268s] (I)       Layer5  viaCost=200.00
[05/25 10:04:23    268s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:04:23    268s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:04:23    268s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:04:23    268s] (I)       Site width          :   400  (dbu)
[05/25 10:04:23    268s] (I)       Row height          :  3420  (dbu)
[05/25 10:04:23    268s] (I)       GCell width         :  3420  (dbu)
[05/25 10:04:23    268s] (I)       GCell height        :  3420  (dbu)
[05/25 10:04:23    268s] (I)       Grid                :   197   195     6
[05/25 10:04:23    268s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:04:23    268s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:04:23    268s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:04:23    268s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:04:23    268s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:04:23    268s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:04:23    268s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:04:23    268s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:04:23    268s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:04:23    268s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:04:23    268s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:04:23    268s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:04:23    268s] (I)       --------------------------------------------------------
[05/25 10:04:23    268s] 
[05/25 10:04:23    268s] [NR-eGR] ============ Routing rule table ============
[05/25 10:04:23    268s] [NR-eGR] Rule id: 0  Nets: 14983 
[05/25 10:04:23    268s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:04:23    268s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:04:23    268s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:23    268s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:23    268s] [NR-eGR] ========================================
[05/25 10:04:23    268s] [NR-eGR] 
[05/25 10:04:23    268s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:04:23    268s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:04:23    268s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:04:23    268s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:04:23    268s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:04:23    268s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:04:23    268s] (I)       After initializing earlyGlobalRoute syMemory usage = 1236.5 MB
[05/25 10:04:23    268s] (I)       Loading and dumping file time : 0.14 seconds
[05/25 10:04:23    268s] (I)       ============= Initialization =============
[05/25 10:04:23    268s] (I)       totalPins=63997  totalGlobalPin=62838 (98.19%)
[05/25 10:04:23    268s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:04:23    268s] [NR-eGR] Layer group 1: route 14983 net(s) in layer range [2, 6]
[05/25 10:04:23    268s] (I)       ============  Phase 1a Route ============
[05/25 10:04:23    268s] (I)       Phase 1a runs 0.09 seconds
[05/25 10:04:23    268s] (I)       Usage: 178953 = (93392 H, 85561 V) = (13.56% H, 8.83% V) = (1.597e+05um H, 1.463e+05um V)
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] (I)       ============  Phase 1b Route ============
[05/25 10:04:23    268s] (I)       Usage: 178953 = (93392 H, 85561 V) = (13.56% H, 8.83% V) = (1.597e+05um H, 1.463e+05um V)
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.060096e+05um
[05/25 10:04:23    268s] (I)       ============  Phase 1c Route ============
[05/25 10:04:23    268s] (I)       Usage: 178953 = (93392 H, 85561 V) = (13.56% H, 8.83% V) = (1.597e+05um H, 1.463e+05um V)
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] (I)       ============  Phase 1d Route ============
[05/25 10:04:23    268s] (I)       Usage: 178953 = (93392 H, 85561 V) = (13.56% H, 8.83% V) = (1.597e+05um H, 1.463e+05um V)
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] (I)       ============  Phase 1e Route ============
[05/25 10:04:23    268s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:04:23    268s] (I)       Usage: 178953 = (93392 H, 85561 V) = (13.56% H, 8.83% V) = (1.597e+05um H, 1.463e+05um V)
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.060096e+05um
[05/25 10:04:23    268s] [NR-eGR] 
[05/25 10:04:23    268s] (I)       ============  Phase 1l Route ============
[05/25 10:04:23    268s] (I)       Phase 1l runs 0.08 seconds
[05/25 10:04:23    268s] (I)       
[05/25 10:04:23    268s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:04:23    268s] [NR-eGR]                        OverCon            
[05/25 10:04:23    268s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:04:23    268s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:04:23    268s] [NR-eGR] ----------------------------------------------
[05/25 10:04:23    268s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[05/25 10:04:23    268s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR] ----------------------------------------------
[05/25 10:04:23    268s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/25 10:04:23    268s] [NR-eGR] 
[05/25 10:04:23    268s] (I)       Total Global Routing Runtime: 0.29 seconds
[05/25 10:04:23    268s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:04:23    268s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:04:23    268s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:04:23    268s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1236.5M
[05/25 10:04:23    268s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:23    268s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:04:23    268s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:23    268s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:04:23    268s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:23    268s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:04:23    268s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:04:23    268s] 
[05/25 10:04:23    268s] === incrementalPlace Internal Loop 1 ===
[05/25 10:04:23    268s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/25 10:04:23    268s] OPERPROF: Starting InitPlacementData at level 1, MEM:1236.5M
[05/25 10:04:23    268s] #spOpts: N=45 minPadR=1.1 
[05/25 10:04:23    268s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.000, REAL:0.004, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.000, REAL:0.007, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.002, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.050, REAL:0.052, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.100, REAL:0.101, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.101, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Starting post-place ADS at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.004, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.010, REAL:0.006, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.002, MEM:1236.5M
[05/25 10:04:23    268s] ADSU 0.588 -> 0.588
[05/25 10:04:23    268s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.080, REAL:0.072, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.200, REAL:0.197, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.006, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1236.5M
[05/25 10:04:23    268s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.007, MEM:1236.5M
[05/25 10:04:24    268s] 0 delay mode for cte enabled initNetWt.
[05/25 10:04:24    268s] no activity file in design. spp won't run.
[05/25 10:04:24    268s] [spp] 0
[05/25 10:04:24    268s] [adp] 0:1:0:1
[05/25 10:04:24    268s] 0 delay mode for cte disabled initNetWt.
[05/25 10:04:24    268s] SP #FI/SF FL/PI 0/0 14907/0
[05/25 10:04:24    268s] PP off. flexM 0
[05/25 10:04:24    268s] OPERPROF: Starting CDPad at level 1, MEM:1222.1M
[05/25 10:04:24    268s] 3DP is on.
[05/25 10:04:24    268s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/25 10:04:24    268s] design sh 0.152.
[05/25 10:04:25    270s] CDPadU 0.799 -> 0.654
[05/25 10:04:25    270s] OPERPROF: Finished CDPad at level 1, CPU:1.370, REAL:1.401, MEM:1222.1M
[05/25 10:04:25    270s] no activity file in design. spp won't run.
[05/25 10:04:26    271s] Clock Slew Asserted: No.
[05/25 10:04:27    271s] 0 delay mode for cte enabled.
[05/25 10:04:27    271s] #################################################################################
[05/25 10:04:27    271s] # Design Stage: PreRoute
[05/25 10:04:27    271s] # Design Name: microcontroller_interface_8_8
[05/25 10:04:27    271s] # Design Mode: 45nm
[05/25 10:04:27    271s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:04:27    271s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:04:27    271s] # Signoff Settings: SI Off 
[05/25 10:04:27    271s] #################################################################################
[05/25 10:04:27    272s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:04:27    272s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1224.6M) ***
[05/25 10:04:28    272s] no activity file in design. spp won't run.
[05/25 10:04:29    274s] SKP inited!
[05/25 10:04:29    274s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:29    274s] no activity file in design. spp won't run.
[05/25 10:04:29    274s] 
[05/25 10:04:29    274s] AB Est...
[05/25 10:04:29    274s] Iteration  4: Skipped, with CDP Off
[05/25 10:04:29    274s] 
[05/25 10:04:29    274s] AB Est...
[05/25 10:04:30    274s] Iteration  5: Skipped, with CDP Off
[05/25 10:04:30    274s] 
[05/25 10:04:30    274s] AB Est...
[05/25 10:04:30    274s] Iteration  6: Skipped, with CDP Off
[05/25 10:04:30    275s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/25 10:04:30    275s] No instances found in the vector
[05/25 10:04:30    275s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1275.3M, DRC: 0)
[05/25 10:04:30    275s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:32    277s] Iteration  7: Total net bbox = 1.828e+05 (9.30e+04 8.97e+04)
[05/25 10:04:32    277s]               Est.  stn bbox = 2.639e+05 (1.31e+05 1.33e+05)
[05/25 10:04:32    277s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1302.0M
[05/25 10:04:32    277s] no activity file in design. spp won't run.
[05/25 10:04:32    277s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:32    277s] no activity file in design. spp won't run.
[05/25 10:04:33    277s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/25 10:04:33    277s] No instances found in the vector
[05/25 10:04:33    277s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1306.0M, DRC: 0)
[05/25 10:04:33    277s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:36    281s] Iteration  8: Total net bbox = 1.779e+05 (9.04e+04 8.74e+04)
[05/25 10:04:36    281s]               Est.  stn bbox = 2.555e+05 (1.27e+05 1.29e+05)
[05/25 10:04:36    281s]               cpu = 0:00:03.8 real = 0:00:03.0 mem = 1306.0M
[05/25 10:04:36    281s] no activity file in design. spp won't run.
[05/25 10:04:36    281s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:36    281s] no activity file in design. spp won't run.
[05/25 10:04:37    281s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 10:04:37    281s] No instances found in the vector
[05/25 10:04:37    281s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1313.6M, DRC: 0)
[05/25 10:04:37    281s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:46    291s] Iteration  9: Total net bbox = 1.813e+05 (9.19e+04 8.94e+04)
[05/25 10:04:46    291s]               Est.  stn bbox = 2.591e+05 (1.28e+05 1.31e+05)
[05/25 10:04:46    291s]               cpu = 0:00:09.4 real = 0:00:09.0 mem = 1314.6M
[05/25 10:04:46    291s] Starting Early Global Route rough congestion estimation: mem = 1314.6M
[05/25 10:04:46    291s] (I)       Reading DB...
[05/25 10:04:46    291s] (I)       Read data from FE... (mem=1314.6M)
[05/25 10:04:46    291s] (I)       Read nodes and places... (mem=1314.6M)
[05/25 10:04:46    291s] (I)       Done Read nodes and places (cpu=0.020s, mem=1314.6M)
[05/25 10:04:46    291s] (I)       Read nets... (mem=1314.6M)
[05/25 10:04:46    291s] (I)       Done Read nets (cpu=0.060s, mem=1314.6M)
[05/25 10:04:46    291s] (I)       Done Read data from FE (cpu=0.080s, mem=1314.6M)
[05/25 10:04:46    291s] (I)       before initializing RouteDB syMemory usage = 1314.6 MB
[05/25 10:04:46    291s] (I)       congestionReportName   : 
[05/25 10:04:46    291s] (I)       layerRangeFor2DCongestion : 
[05/25 10:04:46    291s] (I)       buildTerm2TermWires    : 1
[05/25 10:04:46    291s] (I)       doTrackAssignment      : 1
[05/25 10:04:46    291s] (I)       dumpBookshelfFiles     : 0
[05/25 10:04:46    291s] (I)       numThreads             : 1
[05/25 10:04:46    291s] (I)       bufferingAwareRouting  : false
[05/25 10:04:46    291s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:04:46    291s] (I)       honorPin               : false
[05/25 10:04:46    291s] (I)       honorPinGuide          : true
[05/25 10:04:46    291s] (I)       honorPartition         : false
[05/25 10:04:46    291s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:04:46    291s] (I)       allowPartitionCrossover: false
[05/25 10:04:46    291s] (I)       honorSingleEntry       : true
[05/25 10:04:46    291s] (I)       honorSingleEntryStrong : true
[05/25 10:04:46    291s] (I)       handleViaSpacingRule   : false
[05/25 10:04:46    291s] (I)       handleEolSpacingRule   : false
[05/25 10:04:46    291s] (I)       PDConstraint           : none
[05/25 10:04:46    291s] (I)       expBetterNDRHandling   : false
[05/25 10:04:46    291s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:04:46    291s] (I)       routingEffortLevel     : 3
[05/25 10:04:46    291s] (I)       effortLevel            : standard
[05/25 10:04:46    291s] [NR-eGR] minRouteLayer          : 2
[05/25 10:04:46    291s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:04:46    291s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:04:46    291s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:04:46    291s] (I)       numRowsPerGCell        : 1
[05/25 10:04:46    291s] (I)       speedUpLargeDesign     : 0
[05/25 10:04:46    291s] (I)       multiThreadingTA       : 1
[05/25 10:04:46    291s] (I)       optimizationMode       : false
[05/25 10:04:46    291s] (I)       routeSecondPG          : false
[05/25 10:04:46    291s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:04:46    291s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:04:46    291s] (I)       punchThroughDistance   : 500.00
[05/25 10:04:46    291s] (I)       scenicBound            : 1.15
[05/25 10:04:46    291s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:04:46    291s] (I)       source-to-sink ratio   : 0.00
[05/25 10:04:46    291s] (I)       targetCongestionRatioH : 1.00
[05/25 10:04:46    291s] (I)       targetCongestionRatioV : 1.00
[05/25 10:04:46    291s] (I)       layerCongestionRatio   : 0.70
[05/25 10:04:46    291s] (I)       m1CongestionRatio      : 0.10
[05/25 10:04:46    291s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:04:46    291s] (I)       localRouteEffort       : 1.00
[05/25 10:04:46    291s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:04:46    291s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:04:46    291s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:04:46    291s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:04:46    291s] (I)       routeVias              : 
[05/25 10:04:46    291s] (I)       readTROption           : true
[05/25 10:04:46    291s] (I)       extraSpacingFactor     : 1.00
[05/25 10:04:46    291s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:04:46    291s] (I)       routeSelectedNetsOnly  : false
[05/25 10:04:46    291s] (I)       clkNetUseMaxDemand     : false
[05/25 10:04:46    291s] (I)       extraDemandForClocks   : 0
[05/25 10:04:46    291s] (I)       steinerRemoveLayers    : false
[05/25 10:04:46    291s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:04:46    291s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:04:46    291s] (I)       similarTopologyRoutingFast : false
[05/25 10:04:46    291s] (I)       spanningTreeRefinement : false
[05/25 10:04:46    291s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:04:46    291s] (I)       starting read tracks
[05/25 10:04:46    291s] (I)       build grid graph
[05/25 10:04:46    291s] (I)       build grid graph start
[05/25 10:04:46    291s] [NR-eGR] Metal1 has no routable track
[05/25 10:04:46    291s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:04:46    291s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:04:46    291s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:04:46    291s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:04:46    291s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:04:46    291s] (I)       build grid graph end
[05/25 10:04:46    291s] (I)       merge level 0
[05/25 10:04:46    291s] (I)       numViaLayers=11
[05/25 10:04:46    291s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:04:46    291s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:04:46    291s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:04:46    291s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:04:46    291s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:04:46    291s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:04:46    291s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:04:46    291s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:04:46    291s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:04:46    291s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:04:46    291s] (I)       end build via table
[05/25 10:04:46    291s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:04:46    291s] 
[05/25 10:04:46    291s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:04:46    291s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:04:46    291s] (I)       readDataFromPlaceDB
[05/25 10:04:46    291s] (I)       Read net information..
[05/25 10:04:46    291s] [NR-eGR] Read numTotalNets=14983  numIgnoredNets=0
[05/25 10:04:46    291s] (I)       Read testcase time = 0.010 seconds
[05/25 10:04:46    291s] 
[05/25 10:04:46    291s] (I)       read default dcut vias
[05/25 10:04:46    291s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:04:46    291s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:04:46    291s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:04:46    291s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:04:46    291s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:04:46    291s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:04:46    291s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:04:46    291s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:04:46    291s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:04:46    291s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:04:46    291s] (I)       early_global_route_priority property id does not exist.
[05/25 10:04:46    291s] (I)       build grid graph start
[05/25 10:04:46    291s] (I)       build grid graph end
[05/25 10:04:46    291s] (I)       Model blockage into capacity
[05/25 10:04:46    291s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:04:46    291s] (I)       Modeling time = 0.010 seconds
[05/25 10:04:46    291s] 
[05/25 10:04:46    291s] (I)       Number of ignored nets = 0
[05/25 10:04:46    291s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:04:46    291s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:04:46    291s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:04:46    291s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:04:46    291s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:04:46    291s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1319.1 MB
[05/25 10:04:46    291s] (I)       Ndr track 0 does not exist
[05/25 10:04:46    291s] (I)       Layer1  viaCost=200.00
[05/25 10:04:46    291s] (I)       Layer2  viaCost=200.00
[05/25 10:04:46    291s] (I)       Layer3  viaCost=200.00
[05/25 10:04:46    291s] (I)       Layer4  viaCost=200.00
[05/25 10:04:46    291s] (I)       Layer5  viaCost=200.00
[05/25 10:04:46    291s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:04:46    291s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:04:46    291s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:04:46    291s] (I)       Site width          :   400  (dbu)
[05/25 10:04:46    291s] (I)       Row height          :  3420  (dbu)
[05/25 10:04:46    291s] (I)       GCell width         :  3420  (dbu)
[05/25 10:04:46    291s] (I)       GCell height        :  3420  (dbu)
[05/25 10:04:46    291s] (I)       Grid                :   197   195     6
[05/25 10:04:46    291s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:04:46    291s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:04:46    291s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:04:46    291s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:04:46    291s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:04:46    291s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:04:46    291s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:04:46    291s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:04:46    291s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:04:46    291s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:04:46    291s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:04:46    291s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:04:46    291s] (I)       --------------------------------------------------------
[05/25 10:04:46    291s] 
[05/25 10:04:46    291s] [NR-eGR] ============ Routing rule table ============
[05/25 10:04:46    291s] [NR-eGR] Rule id: 0  Nets: 14983 
[05/25 10:04:46    291s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:04:46    291s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:04:46    291s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:46    291s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:46    291s] [NR-eGR] ========================================
[05/25 10:04:46    291s] [NR-eGR] 
[05/25 10:04:46    291s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:04:46    291s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:04:46    291s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:04:46    291s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:04:46    291s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:04:46    291s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:04:46    291s] (I)       After initializing earlyGlobalRoute syMemory usage = 1321.7 MB
[05/25 10:04:46    291s] (I)       Loading and dumping file time : 0.13 seconds
[05/25 10:04:46    291s] (I)       ============= Initialization =============
[05/25 10:04:46    291s] (I)       numLocalWires=6191  numGlobalNetBranches=2277  numLocalNetBranches=821
[05/25 10:04:46    291s] (I)       totalPins=63997  totalGlobalPin=60101 (93.91%)
[05/25 10:04:46    291s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:04:46    291s] (I)       ============  Phase 1a Route ============
[05/25 10:04:46    291s] (I)       Phase 1a runs 0.04 seconds
[05/25 10:04:46    291s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 10:04:46    291s] (I)       Usage: 152257 = (80250 H, 72007 V) = (11.65% H, 7.43% V) = (1.372e+05um H, 1.231e+05um V)
[05/25 10:04:46    291s] (I)       
[05/25 10:04:46    291s] (I)       ============  Phase 1b Route ============
[05/25 10:04:46    291s] (I)       Usage: 152257 = (80250 H, 72007 V) = (11.65% H, 7.43% V) = (1.372e+05um H, 1.231e+05um V)
[05/25 10:04:46    291s] (I)       
[05/25 10:04:46    291s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/25 10:04:46    291s] 
[05/25 10:04:46    291s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:04:46    291s] Finished Early Global Route rough congestion estimation: mem = 1324.7M
[05/25 10:04:46    291s] earlyGlobalRoute rough estimation gcell size 1 row height
[05/25 10:04:46    291s] OPERPROF: Starting CDPad at level 1, MEM:1324.7M
[05/25 10:04:47    292s] CDPadU 0.653 -> 0.654
[05/25 10:04:47    292s] OPERPROF: Finished CDPad at level 1, CPU:0.790, REAL:0.782, MEM:1324.7M
[05/25 10:04:47    292s] no activity file in design. spp won't run.
[05/25 10:04:47    292s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:47    292s] no activity file in design. spp won't run.
[05/25 10:04:47    292s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 10:04:47    292s] No instances found in the vector
[05/25 10:04:47    292s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3M, DRC: 0)
[05/25 10:04:47    292s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:48    292s] no activity file in design. spp won't run.
[05/25 10:04:48    292s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:48    292s] no activity file in design. spp won't run.
[05/25 10:04:48    293s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 10:04:48    293s] No instances found in the vector
[05/25 10:04:48    293s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1338.3M, DRC: 0)
[05/25 10:04:48    293s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:51    295s] Iteration 10: Total net bbox = 1.931e+05 (9.64e+04 9.67e+04)
[05/25 10:04:51    295s]               Est.  stn bbox = 2.698e+05 (1.32e+05 1.38e+05)
[05/25 10:04:51    295s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1339.3M
[05/25 10:04:51    295s] no activity file in design. spp won't run.
[05/25 10:04:51    295s] NP #FI/FS/SF FL/PI: 0/0/0 14907/0
[05/25 10:04:51    295s] no activity file in design. spp won't run.
[05/25 10:04:51    295s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 10:04:51    295s] No instances found in the vector
[05/25 10:04:51    295s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1343.3M, DRC: 0)
[05/25 10:04:51    295s] 0 (out of 0) MH cells were successfully legalized.
[05/25 10:04:54    299s] Iteration 11: Total net bbox = 1.991e+05 (1.00e+05 9.91e+04)
[05/25 10:04:54    299s]               Est.  stn bbox = 2.765e+05 (1.36e+05 1.41e+05)
[05/25 10:04:54    299s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1343.3M
[05/25 10:04:54    299s] no activity file in design. spp won't run.
[05/25 10:04:54    299s] 0 delay mode for cte disabled.
[05/25 10:04:54    299s] *** Free Virtual Timing Model ...(mem=1343.3M)
[05/25 10:04:54    299s] SKP cleared!
[05/25 10:04:54    299s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] 
[05/25 10:04:54    299s] CongRepair sets shifter mode to gplace
[05/25 10:04:54    299s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1311.3M
[05/25 10:04:54    299s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:04:54    299s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:1311.3M
[05/25 10:04:54    299s] Core basic site is CoreSite
[05/25 10:04:54    299s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:1311.3M
[05/25 10:04:54    299s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:04:54    299s] SiteArray: use 1,091,496 bytes
[05/25 10:04:54    299s] SiteArray: current memory after site array memory allocatiion 1311.3M
[05/25 10:04:54    299s] SiteArray: FP blocked sites are writable
[05/25 10:04:54    299s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.010, REAL:0.007, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.010, REAL:0.010, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:1311.3M
[05/25 10:04:54    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:04:54    299s] Mark StBox On SiteArr starts
[05/25 10:04:54    299s] Mark StBox On SiteArr ends
[05/25 10:04:54    299s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.000, REAL:0.001, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.000, REAL:0.001, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.001, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.050, REAL:0.055, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Starting CMU at level 6, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:           Finished CMU at level 6, CPU:0.000, REAL:0.002, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.070, REAL:0.073, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.070, REAL:0.073, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:54    299s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1311.3MB).
[05/25 10:04:54    299s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.106, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.106, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:   Starting RefinePlace at level 2, MEM:1311.3M
[05/25 10:04:54    299s] *** Starting refinePlace (0:04:59 mem=1311.3M) ***
[05/25 10:04:54    299s] Total net bbox length = 2.065e+05 (1.068e+05 9.965e+04) (ext = 4.525e+03)
[05/25 10:04:54    299s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:04:54    299s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1311.3M
[05/25 10:04:54    299s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1311.3M
[05/25 10:04:54    299s] Starting refinePlace ...
[05/25 10:04:55    300s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 10:04:55    300s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1311.3MB) @(0:05:00 - 0:05:00).
[05/25 10:04:55    300s] Move report: preRPlace moves 14907 insts, mean move: 0.49 um, max move: 2.38 um
[05/25 10:04:55    300s] 	Max move on inst (U14987): (237.86, 156.15) --> (236.40, 155.23)
[05/25 10:04:55    300s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
[05/25 10:04:55    300s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 10:04:55    300s] Placement tweakage begins.
[05/25 10:04:55    300s] wire length = 2.836e+05
[05/25 10:04:58    302s] wire length = 2.821e+05
[05/25 10:04:58    302s] Placement tweakage ends.
[05/25 10:04:58    302s] Move report: tweak moves 2614 insts, mean move: 2.09 um, max move: 15.80 um
[05/25 10:04:58    302s] 	Max move on inst (FE_OFC797_n6891): (235.80, 225.34) --> (220.00, 225.34)
[05/25 10:04:58    302s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.7, real=0:00:03.0, mem=1311.3MB) @(0:05:00 - 0:05:03).
[05/25 10:04:58    302s] 
[05/25 10:04:58    302s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:04:58    303s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:04:58    303s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1311.3MB) @(0:05:03 - 0:05:03).
[05/25 10:04:58    303s] Move report: Detail placement moves 14907 insts, mean move: 0.84 um, max move: 16.53 um
[05/25 10:04:58    303s] 	Max move on inst (FE_OFC797_n6891): (235.75, 224.56) --> (220.00, 225.34)
[05/25 10:04:58    303s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1311.3MB
[05/25 10:04:58    303s] Statistics of distance of Instance movement in refine placement:
[05/25 10:04:58    303s]   maximum (X+Y) =        16.53 um
[05/25 10:04:58    303s]   inst (FE_OFC797_n6891) with max move: (235.748, 224.561) -> (220, 225.34)
[05/25 10:04:58    303s]   mean    (X+Y) =         0.84 um
[05/25 10:04:58    303s] Summary Report:
[05/25 10:04:58    303s] Instances move: 14907 (out of 14907 movable)
[05/25 10:04:58    303s] Instances flipped: 0
[05/25 10:04:58    303s] Mean displacement: 0.84 um
[05/25 10:04:58    303s] Max displacement: 16.53 um (Instance: FE_OFC797_n6891) (235.748, 224.561) -> (220, 225.34)
[05/25 10:04:58    303s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
[05/25 10:04:58    303s] Total instances moved : 14907
[05/25 10:04:58    303s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.660, REAL:3.663, MEM:1311.3M
[05/25 10:04:58    303s] Total net bbox length = 2.068e+05 (1.063e+05 1.005e+05) (ext = 4.532e+03)
[05/25 10:04:58    303s] Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1311.3MB
[05/25 10:04:58    303s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:04.0, mem=1311.3MB) @(0:04:59 - 0:05:03).
[05/25 10:04:58    303s] *** Finished refinePlace (0:05:03 mem=1311.3M) ***
[05/25 10:04:58    303s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.750, REAL:3.750, MEM:1311.3M
[05/25 10:04:58    303s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1311.3M
[05/25 10:04:58    303s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.002, MEM:1311.3M
[05/25 10:04:58    303s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1311.3M
[05/25 10:04:58    303s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1311.3M
[05/25 10:04:58    303s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.910, REAL:3.914, MEM:1311.3M
[05/25 10:04:58    303s] Starting Early Global Route congestion estimation: mem = 1311.3M
[05/25 10:04:58    303s] (I)       Reading DB...
[05/25 10:04:58    303s] (I)       Read data from FE... (mem=1311.3M)
[05/25 10:04:58    303s] (I)       Read nodes and places... (mem=1311.3M)
[05/25 10:04:58    303s] (I)       Done Read nodes and places (cpu=0.020s, mem=1311.3M)
[05/25 10:04:58    303s] (I)       Read nets... (mem=1311.3M)
[05/25 10:04:58    303s] (I)       Done Read nets (cpu=0.070s, mem=1311.3M)
[05/25 10:04:58    303s] (I)       Done Read data from FE (cpu=0.090s, mem=1311.3M)
[05/25 10:04:58    303s] (I)       before initializing RouteDB syMemory usage = 1311.3 MB
[05/25 10:04:58    303s] (I)       congestionReportName   : 
[05/25 10:04:58    303s] (I)       layerRangeFor2DCongestion : 
[05/25 10:04:58    303s] (I)       buildTerm2TermWires    : 1
[05/25 10:04:58    303s] (I)       doTrackAssignment      : 1
[05/25 10:04:58    303s] (I)       dumpBookshelfFiles     : 0
[05/25 10:04:58    303s] (I)       numThreads             : 1
[05/25 10:04:58    303s] (I)       bufferingAwareRouting  : false
[05/25 10:04:58    303s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:04:58    303s] (I)       honorPin               : false
[05/25 10:04:58    303s] (I)       honorPinGuide          : true
[05/25 10:04:58    303s] (I)       honorPartition         : false
[05/25 10:04:58    303s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:04:58    303s] (I)       allowPartitionCrossover: false
[05/25 10:04:58    303s] (I)       honorSingleEntry       : true
[05/25 10:04:58    303s] (I)       honorSingleEntryStrong : true
[05/25 10:04:58    303s] (I)       handleViaSpacingRule   : false
[05/25 10:04:58    303s] (I)       handleEolSpacingRule   : false
[05/25 10:04:58    303s] (I)       PDConstraint           : none
[05/25 10:04:58    303s] (I)       expBetterNDRHandling   : false
[05/25 10:04:58    303s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:04:58    303s] (I)       routingEffortLevel     : 3
[05/25 10:04:58    303s] (I)       effortLevel            : standard
[05/25 10:04:58    303s] [NR-eGR] minRouteLayer          : 2
[05/25 10:04:58    303s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:04:58    303s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:04:58    303s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:04:58    303s] (I)       numRowsPerGCell        : 1
[05/25 10:04:58    303s] (I)       speedUpLargeDesign     : 0
[05/25 10:04:58    303s] (I)       multiThreadingTA       : 1
[05/25 10:04:58    303s] (I)       optimizationMode       : false
[05/25 10:04:58    303s] (I)       routeSecondPG          : false
[05/25 10:04:58    303s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:04:58    303s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:04:58    303s] (I)       punchThroughDistance   : 500.00
[05/25 10:04:58    303s] (I)       scenicBound            : 1.15
[05/25 10:04:58    303s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:04:58    303s] (I)       source-to-sink ratio   : 0.00
[05/25 10:04:58    303s] (I)       targetCongestionRatioH : 1.00
[05/25 10:04:58    303s] (I)       targetCongestionRatioV : 1.00
[05/25 10:04:58    303s] (I)       layerCongestionRatio   : 0.70
[05/25 10:04:58    303s] (I)       m1CongestionRatio      : 0.10
[05/25 10:04:58    303s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:04:58    303s] (I)       localRouteEffort       : 1.00
[05/25 10:04:58    303s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:04:58    303s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:04:58    303s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:04:58    303s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:04:58    303s] (I)       routeVias              : 
[05/25 10:04:58    303s] (I)       readTROption           : true
[05/25 10:04:58    303s] (I)       extraSpacingFactor     : 1.00
[05/25 10:04:58    303s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:04:58    303s] (I)       routeSelectedNetsOnly  : false
[05/25 10:04:58    303s] (I)       clkNetUseMaxDemand     : false
[05/25 10:04:58    303s] (I)       extraDemandForClocks   : 0
[05/25 10:04:58    303s] (I)       steinerRemoveLayers    : false
[05/25 10:04:58    303s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:04:58    303s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:04:58    303s] (I)       similarTopologyRoutingFast : false
[05/25 10:04:58    303s] (I)       spanningTreeRefinement : false
[05/25 10:04:58    303s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:04:58    303s] (I)       starting read tracks
[05/25 10:04:58    303s] (I)       build grid graph
[05/25 10:04:58    303s] (I)       build grid graph start
[05/25 10:04:58    303s] [NR-eGR] Metal1 has no routable track
[05/25 10:04:58    303s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:04:58    303s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:04:58    303s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:04:58    303s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:04:58    303s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:04:58    303s] (I)       build grid graph end
[05/25 10:04:58    303s] (I)       merge level 0
[05/25 10:04:58    303s] (I)       numViaLayers=11
[05/25 10:04:58    303s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:04:58    303s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:04:58    303s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:04:58    303s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:04:58    303s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:04:58    303s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:04:58    303s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:04:58    303s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:04:58    303s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:04:58    303s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:04:58    303s] (I)       end build via table
[05/25 10:04:58    303s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:04:58    303s] 
[05/25 10:04:58    303s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:04:58    303s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:04:58    303s] (I)       readDataFromPlaceDB
[05/25 10:04:58    303s] (I)       Read net information..
[05/25 10:04:58    303s] [NR-eGR] Read numTotalNets=14983  numIgnoredNets=0
[05/25 10:04:58    303s] (I)       Read testcase time = 0.010 seconds
[05/25 10:04:58    303s] 
[05/25 10:04:58    303s] (I)       read default dcut vias
[05/25 10:04:58    303s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:04:58    303s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:04:58    303s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:04:58    303s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:04:58    303s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:04:58    303s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:04:58    303s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:04:58    303s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:04:58    303s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:04:58    303s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:04:58    303s] (I)       early_global_route_priority property id does not exist.
[05/25 10:04:58    303s] (I)       build grid graph start
[05/25 10:04:58    303s] (I)       build grid graph end
[05/25 10:04:58    303s] (I)       Model blockage into capacity
[05/25 10:04:58    303s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:04:58    303s] (I)       Modeling time = 0.030 seconds
[05/25 10:04:58    303s] 
[05/25 10:04:58    303s] (I)       Number of ignored nets = 0
[05/25 10:04:58    303s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:04:58    303s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:04:58    303s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:04:58    303s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:04:58    303s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:04:58    303s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1311.3 MB
[05/25 10:04:58    303s] (I)       Ndr track 0 does not exist
[05/25 10:04:58    303s] (I)       Layer1  viaCost=200.00
[05/25 10:04:58    303s] (I)       Layer2  viaCost=200.00
[05/25 10:04:58    303s] (I)       Layer3  viaCost=200.00
[05/25 10:04:58    303s] (I)       Layer4  viaCost=200.00
[05/25 10:04:58    303s] (I)       Layer5  viaCost=200.00
[05/25 10:04:58    303s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:04:58    303s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:04:58    303s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:04:58    303s] (I)       Site width          :   400  (dbu)
[05/25 10:04:58    303s] (I)       Row height          :  3420  (dbu)
[05/25 10:04:58    303s] (I)       GCell width         :  3420  (dbu)
[05/25 10:04:58    303s] (I)       GCell height        :  3420  (dbu)
[05/25 10:04:58    303s] (I)       Grid                :   197   195     6
[05/25 10:04:58    303s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:04:58    303s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:04:58    303s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:04:58    303s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:04:58    303s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:04:58    303s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:04:58    303s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:04:58    303s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:04:58    303s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:04:58    303s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:04:58    303s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:04:58    303s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:04:58    303s] (I)       --------------------------------------------------------
[05/25 10:04:58    303s] 
[05/25 10:04:58    303s] [NR-eGR] ============ Routing rule table ============
[05/25 10:04:58    303s] [NR-eGR] Rule id: 0  Nets: 14983 
[05/25 10:04:58    303s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:04:58    303s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:04:58    303s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:58    303s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:04:58    303s] [NR-eGR] ========================================
[05/25 10:04:58    303s] [NR-eGR] 
[05/25 10:04:58    303s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:04:58    303s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:04:58    303s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:04:58    303s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:04:58    303s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:04:58    303s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:04:58    303s] (I)       After initializing earlyGlobalRoute syMemory usage = 1311.3 MB
[05/25 10:04:58    303s] (I)       Loading and dumping file time : 0.18 seconds
[05/25 10:04:58    303s] (I)       ============= Initialization =============
[05/25 10:04:58    303s] (I)       totalPins=63997  totalGlobalPin=63186 (98.73%)
[05/25 10:04:58    303s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:04:58    303s] [NR-eGR] Layer group 1: route 14983 net(s) in layer range [2, 6]
[05/25 10:04:58    303s] (I)       ============  Phase 1a Route ============
[05/25 10:04:58    303s] (I)       Phase 1a runs 0.07 seconds
[05/25 10:04:58    303s] (I)       Usage: 158549 = (81885 H, 76664 V) = (11.89% H, 7.91% V) = (1.400e+05um H, 1.311e+05um V)
[05/25 10:04:58    303s] (I)       
[05/25 10:04:58    303s] (I)       ============  Phase 1b Route ============
[05/25 10:04:58    303s] (I)       Usage: 158549 = (81885 H, 76664 V) = (11.89% H, 7.91% V) = (1.400e+05um H, 1.311e+05um V)
[05/25 10:04:58    303s] (I)       
[05/25 10:04:58    303s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.711188e+05um
[05/25 10:04:58    303s] (I)       ============  Phase 1c Route ============
[05/25 10:04:58    303s] (I)       Usage: 158549 = (81885 H, 76664 V) = (11.89% H, 7.91% V) = (1.400e+05um H, 1.311e+05um V)
[05/25 10:04:58    303s] (I)       
[05/25 10:04:58    303s] (I)       ============  Phase 1d Route ============
[05/25 10:04:58    303s] (I)       Usage: 158549 = (81885 H, 76664 V) = (11.89% H, 7.91% V) = (1.400e+05um H, 1.311e+05um V)
[05/25 10:04:58    303s] (I)       
[05/25 10:04:58    303s] (I)       ============  Phase 1e Route ============
[05/25 10:04:58    303s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:04:58    303s] (I)       Usage: 158549 = (81885 H, 76664 V) = (11.89% H, 7.91% V) = (1.400e+05um H, 1.311e+05um V)
[05/25 10:04:58    303s] (I)       
[05/25 10:04:58    303s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.711188e+05um
[05/25 10:04:58    303s] [NR-eGR] 
[05/25 10:04:58    303s] (I)       ============  Phase 1l Route ============
[05/25 10:04:59    303s] (I)       Phase 1l runs 0.07 seconds
[05/25 10:04:59    303s] (I)       
[05/25 10:04:59    303s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:04:59    303s] [NR-eGR]                        OverCon            
[05/25 10:04:59    303s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:04:59    303s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:04:59    303s] [NR-eGR] ----------------------------------------------
[05/25 10:04:59    303s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR]  Metal2  (2)         6( 0.02%)   ( 0.02%) 
[05/25 10:04:59    303s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR] ----------------------------------------------
[05/25 10:04:59    303s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/25 10:04:59    303s] [NR-eGR] 
[05/25 10:04:59    303s] (I)       Total Global Routing Runtime: 0.27 seconds
[05/25 10:04:59    303s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:04:59    303s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:04:59    303s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:04:59    303s] Early Global Route congestion estimation runtime: 0.47 seconds, mem = 1311.3M
[05/25 10:04:59    303s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:59    303s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:04:59    303s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:59    303s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:04:59    303s] [hotspot] +------------+---------------+---------------+
[05/25 10:04:59    303s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:04:59    303s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:04:59    303s] 
[05/25 10:04:59    303s] === incrementalPlace Internal Loop 2 ===
[05/25 10:04:59    303s] Starting Early Global Route wiring: mem = 1311.3M
[05/25 10:04:59    303s] (I)       ============= track Assignment ============
[05/25 10:04:59    303s] (I)       extract Global 3D Wires
[05/25 10:04:59    303s] (I)       Extract Global WL : time=0.01
[05/25 10:04:59    303s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:04:59    303s] (I)       Initialization real time=0.00 seconds
[05/25 10:04:59    303s] (I)       Run Multi-thread track assignment
[05/25 10:04:59    304s] (I)       Kernel real time=0.46 seconds
[05/25 10:04:59    304s] (I)       End Greedy Track Assignment
[05/25 10:04:59    304s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:04:59    304s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 63951
[05/25 10:04:59    304s] [NR-eGR] Metal2  (2V) length: 1.123621e+05um, number of vias: 99789
[05/25 10:04:59    304s] [NR-eGR] Metal3  (3H) length: 1.277303e+05um, number of vias: 4920
[05/25 10:04:59    304s] [NR-eGR] Metal4  (4V) length: 2.914915e+04um, number of vias: 1329
[05/25 10:04:59    304s] [NR-eGR] Metal5  (5H) length: 1.590147e+04um, number of vias: 30
[05/25 10:04:59    304s] [NR-eGR] Metal6  (6V) length: 9.821350e+02um, number of vias: 0
[05/25 10:04:59    304s] [NR-eGR] Total length: 2.861251e+05um, number of vias: 170019
[05/25 10:04:59    304s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:04:59    304s] [NR-eGR] Total eGR-routed clock nets wire length: 1.736683e+04um 
[05/25 10:04:59    304s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:04:59    304s] Early Global Route wiring runtime: 0.84 seconds, mem = 1221.3M
[05/25 10:04:59    304s] 
[05/25 10:04:59    304s] *** Finished incrementalPlace (cpu=0:00:36.9, real=0:00:37.0)***
[05/25 10:05:00    304s] Start to check current routing status for nets...
[05/25 10:05:00    305s] All nets are already routed correctly.
[05/25 10:05:00    305s] End to check current routing status for nets (mem=1221.3M)
[05/25 10:05:00    305s] Extraction called for design 'microcontroller_interface_8_8' of instances=14907 and nets=14985 using extraction engine 'preRoute' .
[05/25 10:05:00    305s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:05:00    305s] RC Extraction called in multi-corner(1) mode.
[05/25 10:05:00    305s] RCMode: PreRoute
[05/25 10:05:00    305s]       RC Corner Indexes            0   
[05/25 10:05:00    305s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:05:00    305s] Resistance Scaling Factor    : 1.00000 
[05/25 10:05:00    305s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:05:00    305s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:05:00    305s] Shrink Factor                : 1.00000
[05/25 10:05:00    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:05:00    305s] Using Quantus QRC technology file ...
[05/25 10:05:00    305s] Updating RC grid for preRoute extraction ...
[05/25 10:05:00    305s] Initializing multi-corner resistance tables ...
[05/25 10:05:00    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1221.309M)
[05/25 10:05:01    305s] Compute RC Scale Done ...
[05/25 10:05:01    306s] **optDesign ... cpu = 0:01:40, real = 0:01:41, mem = 951.4M, totSessionCpu=0:05:06 **
[05/25 10:05:01    306s] #################################################################################
[05/25 10:05:01    306s] # Design Stage: PreRoute
[05/25 10:05:01    306s] # Design Name: microcontroller_interface_8_8
[05/25 10:05:01    306s] # Design Mode: 45nm
[05/25 10:05:01    306s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:05:01    306s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:05:01    306s] # Signoff Settings: SI Off 
[05/25 10:05:01    306s] #################################################################################
[05/25 10:05:02    306s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:05:02    306s] Calculate delays in BcWc mode...
[05/25 10:05:02    306s] Topological Sorting (REAL = 0:00:00.0, MEM = 1218.7M, InitMEM = 1218.7M)
[05/25 10:05:02    306s] Start delay calculation (fullDC) (1 T). (MEM=1218.73)
[05/25 10:05:02    307s] End AAE Lib Interpolated Model. (MEM=1235.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:05:05    310s] Total number of fetched objects 19639
[05/25 10:05:06    310s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/25 10:05:06    310s] End delay calculation. (MEM=1273.29 CPU=0:00:03.0 REAL=0:00:03.0)
[05/25 10:05:06    310s] End delay calculation (fullDC). (MEM=1273.29 CPU=0:00:04.0 REAL=0:00:04.0)
[05/25 10:05:06    310s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1273.3M) ***
[05/25 10:05:08    312s] Deleting Lib Analyzer.
[05/25 10:05:08    312s] Begin: GigaOpt DRV Optimization
[05/25 10:05:08    313s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:05:08    313s] PhyDesignGrid: maxLocalDensity 3.00
[05/25 10:05:08    313s] ### Creating PhyDesignMc. totSessionCpu=0:05:13 mem=1273.3M
[05/25 10:05:08    313s] OPERPROF: Starting DPlace-Init at level 1, MEM:1273.3M
[05/25 10:05:08    313s] #spOpts: N=45 minPadR=1.1 
[05/25 10:05:08    313s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1273.3M
[05/25 10:05:08    313s] Core basic site is CoreSite
[05/25 10:05:08    313s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1273.3M
[05/25 10:05:08    313s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:05:08    313s] SiteArray: use 1,091,496 bytes
[05/25 10:05:08    313s] SiteArray: current memory after site array memory allocatiion 1273.3M
[05/25 10:05:08    313s] SiteArray: FP blocked sites are writable
[05/25 10:05:08    313s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.009, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.013, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1273.3M
[05/25 10:05:08    313s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:05:08    313s] Mark StBox On SiteArr starts
[05/25 10:05:08    313s] Mark StBox On SiteArr ends
[05/25 10:05:08    313s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.002, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.070, REAL:0.069, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Starting CMU at level 4, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.090, REAL:0.091, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.091, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1273.3M
[05/25 10:05:08    313s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:08    313s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1273.3MB).
[05/25 10:05:08    313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.132, MEM:1273.3M
[05/25 10:05:08    313s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:13 mem=1273.3M
[05/25 10:05:08    313s] 
[05/25 10:05:08    313s] Creating Lib Analyzer ...
[05/25 10:05:08    313s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:05:08    313s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:05:08    313s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:05:08    313s] 
[05/25 10:05:10    314s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:15 mem=1273.3M
[05/25 10:05:10    314s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:15 mem=1273.3M
[05/25 10:05:10    314s] Creating Lib Analyzer, finished. 
[05/25 10:05:10    314s] 
[05/25 10:05:10    314s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/25 10:05:10    314s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1273.3M
[05/25 10:05:10    314s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1273.3M
[05/25 10:05:13    318s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1292.4M
[05/25 10:05:13    318s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1292.4M
[05/25 10:05:13    318s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:05:13    318s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/25 10:05:13    318s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:05:13    318s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/25 10:05:13    318s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:05:14    318s] Info: violation cost 164.412476 (cap = 0.000000, tran = 164.412476, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:05:14    318s] |   282|   784|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|       0|       0|       0|  58.78|          |         |
[05/25 10:05:16    321s] Info: violation cost 2.004464 (cap = 0.000000, tran = 2.004464, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:05:16    321s] |     9|    18|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     4.83|     0.00|     166|       0|     121|  59.26| 0:00:02.0|  1292.4M|
[05/25 10:05:16    321s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:05:16    321s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.83|     0.00|       4|       0|       5|  59.27| 0:00:00.0|  1292.4M|
[05/25 10:05:16    321s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:05:16    321s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.83|     0.00|       0|       0|       0|  59.27| 0:00:00.0|  1292.4M|
[05/25 10:05:16    321s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:05:16    321s] 
[05/25 10:05:16    321s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1292.4M) ***
[05/25 10:05:16    321s] 
[05/25 10:05:16    321s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Starting CMU at level 5, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.034, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.034, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.053, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.053, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF: Starting RefinePlace at level 1, MEM:1308.4M
[05/25 10:05:16    321s] *** Starting refinePlace (0:05:21 mem=1308.4M) ***
[05/25 10:05:16    321s] Total net bbox length = 2.070e+05 (1.065e+05 1.005e+05) (ext = 4.477e+03)
[05/25 10:05:16    321s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:05:16    321s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:16    321s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1308.4M
[05/25 10:05:16    321s] Starting refinePlace ...
[05/25 10:05:17    321s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 10:05:17    321s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1308.4MB) @(0:05:21 - 0:05:22).
[05/25 10:05:17    321s] Move report: preRPlace moves 590 insts, mean move: 0.45 um, max move: 2.91 um
[05/25 10:05:17    321s] 	Max move on inst (FE_OFC968_n8840): (55.40, 232.18) --> (54.20, 230.47)
[05/25 10:05:17    321s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
[05/25 10:05:17    321s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 10:05:17    321s] 
[05/25 10:05:17    321s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:05:17    321s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:05:17    321s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1308.4MB) @(0:05:22 - 0:05:22).
[05/25 10:05:17    321s] Move report: Detail placement moves 590 insts, mean move: 0.45 um, max move: 2.91 um
[05/25 10:05:17    321s] 	Max move on inst (FE_OFC968_n8840): (55.40, 232.18) --> (54.20, 230.47)
[05/25 10:05:17    321s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1308.4MB
[05/25 10:05:17    321s] Statistics of distance of Instance movement in refine placement:
[05/25 10:05:17    321s]   maximum (X+Y) =         2.91 um
[05/25 10:05:17    321s]   inst (FE_OFC968_n8840) with max move: (55.4, 232.18) -> (54.2, 230.47)
[05/25 10:05:17    321s]   mean    (X+Y) =         0.45 um
[05/25 10:05:17    321s] Summary Report:
[05/25 10:05:17    321s] Instances move: 590 (out of 15077 movable)
[05/25 10:05:17    321s] Instances flipped: 0
[05/25 10:05:17    321s] Mean displacement: 0.45 um
[05/25 10:05:17    321s] Max displacement: 2.91 um (Instance: FE_OFC968_n8840) (55.4, 232.18) -> (54.2, 230.47)
[05/25 10:05:17    321s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
[05/25 10:05:17    321s] Total instances moved : 590
[05/25 10:05:17    321s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.510, REAL:0.513, MEM:1308.4M
[05/25 10:05:17    321s] Total net bbox length = 2.071e+05 (1.065e+05 1.005e+05) (ext = 4.477e+03)
[05/25 10:05:17    321s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1308.4MB
[05/25 10:05:17    321s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1308.4MB) @(0:05:21 - 0:05:22).
[05/25 10:05:17    321s] *** Finished refinePlace (0:05:22 mem=1308.4M) ***
[05/25 10:05:17    321s] OPERPROF: Finished RefinePlace at level 1, CPU:0.550, REAL:0.555, MEM:1308.4M
[05/25 10:05:17    321s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1308.4M
[05/25 10:05:17    321s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1308.4M
[05/25 10:05:17    321s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1308.4M
[05/25 10:05:17    321s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    321s] *** maximum move = 2.91 um ***
[05/25 10:05:17    321s] *** Finished re-routing un-routed nets (1308.4M) ***
[05/25 10:05:17    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Starting CMU at level 4, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.034, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.034, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:17    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1308.4M
[05/25 10:05:17    322s] 
[05/25 10:05:17    322s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1308.4M) ***
[05/25 10:05:17    322s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1273.3M
[05/25 10:05:17    322s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1273.3M
[05/25 10:05:17    322s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1273.3M
[05/25 10:05:17    322s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:17    322s] End: GigaOpt DRV Optimization
[05/25 10:05:17    322s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 10:05:17    322s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.035, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.035, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.007, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1235.1M
[05/25 10:05:17    322s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:18    322s] 
------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1235.1M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.829  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.278%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:01:58, mem = 986.8M, totSessionCpu=0:05:23 **
[05/25 10:05:18    322s] *** Timing Is met
[05/25 10:05:18    322s] *** Check timing (0:00:00.0)
[05/25 10:05:18    322s] *** Timing Is met
[05/25 10:05:18    322s] *** Check timing (0:00:00.0)
[05/25 10:05:18    323s] Info: 1 clock net  excluded from IPO operation.
[05/25 10:05:18    323s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=1235.1M
[05/25 10:05:18    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=1235.1M
[05/25 10:05:18    323s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:05:18    323s] ### Creating PhyDesignMc. totSessionCpu=0:05:23 mem=1254.2M
[05/25 10:05:18    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:1254.2M
[05/25 10:05:18    323s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/25 10:05:18    323s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Starting CMU at level 4, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.053, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.054, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1254.2M
[05/25 10:05:18    323s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1254.2M
[05/25 10:05:18    323s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1254.2MB).
[05/25 10:05:18    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:1254.2M
[05/25 10:05:18    323s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:24 mem=1254.2M
[05/25 10:05:18    323s] Begin: Area Reclaim Optimization
[05/25 10:05:18    323s] 
[05/25 10:05:18    323s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/25 10:05:18    323s] ### Creating LA Mngr. totSessionCpu=0:05:24 mem=1254.2M
[05/25 10:05:18    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:24 mem=1254.2M
[05/25 10:05:19    323s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1254.2M
[05/25 10:05:19    323s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1254.2M
[05/25 10:05:19    324s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.28
[05/25 10:05:19    324s] +----------+---------+--------+--------+------------+--------+
[05/25 10:05:19    324s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 10:05:19    324s] +----------+---------+--------+--------+------------+--------+
[05/25 10:05:19    324s] |    59.28%|        -|   0.000|   0.000|   0:00:00.0| 1254.2M|
[05/25 10:05:19    324s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:05:19    324s] |    59.28%|        0|   0.000|   0.000|   0:00:00.0| 1254.2M|
[05/25 10:05:21    325s] |    58.94%|      180|   0.000|   0.000|   0:00:02.0| 1292.4M|
[05/25 10:05:23    328s] |    58.74%|      287|   0.000|   0.000|   0:00:02.0| 1292.4M|
[05/25 10:05:23    328s] |    58.74%|        2|   0.000|   0.000|   0:00:00.0| 1292.4M|
[05/25 10:05:24    328s] |    58.74%|        0|   0.000|   0.000|   0:00:01.0| 1292.4M|
[05/25 10:05:24    328s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:05:24    328s] |    58.74%|        0|   0.000|   0.000|   0:00:00.0| 1292.4M|
[05/25 10:05:24    328s] +----------+---------+--------+--------+------------+--------+
[05/25 10:05:24    328s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.74
[05/25 10:05:24    328s] 
[05/25 10:05:24    328s] ** Summary: Restruct = 0 Buffer Deletion = 180 Declone = 0 Resize = 275 **
[05/25 10:05:24    328s] --------------------------------------------------------------
[05/25 10:05:24    328s] |                                   | Total     | Sequential |
[05/25 10:05:24    328s] --------------------------------------------------------------
[05/25 10:05:24    328s] | Num insts resized                 |     275  |       4    |
[05/25 10:05:24    328s] | Num insts undone                  |      14  |       0    |
[05/25 10:05:24    328s] | Num insts Downsized               |     275  |       4    |
[05/25 10:05:24    328s] | Num insts Samesized               |       0  |       0    |
[05/25 10:05:24    328s] | Num insts Upsized                 |       0  |       0    |
[05/25 10:05:24    328s] | Num multiple commits+uncommits    |       0  |       -    |
[05/25 10:05:24    328s] --------------------------------------------------------------
[05/25 10:05:24    328s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:06.0) **
[05/25 10:05:24    329s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Starting CMU at level 5, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.036, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.036, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.053, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.054, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF: Starting RefinePlace at level 1, MEM:1308.4M
[05/25 10:05:24    329s] *** Starting refinePlace (0:05:29 mem=1308.4M) ***
[05/25 10:05:24    329s] Total net bbox length = 2.069e+05 (1.065e+05 1.005e+05) (ext = 4.538e+03)
[05/25 10:05:24    329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:05:24    329s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:24    329s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1308.4M
[05/25 10:05:24    329s] Starting refinePlace ...
[05/25 10:05:24    329s] 
[05/25 10:05:24    329s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:05:24    329s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:05:24    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1308.4MB) @(0:05:29 - 0:05:29).
[05/25 10:05:24    329s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:05:24    329s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1308.4MB
[05/25 10:05:24    329s] Statistics of distance of Instance movement in refine placement:
[05/25 10:05:24    329s]   maximum (X+Y) =         0.00 um
[05/25 10:05:24    329s]   mean    (X+Y) =         0.00 um
[05/25 10:05:24    329s] Summary Report:
[05/25 10:05:24    329s] Instances move: 0 (out of 14897 movable)
[05/25 10:05:24    329s] Instances flipped: 0
[05/25 10:05:24    329s] Mean displacement: 0.00 um
[05/25 10:05:24    329s] Max displacement: 0.00 um 
[05/25 10:05:24    329s] Total instances moved : 0
[05/25 10:05:24    329s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.242, MEM:1308.4M
[05/25 10:05:24    329s] Total net bbox length = 2.069e+05 (1.065e+05 1.005e+05) (ext = 4.538e+03)
[05/25 10:05:24    329s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1308.4MB
[05/25 10:05:24    329s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1308.4MB) @(0:05:29 - 0:05:29).
[05/25 10:05:24    329s] *** Finished refinePlace (0:05:29 mem=1308.4M) ***
[05/25 10:05:24    329s] OPERPROF: Finished RefinePlace at level 1, CPU:0.280, REAL:0.289, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] *** maximum move = 0.00 um ***
[05/25 10:05:25    329s] *** Finished re-routing un-routed nets (1308.4M) ***
[05/25 10:05:25    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Starting CMU at level 4, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.047, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.048, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/25 10:05:25    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1308.4M
[05/25 10:05:25    329s] 
[05/25 10:05:25    329s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1308.4M) ***
[05/25 10:05:25    329s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1273.3M
[05/25 10:05:25    329s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1273.3M
[05/25 10:05:25    329s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1273.3M
[05/25 10:05:25    329s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1273.3M
[05/25 10:05:25    329s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1235.13M, totSessionCpu=0:05:30).
[05/25 10:05:25    330s] 
[05/25 10:05:25    330s] Active setup views:
[05/25 10:05:25    330s]  setup_view
[05/25 10:05:25    330s]   Dominating endpoints: 0
[05/25 10:05:25    330s]   Dominating TNS: -0.000
[05/25 10:05:25    330s] 
[05/25 10:05:25    330s] Extraction called for design 'microcontroller_interface_8_8' of instances=14897 and nets=14975 using extraction engine 'preRoute' .
[05/25 10:05:25    330s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:05:25    330s] RC Extraction called in multi-corner(1) mode.
[05/25 10:05:25    330s] RCMode: PreRoute
[05/25 10:05:25    330s]       RC Corner Indexes            0   
[05/25 10:05:25    330s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:05:25    330s] Resistance Scaling Factor    : 1.00000 
[05/25 10:05:25    330s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:05:25    330s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:05:25    330s] Shrink Factor                : 1.00000
[05/25 10:05:25    330s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:05:25    330s] Using Quantus QRC technology file ...
[05/25 10:05:25    330s] Initializing multi-corner resistance tables ...
[05/25 10:05:25    330s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1216.715M)
[05/25 10:05:25    330s] Skewing Data Summary (End_of_FINAL)
[05/25 10:05:27    331s] --------------------------------------------------
[05/25 10:05:27    331s]  Total skewed count:0
[05/25 10:05:27    331s] --------------------------------------------------
[05/25 10:05:27    331s] [PSP]    Started earlyGlobalRoute kernel
[05/25 10:05:27    331s] [PSP]    Initial Peak syMemory usage = 1220.7 MB
[05/25 10:05:27    331s] (I)       Reading DB...
[05/25 10:05:27    331s] (I)       Read data from FE... (mem=1220.7M)
[05/25 10:05:27    331s] (I)       Read nodes and places... (mem=1220.7M)
[05/25 10:05:27    331s] (I)       Done Read nodes and places (cpu=0.020s, mem=1222.9M)
[05/25 10:05:27    331s] (I)       Read nets... (mem=1222.9M)
[05/25 10:05:27    331s] (I)       Done Read nets (cpu=0.060s, mem=1222.9M)
[05/25 10:05:27    331s] (I)       Done Read data from FE (cpu=0.080s, mem=1222.9M)
[05/25 10:05:27    331s] (I)       before initializing RouteDB syMemory usage = 1222.9 MB
[05/25 10:05:27    331s] (I)       congestionReportName   : 
[05/25 10:05:27    331s] (I)       layerRangeFor2DCongestion : 
[05/25 10:05:27    331s] (I)       buildTerm2TermWires    : 0
[05/25 10:05:27    331s] (I)       doTrackAssignment      : 1
[05/25 10:05:27    331s] (I)       dumpBookshelfFiles     : 0
[05/25 10:05:27    331s] (I)       numThreads             : 1
[05/25 10:05:27    331s] (I)       bufferingAwareRouting  : false
[05/25 10:05:27    331s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:05:27    331s] (I)       honorPin               : false
[05/25 10:05:27    331s] (I)       honorPinGuide          : true
[05/25 10:05:27    331s] (I)       honorPartition         : false
[05/25 10:05:27    331s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:05:27    331s] (I)       allowPartitionCrossover: false
[05/25 10:05:27    331s] (I)       honorSingleEntry       : true
[05/25 10:05:27    331s] (I)       honorSingleEntryStrong : true
[05/25 10:05:27    331s] (I)       handleViaSpacingRule   : false
[05/25 10:05:27    331s] (I)       handleEolSpacingRule   : false
[05/25 10:05:27    331s] (I)       PDConstraint           : none
[05/25 10:05:27    331s] (I)       expBetterNDRHandling   : false
[05/25 10:05:27    331s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:05:27    331s] (I)       routingEffortLevel     : 3
[05/25 10:05:27    331s] (I)       effortLevel            : standard
[05/25 10:05:27    331s] [NR-eGR] minRouteLayer          : 2
[05/25 10:05:27    331s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:05:27    331s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:05:27    331s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:05:27    331s] (I)       numRowsPerGCell        : 1
[05/25 10:05:27    331s] (I)       speedUpLargeDesign     : 0
[05/25 10:05:27    331s] (I)       multiThreadingTA       : 1
[05/25 10:05:27    331s] (I)       optimizationMode       : false
[05/25 10:05:27    331s] (I)       routeSecondPG          : false
[05/25 10:05:27    331s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:05:27    331s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:05:27    331s] (I)       punchThroughDistance   : 500.00
[05/25 10:05:27    331s] (I)       scenicBound            : 1.15
[05/25 10:05:27    331s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:05:27    331s] (I)       source-to-sink ratio   : 0.00
[05/25 10:05:27    331s] (I)       targetCongestionRatioH : 1.00
[05/25 10:05:27    331s] (I)       targetCongestionRatioV : 1.00
[05/25 10:05:27    331s] (I)       layerCongestionRatio   : 0.70
[05/25 10:05:27    331s] (I)       m1CongestionRatio      : 0.10
[05/25 10:05:27    331s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:05:27    331s] (I)       localRouteEffort       : 1.00
[05/25 10:05:27    331s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:05:27    331s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:05:27    331s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:05:27    331s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:05:27    331s] (I)       routeVias              : 
[05/25 10:05:27    331s] (I)       readTROption           : true
[05/25 10:05:27    331s] (I)       extraSpacingFactor     : 1.00
[05/25 10:05:27    331s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:05:27    331s] (I)       routeSelectedNetsOnly  : false
[05/25 10:05:27    331s] (I)       clkNetUseMaxDemand     : false
[05/25 10:05:27    331s] (I)       extraDemandForClocks   : 0
[05/25 10:05:27    331s] (I)       steinerRemoveLayers    : false
[05/25 10:05:27    331s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:05:27    331s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:05:27    331s] (I)       similarTopologyRoutingFast : false
[05/25 10:05:27    331s] (I)       spanningTreeRefinement : false
[05/25 10:05:27    331s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:05:27    331s] (I)       starting read tracks
[05/25 10:05:27    331s] (I)       build grid graph
[05/25 10:05:27    331s] (I)       build grid graph start
[05/25 10:05:27    331s] [NR-eGR] Metal1 has no routable track
[05/25 10:05:27    331s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:05:27    331s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:05:27    331s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:05:27    331s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:05:27    331s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:05:27    331s] (I)       build grid graph end
[05/25 10:05:27    331s] (I)       merge level 0
[05/25 10:05:27    331s] (I)       numViaLayers=11
[05/25 10:05:27    331s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:05:27    331s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:05:27    331s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:05:27    331s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:05:27    331s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:05:27    331s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:05:27    331s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:05:27    331s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:05:27    331s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:05:27    331s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:05:27    331s] (I)       end build via table
[05/25 10:05:27    331s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:05:27    331s] 
[05/25 10:05:27    331s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:05:27    331s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:05:27    331s] (I)       readDataFromPlaceDB
[05/25 10:05:27    331s] (I)       Read net information..
[05/25 10:05:27    331s] [NR-eGR] Read numTotalNets=14973  numIgnoredNets=0
[05/25 10:05:27    331s] (I)       Read testcase time = 0.010 seconds
[05/25 10:05:27    331s] 
[05/25 10:05:27    331s] (I)       read default dcut vias
[05/25 10:05:27    331s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:05:27    331s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:05:27    331s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:05:27    331s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:05:27    331s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:05:27    331s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:05:27    331s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:05:27    331s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:05:27    331s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:05:27    331s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:05:27    331s] (I)       early_global_route_priority property id does not exist.
[05/25 10:05:27    331s] (I)       build grid graph start
[05/25 10:05:27    331s] (I)       build grid graph end
[05/25 10:05:27    331s] (I)       Model blockage into capacity
[05/25 10:05:27    331s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:05:27    331s] (I)       Modeling time = 0.020 seconds
[05/25 10:05:27    331s] 
[05/25 10:05:27    331s] (I)       Number of ignored nets = 0
[05/25 10:05:27    331s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:05:27    331s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:05:27    331s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:05:27    331s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:05:27    331s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:05:27    331s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1225.4 MB
[05/25 10:05:27    331s] (I)       Ndr track 0 does not exist
[05/25 10:05:27    331s] (I)       Layer1  viaCost=200.00
[05/25 10:05:27    331s] (I)       Layer2  viaCost=200.00
[05/25 10:05:27    331s] (I)       Layer3  viaCost=200.00
[05/25 10:05:27    331s] (I)       Layer4  viaCost=200.00
[05/25 10:05:27    331s] (I)       Layer5  viaCost=200.00
[05/25 10:05:27    331s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:05:27    331s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:05:27    331s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:05:27    331s] (I)       Site width          :   400  (dbu)
[05/25 10:05:27    331s] (I)       Row height          :  3420  (dbu)
[05/25 10:05:27    331s] (I)       GCell width         :  3420  (dbu)
[05/25 10:05:27    331s] (I)       GCell height        :  3420  (dbu)
[05/25 10:05:27    331s] (I)       Grid                :   197   195     6
[05/25 10:05:27    331s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:05:27    331s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:05:27    331s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:05:27    331s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:05:27    331s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:05:27    331s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:05:27    331s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:05:27    331s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:05:27    331s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:05:27    331s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:05:27    331s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:05:27    331s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:05:27    331s] (I)       --------------------------------------------------------
[05/25 10:05:27    331s] 
[05/25 10:05:27    331s] [NR-eGR] ============ Routing rule table ============
[05/25 10:05:27    331s] [NR-eGR] Rule id: 0  Nets: 14973 
[05/25 10:05:27    331s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:05:27    331s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:05:27    331s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:05:27    331s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:05:27    331s] [NR-eGR] ========================================
[05/25 10:05:27    331s] [NR-eGR] 
[05/25 10:05:27    331s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:05:27    331s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:05:27    331s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:05:27    331s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:05:27    331s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:05:27    331s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:05:27    331s] (I)       After initializing earlyGlobalRoute syMemory usage = 1225.4 MB
[05/25 10:05:27    331s] (I)       Loading and dumping file time : 0.13 seconds
[05/25 10:05:27    331s] (I)       ============= Initialization =============
[05/25 10:05:27    331s] (I)       totalPins=63977  totalGlobalPin=63038 (98.53%)
[05/25 10:05:27    331s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:05:27    331s] [NR-eGR] Layer group 1: route 14973 net(s) in layer range [2, 6]
[05/25 10:05:27    331s] (I)       ============  Phase 1a Route ============
[05/25 10:05:27    331s] (I)       Phase 1a runs 0.04 seconds
[05/25 10:05:27    331s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] (I)       ============  Phase 1b Route ============
[05/25 10:05:27    331s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.712163e+05um
[05/25 10:05:27    331s] (I)       ============  Phase 1c Route ============
[05/25 10:05:27    331s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] (I)       ============  Phase 1d Route ============
[05/25 10:05:27    331s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] (I)       ============  Phase 1e Route ============
[05/25 10:05:27    331s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:05:27    331s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.712163e+05um
[05/25 10:05:27    331s] [NR-eGR] 
[05/25 10:05:27    331s] (I)       ============  Phase 1l Route ============
[05/25 10:05:27    331s] (I)       Phase 1l runs 0.03 seconds
[05/25 10:05:27    331s] (I)       
[05/25 10:05:27    331s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:05:27    331s] [NR-eGR]                        OverCon            
[05/25 10:05:27    331s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:05:27    331s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:05:27    331s] [NR-eGR] ----------------------------------------------
[05/25 10:05:27    331s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR]  Metal2  (2)         7( 0.02%)   ( 0.02%) 
[05/25 10:05:27    331s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR] ----------------------------------------------
[05/25 10:05:27    331s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[05/25 10:05:27    331s] [NR-eGR] 
[05/25 10:05:27    331s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/25 10:05:27    331s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:05:27    331s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:05:27    331s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:05:27    331s] [NR-eGR] End Peak syMemory usage = 1225.4 MB
[05/25 10:05:27    331s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[05/25 10:05:27    331s] [hotspot] +------------+---------------+---------------+
[05/25 10:05:27    331s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:05:27    331s] [hotspot] +------------+---------------+---------------+
[05/25 10:05:27    331s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:05:27    331s] [hotspot] +------------+---------------+---------------+
[05/25 10:05:27    331s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:05:27    331s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:05:27    331s] #################################################################################
[05/25 10:05:27    331s] # Design Stage: PreRoute
[05/25 10:05:27    331s] # Design Name: microcontroller_interface_8_8
[05/25 10:05:27    331s] # Design Mode: 45nm
[05/25 10:05:27    331s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:05:27    331s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:05:27    331s] # Signoff Settings: SI Off 
[05/25 10:05:27    331s] #################################################################################
[05/25 10:05:27    332s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:05:27    332s] Calculate delays in BcWc mode...
[05/25 10:05:27    332s] Topological Sorting (REAL = 0:00:00.0, MEM = 1223.4M, InitMEM = 1223.4M)
[05/25 10:05:27    332s] Start delay calculation (fullDC) (1 T). (MEM=1223.37)
[05/25 10:05:27    332s] End AAE Lib Interpolated Model. (MEM=1239.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:05:31    336s] Total number of fetched objects 19629
[05/25 10:05:31    336s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:05:31    336s] End delay calculation. (MEM=1287.46 CPU=0:00:03.1 REAL=0:00:03.0)
[05/25 10:05:31    336s] End delay calculation (fullDC). (MEM=1287.46 CPU=0:00:04.0 REAL=0:00:04.0)
[05/25 10:05:31    336s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1287.5M) ***
[05/25 10:05:32    336s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:05:37 mem=1287.5M)
[05/25 10:05:32    336s] Effort level <high> specified for reg2reg path_group
[05/25 10:05:33    337s] Reported timing to dir ./timingReports
[05/25 10:05:33    337s] **optDesign ... cpu = 0:02:11, real = 0:02:13, mem = 989.8M, totSessionCpu=0:05:38 **
[05/25 10:05:33    337s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.032, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.032, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1235.1M
[05/25 10:05:33    337s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1235.1M
[05/25 10:05:35    339s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.857  |  6.515  |  4.857  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.741%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:15, mem = 989.3M, totSessionCpu=0:05:39 **
[05/25 10:05:35    339s] Deleting Cell Server ...
[05/25 10:05:35    339s] Deleting Lib Analyzer.
[05/25 10:05:35    339s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/25 10:05:35    339s] Type 'man IMPOPT-3195' for more detail.
[05/25 10:05:35    339s] *** Finished optDesign ***
[05/25 10:05:35    339s] 
[05/25 10:05:35    339s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:22 real=  0:02:25)
[05/25 10:05:35    339s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[05/25 10:05:35    339s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.8 real=0:00:06.3)
[05/25 10:05:35    339s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:22.1 real=0:00:22.4)
[05/25 10:05:35    339s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:38.2 real=0:00:38.4)
[05/25 10:05:35    339s] #optDebug: fT-R <0 2 3 1 0>
[05/25 10:05:35    339s] Info: pop threads available for lower-level modules during optimization.
[05/25 10:05:35    339s] #optDebug: fT-D <X 1 0 0 0>
[05/25 10:05:35    339s] **place_opt_design ... cpu = 0:02:15, real = 0:02:17, mem = 1184.9M **
[05/25 10:05:35    339s] *** Finished GigaPlace ***
[05/25 10:05:35    339s] 
[05/25 10:05:35    339s] *** Summary of all messages that are not suppressed in this session:
[05/25 10:05:35    339s] Severity  ID               Count  Summary                                  
[05/25 10:05:35    339s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 10:05:35    339s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/25 10:05:35    339s] *** Message Summary: 3 warning(s), 0 error(s)
[05/25 10:05:35    339s] 
[05/25 10:05:46    340s] <CMD> ccopt_design
[05/25 10:05:46    340s] #% Begin ccopt_design (date=05/25 10:05:46, mem=940.0M)
[05/25 10:05:46    340s] Runtime...
[05/25 10:05:46    340s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/25 10:05:46    340s] (ccopt_design): create_ccopt_clock_tree_spec
[05/25 10:05:46    340s] Creating clock tree spec for modes (timing configs): constraint_basic
[05/25 10:05:46    340s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/25 10:05:46    340s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:05:46    340s] Summary for sequential cells identification: 
[05/25 10:05:46    340s]   Identified SBFF number: 104
[05/25 10:05:46    340s]   Identified MBFF number: 0
[05/25 10:05:46    340s]   Identified SB Latch number: 0
[05/25 10:05:46    340s]   Identified MB Latch number: 0
[05/25 10:05:46    340s]   Not identified SBFF number: 16
[05/25 10:05:46    340s]   Not identified MBFF number: 0
[05/25 10:05:46    340s]   Not identified SB Latch number: 0
[05/25 10:05:46    340s]   Not identified MB Latch number: 0
[05/25 10:05:46    340s]   Number of sequential cells which are not FFs: 32
[05/25 10:05:46    340s]  Visiting view : setup_view
[05/25 10:05:46    340s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:05:46    340s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:05:46    340s]  Visiting view : hold_view
[05/25 10:05:46    340s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:05:46    340s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:05:46    340s]  Setting StdDelay to 23.90
[05/25 10:05:46    340s] Creating Cell Server, finished. 
[05/25 10:05:46    340s] 
[05/25 10:05:47    341s] Reset timing graph...
[05/25 10:05:47    341s] Ignoring AAE DB Resetting ...
[05/25 10:05:47    341s] Reset timing graph done.
[05/25 10:05:47    341s] Ignoring AAE DB Resetting ...
[05/25 10:05:48    342s] Analyzing clock structure...
[05/25 10:05:48    342s] Analyzing clock structure done.
[05/25 10:05:48    342s] Reset timing graph...
[05/25 10:05:48    342s] Ignoring AAE DB Resetting ...
[05/25 10:05:48    342s] Reset timing graph done.
[05/25 10:05:48    342s] Extracting original clock gating for clk...
[05/25 10:05:48    342s]   clock_tree clk contains 4707 sinks and 0 clock gates.
[05/25 10:05:48    342s]   Extraction for clk complete.
[05/25 10:05:48    342s] Extracting original clock gating for clk done.
[05/25 10:05:48    342s] The skew group clk/constraint_basic was created. It contains 4707 sinks and 1 sources.
[05/25 10:05:48    342s] Checking clock tree convergence...
[05/25 10:05:48    342s] Checking clock tree convergence done.
[05/25 10:05:48    342s] Preferred extra space for top nets is 0
[05/25 10:05:48    342s] Preferred extra space for trunk nets is 1
[05/25 10:05:48    342s] Preferred extra space for leaf nets is 1
[05/25 10:05:48    342s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/25 10:05:48    342s] Set place::cacheFPlanSiteMark to 1
[05/25 10:05:48    342s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/25 10:05:48    342s] Using CCOpt effort standard.
[05/25 10:05:48    342s] CCOpt::Phase::Initialization...
[05/25 10:05:48    342s] Check Prerequisites...
[05/25 10:05:48    342s] Leaving CCOpt scope - CheckPlace...
[05/25 10:05:48    342s] OPERPROF: Starting checkPlace at level 1, MEM:1176.5M
[05/25 10:05:48    342s] #spOpts: N=45 
[05/25 10:05:48    342s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1176.5M
[05/25 10:05:48    342s] Core basic site is CoreSite
[05/25 10:05:48    342s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1176.5M
[05/25 10:05:48    342s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:05:48    342s] SiteArray: use 1,091,496 bytes
[05/25 10:05:48    342s] SiteArray: current memory after site array memory allocatiion 1176.5M
[05/25 10:05:48    342s] SiteArray: FP blocked sites are writable
[05/25 10:05:48    342s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.007, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.010, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.015, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.022, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.023, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.005, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.010, REAL:0.009, MEM:1176.5M
[05/25 10:05:48    342s] Begin checking placement ... (start mem=1176.5M, init mem=1176.5M)
[05/25 10:05:48    342s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.079, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.015, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.023, MEM:1176.5M
[05/25 10:05:48    342s] *info: Placed = 14897         
[05/25 10:05:48    342s] *info: Unplaced = 0           
[05/25 10:05:48    342s] Placement Density:58.74%(54818/93323)
[05/25 10:05:48    342s] Placement Density (including fixed std cells):58.74%(54818/93323)
[05/25 10:05:48    342s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.003, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.011, MEM:1176.5M
[05/25 10:05:48    342s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1176.5M)
[05/25 10:05:48    342s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:48    342s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.197, MEM:1176.5M
[05/25 10:05:48    342s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:05:48    342s] Validating CTS configuration...
[05/25 10:05:48    342s] Checking module port directions...
[05/25 10:05:48    342s] Leaving CCOpt scope...
[05/25 10:05:48    342s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:48    342s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:49    343s] Non-default CCOpt properties:
[05/25 10:05:49    343s] preferred_extra_space is set for at least one key
[05/25 10:05:49    343s] route_type is set for at least one key
[05/25 10:05:49    343s] source_driver is set for at least one key
[05/25 10:05:49    343s] target_max_trans_sdc is set for at least one key
[05/25 10:05:49    343s] Using cell based legalization.
[05/25 10:05:49    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:1176.5M
[05/25 10:05:49    343s] #spOpts: N=45 
[05/25 10:05:49    343s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1176.5M
[05/25 10:05:49    343s] Core basic site is CoreSite
[05/25 10:05:49    343s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1176.5M
[05/25 10:05:49    343s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:05:49    343s] SiteArray: use 1,091,496 bytes
[05/25 10:05:49    343s] SiteArray: current memory after site array memory allocatiion 1176.5M
[05/25 10:05:49    343s] SiteArray: FP blocked sites are writable
[05/25 10:05:49    343s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.004, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.007, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1176.5M
[05/25 10:05:49    343s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:05:49    343s] Mark StBox On SiteArr starts
[05/25 10:05:49    343s] Mark StBox On SiteArr ends
[05/25 10:05:49    343s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.040, REAL:0.038, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Starting CMU at level 4, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.050, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.050, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1176.5M
[05/25 10:05:49    343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1176.5M
[05/25 10:05:49    343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1176.5MB).
[05/25 10:05:49    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1176.5M
[05/25 10:05:49    343s] (I)       Load db... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Read data from FE... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Read nodes and places... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Number of ignored instance 0
[05/25 10:05:49    343s] (I)       numMoveCells=14897, numMacros=0  numPads=46  numMultiRowHeightInsts=0
[05/25 10:05:49    343s] (I)       Done Read nodes and places (cpu=0.020s, mem=1176.5M)
[05/25 10:05:49    343s] (I)       Read rows... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Done Read rows (cpu=0.000s, mem=1176.5M)
[05/25 10:05:49    343s] (I)       Done Read data from FE (cpu=0.020s, mem=1176.5M)
[05/25 10:05:49    343s] (I)       Done Load db (cpu=0.020s, mem=1176.5M)
[05/25 10:05:49    343s] (I)       Constructing placeable region... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Constructing bin map
[05/25 10:05:49    343s] (I)       Initialize bin information with width=34200 height=34200
[05/25 10:05:49    343s] (I)       Done constructing bin map
[05/25 10:05:49    343s] (I)       Removing 0 blocked bin with high fixed inst density
[05/25 10:05:49    343s] (I)       Compute region effective width... (mem=1176.5M)
[05/25 10:05:49    343s] (I)       Done Compute region effective width (cpu=0.000s, mem=1176.5M)
[05/25 10:05:49    343s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1176.5M)
[05/25 10:05:49    343s] Route type trimming info:
[05/25 10:05:49    343s]   No route type modifications were made.
[05/25 10:05:49    343s] Accumulated time to calculate placeable region: 0
[05/25 10:05:49    343s] (I)       Initializing Steiner engine. 
[05/25 10:05:49    343s] Rebuilding timing graph...
[05/25 10:05:49    343s] Rebuilding timing graph done.
[05/25 10:05:50    344s] End AAE Lib Interpolated Model. (MEM=1178.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:05:50    344s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/25 10:05:50    344s] Original list had 16 cells:
[05/25 10:05:50    344s] CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 10:05:50    344s] New trimmed list has 9 cells:
[05/25 10:05:50    344s] CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 10:05:50    344s] Accumulated time to calculate placeable region: 0
[05/25 10:05:50    344s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/25 10:05:50    344s] Original list had 19 cells:
[05/25 10:05:50    344s] CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/25 10:05:50    344s] New trimmed list has 10 cells:
[05/25 10:05:50    344s] CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/25 10:05:50    344s] Accumulated time to calculate placeable region: 0
[05/25 10:05:50    344s] Accumulated time to calculate placeable region: 0
[05/25 10:05:51    345s] Clock tree balancer configuration for clock_tree clk:
[05/25 10:05:51    345s] Non-default CCOpt properties:
[05/25 10:05:51    345s]   route_type (leaf): default_route_type_leaf (default: default)
[05/25 10:05:51    345s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/25 10:05:51    345s]   route_type (top): default_route_type_nonleaf (default: default)
[05/25 10:05:51    345s]   source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/25 10:05:51    345s] For power domain auto-default:
[05/25 10:05:51    345s]   Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/25 10:05:51    345s]   Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/25 10:05:51    345s]   Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/25 10:05:51    345s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 93322.908um^2
[05/25 10:05:51    345s] Top Routing info:
[05/25 10:05:51    345s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:51    345s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/25 10:05:51    345s] Trunk Routing info:
[05/25 10:05:51    345s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:51    345s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 10:05:51    345s] Leaf Routing info:
[05/25 10:05:51    345s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:51    345s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 10:05:51    345s] For timing_corner slow_corner:setup, late and power domain auto-default:
[05/25 10:05:51    345s]   Slew time target (leaf):    0.100ns
[05/25 10:05:51    345s]   Slew time target (trunk):   0.100ns
[05/25 10:05:51    345s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/25 10:05:51    345s]   Buffer unit delay: 0.076ns
[05/25 10:05:51    345s]   Buffer max distance: 693.333um
[05/25 10:05:51    345s] Fastest wire driving cells and distances:
[05/25 10:05:51    345s]   Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/25 10:05:51    345s]   Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
[05/25 10:05:51    345s]   Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Logic Sizing Table:
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] ----------------------------------------------------------
[05/25 10:05:51    345s] Cell    Instance count    Source    Eligible library cells
[05/25 10:05:51    345s] ----------------------------------------------------------
[05/25 10:05:51    345s]   (empty table)
[05/25 10:05:51    345s] ----------------------------------------------------------
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/25 10:05:51    345s]   Sources:                     pin clk
[05/25 10:05:51    345s]   Total number of sinks:       4707
[05/25 10:05:51    345s]   Delay constrained sinks:     4707
[05/25 10:05:51    345s]   Non-leaf sinks:              0
[05/25 10:05:51    345s]   Ignore pins:                 0
[05/25 10:05:51    345s]  Timing corner slow_corner:setup.late:
[05/25 10:05:51    345s]   Skew target:                 0.076ns
[05/25 10:05:51    345s] Primary reporting skew group is skew_group clk/constraint_basic with 4707 clock sinks.
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Via Selection for Estimated Routes (rule default):
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] ------------------------------------------------------------------------
[05/25 10:05:51    345s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/25 10:05:51    345s] Range                            (Ohm)    (fF)     (fs)     Only
[05/25 10:05:51    345s] ------------------------------------------------------------------------
[05/25 10:05:51    345s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[05/25 10:05:51    345s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[05/25 10:05:51    345s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[05/25 10:05:51    345s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[05/25 10:05:51    345s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[05/25 10:05:51    345s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[05/25 10:05:51    345s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[05/25 10:05:51    345s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[05/25 10:05:51    345s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[05/25 10:05:51    345s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[05/25 10:05:51    345s] ------------------------------------------------------------------------
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] No ideal or dont_touch nets found in the clock tree
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Filtering reasons for cell type: buffer
[05/25 10:05:51    345s] =======================================
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] Clock trees    Power domain    Reason              Library cells
[05/25 10:05:51    345s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/25 10:05:51    345s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/25 10:05:51    345s]                                                      CLKBUFX8LVT }
[05/25 10:05:51    345s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Filtering reasons for cell type: inverter
[05/25 10:05:51    345s] =========================================
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] Clock trees    Power domain    Reason              Library cells
[05/25 10:05:51    345s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/25 10:05:51    345s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT }
[05/25 10:05:51    345s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/25 10:05:51    345s] CCOpt configuration status: all checks passed.
[05/25 10:05:51    345s] External - Set all clocks to propagated mode...
[05/25 10:05:51    345s] Innovus will update I/O latencies
[05/25 10:05:51    345s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:51    345s] Check Prerequisites done. (took cpu=0:00:02.9 real=0:00:02.9)
[05/25 10:05:51    345s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.9 real=0:00:02.9)
[05/25 10:05:51    345s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.8M
[05/25 10:05:51    345s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1216.8M
[05/25 10:05:51    345s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.8M
[05/25 10:05:51    345s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.8M
[05/25 10:05:51    345s] Executing ccopt post-processing.
[05/25 10:05:51    345s] Synthesizing clock trees with CCOpt...
[05/25 10:05:51    345s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/25 10:05:51    345s] CCOpt::Phase::PreparingToBalance...
[05/25 10:05:51    345s] Leaving CCOpt scope - Initializing power interface...
[05/25 10:05:51    345s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Positive (advancing) pin insertion delays
[05/25 10:05:51    345s] =========================================
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Found 0 advances (0.000% of 4707 clock tree sinks)
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Negative (delaying) pin insertion delays
[05/25 10:05:51    345s] ========================================
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Found 0 delays (0.000% of 4707 clock tree sinks)
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/25 10:05:51    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=1216.8M
[05/25 10:05:51    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1216.8M
[05/25 10:05:51    345s] (I)       Reading DB...
[05/25 10:05:51    345s] (I)       Read data from FE... (mem=1216.8M)
[05/25 10:05:51    345s] (I)       Read nodes and places... (mem=1216.8M)
[05/25 10:05:51    345s] (I)       Done Read nodes and places (cpu=0.010s, mem=1216.8M)
[05/25 10:05:51    345s] (I)       Read nets... (mem=1216.8M)
[05/25 10:05:51    345s] (I)       Done Read nets (cpu=0.050s, mem=1216.8M)
[05/25 10:05:51    345s] (I)       Done Read data from FE (cpu=0.060s, mem=1216.8M)
[05/25 10:05:51    345s] (I)       before initializing RouteDB syMemory usage = 1216.8 MB
[05/25 10:05:51    345s] (I)       congestionReportName   : 
[05/25 10:05:51    345s] (I)       layerRangeFor2DCongestion : 
[05/25 10:05:51    345s] (I)       buildTerm2TermWires    : 1
[05/25 10:05:51    345s] (I)       doTrackAssignment      : 1
[05/25 10:05:51    345s] (I)       dumpBookshelfFiles     : 0
[05/25 10:05:51    345s] (I)       numThreads             : 1
[05/25 10:05:51    345s] (I)       bufferingAwareRouting  : false
[05/25 10:05:51    345s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:05:51    345s] (I)       honorPin               : false
[05/25 10:05:51    345s] (I)       honorPinGuide          : true
[05/25 10:05:51    345s] (I)       honorPartition         : false
[05/25 10:05:51    345s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:05:51    345s] (I)       allowPartitionCrossover: false
[05/25 10:05:51    345s] (I)       honorSingleEntry       : true
[05/25 10:05:51    345s] (I)       honorSingleEntryStrong : true
[05/25 10:05:51    345s] (I)       handleViaSpacingRule   : false
[05/25 10:05:51    345s] (I)       handleEolSpacingRule   : false
[05/25 10:05:51    345s] (I)       PDConstraint           : none
[05/25 10:05:51    345s] (I)       expBetterNDRHandling   : false
[05/25 10:05:51    345s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:05:51    345s] (I)       routingEffortLevel     : 3
[05/25 10:05:51    345s] (I)       effortLevel            : standard
[05/25 10:05:51    345s] [NR-eGR] minRouteLayer          : 2
[05/25 10:05:51    345s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:05:51    345s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:05:51    345s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:05:51    345s] (I)       numRowsPerGCell        : 1
[05/25 10:05:51    345s] (I)       speedUpLargeDesign     : 0
[05/25 10:05:51    345s] (I)       multiThreadingTA       : 1
[05/25 10:05:51    345s] (I)       optimizationMode       : false
[05/25 10:05:51    345s] (I)       routeSecondPG          : false
[05/25 10:05:51    345s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:05:51    345s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:05:51    345s] (I)       punchThroughDistance   : 500.00
[05/25 10:05:51    345s] (I)       scenicBound            : 1.15
[05/25 10:05:51    345s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:05:51    345s] (I)       source-to-sink ratio   : 0.00
[05/25 10:05:51    345s] (I)       targetCongestionRatioH : 1.00
[05/25 10:05:51    345s] (I)       targetCongestionRatioV : 1.00
[05/25 10:05:51    345s] (I)       layerCongestionRatio   : 0.70
[05/25 10:05:51    345s] (I)       m1CongestionRatio      : 0.10
[05/25 10:05:51    345s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:05:51    345s] (I)       localRouteEffort       : 1.00
[05/25 10:05:51    345s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:05:51    345s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:05:51    345s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:05:51    345s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:05:51    345s] (I)       routeVias              : 
[05/25 10:05:51    345s] (I)       readTROption           : true
[05/25 10:05:51    345s] (I)       extraSpacingFactor     : 1.00
[05/25 10:05:51    345s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:05:51    345s] (I)       routeSelectedNetsOnly  : false
[05/25 10:05:51    345s] (I)       clkNetUseMaxDemand     : false
[05/25 10:05:51    345s] (I)       extraDemandForClocks   : 0
[05/25 10:05:51    345s] (I)       steinerRemoveLayers    : false
[05/25 10:05:51    345s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:05:51    345s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:05:51    345s] (I)       similarTopologyRoutingFast : false
[05/25 10:05:51    345s] (I)       spanningTreeRefinement : false
[05/25 10:05:51    345s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:05:51    345s] (I)       starting read tracks
[05/25 10:05:51    345s] (I)       build grid graph
[05/25 10:05:51    345s] (I)       build grid graph start
[05/25 10:05:51    345s] [NR-eGR] Metal1 has no routable track
[05/25 10:05:51    345s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:05:51    345s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:05:51    345s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:05:51    345s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:05:51    345s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:05:51    345s] (I)       build grid graph end
[05/25 10:05:51    345s] (I)       merge level 0
[05/25 10:05:51    345s] (I)       numViaLayers=11
[05/25 10:05:51    345s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:05:51    345s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:05:51    345s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:05:51    345s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:05:51    345s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:05:51    345s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:05:51    345s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:05:51    345s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:05:51    345s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:05:51    345s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:05:51    345s] (I)       end build via table
[05/25 10:05:51    345s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:05:51    345s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:05:51    345s] (I)       readDataFromPlaceDB
[05/25 10:05:51    345s] (I)       Read net information..
[05/25 10:05:51    345s] [NR-eGR] Read numTotalNets=14973  numIgnoredNets=0
[05/25 10:05:51    345s] (I)       Read testcase time = 0.000 seconds
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] (I)       read default dcut vias
[05/25 10:05:51    345s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:05:51    345s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:05:51    345s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:05:51    345s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:05:51    345s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:05:51    345s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:05:51    345s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:05:51    345s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:05:51    345s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:05:51    345s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:05:51    345s] (I)       early_global_route_priority property id does not exist.
[05/25 10:05:51    345s] (I)       build grid graph start
[05/25 10:05:51    345s] (I)       build grid graph end
[05/25 10:05:51    345s] (I)       Model blockage into capacity
[05/25 10:05:51    345s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:05:51    345s] (I)       Modeling time = 0.010 seconds
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] (I)       Number of ignored nets = 0
[05/25 10:05:51    345s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 10:05:51    345s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:05:51    345s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:05:51    345s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:05:51    345s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 10:05:51    345s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1216.8 MB
[05/25 10:05:51    345s] (I)       Ndr track 0 does not exist
[05/25 10:05:51    345s] (I)       Layer1  viaCost=200.00
[05/25 10:05:51    345s] (I)       Layer2  viaCost=200.00
[05/25 10:05:51    345s] (I)       Layer3  viaCost=200.00
[05/25 10:05:51    345s] (I)       Layer4  viaCost=200.00
[05/25 10:05:51    345s] (I)       Layer5  viaCost=200.00
[05/25 10:05:51    345s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:05:51    345s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:05:51    345s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:05:51    345s] (I)       Site width          :   400  (dbu)
[05/25 10:05:51    345s] (I)       Row height          :  3420  (dbu)
[05/25 10:05:51    345s] (I)       GCell width         :  3420  (dbu)
[05/25 10:05:51    345s] (I)       GCell height        :  3420  (dbu)
[05/25 10:05:51    345s] (I)       Grid                :   197   195     6
[05/25 10:05:51    345s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:05:51    345s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:05:51    345s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:05:51    345s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:05:51    345s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:05:51    345s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:05:51    345s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:05:51    345s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:05:51    345s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:05:51    345s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:05:51    345s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:05:51    345s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:05:51    345s] (I)       --------------------------------------------------------
[05/25 10:05:51    345s] 
[05/25 10:05:51    345s] [NR-eGR] ============ Routing rule table ============
[05/25 10:05:51    345s] [NR-eGR] Rule id: 0  Nets: 14973 
[05/25 10:05:51    345s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:05:51    345s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:05:51    345s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:05:51    345s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:05:51    345s] [NR-eGR] ========================================
[05/25 10:05:51    345s] [NR-eGR] 
[05/25 10:05:51    345s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:05:51    345s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:05:51    345s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:05:51    345s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:05:51    345s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:05:51    345s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:05:51    345s] (I)       After initializing earlyGlobalRoute syMemory usage = 1216.8 MB
[05/25 10:05:51    345s] (I)       Loading and dumping file time : 0.09 seconds
[05/25 10:05:51    345s] (I)       ============= Initialization =============
[05/25 10:05:51    345s] (I)       totalPins=63977  totalGlobalPin=63038 (98.53%)
[05/25 10:05:51    345s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:05:51    345s] [NR-eGR] Layer group 1: route 14973 net(s) in layer range [2, 6]
[05/25 10:05:51    345s] (I)       ============  Phase 1a Route ============
[05/25 10:05:51    345s] (I)       Phase 1a runs 0.04 seconds
[05/25 10:05:51    345s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] (I)       ============  Phase 1b Route ============
[05/25 10:05:51    345s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.712163e+05um
[05/25 10:05:51    345s] (I)       ============  Phase 1c Route ============
[05/25 10:05:51    345s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] (I)       ============  Phase 1d Route ============
[05/25 10:05:51    345s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] (I)       ============  Phase 1e Route ============
[05/25 10:05:51    345s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:05:51    345s] (I)       Usage: 158606 = (82286 H, 76320 V) = (11.95% H, 7.87% V) = (1.407e+05um H, 1.305e+05um V)
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.712163e+05um
[05/25 10:05:51    345s] [NR-eGR] 
[05/25 10:05:51    345s] (I)       ============  Phase 1l Route ============
[05/25 10:05:51    345s] (I)       Phase 1l runs 0.03 seconds
[05/25 10:05:51    345s] (I)       
[05/25 10:05:51    345s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:05:51    345s] [NR-eGR]                        OverCon            
[05/25 10:05:51    345s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:05:51    345s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:05:51    345s] [NR-eGR] ----------------------------------------------
[05/25 10:05:51    345s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR]  Metal2  (2)         7( 0.02%)   ( 0.02%) 
[05/25 10:05:51    345s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR] ----------------------------------------------
[05/25 10:05:51    345s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[05/25 10:05:51    345s] [NR-eGR] 
[05/25 10:05:51    345s] (I)       Total Global Routing Runtime: 0.13 seconds
[05/25 10:05:51    345s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:05:51    345s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:05:51    345s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:05:51    345s] (I)       ============= track Assignment ============
[05/25 10:05:51    345s] (I)       extract Global 3D Wires
[05/25 10:05:52    345s] (I)       Extract Global WL : time=0.00
[05/25 10:05:52    345s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:05:52    345s] (I)       Initialization real time=0.00 seconds
[05/25 10:05:52    345s] (I)       Run Multi-thread track assignment
[05/25 10:05:52    346s] (I)       Kernel real time=0.42 seconds
[05/25 10:05:52    346s] (I)       End Greedy Track Assignment
[05/25 10:05:52    346s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:05:52    346s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 63931
[05/25 10:05:52    346s] [NR-eGR] Metal2  (2V) length: 1.115040e+05um, number of vias: 99442
[05/25 10:05:52    346s] [NR-eGR] Metal3  (3H) length: 1.285092e+05um, number of vias: 4801
[05/25 10:05:52    346s] [NR-eGR] Metal4  (4V) length: 2.924530e+04um, number of vias: 1279
[05/25 10:05:52    346s] [NR-eGR] Metal5  (5H) length: 1.576583e+04um, number of vias: 39
[05/25 10:05:52    346s] [NR-eGR] Metal6  (6V) length: 1.159943e+03um, number of vias: 0
[05/25 10:05:52    346s] [NR-eGR] Total length: 2.861843e+05um, number of vias: 169492
[05/25 10:05:52    346s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:05:52    346s] [NR-eGR] Total eGR-routed clock nets wire length: 1.733444e+04um 
[05/25 10:05:52    346s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:05:52    346s] [NR-eGR] End Peak syMemory usage = 1175.1 MB
[05/25 10:05:52    346s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.89 seconds
[05/25 10:05:52    346s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/25 10:05:52    346s] Legalization setup...
[05/25 10:05:52    346s] Using cell based legalization.
[05/25 10:05:52    346s] OPERPROF: Starting DPlace-Init at level 1, MEM:1172.6M
[05/25 10:05:52    346s] #spOpts: N=45 mergeVia=F 
[05/25 10:05:52    346s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1172.6M
[05/25 10:05:52    346s] Core basic site is CoreSite
[05/25 10:05:52    346s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1172.6M
[05/25 10:05:52    346s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:05:52    346s] SiteArray: use 1,091,496 bytes
[05/25 10:05:52    346s] SiteArray: current memory after site array memory allocatiion 1172.6M
[05/25 10:05:52    346s] SiteArray: FP blocked sites are writable
[05/25 10:05:52    346s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.004, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.006, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1172.6M
[05/25 10:05:52    346s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:05:52    346s] Mark StBox On SiteArr starts
[05/25 10:05:52    346s] Mark StBox On SiteArr ends
[05/25 10:05:52    346s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.032, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Starting CMU at level 4, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.044, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.044, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1172.6M
[05/25 10:05:52    346s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1172.6M
[05/25 10:05:52    346s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1172.6MB).
[05/25 10:05:52    346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:1172.6M
[05/25 10:05:52    346s] (I)       Load db... (mem=1172.6M)
[05/25 10:05:52    346s] (I)       Read data from FE... (mem=1172.6M)
[05/25 10:05:52    346s] (I)       Read nodes and places... (mem=1172.6M)
[05/25 10:05:52    346s] (I)       Number of ignored instance 0
[05/25 10:05:52    346s] (I)       numMoveCells=14897, numMacros=0  numPads=46  numMultiRowHeightInsts=0
[05/25 10:05:52    346s] (I)       Done Read nodes and places (cpu=0.010s, mem=1174.8M)
[05/25 10:05:52    346s] (I)       Read rows... (mem=1174.8M)
[05/25 10:05:52    346s] (I)       Done Read rows (cpu=0.000s, mem=1174.8M)
[05/25 10:05:52    346s] (I)       Done Read data from FE (cpu=0.010s, mem=1174.8M)
[05/25 10:05:52    346s] (I)       Done Load db (cpu=0.010s, mem=1174.8M)
[05/25 10:05:52    346s] (I)       Constructing placeable region... (mem=1174.8M)
[05/25 10:05:52    346s] (I)       Constructing bin map
[05/25 10:05:52    346s] (I)       Initialize bin information with width=34200 height=34200
[05/25 10:05:52    346s] (I)       Done constructing bin map
[05/25 10:05:52    346s] (I)       Removing 0 blocked bin with high fixed inst density
[05/25 10:05:52    346s] (I)       Compute region effective width... (mem=1174.8M)
[05/25 10:05:52    346s] (I)       Done Compute region effective width (cpu=0.000s, mem=1174.8M)
[05/25 10:05:52    346s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1174.8M)
[05/25 10:05:52    346s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:05:52    346s] Validating CTS configuration...
[05/25 10:05:52    346s] Checking module port directions...
[05/25 10:05:52    346s] Leaving CCOpt scope...
[05/25 10:05:52    346s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:52    346s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:52    346s] Non-default CCOpt properties:
[05/25 10:05:52    346s] cts_merge_clock_gates is set for at least one key
[05/25 10:05:52    346s] cts_merge_clock_logic is set for at least one key
[05/25 10:05:52    346s] preferred_extra_space is set for at least one key
[05/25 10:05:52    346s] route_type is set for at least one key
[05/25 10:05:52    346s] source_driver is set for at least one key
[05/25 10:05:52    346s] target_max_trans_sdc is set for at least one key
[05/25 10:05:52    346s] Route type trimming info:
[05/25 10:05:52    346s]   No route type modifications were made.
[05/25 10:05:52    346s] Accumulated time to calculate placeable region: 0
[05/25 10:05:52    346s] (I)       Initializing Steiner engine. 
[05/25 10:05:52    346s] Updating RC grid for preRoute extraction ...
[05/25 10:05:52    346s] Initializing multi-corner resistance tables ...
[05/25 10:05:52    346s] Rebuilding timing graph...
[05/25 10:05:53    347s] Rebuilding timing graph done.
[05/25 10:05:53    347s] End AAE Lib Interpolated Model. (MEM=1176.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:05:53    347s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/25 10:05:53    347s] Original list had 16 cells:
[05/25 10:05:53    347s] CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 10:05:53    347s] New trimmed list has 9 cells:
[05/25 10:05:53    347s] CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 10:05:53    347s] Accumulated time to calculate placeable region: 0
[05/25 10:05:53    347s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/25 10:05:53    347s] Original list had 19 cells:
[05/25 10:05:53    347s] CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/25 10:05:53    347s] New trimmed list has 10 cells:
[05/25 10:05:53    347s] CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/25 10:05:53    347s] Accumulated time to calculate placeable region: 0
[05/25 10:05:53    347s] Accumulated time to calculate placeable region: 0
[05/25 10:05:55    349s] Clock tree balancer configuration for clock_tree clk:
[05/25 10:05:55    349s] Non-default CCOpt properties:
[05/25 10:05:55    349s]   cts_merge_clock_gates: true (default: false)
[05/25 10:05:55    349s]   cts_merge_clock_logic: true (default: false)
[05/25 10:05:55    349s]   route_type (leaf): default_route_type_leaf (default: default)
[05/25 10:05:55    349s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/25 10:05:55    349s]   route_type (top): default_route_type_nonleaf (default: default)
[05/25 10:05:55    349s]   source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/25 10:05:55    349s] For power domain auto-default:
[05/25 10:05:55    349s]   Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/25 10:05:55    349s]   Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/25 10:05:55    349s]   Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/25 10:05:55    349s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 93322.908um^2
[05/25 10:05:55    349s] Top Routing info:
[05/25 10:05:55    349s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:55    349s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/25 10:05:55    349s] Trunk Routing info:
[05/25 10:05:55    349s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:55    349s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 10:05:55    349s] Leaf Routing info:
[05/25 10:05:55    349s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 10:05:55    349s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 10:05:55    349s] For timing_corner slow_corner:setup, late and power domain auto-default:
[05/25 10:05:55    349s]   Slew time target (leaf):    0.100ns
[05/25 10:05:55    349s]   Slew time target (trunk):   0.100ns
[05/25 10:05:55    349s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/25 10:05:55    349s]   Buffer unit delay: 0.076ns
[05/25 10:05:55    349s]   Buffer max distance: 693.333um
[05/25 10:05:55    349s] Fastest wire driving cells and distances:
[05/25 10:05:55    349s]   Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/25 10:05:55    349s]   Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
[05/25 10:05:55    349s]   Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Logic Sizing Table:
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] ----------------------------------------------------------
[05/25 10:05:55    349s] Cell    Instance count    Source    Eligible library cells
[05/25 10:05:55    349s] ----------------------------------------------------------
[05/25 10:05:55    349s]   (empty table)
[05/25 10:05:55    349s] ----------------------------------------------------------
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/25 10:05:55    349s]   Sources:                     pin clk
[05/25 10:05:55    349s]   Total number of sinks:       4707
[05/25 10:05:55    349s]   Delay constrained sinks:     4707
[05/25 10:05:55    349s]   Non-leaf sinks:              0
[05/25 10:05:55    349s]   Ignore pins:                 0
[05/25 10:05:55    349s]  Timing corner slow_corner:setup.late:
[05/25 10:05:55    349s]   Skew target:                 0.076ns
[05/25 10:05:55    349s] Primary reporting skew group is skew_group clk/constraint_basic with 4707 clock sinks.
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Via Selection for Estimated Routes (rule default):
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] ------------------------------------------------------------------------
[05/25 10:05:55    349s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/25 10:05:55    349s] Range                            (Ohm)    (fF)     (fs)     Only
[05/25 10:05:55    349s] ------------------------------------------------------------------------
[05/25 10:05:55    349s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[05/25 10:05:55    349s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[05/25 10:05:55    349s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[05/25 10:05:55    349s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[05/25 10:05:55    349s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[05/25 10:05:55    349s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[05/25 10:05:55    349s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[05/25 10:05:55    349s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[05/25 10:05:55    349s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[05/25 10:05:55    349s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[05/25 10:05:55    349s] ------------------------------------------------------------------------
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] No ideal or dont_touch nets found in the clock tree
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Filtering reasons for cell type: buffer
[05/25 10:05:55    349s] =======================================
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] Clock trees    Power domain    Reason              Library cells
[05/25 10:05:55    349s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/25 10:05:55    349s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/25 10:05:55    349s]                                                      CLKBUFX8LVT }
[05/25 10:05:55    349s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Filtering reasons for cell type: inverter
[05/25 10:05:55    349s] =========================================
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] Clock trees    Power domain    Reason              Library cells
[05/25 10:05:55    349s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/25 10:05:55    349s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT }
[05/25 10:05:55    349s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] 
[05/25 10:05:55    349s] Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
[05/25 10:05:55    349s] CCOpt configuration status: all checks passed.
[05/25 10:05:55    349s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/25 10:05:55    349s] No exclusion drivers are needed.
[05/25 10:05:55    349s] Antenna diode management...
[05/25 10:05:55    349s]   Found 0 antenna diodes in the clock trees.
[05/25 10:05:55    349s]   
[05/25 10:05:55    349s] Antenna diode management done.
[05/25 10:05:55    349s] Adding driver cells for primary IOs...
[05/25 10:05:55    349s]   
[05/25 10:05:55    349s]   ----------------------------------------------------------------------------------------------
[05/25 10:05:55    349s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/25 10:05:55    349s]   ----------------------------------------------------------------------------------------------
[05/25 10:05:55    349s]     (empty table)
[05/25 10:05:55    349s]   ----------------------------------------------------------------------------------------------
[05/25 10:05:55    349s]   
[05/25 10:05:55    349s]   
[05/25 10:05:55    349s] Adding driver cells for primary IOs done.
[05/25 10:05:55    349s] Adding driver cell for primary IO roots...
[05/25 10:05:55    349s] Adding driver cell for primary IO roots done.
[05/25 10:05:55    349s] Maximizing clock DAG abstraction...
[05/25 10:05:55    349s] Maximizing clock DAG abstraction done.
[05/25 10:05:55    349s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:03.5)
[05/25 10:05:55    349s] Synthesizing clock trees...
[05/25 10:05:55    349s]   Preparing To Balance...
[05/25 10:05:55    349s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:1224.6M
[05/25 10:05:55    349s] #spOpts: N=45 mergeVia=F 
[05/25 10:05:55    349s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Starting CMU at level 4, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1224.6M
[05/25 10:05:55    349s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1224.6M
[05/25 10:05:55    349s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1224.6MB).
[05/25 10:05:55    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.050, MEM:1224.6M
[05/25 10:05:55    349s]   Merging duplicate siblings in DAG...
[05/25 10:05:55    349s]     Clock DAG stats before merging:
[05/25 10:05:55    349s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/25 10:05:55    349s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/25 10:05:55    349s]     Resynthesising clock tree into netlist...
[05/25 10:05:55    349s]       Reset timing graph...
[05/25 10:05:55    349s] Ignoring AAE DB Resetting ...
[05/25 10:05:55    349s]       Reset timing graph done.
[05/25 10:05:55    349s]     Resynthesising clock tree into netlist done.
[05/25 10:05:55    349s]     
[05/25 10:05:55    349s]     Disconnecting clock tree from netlist...
[05/25 10:05:55    349s]     Disconnecting clock tree from netlist done.
[05/25 10:05:55    349s]   Merging duplicate siblings in DAG done.
[05/25 10:05:55    349s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/25 10:05:55    349s]   CCOpt::Phase::Construction...
[05/25 10:05:55    349s]   Stage::Clustering...
[05/25 10:05:55    349s]   Clustering...
[05/25 10:05:55    349s]     Initialize for clustering...
[05/25 10:05:55    349s]     Clock DAG stats before clustering:
[05/25 10:05:55    349s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/25 10:05:55    349s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/25 10:05:55    349s]     Computing max distances from locked parents...
[05/25 10:05:55    349s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/25 10:05:55    349s]     Computing max distances from locked parents done.
[05/25 10:05:55    349s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:05:55    349s]     Bottom-up phase...
[05/25 10:05:55    349s]     Clustering clock_tree clk...
[05/25 10:05:56    350s]       Rebuilding timing graph...
[05/25 10:05:56    350s]       Rebuilding timing graph done.
[05/25 10:05:56    350s] End AAE Lib Interpolated Model. (MEM=1215.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:58    351s] Accumulated time to calculate placeable region: 0
[05/25 10:05:59    353s]       Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:05:59    353s]       Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:05:59    353s]     Clustering clock_tree clk done.
[05/25 10:05:59    353s]     Clock DAG stats after bottom-up phase:
[05/25 10:05:59    353s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/25 10:05:59    353s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/25 10:05:59    353s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/25 10:05:59    353s]        Bufs: CLKBUFX20LVT: 53 
[05/25 10:05:59    353s]     Bottom-up phase done. (took cpu=0:00:04.3 real=0:00:04.3)
[05/25 10:05:59    353s]     Legalizing clock trees...
[05/25 10:05:59    353s]     Resynthesising clock tree into netlist...
[05/25 10:05:59    353s]       Reset timing graph...
[05/25 10:05:59    353s] Ignoring AAE DB Resetting ...
[05/25 10:05:59    353s]       Reset timing graph done.
[05/25 10:05:59    353s]     Resynthesising clock tree into netlist done.
[05/25 10:05:59    353s]     Commiting net attributes....
[05/25 10:05:59    353s]     Commiting net attributes. done.
[05/25 10:05:59    353s]     Leaving CCOpt scope - ClockRefiner...
[05/25 10:05:59    353s] Assigned high priority to 4760 cells.
[05/25 10:05:59    353s]     Performing a single pass refine place with FGC disabled for datapath.
[05/25 10:06:00    353s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1215.0M
[05/25 10:06:00    353s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:00    353s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:00    353s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.010, REAL:0.001, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Starting CMU at level 5, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.070, REAL:0.064, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.070, REAL:0.065, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:00    354s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1215.0MB).
[05/25 10:06:00    354s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.098, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.098, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF: Starting RefinePlace at level 1, MEM:1215.0M
[05/25 10:06:00    354s] *** Starting refinePlace (0:05:54 mem=1215.0M) ***
[05/25 10:06:00    354s] Total net bbox length = 2.114e+05 (1.088e+05 1.026e+05) (ext = 4.525e+03)
[05/25 10:06:00    354s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:00    354s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:00    354s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1215.0M
[05/25 10:06:00    354s] Starting refinePlace ...
[05/25 10:06:00    354s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 10:06:00    354s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1215.0MB) @(0:05:54 - 0:05:55).
[05/25 10:06:00    354s] Move report: preRPlace moves 446 insts, mean move: 0.97 um, max move: 3.71 um
[05/25 10:06:00    354s] 	Max move on inst (U8456): (77.80, 98.80) --> (79.80, 100.51)
[05/25 10:06:00    354s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
[05/25 10:06:00    354s] wireLenOptFixPriorityInst 4707 inst fixed
[05/25 10:06:00    354s] 
[05/25 10:06:00    354s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:06:01    355s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:01    355s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1215.0MB) @(0:05:55 - 0:05:55).
[05/25 10:06:01    355s] Move report: Detail placement moves 446 insts, mean move: 0.97 um, max move: 3.71 um
[05/25 10:06:01    355s] 	Max move on inst (U8456): (77.80, 98.80) --> (79.80, 100.51)
[05/25 10:06:01    355s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1215.0MB
[05/25 10:06:01    355s] Statistics of distance of Instance movement in refine placement:
[05/25 10:06:01    355s]   maximum (X+Y) =         3.71 um
[05/25 10:06:01    355s]   inst (U8456) with max move: (77.8, 98.8) -> (79.8, 100.51)
[05/25 10:06:01    355s]   mean    (X+Y) =         0.97 um
[05/25 10:06:01    355s] Summary Report:
[05/25 10:06:01    355s] Instances move: 446 (out of 14950 movable)
[05/25 10:06:01    355s] Instances flipped: 0
[05/25 10:06:01    355s] Mean displacement: 0.97 um
[05/25 10:06:01    355s] Max displacement: 3.71 um (Instance: U8456) (77.8, 98.8) -> (79.8, 100.51)
[05/25 10:06:01    355s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
[05/25 10:06:01    355s] Total instances moved : 446
[05/25 10:06:01    355s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.940, REAL:0.950, MEM:1215.0M
[05/25 10:06:01    355s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.524e+03)
[05/25 10:06:01    355s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1215.0MB
[05/25 10:06:01    355s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1215.0MB) @(0:05:54 - 0:05:55).
[05/25 10:06:01    355s] *** Finished refinePlace (0:05:55 mem=1215.0M) ***
[05/25 10:06:01    355s] OPERPROF: Finished RefinePlace at level 1, CPU:1.030, REAL:1.030, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.0M
[05/25 10:06:01    355s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:01    355s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting CMU at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.058, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1215.0MB).
[05/25 10:06:01    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1215.0M
[05/25 10:06:01    355s]     Moved 169, flipped 37 and cell swapped 0 of 4760 clock instance(s) during refinement.
[05/25 10:06:01    355s]     The largest move was 3.42 microns for CTS_ccl_buf_00158.
[05/25 10:06:01    355s] Moved 3 and flipped 0 of 53 clock instances (excluding sinks) during refinement
[05/25 10:06:01    355s] The largest move for clock insts (excluding sinks) was 3.42 microns. The inst with this movement was CTS_ccl_buf_00158
[05/25 10:06:01    355s] Moved 166 and flipped 37 of 4707 clock sinks during refinement.
[05/25 10:06:01    355s] The largest move for clock sinks was 3.31 microns. The inst with this movement was DUT2_instruction_array_reg_102__8_
[05/25 10:06:01    355s] Revert refine place priority changes on 0 cells.
[05/25 10:06:01    355s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.0M
[05/25 10:06:01    355s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:01    355s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting CMU at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.051, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.052, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1215.0MB).
[05/25 10:06:01    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1215.0M
[05/25 10:06:01    355s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.6)
[05/25 10:06:01    355s]     Disconnecting clock tree from netlist...
[05/25 10:06:01    355s]     Disconnecting clock tree from netlist done.
[05/25 10:06:01    355s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.0M
[05/25 10:06:01    355s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:01    355s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.011, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Starting CMU at level 4, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.042, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.043, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1215.0M
[05/25 10:06:01    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1215.0M
[05/25 10:06:01    355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1215.0MB).
[05/25 10:06:01    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1215.0M
[05/25 10:06:01    355s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:06:01    355s]     Rebuilding timing graph...
[05/25 10:06:02    356s]     Rebuilding timing graph done.
[05/25 10:06:02    356s] End AAE Lib Interpolated Model. (MEM=1215.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:06:02    356s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     Clock tree legalization - Histogram:
[05/25 10:06:02    356s]     ====================================
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     --------------------------------
[05/25 10:06:02    356s]     Movement (um)    Number of cells
[05/25 10:06:02    356s]     --------------------------------
[05/25 10:06:02    356s]     [1.6,1.782)             1
[05/25 10:06:02    356s]     [1.782,1.964)           0
[05/25 10:06:02    356s]     [1.964,2.146)           0
[05/25 10:06:02    356s]     [2.146,2.328)           0
[05/25 10:06:02    356s]     [2.328,2.51)            0
[05/25 10:06:02    356s]     [2.51,2.692)            0
[05/25 10:06:02    356s]     [2.692,2.874)           0
[05/25 10:06:02    356s]     [2.874,3.056)           0
[05/25 10:06:02    356s]     [3.056,3.238)           0
[05/25 10:06:02    356s]     [3.238,3.42)            2
[05/25 10:06:02    356s]     --------------------------------
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     Clock tree legalization - Top 10 Movements:
[05/25 10:06:02    356s]     ===========================================
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s]     Movement (um)    Desired              Achieved             Node
[05/25 10:06:02    356s]                      location             location             
[05/25 10:06:02    356s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s]         3.42         (168.200,197.980)    (168.200,194.560)    ccl_a clock buffer, uid:A12ce2 (a lib_cell CLKBUFX20LVT) at (168.200,194.560), in power domain auto-default
[05/25 10:06:02    356s]         3.42         (168.200,197.980)    (168.200,201.400)    ccl clock buffer, uid:A12ce4 (a lib_cell CLKBUFX20LVT) at (168.200,201.400), in power domain auto-default
[05/25 10:06:02    356s]         1.6          (179.200,269.800)    (180.800,269.800)    ccl_a clock buffer, uid:A12cb6 (a lib_cell CLKBUFX20LVT) at (180.800,269.800), in power domain auto-default
[05/25 10:06:02    356s]         0            (198.305,61.845)     (198.305,61.845)     ccl_a clock buffer, uid:A12cd7 (a lib_cell CLKBUFX20LVT) at (196.600,61.180), in power domain auto-default
[05/25 10:06:02    356s]         0            (177.105,72.105)     (177.105,72.105)     ccl_a clock buffer, uid:A12cba (a lib_cell CLKBUFX20LVT) at (175.400,71.440), in power domain auto-default
[05/25 10:06:02    356s]         0            (287.505,109.725)    (287.505,109.725)    ccl_a clock buffer, uid:A12cac (a lib_cell CLKBUFX20LVT) at (285.800,109.060), in power domain auto-default
[05/25 10:06:02    356s]         0            (169.905,195.225)    (169.905,195.225)    ccl_a clock buffer, uid:A12ce2 (a lib_cell CLKBUFX20LVT) at (168.200,194.560), in power domain auto-default
[05/25 10:06:02    356s]         0            (177.105,198.645)    (177.105,198.645)    ccl_a clock buffer, uid:A12ce1 (a lib_cell CLKBUFX20LVT) at (175.400,197.980), in power domain auto-default
[05/25 10:06:02    356s]         0            (169.905,202.065)    (169.905,202.065)    ccl clock buffer, uid:A12ce4 (a lib_cell CLKBUFX20LVT) at (168.200,201.400), in power domain auto-default
[05/25 10:06:02    356s]         0            (16.705,157.605)     (16.705,157.605)     ccl_a clock buffer, uid:A12ce6 (a lib_cell CLKBUFX20LVT) at (15.000,156.940), in power domain auto-default
[05/25 10:06:02    356s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s]     
[05/25 10:06:02    356s]     Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/25 10:06:02    356s]     Clock DAG stats after 'Clustering':
[05/25 10:06:02    356s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/25 10:06:02    356s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/25 10:06:02    356s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/25 10:06:02    356s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:02    356s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.324pF, total=1.447pF
[05/25 10:06:02    356s]       wire lengths     : top=0.000um, trunk=1845.111um, leaf=17317.362um, total=19162.472um
[05/25 10:06:02    356s]     Clock DAG net violations after 'Clustering': none
[05/25 10:06:02    356s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/25 10:06:02    356s]       Trunk : target=0.100ns count=6 avg=0.057ns sd=0.025ns min=0.025ns max=0.080ns {3 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:02    356s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {15 <= 0.060ns, 33 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:02    356s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/25 10:06:02    356s]        Bufs: CLKBUFX20LVT: 53 
[05/25 10:06:02    356s]     Primary reporting skew group after 'Clustering':
[05/25 10:06:02    356s]       skew_group clk/constraint_basic: insertion delay [min=0.326, max=0.336, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.326, 0.336} (wid=0.014 ws=0.011) (gid=0.326 gs=0.005)
[05/25 10:06:02    356s]     Skew group summary after 'Clustering':
[05/25 10:06:02    356s]       skew_group clk/constraint_basic: insertion delay [min=0.326, max=0.336, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.326, 0.336} (wid=0.014 ws=0.011) (gid=0.326 gs=0.005)
[05/25 10:06:02    356s]     Clock network insertion delays are now [0.326ns, 0.336ns] average 0.332ns std.dev 0.002ns
[05/25 10:06:02    356s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:02    356s]     Legalizer new API calls during this step: 1102 succeeded with high effort: 1102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:02    356s]   Clustering done. (took cpu=0:00:07.2 real=0:00:07.2)
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] Post-Clustering Statistics Report
[05/25 10:06:02    356s] =================================
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] Fanout Statistics:
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] -------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/25 10:06:02    356s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[05/25 10:06:02    356s] -------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s] Trunk         7       7.714       1        17        7.804      {4 <= 4, 2 <= 16, 1 <= 20}
[05/25 10:06:02    356s] Leaf         48      98.062      94       100        1.603      {1 <= 94, 9 <= 96, 17 <= 98, 21 <= 100}
[05/25 10:06:02    356s] -------------------------------------------------------------------------------------------------------
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] Clustering Failure Statistics:
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] ----------------------------------------------
[05/25 10:06:02    356s] Net Type    Clusters    Clusters    Transition
[05/25 10:06:02    356s]             Tried       Failed      Failures
[05/25 10:06:02    356s] ----------------------------------------------
[05/25 10:06:02    356s] Trunk           9          3            3
[05/25 10:06:02    356s] Leaf           48          0            0
[05/25 10:06:02    356s] ----------------------------------------------
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] Clustering Partition Statistics:
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] --------------------------------------------------------------------------------------
[05/25 10:06:02    356s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[05/25 10:06:02    356s]             Fraction    Fraction    Count        Size        Size    Size    Size
[05/25 10:06:02    356s] --------------------------------------------------------------------------------------
[05/25 10:06:02    356s] Trunk        0.000       1.000          3          17.333       1      48     26.577
[05/25 10:06:02    356s] Leaf         0.000       1.000          1        4707.000    4707    4707      0.000
[05/25 10:06:02    356s] --------------------------------------------------------------------------------------
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s] 
[05/25 10:06:02    356s]   Update congestion based capacitance...
[05/25 10:06:02    356s]   Resynthesising clock tree into netlist...
[05/25 10:06:02    356s]     Reset timing graph...
[05/25 10:06:02    356s] Ignoring AAE DB Resetting ...
[05/25 10:06:02    356s]     Reset timing graph done.
[05/25 10:06:02    356s]   Resynthesising clock tree into netlist done.
[05/25 10:06:02    356s]   Updating congestion map to accurately time the clock tree...
[05/25 10:06:02    356s]     Routing unrouted datapath nets connected to clock instances...
[05/25 10:06:03    356s]       Routed 0 unrouted datapath nets connected to clock instances
[05/25 10:06:03    356s]     Routing unrouted datapath nets connected to clock instances done.
[05/25 10:06:03    356s]     Leaving CCOpt scope - extractRC...
[05/25 10:06:03    356s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/25 10:06:03    356s] Extraction called for design 'microcontroller_interface_8_8' of instances=14950 and nets=15028 using extraction engine 'preRoute' .
[05/25 10:06:03    356s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:06:03    356s] RC Extraction called in multi-corner(1) mode.
[05/25 10:06:03    356s] RCMode: PreRoute
[05/25 10:06:03    356s]       RC Corner Indexes            0   
[05/25 10:06:03    356s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:06:03    356s] Resistance Scaling Factor    : 1.00000 
[05/25 10:06:03    356s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:06:03    356s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:06:03    356s] Shrink Factor                : 1.00000
[05/25 10:06:03    356s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:06:03    356s] Using Quantus QRC technology file ...
[05/25 10:06:03    356s] Updating RC grid for preRoute extraction ...
[05/25 10:06:03    356s] Initializing multi-corner resistance tables ...
[05/25 10:06:03    357s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1170.734M)
[05/25 10:06:03    357s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/25 10:06:03    357s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/25 10:06:03    357s]   Updating congestion map to accurately time the clock tree done.
[05/25 10:06:03    357s]   Disconnecting clock tree from netlist...
[05/25 10:06:03    357s]   Disconnecting clock tree from netlist done.
[05/25 10:06:03    357s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:06:03    357s]   Rebuilding timing graph...
[05/25 10:06:03    357s]   Rebuilding timing graph done.
[05/25 10:06:03    357s] End AAE Lib Interpolated Model. (MEM=1174.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:06:03    357s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/25 10:06:03    357s]   Clock DAG stats After congestion update:
[05/25 10:06:03    357s]     cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/25 10:06:03    357s]     cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/25 10:06:03    357s]     cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/25 10:06:03    357s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:03    357s]     wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:03    357s]     wire lengths     : top=0.000um, trunk=1845.111um, leaf=17317.362um, total=19162.472um
[05/25 10:06:03    357s]   Clock DAG net violations After congestion update: none
[05/25 10:06:03    357s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/25 10:06:03    357s]     Trunk : target=0.100ns count=6 avg=0.057ns sd=0.025ns min=0.025ns max=0.080ns {3 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:03    357s]     Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:03    357s]   Clock DAG library cell distribution After congestion update {count}:
[05/25 10:06:03    357s]      Bufs: CLKBUFX20LVT: 53 
[05/25 10:06:03    357s]   Primary reporting skew group After congestion update:
[05/25 10:06:03    357s]     skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    357s]   Skew group summary After congestion update:
[05/25 10:06:04    357s]     skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    357s]   Clock network insertion delays are now [0.327ns, 0.337ns] average 0.332ns std.dev 0.002ns
[05/25 10:06:04    357s]   Update congestion based capacitance done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/25 10:06:04    357s]   Stage::Clustering done. (took cpu=0:00:08.6 real=0:00:08.6)
[05/25 10:06:04    357s]   Stage::DRV Fixing...
[05/25 10:06:04    357s]   Fixing clock tree slew time and max cap violations...
[05/25 10:06:04    357s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:04    358s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/25 10:06:04    358s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/25 10:06:04    358s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/25 10:06:04    358s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/25 10:06:04    358s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:04    358s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:04    358s]       wire lengths     : top=0.000um, trunk=1845.111um, leaf=17317.362um, total=19162.472um
[05/25 10:06:04    358s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/25 10:06:04    358s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/25 10:06:04    358s]       Trunk : target=0.100ns count=6 avg=0.057ns sd=0.025ns min=0.025ns max=0.080ns {3 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:04    358s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:04    358s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/25 10:06:04    358s]        Bufs: CLKBUFX20LVT: 53 
[05/25 10:06:04    358s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[05/25 10:06:04    358s]       skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    358s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/25 10:06:04    358s]       skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    358s]     Clock network insertion delays are now [0.327ns, 0.337ns] average 0.332ns std.dev 0.002ns
[05/25 10:06:04    358s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:04    358s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:04    358s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:04    358s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/25 10:06:04    358s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:04    358s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/25 10:06:04    358s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/25 10:06:04    358s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/25 10:06:04    358s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/25 10:06:04    358s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:04    358s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:04    358s]       wire lengths     : top=0.000um, trunk=1845.111um, leaf=17317.362um, total=19162.472um
[05/25 10:06:04    358s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/25 10:06:04    358s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/25 10:06:04    358s]       Trunk : target=0.100ns count=6 avg=0.057ns sd=0.025ns min=0.025ns max=0.080ns {3 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:04    358s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:04    358s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/25 10:06:04    358s]        Bufs: CLKBUFX20LVT: 53 
[05/25 10:06:04    358s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/25 10:06:04    358s]       skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    358s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/25 10:06:04    358s]       skew_group clk/constraint_basic: insertion delay [min=0.327, max=0.337, avg=0.332, sd=0.002], skew [0.010 vs 0.076], 100% {0.327, 0.337} (wid=0.014 ws=0.011) (gid=0.326 gs=0.004)
[05/25 10:06:04    358s]     Clock network insertion delays are now [0.327ns, 0.337ns] average 0.332ns std.dev 0.002ns
[05/25 10:06:04    358s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:04    358s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:04    358s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:04    358s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:06:04    358s]   Stage::Insertion Delay Reduction...
[05/25 10:06:04    358s]   Removing unnecessary root buffering...
[05/25 10:06:04    358s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX20LVT/Y using a timing arc from cell CLKBUFX16LVT
[05/25 10:06:04    358s] Accumulated time to calculate placeable region: 0
[05/25 10:06:04    358s] Accumulated time to calculate placeable region: 0
[05/25 10:06:05    359s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/25 10:06:05    359s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:05    359s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/25 10:06:05    359s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:05    359s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:05    359s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:05    359s]       wire lengths     : top=0.000um, trunk=1837.381um, leaf=17317.362um, total=19154.743um
[05/25 10:06:05    359s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/25 10:06:05    359s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/25 10:06:05    359s]       Trunk : target=0.100ns count=5 avg=0.074ns sd=0.024ns min=0.034ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/25 10:06:05    359s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:05    359s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/25 10:06:05    359s]        Bufs: CLKBUFX20LVT: 52 
[05/25 10:06:05    359s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Skew group summary after 'Removing unnecessary root buffering':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Clock network insertion delays are now [0.282ns, 0.292ns] average 0.287ns std.dev 0.003ns
[05/25 10:06:05    359s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:05    359s]     Legalizer new API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:05    359s]   Removing unnecessary root buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/25 10:06:05    359s]   Removing unconstrained drivers...
[05/25 10:06:05    359s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/25 10:06:05    359s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:05    359s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/25 10:06:05    359s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:05    359s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:05    359s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:05    359s]       wire lengths     : top=0.000um, trunk=1837.381um, leaf=17317.362um, total=19154.743um
[05/25 10:06:05    359s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/25 10:06:05    359s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/25 10:06:05    359s]       Trunk : target=0.100ns count=5 avg=0.074ns sd=0.024ns min=0.034ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/25 10:06:05    359s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:05    359s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/25 10:06:05    359s]        Bufs: CLKBUFX20LVT: 52 
[05/25 10:06:05    359s]     Primary reporting skew group after 'Removing unconstrained drivers':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Skew group summary after 'Removing unconstrained drivers':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Clock network insertion delays are now [0.282ns, 0.292ns] average 0.287ns std.dev 0.003ns
[05/25 10:06:05    359s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:05    359s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:05    359s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:05    359s]   Reducing insertion delay 1...
[05/25 10:06:05    359s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/25 10:06:05    359s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:05    359s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/25 10:06:05    359s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:05    359s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:05    359s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:05    359s]       wire lengths     : top=0.000um, trunk=1837.381um, leaf=17317.362um, total=19154.743um
[05/25 10:06:05    359s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/25 10:06:05    359s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/25 10:06:05    359s]       Trunk : target=0.100ns count=5 avg=0.074ns sd=0.024ns min=0.034ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/25 10:06:05    359s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:05    359s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/25 10:06:05    359s]        Bufs: CLKBUFX20LVT: 52 
[05/25 10:06:05    359s]     Primary reporting skew group after 'Reducing insertion delay 1':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Skew group summary after 'Reducing insertion delay 1':
[05/25 10:06:05    359s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:05    359s]     Clock network insertion delays are now [0.282ns, 0.292ns] average 0.287ns std.dev 0.003ns
[05/25 10:06:05    359s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:05    359s]     Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:05    359s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:05    359s]   Removing longest path buffering...
[05/25 10:06:06    360s]     Clock DAG stats after 'Removing longest path buffering':
[05/25 10:06:06    360s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:06    360s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/25 10:06:06    360s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:06    360s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:06    360s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.330pF, total=1.453pF
[05/25 10:06:06    360s]       wire lengths     : top=0.000um, trunk=1837.381um, leaf=17317.362um, total=19154.743um
[05/25 10:06:06    360s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/25 10:06:06    360s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/25 10:06:06    360s]       Trunk : target=0.100ns count=5 avg=0.074ns sd=0.024ns min=0.034ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/25 10:06:06    360s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.063ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:06    360s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/25 10:06:06    360s]        Bufs: CLKBUFX20LVT: 52 
[05/25 10:06:06    360s]     Primary reporting skew group after 'Removing longest path buffering':
[05/25 10:06:06    360s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:06    360s]     Skew group summary after 'Removing longest path buffering':
[05/25 10:06:06    360s]       skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.292, avg=0.287, sd=0.003], skew [0.010 vs 0.076], 100% {0.282, 0.292} (wid=0.014 ws=0.011) (gid=0.282 gs=0.006)
[05/25 10:06:06    360s]     Clock network insertion delays are now [0.282ns, 0.292ns] average 0.287ns std.dev 0.003ns
[05/25 10:06:06    360s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:06    360s]     Legalizer new API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:06    360s]   Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/25 10:06:06    360s]   Reducing insertion delay 2...
[05/25 10:06:12    366s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX16LVT/Y using a timing arc from cell CLKBUFX20LVT
[05/25 10:06:14    368s] Path optimization required 824 stage delay updates 
[05/25 10:06:14    368s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/25 10:06:14    368s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:14    368s]       cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
[05/25 10:06:14    368s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:14    368s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:14    368s]       wire capacitance : top=0.000pF, trunk=0.120pF, leaf=1.332pF, total=1.452pF
[05/25 10:06:14    368s]       wire lengths     : top=0.000um, trunk=1798.661um, leaf=17352.248um, total=19150.909um
[05/25 10:06:14    368s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/25 10:06:14    368s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/25 10:06:14    368s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.018ns min=0.039ns max=0.077ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:14    368s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.064ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:14    368s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/25 10:06:14    368s]        Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
[05/25 10:06:14    368s]     Primary reporting skew group after 'Reducing insertion delay 2':
[05/25 10:06:14    368s]       skew_group clk/constraint_basic: insertion delay [min=0.266, max=0.272, avg=0.269, sd=0.001], skew [0.006 vs 0.076], 100% {0.266, 0.272} (wid=0.012 ws=0.008) (gid=0.264 gs=0.005)
[05/25 10:06:14    368s]     Skew group summary after 'Reducing insertion delay 2':
[05/25 10:06:14    368s]       skew_group clk/constraint_basic: insertion delay [min=0.266, max=0.272, avg=0.269, sd=0.001], skew [0.006 vs 0.076], 100% {0.266, 0.272} (wid=0.012 ws=0.008) (gid=0.264 gs=0.005)
[05/25 10:06:14    368s]     Clock network insertion delays are now [0.266ns, 0.272ns] average 0.269ns std.dev 0.001ns
[05/25 10:06:14    368s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:14    368s]     Legalizer new API calls during this step: 370 succeeded with high effort: 370 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:14    368s]   Reducing insertion delay 2 done. (took cpu=0:00:08.0 real=0:00:08.0)
[05/25 10:06:14    368s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:10.3 real=0:00:10.2)
[05/25 10:06:14    368s]   CCOpt::Phase::Construction done. (took cpu=0:00:19.1 real=0:00:19.2)
[05/25 10:06:14    368s]   CCOpt::Phase::Implementation...
[05/25 10:06:14    368s]   Stage::Reducing Power...
[05/25 10:06:14    368s]   Improving clock tree routing...
[05/25 10:06:14    368s]     Iteration 1...
[05/25 10:06:14    368s]     Iteration 1 done.
[05/25 10:06:14    368s]     Clock DAG stats after 'Improving clock tree routing':
[05/25 10:06:14    368s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:14    368s]       cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
[05/25 10:06:14    368s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/25 10:06:14    368s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:14    368s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.332pF, total=1.450pF
[05/25 10:06:14    368s]       wire lengths     : top=0.000um, trunk=1776.398um, leaf=17352.248um, total=19128.645um
[05/25 10:06:14    368s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/25 10:06:14    368s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/25 10:06:14    368s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.018ns min=0.039ns max=0.078ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:14    368s]       Leaf  : target=0.100ns count=48 avg=0.061ns sd=0.001ns min=0.059ns max=0.064ns {12 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:14    368s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/25 10:06:14    368s]        Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
[05/25 10:06:14    368s]     Primary reporting skew group after 'Improving clock tree routing':
[05/25 10:06:14    368s]       skew_group clk/constraint_basic: insertion delay [min=0.265, max=0.272, avg=0.269, sd=0.001], skew [0.007 vs 0.076], 100% {0.265, 0.272} (wid=0.012 ws=0.009) (gid=0.263 gs=0.003)
[05/25 10:06:14    368s]     Skew group summary after 'Improving clock tree routing':
[05/25 10:06:14    368s]       skew_group clk/constraint_basic: insertion delay [min=0.265, max=0.272, avg=0.269, sd=0.001], skew [0.007 vs 0.076], 100% {0.265, 0.272} (wid=0.012 ws=0.009) (gid=0.263 gs=0.003)
[05/25 10:06:14    368s]     Clock network insertion delays are now [0.265ns, 0.272ns] average 0.269ns std.dev 0.001ns
[05/25 10:06:14    368s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:14    368s]     Legalizer new API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:14    368s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:06:14    368s]   Reducing clock tree power 1...
[05/25 10:06:14    368s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/25 10:06:17    371s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:06:17    371s]     100% 
[05/25 10:06:17    371s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/25 10:06:17    371s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:17    371s]       cell areas       : b=315.666um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=315.666um^2
[05/25 10:06:17    371s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[05/25 10:06:17    371s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:17    371s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:17    371s]       wire lengths     : top=0.000um, trunk=1780.673um, leaf=17338.747um, total=19119.419um
[05/25 10:06:17    371s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/25 10:06:17    371s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/25 10:06:17    371s]       Trunk : target=0.100ns count=5 avg=0.061ns sd=0.015ns min=0.036ns max=0.072ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:17    371s]       Leaf  : target=0.100ns count=48 avg=0.077ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.060ns, 24 <= 0.080ns, 24 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:17    371s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/25 10:06:17    371s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 24 CLKBUFX12LVT: 24 CLKBUFX8LVT: 1 
[05/25 10:06:17    371s]     Primary reporting skew group after 'Reducing clock tree power 1':
[05/25 10:06:17    371s]       skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.284, avg=0.276, sd=0.003], skew [0.016 vs 0.076], 100% {0.269, 0.284} (wid=0.011 ws=0.009) (gid=0.275 gs=0.012)
[05/25 10:06:17    371s]     Skew group summary after 'Reducing clock tree power 1':
[05/25 10:06:17    371s]       skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.284, avg=0.276, sd=0.003], skew [0.016 vs 0.076], 100% {0.269, 0.284} (wid=0.011 ws=0.009) (gid=0.275 gs=0.012)
[05/25 10:06:17    371s]     Clock network insertion delays are now [0.269ns, 0.284ns] average 0.276ns std.dev 0.003ns
[05/25 10:06:17    371s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:17    371s]     Legalizer new API calls during this step: 181 succeeded with high effort: 181 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:17    371s]   Reducing clock tree power 1 done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/25 10:06:17    371s]   Reducing clock tree power 2...
[05/25 10:06:17    371s] Path optimization required 0 stage delay updates 
[05/25 10:06:17    371s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/25 10:06:17    371s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:17    371s]       cell areas       : b=315.666um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=315.666um^2
[05/25 10:06:17    371s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[05/25 10:06:17    371s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:17    371s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:17    371s]       wire lengths     : top=0.000um, trunk=1780.673um, leaf=17338.747um, total=19119.419um
[05/25 10:06:17    371s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/25 10:06:17    371s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/25 10:06:17    371s]       Trunk : target=0.100ns count=5 avg=0.061ns sd=0.015ns min=0.036ns max=0.072ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:17    371s]       Leaf  : target=0.100ns count=48 avg=0.077ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.060ns, 24 <= 0.080ns, 24 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:17    371s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/25 10:06:17    371s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 24 CLKBUFX12LVT: 24 CLKBUFX8LVT: 1 
[05/25 10:06:17    371s]     Primary reporting skew group after 'Reducing clock tree power 2':
[05/25 10:06:17    371s]       skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.284, avg=0.276, sd=0.003], skew [0.016 vs 0.076], 100% {0.269, 0.284} (wid=0.011 ws=0.009) (gid=0.275 gs=0.012)
[05/25 10:06:17    371s]     Skew group summary after 'Reducing clock tree power 2':
[05/25 10:06:17    371s]       skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.284, avg=0.276, sd=0.003], skew [0.016 vs 0.076], 100% {0.269, 0.284} (wid=0.011 ws=0.009) (gid=0.275 gs=0.012)
[05/25 10:06:17    371s]     Clock network insertion delays are now [0.269ns, 0.284ns] average 0.276ns std.dev 0.003ns
[05/25 10:06:17    371s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:17    371s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:17    371s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:17    371s]   Stage::Reducing Power done. (took cpu=0:00:03.2 real=0:00:03.2)
[05/25 10:06:17    371s]   Stage::Balancing...
[05/25 10:06:17    371s]   Approximately balancing fragments step...
[05/25 10:06:17    371s]     Resolve constraints - Approximately balancing fragments...
[05/25 10:06:17    371s]     Resolving skew group constraints...
[05/25 10:06:18    372s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/25 10:06:18    372s]     Resolving skew group constraints done.
[05/25 10:06:18    372s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/25 10:06:18    372s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/25 10:06:18    372s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/25 10:06:18    372s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:18    372s]     Approximately balancing fragments...
[05/25 10:06:18    372s]       Moving gates to improve sub-tree skew...
[05/25 10:06:18    372s]         Tried: 54 Succeeded: 0
[05/25 10:06:18    372s]         Topology Tried: 0 Succeeded: 0
[05/25 10:06:18    372s]         0 Succeeded with SS ratio
[05/25 10:06:18    372s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/25 10:06:18    372s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/25 10:06:18    372s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/25 10:06:18    372s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:18    372s]           cell areas       : b=315.666um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=315.666um^2
[05/25 10:06:18    372s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[05/25 10:06:18    372s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:18    372s]           wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:18    372s]           wire lengths     : top=0.000um, trunk=1780.673um, leaf=17338.747um, total=19119.419um
[05/25 10:06:18    372s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/25 10:06:18    372s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/25 10:06:18    372s]           Trunk : target=0.100ns count=5 avg=0.061ns sd=0.015ns min=0.036ns max=0.072ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:18    372s]           Leaf  : target=0.100ns count=48 avg=0.077ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.060ns, 24 <= 0.080ns, 24 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:18    372s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/25 10:06:18    372s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 24 CLKBUFX12LVT: 24 CLKBUFX8LVT: 1 
[05/25 10:06:18    372s]         Clock network insertion delays are now [0.269ns, 0.284ns] average 0.276ns std.dev 0.003ns
[05/25 10:06:18    372s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:18    372s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:18    372s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:18    372s]       Approximately balancing fragments bottom up...
[05/25 10:06:18    372s]         bottom up balancing: Info: CCOpt is analyzing the delay of a net driven by CLKBUFX12LVT/Y using a timing arc from cell BUFX2LVT
[05/25 10:06:20    374s]         Info: CCOpt is analyzing the delay of a net driven by CLKBUFX8LVT/Y using a timing arc from cell BUFX2LVT
[05/25 10:06:20    374s]         ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:20    374s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/25 10:06:20    374s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:20    374s]           cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:20    374s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:20    374s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:20    374s]           wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:20    374s]           wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:20    374s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/25 10:06:20    374s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/25 10:06:20    374s]           Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]           Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/25 10:06:20    374s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:20    374s]         Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:20    374s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:20    374s]         Legalizer new API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:20    374s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/25 10:06:20    374s]       Approximately balancing fragments, wire and cell delays...
[05/25 10:06:20    374s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/25 10:06:20    374s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/25 10:06:20    374s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:20    374s]           cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:20    374s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:20    374s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:20    374s]           wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:20    374s]           wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:20    374s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/25 10:06:20    374s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/25 10:06:20    374s]           Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]           Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/25 10:06:20    374s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:20    374s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/25 10:06:20    374s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:20    374s]     Approximately balancing fragments done.
[05/25 10:06:20    374s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/25 10:06:20    374s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:20    374s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:20    374s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:20    374s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:20    374s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:20    374s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:20    374s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/25 10:06:20    374s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/25 10:06:20    374s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/25 10:06:20    374s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:20    374s]     Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:20    374s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:20    374s]     Legalizer new API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:20    374s]   Approximately balancing fragments step done. (took cpu=0:00:02.6 real=0:00:02.6)
[05/25 10:06:20    374s]   Clock DAG stats after Approximately balancing fragments:
[05/25 10:06:20    374s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:20    374s]     cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:20    374s]     cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:20    374s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:20    374s]     wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:20    374s]     wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:20    374s]   Clock DAG net violations after Approximately balancing fragments: none
[05/25 10:06:20    374s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/25 10:06:20    374s]     Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]     Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/25 10:06:20    374s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:20    374s]   Primary reporting skew group after Approximately balancing fragments:
[05/25 10:06:20    374s]     skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:20    374s]   Skew group summary after Approximately balancing fragments:
[05/25 10:06:20    374s]     skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:20    374s]   Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:20    374s]   Improving fragments clock skew...
[05/25 10:06:20    374s]     Clock DAG stats after 'Improving fragments clock skew':
[05/25 10:06:20    374s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:20    374s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:20    374s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:20    374s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:20    374s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:20    374s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:20    374s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/25 10:06:20    374s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/25 10:06:20    374s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:20    374s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/25 10:06:20    374s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:20    374s]     Primary reporting skew group after 'Improving fragments clock skew':
[05/25 10:06:20    374s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:20    374s]     Skew group summary after 'Improving fragments clock skew':
[05/25 10:06:20    374s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:20    374s]     Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:20    374s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:20    374s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:20    374s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:20    374s]   Approximately balancing step...
[05/25 10:06:20    374s]     Resolve constraints - Approximately balancing...
[05/25 10:06:20    374s]     Resolving skew group constraints...
[05/25 10:06:21    374s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/25 10:06:21    374s]     Resolving skew group constraints done.
[05/25 10:06:21    374s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:06:21    374s]     Approximately balancing...
[05/25 10:06:21    374s]       Approximately balancing, wire and cell delays...
[05/25 10:06:21    374s]       Approximately balancing, wire and cell delays, iteration 1...
[05/25 10:06:21    375s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/25 10:06:21    375s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:21    375s]           cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:21    375s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:21    375s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:21    375s]           wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:21    375s]           wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:21    375s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/25 10:06:21    375s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/25 10:06:21    375s]           Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]           Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/25 10:06:21    375s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:21    375s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/25 10:06:21    375s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:21    375s]     Approximately balancing done.
[05/25 10:06:21    375s]     Clock DAG stats after 'Approximately balancing step':
[05/25 10:06:21    375s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:21    375s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:21    375s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:21    375s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:21    375s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:21    375s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:21    375s]     Clock DAG net violations after 'Approximately balancing step': none
[05/25 10:06:21    375s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/25 10:06:21    375s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/25 10:06:21    375s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:21    375s]     Primary reporting skew group after 'Approximately balancing step':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Skew group summary after 'Approximately balancing step':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:21    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:21    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:21    375s]   Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/25 10:06:21    375s]   Fixing clock tree overload...
[05/25 10:06:21    375s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:21    375s]     Clock DAG stats after 'Fixing clock tree overload':
[05/25 10:06:21    375s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:21    375s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:21    375s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:21    375s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:21    375s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:21    375s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:21    375s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/25 10:06:21    375s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/25 10:06:21    375s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/25 10:06:21    375s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:21    375s]     Primary reporting skew group after 'Fixing clock tree overload':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Skew group summary after 'Fixing clock tree overload':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:21    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:21    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:21    375s]   Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:21    375s]   Approximately balancing paths...
[05/25 10:06:21    375s]     Added 0 buffers.
[05/25 10:06:21    375s]     Clock DAG stats after 'Approximately balancing paths':
[05/25 10:06:21    375s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:21    375s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:21    375s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:21    375s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:21    375s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:21    375s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:21    375s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/25 10:06:21    375s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/25 10:06:21    375s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.070ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:21    375s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/25 10:06:21    375s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:21    375s]     Primary reporting skew group after 'Approximately balancing paths':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Skew group summary after 'Approximately balancing paths':
[05/25 10:06:21    375s]       skew_group clk/constraint_basic: insertion delay [min=0.270, max=0.280, avg=0.277, sd=0.002], skew [0.010 vs 0.076], 100% {0.270, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.008)
[05/25 10:06:21    375s]     Clock network insertion delays are now [0.270ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:21    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:21    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:21    375s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:21    375s]   Stage::Balancing done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/25 10:06:21    375s]   Stage::Polishing...
[05/25 10:06:21    375s]   Resynthesising clock tree into netlist...
[05/25 10:06:21    375s]     Reset timing graph...
[05/25 10:06:21    375s] Ignoring AAE DB Resetting ...
[05/25 10:06:21    375s]     Reset timing graph done.
[05/25 10:06:21    375s]   Resynthesising clock tree into netlist done.
[05/25 10:06:21    375s]   Updating congestion map to accurately time the clock tree...
[05/25 10:06:22    375s]     Routing unrouted datapath nets connected to clock instances...
[05/25 10:06:22    375s]       Routed 0 unrouted datapath nets connected to clock instances
[05/25 10:06:22    375s]     Routing unrouted datapath nets connected to clock instances done.
[05/25 10:06:22    375s]     Leaving CCOpt scope - extractRC...
[05/25 10:06:22    375s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/25 10:06:22    375s] Extraction called for design 'microcontroller_interface_8_8' of instances=14949 and nets=15027 using extraction engine 'preRoute' .
[05/25 10:06:22    375s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:06:22    375s] RC Extraction called in multi-corner(1) mode.
[05/25 10:06:22    375s] RCMode: PreRoute
[05/25 10:06:22    375s]       RC Corner Indexes            0   
[05/25 10:06:22    375s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:06:22    375s] Resistance Scaling Factor    : 1.00000 
[05/25 10:06:22    375s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:06:22    375s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:06:22    375s] Shrink Factor                : 1.00000
[05/25 10:06:22    375s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:06:22    375s] Using Quantus QRC technology file ...
[05/25 10:06:22    375s] Updating RC grid for preRoute extraction ...
[05/25 10:06:22    375s] Initializing multi-corner resistance tables ...
[05/25 10:06:22    376s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1173.789M)
[05/25 10:06:22    376s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/25 10:06:22    376s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:06:22    376s]   Updating congestion map to accurately time the clock tree done.
[05/25 10:06:22    376s]   Disconnecting clock tree from netlist...
[05/25 10:06:22    376s]   Disconnecting clock tree from netlist done.
[05/25 10:06:22    376s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:06:22    376s]   Rebuilding timing graph...
[05/25 10:06:23    377s]   Rebuilding timing graph done.
[05/25 10:06:23    377s] End AAE Lib Interpolated Model. (MEM=1177.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:06:23    377s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/25 10:06:23    377s]   Clock DAG stats After congestion update:
[05/25 10:06:23    377s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:23    377s]     cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:23    377s]     cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:23    377s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:23    377s]     wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:23    377s]     wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:23    377s]   Clock DAG net violations After congestion update: none
[05/25 10:06:23    377s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/25 10:06:23    377s]     Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]     Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.071ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]   Clock DAG library cell distribution After congestion update {count}:
[05/25 10:06:23    377s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:23    377s]   Primary reporting skew group After congestion update:
[05/25 10:06:23    377s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]   Skew group summary After congestion update:
[05/25 10:06:23    377s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]   Clock network insertion delays are now [0.271ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:23    377s]   Merging balancing drivers for power...
[05/25 10:06:23    377s]     Tried: 54 Succeeded: 0
[05/25 10:06:23    377s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/25 10:06:23    377s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:23    377s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:23    377s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:23    377s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:23    377s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:23    377s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:23    377s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/25 10:06:23    377s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/25 10:06:23    377s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.071ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/25 10:06:23    377s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:23    377s]     Primary reporting skew group after 'Merging balancing drivers for power':
[05/25 10:06:23    377s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]     Skew group summary after 'Merging balancing drivers for power':
[05/25 10:06:23    377s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]     Clock network insertion delays are now [0.271ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:23    377s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:23    377s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:23    377s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:23    377s]   Improving clock skew...
[05/25 10:06:23    377s]     Clock DAG stats after 'Improving clock skew':
[05/25 10:06:23    377s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:23    377s]       cell areas       : b=281.466um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=281.466um^2
[05/25 10:06:23    377s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/25 10:06:23    377s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:23    377s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.450pF
[05/25 10:06:23    377s]       wire lengths     : top=0.000um, trunk=1773.683um, leaf=17335.639um, total=19109.321um
[05/25 10:06:23    377s]     Clock DAG net violations after 'Improving clock skew': none
[05/25 10:06:23    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/25 10:06:23    377s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.013ns min=0.036ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.004ns min=0.071ns max=0.088ns {0 <= 0.060ns, 4 <= 0.080ns, 44 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:23    377s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/25 10:06:23    377s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 4 CLKBUFX12LVT: 44 CLKBUFX8LVT: 1 
[05/25 10:06:23    377s]     Primary reporting skew group after 'Improving clock skew':
[05/25 10:06:23    377s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]     Skew group summary after 'Improving clock skew':
[05/25 10:06:23    377s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.280, avg=0.277, sd=0.002], skew [0.009 vs 0.076], 100% {0.271, 0.280} (wid=0.011 ws=0.008) (gid=0.273 gs=0.008)
[05/25 10:06:23    377s]     Clock network insertion delays are now [0.271ns, 0.280ns] average 0.277ns std.dev 0.002ns
[05/25 10:06:23    377s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:23    377s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:23    377s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:23    377s]   Reducing clock tree power 3...
[05/25 10:06:23    377s]     Initial gate capacitance is (rise=1.174pF fall=1.036pF).
[05/25 10:06:24    377s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/25 10:06:25    379s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:06:25    379s]     100% 
[05/25 10:06:25    379s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/25 10:06:25    379s]     Iteration 1: gate capacitance is (rise=1.172pF fall=1.035pF).
[05/25 10:06:25    379s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/25 10:06:25    379s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:25    379s]       cell areas       : b=273.942um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.942um^2
[05/25 10:06:25    379s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:25    379s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:25    379s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.331pF, total=1.449pF
[05/25 10:06:25    379s]       wire lengths     : top=0.000um, trunk=1773.748um, leaf=17324.079um, total=19097.827um
[05/25 10:06:25    379s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/25 10:06:25    379s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/25 10:06:25    379s]       Trunk : target=0.100ns count=5 avg=0.061ns sd=0.015ns min=0.035ns max=0.071ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:25    379s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:25    379s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/25 10:06:25    379s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX6LVT: 1 
[05/25 10:06:25    379s]     Primary reporting skew group after 'Reducing clock tree power 3':
[05/25 10:06:25    379s]       skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.284, avg=0.281, sd=0.001], skew [0.007 vs 0.076], 100% {0.277, 0.284} (wid=0.011 ws=0.008) (gid=0.276 gs=0.003)
[05/25 10:06:25    379s]     Skew group summary after 'Reducing clock tree power 3':
[05/25 10:06:25    379s]       skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.284, avg=0.281, sd=0.001], skew [0.007 vs 0.076], 100% {0.277, 0.284} (wid=0.011 ws=0.008) (gid=0.276 gs=0.003)
[05/25 10:06:25    379s]     Clock network insertion delays are now [0.277ns, 0.284ns] average 0.281ns std.dev 0.001ns
[05/25 10:06:25    379s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/25 10:06:25    379s]     {clk/constraint_basic,WC: 0.281 -> 0.284}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:25    379s]     Legalizer new API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:25    379s]   Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/25 10:06:25    379s]   Improving insertion delay...
[05/25 10:06:25    379s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX6LVT/Y using a timing arc from cell CLKBUFX20LVT
[05/25 10:06:26    380s]     Clock DAG stats after 'Improving insertion delay':
[05/25 10:06:26    380s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:26    380s]       cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:26    380s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:26    380s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:26    380s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.331pF, total=1.449pF
[05/25 10:06:26    380s]       wire lengths     : top=0.000um, trunk=1775.873um, leaf=17324.079um, total=19099.952um
[05/25 10:06:26    380s]     Clock DAG net violations after 'Improving insertion delay': none
[05/25 10:06:26    380s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/25 10:06:26    380s]       Trunk : target=0.100ns count=5 avg=0.059ns sd=0.014ns min=0.035ns max=0.067ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:26    380s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:26    380s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/25 10:06:26    380s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:26    380s]     Primary reporting skew group after 'Improving insertion delay':
[05/25 10:06:26    380s]       skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.273, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.004)
[05/25 10:06:26    380s]     Skew group summary after 'Improving insertion delay':
[05/25 10:06:26    380s]       skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.273, 0.280} (wid=0.011 ws=0.008) (gid=0.272 gs=0.004)
[05/25 10:06:26    380s]     Clock network insertion delays are now [0.273ns, 0.280ns] average 0.277ns std.dev 0.001ns
[05/25 10:06:26    380s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:26    380s]     Legalizer new API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:26    380s]   Improving insertion delay done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/25 10:06:26    380s]   Total capacitance is (rise=2.622pF fall=2.484pF), of which (rise=1.449pF fall=1.449pF) is wire, and (rise=1.172pF fall=1.035pF) is gate.
[05/25 10:06:26    380s]   Stage::Polishing done. (took cpu=0:00:04.8 real=0:00:04.8)
[05/25 10:06:26    380s]   Stage::Updating netlist...
[05/25 10:06:26    380s]   Reset timing graph...
[05/25 10:06:26    380s] Ignoring AAE DB Resetting ...
[05/25 10:06:26    380s]   Reset timing graph done.
[05/25 10:06:26    380s]   Setting non-default rules before calling refine place.
[05/25 10:06:26    380s]   ClockRefiner...
[05/25 10:06:26    380s] Assigned high priority to 52 cells.
[05/25 10:06:26    380s]   Performing Clock Only Refine Place.
[05/25 10:06:26    380s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.0M
[05/25 10:06:26    380s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:26    380s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1216.0M
[05/25 10:06:26    380s] Info: 52 insts are soft-fixed.
[05/25 10:06:26    380s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Starting CMU at level 5, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.002, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.045, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.045, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1216.0M
[05/25 10:06:26    380s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1216.0MB).
[05/25 10:06:27    380s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.0M
[05/25 10:06:27    380s] *** Starting refinePlace (0:06:21 mem=1216.0M) ***
[05/25 10:06:27    380s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:06:27    380s] Info: 52 insts are soft-fixed.
[05/25 10:06:27    380s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:27    380s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:27    380s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.0M
[05/25 10:06:27    380s] Starting refinePlace ...
[05/25 10:06:27    380s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:27    380s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1216.0MB
[05/25 10:06:27    380s] Statistics of distance of Instance movement in refine placement:
[05/25 10:06:27    380s]   maximum (X+Y) =         0.00 um
[05/25 10:06:27    380s]   mean    (X+Y) =         0.00 um
[05/25 10:06:27    380s] Summary Report:
[05/25 10:06:27    380s] Instances move: 0 (out of 14949 movable)
[05/25 10:06:27    380s] Instances flipped: 0
[05/25 10:06:27    380s] Mean displacement: 0.00 um
[05/25 10:06:27    380s] Max displacement: 0.00 um 
[05/25 10:06:27    380s] Total instances moved : 0
[05/25 10:06:27    380s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.012, MEM:1216.0M
[05/25 10:06:27    380s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:06:27    380s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1216.0MB
[05/25 10:06:27    380s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1216.0MB) @(0:06:21 - 0:06:21).
[05/25 10:06:27    380s] *** Finished refinePlace (0:06:21 mem=1216.0M) ***
[05/25 10:06:27    380s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.075, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.0M
[05/25 10:06:27    380s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:27    380s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Starting CMU at level 4, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.032, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.033, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1216.0M
[05/25 10:06:27    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.0MB).
[05/25 10:06:27    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1216.0M
[05/25 10:06:27    380s]   Moved 0, flipped 0 and cell swapped 0 of 4759 clock instance(s) during refinement.
[05/25 10:06:27    380s]   The largest move was 0 microns for .
[05/25 10:06:27    380s] Moved 0 and flipped 0 of 52 clock instances (excluding sinks) during refinement
[05/25 10:06:27    380s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/25 10:06:27    380s] Moved 0 and flipped 0 of 4707 clock sinks during refinement.
[05/25 10:06:27    380s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/25 10:06:27    380s] Revert refine place priority changes on 0 cells.
[05/25 10:06:27    380s]   ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:06:27    380s]   Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/25 10:06:27    380s]   CCOpt::Phase::Implementation done. (took cpu=0:00:12.5 real=0:00:12.5)
[05/25 10:06:27    380s]   CCOpt::Phase::eGRPC...
[05/25 10:06:27    380s]   eGR Post Conditioning loop iteration 0...
[05/25 10:06:27    381s]     Clock implementation routing...
[05/25 10:06:27    381s]       Leaving CCOpt scope - Routing Tools...
[05/25 10:06:27    381s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.0M
[05/25 10:06:27    381s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1216.0M
[05/25 10:06:27    381s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.0M
[05/25 10:06:27    381s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.0M
[05/25 10:06:27    381s] Net route status summary:
[05/25 10:06:27    381s]   Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:27    381s]   Non-clock: 14974 (unrouted=2, trialRouted=14972, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:27    381s]       Routing using eGR only...
[05/25 10:06:27    381s]         Early Global Route - eGR only step...
[05/25 10:06:27    381s] (ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
[05/25 10:06:27    381s] (ccopt eGR): Start to route 53 all nets
[05/25 10:06:27    381s] [PSP]    Started earlyGlobalRoute kernel
[05/25 10:06:27    381s] [PSP]    Initial Peak syMemory usage = 1216.0 MB
[05/25 10:06:27    381s] (I)       Reading DB...
[05/25 10:06:27    381s] (I)       Read data from FE... (mem=1216.0M)
[05/25 10:06:27    381s] (I)       Read nodes and places... (mem=1216.0M)
[05/25 10:06:27    381s] (I)       Done Read nodes and places (cpu=0.020s, mem=1216.0M)
[05/25 10:06:27    381s] (I)       Read nets... (mem=1216.0M)
[05/25 10:06:27    381s] (I)       Done Read nets (cpu=0.050s, mem=1216.0M)
[05/25 10:06:27    381s] (I)       Done Read data from FE (cpu=0.070s, mem=1216.0M)
[05/25 10:06:27    381s] (I)       before initializing RouteDB syMemory usage = 1216.0 MB
[05/25 10:06:27    381s] (I)       congestionReportName   : 
[05/25 10:06:27    381s] (I)       layerRangeFor2DCongestion : 
[05/25 10:06:27    381s] (I)       buildTerm2TermWires    : 1
[05/25 10:06:27    381s] (I)       doTrackAssignment      : 1
[05/25 10:06:27    381s] (I)       dumpBookshelfFiles     : 0
[05/25 10:06:27    381s] (I)       numThreads             : 1
[05/25 10:06:27    381s] (I)       bufferingAwareRouting  : false
[05/25 10:06:27    381s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:06:27    381s] (I)       honorPin               : false
[05/25 10:06:27    381s] (I)       honorPinGuide          : true
[05/25 10:06:27    381s] (I)       honorPartition         : false
[05/25 10:06:27    381s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:06:27    381s] (I)       allowPartitionCrossover: false
[05/25 10:06:27    381s] (I)       honorSingleEntry       : true
[05/25 10:06:27    381s] (I)       honorSingleEntryStrong : true
[05/25 10:06:27    381s] (I)       handleViaSpacingRule   : false
[05/25 10:06:27    381s] (I)       handleEolSpacingRule   : true
[05/25 10:06:27    381s] (I)       PDConstraint           : none
[05/25 10:06:27    381s] (I)       expBetterNDRHandling   : true
[05/25 10:06:27    381s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:06:27    381s] (I)       routingEffortLevel     : 10000
[05/25 10:06:27    381s] (I)       effortLevel            : standard
[05/25 10:06:27    381s] [NR-eGR] minRouteLayer          : 2
[05/25 10:06:27    381s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:06:27    381s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:06:27    381s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:06:27    381s] (I)       numRowsPerGCell        : 1
[05/25 10:06:27    381s] (I)       speedUpLargeDesign     : 0
[05/25 10:06:27    381s] (I)       multiThreadingTA       : 1
[05/25 10:06:27    381s] (I)       optimizationMode       : false
[05/25 10:06:27    381s] (I)       routeSecondPG          : false
[05/25 10:06:27    381s] (I)       scenicRatioForLayerRelax: 1.25
[05/25 10:06:27    381s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:06:27    381s] (I)       punchThroughDistance   : 500.00
[05/25 10:06:27    381s] (I)       scenicBound            : 3.00
[05/25 10:06:27    381s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:06:27    381s] (I)       source-to-sink ratio   : 0.30
[05/25 10:06:27    381s] (I)       targetCongestionRatioH : 1.00
[05/25 10:06:27    381s] (I)       targetCongestionRatioV : 1.00
[05/25 10:06:27    381s] (I)       layerCongestionRatio   : 1.00
[05/25 10:06:27    381s] (I)       m1CongestionRatio      : 0.10
[05/25 10:06:27    381s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:06:27    381s] (I)       localRouteEffort       : 1.00
[05/25 10:06:27    381s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:06:27    381s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:06:27    381s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:06:27    381s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:06:27    381s] (I)       routeVias              : 
[05/25 10:06:27    381s] (I)       readTROption           : true
[05/25 10:06:27    381s] (I)       extraSpacingFactor     : 1.00
[05/25 10:06:27    381s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:06:27    381s] (I)       routeSelectedNetsOnly  : true
[05/25 10:06:27    381s] (I)       clkNetUseMaxDemand     : false
[05/25 10:06:27    381s] (I)       extraDemandForClocks   : 0
[05/25 10:06:27    381s] (I)       steinerRemoveLayers    : false
[05/25 10:06:27    381s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:06:27    381s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:06:27    381s] (I)       similarTopologyRoutingFast : false
[05/25 10:06:27    381s] (I)       spanningTreeRefinement : true
[05/25 10:06:27    381s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:06:27    381s] (I)       starting read tracks
[05/25 10:06:27    381s] (I)       build grid graph
[05/25 10:06:27    381s] (I)       build grid graph start
[05/25 10:06:27    381s] [NR-eGR] Metal1 has no routable track
[05/25 10:06:27    381s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:06:27    381s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:06:27    381s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:06:27    381s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:06:27    381s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:06:27    381s] (I)       build grid graph end
[05/25 10:06:27    381s] (I)       merge level 0
[05/25 10:06:27    381s] (I)       numViaLayers=11
[05/25 10:06:27    381s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:06:27    381s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:06:27    381s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:06:27    381s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:06:27    381s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:06:27    381s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:06:27    381s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:06:27    381s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:06:27    381s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:06:27    381s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:06:27    381s] (I)       end build via table
[05/25 10:06:27    381s] [NR-eGR] Read 19332 PG shapes in 0.000 seconds
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=19332 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:06:27    381s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:06:27    381s] (I)       readDataFromPlaceDB
[05/25 10:06:27    381s] (I)       Read net information..
[05/25 10:06:27    381s] [NR-eGR] Read numTotalNets=15025  numIgnoredNets=14972
[05/25 10:06:27    381s] (I)       Read testcase time = 0.000 seconds
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s] [NR-eGR] Connected 0 must-join pins/ports
[05/25 10:06:27    381s] (I)       read default dcut vias
[05/25 10:06:27    381s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:06:27    381s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:06:27    381s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:06:27    381s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:06:27    381s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:06:27    381s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:06:27    381s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:06:27    381s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:06:27    381s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:06:27    381s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:06:27    381s] (I)       early_global_route_priority property id does not exist.
[05/25 10:06:27    381s] (I)       build grid graph start
[05/25 10:06:27    381s] (I)       build grid graph end
[05/25 10:06:27    381s] (I)       Model blockage into capacity
[05/25 10:06:27    381s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:06:27    381s] (I)       Modeling time = 0.020 seconds
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s] (I)       Moved 0 terms for better access 
[05/25 10:06:27    381s] (I)       Number of ignored nets = 0
[05/25 10:06:27    381s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:06:27    381s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:06:27    381s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:06:27    381s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:06:27    381s] [NR-eGR] There are 53 clock nets ( 53 with NDR ).
[05/25 10:06:27    381s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1216.0 MB
[05/25 10:06:27    381s] (I)       Ndr track 0 does not exist
[05/25 10:06:27    381s] (I)       Ndr track 0 does not exist
[05/25 10:06:27    381s] (I)       Layer1  viaCost=200.00
[05/25 10:06:27    381s] (I)       Layer2  viaCost=200.00
[05/25 10:06:27    381s] (I)       Layer3  viaCost=200.00
[05/25 10:06:27    381s] (I)       Layer4  viaCost=200.00
[05/25 10:06:27    381s] (I)       Layer5  viaCost=200.00
[05/25 10:06:27    381s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:06:27    381s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:06:27    381s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:06:27    381s] (I)       Site width          :   400  (dbu)
[05/25 10:06:27    381s] (I)       Row height          :  3420  (dbu)
[05/25 10:06:27    381s] (I)       GCell width         :  3420  (dbu)
[05/25 10:06:27    381s] (I)       GCell height        :  3420  (dbu)
[05/25 10:06:27    381s] (I)       Grid                :   197   195     6
[05/25 10:06:27    381s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:06:27    381s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:06:27    381s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:06:27    381s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:06:27    381s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:06:27    381s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:06:27    381s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:06:27    381s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:06:27    381s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:06:27    381s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:06:27    381s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:06:27    381s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:06:27    381s] (I)       --------------------------------------------------------
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s] [NR-eGR] ============ Routing rule table ============
[05/25 10:06:27    381s] [NR-eGR] Rule id: 0  Nets: 53 
[05/25 10:06:27    381s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:06:27    381s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800
[05/25 10:06:27    381s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:06:27    381s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:27    381s] [NR-eGR] Rule id: 1  Nets: 0 
[05/25 10:06:27    381s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:06:27    381s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:06:27    381s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:27    381s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:27    381s] [NR-eGR] ========================================
[05/25 10:06:27    381s] [NR-eGR] 
[05/25 10:06:27    381s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:06:27    381s] (I)       blocked tracks on layer2 : = 20406 / 328185 (6.22%)
[05/25 10:06:27    381s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:06:27    381s] (I)       blocked tracks on layer4 : = 20406 / 328185 (6.22%)
[05/25 10:06:27    381s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:06:27    381s] (I)       blocked tracks on layer6 : = 20406 / 328185 (6.22%)
[05/25 10:06:27    381s] (I)       After initializing earlyGlobalRoute syMemory usage = 1216.0 MB
[05/25 10:06:27    381s] (I)       Loading and dumping file time : 0.13 seconds
[05/25 10:06:27    381s] (I)       ============= Initialization =============
[05/25 10:06:27    381s] (I)       totalPins=4812  totalGlobalPin=4811 (99.98%)
[05/25 10:06:27    381s] (I)       total 2D Cap : 658791 = (344214 H, 314577 V)
[05/25 10:06:27    381s] [NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[05/25 10:06:27    381s] (I)       ============  Phase 1a Route ============
[05/25 10:06:27    381s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1b Route ============
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827135e+04um
[05/25 10:06:27    381s] (I)       ============  Phase 1c Route ============
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1d Route ============
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1e Route ============
[05/25 10:06:27    381s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827135e+04um
[05/25 10:06:27    381s] [NR-eGR] 
[05/25 10:06:27    381s] (I)       ============  Phase 1f Route ============
[05/25 10:06:27    381s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1g Route ============
[05/25 10:06:27    381s] (I)       Usage: 10655 = (4965 H, 5690 V) = (1.44% H, 1.81% V) = (8.490e+03um H, 9.730e+03um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       numNets=53  numFullyRipUpNets=35  numPartialRipUpNets=35 
[05/25 10:06:27    381s] [NR-eGR] Move 35 nets to layer range [3, 6]
[05/25 10:06:27    381s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:27    381s] (I)       total 2D Cap : 1319373 = (688786 H, 630587 V)
[05/25 10:06:27    381s] [NR-eGR] Layer group 2: route 35 net(s) in layer range [3, 6]
[05/25 10:06:27    381s] (I)       ============  Phase 1a Route ============
[05/25 10:06:27    381s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1b Route ============
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/25 10:06:27    381s] (I)       ============  Phase 1c Route ============
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1d Route ============
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1e Route ============
[05/25 10:06:27    381s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/25 10:06:27    381s] [NR-eGR] 
[05/25 10:06:27    381s] (I)       ============  Phase 1f Route ============
[05/25 10:06:27    381s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1g Route ============
[05/25 10:06:27    381s] (I)       Usage: 17960 = (8335 H, 9625 V) = (1.21% H, 1.53% V) = (1.425e+04um H, 1.646e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       numNets=35  numFullyRipUpNets=0  numPartialRipUpNets=18 
[05/25 10:06:27    381s] [NR-eGR] Move 18 nets to layer range [2, 6]
[05/25 10:06:27    381s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:27    381s] (I)       total 2D Cap : 1634936 = (688786 H, 946150 V)
[05/25 10:06:27    381s] [NR-eGR] Layer group 3: route 18 net(s) in layer range [2, 6]
[05/25 10:06:27    381s] (I)       ============  Phase 1a Route ============
[05/25 10:06:27    381s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1b Route ============
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.222650e+04um
[05/25 10:06:27    381s] (I)       ============  Phase 1c Route ============
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1d Route ============
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1e Route ============
[05/25 10:06:27    381s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.222650e+04um
[05/25 10:06:27    381s] [NR-eGR] 
[05/25 10:06:27    381s] (I)       ============  Phase 1f Route ============
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       ============  Phase 1g Route ============
[05/25 10:06:27    381s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:27    381s] (I)       
[05/25 10:06:27    381s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:06:27    381s] [NR-eGR]                        OverCon            
[05/25 10:06:27    381s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:06:27    381s] [NR-eGR]       Layer                (0)    OverCon 
[05/25 10:06:27    381s] [NR-eGR] ----------------------------------------------
[05/25 10:06:27    381s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR] ----------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/25 10:06:27    381s] [NR-eGR] 
[05/25 10:06:27    381s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/25 10:06:27    381s] (I)       total 2D Cap : 1654903 = (688786 H, 966117 V)
[05/25 10:06:27    381s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:06:27    381s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:06:27    381s] (I)       ============= track Assignment ============
[05/25 10:06:27    381s] (I)       extract Global 3D Wires
[05/25 10:06:27    381s] (I)       Extract Global WL : time=0.00
[05/25 10:06:27    381s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:06:27    381s] (I)       Initialization real time=0.00 seconds
[05/25 10:06:27    381s] (I)       Run Multi-thread track assignment
[05/25 10:06:27    381s] (I)       Kernel real time=0.06 seconds
[05/25 10:06:27    381s] (I)       End Greedy Track Assignment
[05/25 10:06:27    381s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64035
[05/25 10:06:27    381s] [NR-eGR] Metal2  (2V) length: 1.086314e+05um, number of vias: 96343
[05/25 10:06:27    381s] [NR-eGR] Metal3  (3H) length: 1.278899e+05um, number of vias: 6723
[05/25 10:06:27    381s] [NR-eGR] Metal4  (4V) length: 3.377351e+04um, number of vias: 1333
[05/25 10:06:27    381s] [NR-eGR] Metal5  (5H) length: 1.647250e+04um, number of vias: 41
[05/25 10:06:27    381s] [NR-eGR] Metal6  (6V) length: 1.160703e+03um, number of vias: 0
[05/25 10:06:27    381s] [NR-eGR] Total length: 2.879280e+05um, number of vias: 168475
[05/25 10:06:27    381s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] Total eGR-routed clock nets wire length: 1.907815e+04um 
[05/25 10:06:27    381s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] Report for selected net(s) only.
[05/25 10:06:27    381s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4811
[05/25 10:06:27    381s] [NR-eGR] Metal2  (2V) length: 5.442310e+03um, number of vias: 5802
[05/25 10:06:27    381s] [NR-eGR] Metal3  (3H) length: 8.376255e+03um, number of vias: 2036
[05/25 10:06:27    381s] [NR-eGR] Metal4  (4V) length: 4.552150e+03um, number of vias: 54
[05/25 10:06:27    381s] [NR-eGR] Metal5  (5H) length: 7.066700e+02um, number of vias: 2
[05/25 10:06:27    381s] [NR-eGR] Metal6  (6V) length: 7.600000e-01um, number of vias: 0
[05/25 10:06:27    381s] [NR-eGR] Total length: 1.907815e+04um, number of vias: 12705
[05/25 10:06:27    381s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] Total routed clock nets wire length: 1.907815e+04um, number of vias: 12705
[05/25 10:06:27    381s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:27    381s] [NR-eGR] End Peak syMemory usage = 1170.7 MB
[05/25 10:06:27    381s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.40 seconds
[05/25 10:06:27    381s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/25 10:06:27    381s] Set FIXED routing status on 53 net(s)
[05/25 10:06:27    381s]       Routing using eGR only done.
[05/25 10:06:27    381s] Net route status summary:
[05/25 10:06:27    381s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:27    381s]   Non-clock: 14974 (unrouted=2, trialRouted=14972, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s] CCOPT: Done with clock implementation routing.
[05/25 10:06:27    381s] 
[05/25 10:06:27    381s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.7)
[05/25 10:06:27    381s]     Clock implementation routing done.
[05/25 10:06:27    381s]     Leaving CCOpt scope - extractRC...
[05/25 10:06:27    381s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/25 10:06:27    381s] Extraction called for design 'microcontroller_interface_8_8' of instances=14949 and nets=15027 using extraction engine 'preRoute' .
[05/25 10:06:27    381s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:06:27    381s] RC Extraction called in multi-corner(1) mode.
[05/25 10:06:27    381s] RCMode: PreRoute
[05/25 10:06:27    381s]       RC Corner Indexes            0   
[05/25 10:06:27    381s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:06:27    381s] Resistance Scaling Factor    : 1.00000 
[05/25 10:06:27    381s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:06:27    381s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:06:27    381s] Shrink Factor                : 1.00000
[05/25 10:06:27    381s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:06:27    381s] Using Quantus QRC technology file ...
[05/25 10:06:27    381s] Updating RC grid for preRoute extraction ...
[05/25 10:06:27    381s] Initializing multi-corner resistance tables ...
[05/25 10:06:28    381s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1170.734M)
[05/25 10:06:28    381s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/25 10:06:28    381s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:28    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:1170.7M
[05/25 10:06:28    381s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:28    381s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Starting CMU at level 4, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.032, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1170.7M
[05/25 10:06:28    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1170.7M
[05/25 10:06:28    381s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1170.7MB).
[05/25 10:06:28    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1170.7M
[05/25 10:06:28    381s]     Calling post conditioning for eGRPC...
[05/25 10:06:28    381s]       eGRPC...
[05/25 10:06:28    381s]         eGRPC active optimizations:
[05/25 10:06:28    381s]          - Move Down
[05/25 10:06:28    381s]          - Downsizing before DRV sizing
[05/25 10:06:28    381s]          - DRV fixing with cell sizing
[05/25 10:06:28    381s]          - Move to fanout
[05/25 10:06:28    381s]          - Cloning
[05/25 10:06:28    381s]         
[05/25 10:06:28    381s]         Currently running CTS, using active skew data
[05/25 10:06:28    381s]         Reset bufferability constraints...
[05/25 10:06:28    381s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/25 10:06:28    381s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:06:28    381s]         Rebuilding timing graph...
[05/25 10:06:28    382s]         Rebuilding timing graph done.
[05/25 10:06:28    382s] End AAE Lib Interpolated Model. (MEM=1174.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:06:28    382s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/25 10:06:28    382s]         Reset bufferability constraints done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/25 10:06:28    382s]         Clock DAG stats eGRPC initial state:
[05/25 10:06:28    382s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:28    382s]           cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:28    382s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:28    382s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:28    382s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.343pF, total=1.455pF
[05/25 10:06:28    382s]           wire lengths     : top=0.000um, trunk=1769.990um, leaf=17308.155um, total=19078.145um
[05/25 10:06:28    382s]         Clock DAG net violations eGRPC initial state: none
[05/25 10:06:28    382s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/25 10:06:28    382s]           Trunk : target=0.100ns count=5 avg=0.057ns sd=0.013ns min=0.035ns max=0.065ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:28    382s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:28    382s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/25 10:06:28    382s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:28    382s]         Primary reporting skew group eGRPC initial state:
[05/25 10:06:28    382s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:29    382s]         Skew group summary eGRPC initial state:
[05/25 10:06:29    382s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:29    382s]         Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.001ns
[05/25 10:06:29    382s]         Moving buffers...
[05/25 10:06:29    382s]         Violation analysis...
[05/25 10:06:29    382s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[05/25 10:06:29    382s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:06:29    382s]         Clock DAG stats eGRPC after moving buffers:
[05/25 10:06:29    382s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:29    382s]           cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:29    382s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:29    382s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:29    382s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.343pF, total=1.455pF
[05/25 10:06:29    382s]           wire lengths     : top=0.000um, trunk=1769.990um, leaf=17308.155um, total=19078.145um
[05/25 10:06:29    382s]         Clock DAG net violations eGRPC after moving buffers: none
[05/25 10:06:29    382s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/25 10:06:29    382s]           Trunk : target=0.100ns count=5 avg=0.057ns sd=0.013ns min=0.035ns max=0.065ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:29    382s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:29    382s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/25 10:06:29    382s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:29    383s]         Primary reporting skew group eGRPC after moving buffers:
[05/25 10:06:29    383s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:29    383s]         Skew group summary eGRPC after moving buffers:
[05/25 10:06:29    383s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:29    383s]         Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.001ns
[05/25 10:06:29    383s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:29    383s]         Initial Pass of Downsizing Clock Tree Cells...
[05/25 10:06:29    383s]         Artificially removing long paths...
[05/25 10:06:29    383s]           Artificially shortened 975 long paths. The largest offset applied was 0.002ns.
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           Skew Group Offsets:
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           --------------------------------------------------------------------------------------------------
[05/25 10:06:29    383s]           Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
[05/25 10:06:29    383s]                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[05/25 10:06:29    383s]           --------------------------------------------------------------------------------------------------
[05/25 10:06:29    383s]           clk/constraint_basic    4707       975       20.714%      0.002ns       0.279ns         0.277ns
[05/25 10:06:29    383s]           --------------------------------------------------------------------------------------------------
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           Offsets Histogram:
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           -------------------------------
[05/25 10:06:29    383s]           From (ns)    To (ns)      Count
[05/25 10:06:29    383s]           -------------------------------
[05/25 10:06:29    383s]           below          0.000        89
[05/25 10:06:29    383s]             0.000      and above     886
[05/25 10:06:29    383s]           -------------------------------
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           
[05/25 10:06:29    383s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:29    383s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:29    383s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:06:29    383s]         Modifying slew-target multiplier from 1 to 0.9
[05/25 10:06:29    383s]         Downsizing prefiltering...
[05/25 10:06:29    383s]         Downsizing prefiltering done.
[05/25 10:06:29    383s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:30    384s]         DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 0
[05/25 10:06:30    384s]         CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
[05/25 10:06:30    384s]         Reverting slew-target multiplier from 0.9 to 1
[05/25 10:06:30    384s]         Reverting Artificially removing long paths...
[05/25 10:06:30    384s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/25 10:06:30    384s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/25 10:06:30    384s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:06:30    384s]         Clock DAG stats eGRPC after downsizing:
[05/25 10:06:30    384s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:30    384s]           cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:30    384s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:30    384s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:30    384s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.343pF, total=1.455pF
[05/25 10:06:30    384s]           wire lengths     : top=0.000um, trunk=1769.990um, leaf=17308.155um, total=19078.145um
[05/25 10:06:30    384s]         Clock DAG net violations eGRPC after downsizing: none
[05/25 10:06:30    384s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/25 10:06:30    384s]           Trunk : target=0.100ns count=5 avg=0.057ns sd=0.013ns min=0.035ns max=0.065ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:30    384s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:30    384s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/25 10:06:30    384s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:30    384s]         Primary reporting skew group eGRPC after downsizing:
[05/25 10:06:30    384s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:30    384s]         Skew group summary eGRPC after downsizing:
[05/25 10:06:30    384s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:30    384s]         Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.001ns
[05/25 10:06:30    384s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/25 10:06:30    384s]         Fixing DRVs...
[05/25 10:06:30    384s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:06:30    384s]         CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/25 10:06:30    384s]         
[05/25 10:06:30    384s]         PRO Statistics: Fix DRVs (cell sizing):
[05/25 10:06:30    384s]         =======================================
[05/25 10:06:30    384s]         
[05/25 10:06:30    384s]         Cell changes by Net Type:
[05/25 10:06:30    384s]         
[05/25 10:06:30    384s]         ---------------------------------------------------------------------------------------------------------
[05/25 10:06:30    384s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 10:06:30    384s]         ---------------------------------------------------------------------------------------------------------
[05/25 10:06:30    384s]         top                0            0           0            0                    0                  0
[05/25 10:06:30    384s]         trunk              0            0           0            0                    0                  0
[05/25 10:06:30    384s]         leaf               0            0           0            0                    0                  0
[05/25 10:06:30    384s]         ---------------------------------------------------------------------------------------------------------
[05/25 10:06:30    384s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 10:06:30    384s]         ---------------------------------------------------------------------------------------------------------
[05/25 10:06:30    384s]         
[05/25 10:06:30    384s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 10:06:30    384s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 10:06:30    384s]         
[05/25 10:06:30    384s]         Clock DAG stats eGRPC after DRV fixing:
[05/25 10:06:30    384s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:30    384s]           cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:30    384s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:30    384s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:30    384s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.343pF, total=1.455pF
[05/25 10:06:30    384s]           wire lengths     : top=0.000um, trunk=1769.990um, leaf=17308.155um, total=19078.145um
[05/25 10:06:30    384s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/25 10:06:30    384s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/25 10:06:30    384s]           Trunk : target=0.100ns count=5 avg=0.057ns sd=0.013ns min=0.035ns max=0.065ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:30    384s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:30    384s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/25 10:06:30    384s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:30    384s]         Primary reporting skew group eGRPC after DRV fixing:
[05/25 10:06:30    384s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:30    384s]         Skew group summary eGRPC after DRV fixing:
[05/25 10:06:30    384s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:30    384s]         Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.001ns
[05/25 10:06:30    384s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] Slew Diagnostics: After DRV fixing
[05/25 10:06:30    384s] ==================================
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] Global Causes:
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] -------------------------------------
[05/25 10:06:30    384s] Cause
[05/25 10:06:30    384s] -------------------------------------
[05/25 10:06:30    384s] DRV fixing with buffering is disabled
[05/25 10:06:30    384s] -------------------------------------
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] Top 5 overslews:
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] ---------------------------------
[05/25 10:06:30    384s] Overslew    Causes    Driving Pin
[05/25 10:06:30    384s] ---------------------------------
[05/25 10:06:30    384s]   (empty table)
[05/25 10:06:30    384s] ---------------------------------
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s] Cause    Occurences
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s]   (empty table)
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] Violation diagnostics counts from the 0 nodes that have violations:
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s] Cause    Occurences
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s]   (empty table)
[05/25 10:06:30    384s] -------------------
[05/25 10:06:30    384s] 
[05/25 10:06:30    384s]         Reconnecting optimized routes...
[05/25 10:06:30    384s]         Reset timing graph...
[05/25 10:06:30    384s] Ignoring AAE DB Resetting ...
[05/25 10:06:30    384s]         Reset timing graph done.
[05/25 10:06:30    384s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:06:30    384s]         Violation analysis...
[05/25 10:06:30    384s]         Analysising clock tree DRVs: Rebuilding timing graph...
[05/25 10:06:31    385s]         Rebuilding timing graph done.
[05/25 10:06:31    385s] End AAE Lib Interpolated Model. (MEM=1212.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:06:31    385s]         Analysising clock tree DRVs: Done
[05/25 10:06:31    385s]         Violation analysis done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/25 10:06:31    385s] Clock instances to consider for cloning: 0
[05/25 10:06:31    385s]         Reset timing graph...
[05/25 10:06:31    385s] Ignoring AAE DB Resetting ...
[05/25 10:06:31    385s]         Reset timing graph done.
[05/25 10:06:31    385s]         Set dirty flag on 4 insts, 8 nets
[05/25 10:06:31    385s]         Clock DAG stats before routing clock trees:
[05/25 10:06:31    385s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:06:31    385s]           cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:06:31    385s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:06:31    385s]           sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:06:31    385s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.343pF, total=1.455pF
[05/25 10:06:31    385s]           wire lengths     : top=0.000um, trunk=1769.990um, leaf=17308.155um, total=19078.145um
[05/25 10:06:31    385s]         Clock DAG net violations before routing clock trees: none
[05/25 10:06:31    385s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/25 10:06:31    385s]           Trunk : target=0.100ns count=5 avg=0.057ns sd=0.013ns min=0.035ns max=0.065ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:31    385s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.001ns min=0.082ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:06:31    385s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/25 10:06:31    385s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:06:31    385s]         Primary reporting skew group before routing clock trees:
[05/25 10:06:31    385s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:31    385s]         Skew group summary before routing clock trees:
[05/25 10:06:31    385s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.011 ws=0.009) (gid=0.271 gs=0.004)
[05/25 10:06:31    385s]         Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.001ns
[05/25 10:06:31    385s]       eGRPC done.
[05/25 10:06:31    385s]     Calling post conditioning for eGRPC done.
[05/25 10:06:31    385s]   eGR Post Conditioning loop iteration 0 done.
[05/25 10:06:31    385s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/25 10:06:31    385s]   ClockRefiner...
[05/25 10:06:31    385s] Assigned high priority to 0 cells.
[05/25 10:06:31    385s]   Performing Single Pass Refine Place.
[05/25 10:06:31    385s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1212.9M
[05/25 10:06:31    385s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:31    385s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1212.9M
[05/25 10:06:31    385s] Info: 52 insts are soft-fixed.
[05/25 10:06:31    385s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Starting CMU at level 5, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.029, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.030, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:31    385s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1212.9MB).
[05/25 10:06:31    385s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.046, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.046, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF: Starting RefinePlace at level 1, MEM:1212.9M
[05/25 10:06:31    385s] *** Starting refinePlace (0:06:26 mem=1212.9M) ***
[05/25 10:06:31    385s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:06:31    385s] Info: 52 insts are soft-fixed.
[05/25 10:06:31    385s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:31    385s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:31    385s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:31    385s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1212.9M
[05/25 10:06:31    385s] Starting refinePlace ...
[05/25 10:06:31    385s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 10:06:31    385s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1212.9MB) @(0:06:26 - 0:06:26).
[05/25 10:06:31    385s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:06:31    385s] wireLenOptFixPriorityInst 4707 inst fixed
[05/25 10:06:32    385s] 
[05/25 10:06:32    385s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:06:32    385s] Move report: legalization moves 25 insts, mean move: 1.51 um, max move: 4.82 um
[05/25 10:06:32    385s] 	Max move on inst (U11091): (185.60, 179.17) --> (184.20, 182.59)
[05/25 10:06:32    385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1212.9MB) @(0:06:26 - 0:06:26).
[05/25 10:06:32    385s] Move report: Detail placement moves 25 insts, mean move: 1.51 um, max move: 4.82 um
[05/25 10:06:32    385s] 	Max move on inst (U11091): (185.60, 179.17) --> (184.20, 182.59)
[05/25 10:06:32    385s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1212.9MB
[05/25 10:06:32    385s] Statistics of distance of Instance movement in refine placement:
[05/25 10:06:32    385s]   maximum (X+Y) =         4.82 um
[05/25 10:06:32    385s]   inst (U11091) with max move: (185.6, 179.17) -> (184.2, 182.59)
[05/25 10:06:32    385s]   mean    (X+Y) =         1.51 um
[05/25 10:06:32    385s] Summary Report:
[05/25 10:06:32    385s] Instances move: 25 (out of 14949 movable)
[05/25 10:06:32    385s] Instances flipped: 0
[05/25 10:06:32    385s] Mean displacement: 1.51 um
[05/25 10:06:32    385s] Max displacement: 4.82 um (Instance: U11091) (185.6, 179.17) -> (184.2, 182.59)
[05/25 10:06:32    385s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XLLVT
[05/25 10:06:32    385s] Total instances moved : 25
[05/25 10:06:32    385s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.270, REAL:0.276, MEM:1212.9M
[05/25 10:06:32    386s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:06:32    386s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1212.9MB
[05/25 10:06:32    386s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1212.9MB) @(0:06:26 - 0:06:26).
[05/25 10:06:32    386s] *** Finished refinePlace (0:06:26 mem=1212.9M) ***
[05/25 10:06:32    386s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.317, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:1212.9M
[05/25 10:06:32    386s] #spOpts: N=45 mergeVia=F 
[05/25 10:06:32    386s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Starting CMU at level 4, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.034, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.034, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1212.9MB).
[05/25 10:06:32    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1212.9M
[05/25 10:06:32    386s]   Moved 0, flipped 0 and cell swapped 0 of 4759 clock instance(s) during refinement.
[05/25 10:06:32    386s]   The largest move was 0 microns for .
[05/25 10:06:32    386s] Moved 0 and flipped 0 of 52 clock instances (excluding sinks) during refinement
[05/25 10:06:32    386s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/25 10:06:32    386s] Moved 0 and flipped 0 of 4707 clock sinks during refinement.
[05/25 10:06:32    386s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/25 10:06:32    386s] Revert refine place priority changes on 0 cells.
[05/25 10:06:32    386s]   ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/25 10:06:32    386s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:05.1 real=0:00:05.1)
[05/25 10:06:32    386s]   CCOpt::Phase::Routing...
[05/25 10:06:32    386s]   Clock implementation routing...
[05/25 10:06:32    386s]     Leaving CCOpt scope - Routing Tools...
[05/25 10:06:32    386s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1212.9M
[05/25 10:06:32    386s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1212.9M
[05/25 10:06:32    386s] Net route status summary:
[05/25 10:06:32    386s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:32    386s]   Non-clock: 14974 (unrouted=2, trialRouted=14972, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:06:32    386s]     Routing using eGR in eGR->NR Step...
[05/25 10:06:32    386s]       Early Global Route - eGR->NR step...
[05/25 10:06:32    386s] (ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
[05/25 10:06:32    386s] (ccopt eGR): Start to route 53 all nets
[05/25 10:06:32    386s] [PSP]    Started earlyGlobalRoute kernel
[05/25 10:06:32    386s] [PSP]    Initial Peak syMemory usage = 1212.9 MB
[05/25 10:06:32    386s] (I)       Reading DB...
[05/25 10:06:32    386s] (I)       Read data from FE... (mem=1212.9M)
[05/25 10:06:32    386s] (I)       Read nodes and places... (mem=1212.9M)
[05/25 10:06:32    386s] (I)       Done Read nodes and places (cpu=0.020s, mem=1212.9M)
[05/25 10:06:32    386s] (I)       Read nets... (mem=1212.9M)
[05/25 10:06:32    386s] (I)       Done Read nets (cpu=0.050s, mem=1212.9M)
[05/25 10:06:32    386s] (I)       Done Read data from FE (cpu=0.070s, mem=1212.9M)
[05/25 10:06:32    386s] (I)       before initializing RouteDB syMemory usage = 1212.9 MB
[05/25 10:06:32    386s] (I)       congestionReportName   : 
[05/25 10:06:32    386s] (I)       layerRangeFor2DCongestion : 
[05/25 10:06:32    386s] (I)       buildTerm2TermWires    : 1
[05/25 10:06:32    386s] (I)       doTrackAssignment      : 1
[05/25 10:06:32    386s] (I)       dumpBookshelfFiles     : 0
[05/25 10:06:32    386s] (I)       numThreads             : 1
[05/25 10:06:32    386s] (I)       bufferingAwareRouting  : false
[05/25 10:06:32    386s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:06:32    386s] (I)       honorPin               : false
[05/25 10:06:32    386s] (I)       honorPinGuide          : true
[05/25 10:06:32    386s] (I)       honorPartition         : false
[05/25 10:06:32    386s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:06:32    386s] (I)       allowPartitionCrossover: false
[05/25 10:06:32    386s] (I)       honorSingleEntry       : true
[05/25 10:06:32    386s] (I)       honorSingleEntryStrong : true
[05/25 10:06:32    386s] (I)       handleViaSpacingRule   : false
[05/25 10:06:32    386s] (I)       handleEolSpacingRule   : true
[05/25 10:06:32    386s] (I)       PDConstraint           : none
[05/25 10:06:32    386s] (I)       expBetterNDRHandling   : true
[05/25 10:06:32    386s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:06:32    386s] (I)       routingEffortLevel     : 10000
[05/25 10:06:32    386s] (I)       effortLevel            : standard
[05/25 10:06:32    386s] [NR-eGR] minRouteLayer          : 2
[05/25 10:06:32    386s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:06:32    386s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:06:32    386s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:06:32    386s] (I)       numRowsPerGCell        : 1
[05/25 10:06:32    386s] (I)       speedUpLargeDesign     : 0
[05/25 10:06:32    386s] (I)       multiThreadingTA       : 1
[05/25 10:06:32    386s] (I)       optimizationMode       : false
[05/25 10:06:32    386s] (I)       routeSecondPG          : false
[05/25 10:06:32    386s] (I)       scenicRatioForLayerRelax: 1.25
[05/25 10:06:32    386s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:06:32    386s] (I)       punchThroughDistance   : 500.00
[05/25 10:06:32    386s] (I)       scenicBound            : 3.00
[05/25 10:06:32    386s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:06:32    386s] (I)       source-to-sink ratio   : 0.30
[05/25 10:06:32    386s] (I)       targetCongestionRatioH : 1.00
[05/25 10:06:32    386s] (I)       targetCongestionRatioV : 1.00
[05/25 10:06:32    386s] (I)       layerCongestionRatio   : 1.00
[05/25 10:06:32    386s] (I)       m1CongestionRatio      : 0.10
[05/25 10:06:32    386s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:06:32    386s] (I)       localRouteEffort       : 1.00
[05/25 10:06:32    386s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:06:32    386s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:06:32    386s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:06:32    386s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:06:32    386s] (I)       routeVias              : 
[05/25 10:06:32    386s] (I)       readTROption           : true
[05/25 10:06:32    386s] (I)       extraSpacingFactor     : 1.00
[05/25 10:06:32    386s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:06:32    386s] (I)       routeSelectedNetsOnly  : true
[05/25 10:06:32    386s] (I)       clkNetUseMaxDemand     : false
[05/25 10:06:32    386s] (I)       extraDemandForClocks   : 0
[05/25 10:06:32    386s] (I)       steinerRemoveLayers    : false
[05/25 10:06:32    386s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:06:32    386s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:06:32    386s] (I)       similarTopologyRoutingFast : false
[05/25 10:06:32    386s] (I)       spanningTreeRefinement : true
[05/25 10:06:32    386s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:06:32    386s] (I)       starting read tracks
[05/25 10:06:32    386s] (I)       build grid graph
[05/25 10:06:32    386s] (I)       build grid graph start
[05/25 10:06:32    386s] [NR-eGR] Metal1 has no routable track
[05/25 10:06:32    386s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:06:32    386s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:06:32    386s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:06:32    386s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:06:32    386s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:06:32    386s] (I)       build grid graph end
[05/25 10:06:32    386s] (I)       merge level 0
[05/25 10:06:32    386s] (I)       numViaLayers=11
[05/25 10:06:32    386s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:06:32    386s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:06:32    386s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:06:32    386s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:06:32    386s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:06:32    386s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:06:32    386s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:06:32    386s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:06:32    386s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:06:32    386s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:06:32    386s] (I)       end build via table
[05/25 10:06:32    386s] [NR-eGR] Read 19332 PG shapes in 0.000 seconds
[05/25 10:06:32    386s] 
[05/25 10:06:32    386s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=19332 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:06:32    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 10:06:32    386s] (I)       readDataFromPlaceDB
[05/25 10:06:32    386s] (I)       Read net information..
[05/25 10:06:32    386s] [NR-eGR] Read numTotalNets=15025  numIgnoredNets=14972
[05/25 10:06:32    386s] (I)       Read testcase time = 0.000 seconds
[05/25 10:06:32    386s] 
[05/25 10:06:32    386s] [NR-eGR] Connected 0 must-join pins/ports
[05/25 10:06:32    386s] (I)       read default dcut vias
[05/25 10:06:32    386s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/25 10:06:32    386s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:06:32    386s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:06:32    386s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:06:32    386s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/25 10:06:32    386s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:06:32    386s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/25 10:06:32    386s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:06:32    386s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:06:32    386s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:06:32    386s] (I)       early_global_route_priority property id does not exist.
[05/25 10:06:32    386s] (I)       build grid graph start
[05/25 10:06:32    386s] (I)       build grid graph end
[05/25 10:06:32    386s] (I)       Model blockage into capacity
[05/25 10:06:32    386s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:06:32    386s] (I)       Modeling time = 0.020 seconds
[05/25 10:06:32    386s] 
[05/25 10:06:32    386s] (I)       Moved 0 terms for better access 
[05/25 10:06:32    386s] (I)       Number of ignored nets = 0
[05/25 10:06:32    386s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:06:32    386s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:06:32    386s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:06:32    386s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:06:32    386s] [NR-eGR] There are 53 clock nets ( 53 with NDR ).
[05/25 10:06:32    386s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1212.9 MB
[05/25 10:06:32    386s] (I)       Ndr track 0 does not exist
[05/25 10:06:32    386s] (I)       Ndr track 0 does not exist
[05/25 10:06:32    386s] (I)       Layer1  viaCost=200.00
[05/25 10:06:32    386s] (I)       Layer2  viaCost=200.00
[05/25 10:06:32    386s] (I)       Layer3  viaCost=200.00
[05/25 10:06:32    386s] (I)       Layer4  viaCost=200.00
[05/25 10:06:32    386s] (I)       Layer5  viaCost=200.00
[05/25 10:06:32    386s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:06:32    386s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:06:32    386s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:06:32    386s] (I)       Site width          :   400  (dbu)
[05/25 10:06:32    386s] (I)       Row height          :  3420  (dbu)
[05/25 10:06:32    386s] (I)       GCell width         :  3420  (dbu)
[05/25 10:06:32    386s] (I)       GCell height        :  3420  (dbu)
[05/25 10:06:32    386s] (I)       Grid                :   197   195     6
[05/25 10:06:32    386s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:06:32    386s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:06:32    386s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:06:32    386s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:06:32    386s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:06:32    386s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:06:32    386s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:06:32    386s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:06:32    386s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:06:32    386s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:06:32    386s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:06:32    386s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:06:32    386s] (I)       --------------------------------------------------------
[05/25 10:06:32    386s] 
[05/25 10:06:32    386s] [NR-eGR] ============ Routing rule table ============
[05/25 10:06:32    386s] [NR-eGR] Rule id: 0  Nets: 53 
[05/25 10:06:32    386s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:06:32    386s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800
[05/25 10:06:32    386s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:06:32    386s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:32    386s] [NR-eGR] Rule id: 1  Nets: 0 
[05/25 10:06:32    386s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:06:32    386s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:06:32    386s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:32    386s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:06:32    386s] [NR-eGR] ========================================
[05/25 10:06:32    386s] [NR-eGR] 
[05/25 10:06:32    386s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:06:32    386s] (I)       blocked tracks on layer2 : = 20406 / 328185 (6.22%)
[05/25 10:06:32    386s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:06:32    386s] (I)       blocked tracks on layer4 : = 20406 / 328185 (6.22%)
[05/25 10:06:32    386s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:06:32    386s] (I)       blocked tracks on layer6 : = 20406 / 328185 (6.22%)
[05/25 10:06:32    386s] (I)       After initializing earlyGlobalRoute syMemory usage = 1212.9 MB
[05/25 10:06:32    386s] (I)       Loading and dumping file time : 0.11 seconds
[05/25 10:06:32    386s] (I)       ============= Initialization =============
[05/25 10:06:32    386s] (I)       totalPins=4812  totalGlobalPin=4811 (99.98%)
[05/25 10:06:32    386s] (I)       total 2D Cap : 658791 = (344214 H, 314577 V)
[05/25 10:06:32    386s] [NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[05/25 10:06:32    386s] (I)       ============  Phase 1a Route ============
[05/25 10:06:32    386s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1b Route ============
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827135e+04um
[05/25 10:06:32    386s] (I)       ============  Phase 1c Route ============
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1d Route ============
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1e Route ============
[05/25 10:06:32    386s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827135e+04um
[05/25 10:06:32    386s] [NR-eGR] 
[05/25 10:06:32    386s] (I)       ============  Phase 1f Route ============
[05/25 10:06:32    386s] (I)       Usage: 10685 = (4958 H, 5727 V) = (1.44% H, 1.82% V) = (8.478e+03um H, 9.793e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1g Route ============
[05/25 10:06:32    386s] (I)       Usage: 10655 = (4965 H, 5690 V) = (1.44% H, 1.81% V) = (8.490e+03um H, 9.730e+03um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       numNets=53  numFullyRipUpNets=35  numPartialRipUpNets=35 
[05/25 10:06:32    386s] [NR-eGR] Move 35 nets to layer range [3, 6]
[05/25 10:06:32    386s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:32    386s] (I)       total 2D Cap : 1319373 = (688786 H, 630587 V)
[05/25 10:06:32    386s] [NR-eGR] Layer group 2: route 35 net(s) in layer range [3, 6]
[05/25 10:06:32    386s] (I)       ============  Phase 1a Route ============
[05/25 10:06:32    386s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1b Route ============
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/25 10:06:32    386s] (I)       ============  Phase 1c Route ============
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1d Route ============
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1e Route ============
[05/25 10:06:32    386s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/25 10:06:32    386s] [NR-eGR] 
[05/25 10:06:32    386s] (I)       ============  Phase 1f Route ============
[05/25 10:06:32    386s] (I)       Usage: 17984 = (8344 H, 9640 V) = (1.21% H, 1.53% V) = (1.427e+04um H, 1.648e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1g Route ============
[05/25 10:06:32    386s] (I)       Usage: 17960 = (8335 H, 9625 V) = (1.21% H, 1.53% V) = (1.425e+04um H, 1.646e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       numNets=35  numFullyRipUpNets=0  numPartialRipUpNets=18 
[05/25 10:06:32    386s] [NR-eGR] Move 18 nets to layer range [2, 6]
[05/25 10:06:32    386s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:32    386s] (I)       total 2D Cap : 1634936 = (688786 H, 946150 V)
[05/25 10:06:32    386s] [NR-eGR] Layer group 3: route 18 net(s) in layer range [2, 6]
[05/25 10:06:32    386s] (I)       ============  Phase 1a Route ============
[05/25 10:06:32    386s] (I)       Phase 1a runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1b Route ============
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.222650e+04um
[05/25 10:06:32    386s] (I)       ============  Phase 1c Route ============
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1d Route ============
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1e Route ============
[05/25 10:06:32    386s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.222650e+04um
[05/25 10:06:32    386s] [NR-eGR] 
[05/25 10:06:32    386s] (I)       ============  Phase 1f Route ============
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       ============  Phase 1g Route ============
[05/25 10:06:32    386s] (I)       Usage: 25134 = (11588 H, 13546 V) = (1.68% H, 1.43% V) = (1.982e+04um H, 2.316e+04um V)
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] (I)       Phase 1l runs 0.00 seconds
[05/25 10:06:32    386s] (I)       
[05/25 10:06:32    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:06:32    386s] [NR-eGR]                        OverCon            
[05/25 10:06:32    386s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:06:32    386s] [NR-eGR]       Layer                (0)    OverCon 
[05/25 10:06:32    386s] [NR-eGR] ----------------------------------------------
[05/25 10:06:32    386s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR] ----------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/25 10:06:32    386s] [NR-eGR] 
[05/25 10:06:32    386s] (I)       Total Global Routing Runtime: 0.13 seconds
[05/25 10:06:32    386s] (I)       total 2D Cap : 1654903 = (688786 H, 966117 V)
[05/25 10:06:32    386s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:06:32    386s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:06:32    386s] (I)       ============= track Assignment ============
[05/25 10:06:32    386s] (I)       extract Global 3D Wires
[05/25 10:06:32    386s] (I)       Extract Global WL : time=0.00
[05/25 10:06:32    386s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:06:32    386s] (I)       Initialization real time=0.00 seconds
[05/25 10:06:32    386s] (I)       Run Multi-thread track assignment
[05/25 10:06:32    386s] (I)       Kernel real time=0.03 seconds
[05/25 10:06:32    386s] (I)       End Greedy Track Assignment
[05/25 10:06:32    386s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64035
[05/25 10:06:32    386s] [NR-eGR] Metal2  (2V) length: 1.086314e+05um, number of vias: 96343
[05/25 10:06:32    386s] [NR-eGR] Metal3  (3H) length: 1.278899e+05um, number of vias: 6723
[05/25 10:06:32    386s] [NR-eGR] Metal4  (4V) length: 3.377351e+04um, number of vias: 1333
[05/25 10:06:32    386s] [NR-eGR] Metal5  (5H) length: 1.647250e+04um, number of vias: 41
[05/25 10:06:32    386s] [NR-eGR] Metal6  (6V) length: 1.160703e+03um, number of vias: 0
[05/25 10:06:32    386s] [NR-eGR] Total length: 2.879280e+05um, number of vias: 168475
[05/25 10:06:32    386s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] Total eGR-routed clock nets wire length: 1.907815e+04um 
[05/25 10:06:32    386s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] Report for selected net(s) only.
[05/25 10:06:32    386s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4811
[05/25 10:06:32    386s] [NR-eGR] Metal2  (2V) length: 5.442310e+03um, number of vias: 5802
[05/25 10:06:32    386s] [NR-eGR] Metal3  (3H) length: 8.376255e+03um, number of vias: 2036
[05/25 10:06:32    386s] [NR-eGR] Metal4  (4V) length: 4.552150e+03um, number of vias: 54
[05/25 10:06:32    386s] [NR-eGR] Metal5  (5H) length: 7.066700e+02um, number of vias: 2
[05/25 10:06:32    386s] [NR-eGR] Metal6  (6V) length: 7.600000e-01um, number of vias: 0
[05/25 10:06:32    386s] [NR-eGR] Total length: 1.907815e+04um, number of vias: 12705
[05/25 10:06:32    386s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] Total routed clock nets wire length: 1.907815e+04um, number of vias: 12705
[05/25 10:06:32    386s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:06:32    386s] [NR-eGR] End Peak syMemory usage = 1170.7 MB
[05/25 10:06:32    386s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[05/25 10:06:32    386s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/.rgffFOKPM
[05/25 10:06:32    386s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/25 10:06:32    386s]     Routing using eGR in eGR->NR Step done.
[05/25 10:06:32    386s]     Routing using NR in eGR->NR Step...
[05/25 10:06:33    386s] 
[05/25 10:06:33    386s] CCOPT: Preparing to route 53 clock nets with NanoRoute.
[05/25 10:06:33    386s]   All net are default rule.
[05/25 10:06:33    386s]   Removed pre-existing routes for 53 nets.
[05/25 10:06:33    386s]   Preferred NanoRoute mode settings: Current
[05/25 10:06:33    386s] -routeTopRoutingLayer 0
[05/25 10:06:33    386s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/25 10:06:33    386s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/25 10:06:33    386s]       Clock detailed routing...
[05/25 10:06:33    386s]         NanoRoute...
[05/25 10:06:33    386s] % Begin globalDetailRoute (date=05/25 10:06:33, mem=949.9M)
[05/25 10:06:33    386s] 
[05/25 10:06:33    386s] globalDetailRoute
[05/25 10:06:33    386s] 
[05/25 10:06:33    386s] #setNanoRouteMode -drouteAutoStop false
[05/25 10:06:33    386s] #setNanoRouteMode -drouteEndIteration 20
[05/25 10:06:33    386s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/25 10:06:33    386s] #setNanoRouteMode -routeSelectedNetOnly true
[05/25 10:06:33    386s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 10:06:33    386s] #setNanoRouteMode -routeWithEco true
[05/25 10:06:33    386s] #setNanoRouteMode -routeWithSiDriven false
[05/25 10:06:33    386s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 10:06:33    386s] #Start globalDetailRoute on Wed May 25 10:06:33 2022
[05/25 10:06:33    386s] #
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    386s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 10:06:33    387s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/25 10:06:33    387s] ### Net info: total nets: 15027
[05/25 10:06:33    387s] ### Net info: dirty nets: 53
[05/25 10:06:33    387s] ### Net info: marked as disconnected nets: 0
[05/25 10:06:33    387s] ### Net info: fully routed nets: 0
[05/25 10:06:33    387s] ### Net info: trivial (single pin) nets: 0
[05/25 10:06:33    387s] ### Net info: unrouted nets: 15027
[05/25 10:06:33    387s] ### Net info: re-extraction nets: 0
[05/25 10:06:33    387s] ### Net info: selected nets: 53
[05/25 10:06:33    387s] ### Net info: ignored nets: 0
[05/25 10:06:33    387s] ### Net info: skip routing nets: 0
[05/25 10:06:33    387s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/25 10:06:33    387s] #RTESIG:78da8d92cb4ec330104559f31523b78b20d1c433b6f3d8228110a8b4aa285b2b14278d94
[05/25 10:06:33    387s] #       c651e254c0d713601bc5f5768ece5c5dcf62f976bf038669887cd5724e1ae16587295744
[05/25 10:06:33    387s] #       2be42a8930d5e3687fc7ae17cbcdf615494291d7bd81e0dddafa1686de74d01be7aaa6bc
[05/25 10:06:33    387s] #       f967884b200e41d538539a6e9a89115c37cc6924cf8039dbdada965f0c82de75e370124d
[05/25 10:06:33    387s] #       28f6a64a058dba71e5a832cd709a8612ee8b853c45201166fcf74150d43677d3248ac41b
[05/25 10:06:33    387s] #       0b51a90ba058028bdca98daaa6b1e7a1d7ce9c5a8d4af2449ffb363f98d01c3eeaf038b8
[05/25 10:06:33    387s] #       b0a8f4e7f7d136a5a6a7f5fe7113855d59140f9be7ed7abe462481c0fec2cc9584940960
[05/25 10:06:33    387s] #       67e19109246f9732f19e012a4288e7af696452bf475cb04b64fecf5092e6a0ab1f8b1e05
[05/25 10:06:33    387s] #       55
[05/25 10:06:33    387s] #
[05/25 10:06:33    387s] #RTESIG:78da8d92cb4ec330104559f31523b78b20d1c433b6f3d8228110a8b4aa285b2b14278d94
[05/25 10:06:33    387s] #       c651e254c0d713601bc5f5768ece5c5dcf62f976bf038669887cd5724e1ae16587295744
[05/25 10:06:33    387s] #       2be42a8930d5e3687fc7ae17cbcdf615494291d7bd81e0dddafa1686de74d01be7aaa6bc
[05/25 10:06:33    387s] #       f967884b200e41d538539a6e9a89115c37cc6924cf8039dbdada965f0c82de75e370124d
[05/25 10:06:33    387s] #       28f6a64a058dba71e5a832cd709a8612ee8b853c45201166fcf74150d43677d3248ac41b
[05/25 10:06:33    387s] #       0b51a90ba058028bdca98daaa6b1e7a1d7ce9c5a8d4af2449ffb363f98d01c3eeaf038b8
[05/25 10:06:33    387s] #       b0a8f4e7f7d136a5a6a7f5fe7113855d59140f9be7ed7abe462481c0fec2cc9584940960
[05/25 10:06:33    387s] #       67e19109246f9732f19e012a4288e7af696452bf475cb04b64fecf5092e6a0ab1f8b1e05
[05/25 10:06:33    387s] #       55
[05/25 10:06:33    387s] #
[05/25 10:06:33    387s] #Start routing data preparation on Wed May 25 10:06:33 2022
[05/25 10:06:33    387s] #
[05/25 10:06:34    387s] #Minimum voltage of a net in the design = 0.000.
[05/25 10:06:34    387s] #Maximum voltage of a net in the design = 1.100.
[05/25 10:06:34    387s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 10:06:34    387s] #Voltage range [0.900 - 1.100] has 1 net.
[05/25 10:06:34    387s] #Voltage range [0.000 - 1.100] has 15025 nets.
[05/25 10:06:37    391s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 10:06:37    391s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:06:37    391s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 10:06:37    391s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 10:06:37    391s] #Regenerating Ggrids automatically.
[05/25 10:06:37    391s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 10:06:37    391s] #Using automatically generated G-grids.
[05/25 10:06:37    391s] #Done routing data preparation.
[05/25 10:06:37    391s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1005.86 (MB), peak = 1120.38 (MB)
[05/25 10:06:37    391s] #Merging special wires...
[05/25 10:06:38    391s] #reading routing guides ......
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Finished routing data preparation on Wed May 25 10:06:38 2022
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Cpu time = 00:00:04
[05/25 10:06:38    391s] #Elapsed time = 00:00:04
[05/25 10:06:38    391s] #Increased memory = 18.34 (MB)
[05/25 10:06:38    391s] #Total memory = 1006.65 (MB)
[05/25 10:06:38    391s] #Peak memory = 1120.38 (MB)
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Start global routing on Wed May 25 10:06:38 2022
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Number of eco nets is 0
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Start global routing data preparation on Wed May 25 10:06:38 2022
[05/25 10:06:38    391s] #
[05/25 10:06:38    391s] #Start routing resource analysis on Wed May 25 10:06:38 2022
[05/25 10:06:38    391s] #
[05/25 10:06:38    392s] #Routing resource analysis is done on Wed May 25 10:06:38 2022
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #  Resource Analysis:
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 10:06:38    392s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 10:06:38    392s] #  --------------------------------------------------------------
[05/25 10:06:38    392s] #  Metal1         H        1760           0       13806    54.41%
[05/25 10:06:38    392s] #  Metal2         V        1683           0       13806     2.59%
[05/25 10:06:38    392s] #  Metal3         H        1760           0       13806     0.00%
[05/25 10:06:38    392s] #  Metal4         V        1683           0       13806     2.59%
[05/25 10:06:38    392s] #  Metal5         H        1760           0       13806     0.00%
[05/25 10:06:38    392s] #  Metal6         V        1683           0       13806     2.59%
[05/25 10:06:38    392s] #  --------------------------------------------------------------
[05/25 10:06:38    392s] #  Total                  10329       0.00%       82836    10.37%
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #Global routing data preparation is done on Wed May 25 10:06:38 2022
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.44 (MB), peak = 1120.38 (MB)
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #Routing guide is on.
[05/25 10:06:38    392s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.45 (MB), peak = 1120.38 (MB)
[05/25 10:06:38    392s] #
[05/25 10:06:38    392s] #start global routing iteration 1...
[05/25 10:06:39    393s] #Initial_route: 0.83426
[05/25 10:06:40    394s] #Reroute: 1.00849
[05/25 10:06:40    394s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1016.82 (MB), peak = 1120.38 (MB)
[05/25 10:06:40    394s] #
[05/25 10:06:40    394s] #start global routing iteration 2...
[05/25 10:06:42    396s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1017.79 (MB), peak = 1120.38 (MB)
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/25 10:06:42    396s] #Total number of selected nets for routing = 53.
[05/25 10:06:42    396s] #Total number of unselected nets (but routable) for routing = 14972 (skipped).
[05/25 10:06:42    396s] #Total number of nets in the design = 15027.
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #14972 skipped nets do not have any wires.
[05/25 10:06:42    396s] #53 routable nets have only global wires.
[05/25 10:06:42    396s] #53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Routed net constraints summary:
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #      Default                 53               0  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #        Total                 53               0  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Routing constraints summary of the whole design:
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #      Default                 53           14972  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #        Total                 53           14972  
[05/25 10:06:42    396s] #------------------------------------------------
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #                 OverCon          
[05/25 10:06:42    396s] #                  #Gcell    %Gcell
[05/25 10:06:42    396s] #     Layer           (1)   OverCon
[05/25 10:06:42    396s] #  --------------------------------
[05/25 10:06:42    396s] #  Metal1        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  Metal2        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  Metal3        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  Metal4        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  Metal5        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  Metal6        0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #  --------------------------------
[05/25 10:06:42    396s] #     Total      0(0.00%)   (0.00%)
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/25 10:06:42    396s] #  Overflow after GR: 0.00% H + 0.00% V
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Complete Global Routing.
[05/25 10:06:42    396s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:06:42    396s] #Total wire length = 18269 um.
[05/25 10:06:42    396s] #Total half perimeter of net bounding box = 5170 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal1 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal2 = 4919 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal3 = 8131 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal4 = 4517 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal5 = 701 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:06:42    396s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:06:42    396s] #Total number of vias = 10066
[05/25 10:06:42    396s] #Up-Via Summary (total 10066):
[05/25 10:06:42    396s] #           
[05/25 10:06:42    396s] #-----------------------
[05/25 10:06:42    396s] # Metal1           4811
[05/25 10:06:42    396s] # Metal2           3623
[05/25 10:06:42    396s] # Metal3           1589
[05/25 10:06:42    396s] # Metal4             43
[05/25 10:06:42    396s] #-----------------------
[05/25 10:06:42    396s] #                 10066 
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Total number of involved priority nets 53
[05/25 10:06:42    396s] #Maximum src to sink distance for priority net 213.8
[05/25 10:06:42    396s] #Average of max src_to_sink distance for priority net 74.5
[05/25 10:06:42    396s] #Average of ave src_to_sink distance for priority net 43.2
[05/25 10:06:42    396s] #Max overcon = 0 track.
[05/25 10:06:42    396s] #Total overcon = 0.00%.
[05/25 10:06:42    396s] #Worst layer Gcell overcon rate = 0.00%.
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Global routing statistics:
[05/25 10:06:42    396s] #Cpu time = 00:00:05
[05/25 10:06:42    396s] #Elapsed time = 00:00:05
[05/25 10:06:42    396s] #Increased memory = 11.49 (MB)
[05/25 10:06:42    396s] #Total memory = 1018.15 (MB)
[05/25 10:06:42    396s] #Peak memory = 1120.38 (MB)
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #Finished global routing on Wed May 25 10:06:42 2022
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #
[05/25 10:06:42    396s] #reading routing guides ......
[05/25 10:06:42    396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.28 (MB), peak = 1120.38 (MB)
[05/25 10:06:42    396s] #Start Track Assignment.
[05/25 10:06:43    397s] #Done with 2447 horizontal wires in 1 hboxes and 2842 vertical wires in 1 hboxes.
[05/25 10:06:43    397s] #Done with 2416 horizontal wires in 1 hboxes and 2772 vertical wires in 1 hboxes.
[05/25 10:06:43    397s] #Complete Track Assignment.
[05/25 10:06:43    397s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:06:43    397s] #Total wire length = 19982 um.
[05/25 10:06:43    397s] #Total half perimeter of net bounding box = 5170 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal1 = 1625 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal2 = 4863 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal3 = 8090 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal4 = 4698 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal5 = 705 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:06:43    397s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:06:43    397s] #Total number of vias = 10066
[05/25 10:06:43    397s] #Up-Via Summary (total 10066):
[05/25 10:06:43    397s] #           
[05/25 10:06:43    397s] #-----------------------
[05/25 10:06:43    397s] # Metal1           4811
[05/25 10:06:43    397s] # Metal2           3623
[05/25 10:06:43    397s] # Metal3           1589
[05/25 10:06:43    397s] # Metal4             43
[05/25 10:06:43    397s] #-----------------------
[05/25 10:06:43    397s] #                 10066 
[05/25 10:06:43    397s] #
[05/25 10:06:43    397s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1021.19 (MB), peak = 1120.38 (MB)
[05/25 10:06:43    397s] #
[05/25 10:06:43    397s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 10:06:43    397s] #Cpu time = 00:00:10
[05/25 10:06:43    397s] #Elapsed time = 00:00:10
[05/25 10:06:43    397s] #Increased memory = 32.96 (MB)
[05/25 10:06:43    397s] #Total memory = 1021.22 (MB)
[05/25 10:06:43    397s] #Peak memory = 1120.38 (MB)
[05/25 10:06:43    397s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:06:44    398s] #
[05/25 10:06:44    398s] #Start Detail Routing..
[05/25 10:06:44    398s] #start initial detail routing ...
[05/25 10:06:44    398s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[05/25 10:07:15    429s] # ECO: 1.8% of the total area was rechecked for DRC, and 79.2% required routing.
[05/25 10:07:15    429s] #   number of violations = 0
[05/25 10:07:15    429s] #cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1047.62 (MB), peak = 1120.38 (MB)
[05/25 10:07:16    429s] #Complete Detail Routing.
[05/25 10:07:16    429s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:07:16    429s] #Total wire length = 19189 um.
[05/25 10:07:16    429s] #Total half perimeter of net bounding box = 5170 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal1 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal2 = 454 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal3 = 9105 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal4 = 8928 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal5 = 702 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:07:16    429s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:07:16    429s] #Total number of vias = 14980
[05/25 10:07:16    429s] #Up-Via Summary (total 14980):
[05/25 10:07:16    429s] #           
[05/25 10:07:16    429s] #-----------------------
[05/25 10:07:16    429s] # Metal1           4811
[05/25 10:07:16    429s] # Metal2           4816
[05/25 10:07:16    429s] # Metal3           5307
[05/25 10:07:16    429s] # Metal4             46
[05/25 10:07:16    429s] #-----------------------
[05/25 10:07:16    429s] #                 14980 
[05/25 10:07:16    429s] #
[05/25 10:07:16    429s] #Total number of DRC violations = 0
[05/25 10:07:16    429s] #Cpu time = 00:00:33
[05/25 10:07:16    429s] #Elapsed time = 00:00:32
[05/25 10:07:16    429s] #Increased memory = -1.21 (MB)
[05/25 10:07:16    429s] #Total memory = 1020.01 (MB)
[05/25 10:07:16    429s] #Peak memory = 1120.38 (MB)
[05/25 10:07:16    429s] #detailRoute Statistics:
[05/25 10:07:16    429s] #Cpu time = 00:00:33
[05/25 10:07:16    429s] #Elapsed time = 00:00:32
[05/25 10:07:16    429s] #Increased memory = -1.21 (MB)
[05/25 10:07:16    429s] #Total memory = 1020.01 (MB)
[05/25 10:07:16    429s] #Peak memory = 1120.38 (MB)
[05/25 10:07:16    429s] #
[05/25 10:07:16    429s] #globalDetailRoute statistics:
[05/25 10:07:16    429s] #Cpu time = 00:00:43
[05/25 10:07:16    429s] #Elapsed time = 00:00:43
[05/25 10:07:16    429s] #Increased memory = 69.81 (MB)
[05/25 10:07:16    429s] #Total memory = 1019.70 (MB)
[05/25 10:07:16    429s] #Peak memory = 1120.38 (MB)
[05/25 10:07:16    429s] #Number of warnings = 17
[05/25 10:07:16    429s] #Total number of warnings = 19
[05/25 10:07:16    429s] #Number of fails = 0
[05/25 10:07:16    429s] #Total number of fails = 0
[05/25 10:07:16    429s] #Complete globalDetailRoute on Wed May 25 10:07:16 2022
[05/25 10:07:16    429s] #
[05/25 10:07:16    429s] ### 
[05/25 10:07:16    429s] ###   Scalability Statistics
[05/25 10:07:16    429s] ### 
[05/25 10:07:16    429s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:07:16    429s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/25 10:07:16    429s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:07:16    429s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 10:07:16    429s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 10:07:16    429s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 10:07:16    429s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/25 10:07:16    429s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/25 10:07:16    429s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 10:07:16    430s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[05/25 10:07:16    430s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[05/25 10:07:16    430s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[05/25 10:07:16    430s] ###   Detail Routing                |        00:00:32|        00:00:32|             1.0|
[05/25 10:07:16    430s] ###   Entire Command                |        00:00:43|        00:00:43|             1.0|
[05/25 10:07:16    430s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:07:16    430s] ### 
[05/25 10:07:16    430s] % End globalDetailRoute (date=05/25 10:07:16, total cpu=0:00:43.1, real=0:00:43.0, peak res=1045.8M, current mem=1019.8M)
[05/25 10:07:16    430s]         NanoRoute done. (took cpu=0:00:43.2 real=0:00:43.1)
[05/25 10:07:16    430s]       Clock detailed routing done.
[05/25 10:07:16    430s] Checking guided vs. routed lengths for 53 nets...
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]       
[05/25 10:07:16    430s]       Guided max path lengths
[05/25 10:07:16    430s]       =======================
[05/25 10:07:16    430s]       
[05/25 10:07:16    430s]       ---------------------------------------
[05/25 10:07:16    430s]       From (um)    To (um)    Number of paths
[05/25 10:07:16    430s]       ---------------------------------------
[05/25 10:07:16    430s]          0.000      50.000          17
[05/25 10:07:16    430s]         50.000     100.000          32
[05/25 10:07:16    430s]        100.000     150.000           0
[05/25 10:07:16    430s]        150.000     200.000           1
[05/25 10:07:16    430s]        200.000     250.000           3
[05/25 10:07:16    430s]       ---------------------------------------
[05/25 10:07:16    430s]       
[05/25 10:07:16    430s]       Deviation of routing from guided max path lengths
[05/25 10:07:16    430s]       =================================================
[05/25 10:07:16    430s]       
[05/25 10:07:16    430s]       -------------------------------------
[05/25 10:07:16    430s]       From (%)    To (%)    Number of paths
[05/25 10:07:16    430s]       -------------------------------------
[05/25 10:07:16    430s]       below        0.000          33
[05/25 10:07:16    430s]         0.000      2.000           7
[05/25 10:07:16    430s]         2.000      4.000           5
[05/25 10:07:16    430s]         4.000      6.000           2
[05/25 10:07:16    430s]         6.000      8.000           3
[05/25 10:07:16    430s]         8.000     10.000           2
[05/25 10:07:16    430s]        10.000     12.000           1
[05/25 10:07:16    430s]       -------------------------------------
[05/25 10:07:16    430s]       
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Top 10 notable deviations of routed length from guided length
[05/25 10:07:16    430s]     =============================================================
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_44 (101 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    45.930um, total =   347.553um
[05/25 10:07:16    430s]     Routed length:  max path =    50.610um, total =   362.850um
[05/25 10:07:16    430s]     Deviation:      max path =    10.189%,  total =     4.401%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_4 (99 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    66.350um, total =   344.664um
[05/25 10:07:16    430s]     Routed length:  max path =    65.630um, total =   379.780um
[05/25 10:07:16    430s]     Deviation:      max path =    -1.085%,  total =    10.188%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_32 (101 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    42.640um, total =   352.310um
[05/25 10:07:16    430s]     Routed length:  max path =    38.200um, total =   387.505um
[05/25 10:07:16    430s]     Deviation:      max path =   -10.413%,  total =     9.990%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_35 (99 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    80.820um, total =   372.170um
[05/25 10:07:16    430s]     Routed length:  max path =    76.140um, total =   408.980um
[05/25 10:07:16    430s]     Deviation:      max path =    -5.791%,  total =     9.891%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_46 (101 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    40.550um, total =   353.420um
[05/25 10:07:16    430s]     Routed length:  max path =    39.550um, total =   387.640um
[05/25 10:07:16    430s]     Deviation:      max path =    -2.466%,  total =     9.683%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_50 (101 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    43.910um, total =   354.955um
[05/25 10:07:16    430s]     Routed length:  max path =    38.750um, total =   387.110um
[05/25 10:07:16    430s]     Deviation:      max path =   -11.751%,  total =     9.059%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_42 (99 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    78.950um, total =   363.486um
[05/25 10:07:16    430s]     Routed length:  max path =    77.230um, total =   395.780um
[05/25 10:07:16    430s]     Deviation:      max path =    -2.179%,  total =     8.885%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_40 (100 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    74.120um, total =   351.915um
[05/25 10:07:16    430s]     Routed length:  max path =    66.380um, total =   382.820um
[05/25 10:07:16    430s]     Deviation:      max path =   -10.443%,  total =     8.782%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_3 (98 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    63.620um, total =   352.320um
[05/25 10:07:16    430s]     Routed length:  max path =    62.510um, total =   382.160um
[05/25 10:07:16    430s]     Deviation:      max path =    -1.745%,  total =     8.470%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s]     Net CTS_34 (99 terminals)
[05/25 10:07:16    430s]     Guided length:  max path =    71.340um, total =   361.185um
[05/25 10:07:16    430s]     Routed length:  max path =    72.000um, total =   391.025um
[05/25 10:07:16    430s]     Deviation:      max path =     0.925%,  total =     8.262%
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] Set FIXED routing status on 53 net(s)
[05/25 10:07:16    430s] Set FIXED placed status on 52 instance(s)
[05/25 10:07:16    430s]     Routing using NR in eGR->NR Step done.
[05/25 10:07:16    430s] Net route status summary:
[05/25 10:07:16    430s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:16    430s]   Non-clock: 14974 (unrouted=14974, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] CCOPT: Done with clock implementation routing.
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] CCOpt: Starting congestion repair using flow wrapper.
[05/25 10:07:16    430s]     Congestion Repair...
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] Starting congestion repair ...
[05/25 10:07:16    430s] User Input Parameters:
[05/25 10:07:16    430s] - Congestion Driven    : On
[05/25 10:07:16    430s] - Timing Driven        : Off
[05/25 10:07:16    430s] - Area-Violation Based : On
[05/25 10:07:16    430s] - Start Rollback Level : -5
[05/25 10:07:16    430s] - Legalized            : On
[05/25 10:07:16    430s] - Window Based         : Off
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] Starting Early Global Route congestion estimation: mem = 1228.1M
[05/25 10:07:16    430s] (I)       Reading DB...
[05/25 10:07:16    430s] (I)       Read data from FE... (mem=1228.1M)
[05/25 10:07:16    430s] (I)       Read nodes and places... (mem=1228.1M)
[05/25 10:07:16    430s] (I)       Done Read nodes and places (cpu=0.020s, mem=1230.2M)
[05/25 10:07:16    430s] (I)       Read nets... (mem=1230.2M)
[05/25 10:07:16    430s] (I)       Done Read nets (cpu=0.040s, mem=1232.2M)
[05/25 10:07:16    430s] (I)       Done Read data from FE (cpu=0.060s, mem=1232.2M)
[05/25 10:07:16    430s] (I)       before initializing RouteDB syMemory usage = 1232.2 MB
[05/25 10:07:16    430s] (I)       congestionReportName   : 
[05/25 10:07:16    430s] (I)       layerRangeFor2DCongestion : 
[05/25 10:07:16    430s] (I)       buildTerm2TermWires    : 1
[05/25 10:07:16    430s] (I)       doTrackAssignment      : 1
[05/25 10:07:16    430s] (I)       dumpBookshelfFiles     : 0
[05/25 10:07:16    430s] (I)       numThreads             : 1
[05/25 10:07:16    430s] (I)       bufferingAwareRouting  : false
[05/25 10:07:16    430s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:07:16    430s] (I)       honorPin               : false
[05/25 10:07:16    430s] (I)       honorPinGuide          : true
[05/25 10:07:16    430s] (I)       honorPartition         : false
[05/25 10:07:16    430s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:07:16    430s] (I)       allowPartitionCrossover: false
[05/25 10:07:16    430s] (I)       honorSingleEntry       : true
[05/25 10:07:16    430s] (I)       honorSingleEntryStrong : true
[05/25 10:07:16    430s] (I)       handleViaSpacingRule   : false
[05/25 10:07:16    430s] (I)       handleEolSpacingRule   : false
[05/25 10:07:16    430s] (I)       PDConstraint           : none
[05/25 10:07:16    430s] (I)       expBetterNDRHandling   : false
[05/25 10:07:16    430s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:07:16    430s] (I)       routingEffortLevel     : 3
[05/25 10:07:16    430s] (I)       effortLevel            : standard
[05/25 10:07:16    430s] [NR-eGR] minRouteLayer          : 2
[05/25 10:07:16    430s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:07:16    430s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:07:16    430s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:07:16    430s] (I)       numRowsPerGCell        : 1
[05/25 10:07:16    430s] (I)       speedUpLargeDesign     : 0
[05/25 10:07:16    430s] (I)       multiThreadingTA       : 1
[05/25 10:07:16    430s] (I)       optimizationMode       : false
[05/25 10:07:16    430s] (I)       routeSecondPG          : false
[05/25 10:07:16    430s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:07:16    430s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:07:16    430s] (I)       punchThroughDistance   : 500.00
[05/25 10:07:16    430s] (I)       scenicBound            : 1.15
[05/25 10:07:16    430s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:07:16    430s] (I)       source-to-sink ratio   : 0.00
[05/25 10:07:16    430s] (I)       targetCongestionRatioH : 1.00
[05/25 10:07:16    430s] (I)       targetCongestionRatioV : 1.00
[05/25 10:07:16    430s] (I)       layerCongestionRatio   : 0.70
[05/25 10:07:16    430s] (I)       m1CongestionRatio      : 0.10
[05/25 10:07:16    430s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:07:16    430s] (I)       localRouteEffort       : 1.00
[05/25 10:07:16    430s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:07:16    430s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:07:16    430s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:07:16    430s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:07:16    430s] (I)       routeVias              : 
[05/25 10:07:16    430s] (I)       readTROption           : true
[05/25 10:07:16    430s] (I)       extraSpacingFactor     : 1.00
[05/25 10:07:16    430s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:07:16    430s] (I)       routeSelectedNetsOnly  : false
[05/25 10:07:16    430s] (I)       clkNetUseMaxDemand     : false
[05/25 10:07:16    430s] (I)       extraDemandForClocks   : 0
[05/25 10:07:16    430s] (I)       steinerRemoveLayers    : false
[05/25 10:07:16    430s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:07:16    430s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:07:16    430s] (I)       similarTopologyRoutingFast : false
[05/25 10:07:16    430s] (I)       spanningTreeRefinement : false
[05/25 10:07:16    430s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:07:16    430s] (I)       starting read tracks
[05/25 10:07:16    430s] (I)       build grid graph
[05/25 10:07:16    430s] (I)       build grid graph start
[05/25 10:07:16    430s] [NR-eGR] Metal1 has no routable track
[05/25 10:07:16    430s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:07:16    430s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:07:16    430s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:07:16    430s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:07:16    430s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:07:16    430s] (I)       build grid graph end
[05/25 10:07:16    430s] (I)       merge level 0
[05/25 10:07:16    430s] (I)       numViaLayers=11
[05/25 10:07:16    430s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:07:16    430s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:07:16    430s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:07:16    430s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:07:16    430s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:07:16    430s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:07:16    430s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:07:16    430s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:07:16    430s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:07:16    430s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:07:16    430s] (I)       end build via table
[05/25 10:07:16    430s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:07:16    430s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15997
[05/25 10:07:16    430s] (I)       readDataFromPlaceDB
[05/25 10:07:16    430s] (I)       Read net information..
[05/25 10:07:16    430s] [NR-eGR] Read numTotalNets=15025  numIgnoredNets=53
[05/25 10:07:16    430s] (I)       Read testcase time = 0.000 seconds
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] (I)       read default dcut vias
[05/25 10:07:16    430s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/25 10:07:16    430s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:07:16    430s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:07:16    430s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:07:16    430s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/25 10:07:16    430s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:07:16    430s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/25 10:07:16    430s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:07:16    430s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:07:16    430s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:07:16    430s] (I)       early_global_route_priority property id does not exist.
[05/25 10:07:16    430s] (I)       build grid graph start
[05/25 10:07:16    430s] (I)       build grid graph end
[05/25 10:07:16    430s] (I)       Model blockage into capacity
[05/25 10:07:16    430s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:07:16    430s] (I)       Modeling time = 0.010 seconds
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] (I)       Number of ignored nets = 53
[05/25 10:07:16    430s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:07:16    430s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:07:16    430s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:07:16    430s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1234.7 MB
[05/25 10:07:16    430s] (I)       Ndr track 0 does not exist
[05/25 10:07:16    430s] (I)       Ndr track 0 does not exist
[05/25 10:07:16    430s] (I)       Layer1  viaCost=200.00
[05/25 10:07:16    430s] (I)       Layer2  viaCost=200.00
[05/25 10:07:16    430s] (I)       Layer3  viaCost=200.00
[05/25 10:07:16    430s] (I)       Layer4  viaCost=200.00
[05/25 10:07:16    430s] (I)       Layer5  viaCost=200.00
[05/25 10:07:16    430s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:07:16    430s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:07:16    430s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:07:16    430s] (I)       Site width          :   400  (dbu)
[05/25 10:07:16    430s] (I)       Row height          :  3420  (dbu)
[05/25 10:07:16    430s] (I)       GCell width         :  3420  (dbu)
[05/25 10:07:16    430s] (I)       GCell height        :  3420  (dbu)
[05/25 10:07:16    430s] (I)       Grid                :   197   195     6
[05/25 10:07:16    430s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:07:16    430s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:07:16    430s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:07:16    430s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:07:16    430s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:07:16    430s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:07:16    430s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:07:16    430s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:07:16    430s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:07:16    430s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:07:16    430s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:07:16    430s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:07:16    430s] (I)       --------------------------------------------------------
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] [NR-eGR] ============ Routing rule table ============
[05/25 10:07:16    430s] [NR-eGR] Rule id: 0  Nets: 0 
[05/25 10:07:16    430s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:07:16    430s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/25 10:07:16    430s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:07:16    430s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:16    430s] [NR-eGR] Rule id: 1  Nets: 14972 
[05/25 10:07:16    430s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:07:16    430s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:07:16    430s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:16    430s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:16    430s] [NR-eGR] ========================================
[05/25 10:07:16    430s] [NR-eGR] 
[05/25 10:07:16    430s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:07:16    430s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:07:16    430s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:07:16    430s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:07:16    430s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:07:16    430s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:07:16    430s] (I)       After initializing earlyGlobalRoute syMemory usage = 1234.7 MB
[05/25 10:07:16    430s] (I)       Loading and dumping file time : 0.11 seconds
[05/25 10:07:16    430s] (I)       ============= Initialization =============
[05/25 10:07:16    430s] (I)       totalPins=59269  totalGlobalPin=58301 (98.37%)
[05/25 10:07:16    430s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:07:16    430s] [NR-eGR] Layer group 1: route 14972 net(s) in layer range [2, 6]
[05/25 10:07:16    430s] (I)       ============  Phase 1a Route ============
[05/25 10:07:16    430s] (I)       Phase 1a runs 0.03 seconds
[05/25 10:07:16    430s] (I)       Usage: 149307 = (77460 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] (I)       ============  Phase 1b Route ============
[05/25 10:07:16    430s] (I)       Usage: 149307 = (77460 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553150e+05um
[05/25 10:07:16    430s] (I)       ============  Phase 1c Route ============
[05/25 10:07:16    430s] (I)       Usage: 149307 = (77460 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] (I)       ============  Phase 1d Route ============
[05/25 10:07:16    430s] (I)       Usage: 149307 = (77460 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] (I)       ============  Phase 1e Route ============
[05/25 10:07:16    430s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:07:16    430s] (I)       Usage: 149307 = (77460 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553150e+05um
[05/25 10:07:16    430s] [NR-eGR] 
[05/25 10:07:16    430s] (I)       ============  Phase 1l Route ============
[05/25 10:07:16    430s] (I)       Phase 1l runs 0.04 seconds
[05/25 10:07:16    430s] (I)       
[05/25 10:07:16    430s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:07:16    430s] [NR-eGR]                        OverCon            
[05/25 10:07:16    430s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:07:16    430s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:07:16    430s] [NR-eGR] ----------------------------------------------
[05/25 10:07:16    430s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR]  Metal2  (2)         6( 0.02%)   ( 0.02%) 
[05/25 10:07:16    430s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR] ----------------------------------------------
[05/25 10:07:16    430s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/25 10:07:16    430s] [NR-eGR] 
[05/25 10:07:16    430s] (I)       Total Global Routing Runtime: 0.12 seconds
[05/25 10:07:16    430s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:07:16    430s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:07:16    430s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:07:16    430s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 1234.7M
[05/25 10:07:16    430s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:16    430s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:07:16    430s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:16    430s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:07:16    430s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:16    430s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:07:16    430s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] === incrementalPlace Internal Loop 1 ===
[05/25 10:07:16    430s] Skipped repairing congestion.
[05/25 10:07:16    430s] Starting Early Global Route wiring: mem = 1250.7M
[05/25 10:07:16    430s] (I)       ============= track Assignment ============
[05/25 10:07:16    430s] (I)       extract Global 3D Wires
[05/25 10:07:16    430s] (I)       Extract Global WL : time=0.00
[05/25 10:07:16    430s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:07:16    430s] (I)       Initialization real time=0.00 seconds
[05/25 10:07:16    430s] (I)       Run Multi-thread track assignment
[05/25 10:07:16    430s] (I)       Kernel real time=0.20 seconds
[05/25 10:07:16    430s] (I)       End Greedy Track Assignment
[05/25 10:07:16    430s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:16    430s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64035
[05/25 10:07:16    430s] [NR-eGR] Metal2  (2V) length: 1.023860e+05um, number of vias: 94833
[05/25 10:07:16    430s] [NR-eGR] Metal3  (3H) length: 1.197265e+05um, number of vias: 10969
[05/25 10:07:16    430s] [NR-eGR] Metal4  (4V) length: 3.750650e+04um, number of vias: 2521
[05/25 10:07:16    430s] [NR-eGR] Metal5  (5H) length: 2.541015e+04um, number of vias: 130
[05/25 10:07:16    430s] [NR-eGR] Metal6  (6V) length: 2.836835e+03um, number of vias: 0
[05/25 10:07:16    430s] [NR-eGR] Total length: 2.878660e+05um, number of vias: 172488
[05/25 10:07:16    430s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:16    430s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/25 10:07:16    430s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:16    430s] Early Global Route wiring runtime: 0.39 seconds, mem = 1246.6M
[05/25 10:07:16    430s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[05/25 10:07:16    430s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.8)
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] CCOpt: Done with congestion repair using flow wrapper.
[05/25 10:07:16    430s] 
[05/25 10:07:16    430s] Net route status summary:
[05/25 10:07:16    430s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:16    430s]   Non-clock: 14974 (unrouted=2, trialRouted=14972, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:16    430s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:44.7 real=0:00:44.6)
[05/25 10:07:16    430s]   Clock implementation routing done.
[05/25 10:07:16    430s]   Leaving CCOpt scope - extractRC...
[05/25 10:07:16    430s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/25 10:07:16    430s] Extraction called for design 'microcontroller_interface_8_8' of instances=14949 and nets=15027 using extraction engine 'preRoute' .
[05/25 10:07:16    430s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:07:16    430s] RC Extraction called in multi-corner(1) mode.
[05/25 10:07:16    430s] RCMode: PreRoute
[05/25 10:07:16    430s]       RC Corner Indexes            0   
[05/25 10:07:16    430s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:07:16    430s] Resistance Scaling Factor    : 1.00000 
[05/25 10:07:16    430s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:07:16    430s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:07:16    430s] Shrink Factor                : 1.00000
[05/25 10:07:16    430s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:07:16    430s] Using Quantus QRC technology file ...
[05/25 10:07:17    430s] Updating RC grid for preRoute extraction ...
[05/25 10:07:17    430s] Initializing multi-corner resistance tables ...
[05/25 10:07:17    431s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1246.582M)
[05/25 10:07:17    431s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/25 10:07:17    431s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:07:17    431s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:07:17    431s]   Rebuilding timing graph...
[05/25 10:07:17    431s]   Rebuilding timing graph done.
[05/25 10:07:17    431s] End AAE Lib Interpolated Model. (MEM=1256.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:07:18    431s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/25 10:07:18    431s]   Clock DAG stats after routing clock trees:
[05/25 10:07:18    431s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:18    431s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:18    431s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:18    431s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:18    431s]     wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:18    431s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:18    431s]   Clock DAG net violations after routing clock trees: none
[05/25 10:07:18    431s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/25 10:07:18    431s]     Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:18    431s]     Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:18    431s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/25 10:07:18    431s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:18    432s]   Primary reporting skew group after routing clock trees:
[05/25 10:07:18    432s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:18    432s]   Skew group summary after routing clock trees:
[05/25 10:07:18    432s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:18    432s]   Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:18    432s]   CCOpt::Phase::Routing done. (took cpu=0:00:46.1 real=0:00:46.0)
[05/25 10:07:18    432s]   CCOpt::Phase::PostConditioning...
[05/25 10:07:18    432s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.1M
[05/25 10:07:18    432s] #spOpts: N=45 
[05/25 10:07:18    432s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.010, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Starting CMU at level 4, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.041, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.041, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1304.1M
[05/25 10:07:18    432s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1304.1M
[05/25 10:07:18    432s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1304.1MB).
[05/25 10:07:18    432s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1304.1M
[05/25 10:07:18    432s]   Removing CTS place status from clock tree and sinks.
[05/25 10:07:18    432s] Removed CTS place status from 52 clock cells (out of 54 ) and 0 clock sinks (out of 0 ).
[05/25 10:07:18    432s]   Switching to inst based legalization.
[05/25 10:07:18    432s]   PostConditioning...
[05/25 10:07:18    432s]     PostConditioning active optimizations:
[05/25 10:07:18    432s]      - DRV fixing with cell sizing and buffering
[05/25 10:07:18    432s]      - Skew fixing with cell sizing
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     Currently running CTS, using active skew data
[05/25 10:07:18    432s]     Reset bufferability constraints...
[05/25 10:07:18    432s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/25 10:07:18    432s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:07:18    432s]     Upsizing to fix DRVs...
[05/25 10:07:18    432s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:07:18    432s]     CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/25 10:07:18    432s]     ============================================
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     Cell changes by Net Type:
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:18    432s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 10:07:18    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:18    432s]     top                0            0           0            0                    0                  0
[05/25 10:07:18    432s]     trunk              0            0           0            0                    0                  0
[05/25 10:07:18    432s]     leaf               0            0           0            0                    0                  0
[05/25 10:07:18    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:18    432s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 10:07:18    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 10:07:18    432s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 10:07:18    432s]     
[05/25 10:07:18    432s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/25 10:07:18    432s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:18    432s]       cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:18    432s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:18    432s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:18    432s]       wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:18    432s]       wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:18    432s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[05/25 10:07:18    432s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/25 10:07:18    432s]       Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:18    432s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:18    432s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/25 10:07:18    432s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:18    432s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[05/25 10:07:18    432s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:18    432s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/25 10:07:18    432s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:18    432s]     Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:18    432s]     Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:07:18    432s]     Recomputing CTS skew targets...
[05/25 10:07:18    432s]     Resolving skew group constraints...
[05/25 10:07:19    432s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/25 10:07:19    432s]     Resolving skew group constraints done.
[05/25 10:07:19    432s]     Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/25 10:07:19    432s]     Fixing DRVs...
[05/25 10:07:19    432s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:07:19    432s]     CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/25 10:07:19    432s]     
[05/25 10:07:19    432s]     PRO Statistics: Fix DRVs (cell sizing):
[05/25 10:07:19    432s]     =======================================
[05/25 10:07:19    432s]     
[05/25 10:07:19    432s]     Cell changes by Net Type:
[05/25 10:07:19    432s]     
[05/25 10:07:19    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    432s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 10:07:19    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    432s]     top                0            0           0            0                    0                  0
[05/25 10:07:19    432s]     trunk              0            0           0            0                    0                  0
[05/25 10:07:19    432s]     leaf               0            0           0            0                    0                  0
[05/25 10:07:19    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    432s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 10:07:19    432s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    432s]     
[05/25 10:07:19    432s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 10:07:19    432s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 10:07:19    432s]     
[05/25 10:07:19    432s]     Clock DAG stats PostConditioning after DRV fixing:
[05/25 10:07:19    432s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:19    432s]       cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:19    432s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:19    432s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:19    432s]       wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:19    432s]       wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:19    432s]     Clock DAG net violations PostConditioning after DRV fixing: none
[05/25 10:07:19    432s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/25 10:07:19    432s]       Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    432s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    432s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/25 10:07:19    432s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:19    432s]     Primary reporting skew group PostConditioning after DRV fixing:
[05/25 10:07:19    432s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Skew group summary PostConditioning after DRV fixing:
[05/25 10:07:19    433s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:19    433s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:07:19    433s]     Buffering to fix DRVs...
[05/25 10:07:19    433s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/25 10:07:19    433s]     Inserted 0 buffers and inverters.
[05/25 10:07:19    433s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[05/25 10:07:19    433s]     CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/25 10:07:19    433s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/25 10:07:19    433s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:19    433s]       cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:19    433s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:19    433s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:19    433s]       wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:19    433s]       wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:19    433s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/25 10:07:19    433s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/25 10:07:19    433s]       Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    433s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    433s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/25 10:07:19    433s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:19    433s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[05/25 10:07:19    433s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/25 10:07:19    433s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:19    433s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] Slew Diagnostics: After DRV fixing
[05/25 10:07:19    433s] ==================================
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] Global Causes:
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] -----
[05/25 10:07:19    433s] Cause
[05/25 10:07:19    433s] -----
[05/25 10:07:19    433s]   (empty table)
[05/25 10:07:19    433s] -----
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] Top 5 overslews:
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] ---------------------------------
[05/25 10:07:19    433s] Overslew    Causes    Driving Pin
[05/25 10:07:19    433s] ---------------------------------
[05/25 10:07:19    433s]   (empty table)
[05/25 10:07:19    433s] ---------------------------------
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s] Cause    Occurences
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s]   (empty table)
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] Violation diagnostics counts from the 0 nodes that have violations:
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s] Cause    Occurences
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s]   (empty table)
[05/25 10:07:19    433s] -------------------
[05/25 10:07:19    433s] 
[05/25 10:07:19    433s]     Fixing Skew by cell sizing...
[05/25 10:07:19    433s] Path optimization required 0 stage delay updates 
[05/25 10:07:19    433s]     Resized 0 clock insts to decrease delay.
[05/25 10:07:19    433s] Fixing short paths with downsize only
[05/25 10:07:19    433s] Path optimization required 0 stage delay updates 
[05/25 10:07:19    433s]     Resized 0 clock insts to increase delay.
[05/25 10:07:19    433s]     
[05/25 10:07:19    433s]     PRO Statistics: Fix Skew (cell sizing):
[05/25 10:07:19    433s]     =======================================
[05/25 10:07:19    433s]     
[05/25 10:07:19    433s]     Cell changes by Net Type:
[05/25 10:07:19    433s]     
[05/25 10:07:19    433s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    433s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 10:07:19    433s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    433s]     top                0            0           0            0                    0                  0
[05/25 10:07:19    433s]     trunk              0            0           0            0                    0                  0
[05/25 10:07:19    433s]     leaf               0            0           0            0                    0                  0
[05/25 10:07:19    433s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    433s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 10:07:19    433s]     ---------------------------------------------------------------------------------------------------------
[05/25 10:07:19    433s]     
[05/25 10:07:19    433s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 10:07:19    433s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 10:07:19    433s]     
[05/25 10:07:19    433s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/25 10:07:19    433s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:19    433s]       cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:19    433s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:19    433s]       sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:19    433s]       wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:19    433s]       wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:19    433s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[05/25 10:07:19    433s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/25 10:07:19    433s]       Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    433s]       Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:19    433s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/25 10:07:19    433s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:19    433s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[05/25 10:07:19    433s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/25 10:07:19    433s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:19    433s]     Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:19    433s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/25 10:07:19    433s]     Reconnecting optimized routes...
[05/25 10:07:19    433s]     Reset timing graph...
[05/25 10:07:19    433s] Ignoring AAE DB Resetting ...
[05/25 10:07:19    433s]     Reset timing graph done.
[05/25 10:07:19    433s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 10:07:19    433s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/25 10:07:19    433s]     Set dirty flag on 0 insts, 0 nets
[05/25 10:07:19    433s]   PostConditioning done.
[05/25 10:07:19    433s] Net route status summary:
[05/25 10:07:19    433s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:19    433s]   Non-clock: 14974 (unrouted=2, trialRouted=14972, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 10:07:19    433s]   Update timing and DAG stats after post-conditioning...
[05/25 10:07:19    433s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 10:07:19    433s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 10:07:19    433s]   Rebuilding timing graph...
[05/25 10:07:20    434s]   Rebuilding timing graph done.
[05/25 10:07:20    434s] End AAE Lib Interpolated Model. (MEM=1294.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:07:20    434s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/25 10:07:20    434s]   Clock DAG stats after post-conditioning:
[05/25 10:07:20    434s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:20    434s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:20    434s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:20    434s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:20    434s]     wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:20    434s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:20    434s]   Clock DAG net violations after post-conditioning: none
[05/25 10:07:20    434s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/25 10:07:20    434s]     Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:20    434s]     Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:20    434s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/25 10:07:20    434s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:20    434s]   Primary reporting skew group after post-conditioning:
[05/25 10:07:20    434s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:20    434s]   Skew group summary after post-conditioning:
[05/25 10:07:20    434s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:20    434s]   Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:20    434s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/25 10:07:20    434s]   Setting CTS place status to fixed for clock tree and sinks.
[05/25 10:07:20    434s] numClockCells = 54, numClockCellsFixed = 54, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/25 10:07:20    434s]   Post-balance tidy up or trial balance steps...
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG stats at end of CTS:
[05/25 10:07:20    434s]   ==============================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   -------------------------------------------------------------
[05/25 10:07:20    434s]   Cell type                     Count    Area       Capacitance
[05/25 10:07:20    434s]   -------------------------------------------------------------
[05/25 10:07:20    434s]   Buffers                        52      274.626       0.071
[05/25 10:07:20    434s]   Inverters                       0        0.000       0.000
[05/25 10:07:20    434s]   Integrated Clock Gates          0        0.000       0.000
[05/25 10:07:20    434s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/25 10:07:20    434s]   Clock Logic                     0        0.000       0.000
[05/25 10:07:20    434s]   All                            52      274.626       0.071
[05/25 10:07:20    434s]   -------------------------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG wire lengths at end of CTS:
[05/25 10:07:20    434s]   =====================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   --------------------
[05/25 10:07:20    434s]   Type     Wire Length
[05/25 10:07:20    434s]   --------------------
[05/25 10:07:20    434s]   Top           0.000
[05/25 10:07:20    434s]   Trunk      1774.510
[05/25 10:07:20    434s]   Leaf      17414.760
[05/25 10:07:20    434s]   Total     19189.270
[05/25 10:07:20    434s]   --------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG capacitances at end of CTS:
[05/25 10:07:20    434s]   =====================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   --------------------------------
[05/25 10:07:20    434s]   Type     Gate     Wire     Total
[05/25 10:07:20    434s]   --------------------------------
[05/25 10:07:20    434s]   Top      0.000    0.000    0.000
[05/25 10:07:20    434s]   Trunk    0.071    0.112    0.183
[05/25 10:07:20    434s]   Leaf     1.101    1.311    2.412
[05/25 10:07:20    434s]   Total    1.172    1.422    2.595
[05/25 10:07:20    434s]   --------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG sink capacitances at end of CTS:
[05/25 10:07:20    434s]   ==========================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   --------------------------------------------------------
[05/25 10:07:20    434s]   Count    Total    Average    Std. Dev.    Min      Max
[05/25 10:07:20    434s]   --------------------------------------------------------
[05/25 10:07:20    434s]   4707     1.101     0.000       0.000      0.000    0.000
[05/25 10:07:20    434s]   --------------------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG net violations at end of CTS:
[05/25 10:07:20    434s]   =======================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   None
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/25 10:07:20    434s]   ====================================================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[05/25 10:07:20    434s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   Trunk       0.100       5       0.058       0.013      0.035    0.066    {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}          -
[05/25 10:07:20    434s]   Leaf        0.100      48       0.084       0.001      0.080    0.087    {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[05/25 10:07:20    434s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock DAG library cell distribution at end of CTS:
[05/25 10:07:20    434s]   ==================================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   ---------------------------------------------
[05/25 10:07:20    434s]   Name            Type      Inst     Inst Area 
[05/25 10:07:20    434s]                             Count    (um^2)
[05/25 10:07:20    434s]   ---------------------------------------------
[05/25 10:07:20    434s]   CLKBUFX20LVT    buffer      3        24.624
[05/25 10:07:20    434s]   CLKBUFX12LVT    buffer     48       246.240
[05/25 10:07:20    434s]   CLKBUFX8LVT     buffer      1         3.762
[05/25 10:07:20    434s]   ---------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Primary reporting skew group summary at end of CTS:
[05/25 10:07:20    434s]   ===================================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   slow_corner:setup.late    clk/constraint_basic    0.272     0.279     0.007       0.076         0.009           0.002           0.276        0.002     100% {0.272, 0.279}
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Skew group summary at end of CTS:
[05/25 10:07:20    434s]   =================================
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   slow_corner:setup.late    clk/constraint_basic    0.272     0.279     0.007       0.076         0.009           0.002           0.276        0.002     100% {0.272, 0.279}
[05/25 10:07:20    434s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Found a total of 0 clock tree pins with a slew violation.
[05/25 10:07:20    434s]   
[05/25 10:07:20    434s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/25 10:07:20    434s] Synthesizing clock trees done.
[05/25 10:07:20    434s] Tidy Up And Update Timing...
[05/25 10:07:20    434s] Connecting clock gate test enables...
[05/25 10:07:20    434s] Connecting clock gate test enables done.
[05/25 10:07:20    434s] External - Set all clocks to propagated mode...
[05/25 10:07:21    434s] Innovus updating I/O latencies
[05/25 10:07:22    435s] #################################################################################
[05/25 10:07:22    435s] # Design Stage: PreRoute
[05/25 10:07:22    435s] # Design Name: microcontroller_interface_8_8
[05/25 10:07:22    435s] # Design Mode: 45nm
[05/25 10:07:22    435s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:07:22    435s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:07:22    435s] # Signoff Settings: SI Off 
[05/25 10:07:22    435s] #################################################################################
[05/25 10:07:22    436s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:07:22    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 1321.2M, InitMEM = 1321.2M)
[05/25 10:07:22    436s] Start delay calculation (fullDC) (1 T). (MEM=1321.16)
[05/25 10:07:22    436s] End AAE Lib Interpolated Model. (MEM=1337.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:07:24    438s] Total number of fetched objects 19681
[05/25 10:07:24    438s] Total number of fetched objects 19681
[05/25 10:07:25    438s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/25 10:07:25    439s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/25 10:07:25    439s] End delay calculation. (MEM=1375.73 CPU=0:00:01.4 REAL=0:00:01.0)
[05/25 10:07:25    439s] End delay calculation (fullDC). (MEM=1375.73 CPU=0:00:02.7 REAL=0:00:03.0)
[05/25 10:07:25    439s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1375.7M) ***
[05/25 10:07:25    439s] Setting all clocks to propagated mode.
[05/25 10:07:25    439s] External - Set all clocks to propagated mode done. (took cpu=0:00:04.8 real=0:00:04.8)
[05/25 10:07:25    439s] Clock DAG stats after update timingGraph:
[05/25 10:07:25    439s]   cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 10:07:25    439s]   cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 10:07:25    439s]   cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 10:07:25    439s]   sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 10:07:25    439s]   wire capacitance : top=0.000pF, trunk=0.112pF, leaf=1.311pF, total=1.422pF
[05/25 10:07:25    439s]   wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.760um, total=19189.270um
[05/25 10:07:25    439s] Clock DAG net violations after update timingGraph: none
[05/25 10:07:25    439s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/25 10:07:25    439s]   Trunk : target=0.100ns count=5 avg=0.058ns sd=0.013ns min=0.035ns max=0.066ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:25    439s]   Leaf  : target=0.100ns count=48 avg=0.084ns sd=0.001ns min=0.080ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 10:07:25    439s] Clock DAG library cell distribution after update timingGraph {count}:
[05/25 10:07:25    439s]    Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 10:07:25    439s] Primary reporting skew group after update timingGraph:
[05/25 10:07:25    439s]   skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:25    439s] Skew group summary after update timingGraph:
[05/25 10:07:25    439s]   skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.279, avg=0.276, sd=0.002], skew [0.007 vs 0.076], 100% {0.272, 0.279} (wid=0.012 ws=0.009) (gid=0.270 gs=0.003)
[05/25 10:07:25    439s] Clock network insertion delays are now [0.272ns, 0.279ns] average 0.276ns std.dev 0.002ns
[05/25 10:07:25    439s] Logging CTS constraint violations...
[05/25 10:07:26    439s]   No violations found.
[05/25 10:07:26    439s] Logging CTS constraint violations done.
[05/25 10:07:26    439s] Tidy Up And Update Timing done. (took cpu=0:00:05.0 real=0:00:05.1)
[05/25 10:07:26    439s] Runtime done. (took cpu=0:01:39 real=0:01:39)
[05/25 10:07:26    439s] Runtime Report Coverage % = 98
[05/25 10:07:26    439s] Runtime Summary
[05/25 10:07:26    439s] ===============
[05/25 10:07:26    439s] Clock Runtime:  (44%) Core CTS          43.21 (Init 5.46, Construction 17.49, Implementation 11.95, eGRPC 3.99, PostConditioning 2.32, Other 2.01)
[05/25 10:07:26    439s] Clock Runtime:  (48%) CTS services      47.24 (RefinePlace 2.34, EarlyGlobalClock 0.98, NanoRoute 43.09, ExtractRC 0.83)
[05/25 10:07:26    439s] Clock Runtime:   (6%) Other CTS          6.72 (Init 1.14, CongRepair 0.75, TimingUpdate 4.80, Other 0.02)
[05/25 10:07:26    439s] Clock Runtime: (100%) Total             97.17
[05/25 10:07:26    439s] 
[05/25 10:07:26    439s] 
[05/25 10:07:26    439s] Runtime Summary:
[05/25 10:07:26    439s] ================
[05/25 10:07:26    439s] 
[05/25 10:07:26    439s] ----------------------------------------------------------------------------------------------------------------------
[05/25 10:07:26    439s] wall   % time  children  called  name
[05/25 10:07:26    439s] ----------------------------------------------------------------------------------------------------------------------
[05/25 10:07:26    439s] 99.20  100.00   99.20      0       
[05/25 10:07:26    439s] 99.20  100.00   97.17      1     Runtime
[05/25 10:07:26    439s]  2.89    2.92    2.89      1     CCOpt::Phase::Initialization
[05/25 10:07:26    439s]  2.89    2.92    2.88      1       Check Prerequisites
[05/25 10:07:26    439s]  0.21    0.21    0.00      1         Leaving CCOpt scope - CheckPlace
[05/25 10:07:26    439s]  2.67    2.69    0.01      1         Validating CTS configuration
[05/25 10:07:26    439s]  0.02    0.02    0.02      2           Checking module port directions
[05/25 10:07:26    439s]  0.02    0.02    0.00      2             Leaving CCOpt scope
[05/25 10:07:26    439s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/25 10:07:26    439s]  3.46    3.49    3.42      1     CCOpt::Phase::PreparingToBalance
[05/25 10:07:26    439s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/25 10:07:26    439s]  0.93    0.94    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/25 10:07:26    439s]  0.12    0.12    0.00      1       Legalization setup
[05/25 10:07:26    439s]  2.37    2.39    0.01      1       Validating CTS configuration
[05/25 10:07:26    439s]  0.26    0.26    0.00      1     Preparing To Balance
[05/25 10:07:26    439s] 19.19   19.35   19.19      1     CCOpt::Phase::Construction
[05/25 10:07:26    439s]  8.62    8.69    8.59      1       Stage::Clustering
[05/25 10:07:26    439s]  7.25    7.30    7.03      1         Clustering
[05/25 10:07:26    439s]  0.00    0.00    0.00      1           Initialize for clustering
[05/25 10:07:26    439s]  4.30    4.34    0.16      1           Bottom-up phase
[05/25 10:07:26    439s]  0.16    0.17    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  2.73    2.75    2.34      1           Legalizing clock trees
[05/25 10:07:26    439s]  1.55    1.57    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/25 10:07:26    439s]  0.79    0.79    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  1.34    1.36    0.86      1         Update congestion based capacitance
[05/25 10:07:26    439s]  0.15    0.15    0.00      1           Leaving CCOpt scope - extractRC
[05/25 10:07:26    439s]  0.71    0.72    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  0.33    0.33    0.33      1       Stage::DRV Fixing
[05/25 10:07:26    439s]  0.17    0.18    0.00      1         Fixing clock tree slew time and max cap violations
[05/25 10:07:26    439s]  0.16    0.16    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/25 10:07:26    439s] 10.25   10.33   10.23      1       Stage::Insertion Delay Reduction
[05/25 10:07:26    439s]  0.97    0.98    0.00      1         Removing unnecessary root buffering
[05/25 10:07:26    439s]  0.14    0.14    0.00      1         Removing unconstrained drivers
[05/25 10:07:26    439s]  0.17    0.17    0.00      1         Reducing insertion delay 1
[05/25 10:07:26    439s]  0.94    0.95    0.00      1         Removing longest path buffering
[05/25 10:07:26    439s]  8.02    8.08    0.00      1         Reducing insertion delay 2
[05/25 10:07:26    439s] 12.54   12.64   12.53      1     CCOpt::Phase::Implementation
[05/25 10:07:26    439s]  3.17    3.19    3.15      1       Stage::Reducing Power
[05/25 10:07:26    439s]  0.34    0.34    0.00      1         Improving clock tree routing
[05/25 10:07:26    439s]  2.67    2.69    0.00      1         Reducing clock tree power 1
[05/25 10:07:26    439s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/25 10:07:26    439s]  0.14    0.14    0.00      1         Reducing clock tree power 2
[05/25 10:07:26    439s]  3.94    3.98    3.78      1       Stage::Balancing
[05/25 10:07:26    439s]  2.59    2.62    2.53      1         Approximately balancing fragments step
[05/25 10:07:26    439s]  0.46    0.46    0.00      1           Resolve constraints - Approximately balancing fragments
[05/25 10:07:26    439s]  0.17    0.17    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/25 10:07:26    439s]  0.12    0.12    0.00      1           Moving gates to improve sub-tree skew
[05/25 10:07:26    439s]  1.71    1.72    0.00      1           Approximately balancing fragments bottom up
[05/25 10:07:26    439s]  0.07    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[05/25 10:07:26    439s]  0.21    0.22    0.00      1         Improving fragments clock skew
[05/25 10:07:26    439s]  0.60    0.60    0.38      1         Approximately balancing step
[05/25 10:07:26    439s]  0.30    0.30    0.00      1           Resolve constraints - Approximately balancing
[05/25 10:07:26    439s]  0.08    0.08    0.00      1           Approximately balancing, wire and cell delays
[05/25 10:07:26    439s]  0.23    0.23    0.00      1         Fixing clock tree overload
[05/25 10:07:26    439s]  0.15    0.15    0.00      1         Approximately balancing paths
[05/25 10:07:26    439s]  4.83    4.87    4.28      1       Stage::Polishing
[05/25 10:07:26    439s]  0.29    0.29    0.00      1         Leaving CCOpt scope - extractRC
[05/25 10:07:26    439s]  1.03    1.04    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  0.18    0.18    0.00      1         Merging balancing drivers for power
[05/25 10:07:26    439s]  0.18    0.18    0.00      1         Improving clock skew
[05/25 10:07:26    439s]  1.77    1.78    0.00      1         Reducing clock tree power 3
[05/25 10:07:26    439s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/25 10:07:26    439s]  0.83    0.84    0.00      1         Improving insertion delay
[05/25 10:07:26    439s]  0.59    0.59    0.30      1       Stage::Updating netlist
[05/25 10:07:26    439s]  0.30    0.30    0.00      1         ClockRefiner
[05/25 10:07:26    439s]  5.13    5.17    4.50      1     CCOpt::Phase::eGRPC
[05/25 10:07:26    439s]  0.66    0.66    0.49      1       Leaving CCOpt scope - Routing Tools
[05/25 10:07:26    439s]  0.49    0.50    0.00      1         Early Global Route - eGR only step
[05/25 10:07:26    439s]  0.15    0.15    0.00      1       Leaving CCOpt scope - extractRC
[05/25 10:07:26    439s]  0.76    0.77    0.76      1       Reset bufferability constraints
[05/25 10:07:26    439s]  0.76    0.76    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  0.20    0.20    0.04      1       Moving buffers
[05/25 10:07:26    439s]  0.04    0.04    0.00      1         Violation analysis
[05/25 10:07:26    439s]  1.28    1.29    0.03      1       Initial Pass of Downsizing Clock Tree Cells
[05/25 10:07:26    439s]  0.02    0.02    0.00      1         Artificially removing long paths
[05/25 10:07:26    439s]  0.01    0.01    0.00      1         Reverting Artificially removing long paths
[05/25 10:07:26    439s]  0.20    0.20    0.00      1       Fixing DRVs
[05/25 10:07:26    439s]  0.12    0.12    0.00      1       Reconnecting optimized routes
[05/25 10:07:26    439s]  0.65    0.65    0.00      1       Violation analysis
[05/25 10:07:26    439s]  0.49    0.50    0.00      1       ClockRefiner
[05/25 10:07:26    439s] 46.03   46.40   45.75      1     CCOpt::Phase::Routing
[05/25 10:07:26    439s] 44.61   44.97   44.33      1       Leaving CCOpt scope - Routing Tools
[05/25 10:07:26    439s]  0.49    0.49    0.00      1         Early Global Route - eGR->NR step
[05/25 10:07:26    439s] 43.09   43.43    0.00      1         NanoRoute
[05/25 10:07:26    439s]  0.75    0.76    0.00      1         Congestion Repair
[05/25 10:07:26    439s]  0.24    0.24    0.00      1       Leaving CCOpt scope - extractRC
[05/25 10:07:26    439s]  0.91    0.92    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  2.32    2.34    1.95      1     CCOpt::Phase::PostConditioning
[05/25 10:07:26    439s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/25 10:07:26    439s]  0.21    0.21    0.00      1       Upsizing to fix DRVs
[05/25 10:07:26    439s]  0.39    0.39    0.00      1       Recomputing CTS skew targets
[05/25 10:07:26    439s]  0.17    0.17    0.00      1       Fixing DRVs
[05/25 10:07:26    439s]  0.16    0.16    0.00      1       Buffering to fix DRVs
[05/25 10:07:26    439s]  0.17    0.17    0.00      1       Fixing Skew by cell sizing
[05/25 10:07:26    439s]  0.12    0.12    0.00      1       Reconnecting optimized routes
[05/25 10:07:26    439s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/25 10:07:26    439s]  0.73    0.74    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/25 10:07:26    439s]  0.29    0.29    0.00      1     Post-balance tidy up or trial balance steps
[05/25 10:07:26    439s]  5.06    5.10    4.80      1     Tidy Up And Update Timing
[05/25 10:07:26    439s]  4.80    4.84    0.00      1       External - Set all clocks to propagated mode
[05/25 10:07:26    439s] ----------------------------------------------------------------------------------------------------------------------
[05/25 10:07:26    439s] 
[05/25 10:07:26    439s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/25 10:07:26    439s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    439s] Synthesizing clock trees with CCOpt done.
[05/25 10:07:26    439s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 10:07:26    439s] Type 'man IMPSP-9025' for more detail.
[05/25 10:07:26    439s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 10:07:26    439s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:26    439s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1351.8M
[05/25 10:07:26    439s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:26    440s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] GigaOpt running with 1 threads.
[05/25 10:07:26    440s] Info: 1 threads available for lower-level modules during optimization.
[05/25 10:07:26    440s] OPERPROF: Starting DPlace-Init at level 1, MEM:1351.8M
[05/25 10:07:26    440s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:26    440s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Starting CMU at level 4, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1351.8MB).
[05/25 10:07:26    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1351.8M
[05/25 10:07:26    440s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1351.8M
[05/25 10:07:26    440s] 
[05/25 10:07:26    440s] Creating Lib Analyzer ...
[05/25 10:07:26    440s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:07:26    440s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 10:07:26    440s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:07:26    440s] 
[05/25 10:07:27    441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:21 mem=1351.8M
[05/25 10:07:27    441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:21 mem=1351.8M
[05/25 10:07:27    441s] Creating Lib Analyzer, finished. 
[05/25 10:07:27    441s] Effort level <high> specified for reg2reg path_group
[05/25 10:07:28    441s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1028.4M, totSessionCpu=0:07:22 **
[05/25 10:07:28    441s] *** optDesign -postCTS ***
[05/25 10:07:28    441s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 10:07:28    441s] Hold Target Slack: user slack 0
[05/25 10:07:28    441s] Setup Target Slack: user slack 0; extra slack 0.0
[05/25 10:07:28    441s] setUsefulSkewMode -ecoRoute false
[05/25 10:07:28    441s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.028, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.029, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1264.4M
[05/25 10:07:28    441s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1264.4M
[05/25 10:07:28    441s] Deleting Cell Server ...
[05/25 10:07:28    441s] Deleting Lib Analyzer.
[05/25 10:07:28    441s] Multi-VT timing optimization disabled based on library information.
[05/25 10:07:28    441s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:07:28    441s] Summary for sequential cells identification: 
[05/25 10:07:28    441s]   Identified SBFF number: 104
[05/25 10:07:28    441s]   Identified MBFF number: 0
[05/25 10:07:28    441s]   Identified SB Latch number: 0
[05/25 10:07:28    441s]   Identified MB Latch number: 0
[05/25 10:07:28    441s]   Not identified SBFF number: 16
[05/25 10:07:28    441s]   Not identified MBFF number: 0
[05/25 10:07:28    441s]   Not identified SB Latch number: 0
[05/25 10:07:28    441s]   Not identified MB Latch number: 0
[05/25 10:07:28    441s]   Number of sequential cells which are not FFs: 32
[05/25 10:07:28    441s]  Visiting view : setup_view
[05/25 10:07:28    441s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:07:28    441s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:07:28    441s]  Visiting view : hold_view
[05/25 10:07:28    441s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:07:28    441s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:07:28    441s]  Setting StdDelay to 23.90
[05/25 10:07:28    441s] Creating Cell Server, finished. 
[05/25 10:07:28    441s] 
[05/25 10:07:28    441s] Deleting Cell Server ...
[05/25 10:07:28    441s] Start to check current routing status for nets...
[05/25 10:07:28    442s] All nets are already routed correctly.
[05/25 10:07:28    442s] End to check current routing status for nets (mem=1262.4M)
[05/25 10:07:29    442s] Compute RC Scale Done ...
[05/25 10:07:29    442s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.020, REAL:0.027, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.035, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.035, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1359.3M
[05/25 10:07:29    442s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1359.3M
[05/25 10:07:29    443s] #################################################################################
[05/25 10:07:29    443s] # Design Stage: PreRoute
[05/25 10:07:29    443s] # Design Name: microcontroller_interface_8_8
[05/25 10:07:29    443s] # Design Mode: 45nm
[05/25 10:07:29    443s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:07:29    443s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:07:29    443s] # Signoff Settings: SI Off 
[05/25 10:07:29    443s] #################################################################################
[05/25 10:07:29    443s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:07:29    443s] Calculate delays in BcWc mode...
[05/25 10:07:29    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 1357.3M, InitMEM = 1357.3M)
[05/25 10:07:29    443s] Start delay calculation (fullDC) (1 T). (MEM=1357.25)
[05/25 10:07:29    443s] End AAE Lib Interpolated Model. (MEM=1373.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:07:34    448s] Total number of fetched objects 19681
[05/25 10:07:34    448s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/25 10:07:34    448s] End delay calculation. (MEM=1373.65 CPU=0:00:03.7 REAL=0:00:03.0)
[05/25 10:07:34    448s] End delay calculation (fullDC). (MEM=1373.65 CPU=0:00:05.1 REAL=0:00:05.0)
[05/25 10:07:34    448s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 1373.7M) ***
[05/25 10:07:35    449s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:07:29 mem=1373.7M)
[05/25 10:07:36    450s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.863  |  6.526  |  4.863  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1090.1M, totSessionCpu=0:07:30 **
[05/25 10:07:36    450s] ** INFO : this run is activating low effort ccoptDesign flow
[05/25 10:07:36    450s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:07:36    450s] ### Creating PhyDesignMc. totSessionCpu=0:07:30 mem=1317.0M
[05/25 10:07:36    450s] OPERPROF: Starting DPlace-Init at level 1, MEM:1317.0M
[05/25 10:07:36    450s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:36    450s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.029, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.029, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1317.0M
[05/25 10:07:36    450s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0MB).
[05/25 10:07:36    450s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1317.0M
[05/25 10:07:36    450s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:30 mem=1317.0M
[05/25 10:07:36    450s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1317.0M
[05/25 10:07:36    450s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1317.0M
[05/25 10:07:36    450s] #optDebug: fT-E <X 2 0 0 1>
[05/25 10:07:37    450s] *** Starting optimizing excluded clock nets MEM= 1317.0M) ***
[05/25 10:07:37    450s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1317.0M) ***
[05/25 10:07:37    450s] *** Starting optimizing excluded clock nets MEM= 1317.0M) ***
[05/25 10:07:37    450s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1317.0M) ***
[05/25 10:07:37    450s] Info: Done creating the CCOpt slew target map.
[05/25 10:07:38    452s] *** Timing Is met
[05/25 10:07:38    452s] *** Check timing (0:00:00.0)
[05/25 10:07:38    452s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:07:38    452s] Summary for sequential cells identification: 
[05/25 10:07:38    452s]   Identified SBFF number: 104
[05/25 10:07:38    452s]   Identified MBFF number: 0
[05/25 10:07:38    452s]   Identified SB Latch number: 0
[05/25 10:07:38    452s]   Identified MB Latch number: 0
[05/25 10:07:38    452s]   Not identified SBFF number: 16
[05/25 10:07:38    452s]   Not identified MBFF number: 0
[05/25 10:07:38    452s]   Not identified SB Latch number: 0
[05/25 10:07:38    452s]   Not identified MB Latch number: 0
[05/25 10:07:38    452s]   Number of sequential cells which are not FFs: 32
[05/25 10:07:38    452s]  Visiting view : setup_view
[05/25 10:07:38    452s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:07:38    452s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:07:38    452s]  Visiting view : hold_view
[05/25 10:07:38    452s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:07:38    452s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:07:38    452s]  Setting StdDelay to 23.90
[05/25 10:07:38    452s] Creating Cell Server, finished. 
[05/25 10:07:38    452s] 
[05/25 10:07:38    452s] **INFO: Flow update: Design timing is met.
[05/25 10:07:38    452s] **INFO: Flow update: Design timing is met.
[05/25 10:07:38    452s] Info: 53 nets with fixed/cover wires excluded.
[05/25 10:07:38    452s] Info: 53 clock nets excluded from IPO operation.
[05/25 10:07:38    452s] ### Creating LA Mngr. totSessionCpu=0:07:33 mem=1317.0M
[05/25 10:07:39    453s] ### Creating LA Mngr, finished. totSessionCpu=0:07:33 mem=1323.0M
[05/25 10:07:39    453s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:07:39    453s] ### Creating PhyDesignMc. totSessionCpu=0:07:33 mem=1342.1M
[05/25 10:07:39    453s] OPERPROF: Starting DPlace-Init at level 1, MEM:1342.1M
[05/25 10:07:39    453s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:39    453s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1342.1M
[05/25 10:07:39    453s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1342.1M
[05/25 10:07:39    453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1342.1MB).
[05/25 10:07:39    453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1342.1M
[05/25 10:07:39    453s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:33 mem=1342.1M
[05/25 10:07:39    453s] Begin: Area Reclaim Optimization
[05/25 10:07:39    453s] 
[05/25 10:07:39    453s] Creating Lib Analyzer ...
[05/25 10:07:39    453s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:07:39    453s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 10:07:39    453s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:07:39    453s] 
[05/25 10:07:41    454s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:35 mem=1358.1M
[05/25 10:07:41    454s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:35 mem=1358.1M
[05/25 10:07:41    454s] Creating Lib Analyzer, finished. 
[05/25 10:07:41    454s] 
[05/25 10:07:41    454s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/25 10:07:41    454s] ### Creating LA Mngr. totSessionCpu=0:07:35 mem=1366.1M
[05/25 10:07:41    454s] ### Creating LA Mngr, finished. totSessionCpu=0:07:35 mem=1366.1M
[05/25 10:07:42    456s] Usable buffer cells for single buffer setup transform:
[05/25 10:07:42    456s] CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT 
[05/25 10:07:42    456s] Number of usable buffer cells above: 13
[05/25 10:07:42    456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1366.1M
[05/25 10:07:42    456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1366.1M
[05/25 10:07:42    456s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 59.03
[05/25 10:07:42    456s] +----------+---------+--------+--------+------------+--------+
[05/25 10:07:42    456s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 10:07:42    456s] +----------+---------+--------+--------+------------+--------+
[05/25 10:07:42    456s] |    59.03%|        -|   0.048|   0.000|   0:00:00.0| 1366.1M|
[05/25 10:07:43    457s] |    59.03%|        2|   0.048|   0.000|   0:00:01.0| 1406.2M|
[05/25 10:07:43    457s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:07:44    457s] |    59.03%|        0|   0.048|   0.000|   0:00:01.0| 1406.2M|
[05/25 10:07:45    458s] |    59.02%|        5|   0.048|   0.000|   0:00:01.0| 1406.2M|
[05/25 10:07:45    459s] |    59.02%|        0|   0.048|   0.000|   0:00:00.0| 1406.2M|
[05/25 10:07:46    460s] |    59.01%|       31|   0.048|   0.000|   0:00:01.0| 1406.2M|
[05/25 10:07:46    460s] |    59.01%|        1|   0.048|   0.000|   0:00:00.0| 1406.2M|
[05/25 10:07:46    460s] |    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1406.2M|
[05/25 10:07:46    460s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/25 10:07:46    460s] |    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1406.2M|
[05/25 10:07:46    460s] +----------+---------+--------+--------+------------+--------+
[05/25 10:07:46    460s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 59.01
[05/25 10:07:46    460s] 
[05/25 10:07:46    460s] ** Summary: Restruct = 2 Buffer Deletion = 5 Declone = 0 Resize = 17 **
[05/25 10:07:46    460s] --------------------------------------------------------------
[05/25 10:07:46    460s] |                                   | Total     | Sequential |
[05/25 10:07:46    460s] --------------------------------------------------------------
[05/25 10:07:46    460s] | Num insts resized                 |      17  |       0    |
[05/25 10:07:46    460s] | Num insts undone                  |      15  |       0    |
[05/25 10:07:46    460s] | Num insts Downsized               |      17  |       0    |
[05/25 10:07:46    460s] | Num insts Samesized               |       0  |       0    |
[05/25 10:07:46    460s] | Num insts Upsized                 |       0  |       0    |
[05/25 10:07:46    460s] | Num multiple commits+uncommits    |       0  |       -    |
[05/25 10:07:46    460s] --------------------------------------------------------------
[05/25 10:07:46    460s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
[05/25 10:07:46    460s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.048, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.048, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.072, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:1406.2M
[05/25 10:07:46    460s] OPERPROF: Starting RefinePlace at level 1, MEM:1406.2M
[05/25 10:07:46    460s] *** Starting refinePlace (0:07:41 mem=1406.2M) ***
[05/25 10:07:46    460s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:07:47    460s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:47    460s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1406.2M
[05/25 10:07:47    460s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:47    460s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1406.2M
[05/25 10:07:47    460s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:47    460s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1406.2M
[05/25 10:07:47    460s] Starting refinePlace ...
[05/25 10:07:47    460s] 
[05/25 10:07:47    460s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:07:47    461s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:47    461s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1406.2MB) @(0:07:41 - 0:07:41).
[05/25 10:07:47    461s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:47    461s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1406.2MB
[05/25 10:07:47    461s] Statistics of distance of Instance movement in refine placement:
[05/25 10:07:47    461s]   maximum (X+Y) =         0.00 um
[05/25 10:07:47    461s]   mean    (X+Y) =         0.00 um
[05/25 10:07:47    461s] Total instances flipped for legalization: 1
[05/25 10:07:47    461s] Summary Report:
[05/25 10:07:47    461s] Instances move: 0 (out of 14891 movable)
[05/25 10:07:47    461s] Instances flipped: 1
[05/25 10:07:47    461s] Mean displacement: 0.00 um
[05/25 10:07:47    461s] Max displacement: 0.00 um 
[05/25 10:07:47    461s] Total instances moved : 0
[05/25 10:07:47    461s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.285, MEM:1406.2M
[05/25 10:07:47    461s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.523e+03)
[05/25 10:07:47    461s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1406.2MB
[05/25 10:07:47    461s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1406.2MB) @(0:07:41 - 0:07:41).
[05/25 10:07:47    461s] *** Finished refinePlace (0:07:41 mem=1406.2M) ***
[05/25 10:07:47    461s] OPERPROF: Finished RefinePlace at level 1, CPU:0.340, REAL:0.339, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] *** maximum move = 0.00 um ***
[05/25 10:07:47    461s] *** Finished re-routing un-routed nets (1406.2M) ***
[05/25 10:07:47    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.037, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.037, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1406.2M
[05/25 10:07:47    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.057, MEM:1406.2M
[05/25 10:07:47    461s] 
[05/25 10:07:47    461s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1406.2M) ***
[05/25 10:07:47    461s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1371.1M
[05/25 10:07:47    461s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1371.1M
[05/25 10:07:47    461s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1371.1M
[05/25 10:07:47    461s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1371.1M
[05/25 10:07:47    461s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1324.98M, totSessionCpu=0:07:41).
[05/25 10:07:47    461s] ### Creating LA Mngr. totSessionCpu=0:07:42 mem=1325.0M
[05/25 10:07:47    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:42 mem=1325.0M
[05/25 10:07:47    461s] [PSP]    Started earlyGlobalRoute kernel
[05/25 10:07:47    461s] [PSP]    Initial Peak syMemory usage = 1325.0 MB
[05/25 10:07:47    461s] (I)       Reading DB...
[05/25 10:07:47    461s] (I)       Read data from FE... (mem=1325.0M)
[05/25 10:07:47    461s] (I)       Read nodes and places... (mem=1325.0M)
[05/25 10:07:47    461s] (I)       Done Read nodes and places (cpu=0.010s, mem=1328.2M)
[05/25 10:07:47    461s] (I)       Read nets... (mem=1328.2M)
[05/25 10:07:47    461s] (I)       Done Read nets (cpu=0.060s, mem=1331.4M)
[05/25 10:07:47    461s] (I)       Done Read data from FE (cpu=0.070s, mem=1331.4M)
[05/25 10:07:47    461s] (I)       before initializing RouteDB syMemory usage = 1331.4 MB
[05/25 10:07:47    461s] (I)       congestionReportName   : 
[05/25 10:07:47    461s] (I)       layerRangeFor2DCongestion : 
[05/25 10:07:47    461s] (I)       buildTerm2TermWires    : 1
[05/25 10:07:47    461s] (I)       doTrackAssignment      : 1
[05/25 10:07:47    461s] (I)       dumpBookshelfFiles     : 0
[05/25 10:07:47    461s] (I)       numThreads             : 1
[05/25 10:07:47    461s] (I)       bufferingAwareRouting  : false
[05/25 10:07:47    461s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:07:47    461s] (I)       honorPin               : false
[05/25 10:07:47    461s] (I)       honorPinGuide          : true
[05/25 10:07:47    461s] (I)       honorPartition         : false
[05/25 10:07:47    461s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:07:47    461s] (I)       allowPartitionCrossover: false
[05/25 10:07:47    461s] (I)       honorSingleEntry       : true
[05/25 10:07:47    461s] (I)       honorSingleEntryStrong : true
[05/25 10:07:47    461s] (I)       handleViaSpacingRule   : false
[05/25 10:07:47    461s] (I)       handleEolSpacingRule   : false
[05/25 10:07:47    461s] (I)       PDConstraint           : none
[05/25 10:07:47    461s] (I)       expBetterNDRHandling   : false
[05/25 10:07:47    461s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:07:47    461s] (I)       routingEffortLevel     : 3
[05/25 10:07:47    461s] (I)       effortLevel            : standard
[05/25 10:07:47    461s] [NR-eGR] minRouteLayer          : 2
[05/25 10:07:47    461s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:07:47    461s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:07:47    461s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:07:47    461s] (I)       numRowsPerGCell        : 1
[05/25 10:07:47    461s] (I)       speedUpLargeDesign     : 0
[05/25 10:07:47    461s] (I)       multiThreadingTA       : 1
[05/25 10:07:47    461s] (I)       optimizationMode       : false
[05/25 10:07:47    461s] (I)       routeSecondPG          : false
[05/25 10:07:47    461s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:07:47    461s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:07:47    461s] (I)       punchThroughDistance   : 500.00
[05/25 10:07:47    461s] (I)       scenicBound            : 1.15
[05/25 10:07:47    461s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:07:47    461s] (I)       source-to-sink ratio   : 0.00
[05/25 10:07:47    461s] (I)       targetCongestionRatioH : 1.00
[05/25 10:07:47    461s] (I)       targetCongestionRatioV : 1.00
[05/25 10:07:47    461s] (I)       layerCongestionRatio   : 0.70
[05/25 10:07:47    461s] (I)       m1CongestionRatio      : 0.10
[05/25 10:07:47    461s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:07:47    461s] (I)       localRouteEffort       : 1.00
[05/25 10:07:47    461s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:07:47    461s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:07:47    461s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:07:47    461s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:07:47    461s] (I)       routeVias              : 
[05/25 10:07:47    461s] (I)       readTROption           : true
[05/25 10:07:47    461s] (I)       extraSpacingFactor     : 1.00
[05/25 10:07:47    461s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:07:47    461s] (I)       routeSelectedNetsOnly  : false
[05/25 10:07:47    461s] (I)       clkNetUseMaxDemand     : false
[05/25 10:07:47    461s] (I)       extraDemandForClocks   : 0
[05/25 10:07:47    461s] (I)       steinerRemoveLayers    : false
[05/25 10:07:47    461s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:07:47    461s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:07:47    461s] (I)       similarTopologyRoutingFast : false
[05/25 10:07:47    461s] (I)       spanningTreeRefinement : false
[05/25 10:07:47    461s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:07:47    461s] (I)       starting read tracks
[05/25 10:07:47    461s] (I)       build grid graph
[05/25 10:07:47    461s] (I)       build grid graph start
[05/25 10:07:47    461s] [NR-eGR] Metal1 has no routable track
[05/25 10:07:47    461s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:07:47    461s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:07:47    461s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:07:47    461s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:07:47    461s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:07:47    461s] (I)       build grid graph end
[05/25 10:07:47    461s] (I)       merge level 0
[05/25 10:07:47    461s] (I)       numViaLayers=11
[05/25 10:07:47    461s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:07:47    461s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:07:47    461s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:07:47    461s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:07:47    461s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:07:47    461s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:07:47    461s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:07:47    461s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:07:47    461s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:07:47    461s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:07:47    461s] (I)       end build via table
[05/25 10:07:47    461s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:07:47    461s] 
[05/25 10:07:47    461s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:07:47    461s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15997
[05/25 10:07:47    461s] (I)       readDataFromPlaceDB
[05/25 10:07:47    461s] (I)       Read net information..
[05/25 10:07:47    461s] [NR-eGR] Read numTotalNets=15019  numIgnoredNets=53
[05/25 10:07:47    461s] (I)       Read testcase time = 0.000 seconds
[05/25 10:07:47    461s] 
[05/25 10:07:47    461s] (I)       read default dcut vias
[05/25 10:07:47    461s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/25 10:07:47    461s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:07:47    461s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:07:47    461s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:07:47    461s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/25 10:07:47    461s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:07:47    461s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/25 10:07:47    461s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:07:47    461s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:07:47    461s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:07:47    461s] (I)       early_global_route_priority property id does not exist.
[05/25 10:07:47    461s] (I)       build grid graph start
[05/25 10:07:47    461s] (I)       build grid graph end
[05/25 10:07:47    461s] (I)       Model blockage into capacity
[05/25 10:07:47    461s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:07:47    461s] (I)       Modeling time = 0.020 seconds
[05/25 10:07:47    461s] 
[05/25 10:07:47    461s] (I)       Number of ignored nets = 53
[05/25 10:07:47    461s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:07:47    461s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:07:47    461s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:07:47    461s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1333.9 MB
[05/25 10:07:47    461s] (I)       Ndr track 0 does not exist
[05/25 10:07:47    461s] (I)       Ndr track 0 does not exist
[05/25 10:07:47    461s] (I)       Layer1  viaCost=200.00
[05/25 10:07:47    461s] (I)       Layer2  viaCost=200.00
[05/25 10:07:47    461s] (I)       Layer3  viaCost=200.00
[05/25 10:07:47    461s] (I)       Layer4  viaCost=200.00
[05/25 10:07:47    461s] (I)       Layer5  viaCost=200.00
[05/25 10:07:47    461s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:07:47    461s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:07:47    461s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:07:47    461s] (I)       Site width          :   400  (dbu)
[05/25 10:07:47    461s] (I)       Row height          :  3420  (dbu)
[05/25 10:07:47    461s] (I)       GCell width         :  3420  (dbu)
[05/25 10:07:47    461s] (I)       GCell height        :  3420  (dbu)
[05/25 10:07:47    461s] (I)       Grid                :   197   195     6
[05/25 10:07:47    461s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:07:47    461s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:07:47    461s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:07:47    461s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:07:47    461s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:07:47    461s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:07:47    461s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:07:47    461s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:07:47    461s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:07:47    461s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:07:47    461s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:07:47    461s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:07:47    461s] (I)       --------------------------------------------------------
[05/25 10:07:47    461s] 
[05/25 10:07:47    461s] [NR-eGR] ============ Routing rule table ============
[05/25 10:07:47    461s] [NR-eGR] Rule id: 0  Nets: 0 
[05/25 10:07:47    461s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:07:47    461s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/25 10:07:47    461s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:07:47    461s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:47    461s] [NR-eGR] Rule id: 1  Nets: 14966 
[05/25 10:07:47    461s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:07:47    461s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:07:47    461s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:47    461s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:47    461s] [NR-eGR] ========================================
[05/25 10:07:47    461s] [NR-eGR] 
[05/25 10:07:47    461s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:07:47    461s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:07:47    461s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:07:47    461s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:07:47    461s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:07:47    461s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:07:47    461s] (I)       After initializing earlyGlobalRoute syMemory usage = 1335.5 MB
[05/25 10:07:47    461s] (I)       Loading and dumping file time : 0.12 seconds
[05/25 10:07:47    461s] (I)       ============= Initialization =============
[05/25 10:07:48    461s] (I)       totalPins=59254  totalGlobalPin=58289 (98.37%)
[05/25 10:07:48    461s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:07:48    461s] [NR-eGR] Layer group 1: route 14966 net(s) in layer range [2, 6]
[05/25 10:07:48    461s] (I)       ============  Phase 1a Route ============
[05/25 10:07:48    461s] (I)       Phase 1a runs 0.04 seconds
[05/25 10:07:48    461s] (I)       Usage: 149307 = (77466 H, 71841 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.228e+05um V)
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] (I)       ============  Phase 1b Route ============
[05/25 10:07:48    461s] (I)       Usage: 149307 = (77466 H, 71841 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.228e+05um V)
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553150e+05um
[05/25 10:07:48    461s] (I)       ============  Phase 1c Route ============
[05/25 10:07:48    461s] (I)       Usage: 149307 = (77466 H, 71841 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.228e+05um V)
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] (I)       ============  Phase 1d Route ============
[05/25 10:07:48    461s] (I)       Usage: 149307 = (77466 H, 71841 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.228e+05um V)
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] (I)       ============  Phase 1e Route ============
[05/25 10:07:48    461s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:07:48    461s] (I)       Usage: 149307 = (77466 H, 71841 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.228e+05um V)
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553150e+05um
[05/25 10:07:48    461s] [NR-eGR] 
[05/25 10:07:48    461s] (I)       ============  Phase 1l Route ============
[05/25 10:07:48    461s] (I)       Phase 1l runs 0.03 seconds
[05/25 10:07:48    461s] (I)       
[05/25 10:07:48    461s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:07:48    461s] [NR-eGR]                        OverCon            
[05/25 10:07:48    461s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:07:48    461s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:07:48    461s] [NR-eGR] ----------------------------------------------
[05/25 10:07:48    461s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR]  Metal2  (2)         6( 0.02%)   ( 0.02%) 
[05/25 10:07:48    461s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR] ----------------------------------------------
[05/25 10:07:48    461s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/25 10:07:48    461s] [NR-eGR] 
[05/25 10:07:48    461s] (I)       Total Global Routing Runtime: 0.14 seconds
[05/25 10:07:48    461s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:07:48    461s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:07:48    461s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:07:48    461s] (I)       ============= track Assignment ============
[05/25 10:07:48    461s] (I)       extract Global 3D Wires
[05/25 10:07:48    461s] (I)       Extract Global WL : time=0.01
[05/25 10:07:48    461s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 10:07:48    461s] (I)       Initialization real time=0.00 seconds
[05/25 10:07:48    461s] (I)       Run Multi-thread track assignment
[05/25 10:07:48    462s] (I)       Kernel real time=0.43 seconds
[05/25 10:07:48    462s] (I)       End Greedy Track Assignment
[05/25 10:07:48    462s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:48    462s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64020
[05/25 10:07:48    462s] [NR-eGR] Metal2  (2V) length: 1.022278e+05um, number of vias: 94747
[05/25 10:07:48    462s] [NR-eGR] Metal3  (3H) length: 1.199515e+05um, number of vias: 10953
[05/25 10:07:48    462s] [NR-eGR] Metal4  (4V) length: 3.759533e+04um, number of vias: 2518
[05/25 10:07:48    462s] [NR-eGR] Metal5  (5H) length: 2.518439e+04um, number of vias: 127
[05/25 10:07:48    462s] [NR-eGR] Metal6  (6V) length: 2.894525e+03um, number of vias: 0
[05/25 10:07:48    462s] [NR-eGR] Total length: 2.878536e+05um, number of vias: 172365
[05/25 10:07:48    462s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:48    462s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/25 10:07:48    462s] [NR-eGR] --------------------------------------------------------------------------
[05/25 10:07:49    462s] [NR-eGR] End Peak syMemory usage = 1306.5 MB
[05/25 10:07:49    462s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.14 seconds
[05/25 10:07:49    462s] Extraction called for design 'microcontroller_interface_8_8' of instances=14943 and nets=15021 using extraction engine 'preRoute' .
[05/25 10:07:49    462s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:07:49    462s] RC Extraction called in multi-corner(1) mode.
[05/25 10:07:49    462s] RCMode: PreRoute
[05/25 10:07:49    462s]       RC Corner Indexes            0   
[05/25 10:07:49    462s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:07:49    462s] Resistance Scaling Factor    : 1.00000 
[05/25 10:07:49    462s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:07:49    462s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:07:49    462s] Shrink Factor                : 1.00000
[05/25 10:07:49    462s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:07:49    462s] Using Quantus QRC technology file ...
[05/25 10:07:49    462s] Updating RC grid for preRoute extraction ...
[05/25 10:07:49    462s] Initializing multi-corner resistance tables ...
[05/25 10:07:49    462s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1303.949M)
[05/25 10:07:49    463s] Compute RC Scale Done ...
[05/25 10:07:49    463s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:49    463s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:07:49    463s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:49    463s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:07:49    463s] [hotspot] +------------+---------------+---------------+
[05/25 10:07:49    463s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:07:49    463s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:07:50    463s] #################################################################################
[05/25 10:07:50    463s] # Design Stage: PreRoute
[05/25 10:07:50    463s] # Design Name: microcontroller_interface_8_8
[05/25 10:07:50    463s] # Design Mode: 45nm
[05/25 10:07:50    463s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:07:50    463s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:07:50    463s] # Signoff Settings: SI Off 
[05/25 10:07:50    463s] #################################################################################
[05/25 10:07:50    464s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:07:50    464s] Calculate delays in BcWc mode...
[05/25 10:07:50    464s] Topological Sorting (REAL = 0:00:00.0, MEM = 1306.3M, InitMEM = 1304.0M)
[05/25 10:07:50    464s] Start delay calculation (fullDC) (1 T). (MEM=1306.25)
[05/25 10:07:50    464s] End AAE Lib Interpolated Model. (MEM=1322.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:07:54    468s] Total number of fetched objects 19675
[05/25 10:07:54    468s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:07:54    468s] End delay calculation. (MEM=1370.35 CPU=0:00:03.3 REAL=0:00:03.0)
[05/25 10:07:54    468s] End delay calculation (fullDC). (MEM=1370.35 CPU=0:00:04.2 REAL=0:00:04.0)
[05/25 10:07:54    468s] *** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 1370.3M) ***
[05/25 10:07:55    469s] Begin: GigaOpt postEco DRV Optimization
[05/25 10:07:55    469s] Info: 53 nets with fixed/cover wires excluded.
[05/25 10:07:55    469s] Info: 53 clock nets excluded from IPO operation.
[05/25 10:07:55    469s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:07:55    469s] ### Creating PhyDesignMc. totSessionCpu=0:07:50 mem=1370.3M
[05/25 10:07:55    469s] OPERPROF: Starting DPlace-Init at level 1, MEM:1370.3M
[05/25 10:07:55    469s] #spOpts: N=45 mergeVia=F 
[05/25 10:07:55    469s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1370.3M
[05/25 10:07:55    469s] Core basic site is CoreSite
[05/25 10:07:55    469s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1370.3M
[05/25 10:07:55    469s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:07:55    469s] SiteArray: use 1,091,496 bytes
[05/25 10:07:55    469s] SiteArray: current memory after site array memory allocatiion 1370.3M
[05/25 10:07:55    469s] SiteArray: FP blocked sites are writable
[05/25 10:07:55    469s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.005, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1370.3M
[05/25 10:07:55    469s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:07:55    469s] Mark StBox On SiteArr starts
[05/25 10:07:55    469s] Mark StBox On SiteArr ends
[05/25 10:07:55    469s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.028, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.036, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.036, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1370.3M
[05/25 10:07:55    469s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1370.3M
[05/25 10:07:55    469s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1370.3MB).
[05/25 10:07:55    469s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1370.3M
[05/25 10:07:55    469s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:50 mem=1370.3M
[05/25 10:07:55    469s] 
[05/25 10:07:55    469s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/25 10:07:55    469s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=1370.3M
[05/25 10:07:55    469s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=1370.3M
[05/25 10:07:57    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.4M
[05/25 10:07:57    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1389.4M
[05/25 10:07:58    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:07:58    471s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/25 10:07:58    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:07:58    471s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/25 10:07:58    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:07:58    472s] Info: violation cost 0.233036 (cap = 0.000000, tran = 0.233036, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:07:58    472s] |     9|    24|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     4.85|     0.00|       0|       0|       0|  59.01|          |         |
[05/25 10:07:58    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:07:58    472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.86|     0.00|       7|       0|       3|  59.03| 0:00:00.0|  1389.4M|
[05/25 10:07:58    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 10:07:58    472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.86|     0.00|       0|       0|       0|  59.03| 0:00:00.0|  1389.4M|
[05/25 10:07:58    472s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 10:07:58    472s] 
[05/25 10:07:58    472s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1389.4M) ***
[05/25 10:07:58    472s] 
[05/25 10:07:58    472s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.010, REAL:0.001, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.034, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.035, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.052, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.052, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF: Starting RefinePlace at level 1, MEM:1405.4M
[05/25 10:07:58    472s] *** Starting refinePlace (0:07:53 mem=1405.4M) ***
[05/25 10:07:58    472s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.477e+03)
[05/25 10:07:58    472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:58    472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1405.4M
[05/25 10:07:58    472s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1405.4M
[05/25 10:07:58    472s] Starting refinePlace ...
[05/25 10:07:58    472s] 
[05/25 10:07:58    472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 10:07:59    472s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:59    472s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1405.4MB) @(0:07:53 - 0:07:53).
[05/25 10:07:59    472s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 10:07:59    472s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1405.4MB
[05/25 10:07:59    472s] Statistics of distance of Instance movement in refine placement:
[05/25 10:07:59    472s]   maximum (X+Y) =         0.00 um
[05/25 10:07:59    472s]   mean    (X+Y) =         0.00 um
[05/25 10:07:59    472s] Summary Report:
[05/25 10:07:59    472s] Instances move: 0 (out of 14898 movable)
[05/25 10:07:59    472s] Instances flipped: 0
[05/25 10:07:59    472s] Mean displacement: 0.00 um
[05/25 10:07:59    472s] Max displacement: 0.00 um 
[05/25 10:07:59    472s] Total instances moved : 0
[05/25 10:07:59    472s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.249, MEM:1405.4M
[05/25 10:07:59    472s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.477e+03)
[05/25 10:07:59    472s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1405.4MB
[05/25 10:07:59    472s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1405.4MB) @(0:07:53 - 0:07:53).
[05/25 10:07:59    472s] *** Finished refinePlace (0:07:53 mem=1405.4M) ***
[05/25 10:07:59    472s] OPERPROF: Finished RefinePlace at level 1, CPU:0.290, REAL:0.291, MEM:1405.4M
[05/25 10:07:59    472s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1405.4M
[05/25 10:07:59    472s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1405.4M
[05/25 10:07:59    472s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1405.4M
[05/25 10:07:59    472s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    472s] *** maximum move = 0.00 um ***
[05/25 10:07:59    472s] *** Finished re-routing un-routed nets (1405.4M) ***
[05/25 10:07:59    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.033, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1405.4M
[05/25 10:07:59    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.050, MEM:1405.4M
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1405.4M) ***
[05/25 10:07:59    473s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1366.2M
[05/25 10:07:59    473s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1366.2M
[05/25 10:07:59    473s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1366.2M
[05/25 10:07:59    473s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1366.2M
[05/25 10:07:59    473s] End: GigaOpt postEco DRV Optimization
[05/25 10:07:59    473s] **INFO: Flow update: Design timing is met.
[05/25 10:07:59    473s] **INFO: Flow update: Design timing is met.
[05/25 10:07:59    473s] **INFO: Flow update: Design timing is met.
[05/25 10:07:59    473s] *** Steiner Routed Nets: 0.106%; Threshold: 100; Threshold for Hold: 100
[05/25 10:07:59    473s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=1366.2M
[05/25 10:07:59    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=1366.2M
[05/25 10:07:59    473s] Re-routed 0 nets
[05/25 10:07:59    473s] #optDebug: fT-D <X 1 0 0 0>
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] Active setup views:
[05/25 10:07:59    473s]  setup_view
[05/25 10:07:59    473s]   Dominating endpoints: 0
[05/25 10:07:59    473s]   Dominating TNS: -0.000
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] Extraction called for design 'microcontroller_interface_8_8' of instances=14950 and nets=15028 using extraction engine 'preRoute' .
[05/25 10:07:59    473s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/25 10:07:59    473s] RC Extraction called in multi-corner(1) mode.
[05/25 10:07:59    473s] RCMode: PreRoute
[05/25 10:07:59    473s]       RC Corner Indexes            0   
[05/25 10:07:59    473s] Capacitance Scaling Factor   : 1.00000 
[05/25 10:07:59    473s] Resistance Scaling Factor    : 1.00000 
[05/25 10:07:59    473s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 10:07:59    473s] Clock Res. Scaling Factor    : 1.00000 
[05/25 10:07:59    473s] Shrink Factor                : 1.00000
[05/25 10:07:59    473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 10:07:59    473s] Using Quantus QRC technology file ...
[05/25 10:07:59    473s] Initializing multi-corner resistance tables ...
[05/25 10:07:59    473s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1304.238M)
[05/25 10:07:59    473s] [PSP]    Started earlyGlobalRoute kernel
[05/25 10:07:59    473s] [PSP]    Initial Peak syMemory usage = 1304.2 MB
[05/25 10:07:59    473s] (I)       Reading DB...
[05/25 10:07:59    473s] (I)       Read data from FE... (mem=1304.2M)
[05/25 10:07:59    473s] (I)       Read nodes and places... (mem=1304.2M)
[05/25 10:07:59    473s] (I)       Done Read nodes and places (cpu=0.020s, mem=1306.4M)
[05/25 10:07:59    473s] (I)       Read nets... (mem=1306.4M)
[05/25 10:07:59    473s] (I)       Done Read nets (cpu=0.050s, mem=1306.4M)
[05/25 10:07:59    473s] (I)       Done Read data from FE (cpu=0.070s, mem=1306.4M)
[05/25 10:07:59    473s] (I)       before initializing RouteDB syMemory usage = 1306.4 MB
[05/25 10:07:59    473s] (I)       congestionReportName   : 
[05/25 10:07:59    473s] (I)       layerRangeFor2DCongestion : 
[05/25 10:07:59    473s] (I)       buildTerm2TermWires    : 0
[05/25 10:07:59    473s] (I)       doTrackAssignment      : 1
[05/25 10:07:59    473s] (I)       dumpBookshelfFiles     : 0
[05/25 10:07:59    473s] (I)       numThreads             : 1
[05/25 10:07:59    473s] (I)       bufferingAwareRouting  : false
[05/25 10:07:59    473s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:07:59    473s] (I)       honorPin               : false
[05/25 10:07:59    473s] (I)       honorPinGuide          : true
[05/25 10:07:59    473s] (I)       honorPartition         : false
[05/25 10:07:59    473s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:07:59    473s] (I)       allowPartitionCrossover: false
[05/25 10:07:59    473s] (I)       honorSingleEntry       : true
[05/25 10:07:59    473s] (I)       honorSingleEntryStrong : true
[05/25 10:07:59    473s] (I)       handleViaSpacingRule   : false
[05/25 10:07:59    473s] (I)       handleEolSpacingRule   : false
[05/25 10:07:59    473s] (I)       PDConstraint           : none
[05/25 10:07:59    473s] (I)       expBetterNDRHandling   : false
[05/25 10:07:59    473s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:07:59    473s] (I)       routingEffortLevel     : 3
[05/25 10:07:59    473s] (I)       effortLevel            : standard
[05/25 10:07:59    473s] [NR-eGR] minRouteLayer          : 2
[05/25 10:07:59    473s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:07:59    473s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:07:59    473s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:07:59    473s] (I)       numRowsPerGCell        : 1
[05/25 10:07:59    473s] (I)       speedUpLargeDesign     : 0
[05/25 10:07:59    473s] (I)       multiThreadingTA       : 1
[05/25 10:07:59    473s] (I)       optimizationMode       : false
[05/25 10:07:59    473s] (I)       routeSecondPG          : false
[05/25 10:07:59    473s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:07:59    473s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:07:59    473s] (I)       punchThroughDistance   : 500.00
[05/25 10:07:59    473s] (I)       scenicBound            : 1.15
[05/25 10:07:59    473s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:07:59    473s] (I)       source-to-sink ratio   : 0.00
[05/25 10:07:59    473s] (I)       targetCongestionRatioH : 1.00
[05/25 10:07:59    473s] (I)       targetCongestionRatioV : 1.00
[05/25 10:07:59    473s] (I)       layerCongestionRatio   : 0.70
[05/25 10:07:59    473s] (I)       m1CongestionRatio      : 0.10
[05/25 10:07:59    473s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:07:59    473s] (I)       localRouteEffort       : 1.00
[05/25 10:07:59    473s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:07:59    473s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:07:59    473s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:07:59    473s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:07:59    473s] (I)       routeVias              : 
[05/25 10:07:59    473s] (I)       readTROption           : true
[05/25 10:07:59    473s] (I)       extraSpacingFactor     : 1.00
[05/25 10:07:59    473s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:07:59    473s] (I)       routeSelectedNetsOnly  : false
[05/25 10:07:59    473s] (I)       clkNetUseMaxDemand     : false
[05/25 10:07:59    473s] (I)       extraDemandForClocks   : 0
[05/25 10:07:59    473s] (I)       steinerRemoveLayers    : false
[05/25 10:07:59    473s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:07:59    473s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:07:59    473s] (I)       similarTopologyRoutingFast : false
[05/25 10:07:59    473s] (I)       spanningTreeRefinement : false
[05/25 10:07:59    473s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:07:59    473s] (I)       starting read tracks
[05/25 10:07:59    473s] (I)       build grid graph
[05/25 10:07:59    473s] (I)       build grid graph start
[05/25 10:07:59    473s] [NR-eGR] Metal1 has no routable track
[05/25 10:07:59    473s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:07:59    473s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:07:59    473s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:07:59    473s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:07:59    473s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:07:59    473s] (I)       build grid graph end
[05/25 10:07:59    473s] (I)       merge level 0
[05/25 10:07:59    473s] (I)       numViaLayers=11
[05/25 10:07:59    473s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:07:59    473s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:07:59    473s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:07:59    473s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:07:59    473s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:07:59    473s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:07:59    473s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:07:59    473s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:07:59    473s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:07:59    473s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:07:59    473s] (I)       end build via table
[05/25 10:07:59    473s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:07:59    473s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15997
[05/25 10:07:59    473s] (I)       readDataFromPlaceDB
[05/25 10:07:59    473s] (I)       Read net information..
[05/25 10:07:59    473s] [NR-eGR] Read numTotalNets=15026  numIgnoredNets=53
[05/25 10:07:59    473s] (I)       Read testcase time = 0.000 seconds
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] (I)       read default dcut vias
[05/25 10:07:59    473s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/25 10:07:59    473s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:07:59    473s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:07:59    473s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:07:59    473s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/25 10:07:59    473s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:07:59    473s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/25 10:07:59    473s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:07:59    473s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:07:59    473s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:07:59    473s] (I)       early_global_route_priority property id does not exist.
[05/25 10:07:59    473s] (I)       build grid graph start
[05/25 10:07:59    473s] (I)       build grid graph end
[05/25 10:07:59    473s] (I)       Model blockage into capacity
[05/25 10:07:59    473s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:07:59    473s] (I)       Modeling time = 0.020 seconds
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] (I)       Number of ignored nets = 53
[05/25 10:07:59    473s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:07:59    473s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:07:59    473s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:07:59    473s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1308.9 MB
[05/25 10:07:59    473s] (I)       Ndr track 0 does not exist
[05/25 10:07:59    473s] (I)       Ndr track 0 does not exist
[05/25 10:07:59    473s] (I)       Layer1  viaCost=200.00
[05/25 10:07:59    473s] (I)       Layer2  viaCost=200.00
[05/25 10:07:59    473s] (I)       Layer3  viaCost=200.00
[05/25 10:07:59    473s] (I)       Layer4  viaCost=200.00
[05/25 10:07:59    473s] (I)       Layer5  viaCost=200.00
[05/25 10:07:59    473s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:07:59    473s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:07:59    473s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:07:59    473s] (I)       Site width          :   400  (dbu)
[05/25 10:07:59    473s] (I)       Row height          :  3420  (dbu)
[05/25 10:07:59    473s] (I)       GCell width         :  3420  (dbu)
[05/25 10:07:59    473s] (I)       GCell height        :  3420  (dbu)
[05/25 10:07:59    473s] (I)       Grid                :   197   195     6
[05/25 10:07:59    473s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:07:59    473s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:07:59    473s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:07:59    473s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:07:59    473s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:07:59    473s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:07:59    473s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:07:59    473s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:07:59    473s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:07:59    473s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:07:59    473s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:07:59    473s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:07:59    473s] (I)       --------------------------------------------------------
[05/25 10:07:59    473s] 
[05/25 10:07:59    473s] [NR-eGR] ============ Routing rule table ============
[05/25 10:07:59    473s] [NR-eGR] Rule id: 0  Nets: 14973 
[05/25 10:07:59    473s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:07:59    473s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:07:59    473s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:59    473s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:59    473s] [NR-eGR] Rule id: 1  Nets: 0 
[05/25 10:07:59    473s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:07:59    473s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/25 10:07:59    473s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:07:59    473s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:07:59    473s] [NR-eGR] ========================================
[05/25 10:07:59    473s] [NR-eGR] 
[05/25 10:07:59    473s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:07:59    473s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:07:59    473s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:07:59    473s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:07:59    473s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:07:59    473s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:07:59    473s] (I)       After initializing earlyGlobalRoute syMemory usage = 1308.9 MB
[05/25 10:07:59    473s] (I)       Loading and dumping file time : 0.13 seconds
[05/25 10:07:59    473s] (I)       ============= Initialization =============
[05/25 10:07:59    473s] (I)       totalPins=59268  totalGlobalPin=58301 (98.37%)
[05/25 10:07:59    473s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:07:59    473s] [NR-eGR] Layer group 1: route 14973 net(s) in layer range [2, 6]
[05/25 10:07:59    473s] (I)       ============  Phase 1a Route ============
[05/25 10:08:00    473s] (I)       Phase 1a runs 0.06 seconds
[05/25 10:08:00    473s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] (I)       ============  Phase 1b Route ============
[05/25 10:08:00    473s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553321e+05um
[05/25 10:08:00    473s] (I)       ============  Phase 1c Route ============
[05/25 10:08:00    473s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] (I)       ============  Phase 1d Route ============
[05/25 10:08:00    473s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] (I)       ============  Phase 1e Route ============
[05/25 10:08:00    473s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:08:00    473s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553321e+05um
[05/25 10:08:00    473s] [NR-eGR] 
[05/25 10:08:00    473s] (I)       ============  Phase 1l Route ============
[05/25 10:08:00    473s] (I)       Phase 1l runs 0.05 seconds
[05/25 10:08:00    473s] (I)       
[05/25 10:08:00    473s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:08:00    473s] [NR-eGR]                        OverCon            
[05/25 10:08:00    473s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:08:00    473s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:08:00    473s] [NR-eGR] ----------------------------------------------
[05/25 10:08:00    473s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR]  Metal2  (2)         6( 0.02%)   ( 0.02%) 
[05/25 10:08:00    473s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR] ----------------------------------------------
[05/25 10:08:00    473s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/25 10:08:00    473s] [NR-eGR] 
[05/25 10:08:00    473s] (I)       Total Global Routing Runtime: 0.19 seconds
[05/25 10:08:00    473s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:08:00    473s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:08:00    473s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:08:00    473s] [NR-eGR] End Peak syMemory usage = 1308.9 MB
[05/25 10:08:00    473s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
[05/25 10:08:00    473s] [hotspot] +------------+---------------+---------------+
[05/25 10:08:00    473s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:08:00    473s] [hotspot] +------------+---------------+---------------+
[05/25 10:08:00    473s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:08:00    473s] [hotspot] +------------+---------------+---------------+
[05/25 10:08:00    473s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:08:00    473s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:08:00    473s] #################################################################################
[05/25 10:08:00    473s] # Design Stage: PreRoute
[05/25 10:08:00    473s] # Design Name: microcontroller_interface_8_8
[05/25 10:08:00    473s] # Design Mode: 45nm
[05/25 10:08:00    473s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:08:00    473s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:08:00    473s] # Signoff Settings: SI Off 
[05/25 10:08:00    473s] #################################################################################
[05/25 10:08:00    474s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:08:00    474s] Calculate delays in BcWc mode...
[05/25 10:08:00    474s] Topological Sorting (REAL = 0:00:00.0, MEM = 1309.2M, InitMEM = 1306.9M)
[05/25 10:08:00    474s] Start delay calculation (fullDC) (1 T). (MEM=1309.17)
[05/25 10:08:01    474s] End AAE Lib Interpolated Model. (MEM=1325.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:08:05    479s] Total number of fetched objects 19682
[05/25 10:08:05    479s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:08:05    479s] End delay calculation. (MEM=1373.26 CPU=0:00:03.1 REAL=0:00:03.0)
[05/25 10:08:05    479s] End delay calculation (fullDC). (MEM=1373.26 CPU=0:00:04.4 REAL=0:00:05.0)
[05/25 10:08:05    479s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1373.3M) ***
[05/25 10:08:05    479s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:08:00 mem=1373.3M)
[05/25 10:08:05    479s] Reported timing to dir ./timingReports
[05/25 10:08:05    479s] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1095.5M, totSessionCpu=0:08:00 **
[05/25 10:08:05    479s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.062, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.062, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1325.6M
[05/25 10:08:05    479s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.009, MEM:1325.6M
[05/25 10:08:06    479s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1325.6M
[05/25 10:08:06    479s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1325.6M
[05/25 10:08:06    479s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1325.6M
[05/25 10:08:06    479s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:08    481s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.857  |  6.559  |  4.857  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1095.6M, totSessionCpu=0:08:01 **
[05/25 10:08:08    481s] Deleting Cell Server ...
[05/25 10:08:08    481s] Deleting Lib Analyzer.
[05/25 10:08:08    481s] *** Finished optDesign ***
[05/25 10:08:08    481s] 
[05/25 10:08:08    481s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.7 real=0:00:52.5)
[05/25 10:08:08    481s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:09.0 real=0:00:09.0)
[05/25 10:08:08    481s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.5 real=0:00:09.5)
[05/25 10:08:08    481s] Info: pop threads available for lower-level modules during optimization.
[05/25 10:08:08    481s] Info: Destroy the CCOpt slew target map.
[05/25 10:08:08    481s] Set place::cacheFPlanSiteMark to 0
[05/25 10:08:08    481s] 
[05/25 10:08:08    481s] *** Summary of all messages that are not suppressed in this session:
[05/25 10:08:08    481s] Severity  ID               Count  Summary                                  
[05/25 10:08:08    481s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 10:08:08    481s] *** Message Summary: 1 warning(s), 0 error(s)
[05/25 10:08:08    481s] 
[05/25 10:08:08    481s] #% End ccopt_design (date=05/25 10:08:08, total cpu=0:02:21, real=0:02:22, peak res=1099.6M, current mem=1095.6M)
[05/25 10:08:54    486s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/25 10:08:54    486s] <CMD> optDesign -postCTS -hold
[05/25 10:08:54    486s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 10:08:54    486s] GigaOpt running with 1 threads.
[05/25 10:08:54    486s] Info: 1 threads available for lower-level modules during optimization.
[05/25 10:08:54    486s] #spOpts: N=45 mergeVia=F 
[05/25 10:08:54    486s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1325.6M
[05/25 10:08:54    486s] Core basic site is CoreSite
[05/25 10:08:54    486s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1325.6M
[05/25 10:08:54    486s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:08:54    486s] SiteArray: use 1,091,496 bytes
[05/25 10:08:54    486s] SiteArray: current memory after site array memory allocatiion 1325.6M
[05/25 10:08:54    486s] SiteArray: FP blocked sites are writable
[05/25 10:08:54    486s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.006, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1325.6M
[05/25 10:08:54    486s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:08:54    486s] Mark StBox On SiteArr starts
[05/25 10:08:54    486s] Mark StBox On SiteArr ends
[05/25 10:08:54    486s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.002, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.059, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.075, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.076, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.009, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1325.6M
[05/25 10:08:54    486s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:54    486s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:08:54    486s] Summary for sequential cells identification: 
[05/25 10:08:54    486s]   Identified SBFF number: 104
[05/25 10:08:54    486s]   Identified MBFF number: 0
[05/25 10:08:54    486s]   Identified SB Latch number: 0
[05/25 10:08:54    486s]   Identified MB Latch number: 0
[05/25 10:08:54    486s]   Not identified SBFF number: 16
[05/25 10:08:54    486s]   Not identified MBFF number: 0
[05/25 10:08:54    486s]   Not identified SB Latch number: 0
[05/25 10:08:54    486s]   Not identified MB Latch number: 0
[05/25 10:08:54    486s]   Number of sequential cells which are not FFs: 32
[05/25 10:08:54    486s]  Visiting view : setup_view
[05/25 10:08:54    486s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:08:54    486s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:08:54    486s]  Visiting view : hold_view
[05/25 10:08:54    486s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:08:54    486s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:08:54    486s]  Setting StdDelay to 23.90
[05/25 10:08:54    486s] Creating Cell Server, finished. 
[05/25 10:08:54    486s] 
[05/25 10:08:54    486s] #spOpts: N=45 mergeVia=F 
[05/25 10:08:55    486s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.045, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.046, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.004, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.007, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.6M
[05/25 10:08:55    486s] #spOpts: N=45 mergeVia=F 
[05/25 10:08:55    486s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Starting CMU at level 4, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.035, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.035, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1325.6M
[05/25 10:08:55    486s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1325.6MB).
[05/25 10:08:55    486s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1325.6M
[05/25 10:08:55    487s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1325.6M
[05/25 10:08:55    487s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1325.6M
[05/25 10:08:55    487s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1325.6M
[05/25 10:08:55    487s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1325.6M
[05/25 10:08:55    487s] 
[05/25 10:08:55    487s] Creating Lib Analyzer ...
[05/25 10:08:55    487s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:08:55    487s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 10:08:55    487s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:08:55    487s] 
[05/25 10:08:56    487s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:08 mem=1325.6M
[05/25 10:08:56    487s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:08 mem=1325.6M
[05/25 10:08:56    487s] Creating Lib Analyzer, finished. 
[05/25 10:08:56    487s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1046.8M, totSessionCpu=0:08:08 **
[05/25 10:08:56    487s] *** optDesign -postCTS ***
[05/25 10:08:56    487s] DRC Margin: user margin 0.0
[05/25 10:08:56    487s] Hold Target Slack: user slack 0
[05/25 10:08:56    487s] Setup Target Slack: user slack 0;
[05/25 10:08:56    487s] setUsefulSkewMode -ecoRoute false
[05/25 10:08:56    488s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.046, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.046, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.004, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] Deleting Cell Server ...
[05/25 10:08:56    488s] Deleting Lib Analyzer.
[05/25 10:08:56    488s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:08:56    488s] Summary for sequential cells identification: 
[05/25 10:08:56    488s]   Identified SBFF number: 104
[05/25 10:08:56    488s]   Identified MBFF number: 0
[05/25 10:08:56    488s]   Identified SB Latch number: 0
[05/25 10:08:56    488s]   Identified MB Latch number: 0
[05/25 10:08:56    488s]   Not identified SBFF number: 16
[05/25 10:08:56    488s]   Not identified MBFF number: 0
[05/25 10:08:56    488s]   Not identified SB Latch number: 0
[05/25 10:08:56    488s]   Not identified MB Latch number: 0
[05/25 10:08:56    488s]   Number of sequential cells which are not FFs: 32
[05/25 10:08:56    488s]  Visiting view : setup_view
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:08:56    488s]  Visiting view : hold_view
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:08:56    488s]  Setting StdDelay to 23.90
[05/25 10:08:56    488s] Creating Cell Server, finished. 
[05/25 10:08:56    488s] 
[05/25 10:08:56    488s] Deleting Cell Server ...
[05/25 10:08:56    488s] Start to check current routing status for nets...
[05/25 10:08:56    488s] All nets are already routed correctly.
[05/25 10:08:56    488s] End to check current routing status for nets (mem=1281.8M)
[05/25 10:08:56    488s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 10:08:56    488s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:1281.8M
[05/25 10:08:56    488s] #spOpts: N=45 mergeVia=F 
[05/25 10:08:56    488s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1281.8M
[05/25 10:08:56    488s] Core basic site is CoreSite
[05/25 10:08:56    488s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1281.8M
[05/25 10:08:56    488s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:08:56    488s] SiteArray: use 1,091,496 bytes
[05/25 10:08:56    488s] SiteArray: current memory after site array memory allocatiion 1281.8M
[05/25 10:08:56    488s] SiteArray: FP blocked sites are writable
[05/25 10:08:56    488s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.005, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.008, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1281.8M
[05/25 10:08:56    488s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 10:08:56    488s] Mark StBox On SiteArr starts
[05/25 10:08:56    488s] Mark StBox On SiteArr ends
[05/25 10:08:56    488s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.040, REAL:0.043, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.056, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.056, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1281.8MB).
[05/25 10:08:56    488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:1281.8M
[05/25 10:08:56    488s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1281.8M
[05/25 10:08:56    488s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1281.8M
[05/25 10:08:56    488s] GigaOpt Hold Optimizer is used
[05/25 10:08:56    488s] End AAE Lib Interpolated Model. (MEM=1281.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:08:56    488s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:09 mem=1281.8M ***
[05/25 10:08:56    488s] 
[05/25 10:08:56    488s] Creating Lib Analyzer ...
[05/25 10:08:56    488s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:08:56    488s] Summary for sequential cells identification: 
[05/25 10:08:56    488s]   Identified SBFF number: 104
[05/25 10:08:56    488s]   Identified MBFF number: 0
[05/25 10:08:56    488s]   Identified SB Latch number: 0
[05/25 10:08:56    488s]   Identified MB Latch number: 0
[05/25 10:08:56    488s]   Not identified SBFF number: 16
[05/25 10:08:56    488s]   Not identified MBFF number: 0
[05/25 10:08:56    488s]   Not identified SB Latch number: 0
[05/25 10:08:56    488s]   Not identified MB Latch number: 0
[05/25 10:08:56    488s]   Number of sequential cells which are not FFs: 32
[05/25 10:08:56    488s]  Visiting view : setup_view
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:08:56    488s]  Visiting view : hold_view
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:08:56    488s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:08:56    488s]  Setting StdDelay to 23.90
[05/25 10:08:56    488s] Creating Cell Server, finished. 
[05/25 10:08:56    488s] 
[05/25 10:08:56    488s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:08:56    488s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 10:08:56    488s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:08:56    488s] 
[05/25 10:08:57    489s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:10 mem=1281.8M
[05/25 10:08:57    489s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:10 mem=1281.8M
[05/25 10:08:57    489s] Creating Lib Analyzer, finished. 
[05/25 10:08:57    489s] Effort level <high> specified for reg2reg path_group
[05/25 10:08:58    490s] End AAE Lib Interpolated Model. (MEM=1283.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:08:58    490s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 10:08:58    490s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 10:08:58    490s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/25 10:08:58    490s] #################################################################################
[05/25 10:08:58    490s] # Design Stage: PreRoute
[05/25 10:08:58    490s] # Design Name: microcontroller_interface_8_8
[05/25 10:08:58    490s] # Design Mode: 45nm
[05/25 10:08:58    490s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:08:58    490s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:08:58    490s] # Signoff Settings: SI Off 
[05/25 10:08:58    490s] #################################################################################
[05/25 10:08:58    490s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:08:58    490s] Calculate delays in BcWc mode...
[05/25 10:08:58    490s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 10:08:58    490s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 10:08:58    490s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 10:08:58    490s] End AAE Lib Interpolated Model. (MEM=3.10547 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:08:58    490s] Total number of fetched objects 19682
[05/25 10:08:58    490s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:08:58    490s] End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
[05/25 10:08:58    490s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[05/25 10:08:58    490s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 0.0M) ***
[05/25 10:08:58    490s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:06.2 mem=0.0M)
[05/25 10:08:58    490s] 
[05/25 10:08:58    490s] Active hold views:
[05/25 10:08:58    490s]  hold_view
[05/25 10:08:58    490s]   Dominating endpoints: 0
[05/25 10:08:58    490s]   Dominating TNS: -0.000
[05/25 10:08:58    490s] 
[05/25 10:08:58    490s] Done building cte hold timing graph (fixHold) cpu=0:00:06.3 real=0:00:07.0 totSessionCpu=0:00:06.3 mem=0.0M ***
[05/25 10:08:58    490s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:00:07.6 mem=0.0M ***
[05/25 10:08:58    490s] *** QThread HoldInit [finish] : cpu/real = 0:00:07.6/0:00:08.0 (0.9), mem = 0.0M
[05/25 10:09:06    497s]  
_______________________________________________________________________
[05/25 10:09:07    498s] Done building cte setup timing graph (fixHold) cpu=0:00:09.8 real=0:00:11.0 totSessionCpu=0:08:18 mem=1283.8M ***
[05/25 10:09:08    499s] *info: category slack lower bound [L 0.0] default
[05/25 10:09:08    499s] *info: category slack lower bound [H 0.0] reg2reg 
[05/25 10:09:08    499s] --------------------------------------------------- 
[05/25 10:09:08    499s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/25 10:09:08    499s] --------------------------------------------------- 
[05/25 10:09:08    499s]          WNS    reg2regWNS
[05/25 10:09:08    499s]     4.857 ns      6.559 ns
[05/25 10:09:08    499s] --------------------------------------------------- 
[05/25 10:09:08    499s] Restoring Auto Hold Views:  hold_view
[05/25 10:09:08    499s] Restoring Active Hold Views:  hold_view 
[05/25 10:09:08    499s] Restoring Hold Target Slack: 0
[05/25 10:09:08    499s] 
[05/25 10:09:08    499s] *Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
[05/25 10:09:08    499s] *Info: worst delay setup view: setup_view
[05/25 10:09:08    499s] Footprint list for hold buffering (delay unit: ps)
[05/25 10:09:08    499s] =================================================================
[05/25 10:09:08    499s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/25 10:09:08    499s] ------------------------------------------------------------------
[05/25 10:09:08    499s] *Info:       13.9       3.18    5.0  41.48 CLKBUFX2LVT (A,Y)
[05/25 10:09:08    499s] *Info:       13.9       3.18    5.0  41.48 BUFX2LVT (A,Y)
[05/25 10:09:08    499s] *Info:       14.6       3.08    6.0  27.87 CLKBUFX3LVT (A,Y)
[05/25 10:09:08    499s] *Info:       14.6       3.08    6.0  27.87 BUFX3LVT (A,Y)
[05/25 10:09:08    499s] *Info:       16.5       3.12    7.0  21.08 CLKBUFX4LVT (A,Y)
[05/25 10:09:08    499s] *Info:       16.5       3.12    7.0  21.08 BUFX4LVT (A,Y)
[05/25 10:09:08    499s] *Info:       15.2       2.98    9.0  14.21 CLKBUFX6LVT (A,Y)
[05/25 10:09:08    499s] *Info:       15.2       2.98    9.0  14.21 BUFX6LVT (A,Y)
[05/25 10:09:08    499s] *Info:       28.9       3.26    9.0  82.72 DLY1X1LVT (A,Y)
[05/25 10:09:08    499s] *Info:       17.2       2.99   11.0  10.81 CLKBUFX8LVT (A,Y)
[05/25 10:09:08    499s] *Info:       17.2       2.99   11.0  10.81 BUFX8LVT (A,Y)
[05/25 10:09:08    499s] *Info:       38.4       3.19   11.0  21.08 DLY1X4LVT (A,Y)
[05/25 10:09:08    499s] *Info:       18.4       2.82   15.0   7.37 CLKBUFX12LVT (A,Y)
[05/25 10:09:08    499s] *Info:       18.4       2.82   15.0   7.37 BUFX12LVT (A,Y)
[05/25 10:09:08    499s] *Info:       54.5       3.47   17.0  82.72 DLY2X1LVT (A,Y)
[05/25 10:09:08    499s] *Info:       19.1       2.78   20.0   5.68 CLKBUFX16LVT (A,Y)
[05/25 10:09:08    499s] *Info:       19.1       2.78   20.0   5.68 BUFX16LVT (A,Y)
[05/25 10:09:08    499s] *Info:       64.1       3.39   20.0  21.08 DLY2X4LVT (A,Y)
[05/25 10:09:08    499s] *Info:       19.5       2.76   24.0   4.61 BUFX20LVT (A,Y)
[05/25 10:09:08    499s] *Info:       19.5       2.76   24.0   4.61 CLKBUFX20LVT (A,Y)
[05/25 10:09:08    499s] *Info:       80.1       3.54   24.0  82.72 DLY3X1LVT (A,Y)
[05/25 10:09:08    499s] *Info:       89.7       3.48   26.0  21.08 DLY3X4LVT (A,Y)
[05/25 10:09:08    499s] *Info:      105.8       3.57   29.0  82.72 DLY4X1LVT (A,Y)
[05/25 10:09:08    499s] *Info:      115.4       3.52   31.0  21.08 DLY4X4LVT (A,Y)
[05/25 10:09:08    499s] =================================================================
[05/25 10:09:08    499s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.032, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1291.8M
[05/25 10:09:08    499s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1291.8M
[05/25 10:09:08    499s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.857  |  6.559  |  4.857  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[05/25 10:09:08    499s] Deleting Lib Analyzer.
[05/25 10:09:08    499s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:09:08    499s] Summary for sequential cells identification: 
[05/25 10:09:08    499s]   Identified SBFF number: 104
[05/25 10:09:08    499s]   Identified MBFF number: 0
[05/25 10:09:08    499s]   Identified SB Latch number: 0
[05/25 10:09:08    499s]   Identified MB Latch number: 0
[05/25 10:09:08    499s]   Not identified SBFF number: 16
[05/25 10:09:08    499s]   Not identified MBFF number: 0
[05/25 10:09:08    499s]   Not identified SB Latch number: 0
[05/25 10:09:08    499s]   Not identified MB Latch number: 0
[05/25 10:09:08    499s]   Number of sequential cells which are not FFs: 32
[05/25 10:09:08    499s]  Visiting view : setup_view
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:09:08    499s]  Visiting view : hold_view
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:09:08    499s]  Setting StdDelay to 23.90
[05/25 10:09:08    499s] Creating Cell Server, finished. 
[05/25 10:09:08    499s] 
[05/25 10:09:08    499s] Deleting Cell Server ...
[05/25 10:09:08    499s] 
[05/25 10:09:08    499s] Creating Lib Analyzer ...
[05/25 10:09:08    499s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 10:09:08    499s] Summary for sequential cells identification: 
[05/25 10:09:08    499s]   Identified SBFF number: 104
[05/25 10:09:08    499s]   Identified MBFF number: 0
[05/25 10:09:08    499s]   Identified SB Latch number: 0
[05/25 10:09:08    499s]   Identified MB Latch number: 0
[05/25 10:09:08    499s]   Not identified SBFF number: 16
[05/25 10:09:08    499s]   Not identified MBFF number: 0
[05/25 10:09:08    499s]   Not identified SB Latch number: 0
[05/25 10:09:08    499s]   Not identified MB Latch number: 0
[05/25 10:09:08    499s]   Number of sequential cells which are not FFs: 32
[05/25 10:09:08    499s]  Visiting view : setup_view
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 10:09:08    499s]  Visiting view : hold_view
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 10:09:08    499s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 10:09:08    499s]  Setting StdDelay to 23.90
[05/25 10:09:08    499s] Creating Cell Server, finished. 
[05/25 10:09:08    499s] 
[05/25 10:09:08    499s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 10:09:08    499s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 10:09:08    499s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 10:09:08    499s] 
[05/25 10:09:09    500s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:21 mem=1291.8M
[05/25 10:09:09    500s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:21 mem=1291.8M
[05/25 10:09:09    500s] Creating Lib Analyzer, finished. 
[05/25 10:09:09    500s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1046.1M, totSessionCpu=0:08:21 **
[05/25 10:09:09    500s] ### Creating LA Mngr. totSessionCpu=0:08:21 mem=1380.3M
[05/25 10:09:09    500s] ### Creating LA Mngr, finished. totSessionCpu=0:08:21 mem=1380.3M
[05/25 10:09:09    500s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 10:09:09    500s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 10:09:09    500s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 10:09:09    500s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 10:09:09    500s] *info: Run optDesign holdfix with 1 thread.
[05/25 10:09:09    500s] Info: 53 nets with fixed/cover wires excluded.
[05/25 10:09:09    500s] Info: 53 clock nets excluded from IPO operation.
[05/25 10:09:09    500s] --------------------------------------------------- 
[05/25 10:09:09    500s]    Hold Timing Summary  - Initial 
[05/25 10:09:09    500s] --------------------------------------------------- 
[05/25 10:09:09    500s]  Target slack:       0.0000 ns
[05/25 10:09:09    500s]  View: hold_view 
[05/25 10:09:09    500s]    WNS:       0.0550
[05/25 10:09:09    500s]    TNS:       0.0000
[05/25 10:09:09    500s]    VP :            0
[05/25 10:09:09    500s]    Worst hold path end point: DUT3_output_lit_reg_2_/D 
[05/25 10:09:09    500s] --------------------------------------------------- 
[05/25 10:09:09    500s] *** Hold timing is met. Hold fixing is not needed 
[05/25 10:09:09    500s] **INFO: total 0 insts, 0 nets marked don't touch
[05/25 10:09:09    500s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[05/25 10:09:09    500s] **INFO: total 0 insts, 0 nets unmarked don't touch

[05/25 10:09:09    500s] 
[05/25 10:09:09    500s] Capturing REF for hold ...
[05/25 10:09:09    500s]    Hold Timing Snapshot: (REF)
[05/25 10:09:09    500s]              All PG WNS: 0.000
[05/25 10:09:09    500s]              All PG TNS: 0.000
[05/25 10:09:09    500s] 
[05/25 10:09:09    500s] Active setup views:
[05/25 10:09:09    500s]  setup_view
[05/25 10:09:09    500s]   Dominating endpoints: 0
[05/25 10:09:09    500s]   Dominating TNS: -0.000
[05/25 10:09:09    500s] 
[05/25 10:09:09    500s] [NR-eGR] Started earlyGlobalRoute kernel
[05/25 10:09:09    500s] [NR-eGR] Initial Peak syMemory usage = 1325.6 MB
[05/25 10:09:09    500s] (I)       Reading DB...
[05/25 10:09:09    500s] (I)       Read data from FE... (mem=1325.6M)
[05/25 10:09:09    500s] (I)       Read nodes and places... (mem=1325.6M)
[05/25 10:09:09    500s] (I)       Done Read nodes and places (cpu=0.020s, mem=1328.8M)
[05/25 10:09:09    500s] (I)       Read nets... (mem=1328.8M)
[05/25 10:09:09    500s] (I)       Done Read nets (cpu=0.060s, mem=1332.0M)
[05/25 10:09:09    500s] (I)       Done Read data from FE (cpu=0.080s, mem=1332.0M)
[05/25 10:09:09    500s] (I)       before initializing RouteDB syMemory usage = 1332.0 MB
[05/25 10:09:09    500s] (I)       congestionReportName   : 
[05/25 10:09:09    500s] (I)       layerRangeFor2DCongestion : 
[05/25 10:09:09    500s] (I)       buildTerm2TermWires    : 0
[05/25 10:09:09    500s] (I)       doTrackAssignment      : 1
[05/25 10:09:09    500s] (I)       dumpBookshelfFiles     : 0
[05/25 10:09:09    500s] (I)       numThreads             : 1
[05/25 10:09:09    500s] (I)       bufferingAwareRouting  : false
[05/25 10:09:09    500s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 10:09:09    500s] (I)       honorPin               : false
[05/25 10:09:09    500s] (I)       honorPinGuide          : true
[05/25 10:09:09    500s] (I)       honorPartition         : false
[05/25 10:09:09    500s] (I)       honorPartitionAllowFeedthru: false
[05/25 10:09:09    500s] (I)       allowPartitionCrossover: false
[05/25 10:09:09    500s] (I)       honorSingleEntry       : true
[05/25 10:09:09    500s] (I)       honorSingleEntryStrong : true
[05/25 10:09:09    500s] (I)       handleViaSpacingRule   : false
[05/25 10:09:09    500s] (I)       handleEolSpacingRule   : false
[05/25 10:09:09    500s] (I)       PDConstraint           : none
[05/25 10:09:09    500s] (I)       expBetterNDRHandling   : false
[05/25 10:09:09    500s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 10:09:09    500s] (I)       routingEffortLevel     : 3
[05/25 10:09:09    500s] (I)       effortLevel            : standard
[05/25 10:09:09    500s] [NR-eGR] minRouteLayer          : 2
[05/25 10:09:09    500s] [NR-eGR] maxRouteLayer          : 6
[05/25 10:09:09    500s] (I)       relaxedTopLayerCeiling : 127
[05/25 10:09:09    500s] (I)       relaxedBottomLayerFloor: 2
[05/25 10:09:09    500s] (I)       numRowsPerGCell        : 1
[05/25 10:09:09    500s] (I)       speedUpLargeDesign     : 0
[05/25 10:09:09    500s] (I)       multiThreadingTA       : 1
[05/25 10:09:09    500s] (I)       optimizationMode       : false
[05/25 10:09:09    500s] (I)       routeSecondPG          : false
[05/25 10:09:09    500s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 10:09:09    500s] (I)       detourLimitForLayerRelax: 0.00
[05/25 10:09:09    500s] (I)       punchThroughDistance   : 500.00
[05/25 10:09:09    500s] (I)       scenicBound            : 1.15
[05/25 10:09:09    500s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 10:09:09    500s] (I)       source-to-sink ratio   : 0.00
[05/25 10:09:09    500s] (I)       targetCongestionRatioH : 1.00
[05/25 10:09:09    500s] (I)       targetCongestionRatioV : 1.00
[05/25 10:09:09    500s] (I)       layerCongestionRatio   : 0.70
[05/25 10:09:09    500s] (I)       m1CongestionRatio      : 0.10
[05/25 10:09:09    500s] (I)       m2m3CongestionRatio    : 0.70
[05/25 10:09:09    500s] (I)       localRouteEffort       : 1.00
[05/25 10:09:09    500s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 10:09:09    500s] (I)       supplyScaleFactorH     : 1.00
[05/25 10:09:09    500s] (I)       supplyScaleFactorV     : 1.00
[05/25 10:09:09    500s] (I)       highlight3DOverflowFactor: 0.00
[05/25 10:09:09    500s] (I)       routeVias              : 
[05/25 10:09:09    500s] (I)       readTROption           : true
[05/25 10:09:09    500s] (I)       extraSpacingFactor     : 1.00
[05/25 10:09:09    500s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 10:09:09    500s] (I)       routeSelectedNetsOnly  : false
[05/25 10:09:09    500s] (I)       clkNetUseMaxDemand     : false
[05/25 10:09:09    500s] (I)       extraDemandForClocks   : 0
[05/25 10:09:09    500s] (I)       steinerRemoveLayers    : false
[05/25 10:09:09    500s] (I)       demoteLayerScenicScale : 1.00
[05/25 10:09:09    500s] (I)       nonpreferLayerCostScale : 100.00
[05/25 10:09:09    500s] (I)       similarTopologyRoutingFast : false
[05/25 10:09:09    500s] (I)       spanningTreeRefinement : false
[05/25 10:09:09    500s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 10:09:09    500s] (I)       starting read tracks
[05/25 10:09:09    500s] (I)       build grid graph
[05/25 10:09:09    500s] (I)       build grid graph start
[05/25 10:09:09    500s] [NR-eGR] Metal1 has no routable track
[05/25 10:09:09    500s] [NR-eGR] Metal2 has single uniform track structure
[05/25 10:09:09    500s] [NR-eGR] Metal3 has single uniform track structure
[05/25 10:09:09    500s] [NR-eGR] Metal4 has single uniform track structure
[05/25 10:09:09    500s] [NR-eGR] Metal5 has single uniform track structure
[05/25 10:09:09    500s] [NR-eGR] Metal6 has single uniform track structure
[05/25 10:09:09    500s] (I)       build grid graph end
[05/25 10:09:09    500s] (I)       merge level 0
[05/25 10:09:09    500s] (I)       numViaLayers=11
[05/25 10:09:09    500s] (I)       Reading via M2_M1_VH for layer: 0 
[05/25 10:09:09    500s] (I)       Reading via M3_M2_HV for layer: 1 
[05/25 10:09:09    500s] (I)       Reading via M4_M3_VH for layer: 2 
[05/25 10:09:09    500s] (I)       Reading via M5_M4_HV for layer: 3 
[05/25 10:09:09    500s] (I)       Reading via M6_M5_VH for layer: 4 
[05/25 10:09:09    500s] (I)       Reading via M7_M6_HV for layer: 5 
[05/25 10:09:09    500s] (I)       Reading via M8_M7_VH for layer: 6 
[05/25 10:09:09    500s] (I)       Reading via M9_M8_HV for layer: 7 
[05/25 10:09:09    500s] (I)       Reading via M10_M9_VH for layer: 8 
[05/25 10:09:09    500s] (I)       Reading via M11_M10_HV for layer: 9 
[05/25 10:09:09    500s] (I)       end build via table
[05/25 10:09:09    500s] [NR-eGR] Read 3580 PG shapes in 0.000 seconds
[05/25 10:09:09    500s] 
[05/25 10:09:09    500s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 10:09:09    501s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15997
[05/25 10:09:09    501s] (I)       readDataFromPlaceDB
[05/25 10:09:09    501s] (I)       Read net information..
[05/25 10:09:09    501s] [NR-eGR] Read numTotalNets=15026  numIgnoredNets=53
[05/25 10:09:09    501s] (I)       Read testcase time = 0.010 seconds
[05/25 10:09:09    501s] 
[05/25 10:09:09    501s] (I)       read default dcut vias
[05/25 10:09:09    501s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/25 10:09:09    501s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/25 10:09:09    501s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/25 10:09:09    501s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/25 10:09:09    501s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/25 10:09:09    501s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/25 10:09:09    501s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/25 10:09:09    501s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/25 10:09:09    501s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/25 10:09:09    501s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/25 10:09:09    501s] (I)       early_global_route_priority property id does not exist.
[05/25 10:09:09    501s] (I)       build grid graph start
[05/25 10:09:09    501s] (I)       build grid graph end
[05/25 10:09:09    501s] (I)       Model blockage into capacity
[05/25 10:09:09    501s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/25 10:09:09    501s] (I)       Modeling time = 0.020 seconds
[05/25 10:09:09    501s] 
[05/25 10:09:09    501s] (I)       Number of ignored nets = 53
[05/25 10:09:09    501s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of clock nets = 53.  Ignored: No
[05/25 10:09:09    501s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 10:09:09    501s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 10:09:09    501s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1334.5 MB
[05/25 10:09:09    501s] (I)       Ndr track 0 does not exist
[05/25 10:09:09    501s] (I)       Ndr track 0 does not exist
[05/25 10:09:09    501s] (I)       Layer1  viaCost=200.00
[05/25 10:09:09    501s] (I)       Layer2  viaCost=200.00
[05/25 10:09:09    501s] (I)       Layer3  viaCost=200.00
[05/25 10:09:09    501s] (I)       Layer4  viaCost=200.00
[05/25 10:09:09    501s] (I)       Layer5  viaCost=200.00
[05/25 10:09:09    501s] (I)       ---------------------Grid Graph Info--------------------
[05/25 10:09:09    501s] (I)       Routing area        : (2640, 2660) - (673200, 668800)
[05/25 10:09:09    501s] (I)       Core area           : (30000, 30020) - (643200, 638780)
[05/25 10:09:09    501s] (I)       Site width          :   400  (dbu)
[05/25 10:09:09    501s] (I)       Row height          :  3420  (dbu)
[05/25 10:09:09    501s] (I)       GCell width         :  3420  (dbu)
[05/25 10:09:09    501s] (I)       GCell height        :  3420  (dbu)
[05/25 10:09:09    501s] (I)       Grid                :   197   195     6
[05/25 10:09:09    501s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/25 10:09:09    501s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/25 10:09:09    501s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/25 10:09:09    501s] (I)       Default wire width  :   120   160   160   160   160   160
[05/25 10:09:09    501s] (I)       Default wire space  :   120   140   140   140   140   140
[05/25 10:09:09    501s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/25 10:09:09    501s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/25 10:09:09    501s] (I)       First track coord   :     0   200   190   200   190   200
[05/25 10:09:09    501s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/25 10:09:09    501s] (I)       Total num of tracks :     0  1683  1760  1683  1760  1683
[05/25 10:09:09    501s] (I)       Num of masks        :     1     1     1     1     1     1
[05/25 10:09:09    501s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/25 10:09:09    501s] (I)       --------------------------------------------------------
[05/25 10:09:09    501s] 
[05/25 10:09:09    501s] [NR-eGR] ============ Routing rule table ============
[05/25 10:09:09    501s] [NR-eGR] Rule id: 0  Nets: 14973 
[05/25 10:09:09    501s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 10:09:09    501s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/25 10:09:09    501s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:09:09    501s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:09:09    501s] [NR-eGR] Rule id: 1  Nets: 0 
[05/25 10:09:09    501s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/25 10:09:09    501s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/25 10:09:09    501s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/25 10:09:09    501s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/25 10:09:09    501s] [NR-eGR] ========================================
[05/25 10:09:09    501s] [NR-eGR] 
[05/25 10:09:09    501s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 10:09:09    501s] (I)       blocked tracks on layer2 : = 17184 / 328185 (5.24%)
[05/25 10:09:09    501s] (I)       blocked tracks on layer3 : = 2506 / 346720 (0.72%)
[05/25 10:09:09    501s] (I)       blocked tracks on layer4 : = 17184 / 328185 (5.24%)
[05/25 10:09:09    501s] (I)       blocked tracks on layer5 : = 2506 / 346720 (0.72%)
[05/25 10:09:09    501s] (I)       blocked tracks on layer6 : = 17184 / 328185 (5.24%)
[05/25 10:09:09    501s] (I)       After initializing earlyGlobalRoute syMemory usage = 1336.1 MB
[05/25 10:09:09    501s] (I)       Loading and dumping file time : 0.15 seconds
[05/25 10:09:09    501s] (I)       ============= Initialization =============
[05/25 10:09:09    501s] (I)       totalPins=59268  totalGlobalPin=58301 (98.37%)
[05/25 10:09:09    501s] (I)       total 2D Cap : 1658305 = (688786 H, 969519 V)
[05/25 10:09:09    501s] [NR-eGR] Layer group 1: route 14973 net(s) in layer range [2, 6]
[05/25 10:09:09    501s] (I)       ============  Phase 1a Route ============
[05/25 10:09:10    501s] (I)       Phase 1a runs 0.05 seconds
[05/25 10:09:10    501s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] (I)       ============  Phase 1b Route ============
[05/25 10:09:10    501s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553321e+05um
[05/25 10:09:10    501s] (I)       ============  Phase 1c Route ============
[05/25 10:09:10    501s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] (I)       ============  Phase 1d Route ============
[05/25 10:09:10    501s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] (I)       ============  Phase 1e Route ============
[05/25 10:09:10    501s] (I)       Phase 1e runs 0.00 seconds
[05/25 10:09:10    501s] (I)       Usage: 149317 = (77470 H, 71847 V) = (11.25% H, 7.41% V) = (1.325e+05um H, 1.229e+05um V)
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.553321e+05um
[05/25 10:09:10    501s] [NR-eGR] 
[05/25 10:09:10    501s] (I)       ============  Phase 1l Route ============
[05/25 10:09:10    501s] (I)       Phase 1l runs 0.04 seconds
[05/25 10:09:10    501s] (I)       
[05/25 10:09:10    501s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 10:09:10    501s] [NR-eGR]                        OverCon            
[05/25 10:09:10    501s] [NR-eGR]                         #Gcell     %Gcell
[05/25 10:09:10    501s] [NR-eGR]       Layer                (2)    OverCon 
[05/25 10:09:10    501s] [NR-eGR] ----------------------------------------------
[05/25 10:09:10    501s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR]  Metal2  (2)         6( 0.02%)   ( 0.02%) 
[05/25 10:09:10    501s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR] ----------------------------------------------
[05/25 10:09:10    501s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/25 10:09:10    501s] [NR-eGR] 
[05/25 10:09:10    501s] (I)       Total Global Routing Runtime: 0.17 seconds
[05/25 10:09:10    501s] (I)       total 2D Cap : 1659737 = (688786 H, 970951 V)
[05/25 10:09:10    501s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 10:09:10    501s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 10:09:10    501s] [NR-eGR] End Peak syMemory usage = 1336.1 MB
[05/25 10:09:10    501s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
[05/25 10:09:10    501s] [hotspot] +------------+---------------+---------------+
[05/25 10:09:10    501s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:09:10    501s] [hotspot] +------------+---------------+---------------+
[05/25 10:09:10    501s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:09:10    501s] [hotspot] +------------+---------------+---------------+
[05/25 10:09:10    501s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:09:10    501s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:09:10    501s] Reported timing to dir ./timingReports
[05/25 10:09:10    501s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1094.7M, totSessionCpu=0:08:21 **
[05/25 10:09:10    501s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1326.6M
[05/25 10:09:10    501s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:09:10    501s] End AAE Lib Interpolated Model. (MEM=1326.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:09:10    501s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 10:09:10    501s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 10:09:10    501s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/25 10:09:10    501s] #################################################################################
[05/25 10:09:10    501s] # Design Stage: PreRoute
[05/25 10:09:10    501s] # Design Name: microcontroller_interface_8_8
[05/25 10:09:10    501s] # Design Mode: 45nm
[05/25 10:09:10    501s] # Analysis Mode: MMMC Non-OCV 
[05/25 10:09:10    501s] # Parasitics Mode: No SPEF/RCDB
[05/25 10:09:10    501s] # Signoff Settings: SI Off 
[05/25 10:09:10    501s] #################################################################################
[05/25 10:09:10    501s] AAE_INFO: 1 threads acquired from CTE.
[05/25 10:09:10    501s] Calculate delays in BcWc mode...
[05/25 10:09:10    501s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 10:09:10    501s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 10:09:10    501s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 10:09:10    501s] End AAE Lib Interpolated Model. (MEM=2.92578 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 10:09:10    501s] Total number of fetched objects 19682
[05/25 10:09:10    501s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 10:09:10    501s] End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
[05/25 10:09:10    501s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.3 REAL=0:00:04.0)
[05/25 10:09:10    501s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
[05/25 10:09:10    501s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:13.1 mem=0.0M)
[05/25 10:09:10    501s] *** QThread HoldRpt [finish] : cpu/real = 0:00:06.6/0:00:06.0 (1.1), mem = 0.0M
[05/25 10:09:17    507s]  
_______________________________________________________________________
[05/25 10:09:18    508s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.857  |  6.559  |  4.857  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:07.6, REAL=0:00:08.0, MEM=1328.6M
[05/25 10:09:18    508s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1094.7M, totSessionCpu=0:08:29 **
[05/25 10:09:18    508s] *** Finished optDesign ***
[05/25 10:09:18    508s] 
[05/25 10:09:18    508s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:21.8 real=0:00:23.7)
[05/25 10:09:18    508s] Info: pop threads available for lower-level modules during optimization.
[05/25 10:09:18    508s] Deleting Lib Analyzer.
[05/25 10:09:18    508s] Info: Destroy the CCOpt slew target map.
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNALVT
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/25 10:10:03    514s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/25 10:10:03    514s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/25 10:10:04    514s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/25 10:10:04    514s] Running Native NanoRoute ...
[05/25 10:10:04    514s] <CMD> routeDesign -globalDetail
[05/25 10:10:04    514s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.05 (MB), peak = 1120.38 (MB)
[05/25 10:10:04    514s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/25 10:10:04    514s] #**INFO: setDesignMode -flowEffort standard
[05/25 10:10:04    514s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/25 10:10:04    514s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/25 10:10:04    514s] OPERPROF: Starting checkPlace at level 1, MEM:1326.6M
[05/25 10:10:04    514s] #spOpts: N=45 
[05/25 10:10:04    514s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1326.6M
[05/25 10:10:04    514s] Core basic site is CoreSite
[05/25 10:10:04    514s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1326.6M
[05/25 10:10:04    514s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 10:10:04    514s] SiteArray: use 1,091,496 bytes
[05/25 10:10:04    514s] SiteArray: current memory after site array memory allocatiion 1326.6M
[05/25 10:10:04    514s] SiteArray: FP blocked sites are writable
[05/25 10:10:04    514s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.007, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.011, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.016, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.024, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.024, MEM:1326.6M
[05/25 10:10:04    514s] Begin checking placement ... (start mem=1326.6M, init mem=1326.6M)
[05/25 10:10:04    514s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.075, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.015, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.020, MEM:1326.6M
[05/25 10:10:04    514s] *info: Placed = 14950          (Fixed = 52)
[05/25 10:10:04    514s] *info: Unplaced = 0           
[05/25 10:10:04    514s] Placement Density:59.03%(55090/93323)
[05/25 10:10:04    514s] Placement Density (including fixed std cells):59.03%(55090/93323)
[05/25 10:10:04    514s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.010, REAL:0.002, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.009, MEM:1326.6M
[05/25 10:10:04    514s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1326.6M)
[05/25 10:10:04    514s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1326.6M
[05/25 10:10:04    514s] OPERPROF: Finished checkPlace at level 1, CPU:0.190, REAL:0.187, MEM:1326.6M
[05/25 10:10:04    514s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/25 10:10:04    514s] 
[05/25 10:10:04    514s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/25 10:10:04    514s] *** Changed status on (53) nets in Clock.
[05/25 10:10:04    514s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1326.6M) ***
[05/25 10:10:04    514s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[05/25 10:10:04    514s] 
[05/25 10:10:04    514s] globalDetailRoute
[05/25 10:10:04    514s] 
[05/25 10:10:04    514s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/25 10:10:04    514s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/25 10:10:04    514s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/25 10:10:04    514s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/25 10:10:04    514s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 10:10:04    514s] #setNanoRouteMode -routeWithSiDriven false
[05/25 10:10:04    514s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 10:10:04    514s] #Start globalDetailRoute on Wed May 25 10:10:04 2022
[05/25 10:10:04    514s] #
[05/25 10:10:04    514s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/25 10:10:04    515s] ### Net info: total nets: 15028
[05/25 10:10:04    515s] ### Net info: dirty nets: 16
[05/25 10:10:04    515s] ### Net info: marked as disconnected nets: 0
[05/25 10:10:04    515s] ### Net info: fully routed nets: 53
[05/25 10:10:04    515s] ### Net info: trivial (single pin) nets: 0
[05/25 10:10:04    515s] ### Net info: unrouted nets: 14975
[05/25 10:10:04    515s] ### Net info: re-extraction nets: 0
[05/25 10:10:04    515s] ### Net info: ignored nets: 0
[05/25 10:10:04    515s] ### Net info: skip routing nets: 0
[05/25 10:10:04    515s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/25 10:10:04    515s] #RTESIG:78da8dd04b0b82401405e0d6fd8acbe8c2206dee3c745c1ab80b8b30b762303e403474fc
[05/25 10:10:04    515s] #       ff196d35bbdbf3c1e15ccbcee23b10541e52f74529cb11923b2a2a197391cae0842a9fa3
[05/25 10:10:04    515s] #       c799ec2dfb7a4bb9e040c1693aa32b3d1c611af500a336a6e9aac3972055088c7b21fd1c
[05/25 10:10:04    515s] #       3865db176659a2945016eda8c179f67dbb8c189740a2248d9324ba6429016734c39caf68
[05/25 10:10:04    515s] #       1100a99baade70627666987e360b7fdb4886e06f3c44f2707ba614ec0f14f8405697edde
[05/25 10:10:04    515s] #       f668882e
[05/25 10:10:04    515s] #
[05/25 10:10:04    515s] #RTESIG:78da8dd04b0b82401405e0d6fd8acbe8c2206dee3c745c1ab80b8b30b762303e403474fc
[05/25 10:10:04    515s] #       ff196d35bbdbf3c1e15ccbcee23b10541e52f74529cb11923b2a2a197391cae0842a9fa3
[05/25 10:10:04    515s] #       c799ec2dfb7a4bb9e040c1693aa32b3d1c611af500a336a6e9aac3972055088c7b21fd1c
[05/25 10:10:04    515s] #       3865db176659a2945016eda8c179f67dbb8c189740a2248d9324ba6429016734c39caf68
[05/25 10:10:04    515s] #       1100a99baade70627666987e360b7fdb4886e06f3c44f2707ba614ec0f14f8405697edde
[05/25 10:10:04    515s] #       f668882e
[05/25 10:10:04    515s] #
[05/25 10:10:04    515s] #Start routing data preparation on Wed May 25 10:10:04 2022
[05/25 10:10:04    515s] #
[05/25 10:10:04    515s] #Minimum voltage of a net in the design = 0.000.
[05/25 10:10:04    515s] #Maximum voltage of a net in the design = 1.100.
[05/25 10:10:04    515s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 10:10:04    515s] #Voltage range [0.900 - 1.100] has 1 net.
[05/25 10:10:04    515s] #Voltage range [0.000 - 1.100] has 15026 nets.
[05/25 10:10:05    516s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 10:10:05    516s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 10:10:05    516s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 10:10:05    516s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 10:10:06    516s] #Regenerating Ggrids automatically.
[05/25 10:10:06    516s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 10:10:06    516s] #Using automatically generated G-grids.
[05/25 10:10:06    516s] #Done routing data preparation.
[05/25 10:10:06    516s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1059.56 (MB), peak = 1120.38 (MB)
[05/25 10:10:06    516s] #Merging special wires...
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Finished routing data preparation on Wed May 25 10:10:06 2022
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Cpu time = 00:00:01
[05/25 10:10:06    516s] #Elapsed time = 00:00:01
[05/25 10:10:06    516s] #Increased memory = 11.74 (MB)
[05/25 10:10:06    516s] #Total memory = 1059.85 (MB)
[05/25 10:10:06    516s] #Peak memory = 1120.38 (MB)
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Start global routing on Wed May 25 10:10:06 2022
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Number of eco nets is 0
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Start global routing data preparation on Wed May 25 10:10:06 2022
[05/25 10:10:06    516s] #
[05/25 10:10:06    516s] #Start routing resource analysis on Wed May 25 10:10:06 2022
[05/25 10:10:06    516s] #
[05/25 10:10:06    517s] #Routing resource analysis is done on Wed May 25 10:10:06 2022
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #  Resource Analysis:
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 10:10:06    517s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 10:10:06    517s] #  --------------------------------------------------------------
[05/25 10:10:06    517s] #  Metal1         H        1760           0       13806    54.44%
[05/25 10:10:06    517s] #  Metal2         V        1683           0       13806     2.59%
[05/25 10:10:06    517s] #  Metal3         H        1760           0       13806     0.00%
[05/25 10:10:06    517s] #  Metal4         V        1683           0       13806     2.59%
[05/25 10:10:06    517s] #  Metal5         H        1760           0       13806     0.00%
[05/25 10:10:06    517s] #  Metal6         V        1683           0       13806     2.59%
[05/25 10:10:06    517s] #  --------------------------------------------------------------
[05/25 10:10:06    517s] #  Total                  10329       0.00%       82836    10.37%
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #Global routing data preparation is done on Wed May 25 10:10:06 2022
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1062.20 (MB), peak = 1120.38 (MB)
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1062.20 (MB), peak = 1120.38 (MB)
[05/25 10:10:06    517s] #
[05/25 10:10:06    517s] #start global routing iteration 1...
[05/25 10:10:08    519s] #Initial_route: 1.64788
[05/25 10:10:16    526s] #Reroute: 7.14227
[05/25 10:10:16    526s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1126.61 (MB), peak = 1126.63 (MB)
[05/25 10:10:16    526s] #
[05/25 10:10:16    526s] #start global routing iteration 2...
[05/25 10:10:19    529s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1127.14 (MB), peak = 1127.29 (MB)
[05/25 10:10:19    529s] #
[05/25 10:10:19    529s] #
[05/25 10:10:19    529s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/25 10:10:19    529s] #Total number of routable nets = 15026.
[05/25 10:10:19    529s] #Total number of nets in the design = 15028.
[05/25 10:10:19    529s] #
[05/25 10:10:19    529s] #14973 routable nets have only global wires.
[05/25 10:10:19    529s] #53 routable nets have only detail routed wires.
[05/25 10:10:19    529s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/25 10:10:19    529s] #
[05/25 10:10:19    529s] #Routed nets constraints summary:
[05/25 10:10:19    529s] #-----------------------------
[05/25 10:10:19    529s] #        Rules   Unconstrained  
[05/25 10:10:19    529s] #-----------------------------
[05/25 10:10:19    529s] #      Default           14973  
[05/25 10:10:19    529s] #-----------------------------
[05/25 10:10:19    529s] #        Total           14973  
[05/25 10:10:19    529s] #-----------------------------
[05/25 10:10:19    529s] #
[05/25 10:10:19    529s] #Routing constraints summary of the whole design:
[05/25 10:10:19    529s] #------------------------------------------------
[05/25 10:10:19    529s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 10:10:19    529s] #------------------------------------------------
[05/25 10:10:19    529s] #      Default                 53           14973  
[05/25 10:10:19    529s] #------------------------------------------------
[05/25 10:10:19    529s] #        Total                 53           14973  
[05/25 10:10:19    529s] #------------------------------------------------
[05/25 10:10:19    529s] #
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #                 OverCon       OverCon       OverCon       OverCon          
[05/25 10:10:19    530s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/25 10:10:19    530s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[05/25 10:10:19    530s] #  --------------------------------------------------------------------------
[05/25 10:10:19    530s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 10:10:19    530s] #  Metal2        4(0.03%)      0(0.00%)      0(0.00%)      1(0.01%)   (0.04%)
[05/25 10:10:19    530s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 10:10:19    530s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 10:10:19    530s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 10:10:19    530s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 10:10:19    530s] #  --------------------------------------------------------------------------
[05/25 10:10:19    530s] #     Total      4(0.01%)      0(0.00%)      0(0.00%)      1(0.00%)   (0.01%)
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[05/25 10:10:19    530s] #  Overflow after GR: 0.00% H + 0.01% V
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:10:19    530s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:10:19    530s] #Hotspot report including placement blocked areas
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] |   Metal1(H)   |        854.00 |        937.00 |
[05/25 10:10:19    530s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] |   worst    |(Metal1   854.00 |(Metal1   937.00 |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] [hotspot] | all layers |          0.00 |          0.00 |
[05/25 10:10:19    530s] [hotspot] +------------+---------------+---------------+
[05/25 10:10:19    530s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/25 10:10:19    530s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 10:10:19    530s] #Complete Global Routing.
[05/25 10:10:19    530s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:10:19    530s] #Total wire length = 267985 um.
[05/25 10:10:19    530s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal1 = 3 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal2 = 79833 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal3 = 116904 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal4 = 50442 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal5 = 20327 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal6 = 477 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:10:19    530s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:10:19    530s] #Total number of vias = 118414
[05/25 10:10:19    530s] #Up-Via Summary (total 118414):
[05/25 10:10:19    530s] #           
[05/25 10:10:19    530s] #-----------------------
[05/25 10:10:19    530s] # Metal1          63245
[05/25 10:10:19    530s] # Metal2          43838
[05/25 10:10:19    530s] # Metal3          10149
[05/25 10:10:19    530s] # Metal4           1160
[05/25 10:10:19    530s] # Metal5             22
[05/25 10:10:19    530s] #-----------------------
[05/25 10:10:19    530s] #                118414 
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #Max overcon = 4 tracks.
[05/25 10:10:19    530s] #Total overcon = 0.01%.
[05/25 10:10:19    530s] #Worst layer Gcell overcon rate = 0.00%.
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #Global routing statistics:
[05/25 10:10:19    530s] #Cpu time = 00:00:14
[05/25 10:10:19    530s] #Elapsed time = 00:00:14
[05/25 10:10:19    530s] #Increased memory = 67.84 (MB)
[05/25 10:10:19    530s] #Total memory = 1127.70 (MB)
[05/25 10:10:19    530s] #Peak memory = 1127.80 (MB)
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #Finished global routing on Wed May 25 10:10:19 2022
[05/25 10:10:19    530s] #
[05/25 10:10:19    530s] #
[05/25 10:10:20    530s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.88 (MB), peak = 1127.80 (MB)
[05/25 10:10:20    530s] #Start Track Assignment.
[05/25 10:10:23    533s] #Done with 28212 horizontal wires in 1 hboxes and 27286 vertical wires in 1 hboxes.
[05/25 10:10:26    536s] #Done with 6589 horizontal wires in 1 hboxes and 7001 vertical wires in 1 hboxes.
[05/25 10:10:27    537s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/25 10:10:27    537s] #
[05/25 10:10:27    537s] #Track assignment summary:
[05/25 10:10:27    537s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/25 10:10:27    537s] #------------------------------------------------------------------------
[05/25 10:10:27    537s] # Metal1         3.86 	  0.00%  	  0.00% 	  0.00%
[05/25 10:10:27    537s] # Metal2     78453.03 	  0.08%  	  0.00% 	  0.00%
[05/25 10:10:27    537s] # Metal3    105846.72 	  0.17%  	  0.00% 	  0.02%
[05/25 10:10:27    537s] # Metal4     41333.09 	  0.02%  	  0.00% 	  0.01%
[05/25 10:10:27    537s] # Metal5     19625.04 	  0.00%  	  0.00% 	  0.00%
[05/25 10:10:27    537s] # Metal6       478.05 	  0.00%  	  0.00% 	  0.00%
[05/25 10:10:27    537s] #------------------------------------------------------------------------
[05/25 10:10:27    537s] # All      245739.79  	  0.10% 	  0.00% 	  0.00%
[05/25 10:10:27    537s] #Complete Track Assignment.
[05/25 10:10:27    537s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:10:27    537s] #Total wire length = 285043 um.
[05/25 10:10:27    537s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal1 = 13055 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal2 = 79113 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal3 = 121206 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal4 = 50686 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal5 = 20503 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal6 = 480 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:10:27    537s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:10:27    537s] #Total number of vias = 118414
[05/25 10:10:27    537s] #Up-Via Summary (total 118414):
[05/25 10:10:27    537s] #           
[05/25 10:10:27    537s] #-----------------------
[05/25 10:10:27    537s] # Metal1          63245
[05/25 10:10:27    537s] # Metal2          43838
[05/25 10:10:27    537s] # Metal3          10149
[05/25 10:10:27    537s] # Metal4           1160
[05/25 10:10:27    537s] # Metal5             22
[05/25 10:10:27    537s] #-----------------------
[05/25 10:10:27    537s] #                118414 
[05/25 10:10:27    537s] #
[05/25 10:10:27    537s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1114.55 (MB), peak = 1127.80 (MB)
[05/25 10:10:27    537s] #
[05/25 10:10:27    537s] #number of short segments in preferred routing layers
[05/25 10:10:27    537s] #	
[05/25 10:10:27    537s] #	
[05/25 10:10:27    537s] #
[05/25 10:10:27    537s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 10:10:27    537s] #Cpu time = 00:00:22
[05/25 10:10:27    537s] #Elapsed time = 00:00:23
[05/25 10:10:27    537s] #Increased memory = 66.63 (MB)
[05/25 10:10:27    537s] #Total memory = 1114.74 (MB)
[05/25 10:10:27    537s] #Peak memory = 1127.80 (MB)
[05/25 10:10:27    537s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:10:28    538s] #
[05/25 10:10:28    538s] #Start Detail Routing..
[05/25 10:10:28    538s] #start initial detail routing ...
[05/25 10:10:28    538s] ### For initial detail routing, marked 53 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[05/25 10:12:31    660s] #   number of violations = 68
[05/25 10:12:31    660s] #
[05/25 10:12:31    660s] #    By Layer and Type :
[05/25 10:12:31    660s] #	         EOLSpc    Short   Totals
[05/25 10:12:31    660s] #	Metal1        1       60       61
[05/25 10:12:31    660s] #	Metal2        0        7        7
[05/25 10:12:31    660s] #	Totals        1       67       68
[05/25 10:12:31    660s] #44 out of 14950 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/25 10:12:31    660s] #6.8% of the total area is being checked for drcs
[05/25 10:12:32    662s] #6.8% of the total area was checked
[05/25 10:12:32    662s] #   number of violations = 68
[05/25 10:12:32    662s] #
[05/25 10:12:32    662s] #    By Layer and Type :
[05/25 10:12:32    662s] #	         EOLSpc    Short   Totals
[05/25 10:12:32    662s] #	Metal1        1       60       61
[05/25 10:12:32    662s] #	Metal2        0        7        7
[05/25 10:12:32    662s] #	Totals        1       67       68
[05/25 10:12:32    662s] #cpu time = 00:02:04, elapsed time = 00:02:05, memory = 1172.72 (MB), peak = 1173.27 (MB)
[05/25 10:12:33    662s] #start 1st optimization iteration ...
[05/25 10:12:36    666s] #   number of violations = 3
[05/25 10:12:36    666s] #
[05/25 10:12:36    666s] #    By Layer and Type :
[05/25 10:12:36    666s] #	         MetSpc    Short   Totals
[05/25 10:12:36    666s] #	Metal1        0        0        0
[05/25 10:12:36    666s] #	Metal2        2        1        3
[05/25 10:12:36    666s] #	Totals        2        1        3
[05/25 10:12:36    666s] #    number of process antenna violations = 5
[05/25 10:12:36    666s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1169.91 (MB), peak = 1173.76 (MB)
[05/25 10:12:36    666s] #start 2nd optimization iteration ...
[05/25 10:12:37    666s] #   number of violations = 1
[05/25 10:12:37    666s] #
[05/25 10:12:37    666s] #    By Layer and Type :
[05/25 10:12:37    666s] #	          Short   Totals
[05/25 10:12:37    666s] #	Metal1        0        0
[05/25 10:12:37    666s] #	Metal2        1        1
[05/25 10:12:37    666s] #	Totals        1        1
[05/25 10:12:37    666s] #    number of process antenna violations = 5
[05/25 10:12:37    666s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.02 (MB), peak = 1173.76 (MB)
[05/25 10:12:37    666s] #start 3rd optimization iteration ...
[05/25 10:12:37    666s] #   number of violations = 0
[05/25 10:12:37    666s] #    number of process antenna violations = 5
[05/25 10:12:37    666s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.03 (MB), peak = 1173.76 (MB)
[05/25 10:12:37    666s] #Complete Detail Routing.
[05/25 10:12:37    667s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:12:37    667s] #Total wire length = 287749 um.
[05/25 10:12:37    667s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal1 = 7068 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal2 = 90713 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal3 = 115216 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal4 = 53702 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal5 = 20604 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal6 = 446 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:12:37    667s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:12:37    667s] #Total number of vias = 129138
[05/25 10:12:37    667s] #Up-Via Summary (total 129138):
[05/25 10:12:37    667s] #           
[05/25 10:12:37    667s] #-----------------------
[05/25 10:12:37    667s] # Metal1          64896
[05/25 10:12:37    667s] # Metal2          51231
[05/25 10:12:37    667s] # Metal3          11762
[05/25 10:12:37    667s] # Metal4           1233
[05/25 10:12:37    667s] # Metal5             16
[05/25 10:12:37    667s] #-----------------------
[05/25 10:12:37    667s] #                129138 
[05/25 10:12:37    667s] #
[05/25 10:12:37    667s] #Total number of DRC violations = 0
[05/25 10:12:37    667s] #Cpu time = 00:02:09
[05/25 10:12:37    667s] #Elapsed time = 00:02:10
[05/25 10:12:37    667s] #Increased memory = -17.44 (MB)
[05/25 10:12:37    667s] #Total memory = 1097.30 (MB)
[05/25 10:12:37    667s] #Peak memory = 1173.76 (MB)
[05/25 10:12:37    667s] #
[05/25 10:12:37    667s] #start routing for process antenna violation fix ...
[05/25 10:12:37    667s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:12:38    667s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1101.16 (MB), peak = 1173.76 (MB)
[05/25 10:12:38    667s] #
[05/25 10:12:38    667s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:12:38    667s] #Total wire length = 287750 um.
[05/25 10:12:38    667s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal1 = 7068 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal2 = 90713 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal3 = 115216 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal4 = 53697 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal5 = 20604 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:12:38    667s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:12:38    667s] #Total number of vias = 129146
[05/25 10:12:38    667s] #Up-Via Summary (total 129146):
[05/25 10:12:38    667s] #           
[05/25 10:12:38    667s] #-----------------------
[05/25 10:12:38    667s] # Metal1          64896
[05/25 10:12:38    667s] # Metal2          51231
[05/25 10:12:38    667s] # Metal3          11762
[05/25 10:12:38    667s] # Metal4           1235
[05/25 10:12:38    667s] # Metal5             22
[05/25 10:12:38    667s] #-----------------------
[05/25 10:12:38    667s] #                129146 
[05/25 10:12:38    667s] #
[05/25 10:12:38    667s] #Total number of DRC violations = 0
[05/25 10:12:38    667s] #Total number of net violated process antenna rule = 0
[05/25 10:12:38    667s] #
[05/25 10:12:39    669s] #
[05/25 10:12:39    669s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:12:39    669s] #Total wire length = 287750 um.
[05/25 10:12:39    669s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal1 = 7068 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal2 = 90713 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal3 = 115216 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal4 = 53697 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal5 = 20604 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:12:39    669s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:12:39    669s] #Total number of vias = 129146
[05/25 10:12:39    669s] #Up-Via Summary (total 129146):
[05/25 10:12:39    669s] #           
[05/25 10:12:39    669s] #-----------------------
[05/25 10:12:39    669s] # Metal1          64896
[05/25 10:12:39    669s] # Metal2          51231
[05/25 10:12:39    669s] # Metal3          11762
[05/25 10:12:39    669s] # Metal4           1235
[05/25 10:12:39    669s] # Metal5             22
[05/25 10:12:39    669s] #-----------------------
[05/25 10:12:39    669s] #                129146 
[05/25 10:12:39    669s] #
[05/25 10:12:39    669s] #Total number of DRC violations = 0
[05/25 10:12:39    669s] #Total number of net violated process antenna rule = 0
[05/25 10:12:39    669s] #
[05/25 10:12:40    669s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:12:40    670s] #
[05/25 10:12:40    670s] #Start Post Route wire spreading..
[05/25 10:12:40    670s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:12:40    670s] #
[05/25 10:12:40    670s] #Start DRC checking..
[05/25 10:12:52    681s] #   number of violations = 0
[05/25 10:12:52    681s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1134.05 (MB), peak = 1173.76 (MB)
[05/25 10:12:52    681s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/25 10:12:52    681s] #Total number of DRC violations = 0
[05/25 10:12:52    681s] #Total number of net violated process antenna rule = 0
[05/25 10:12:52    681s] #
[05/25 10:12:52    681s] #Start data preparation for wire spreading...
[05/25 10:12:52    681s] #
[05/25 10:12:52    681s] #Data preparation is done on Wed May 25 10:12:52 2022
[05/25 10:12:52    681s] #
[05/25 10:12:53    682s] #
[05/25 10:12:53    682s] #Start Post Route Wire Spread.
[05/25 10:12:56    685s] #Done with 6554 horizontal wires in 2 hboxes and 4388 vertical wires in 2 hboxes.
[05/25 10:12:56    685s] #Complete Post Route Wire Spread.
[05/25 10:12:56    685s] #
[05/25 10:12:56    685s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:12:56    685s] #Total wire length = 291844 um.
[05/25 10:12:56    685s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal1 = 7125 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal2 = 91612 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal3 = 117499 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal4 = 54477 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:12:56    685s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:12:56    685s] #Total number of vias = 129146
[05/25 10:12:56    685s] #Up-Via Summary (total 129146):
[05/25 10:12:56    685s] #           
[05/25 10:12:56    685s] #-----------------------
[05/25 10:12:56    685s] # Metal1          64896
[05/25 10:12:56    685s] # Metal2          51231
[05/25 10:12:56    685s] # Metal3          11762
[05/25 10:12:56    685s] # Metal4           1235
[05/25 10:12:56    685s] # Metal5             22
[05/25 10:12:56    685s] #-----------------------
[05/25 10:12:56    685s] #                129146 
[05/25 10:12:56    685s] #
[05/25 10:12:56    686s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 10:12:56    686s] #
[05/25 10:12:56    686s] #Start DRC checking..
[05/25 10:13:09    698s] #   number of violations = 0
[05/25 10:13:09    698s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1157.40 (MB), peak = 1173.76 (MB)
[05/25 10:13:09    698s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/25 10:13:09    698s] #Total number of DRC violations = 0
[05/25 10:13:09    698s] #Total number of net violated process antenna rule = 0
[05/25 10:13:09    699s] #   number of violations = 0
[05/25 10:13:09    699s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1100.45 (MB), peak = 1173.76 (MB)
[05/25 10:13:09    699s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/25 10:13:09    699s] #Total number of DRC violations = 0
[05/25 10:13:09    699s] #Total number of net violated process antenna rule = 0
[05/25 10:13:09    699s] #Post Route wire spread is done.
[05/25 10:13:09    699s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 10:13:09    699s] #Total wire length = 291844 um.
[05/25 10:13:09    699s] #Total half perimeter of net bounding box = 223650 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal1 = 7125 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal2 = 91612 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal3 = 117499 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal4 = 54477 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 10:13:09    699s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 10:13:09    699s] #Total number of vias = 129146
[05/25 10:13:09    699s] #Up-Via Summary (total 129146):
[05/25 10:13:09    699s] #           
[05/25 10:13:09    699s] #-----------------------
[05/25 10:13:09    699s] # Metal1          64896
[05/25 10:13:09    699s] # Metal2          51231
[05/25 10:13:09    699s] # Metal3          11762
[05/25 10:13:09    699s] # Metal4           1235
[05/25 10:13:09    699s] # Metal5             22
[05/25 10:13:09    699s] #-----------------------
[05/25 10:13:09    699s] #                129146 
[05/25 10:13:09    699s] #
[05/25 10:13:09    699s] #detailRoute Statistics:
[05/25 10:13:09    699s] #Cpu time = 00:02:42
[05/25 10:13:09    699s] #Elapsed time = 00:02:43
[05/25 10:13:09    699s] #Increased memory = -15.64 (MB)
[05/25 10:13:09    699s] #Total memory = 1099.10 (MB)
[05/25 10:13:09    699s] #Peak memory = 1173.76 (MB)
[05/25 10:13:10    699s] #
[05/25 10:13:10    699s] #globalDetailRoute statistics:
[05/25 10:13:10    699s] #Cpu time = 00:03:05
[05/25 10:13:10    699s] #Elapsed time = 00:03:06
[05/25 10:13:10    699s] #Increased memory = -35.34 (MB)
[05/25 10:13:10    699s] #Total memory = 1059.77 (MB)
[05/25 10:13:10    699s] #Peak memory = 1173.76 (MB)
[05/25 10:13:10    699s] #Number of warnings = 1
[05/25 10:13:10    699s] #Total number of warnings = 23
[05/25 10:13:10    699s] #Number of fails = 0
[05/25 10:13:10    699s] #Total number of fails = 0
[05/25 10:13:10    699s] #Complete globalDetailRoute on Wed May 25 10:13:10 2022
[05/25 10:13:10    699s] #
[05/25 10:13:10    699s] #routeDesign: cpu time = 00:03:05, elapsed time = 00:03:07, memory = 1039.95 (MB), peak = 1173.76 (MB)
[05/25 10:13:10    699s] 
[05/25 10:13:10    699s] *** Summary of all messages that are not suppressed in this session:
[05/25 10:13:10    699s] Severity  ID               Count  Summary                                  
[05/25 10:13:10    699s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/25 10:13:10    699s] *** Message Summary: 1 warning(s), 0 error(s)
[05/25 10:13:10    699s] 
[05/25 10:13:10    699s] ### 
[05/25 10:13:10    699s] ###   Scalability Statistics
[05/25 10:13:10    699s] ### 
[05/25 10:13:10    699s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:13:10    699s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/25 10:13:10    699s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:13:10    699s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 10:13:10    699s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/25 10:13:10    699s] ###   Global Routing                |        00:00:14|        00:00:14|             1.0|
[05/25 10:13:10    699s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[05/25 10:13:10    699s] ###   Detail Routing                |        00:02:09|        00:02:10|             1.0|
[05/25 10:13:10    699s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[05/25 10:13:10    699s] ###   Entire Command                |        00:03:05|        00:03:07|             1.0|
[05/25 10:13:10    699s] ### --------------------------------+----------------+----------------+----------------+
[05/25 10:13:10    699s] ### 
[05/25 10:14:10    706s] <CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 }
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[05/25 10:14:11    706s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:14:11    706s] ************************
[05/25 10:14:11    706s] Timing Aware on 
[05/25 10:14:11    706s] P/G Nets: 2
[05/25 10:14:11    706s] Signal Nets: 14973
[05/25 10:14:11    706s] Clock Nets: 53
[05/25 10:14:11    706s] ************************
[05/25 10:14:11    706s] Density calculation ...... Slot :   1 of   1
[05/25 10:14:14    710s] Density calculation ...... Slot :   1 of   1
[05/25 10:14:18    713s] End of Density Calculation : cpu time : 0:00:07.1, real time : 0:00:07.0, peak mem : 1473.35 megs
[05/25 10:14:18    713s] Process data during iteration   1 in region   0 of 1.
[05/25 10:14:20    716s] End metal filling: cpu:  0:00:09.9,  real:  0:00:10.0,  peak mem:  1524.35  megs.
[05/25 10:14:32    717s] <CMD> fit
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:14:43    719s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 10:14:43    719s] 
[05/25 10:14:43    719s] ******** Start: VERIFY DENSITY ********
[05/25 10:14:43    719s] Density calculation ...... Slot :   1 of   1
[05/25 10:14:46    722s] 
[05/25 10:14:46    722s] A total of 20 density violation(s).
[05/25 10:14:46    722s] Windows < Min. Density = 20
[05/25 10:14:46    722s] Windows > Max. Density = 0
[05/25 10:14:46    722s] Windows < Min. Union. Density = 0
[05/25 10:14:46    722s] Windows > Max. Union. Density = 0
[05/25 10:14:46    722s] 
[05/25 10:14:46    722s] ******** End: VERIFY DENSITY ********
[05/25 10:14:46    722s] VMD: elapsed time: 3.00
[05/25 10:14:46    722s]      (CPU Time: 0:00:03.2  MEM: 0.000M)
[05/25 10:14:46    722s] 
[05/25 10:14:53    723s] <CMD> setLayerPreference violation -isVisible 1
[05/25 10:14:53    723s] <CMD> violationBrowser -all -no_display_false
[05/25 10:15:00    724s] <CMD_INTERNAL> violationBrowserClose
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 10:15:28    727s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 10:16:05    732s] <CMD> addMetalFill -layer { Metal2 Metal3 }
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 10:16:05    732s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 10:16:05    732s] ************************
[05/25 10:16:05    732s] Timing Aware on 
[05/25 10:16:05    732s] P/G Nets: 2
[05/25 10:16:05    732s] Signal Nets: 14974
[05/25 10:16:05    732s] Clock Nets: 53
[05/25 10:16:05    732s] ************************
[05/25 10:16:05    732s] Density calculation ...... Slot :   1 of   1
[05/25 10:16:06    733s] Density calculation ...... Slot :   1 of   1
[05/25 10:16:06    733s] End of Density Calculation : cpu time : 0:00:01.6, real time : 0:00:01.0, peak mem : 1524.35 megs
[05/25 10:16:06    733s] Process data during iteration   1 in region   0 of 1.
[05/25 10:16:08    734s] End metal filling: cpu:  0:00:02.8,  real:  0:00:03.0,  peak mem:  1524.35  megs.
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 10:16:13    735s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 10:16:13    735s] 
[05/25 10:16:13    735s] ******** Start: VERIFY DENSITY ********
[05/25 10:16:13    735s] Density calculation ...... Slot :   1 of   1
[05/25 10:16:17    738s] 
[05/25 10:16:17    738s] A total of 12 density violation(s).
[05/25 10:16:17    738s] Windows < Min. Density = 12
[05/25 10:16:17    738s] Windows > Max. Density = 0
[05/25 10:16:17    738s] Windows < Min. Union. Density = 0
[05/25 10:16:17    738s] Windows > Max. Union. Density = 0
[05/25 10:16:17    738s] 
[05/25 10:16:17    738s] ******** End: VERIFY DENSITY ********
[05/25 10:16:17    738s] VMD: elapsed time: 4.00
[05/25 10:16:17    738s]      (CPU Time: 0:00:03.3  MEM: 0.000M)
[05/25 10:16:17    738s] 
[05/25 10:16:26    740s] <CMD> setLayerPreference violation -isVisible 1
[05/25 10:16:26    740s] <CMD> violationBrowser -all -no_display_false
[05/25 11:18:27   1129s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 11:18:38   1130s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 11:18:49   1131s] <CMD> addMetalFill -layer { Metal2 Metal3 }
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 11:18:49   1131s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 11:18:49   1131s] ************************
[05/25 11:18:49   1131s] Timing Aware on 
[05/25 11:18:49   1131s] P/G Nets: 2
[05/25 11:18:49   1131s] Signal Nets: 14974
[05/25 11:18:49   1131s] Clock Nets: 53
[05/25 11:18:49   1131s] ************************
[05/25 11:18:49   1131s] Density calculation ...... Slot :   1 of   1
[05/25 11:18:50   1132s] Density calculation ...... Slot :   1 of   1
[05/25 11:18:51   1133s] End of Density Calculation : cpu time : 0:00:01.8, real time : 0:00:02.0, peak mem : 1524.35 megs
[05/25 11:18:51   1133s] Process data during iteration   1 in region   0 of 1.
[05/25 11:18:52   1134s] End metal filling: cpu:  0:00:03.0,  real:  0:00:03.0,  peak mem:  1524.35  megs.
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:19:04   1136s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 11:19:04   1136s] 
[05/25 11:19:04   1136s] ******** Start: VERIFY DENSITY ********
[05/25 11:19:04   1136s] Density calculation ...... Slot :   1 of   1
[05/25 11:19:08   1139s] 
[05/25 11:19:08   1139s] A total of 11 density violation(s).
[05/25 11:19:08   1139s] Windows < Min. Density = 11
[05/25 11:19:08   1139s] Windows > Max. Density = 0
[05/25 11:19:08   1139s] Windows < Min. Union. Density = 0
[05/25 11:19:08   1139s] Windows > Max. Union. Density = 0
[05/25 11:19:08   1139s] 
[05/25 11:19:08   1139s] ******** End: VERIFY DENSITY ********
[05/25 11:19:08   1139s] VMD: elapsed time: 4.00
[05/25 11:19:08   1139s]      (CPU Time: 0:00:03.7  MEM: 0.000M)
[05/25 11:19:08   1139s] 
[05/25 11:19:12   1140s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:19:12   1140s] <CMD> violationBrowser -all -no_display_false
[05/25 11:19:15   1141s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:19:51   1145s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[05/25 11:20:26   1148s] <CMD> setExtractRCMode -engine postRoute -effortLevel high -coupled true -capFilterMode relAndCoup -coupling_c_th 0.1 -total_c_th 0 -relative_c_th 1
[05/25 11:21:36   1156s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[05/25 11:21:36   1156s] <CMD> optDesign -postRoute
[05/25 11:21:36   1156s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 11:21:36   1156s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/25 11:21:36   1156s] #spOpts: N=45 
[05/25 11:21:36   1156s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1524.3M
[05/25 11:21:36   1156s] Core basic site is CoreSite
[05/25 11:21:36   1156s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1524.3M
[05/25 11:21:36   1156s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 11:21:36   1156s] SiteArray: use 1,091,496 bytes
[05/25 11:21:36   1156s] SiteArray: current memory after site array memory allocatiion 1524.3M
[05/25 11:21:36   1156s] SiteArray: FP blocked sites are writable
[05/25 11:21:36   1156s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.007, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1524.3M
[05/25 11:21:36   1156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 11:21:36   1156s] Mark StBox On SiteArr starts
[05/25 11:21:36   1156s] Mark StBox On SiteArr ends
[05/25 11:21:36   1156s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.010, REAL:0.004, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.005, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.062, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.078, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.079, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.009, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1524.3M
[05/25 11:21:36   1156s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] #spOpts: N=45 mergeVia=F 
[05/25 11:21:37   1157s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.034, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] Switching SI Aware to true by default in postroute mode   
[05/25 11:21:37   1157s] GigaOpt running with 1 threads.
[05/25 11:21:37   1157s] Info: 1 threads available for lower-level modules during optimization.
[05/25 11:21:37   1157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] #spOpts: N=45 mergeVia=F 
[05/25 11:21:37   1157s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Starting CMU at level 4, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.035, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.035, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.003, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.004, MEM:1524.3M
[05/25 11:21:37   1157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1524.3MB).
[05/25 11:21:37   1157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1524.3M
[05/25 11:21:37   1157s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1524.3M
[05/25 11:21:38   1157s] Initializing multi-corner resistance tables ...
[05/25 11:21:38   1157s] 
[05/25 11:21:38   1157s] Creating Lib Analyzer ...
[05/25 11:21:38   1157s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:21:38   1157s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 11:21:38   1157s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:21:38   1157s] 
[05/25 11:21:39   1159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:19 mem=1524.3M
[05/25 11:21:39   1159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:19 mem=1524.3M
[05/25 11:21:39   1159s] Creating Lib Analyzer, finished. 
[05/25 11:21:39   1159s] Effort level <high> specified for reg2reg path_group
[05/25 11:21:40   1160s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1261.8M, totSessionCpu=0:19:20 **
[05/25 11:21:40   1160s] Existing Dirty Nets : 0
[05/25 11:21:40   1160s] New Signature Flow (optDesignCheckOptions) ....
[05/25 11:21:40   1160s] #Created 488 library cell signatures
[05/25 11:21:40   1160s] #Created 15029 NETS and 0 SPECIALNETS signatures
[05/25 11:21:40   1160s] #Created 14950 instance signatures
[05/25 11:21:40   1160s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.85 (MB), peak = 1316.25 (MB)
[05/25 11:21:40   1160s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.86 (MB), peak = 1316.25 (MB)
[05/25 11:21:40   1160s] OPERPROF: Starting checkPlace at level 1, MEM:1479.5M
[05/25 11:21:40   1160s] #spOpts: N=45 
[05/25 11:21:40   1160s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.045, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.045, MEM:1479.5M
[05/25 11:21:40   1160s] Begin checking placement ... (start mem=1479.5M, init mem=1479.5M)
[05/25 11:21:40   1160s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.070, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.017, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.040, REAL:0.044, MEM:1479.5M
[05/25 11:21:40   1160s] *info: Placed = 14950          (Fixed = 52)
[05/25 11:21:40   1160s] *info: Unplaced = 0           
[05/25 11:21:40   1160s] Placement Density:59.03%(55090/93323)
[05/25 11:21:40   1160s] Placement Density (including fixed std cells):59.03%(55090/93323)
[05/25 11:21:40   1160s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.002, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.008, MEM:1479.5M
[05/25 11:21:40   1160s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1479.5M)
[05/25 11:21:40   1160s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.212, MEM:1479.5M
[05/25 11:21:40   1160s]  Initial DC engine is -> aae
[05/25 11:21:40   1160s]  
[05/25 11:21:40   1160s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/25 11:21:40   1160s]  
[05/25 11:21:40   1160s]  
[05/25 11:21:40   1160s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/25 11:21:40   1160s]  
[05/25 11:21:40   1160s] Reset EOS DB
[05/25 11:21:40   1160s] Ignoring AAE DB Resetting ...
[05/25 11:21:40   1160s]  Set Options for AAE Based Opt flow 
[05/25 11:21:40   1160s] *** optDesign -postRoute ***
[05/25 11:21:40   1160s] DRC Margin: user margin 0.0; extra margin 0
[05/25 11:21:40   1160s] Setup Target Slack: user slack 0
[05/25 11:21:40   1160s] Hold Target Slack: user slack 0
[05/25 11:21:40   1160s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.007, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.004, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.005, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.061, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.080, REAL:0.077, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.078, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.009, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1479.5M
[05/25 11:21:40   1160s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/25 11:21:40   1160s] Deleting Cell Server ...
[05/25 11:21:40   1160s] Deleting Lib Analyzer.
[05/25 11:21:40   1160s] Multi-VT timing optimization disabled based on library information.
[05/25 11:21:40   1160s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:21:41   1160s] Summary for sequential cells identification: 
[05/25 11:21:41   1160s]   Identified SBFF number: 104
[05/25 11:21:41   1160s]   Identified MBFF number: 0
[05/25 11:21:41   1160s]   Identified SB Latch number: 0
[05/25 11:21:41   1160s]   Identified MB Latch number: 0
[05/25 11:21:41   1160s]   Not identified SBFF number: 16
[05/25 11:21:41   1160s]   Not identified MBFF number: 0
[05/25 11:21:41   1160s]   Not identified SB Latch number: 0
[05/25 11:21:41   1160s]   Not identified MB Latch number: 0
[05/25 11:21:41   1160s]   Number of sequential cells which are not FFs: 32
[05/25 11:21:41   1160s]  Visiting view : setup_view
[05/25 11:21:41   1160s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:21:41   1160s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:21:41   1160s]  Visiting view : hold_view
[05/25 11:21:41   1160s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:21:41   1160s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:21:41   1160s]  Setting StdDelay to 23.90
[05/25 11:21:41   1160s] Creating Cell Server, finished. 
[05/25 11:21:41   1160s] 
[05/25 11:21:41   1160s] Deleting Cell Server ...
[05/25 11:21:41   1160s] ** INFO : this run is activating 'postRoute' automaton
[05/25 11:21:41   1160s] Extraction called for design 'microcontroller_interface_8_8' of instances=14950 and nets=15029 using extraction engine 'postRoute' at effort level 'high' .
[05/25 11:21:41   1160s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 11:21:41   1160s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/25 11:21:43   1163s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 11:21:43   1163s] 
[05/25 11:21:43   1163s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 11:21:43   1163s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 11:21:43   1163s] 
[05/25 11:21:43   1163s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:21:45   1164s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_11:21:41_15407_jA06HZ/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 11:21:45   1164s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:21:45   1164s] IQuantus Extraction engine initialized successfully.
[05/25 11:21:45   1164s] 
[05/25 11:21:45   1164s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_11:21:41_15407_jA06HZ/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 11:21:45   1164s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 1518.371M)
[05/25 11:21:45   1164s] 
[05/25 11:21:45   1164s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1519.430M)
[05/25 11:21:47   1166s] Geometry processing of nets STARTED.................... DONE (NETS: 15026  Geometries: 353919  CPU Time: 0:00:02.6  Real Time: 0:00:02.0  MEM: 1532.504M)
[05/25 11:21:49   1169s] 
[05/25 11:21:49   1169s] Extraction of Geometries STARTED.
[05/25 11:21:49   1169s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:22:20   1199s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:22:20   1199s] Extraction of Geometries DONE (NETS: 15026  CPU Time: 0:00:30.1  Real Time: 0:00:31.0  MEM: 1677.914M)
[05/25 11:22:20   1199s] 
[05/25 11:22:20   1199s] Parasitic Network Creation STARTED
[05/25 11:22:20   1199s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for storing RC.
[05/25 11:22:20   1199s] ....................
[05/25 11:22:21   1200s] Number of Extracted Resistors     : 274160
[05/25 11:22:21   1200s] Number of Extracted Ground Caps   : 289701
[05/25 11:22:21   1200s] Number of Extracted Coupling Caps : 27084
[05/25 11:22:21   1200s] Parasitic Network Creation DONE (Nets: 15026  CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1701.926M)
[05/25 11:22:21   1200s] 
[05/25 11:22:21   1200s] IQuantus Extraction engine is being closed... 
[05/25 11:22:21   1200s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1701.922M)
[05/25 11:22:21   1200s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:22:21   1200s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 11:22:22   1201s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1701.922M)
[05/25 11:22:22   1201s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:40.4  Real Time: 0:00:41.0  MEM: 1701.922M)
[05/25 11:22:22   1201s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:22:22   1201s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1701.9M)
[05/25 11:22:22   1201s] End AAE Lib Interpolated Model. (MEM=1701.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:22   1201s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 11:22:22   1201s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 11:22:22   1201s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[05/25 11:22:22   1201s] #################################################################################
[05/25 11:22:22   1201s] # Design Stage: PostRoute
[05/25 11:22:22   1201s] # Design Name: microcontroller_interface_8_8
[05/25 11:22:22   1201s] # Design Mode: 45nm
[05/25 11:22:22   1201s] # Analysis Mode: MMMC OCV 
[05/25 11:22:22   1201s] # Parasitics Mode: SPEF/RCDB
[05/25 11:22:22   1201s] # Signoff Settings: SI Off 
[05/25 11:22:22   1201s] #################################################################################
[05/25 11:22:22   1201s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:22:22   1201s] Calculate late delays in OCV mode...
[05/25 11:22:22   1201s] Calculate early delays in OCV mode...
[05/25 11:22:22   1201s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 11:22:22   1201s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 11:22:22   1201s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 11:22:22   1201s] End AAE Lib Interpolated Model. (MEM=23.3906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:22   1201s] Total number of fetched objects 19682
[05/25 11:22:22   1201s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/25 11:22:22   1201s] End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:04.0)
[05/25 11:22:22   1201s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
[05/25 11:22:22   1201s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
[05/25 11:22:22   1201s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:00:18.5 mem=0.0M)
[05/25 11:22:22   1201s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:00:18.5 mem=0.0M ***
[05/25 11:22:22   1201s] *** QThread HoldInit [finish] : cpu/real = 0:00:06.2/0:00:06.0 (1.0), mem = 0.0M
[05/25 11:22:28   1207s]  
_______________________________________________________________________
[05/25 11:22:28   1207s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 11:22:28   1207s] Begin IPO call back ...
[05/25 11:22:29   1208s] End IPO call back ...
[05/25 11:22:29   1208s] #################################################################################
[05/25 11:22:29   1208s] # Design Stage: PostRoute
[05/25 11:22:29   1208s] # Design Name: microcontroller_interface_8_8
[05/25 11:22:29   1208s] # Design Mode: 45nm
[05/25 11:22:29   1208s] # Analysis Mode: MMMC OCV 
[05/25 11:22:29   1208s] # Parasitics Mode: SPEF/RCDB
[05/25 11:22:29   1208s] # Signoff Settings: SI On 
[05/25 11:22:29   1208s] #################################################################################
[05/25 11:22:29   1208s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:22:29   1208s] Setting infinite Tws ...
[05/25 11:22:29   1208s] First Iteration Infinite Tw... 
[05/25 11:22:29   1208s] Calculate early delays in OCV mode...
[05/25 11:22:29   1208s] Calculate late delays in OCV mode...
[05/25 11:22:29   1208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1699.9M, InitMEM = 1699.9M)
[05/25 11:22:29   1208s] Start delay calculation (fullDC) (1 T). (MEM=1699.92)
[05/25 11:22:29   1208s] End AAE Lib Interpolated Model. (MEM=1716.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:36   1215s] Total number of fetched objects 19682
[05/25 11:22:36   1215s] AAE_INFO-618: Total number of nets in the design is 15029,  100.0 percent of the nets selected for SI analysis
[05/25 11:22:37   1216s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/25 11:22:37   1216s] End delay calculation. (MEM=1716.33 CPU=0:00:07.1 REAL=0:00:07.0)
[05/25 11:22:37   1216s] End delay calculation (fullDC). (MEM=1716.33 CPU=0:00:07.7 REAL=0:00:08.0)
[05/25 11:22:37   1216s] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1716.3M) ***
[05/25 11:22:38   1217s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1716.3M)
[05/25 11:22:38   1217s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 11:22:38   1217s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1716.3M)
[05/25 11:22:38   1217s] 
[05/25 11:22:38   1217s] Executing IPO callback for view pruning ..
[05/25 11:22:38   1217s] Starting SI iteration 2
[05/25 11:22:38   1217s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:22:38   1217s] Calculate early delays in OCV mode...
[05/25 11:22:38   1217s] Calculate late delays in OCV mode...
[05/25 11:22:38   1217s] Start delay calculation (fullDC) (1 T). (MEM=1633.24)
[05/25 11:22:38   1217s] End AAE Lib Interpolated Model. (MEM=1633.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:39   1218s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 52. 
[05/25 11:22:39   1218s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19682. 
[05/25 11:22:39   1218s] Total number of fetched objects 19682
[05/25 11:22:39   1218s] AAE_INFO-618: Total number of nets in the design is 15029,  31.3 percent of the nets selected for SI analysis
[05/25 11:22:39   1218s] End delay calculation. (MEM=1639.39 CPU=0:00:00.6 REAL=0:00:01.0)
[05/25 11:22:39   1218s] End delay calculation (fullDC). (MEM=1639.39 CPU=0:00:00.7 REAL=0:00:01.0)
[05/25 11:22:39   1218s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1639.4M) ***
[05/25 11:22:40   1219s] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:12.0 totSessionCpu=0:20:19 mem=1639.4M)
[05/25 11:22:40   1219s] End AAE Lib Interpolated Model. (MEM=1639.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:40   1219s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.032, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1639.4M
[05/25 11:22:40   1219s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1639.4M
[05/25 11:22:40   1219s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.026  |  6.623  |  5.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.020   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.032%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1396.2M, totSessionCpu=0:20:20 **
[05/25 11:22:40   1219s] Setting latch borrow mode to budget during optimization.
[05/25 11:22:41   1220s] Info: Done creating the CCOpt slew target map.
[05/25 11:22:41   1220s] Glitch fixing enabled
[05/25 11:22:41   1220s] Running CCOpt-PRO on entire clock network
[05/25 11:22:41   1220s] Net route status summary:
[05/25 11:22:41   1220s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 11:22:41   1220s]   Non-clock: 14976 (unrouted=3, trialRouted=0, noStatus=0, routed=14973, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 11:22:41   1220s] Clock tree cells fixed by user: 0 out of 52 (0%)
[05/25 11:22:41   1220s] PRO...
[05/25 11:22:41   1220s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/25 11:22:41   1220s] Initializing clock structures...
[05/25 11:22:41   1220s]   Creating own balancer
[05/25 11:22:41   1220s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/25 11:22:41   1220s]   Initializing legalizer
[05/25 11:22:41   1220s]   Using cell based legalization.
[05/25 11:22:41   1220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1610.8M
[05/25 11:22:41   1220s] #spOpts: N=45 mergeVia=F 
[05/25 11:22:41   1220s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.009, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.037, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.037, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1610.8M
[05/25 11:22:41   1220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1610.8M
[05/25 11:22:41   1220s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1610.8MB).
[05/25 11:22:41   1220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:1610.8M
[05/25 11:22:41   1220s] (I)       Load db... (mem=1610.8M)
[05/25 11:22:41   1220s] (I)       Read data from FE... (mem=1610.8M)
[05/25 11:22:41   1220s] (I)       Read nodes and places... (mem=1610.8M)
[05/25 11:22:41   1220s] (I)       Number of ignored instance 0
[05/25 11:22:41   1220s] (I)       numMoveCells=14898, numMacros=0  numPads=46  numMultiRowHeightInsts=0
[05/25 11:22:41   1220s] (I)       Done Read nodes and places (cpu=0.010s, mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Read rows... (mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Done Read rows (cpu=0.010s, mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Done Read data from FE (cpu=0.020s, mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Done Load db (cpu=0.020s, mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Constructing placeable region... (mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Constructing bin map
[05/25 11:22:41   1220s] (I)       Initialize bin information with width=34200 height=34200
[05/25 11:22:41   1220s] (I)       Done constructing bin map
[05/25 11:22:41   1220s] (I)       Removing 0 blocked bin with high fixed inst density
[05/25 11:22:41   1220s] (I)       Compute region effective width... (mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Done Compute region effective width (cpu=0.000s, mem=1614.0M)
[05/25 11:22:41   1220s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1614.0M)
[05/25 11:22:41   1220s]   Removing CTS place status from clock tree and sinks.
[05/25 11:22:41   1220s] Removed CTS place status from 52 clock cells (out of 54 ) and 0 clock sinks (out of 0 ).
[05/25 11:22:41   1220s]   Reconstructing clock tree datastructures...
[05/25 11:22:41   1220s]     Validating CTS configuration...
[05/25 11:22:41   1220s]     Checking module port directions...
[05/25 11:22:41   1220s]     Leaving CCOpt scope...
[05/25 11:22:41   1220s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:22:41   1220s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:22:41   1220s]     Non-default CCOpt properties:
[05/25 11:22:41   1220s]     adjacent_rows_legal: 1 (default: false)
[05/25 11:22:41   1220s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/25 11:22:41   1220s]     cell_density is set for at least one key
[05/25 11:22:41   1220s]     clock_nets_detailed_routed: 1 (default: false)
[05/25 11:22:41   1220s]     cts_max_thread_override: 1 (default: auto)
[05/25 11:22:41   1220s]     force_design_routing_status: 1 (default: auto)
[05/25 11:22:41   1220s]     preferred_extra_space is set for at least one key
[05/25 11:22:41   1220s]     route_type is set for at least one key
[05/25 11:22:41   1220s]     source_driver is set for at least one key
[05/25 11:22:41   1220s]     target_insertion_delay is set for at least one key
[05/25 11:22:41   1220s]     target_max_trans_sdc is set for at least one key
[05/25 11:22:41   1220s]     target_skew is set for at least one key
[05/25 11:22:41   1220s]     target_skew_wire is set for at least one key
[05/25 11:22:42   1220s]     Route type trimming info:
[05/25 11:22:42   1220s]       No route type modifications were made.
[05/25 11:22:42   1220s] Accumulated time to calculate placeable region: 0
[05/25 11:22:42   1220s] (I)       Initializing Steiner engine. 
[05/25 11:22:42   1220s] End AAE Lib Interpolated Model. (MEM=1618.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:42   1221s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/25 11:22:42   1221s]     Original list had 16 cells:
[05/25 11:22:42   1221s]     CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 11:22:42   1221s]     New trimmed list has 9 cells:
[05/25 11:22:42   1221s]     CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 11:22:42   1221s] Accumulated time to calculate placeable region: 0
[05/25 11:22:42   1221s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/25 11:22:42   1221s]     Original list had 19 cells:
[05/25 11:22:42   1221s]     CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/25 11:22:42   1221s]     New trimmed list has 10 cells:
[05/25 11:22:42   1221s]     CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/25 11:22:42   1221s] Accumulated time to calculate placeable region: 0
[05/25 11:22:42   1221s] Accumulated time to calculate placeable region: 0
[05/25 11:22:43   1222s]     Clock tree balancer configuration for clock_tree clk:
[05/25 11:22:43   1222s]     Non-default CCOpt properties:
[05/25 11:22:43   1222s]       cell_density: 1 (default: 0.75)
[05/25 11:22:43   1222s]       route_type (leaf): default_route_type_leaf (default: default)
[05/25 11:22:43   1222s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/25 11:22:43   1222s]       route_type (top): default_route_type_nonleaf (default: default)
[05/25 11:22:43   1222s]       source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/25 11:22:43   1222s]     For power domain auto-default:
[05/25 11:22:43   1222s]       Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/25 11:22:43   1222s]       Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/25 11:22:43   1222s]       Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/25 11:22:43   1222s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 93322.908um^2
[05/25 11:22:43   1222s]     Top Routing info:
[05/25 11:22:43   1222s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 11:22:43   1222s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/25 11:22:43   1222s]     Trunk Routing info:
[05/25 11:22:43   1222s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 11:22:43   1222s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 11:22:43   1222s]     Leaf Routing info:
[05/25 11:22:43   1222s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 11:22:43   1222s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 11:22:43   1222s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[05/25 11:22:43   1222s]       Slew time target (leaf):    0.100ns
[05/25 11:22:43   1222s]       Slew time target (trunk):   0.100ns
[05/25 11:22:43   1222s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/25 11:22:43   1222s]       Buffer unit delay: 0.076ns
[05/25 11:22:43   1222s]       Buffer max distance: 693.333um
[05/25 11:22:43   1222s]     Fastest wire driving cells and distances:
[05/25 11:22:43   1222s]       Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/25 11:22:43   1222s]       Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.702um, saturatedSlew=0.083ns, speed=7481.014um per ns, cellArea=11.589um^2 per 1000um}
[05/25 11:22:43   1222s]       Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     Logic Sizing Table:
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     ----------------------------------------------------------
[05/25 11:22:43   1222s]     Cell    Instance count    Source    Eligible library cells
[05/25 11:22:43   1222s]     ----------------------------------------------------------
[05/25 11:22:43   1222s]       (empty table)
[05/25 11:22:43   1222s]     ----------------------------------------------------------
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/25 11:22:43   1222s]       Sources:                     pin clk
[05/25 11:22:43   1222s]       Total number of sinks:       4707
[05/25 11:22:43   1222s]       Delay constrained sinks:     4707
[05/25 11:22:43   1222s]       Non-leaf sinks:              0
[05/25 11:22:43   1222s]       Ignore pins:                 0
[05/25 11:22:43   1222s]      Timing corner slow_corner:setup.late:
[05/25 11:22:43   1222s]       Skew target:                 0.076ns
[05/25 11:22:43   1222s]     Primary reporting skew group is skew_group clk/constraint_basic with 4707 clock sinks.
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     Via Selection for Estimated Routes (rule default):
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     ------------------------------------------------------------------------
[05/25 11:22:43   1222s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/25 11:22:43   1222s]     Range                            (Ohm)    (fF)     (fs)     Only
[05/25 11:22:43   1222s]     ------------------------------------------------------------------------
[05/25 11:22:43   1222s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[05/25 11:22:43   1222s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[05/25 11:22:43   1222s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[05/25 11:22:43   1222s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[05/25 11:22:43   1222s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[05/25 11:22:43   1222s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[05/25 11:22:43   1222s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[05/25 11:22:43   1222s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[05/25 11:22:43   1222s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[05/25 11:22:43   1222s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[05/25 11:22:43   1222s]     ------------------------------------------------------------------------
[05/25 11:22:43   1222s]     
[05/25 11:22:43   1222s]     No ideal or dont_touch nets found in the clock tree
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s] Filtering reasons for cell type: buffer
[05/25 11:22:43   1222s] =======================================
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] Clock trees    Power domain    Reason              Library cells
[05/25 11:22:43   1222s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/25 11:22:43   1222s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/25 11:22:43   1222s]                                                      CLKBUFX8LVT }
[05/25 11:22:43   1222s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s] Filtering reasons for cell type: inverter
[05/25 11:22:43   1222s] =========================================
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] Clock trees    Power domain    Reason              Library cells
[05/25 11:22:43   1222s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/25 11:22:43   1222s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT }
[05/25 11:22:43   1222s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s] 
[05/25 11:22:43   1222s]     Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/25 11:22:43   1222s]     CCOpt configuration status: all checks passed.
[05/25 11:22:43   1222s]   Reconstructing clock tree datastructures done.
[05/25 11:22:43   1222s] Initializing clock structures done.
[05/25 11:22:43   1222s] PRO...
[05/25 11:22:43   1222s]   PRO active optimizations:
[05/25 11:22:43   1222s]    - DRV fixing with cell sizing
[05/25 11:22:43   1222s]   
[05/25 11:22:43   1222s]   Detected clock skew data from CTS
[05/25 11:22:43   1222s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 11:22:43   1222s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 11:22:43   1222s]   Clock DAG stats PRO initial state:
[05/25 11:22:43   1222s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 11:22:43   1222s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 11:22:43   1222s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 11:22:43   1222s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 11:22:43   1222s]     wire capacitance : top=0.000pF, trunk=0.113pF, leaf=1.349pF, total=1.463pF
[05/25 11:22:43   1222s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.740um, total=19189.250um
[05/25 11:22:43   1222s]   Clock DAG net violations PRO initial state: none
[05/25 11:22:43   1222s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/25 11:22:43   1222s]     Trunk : target=0.100ns count=5 avg=0.059ns sd=0.012ns min=0.038ns max=0.066ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:43   1222s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.081ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:43   1222s]   Clock DAG library cell distribution PRO initial state {count}:
[05/25 11:22:43   1222s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 11:22:43   1222s]   Primary reporting skew group PRO initial state:
[05/25 11:22:43   1222s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 11:22:43   1222s]   Skew group summary PRO initial state:
[05/25 11:22:43   1222s]     skew_group clk/constraint_basic: insertion delay [min=0.275, max=0.282, avg=0.279, sd=0.002], skew [0.008 vs 0.076], 100% {0.275, 0.282} (wid=0.012 ws=0.009) (gid=0.273 gs=0.004)
[05/25 11:22:43   1222s]   Clock network insertion delays are now [0.275ns, 0.282ns] average 0.279ns std.dev 0.002ns
[05/25 11:22:43   1222s]   Recomputing CTS skew targets...
[05/25 11:22:43   1222s]   Resolving skew group constraints...
[05/25 11:22:44   1223s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/25 11:22:44   1223s]   Resolving skew group constraints done.
[05/25 11:22:44   1223s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/25 11:22:44   1223s]   Fixing DRVs...
[05/25 11:22:44   1223s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/25 11:22:44   1223s]   CCOpt-PRO: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/25 11:22:44   1223s]   
[05/25 11:22:44   1223s]   PRO Statistics: Fix DRVs (cell sizing):
[05/25 11:22:44   1223s]   =======================================
[05/25 11:22:44   1223s]   
[05/25 11:22:44   1223s]   Cell changes by Net Type:
[05/25 11:22:44   1223s]   
[05/25 11:22:44   1223s]   ---------------------------------------------------------------------------------------------------------
[05/25 11:22:44   1223s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 11:22:44   1223s]   ---------------------------------------------------------------------------------------------------------
[05/25 11:22:44   1223s]   top                0            0           0            0                    0                  0
[05/25 11:22:44   1223s]   trunk              0            0           0            0                    0                  0
[05/25 11:22:44   1223s]   leaf               0            0           0            0                    0                  0
[05/25 11:22:44   1223s]   ---------------------------------------------------------------------------------------------------------
[05/25 11:22:44   1223s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 11:22:44   1223s]   ---------------------------------------------------------------------------------------------------------
[05/25 11:22:44   1223s]   
[05/25 11:22:44   1223s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 11:22:44   1223s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 11:22:44   1223s]   
[05/25 11:22:44   1223s]   Clock DAG stats PRO after DRV fixing:
[05/25 11:22:44   1223s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 11:22:44   1223s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 11:22:44   1223s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 11:22:44   1223s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 11:22:44   1223s]     wire capacitance : top=0.000pF, trunk=0.113pF, leaf=1.349pF, total=1.463pF
[05/25 11:22:44   1223s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.740um, total=19189.250um
[05/25 11:22:44   1223s]   Clock DAG net violations PRO after DRV fixing: none
[05/25 11:22:44   1223s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/25 11:22:44   1223s]     Trunk : target=0.100ns count=5 avg=0.059ns sd=0.012ns min=0.038ns max=0.066ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:44   1223s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.081ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:44   1223s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/25 11:22:44   1223s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 11:22:44   1223s]   Primary reporting skew group PRO after DRV fixing:
[05/25 11:22:44   1223s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 11:22:44   1223s]   Skew group summary PRO after DRV fixing:
[05/25 11:22:44   1223s]     skew_group clk/constraint_basic: insertion delay [min=0.275, max=0.282, avg=0.279, sd=0.002], skew [0.008 vs 0.076], 100% {0.275, 0.282} (wid=0.012 ws=0.009) (gid=0.273 gs=0.004)
[05/25 11:22:44   1223s]   Clock network insertion delays are now [0.275ns, 0.282ns] average 0.279ns std.dev 0.002ns
[05/25 11:22:44   1223s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] Slew Diagnostics: After DRV fixing
[05/25 11:22:44   1223s] ==================================
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] Global Causes:
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] -------------------------------------
[05/25 11:22:44   1223s] Cause
[05/25 11:22:44   1223s] -------------------------------------
[05/25 11:22:44   1223s] DRV fixing with buffering is disabled
[05/25 11:22:44   1223s] -------------------------------------
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] Top 5 overslews:
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] ---------------------------------
[05/25 11:22:44   1223s] Overslew    Causes    Driving Pin
[05/25 11:22:44   1223s] ---------------------------------
[05/25 11:22:44   1223s]   (empty table)
[05/25 11:22:44   1223s] ---------------------------------
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s] Cause    Occurences
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s]   (empty table)
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] Violation diagnostics counts from the 0 nodes that have violations:
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s] Cause    Occurences
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s]   (empty table)
[05/25 11:22:44   1223s] -------------------
[05/25 11:22:44   1223s] 
[05/25 11:22:44   1223s]   Reconnecting optimized routes...
[05/25 11:22:44   1223s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:22:44   1223s]   Set dirty flag on 0 insts, 0 nets
[05/25 11:22:44   1223s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 11:22:44   1223s] End AAE Lib Interpolated Model. (MEM=1657.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:44   1223s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 11:22:44   1223s]   Clock DAG stats PRO final:
[05/25 11:22:44   1223s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 11:22:44   1223s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 11:22:44   1223s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 11:22:44   1223s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 11:22:44   1223s]     wire capacitance : top=0.000pF, trunk=0.113pF, leaf=1.349pF, total=1.463pF
[05/25 11:22:44   1223s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.740um, total=19189.250um
[05/25 11:22:44   1223s]   Clock DAG net violations PRO final: none
[05/25 11:22:44   1223s]   Clock DAG primary half-corner transition distribution PRO final:
[05/25 11:22:44   1223s]     Trunk : target=0.100ns count=5 avg=0.059ns sd=0.012ns min=0.038ns max=0.066ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:44   1223s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.081ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/25 11:22:44   1223s]   Clock DAG library cell distribution PRO final {count}:
[05/25 11:22:44   1223s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 11:22:44   1223s]   Primary reporting skew group PRO final:
[05/25 11:22:44   1223s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 11:22:44   1223s]   Skew group summary PRO final:
[05/25 11:22:44   1223s]     skew_group clk/constraint_basic: insertion delay [min=0.275, max=0.282, avg=0.279, sd=0.002], skew [0.008 vs 0.076], 100% {0.275, 0.282} (wid=0.012 ws=0.009) (gid=0.273 gs=0.004)
[05/25 11:22:44   1223s]   Clock network insertion delays are now [0.275ns, 0.282ns] average 0.279ns std.dev 0.002ns
[05/25 11:22:44   1223s] PRO done.
[05/25 11:22:44   1223s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/25 11:22:44   1223s] numClockCells = 54, numClockCellsFixed = 0, numClockCellsRestored = 52, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/25 11:22:44   1223s] Net route status summary:
[05/25 11:22:44   1223s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 11:22:44   1223s]   Non-clock: 14976 (unrouted=3, trialRouted=0, noStatus=0, routed=14973, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 11:22:44   1223s] Updating delays...
[05/25 11:22:45   1224s] Updating delays done.
[05/25 11:22:45   1224s] PRO done. (took cpu=0:00:03.6 real=0:00:03.6)
[05/25 11:22:45   1224s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1714.5M
[05/25 11:22:45   1224s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1714.5M
[05/25 11:22:45   1224s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1714.5M
[05/25 11:22:45   1224s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1714.5M
[05/25 11:22:46   1224s] **INFO: Start fixing DRV (Mem = 1627.29M) ...
[05/25 11:22:46   1224s] Begin: GigaOpt DRV Optimization
[05/25 11:22:46   1224s] Glitch fixing enabled
[05/25 11:22:46   1224s] Info: 53 clock nets excluded from IPO operation.
[05/25 11:22:46   1225s] End AAE Lib Interpolated Model. (MEM=1627.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:22:46   1225s] PhyDesignGrid: maxLocalDensity 0.96
[05/25 11:22:46   1225s] ### Creating PhyDesignMc. totSessionCpu=0:20:25 mem=1627.3M
[05/25 11:22:46   1225s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.3M
[05/25 11:22:46   1225s] #spOpts: N=45 mergeVia=F 
[05/25 11:22:46   1225s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.036, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1627.3M
[05/25 11:22:46   1225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1627.3M
[05/25 11:22:46   1225s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1627.3MB).
[05/25 11:22:46   1225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:1627.3M
[05/25 11:22:46   1225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:25 mem=1627.3M
[05/25 11:22:46   1225s] ### Creating LA Mngr. totSessionCpu=0:20:25 mem=1728.9M
[05/25 11:22:47   1226s] ### Creating LA Mngr, finished. totSessionCpu=0:20:26 mem=1744.9M
[05/25 11:22:47   1226s] 
[05/25 11:22:47   1226s] Creating Lib Analyzer ...
[05/25 11:22:47   1226s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:22:47   1226s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 11:22:47   1226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:22:47   1226s] 
[05/25 11:22:48   1227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:27 mem=1744.9M
[05/25 11:22:48   1227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:27 mem=1744.9M
[05/25 11:22:48   1227s] Creating Lib Analyzer, finished. 
[05/25 11:22:49   1228s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/25 11:22:49   1228s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1763.9M
[05/25 11:22:49   1228s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1763.9M
[05/25 11:22:49   1228s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 11:22:49   1228s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/25 11:22:49   1228s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 11:22:49   1228s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/25 11:22:49   1228s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 11:22:49   1228s] Info: violation cost 1.046617 (cap = 0.000000, tran = 1.046617, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 11:22:50   1228s] |    13|    26|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.02|     0.00|       0|       0|       0|  59.03|          |         |
[05/25 11:22:50   1229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 11:22:50   1229s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.02|     0.00|       0|       0|      13|  59.04| 0:00:00.0|  1785.0M|
[05/25 11:22:50   1229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 11:22:50   1229s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.02|     0.00|       0|       0|       0|  59.04| 0:00:00.0|  1785.0M|
[05/25 11:22:50   1229s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 11:22:50   1229s] 
[05/25 11:22:50   1229s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1785.0M) ***
[05/25 11:22:50   1229s] 
[05/25 11:22:50   1229s] Begin: glitch net info
[05/25 11:22:50   1229s] glitch slack range: number of glitch nets
[05/25 11:22:50   1229s] glitch slack < -0.32 : 0
[05/25 11:22:50   1229s] -0.32 < glitch slack < -0.28 : 0
[05/25 11:22:50   1229s] -0.28 < glitch slack < -0.24 : 0
[05/25 11:22:50   1229s] -0.24 < glitch slack < -0.2 : 0
[05/25 11:22:50   1229s] -0.2 < glitch slack < -0.16 : 0
[05/25 11:22:50   1229s] -0.16 < glitch slack < -0.12 : 0
[05/25 11:22:50   1229s] -0.12 < glitch slack < -0.08 : 0
[05/25 11:22:50   1229s] -0.08 < glitch slack < -0.04 : 0
[05/25 11:22:50   1229s] -0.04 < glitch slack : 0
[05/25 11:22:50   1229s] End: glitch net info
[05/25 11:22:50   1229s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1765.9M
[05/25 11:22:50   1229s] #spOpts: N=45 
[05/25 11:22:50   1229s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.030, REAL:0.036, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.030, REAL:0.036, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.000, MEM:1765.9M
[05/25 11:22:50   1229s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1765.9MB).
[05/25 11:22:50   1229s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.054, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.055, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:   Starting RefinePlace at level 2, MEM:1765.9M
[05/25 11:22:50   1229s] *** Starting refinePlace (0:20:30 mem=1765.9M) ***
[05/25 11:22:50   1229s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.477e+03)
[05/25 11:22:50   1229s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:50   1229s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1765.9M
[05/25 11:22:51   1229s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:51   1229s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1765.9M
[05/25 11:22:51   1229s] Starting refinePlace ...
[05/25 11:22:51   1229s]   Spread Effort: high, post-route mode, useDDP on.
[05/25 11:22:51   1229s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1765.9MB) @(0:20:30 - 0:20:30).
[05/25 11:22:51   1229s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:22:51   1229s] wireLenOptFixPriorityInst 4707 inst fixed
[05/25 11:22:51   1229s] 
[05/25 11:22:51   1229s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 11:22:51   1230s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:22:51   1230s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1765.9MB) @(0:20:30 - 0:20:30).
[05/25 11:22:51   1230s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:22:51   1230s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1765.9MB
[05/25 11:22:51   1230s] Statistics of distance of Instance movement in refine placement:
[05/25 11:22:51   1230s]   maximum (X+Y) =         0.00 um
[05/25 11:22:51   1230s]   mean    (X+Y) =         0.00 um
[05/25 11:22:51   1230s] Summary Report:
[05/25 11:22:51   1230s] Instances move: 0 (out of 14898 movable)
[05/25 11:22:51   1230s] Instances flipped: 0
[05/25 11:22:51   1230s] Mean displacement: 0.00 um
[05/25 11:22:51   1230s] Max displacement: 0.00 um 
[05/25 11:22:51   1230s] Total instances moved : 0
[05/25 11:22:51   1230s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.310, REAL:0.308, MEM:1765.9M
[05/25 11:22:51   1230s] Total net bbox length = 2.116e+05 (1.089e+05 1.027e+05) (ext = 4.477e+03)
[05/25 11:22:51   1230s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1765.9MB
[05/25 11:22:51   1230s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1765.9MB) @(0:20:30 - 0:20:30).
[05/25 11:22:51   1230s] *** Finished refinePlace (0:20:30 mem=1765.9M) ***
[05/25 11:22:51   1230s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.350, REAL:0.353, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.010, REAL:0.002, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.480, REAL:0.475, MEM:1765.9M
[05/25 11:22:51   1230s] #spOpts: N=45 
[05/25 11:22:51   1230s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.035, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.035, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.009, MEM:1765.9M
[05/25 11:22:51   1230s] default core: bins with density > 0.750 = 24.69 % ( 80 / 324 )
[05/25 11:22:51   1230s] Density distribution unevenness ratio = 17.775%
[05/25 11:22:51   1230s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1765.9M
[05/25 11:22:51   1230s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1765.9M
[05/25 11:22:51   1230s] End: GigaOpt DRV Optimization
[05/25 11:22:51   1230s] **optDesign ... cpu = 0:01:10, real = 0:01:11, mem = 1474.5M, totSessionCpu=0:20:30 **
[05/25 11:22:51   1230s] *info:
[05/25 11:22:51   1230s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1711.82M).
[05/25 11:22:51   1230s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.032, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1711.8M
[05/25 11:22:51   1230s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1711.8M
[05/25 11:22:52   1231s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1711.8M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.025  |  6.624  |  5.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.037%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 1474.5M, totSessionCpu=0:20:31 **
[05/25 11:22:52   1231s]   DRV Snapshot: (REF)
[05/25 11:22:52   1231s]          Tran DRV: 0
[05/25 11:22:52   1231s]           Cap DRV: 0
[05/25 11:22:52   1231s]        Fanout DRV: 0
[05/25 11:22:52   1231s]            Glitch: 0
[05/25 11:22:52   1231s] *** Timing Is met
[05/25 11:22:52   1231s] *** Check timing (0:00:00.0)
[05/25 11:22:52   1231s] *** Setup timing is met (target slack 0ns)
[05/25 11:22:52   1231s]   Timing Snapshot: (REF)
[05/25 11:22:52   1231s]      Weighted WNS: 0.000
[05/25 11:22:52   1231s]       All  PG WNS: 0.000
[05/25 11:22:52   1231s]       High PG WNS: 0.000
[05/25 11:22:52   1231s]       All  PG TNS: 0.000
[05/25 11:22:52   1231s]       High PG TNS: 0.000
[05/25 11:22:52   1231s]    Category Slack: { [L, 5.025] [H, 6.624] }
[05/25 11:22:52   1231s] 
[05/25 11:22:52   1231s] Running postRoute recovery in preEcoRoute mode
[05/25 11:22:52   1231s] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1465.2M, totSessionCpu=0:20:32 **
[05/25 11:22:53   1231s]   DRV Snapshot: (TGT)
[05/25 11:22:53   1231s]          Tran DRV: 0
[05/25 11:22:53   1231s]           Cap DRV: 0
[05/25 11:22:53   1231s]        Fanout DRV: 0
[05/25 11:22:53   1231s]            Glitch: 0
[05/25 11:22:53   1231s] Checking DRV degradation...
[05/25 11:22:53   1231s] 
[05/25 11:22:53   1231s] Recovery Manager:
[05/25 11:22:53   1231s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 11:22:53   1231s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 11:22:53   1231s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 11:22:53   1231s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 11:22:53   1231s] 
[05/25 11:22:53   1231s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/25 11:22:53   1231s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1704.29M, totSessionCpu=0:20:32).
[05/25 11:22:53   1231s] **optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 1465.3M, totSessionCpu=0:20:32 **
[05/25 11:22:53   1231s] 
[05/25 11:22:53   1232s]   Timing/DRV Snapshot: (REF)
[05/25 11:22:53   1232s]      Weighted WNS: 0.000
[05/25 11:22:53   1232s]       All  PG WNS: 0.000
[05/25 11:22:53   1232s]       High PG WNS: 0.000
[05/25 11:22:53   1232s]       All  PG TNS: 0.000
[05/25 11:22:53   1232s]       High PG TNS: 0.000
[05/25 11:22:53   1232s]          Tran DRV: 0
[05/25 11:22:53   1232s]           Cap DRV: 0
[05/25 11:22:53   1232s]        Fanout DRV: 0
[05/25 11:22:53   1232s]            Glitch: 0
[05/25 11:22:53   1232s]    Category Slack: { [L, 5.025] [H, 6.624] }
[05/25 11:22:53   1232s] 
[05/25 11:22:53   1232s] ### Creating LA Mngr. totSessionCpu=0:20:32 mem=1704.3M
[05/25 11:22:53   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:32 mem=1704.3M
[05/25 11:22:53   1232s] Default Rule : ""
[05/25 11:22:53   1232s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/25 11:22:53   1232s] Worst Slack : 6.624 ns
[05/25 11:22:53   1232s] Total 0 nets layer assigned (0.2).
[05/25 11:22:53   1232s] GigaOpt: setting up router preferences
[05/25 11:22:53   1232s] GigaOpt: 0 nets assigned router directives
[05/25 11:22:53   1232s] 
[05/25 11:22:53   1232s] Start Assign Priority Nets ...
[05/25 11:22:53   1232s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/25 11:22:53   1232s] Existing Priority Nets 0 (0.0%)
[05/25 11:22:53   1232s] Assigned Priority Nets 0 (0.0%)
[05/25 11:22:53   1232s] ### Creating LA Mngr. totSessionCpu=0:20:33 mem=1704.3M
[05/25 11:22:53   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:33 mem=1704.3M
[05/25 11:22:54   1232s] Default Rule : ""
[05/25 11:22:54   1232s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/25 11:22:54   1232s] Worst Slack : 5.025 ns
[05/25 11:22:54   1232s] Total 0 nets layer assigned (0.3).
[05/25 11:22:54   1232s] GigaOpt: setting up router preferences
[05/25 11:22:54   1232s] GigaOpt: 0 nets assigned router directives
[05/25 11:22:54   1232s] 
[05/25 11:22:54   1232s] Start Assign Priority Nets ...
[05/25 11:22:54   1232s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/25 11:22:54   1233s] Existing Priority Nets 0 (0.0%)
[05/25 11:22:54   1233s] Assigned Priority Nets 0 (0.0%)
[05/25 11:22:54   1233s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1759.0M
[05/25 11:22:54   1233s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1759.0M
[05/25 11:22:54   1233s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.025  |  6.624  |  5.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.037%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1418.6M, totSessionCpu=0:20:34 **
[05/25 11:22:54   1233s] -routeWithEco false                       # bool, default=false
[05/25 11:22:54   1233s] -routeWithEco true                        # bool, default=false, user setting
[05/25 11:22:54   1233s] -routeSelectedNetOnly false               # bool, default=false
[05/25 11:22:54   1233s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 11:22:54   1233s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 11:22:54   1233s] Existing Dirty Nets : 0
[05/25 11:22:54   1233s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/25 11:22:54   1233s] Reset Dirty Nets : 0
[05/25 11:22:54   1233s] 
[05/25 11:22:54   1233s] globalDetailRoute
[05/25 11:22:54   1233s] 
[05/25 11:22:54   1233s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/25 11:22:54   1233s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/25 11:22:54   1233s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 11:22:54   1233s] #setNanoRouteMode -routeWithEco true
[05/25 11:22:54   1233s] #setNanoRouteMode -routeWithSiDriven false
[05/25 11:22:54   1233s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 11:22:54   1233s] #Start globalDetailRoute on Wed May 25 11:22:54 2022
[05/25 11:22:54   1233s] #
[05/25 11:22:54   1233s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d'. 15039 times net's RC data read were performed.
[05/25 11:22:55   1234s] ### Net info: total nets: 15029
[05/25 11:22:55   1234s] ### Net info: dirty nets: 0
[05/25 11:22:55   1234s] ### Net info: marked as disconnected nets: 0
[05/25 11:22:56   1234s] ### Net info: fully routed nets: 14976
[05/25 11:22:56   1234s] ### Net info: trivial (single pin) nets: 0
[05/25 11:22:56   1234s] ### Net info: unrouted nets: 3
[05/25 11:22:56   1234s] ### Net info: re-extraction nets: 50
[05/25 11:22:56   1234s] ### Net info: ignored nets: 0
[05/25 11:22:56   1234s] ### Net info: skip routing nets: 0
[05/25 11:22:56   1234s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/25 11:22:56   1234s] #RTESIG:78da8dd0cd0a82401486e1d65dc561723141da9cf9d17159e02e2cc2dc46c128826838e3
[05/25 11:22:56   1234s] #       fd67d0529bcef67b7817671394d91508ea0859f8628cdf11f22b6aa6380f91a9648ffa3e
[05/25 11:22:56   1234s] #       4db723596f82f3a540a611b88852f639a055db3fdc0e466b06b0c6b9a6abb75f894a41f5
[05/25 11:22:56   1234s] #       68ad01faecfb761e71a1801cf222cbf3c3a92c0850eb86699fd70225b861fc5914b1f69b
[05/25 11:22:56   1234s] #       34f51a2913af511c2106da74ced466583002fd1d91fa5fa5e41f21c9ff08253190c54faf
[05/25 11:22:56   1234s] #       de0f309e0d
[05/25 11:22:56   1234s] #
[05/25 11:22:56   1234s] #Loading the last recorded routing design signature
[05/25 11:22:56   1235s] #Summary of the placement changes since last routing:
[05/25 11:22:56   1235s] #  Number of instances resized = 13
[05/25 11:22:56   1235s] #  Total number of placement changes (moved instances are counted twice) = 13
[05/25 11:22:56   1235s] #RTESIG:78da8dd0cd0a82401486e1d65dc561723141da9cf9d17159e02e2cc2dc46c128826838e3
[05/25 11:22:56   1235s] #       fd67d0529bcef67b7817671394d91508ea0859f8628cdf11f22b6aa6380f91a9648ffa3e
[05/25 11:22:56   1235s] #       4db723596f82f3a540a611b88852f639a055db3fdc0e466b06b0c6b9a6abb75f894a41f5
[05/25 11:22:56   1235s] #       68ad01faecfb761e71a1801cf222cbf3c3a92c0850eb86699fd70225b861fc5914b1f69b
[05/25 11:22:56   1235s] #       34f51a2913af511c2106da74ced466583002fd1d91fa5fa5e41f21c9ff08253190c54faf
[05/25 11:22:56   1235s] #       de0f309e0d
[05/25 11:22:56   1235s] #
[05/25 11:22:56   1235s] #Start routing data preparation on Wed May 25 11:22:56 2022
[05/25 11:22:56   1235s] #
[05/25 11:22:56   1235s] #Minimum voltage of a net in the design = 0.000.
[05/25 11:22:56   1235s] #Maximum voltage of a net in the design = 1.100.
[05/25 11:22:56   1235s] #Voltage range [0.000 - 1.100] has 15027 nets.
[05/25 11:22:56   1235s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 11:22:56   1235s] #Voltage range [0.900 - 1.100] has 1 net.
[05/25 11:22:56   1235s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 11:22:56   1235s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:22:56   1235s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 11:22:56   1235s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 11:22:57   1236s] #Regenerating Ggrids automatically.
[05/25 11:22:57   1236s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 11:22:57   1236s] #Using automatically generated G-grids.
[05/25 11:22:57   1236s] #Done routing data preparation.
[05/25 11:22:57   1236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1406.50 (MB), peak = 1504.81 (MB)
[05/25 11:22:57   1236s] #Merging special wires...
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 167.30000 150.76000 ) on Metal1 for NET n6094. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 142.90000 101.69500 ) on Metal1 for NET n7443. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 309.90000 180.22000 ) on Metal1 for NET n6601. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 59.58500 140.62500 ) on Metal1 for NET n6020. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 123.51000 297.81000 ) on Metal1 for NET n8846. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 90.10000 301.24000 ) on Metal1 for NET n8872. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 143.10000 101.56000 ) on Metal1 for NET n7442. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 286.70000 173.51500 ) on Metal1 for NET n6775. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 140.90000 55.00000 ) on Metal1 for NET n7092. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 140.70000 54.86500 ) on Metal1 for NET n7093. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 268.70000 173.51500 ) on Metal1 for NET n6421. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 154.50000 311.36500 ) on Metal1 for NET n8440. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 59.91000 140.49000 ) on Metal1 for NET n6019. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 155.10000 306.89500 ) on Metal1 for NET n8545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 286.90000 173.38000 ) on Metal1 for NET n6774. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 141.30000 163.12000 ) on Metal1 for NET n6444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 89.95500 301.50000 ) on Metal1 for NET n8881. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 306.95500 91.04000 ) on Metal1 for NET n7431. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 123.75500 298.08000 ) on Metal1 for NET n8863. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 154.31000 311.49000 ) on Metal1 for NET n8441. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:22:57   1236s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/25 11:22:57   1236s] #To increase the message display limit, refer to the product command reference manual.
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Connectivity extraction summary:
[05/25 11:22:57   1236s] #65 routed nets are extracted.
[05/25 11:22:57   1236s] #    50 (0.33%) extracted nets are partially routed.
[05/25 11:22:57   1236s] #14961 routed net(s) are imported.
[05/25 11:22:57   1236s] #3 nets are fixed|skipped|trivial (not extracted).
[05/25 11:22:57   1236s] #Total number of nets = 15029.
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Found 0 nets for post-route si or timing fixing.
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Finished routing data preparation on Wed May 25 11:22:57 2022
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Cpu time = 00:00:01
[05/25 11:22:57   1236s] #Elapsed time = 00:00:01
[05/25 11:22:57   1236s] #Increased memory = 3.99 (MB)
[05/25 11:22:57   1236s] #Total memory = 1406.50 (MB)
[05/25 11:22:57   1236s] #Peak memory = 1504.81 (MB)
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Start global routing on Wed May 25 11:22:57 2022
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Number of eco nets is 50
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Start global routing data preparation on Wed May 25 11:22:57 2022
[05/25 11:22:57   1236s] #
[05/25 11:22:57   1236s] #Start routing resource analysis on Wed May 25 11:22:57 2022
[05/25 11:22:57   1236s] #
[05/25 11:22:58   1237s] #Routing resource analysis is done on Wed May 25 11:22:58 2022
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #  Resource Analysis:
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 11:22:58   1237s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 11:22:58   1237s] #  --------------------------------------------------------------
[05/25 11:22:58   1237s] #  Metal1         H        1760           0       13806    54.44%
[05/25 11:22:58   1237s] #  Metal2         V        1683           0       13806     2.59%
[05/25 11:22:58   1237s] #  Metal3         H        1760           0       13806     0.00%
[05/25 11:22:58   1237s] #  Metal4         V        1683           0       13806     2.59%
[05/25 11:22:58   1237s] #  Metal5         H        1760           0       13806     0.00%
[05/25 11:22:58   1237s] #  Metal6         V        1683           0       13806     2.59%
[05/25 11:22:58   1237s] #  --------------------------------------------------------------
[05/25 11:22:58   1237s] #  Total                  10329       0.00%       82836    10.37%
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #Global routing data preparation is done on Wed May 25 11:22:58 2022
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.95 (MB), peak = 1504.81 (MB)
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.95 (MB), peak = 1504.81 (MB)
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #start global routing iteration 1...
[05/25 11:22:58   1237s] #Initial_route: 0.00143
[05/25 11:22:58   1237s] #Reroute: 0.00136
[05/25 11:22:58   1237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.61 (MB), peak = 1504.81 (MB)
[05/25 11:22:58   1237s] #
[05/25 11:22:58   1237s] #start global routing iteration 2...
[05/25 11:22:59   1237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.61 (MB), peak = 1504.81 (MB)
[05/25 11:22:59   1237s] #
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/25 11:22:59   1238s] #Total number of routable nets = 15026.
[05/25 11:22:59   1238s] #Total number of nets in the design = 15029.
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #50 routable nets have only global wires.
[05/25 11:22:59   1238s] #14976 routable nets have only detail routed wires.
[05/25 11:22:59   1238s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Routed nets constraints summary:
[05/25 11:22:59   1238s] #-----------------------------
[05/25 11:22:59   1238s] #        Rules   Unconstrained  
[05/25 11:22:59   1238s] #-----------------------------
[05/25 11:22:59   1238s] #      Default              50  
[05/25 11:22:59   1238s] #-----------------------------
[05/25 11:22:59   1238s] #        Total              50  
[05/25 11:22:59   1238s] #-----------------------------
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Routing constraints summary of the whole design:
[05/25 11:22:59   1238s] #------------------------------------------------
[05/25 11:22:59   1238s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 11:22:59   1238s] #------------------------------------------------
[05/25 11:22:59   1238s] #      Default                 53           14973  
[05/25 11:22:59   1238s] #------------------------------------------------
[05/25 11:22:59   1238s] #        Total                 53           14973  
[05/25 11:22:59   1238s] #------------------------------------------------
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #                 OverCon          
[05/25 11:22:59   1238s] #                  #Gcell    %Gcell
[05/25 11:22:59   1238s] #     Layer           (1)   OverCon
[05/25 11:22:59   1238s] #  --------------------------------
[05/25 11:22:59   1238s] #  Metal1        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  Metal2        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  Metal3        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  Metal4        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  Metal5        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  Metal6        0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #  --------------------------------
[05/25 11:22:59   1238s] #     Total      0(0.00%)   (0.00%)
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/25 11:22:59   1238s] #  Overflow after GR: 0.00% H + 0.00% V
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Complete Global Routing.
[05/25 11:22:59   1238s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:22:59   1238s] #Total wire length = 291840 um.
[05/25 11:22:59   1238s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal2 = 91611 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal3 = 117498 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal4 = 54477 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:22:59   1238s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:22:59   1238s] #Total number of vias = 129144
[05/25 11:22:59   1238s] #Up-Via Summary (total 129144):
[05/25 11:22:59   1238s] #           
[05/25 11:22:59   1238s] #-----------------------
[05/25 11:22:59   1238s] # Metal1          64894
[05/25 11:22:59   1238s] # Metal2          51231
[05/25 11:22:59   1238s] # Metal3          11762
[05/25 11:22:59   1238s] # Metal4           1235
[05/25 11:22:59   1238s] # Metal5             22
[05/25 11:22:59   1238s] #-----------------------
[05/25 11:22:59   1238s] #                129144 
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Max overcon = 0 track.
[05/25 11:22:59   1238s] #Total overcon = 0.00%.
[05/25 11:22:59   1238s] #Worst layer Gcell overcon rate = 0.00%.
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Global routing statistics:
[05/25 11:22:59   1238s] #Cpu time = 00:00:02
[05/25 11:22:59   1238s] #Elapsed time = 00:00:02
[05/25 11:22:59   1238s] #Increased memory = 5.37 (MB)
[05/25 11:22:59   1238s] #Total memory = 1411.91 (MB)
[05/25 11:22:59   1238s] #Peak memory = 1504.81 (MB)
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #Finished global routing on Wed May 25 11:22:59 2022
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #
[05/25 11:22:59   1238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.75 (MB), peak = 1504.81 (MB)
[05/25 11:22:59   1238s] #Start Track Assignment.
[05/25 11:23:00   1239s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/25 11:23:01   1240s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/25 11:23:01   1240s] #Complete Track Assignment.
[05/25 11:23:01   1240s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:01   1240s] #Total wire length = 291842 um.
[05/25 11:23:01   1240s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal2 = 91612 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal3 = 117499 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal4 = 54477 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:01   1240s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:01   1240s] #Total number of vias = 129144
[05/25 11:23:01   1240s] #Up-Via Summary (total 129144):
[05/25 11:23:01   1240s] #           
[05/25 11:23:01   1240s] #-----------------------
[05/25 11:23:01   1240s] # Metal1          64894
[05/25 11:23:01   1240s] # Metal2          51231
[05/25 11:23:01   1240s] # Metal3          11762
[05/25 11:23:01   1240s] # Metal4           1235
[05/25 11:23:01   1240s] # Metal5             22
[05/25 11:23:01   1240s] #-----------------------
[05/25 11:23:01   1240s] #                129144 
[05/25 11:23:01   1240s] #
[05/25 11:23:01   1240s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1462.46 (MB), peak = 1504.81 (MB)
[05/25 11:23:01   1240s] #
[05/25 11:23:01   1240s] #number of short segments in preferred routing layers
[05/25 11:23:01   1240s] #	
[05/25 11:23:01   1240s] #	
[05/25 11:23:01   1240s] #
[05/25 11:23:01   1240s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 11:23:01   1240s] #Cpu time = 00:00:06
[05/25 11:23:01   1240s] #Elapsed time = 00:00:06
[05/25 11:23:01   1240s] #Increased memory = 59.95 (MB)
[05/25 11:23:01   1240s] #Total memory = 1462.46 (MB)
[05/25 11:23:01   1240s] #Peak memory = 1504.81 (MB)
[05/25 11:23:02   1240s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 11:23:02   1241s] #
[05/25 11:23:02   1241s] #Start Detail Routing..
[05/25 11:23:02   1241s] #start initial detail routing ...
[05/25 11:23:02   1241s] ### For initial detail routing, marked 14938 dont-route nets (design has 0 dirty nets, 26 dirty-areas, pro-iter=0,is-in-pro:0)
[05/25 11:23:04   1243s] # ECO: 2.1% of the total area was rechecked for DRC, and 3.4% required routing.
[05/25 11:23:04   1243s] #   number of violations = 0
[05/25 11:23:04   1243s] #13 out of 14950 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/25 11:23:04   1243s] #0.0% of the total area is being checked for drcs
[05/25 11:23:04   1243s] #0.0% of the total area was checked
[05/25 11:23:04   1243s] #   number of violations = 0
[05/25 11:23:04   1243s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1461.87 (MB), peak = 1504.81 (MB)
[05/25 11:23:05   1243s] #Complete Detail Routing.
[05/25 11:23:05   1244s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:05   1244s] #Total wire length = 291836 um.
[05/25 11:23:05   1244s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal2 = 91588 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal3 = 117503 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal4 = 54490 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:05   1244s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:05   1244s] #Total number of vias = 129169
[05/25 11:23:05   1244s] #Up-Via Summary (total 129169):
[05/25 11:23:05   1244s] #           
[05/25 11:23:05   1244s] #-----------------------
[05/25 11:23:05   1244s] # Metal1          64895
[05/25 11:23:05   1244s] # Metal2          51247
[05/25 11:23:05   1244s] # Metal3          11770
[05/25 11:23:05   1244s] # Metal4           1235
[05/25 11:23:05   1244s] # Metal5             22
[05/25 11:23:05   1244s] #-----------------------
[05/25 11:23:05   1244s] #                129169 
[05/25 11:23:05   1244s] #
[05/25 11:23:05   1244s] #Total number of DRC violations = 0
[05/25 11:23:05   1244s] #Cpu time = 00:00:03
[05/25 11:23:05   1244s] #Elapsed time = 00:00:03
[05/25 11:23:05   1244s] #Increased memory = -45.91 (MB)
[05/25 11:23:05   1244s] #Total memory = 1416.55 (MB)
[05/25 11:23:05   1244s] #Peak memory = 1504.81 (MB)
[05/25 11:23:05   1244s] #
[05/25 11:23:05   1244s] #start routing for process antenna violation fix ...
[05/25 11:23:05   1244s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 11:23:07   1246s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1417.84 (MB), peak = 1504.81 (MB)
[05/25 11:23:07   1246s] #
[05/25 11:23:07   1246s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:07   1246s] #Total wire length = 291836 um.
[05/25 11:23:07   1246s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal2 = 91588 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal3 = 117503 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal4 = 54490 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:07   1246s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:07   1246s] #Total number of vias = 129169
[05/25 11:23:07   1246s] #Up-Via Summary (total 129169):
[05/25 11:23:07   1246s] #           
[05/25 11:23:07   1246s] #-----------------------
[05/25 11:23:07   1246s] # Metal1          64895
[05/25 11:23:07   1246s] # Metal2          51247
[05/25 11:23:07   1246s] # Metal3          11770
[05/25 11:23:07   1246s] # Metal4           1235
[05/25 11:23:07   1246s] # Metal5             22
[05/25 11:23:07   1246s] #-----------------------
[05/25 11:23:07   1246s] #                129169 
[05/25 11:23:07   1246s] #
[05/25 11:23:07   1246s] #Total number of DRC violations = 0
[05/25 11:23:07   1246s] #Total number of net violated process antenna rule = 0
[05/25 11:23:07   1246s] #
[05/25 11:23:08   1247s] #
[05/25 11:23:08   1247s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:08   1247s] #Total wire length = 291836 um.
[05/25 11:23:08   1247s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal2 = 91588 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal3 = 117503 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal4 = 54490 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal5 = 20679 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:08   1247s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:08   1247s] #Total number of vias = 129169
[05/25 11:23:08   1247s] #Up-Via Summary (total 129169):
[05/25 11:23:08   1247s] #           
[05/25 11:23:08   1247s] #-----------------------
[05/25 11:23:08   1247s] # Metal1          64895
[05/25 11:23:08   1247s] # Metal2          51247
[05/25 11:23:08   1247s] # Metal3          11770
[05/25 11:23:08   1247s] # Metal4           1235
[05/25 11:23:08   1247s] # Metal5             22
[05/25 11:23:08   1247s] #-----------------------
[05/25 11:23:08   1247s] #                129169 
[05/25 11:23:08   1247s] #
[05/25 11:23:08   1247s] #Total number of DRC violations = 0
[05/25 11:23:08   1247s] #Total number of net violated process antenna rule = 0
[05/25 11:23:08   1247s] #
[05/25 11:23:09   1248s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 11:23:10   1249s] #
[05/25 11:23:10   1249s] #Start Post Route wire spreading..
[05/25 11:23:10   1249s] #
[05/25 11:23:10   1249s] #Start data preparation for wire spreading...
[05/25 11:23:10   1249s] #
[05/25 11:23:10   1249s] #Data preparation is done on Wed May 25 11:23:10 2022
[05/25 11:23:10   1249s] #
[05/25 11:23:11   1250s] #
[05/25 11:23:11   1250s] #Start Post Route Wire Spread.
[05/25 11:23:14   1253s] #Done with 537 horizontal wires in 2 hboxes and 492 vertical wires in 2 hboxes.
[05/25 11:23:14   1253s] #Complete Post Route Wire Spread.
[05/25 11:23:14   1253s] #
[05/25 11:23:15   1253s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:15   1253s] #Total wire length = 292098 um.
[05/25 11:23:15   1253s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal2 = 91628 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal3 = 117663 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal4 = 54546 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal5 = 20685 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:15   1253s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:15   1253s] #Total number of vias = 129169
[05/25 11:23:15   1253s] #Up-Via Summary (total 129169):
[05/25 11:23:15   1253s] #           
[05/25 11:23:15   1253s] #-----------------------
[05/25 11:23:15   1253s] # Metal1          64895
[05/25 11:23:15   1253s] # Metal2          51247
[05/25 11:23:15   1253s] # Metal3          11770
[05/25 11:23:15   1253s] # Metal4           1235
[05/25 11:23:15   1253s] # Metal5             22
[05/25 11:23:15   1253s] #-----------------------
[05/25 11:23:15   1253s] #                129169 
[05/25 11:23:15   1253s] #
[05/25 11:23:16   1255s] #   number of violations = 0
[05/25 11:23:16   1255s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1461.10 (MB), peak = 1504.81 (MB)
[05/25 11:23:16   1255s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/25 11:23:16   1255s] #Total number of DRC violations = 0
[05/25 11:23:16   1255s] #Total number of net violated process antenna rule = 0
[05/25 11:23:16   1255s] #Post Route wire spread is done.
[05/25 11:23:16   1255s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:23:16   1255s] #Total wire length = 292098 um.
[05/25 11:23:16   1255s] #Total half perimeter of net bounding box = 223655 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal1 = 7124 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal2 = 91628 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal3 = 117663 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal4 = 54546 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal5 = 20685 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal6 = 451 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:23:16   1255s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:23:16   1255s] #Total number of vias = 129169
[05/25 11:23:16   1255s] #Up-Via Summary (total 129169):
[05/25 11:23:16   1255s] #           
[05/25 11:23:16   1255s] #-----------------------
[05/25 11:23:16   1255s] # Metal1          64895
[05/25 11:23:16   1255s] # Metal2          51247
[05/25 11:23:16   1255s] # Metal3          11770
[05/25 11:23:16   1255s] # Metal4           1235
[05/25 11:23:16   1255s] # Metal5             22
[05/25 11:23:16   1255s] #-----------------------
[05/25 11:23:16   1255s] #                129169 
[05/25 11:23:16   1255s] #
[05/25 11:23:16   1255s] #detailRoute Statistics:
[05/25 11:23:16   1255s] #Cpu time = 00:00:14
[05/25 11:23:16   1255s] #Elapsed time = 00:00:14
[05/25 11:23:16   1255s] #Increased memory = -45.46 (MB)
[05/25 11:23:16   1255s] #Total memory = 1417.00 (MB)
[05/25 11:23:16   1255s] #Peak memory = 1504.81 (MB)
[05/25 11:23:16   1255s] #Updating routing design signature
[05/25 11:23:16   1255s] #Created 488 library cell signatures
[05/25 11:23:16   1255s] #Created 15029 NETS and 0 SPECIALNETS signatures
[05/25 11:23:16   1255s] #Created 14950 instance signatures
[05/25 11:23:16   1255s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.00 (MB), peak = 1504.81 (MB)
[05/25 11:23:16   1255s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.00 (MB), peak = 1504.81 (MB)
[05/25 11:23:17   1256s] #
[05/25 11:23:17   1256s] #globalDetailRoute statistics:
[05/25 11:23:17   1256s] #Cpu time = 00:00:23
[05/25 11:23:17   1256s] #Elapsed time = 00:00:23
[05/25 11:23:17   1256s] #Increased memory = -30.36 (MB)
[05/25 11:23:17   1256s] #Total memory = 1388.27 (MB)
[05/25 11:23:17   1256s] #Peak memory = 1504.81 (MB)
[05/25 11:23:17   1256s] #Number of warnings = 21
[05/25 11:23:17   1256s] #Total number of warnings = 44
[05/25 11:23:17   1256s] #Number of fails = 0
[05/25 11:23:17   1256s] #Total number of fails = 0
[05/25 11:23:17   1256s] #Complete globalDetailRoute on Wed May 25 11:23:17 2022
[05/25 11:23:17   1256s] #
[05/25 11:23:17   1256s] ### 
[05/25 11:23:17   1256s] ###   Scalability Statistics
[05/25 11:23:17   1256s] ### 
[05/25 11:23:17   1256s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:23:17   1256s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/25 11:23:17   1256s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:23:17   1256s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 11:23:17   1256s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 11:23:17   1256s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 11:23:17   1256s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/25 11:23:17   1256s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/25 11:23:17   1256s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 11:23:17   1256s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/25 11:23:17   1256s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[05/25 11:23:17   1256s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[05/25 11:23:17   1256s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[05/25 11:23:17   1256s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[05/25 11:23:17   1256s] ###   Entire Command                |        00:00:23|        00:00:23|             1.0|
[05/25 11:23:17   1256s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:23:17   1256s] ### 
[05/25 11:23:17   1256s] **optDesign ... cpu = 0:01:36, real = 0:01:37, mem = 1360.4M, totSessionCpu=0:20:56 **
[05/25 11:23:17   1256s] -routeWithEco false                       # bool, default=false
[05/25 11:23:17   1256s] -routeSelectedNetOnly false               # bool, default=false
[05/25 11:23:17   1256s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 11:23:17   1256s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 11:23:17   1256s] New Signature Flow (restoreNanoRouteOptions) ....
[05/25 11:23:17   1256s] Extraction called for design 'microcontroller_interface_8_8' of instances=14950 and nets=15029 using extraction engine 'postRoute' at effort level 'high' .
[05/25 11:23:17   1256s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 11:23:19   1258s] Region and/or Nets changed are small. Going for incremental extraction
[05/25 11:23:19   1258s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 11:23:19   1258s] 
[05/25 11:23:19   1258s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 11:23:19   1258s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 11:23:19   1258s] 
[05/25 11:23:19   1258s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:23:22   1261s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_11:21:41_15407_jA06HZ/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 11:23:22   1261s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:23:22   1261s] IQuantus Extraction engine initialized successfully.
[05/25 11:23:22   1261s] 
[05/25 11:23:22   1261s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_11:21:41_15407_jA06HZ/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 11:23:22   1261s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 1651.199M)
[05/25 11:23:22   1261s] 
[05/25 11:23:22   1261s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1651.262M)
[05/25 11:23:24   1263s] Geometry processing of nets STARTED.................... DONE (NETS: 15026  Geometries: 357301  CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 1651.332M)
[05/25 11:23:27   1265s] 
[05/25 11:23:27   1265s] Extraction of Geometries STARTED.
[05/25 11:23:27   1265s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:23:59   1297s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:23:59   1297s] Extraction of Geometries DONE (NETS: 15026  CPU Time: 0:00:31.1  Real Time: 0:00:32.0  MEM: 1781.562M)
[05/25 11:23:59   1297s] 
[05/25 11:23:59   1297s] Parasitic Stitching STARTED
[05/25 11:23:59   1297s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:23:59   1297s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn_new_incr.rcdb.d' for storing RC.
[05/25 11:23:59   1297s] ....................
[05/25 11:24:01   1299s] Number of nets added/deleted/changed/impacted is 0/0/811/7802 respectively. Log file is 'extLogDir/IQuantus_25-May-2022_11:21:41_15407_jA06HZ/extr.microcontroller_interface_8_8.1.modifiedParasiticNets.log.gz'.
[05/25 11:24:01   1299s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d'. 24271 times net's RC data read were performed.
[05/25 11:24:01   1299s] Number of Extracted Resistors     : 277430
[05/25 11:24:01   1299s] Number of Extracted Ground Caps   : 292978
[05/25 11:24:01   1299s] Number of Extracted Coupling Caps : 27066
[05/25 11:24:01   1299s] Parasitic Stitching DONE (Nets: 15026  CPU Time: 0:00:02.1  Real Time: 0:00:02.0  MEM: 1782.309M)
[05/25 11:24:01   1299s] 
[05/25 11:24:01   1299s] IQuantus Extraction engine is being closed... 
[05/25 11:24:01   1299s] +----------------------------------------------------------------------------------------+
[05/25 11:24:01   1299s] |                                Incremental Extraction Statistics                       |
[05/25 11:24:01   1299s] +--+----------------------+----------------------+---------------------------------------+
[05/25 11:24:01   1299s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[05/25 11:24:01   1299s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[05/25 11:24:01   1299s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/25 11:24:01   1299s] | 0|   15026|     0|     0|   15026|     0|     0|0:00:30.1|0:00:01.1|0:00:08.8|0:00:40.0|
[05/25 11:24:01   1299s] | 1|   15026|     0|     0|   15026|   811|  7802|0:00:31.1|0:00:02.1|0:00:10.1|0:00:43.3|
[05/25 11:24:01   1299s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/25 11:24:01   1299s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1782.305M)
[05/25 11:24:01   1299s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:24:01   1299s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 11:24:02   1300s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1782.305M)
[05/25 11:24:02   1300s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:43.7  Real Time: 0:00:45.0  MEM: 1782.305M)
[05/25 11:24:02   1300s] **optDesign ... cpu = 0:02:20, real = 0:02:22, mem = 1419.5M, totSessionCpu=0:21:40 **
[05/25 11:24:02   1300s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 11:24:02   1300s] Begin IPO call back ...
[05/25 11:24:02   1300s] End IPO call back ...
[05/25 11:24:03   1300s] #################################################################################
[05/25 11:24:03   1300s] # Design Stage: PostRoute
[05/25 11:24:03   1300s] # Design Name: microcontroller_interface_8_8
[05/25 11:24:03   1300s] # Design Mode: 45nm
[05/25 11:24:03   1300s] # Analysis Mode: MMMC OCV 
[05/25 11:24:03   1300s] # Parasitics Mode: SPEF/RCDB
[05/25 11:24:03   1300s] # Signoff Settings: SI On 
[05/25 11:24:03   1300s] #################################################################################
[05/25 11:24:03   1301s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:24:03   1301s] Setting infinite Tws ...
[05/25 11:24:03   1301s] First Iteration Infinite Tw... 
[05/25 11:24:03   1301s] Calculate early delays in OCV mode...
[05/25 11:24:03   1301s] Calculate late delays in OCV mode...
[05/25 11:24:03   1301s] Topological Sorting (REAL = 0:00:00.0, MEM = 1702.3M, InitMEM = 1700.0M)
[05/25 11:24:03   1301s] Start delay calculation (fullDC) (1 T). (MEM=1702.3)
[05/25 11:24:03   1301s] Initializing multi-corner resistance tables ...
[05/25 11:24:04   1302s] End AAE Lib Interpolated Model. (MEM=1718.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:04   1302s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:24:04   1302s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1720.7M)
[05/25 11:24:04   1302s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:24:09   1307s] Total number of fetched objects 19682
[05/25 11:24:09   1307s] AAE_INFO-618: Total number of nets in the design is 15029,  100.0 percent of the nets selected for SI analysis
[05/25 11:24:10   1307s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/25 11:24:10   1307s] End delay calculation. (MEM=1768.4 CPU=0:00:05.6 REAL=0:00:06.0)
[05/25 11:24:10   1307s] End delay calculation (fullDC). (MEM=1768.4 CPU=0:00:06.2 REAL=0:00:07.0)
[05/25 11:24:10   1307s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1768.4M) ***
[05/25 11:24:11   1309s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1768.4M)
[05/25 11:24:11   1309s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 11:24:11   1309s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1768.4M)
[05/25 11:24:11   1309s] Starting SI iteration 2
[05/25 11:24:11   1309s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:24:11   1309s] Calculate early delays in OCV mode...
[05/25 11:24:11   1309s] Calculate late delays in OCV mode...
[05/25 11:24:11   1309s] Start delay calculation (fullDC) (1 T). (MEM=1730.76)
[05/25 11:24:11   1309s] End AAE Lib Interpolated Model. (MEM=1730.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:12   1310s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 50. 
[05/25 11:24:12   1310s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19682. 
[05/25 11:24:12   1310s] Total number of fetched objects 19682
[05/25 11:24:12   1310s] AAE_INFO-618: Total number of nets in the design is 15029,  31.3 percent of the nets selected for SI analysis
[05/25 11:24:12   1310s] End delay calculation. (MEM=1736.91 CPU=0:00:00.7 REAL=0:00:01.0)
[05/25 11:24:12   1310s] End delay calculation (fullDC). (MEM=1736.91 CPU=0:00:00.9 REAL=0:00:01.0)
[05/25 11:24:12   1310s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1736.9M) ***
[05/25 11:24:14   1312s] *** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:21:52 mem=1736.9M)
[05/25 11:24:14   1312s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.042, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.043, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1736.9M
[05/25 11:24:14   1312s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1736.9M
[05/25 11:24:15   1313s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.031  |  6.629  |  5.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.037%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:33, real = 0:02:35, mem = 1463.9M, totSessionCpu=0:21:53 **
[05/25 11:24:15   1313s] **optDesign ... cpu = 0:02:33, real = 0:02:35, mem = 1463.9M, totSessionCpu=0:21:53 **
[05/25 11:24:15   1313s] Executing marking Critical Nets1
[05/25 11:24:15   1313s] *** Timing Is met
[05/25 11:24:15   1313s] *** Check timing (0:00:00.0)
[05/25 11:24:15   1313s] Running postRoute recovery in postEcoRoute mode
[05/25 11:24:15   1313s] **optDesign ... cpu = 0:02:33, real = 0:02:35, mem = 1463.9M, totSessionCpu=0:21:53 **
[05/25 11:24:15   1313s]   Timing/DRV Snapshot: (TGT)
[05/25 11:24:15   1313s]      Weighted WNS: 0.000
[05/25 11:24:15   1313s]       All  PG WNS: 0.000
[05/25 11:24:15   1313s]       High PG WNS: 0.000
[05/25 11:24:15   1313s]       All  PG TNS: 0.000
[05/25 11:24:15   1313s]       High PG TNS: 0.000
[05/25 11:24:15   1313s]          Tran DRV: 0
[05/25 11:24:15   1313s]           Cap DRV: 0
[05/25 11:24:15   1313s]        Fanout DRV: 0
[05/25 11:24:15   1313s]            Glitch: 0
[05/25 11:24:15   1313s]    Category Slack: { [L, 5.031] [H, 6.629] }
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] Checking setup slack degradation ...
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] Recovery Manager:
[05/25 11:24:15   1313s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/25 11:24:15   1313s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/25 11:24:15   1313s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/25 11:24:15   1313s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] Checking DRV degradation...
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] Recovery Manager:
[05/25 11:24:15   1313s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 11:24:15   1313s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 11:24:15   1313s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 11:24:15   1313s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/25 11:24:15   1313s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1699.76M, totSessionCpu=0:21:54).
[05/25 11:24:15   1313s] **optDesign ... cpu = 0:02:34, real = 0:02:35, mem = 1463.9M, totSessionCpu=0:21:54 **
[05/25 11:24:15   1313s] 
[05/25 11:24:15   1313s] Latch borrow mode reset to max_borrow
[05/25 11:24:16   1314s] Reported timing to dir ./timingReports
[05/25 11:24:16   1314s] **optDesign ... cpu = 0:02:34, real = 0:02:36, mem = 1463.9M, totSessionCpu=0:21:54 **
[05/25 11:24:16   1314s] End AAE Lib Interpolated Model. (MEM=1699.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:16   1314s] Begin: glitch net info
[05/25 11:24:16   1314s] glitch slack range: number of glitch nets
[05/25 11:24:16   1314s] glitch slack < -0.32 : 0
[05/25 11:24:16   1314s] -0.32 < glitch slack < -0.28 : 0
[05/25 11:24:16   1314s] -0.28 < glitch slack < -0.24 : 0
[05/25 11:24:16   1314s] -0.24 < glitch slack < -0.2 : 0
[05/25 11:24:16   1314s] -0.2 < glitch slack < -0.16 : 0
[05/25 11:24:16   1314s] -0.16 < glitch slack < -0.12 : 0
[05/25 11:24:16   1314s] -0.12 < glitch slack < -0.08 : 0
[05/25 11:24:16   1314s] -0.08 < glitch slack < -0.04 : 0
[05/25 11:24:16   1314s] -0.04 < glitch slack : 0
[05/25 11:24:16   1314s] End: glitch net info
[05/25 11:24:16   1314s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1699.8M
[05/25 11:24:16   1314s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1315s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.031  |  6.629  |  5.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.037%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:02:38, mem = 1463.9M, totSessionCpu=0:21:56 **
[05/25 11:24:18   1315s]  ReSet Options after AAE Based Opt flow 
[05/25 11:24:18   1315s] Deleting Cell Server ...
[05/25 11:24:18   1315s] Deleting Lib Analyzer.
[05/25 11:24:18   1315s] *** Finished optDesign ***
[05/25 11:24:18   1315s] 
[05/25 11:24:18   1315s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:40 real=  0:02:42)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:24 real=  0:01:26)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.2 real=0:00:19.7)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.7 real=0:00:06.6)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:22.6 real=0:00:22.6)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.0 real=0:00:13.0)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/25 11:24:18   1315s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:24:18   1315s] Info: pop threads available for lower-level modules during optimization.
[05/25 11:24:18   1315s] Info: Destroy the CCOpt slew target map.
[05/25 11:24:18   1316s] <CMD> optDesign -postRoute -hold
[05/25 11:24:18   1316s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 11:24:18   1316s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/25 11:24:18   1316s] GigaOpt running with 1 threads.
[05/25 11:24:18   1316s] Info: 1 threads available for lower-level modules during optimization.
[05/25 11:24:18   1316s] #spOpts: N=45 mergeVia=F 
[05/25 11:24:18   1316s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1699.8M
[05/25 11:24:18   1316s] Core basic site is CoreSite
[05/25 11:24:18   1316s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1699.8M
[05/25 11:24:18   1316s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 11:24:18   1316s] SiteArray: use 1,091,496 bytes
[05/25 11:24:18   1316s] SiteArray: current memory after site array memory allocatiion 1699.8M
[05/25 11:24:18   1316s] SiteArray: FP blocked sites are writable
[05/25 11:24:18   1316s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1699.8M
[05/25 11:24:18   1316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 11:24:18   1316s] Mark StBox On SiteArr starts
[05/25 11:24:18   1316s] Mark StBox On SiteArr ends
[05/25 11:24:18   1316s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.003, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.003, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.040, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.041, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:24:18   1316s] Summary for sequential cells identification: 
[05/25 11:24:18   1316s]   Identified SBFF number: 104
[05/25 11:24:18   1316s]   Identified MBFF number: 0
[05/25 11:24:18   1316s]   Identified SB Latch number: 0
[05/25 11:24:18   1316s]   Identified MB Latch number: 0
[05/25 11:24:18   1316s]   Not identified SBFF number: 16
[05/25 11:24:18   1316s]   Not identified MBFF number: 0
[05/25 11:24:18   1316s]   Not identified SB Latch number: 0
[05/25 11:24:18   1316s]   Not identified MB Latch number: 0
[05/25 11:24:18   1316s]   Number of sequential cells which are not FFs: 32
[05/25 11:24:18   1316s]  Visiting view : setup_view
[05/25 11:24:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:24:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:24:18   1316s]  Visiting view : hold_view
[05/25 11:24:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:24:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:24:18   1316s]  Setting StdDelay to 23.90
[05/25 11:24:18   1316s] Creating Cell Server, finished. 
[05/25 11:24:18   1316s] 
[05/25 11:24:18   1316s] #spOpts: N=45 mergeVia=F 
[05/25 11:24:18   1316s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:18   1316s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting DPlace-Init at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] #spOpts: N=45 mergeVia=F 
[05/25 11:24:19   1316s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Starting CMU at level 4, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.032, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.004, MEM:1699.8M
[05/25 11:24:19   1316s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1699.8MB).
[05/25 11:24:19   1316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1699.8M
[05/25 11:24:19   1316s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1699.8M
[05/25 11:24:19   1316s] 
[05/25 11:24:19   1316s] Creating Lib Analyzer ...
[05/25 11:24:19   1316s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:24:19   1316s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 11:24:19   1316s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:24:19   1316s] 
[05/25 11:24:20   1317s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:57 mem=1715.8M
[05/25 11:24:20   1317s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:57 mem=1715.8M
[05/25 11:24:20   1317s] Creating Lib Analyzer, finished. 
[05/25 11:24:20   1317s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1466.6M, totSessionCpu=0:21:58 **
[05/25 11:24:20   1317s] Existing Dirty Nets : 0
[05/25 11:24:20   1317s] New Signature Flow (optDesignCheckOptions) ....
[05/25 11:24:20   1317s] #Created 488 library cell signatures
[05/25 11:24:20   1317s] #Created 15029 NETS and 0 SPECIALNETS signatures
[05/25 11:24:20   1317s] #Created 14950 instance signatures
[05/25 11:24:20   1317s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.86 (MB), peak = 1548.02 (MB)
[05/25 11:24:20   1317s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.89 (MB), peak = 1548.02 (MB)
[05/25 11:24:20   1317s] OPERPROF: Starting checkPlace at level 1, MEM:1715.8M
[05/25 11:24:20   1317s] #spOpts: N=45 
[05/25 11:24:20   1317s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.024, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.024, MEM:1715.8M
[05/25 11:24:20   1317s] Begin checking placement ... (start mem=1715.8M, init mem=1715.8M)
[05/25 11:24:20   1317s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.037, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.040, REAL:0.043, MEM:1715.8M
[05/25 11:24:20   1317s] *info: Placed = 14950          (Fixed = 52)
[05/25 11:24:20   1317s] *info: Unplaced = 0           
[05/25 11:24:20   1317s] Placement Density:59.04%(55095/93323)
[05/25 11:24:20   1317s] Placement Density (including fixed std cells):59.04%(55095/93323)
[05/25 11:24:20   1317s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.003, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.011, MEM:1715.8M
[05/25 11:24:20   1317s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1715.8M)
[05/25 11:24:20   1317s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.144, MEM:1715.8M
[05/25 11:24:20   1317s]  Initial DC engine is -> aae
[05/25 11:24:20   1317s]  
[05/25 11:24:20   1317s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/25 11:24:20   1317s]  
[05/25 11:24:20   1317s]  
[05/25 11:24:20   1317s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/25 11:24:20   1317s]  
[05/25 11:24:20   1317s] Reset EOS DB
[05/25 11:24:20   1317s] Ignoring AAE DB Resetting ...
[05/25 11:24:20   1317s]  Set Options for AAE Based Opt flow 
[05/25 11:24:20   1317s] *** optDesign -postRoute ***
[05/25 11:24:20   1317s] DRC Margin: user margin 0.0; extra margin 0
[05/25 11:24:20   1317s] Setup Target Slack: user slack 0
[05/25 11:24:20   1317s] Hold Target Slack: user slack 0
[05/25 11:24:20   1317s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.006, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.009, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.010, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.004, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.005, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.056, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.071, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.072, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1715.8M
[05/25 11:24:20   1317s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1715.8M
[05/25 11:24:20   1317s] Deleting Cell Server ...
[05/25 11:24:20   1317s] Deleting Lib Analyzer.
[05/25 11:24:20   1318s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:24:20   1318s] Summary for sequential cells identification: 
[05/25 11:24:20   1318s]   Identified SBFF number: 104
[05/25 11:24:20   1318s]   Identified MBFF number: 0
[05/25 11:24:20   1318s]   Identified SB Latch number: 0
[05/25 11:24:20   1318s]   Identified MB Latch number: 0
[05/25 11:24:20   1318s]   Not identified SBFF number: 16
[05/25 11:24:20   1318s]   Not identified MBFF number: 0
[05/25 11:24:20   1318s]   Not identified SB Latch number: 0
[05/25 11:24:20   1318s]   Not identified MB Latch number: 0
[05/25 11:24:20   1318s]   Number of sequential cells which are not FFs: 32
[05/25 11:24:20   1318s]  Visiting view : setup_view
[05/25 11:24:20   1318s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:24:20   1318s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:24:20   1318s]  Visiting view : hold_view
[05/25 11:24:20   1318s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:24:20   1318s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:24:20   1318s]  Setting StdDelay to 23.90
[05/25 11:24:20   1318s] Creating Cell Server, finished. 
[05/25 11:24:20   1318s] 
[05/25 11:24:20   1318s] Deleting Cell Server ...
[05/25 11:24:20   1318s] ** INFO : this run is activating 'postRoute' automaton
[05/25 11:24:20   1318s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d'. 15026 times net's RC data read were performed.
[05/25 11:24:20   1318s] Extraction called for design 'microcontroller_interface_8_8' of instances=14950 and nets=15029 using extraction engine 'postRoute' at effort level 'high' .
[05/25 11:24:20   1318s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 11:24:22   1319s] No changed net or region found. No need to perform incremental extraction.
[05/25 11:24:22   1319s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.032, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.033, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1723.0M
[05/25 11:24:22   1319s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1723.0M
[05/25 11:24:22   1319s] GigaOpt Hold Optimizer is used
[05/25 11:24:22   1319s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:24:22   1319s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1739.0M)
[05/25 11:24:22   1319s] End AAE Lib Interpolated Model. (MEM=1738.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:22   1319s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:00 mem=1739.0M ***
[05/25 11:24:22   1319s] 
[05/25 11:24:22   1319s] Creating Lib Analyzer ...
[05/25 11:24:22   1319s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:24:22   1319s] Summary for sequential cells identification: 
[05/25 11:24:22   1319s]   Identified SBFF number: 104
[05/25 11:24:22   1319s]   Identified MBFF number: 0
[05/25 11:24:22   1319s]   Identified SB Latch number: 0
[05/25 11:24:22   1319s]   Identified MB Latch number: 0
[05/25 11:24:22   1319s]   Not identified SBFF number: 16
[05/25 11:24:22   1319s]   Not identified MBFF number: 0
[05/25 11:24:22   1319s]   Not identified SB Latch number: 0
[05/25 11:24:22   1319s]   Not identified MB Latch number: 0
[05/25 11:24:22   1319s]   Number of sequential cells which are not FFs: 32
[05/25 11:24:22   1319s]  Visiting view : setup_view
[05/25 11:24:22   1319s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:24:22   1319s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:24:22   1319s]  Visiting view : hold_view
[05/25 11:24:22   1319s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:24:22   1319s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:24:22   1319s]  Setting StdDelay to 23.90
[05/25 11:24:22   1319s] Creating Cell Server, finished. 
[05/25 11:24:22   1319s] 
[05/25 11:24:22   1319s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:24:22   1319s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 11:24:22   1319s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:24:22   1319s] 
[05/25 11:24:23   1320s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:00 mem=1739.0M
[05/25 11:24:23   1320s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:00 mem=1739.0M
[05/25 11:24:23   1320s] Creating Lib Analyzer, finished. 
[05/25 11:24:23   1320s] Effort level <high> specified for reg2reg path_group
[05/25 11:24:24   1321s] End AAE Lib Interpolated Model. (MEM=1738.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:24   1321s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 11:24:24   1321s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 11:24:24   1321s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[05/25 11:24:24   1321s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 11:24:24   1321s] Begin IPO call back ...
[05/25 11:24:24   1321s] End IPO call back ...
[05/25 11:24:24   1321s] #################################################################################
[05/25 11:24:24   1321s] # Design Stage: PostRoute
[05/25 11:24:24   1321s] # Design Name: microcontroller_interface_8_8
[05/25 11:24:24   1321s] # Design Mode: 45nm
[05/25 11:24:24   1321s] # Analysis Mode: MMMC OCV 
[05/25 11:24:24   1321s] # Parasitics Mode: SPEF/RCDB
[05/25 11:24:24   1321s] # Signoff Settings: SI On 
[05/25 11:24:24   1321s] #################################################################################
[05/25 11:24:24   1321s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:24:24   1321s] Setting infinite Tws ...
[05/25 11:24:24   1321s] First Iteration Infinite Tw... 
[05/25 11:24:24   1321s] Calculate late delays in OCV mode...
[05/25 11:24:24   1321s] Calculate early delays in OCV mode...
[05/25 11:24:24   1321s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 11:24:24   1321s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 11:24:24   1321s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 11:24:24   1321s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:24   1321s] Total number of fetched objects 19682
[05/25 11:24:24   1321s] AAE_INFO-618: Total number of nets in the design is 15029,  100.0 percent of the nets selected for SI analysis
[05/25 11:24:24   1321s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/25 11:24:24   1321s] End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
[05/25 11:24:24   1321s] End delay calculation (fullDC). (MEM=0 CPU=0:00:08.1 REAL=0:00:08.0)
[05/25 11:24:24   1321s] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 0.0M) ***
[05/25 11:24:24   1321s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 11:24:24   1321s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 11:24:24   1321s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 11:24:24   1321s] 
[05/25 11:24:24   1321s] Executing IPO callback for view pruning ..
[05/25 11:24:24   1321s] Starting SI iteration 2
[05/25 11:24:24   1321s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:24:24   1321s] Calculate late delays in OCV mode...
[05/25 11:24:24   1321s] Calculate early delays in OCV mode...
[05/25 11:24:24   1321s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 11:24:24   1321s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:24:24   1321s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/25 11:24:24   1321s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 140. 
[05/25 11:24:24   1321s] Total number of fetched objects 19682
[05/25 11:24:24   1321s] AAE_INFO-618: Total number of nets in the design is 15029,  65.6 percent of the nets selected for SI analysis
[05/25 11:24:24   1321s] End delay calculation. (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
[05/25 11:24:24   1321s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.1 REAL=0:00:03.0)
[05/25 11:24:24   1321s] *** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 0.0M) ***
[05/25 11:24:24   1321s] *** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:00:33.4 mem=0.0M)
[05/25 11:24:24   1321s] 
[05/25 11:24:24   1321s] Active hold views:
[05/25 11:24:24   1321s]  hold_view
[05/25 11:24:24   1321s]   Dominating endpoints: 0
[05/25 11:24:24   1321s]   Dominating TNS: -0.000
[05/25 11:24:24   1321s] 
[05/25 11:24:24   1321s] Done building cte hold timing graph (fixHold) cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=0:00:33.5 mem=0.0M ***
[05/25 11:24:24   1321s] Timing Data dump into file /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/coe_eosdata_Vy5Id0/hold_view.twf, for view: hold_view 
[05/25 11:24:24   1321s] 	 Dumping view 1 hold_view 
[05/25 11:24:24   1321s] Done building hold timer [65453 node(s), 86931 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.8 real=0:00:17.0 totSessionCpu=0:00:36.8 mem=0.0M ***
[05/25 11:24:24   1321s] *** QThread HoldInit [finish] : cpu/real = 0:00:17.9/0:00:18.0 (1.0), mem = 0.0M
[05/25 11:24:42   1338s]  
_______________________________________________________________________
[05/25 11:24:43   1339s] Done building cte setup timing graph (fixHold) cpu=0:00:19.7 real=0:00:21.0 totSessionCpu=0:22:19 mem=1739.0M ***
[05/25 11:24:43   1339s] Setting latch borrow mode to budget during optimization.
[05/25 11:24:44   1340s] *info: category slack lower bound [L 0.0] default
[05/25 11:24:44   1340s] *info: category slack lower bound [H 0.0] reg2reg 
[05/25 11:24:44   1340s] --------------------------------------------------- 
[05/25 11:24:44   1340s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/25 11:24:44   1340s] --------------------------------------------------- 
[05/25 11:24:44   1340s]          WNS    reg2regWNS
[05/25 11:24:44   1340s]     5.031 ns      6.629 ns
[05/25 11:24:44   1340s] --------------------------------------------------- 
[05/25 11:24:44   1340s]   Timing Snapshot: (REF)
[05/25 11:24:44   1340s]      Weighted WNS: 0.000
[05/25 11:24:44   1340s]       All  PG WNS: 0.000
[05/25 11:24:44   1340s]       High PG WNS: 0.000
[05/25 11:24:44   1340s]       All  PG TNS: 0.000
[05/25 11:24:44   1340s]       High PG TNS: 0.000
[05/25 11:24:44   1340s]    Category Slack: { [L, 5.031] [H, 6.629] }
[05/25 11:24:44   1340s] 
[05/25 11:24:44   1341s] Restoring Auto Hold Views:  hold_view
[05/25 11:24:44   1341s] Restoring Active Hold Views:  hold_view 
[05/25 11:24:44   1341s] Restoring Hold Target Slack: 0
[05/25 11:24:44   1341s] Loading timing data from /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/coe_eosdata_Vy5Id0/hold_view.twf 
[05/25 11:24:44   1341s] 	 Loading view 1 hold_view 
[05/25 11:24:44   1341s] 
[05/25 11:24:44   1341s] *Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
[05/25 11:24:44   1341s] *Info: worst delay setup view: setup_view
[05/25 11:24:44   1341s] Footprint list for hold buffering (delay unit: ps)
[05/25 11:24:44   1341s] =================================================================
[05/25 11:24:44   1341s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/25 11:24:44   1341s] ------------------------------------------------------------------
[05/25 11:24:44   1341s] *Info:       13.9       3.18    5.0  41.48 CLKBUFX2LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       13.9       3.18    5.0  41.48 BUFX2LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       14.6       3.08    6.0  27.87 CLKBUFX3LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       14.6       3.08    6.0  27.87 BUFX3LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       16.5       3.12    7.0  21.08 CLKBUFX4LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       16.5       3.12    7.0  21.08 BUFX4LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       15.2       2.98    9.0  14.21 CLKBUFX6LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       15.2       2.98    9.0  14.21 BUFX6LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       28.9       3.26    9.0  82.72 DLY1X1LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       17.2       2.99   11.0  10.81 CLKBUFX8LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       17.2       2.99   11.0  10.81 BUFX8LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       38.4       3.19   11.0  21.08 DLY1X4LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       18.4       2.82   15.0   7.37 CLKBUFX12LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       18.4       2.82   15.0   7.37 BUFX12LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       54.5       3.47   17.0  82.72 DLY2X1LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       19.1       2.78   20.0   5.68 CLKBUFX16LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       19.1       2.78   20.0   5.68 BUFX16LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       64.1       3.39   20.0  21.08 DLY2X4LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       19.5       2.76   24.0   4.61 BUFX20LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       19.5       2.76   24.0   4.61 CLKBUFX20LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       80.1       3.54   24.0  82.72 DLY3X1LVT (A,Y)
[05/25 11:24:44   1341s] *Info:       89.7       3.48   26.0  21.08 DLY3X4LVT (A,Y)
[05/25 11:24:44   1341s] *Info:      105.8       3.57   29.0  82.72 DLY4X1LVT (A,Y)
[05/25 11:24:44   1341s] *Info:      115.4       3.52   31.0  21.08 DLY4X4LVT (A,Y)
[05/25 11:24:44   1341s] =================================================================
[05/25 11:24:44   1341s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1747.0M
[05/25 11:24:44   1341s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1747.0M
[05/25 11:24:45   1341s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.031  |  6.629  |  5.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  | -0.024  |
|           TNS (ns):|-190.871 |-190.004 | -0.868  |
|    Violating Paths:|  4740   |  4702   |   38    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.037%
------------------------------------------------------------
Deleting Cell Server ...
[05/25 11:24:45   1341s] Deleting Lib Analyzer.
[05/25 11:24:45   1341s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:24:45   1341s] Summary for sequential cells identification: 
[05/25 11:24:45   1341s]   Identified SBFF number: 104
[05/25 11:24:45   1341s]   Identified MBFF number: 0
[05/25 11:24:45   1341s]   Identified SB Latch number: 0
[05/25 11:24:45   1341s]   Identified MB Latch number: 0
[05/25 11:24:45   1341s]   Not identified SBFF number: 16
[05/25 11:24:45   1341s]   Not identified MBFF number: 0
[05/25 11:24:45   1341s]   Not identified SB Latch number: 0
[05/25 11:24:45   1341s]   Not identified MB Latch number: 0
[05/25 11:24:45   1341s]   Number of sequential cells which are not FFs: 32
[05/25 11:24:45   1341s]  Visiting view : setup_view
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:24:45   1341s]  Visiting view : hold_view
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:24:45   1341s]  Setting StdDelay to 23.90
[05/25 11:24:45   1341s] Creating Cell Server, finished. 
[05/25 11:24:45   1341s] 
[05/25 11:24:45   1341s] Deleting Cell Server ...
[05/25 11:24:45   1341s] 
[05/25 11:24:45   1341s] Creating Lib Analyzer ...
[05/25 11:24:45   1341s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 11:24:45   1341s] Summary for sequential cells identification: 
[05/25 11:24:45   1341s]   Identified SBFF number: 104
[05/25 11:24:45   1341s]   Identified MBFF number: 0
[05/25 11:24:45   1341s]   Identified SB Latch number: 0
[05/25 11:24:45   1341s]   Identified MB Latch number: 0
[05/25 11:24:45   1341s]   Not identified SBFF number: 16
[05/25 11:24:45   1341s]   Not identified MBFF number: 0
[05/25 11:24:45   1341s]   Not identified SB Latch number: 0
[05/25 11:24:45   1341s]   Not identified MB Latch number: 0
[05/25 11:24:45   1341s]   Number of sequential cells which are not FFs: 32
[05/25 11:24:45   1341s]  Visiting view : setup_view
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 11:24:45   1341s]  Visiting view : hold_view
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 11:24:45   1341s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 11:24:45   1341s]  Setting StdDelay to 23.90
[05/25 11:24:45   1341s] Creating Cell Server, finished. 
[05/25 11:24:45   1341s] 
[05/25 11:24:45   1341s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:24:45   1341s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 11:24:45   1341s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:24:45   1341s] 
[05/25 11:24:46   1342s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:22 mem=1747.0M
[05/25 11:24:46   1342s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:22 mem=1747.0M
[05/25 11:24:46   1342s] Creating Lib Analyzer, finished. 
[05/25 11:24:46   1342s] **optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1472.5M, totSessionCpu=0:22:23 **
[05/25 11:24:46   1342s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 11:24:46   1342s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 11:24:46   1342s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 11:24:46   1342s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 11:24:46   1342s] *info: Run optDesign holdfix with 1 thread.
[05/25 11:24:46   1342s] Info: 53 clock nets excluded from IPO operation.
[05/25 11:24:46   1343s] --------------------------------------------------- 
[05/25 11:24:46   1343s]    Hold Timing Summary  - Initial 
[05/25 11:24:46   1343s] --------------------------------------------------- 
[05/25 11:24:46   1343s]  Target slack:       0.0000 ns
[05/25 11:24:46   1343s]  View: hold_view 
[05/25 11:24:46   1343s]    WNS:      -0.0542
[05/25 11:24:46   1343s]    TNS:    -190.8702
[05/25 11:24:46   1343s]    VP :         4740
[05/25 11:24:46   1343s]    Worst hold path end point: DUT3_current_state_reg_0_/D 
[05/25 11:24:46   1343s] --------------------------------------------------- 
[05/25 11:24:46   1343s] Info: Done creating the CCOpt slew target map.
[05/25 11:24:46   1343s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 11:24:46   1343s] ### Creating PhyDesignMc. totSessionCpu=0:22:23 mem=1865.3M
[05/25 11:24:46   1343s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.3M
[05/25 11:24:46   1343s] #spOpts: N=45 mergeVia=F 
[05/25 11:24:46   1343s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1865.3M
[05/25 11:24:46   1343s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.029, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.3M
[05/25 11:24:47   1343s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1865.3MB).
[05/25 11:24:47   1343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:1865.3M
[05/25 11:24:47   1343s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:23 mem=1865.3M
[05/25 11:24:47   1343s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1865.3M
[05/25 11:24:47   1343s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1865.3M
[05/25 11:24:47   1343s] 
[05/25 11:24:47   1343s] *** Starting Core Fixing (fixHold) cpu=0:00:23.7 real=0:00:25.0 totSessionCpu=0:22:23 mem=1865.3M density=59.037% ***
[05/25 11:24:47   1343s] Optimizer Target Slack 0.000 StdDelay is 0.024  
[05/25 11:24:47   1343s] ### Creating LA Mngr. totSessionCpu=0:22:23 mem=1865.3M
[05/25 11:24:47   1343s] ### Creating LA Mngr, finished. totSessionCpu=0:22:23 mem=1865.3M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.031  |  6.629  |  5.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

Density: 59.037%
------------------------------------------------------------
[05/25 11:24:47   1344s] 
[05/25 11:24:47   1344s] Phase I ......
[05/25 11:24:47   1344s] *info: Hold Batch Commit is enabled
[05/25 11:24:47   1344s] *info: Levelized Batch Commit is enabled
[05/25 11:24:47   1344s] Executing transform: ECO Safe Resize
[05/25 11:24:47   1344s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:24:47   1344s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/25 11:24:47   1344s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:24:47   1344s] Worst hold path end point:
[05/25 11:24:47   1344s]   DUT3_current_state_reg_0_/D
[05/25 11:24:47   1344s]     net: DUT3_N325 (nrTerm=2)
[05/25 11:24:47   1344s] |   0|  -0.054|  -190.87|    4740|          0|       0(     0)|    59.04%|   0:00:00.0|  1865.3M|
[05/25 11:24:48   1345s] Worst hold path end point:
[05/25 11:24:48   1345s]   DUT3_current_state_reg_0_/D
[05/25 11:24:48   1345s]     net: DUT3_N325 (nrTerm=2)
[05/25 11:24:48   1345s] |   1|  -0.054|  -190.87|    4740|          0|       0(     0)|    59.04%|   0:00:01.0|  1865.3M|
[05/25 11:24:48   1345s] 
[05/25 11:24:48   1345s] Capturing REF for hold ...
[05/25 11:24:48   1345s]    Hold Timing Snapshot: (REF)
[05/25 11:24:48   1345s]              All PG WNS: -0.054
[05/25 11:24:48   1345s]              All PG TNS: -190.870
[05/25 11:24:48   1345s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:24:48   1345s] Executing transform: AddBuffer + LegalResize
[05/25 11:24:48   1345s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:24:48   1345s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/25 11:24:48   1345s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:24:49   1345s] Worst hold path end point:
[05/25 11:24:49   1345s]   DUT3_current_state_reg_0_/D
[05/25 11:24:49   1345s]     net: DUT3_N325 (nrTerm=2)
[05/25 11:24:49   1345s] |   0|  -0.054|  -190.87|    4740|          0|       0(     0)|    59.04%|   0:00:00.0|  1865.3M|
[05/25 11:26:05   1421s] Worst hold path end point:
[05/25 11:26:05   1421s]   DUT3_current_state_reg_0_/D
[05/25 11:26:05   1421s]     net: DUT3_N325 (nrTerm=2)
[05/25 11:26:05   1421s] |   1|  -0.054|   -37.34|    1198|       3824|       3(     0)|    74.74%|     0:01:17|  1937.2M|
[05/25 11:26:20   1436s] Worst hold path end point:
[05/25 11:26:20   1436s]   DUT3_current_state_reg_0_/D
[05/25 11:26:20   1436s]     net: DUT3_N325 (nrTerm=2)
[05/25 11:26:20   1436s] |   2|  -0.054|   -25.09|     656|        520|      43(     0)|    76.21%|   0:00:15.0|  1913.7M|
[05/25 11:26:30   1446s] Worst hold path end point:
[05/25 11:26:30   1446s]   DUT3_output_lit_reg_7_/D
[05/25 11:26:30   1446s]     net: instruction_out[7] (nrTerm=6)
[05/25 11:26:30   1446s] |   3|  -0.052|   -16.26|     602|        454|       3(     0)|    77.21%|   0:00:10.0|  1913.7M|
[05/25 11:26:38   1454s] Worst hold path end point:
[05/25 11:26:38   1454s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:38   1454s]     net: n3488 (nrTerm=2)
[05/25 11:26:38   1454s] |   4|  -0.047|    -4.89|     270|        521|       2(     0)|    78.28%|   0:00:08.0|  1915.2M|
[05/25 11:26:42   1458s] Worst hold path end point:
[05/25 11:26:42   1458s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:42   1458s]     net: n3488 (nrTerm=2)
[05/25 11:26:42   1458s] |   5|  -0.047|    -2.33|     143|        164|      10(     0)|    78.61%|   0:00:04.0|  1915.2M|
[05/25 11:26:43   1459s] Worst hold path end point:
[05/25 11:26:43   1459s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:43   1459s]     net: n3488 (nrTerm=2)
[05/25 11:26:43   1459s] |   6|  -0.047|    -1.74|      95|         56|       2(     0)|    78.72%|   0:00:01.0|  1915.2M|
[05/25 11:26:44   1460s] Worst hold path end point:
[05/25 11:26:44   1460s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:44   1460s]     net: n3488 (nrTerm=2)
[05/25 11:26:44   1460s] |   7|  -0.047|    -1.64|      85|         10|       1(     0)|    78.74%|   0:00:01.0|  1915.2M|
[05/25 11:26:44   1460s] Worst hold path end point:
[05/25 11:26:44   1460s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:44   1460s]     net: n3488 (nrTerm=2)
[05/25 11:26:44   1460s] |   8|  -0.047|    -1.64|      84|          1|       0(     0)|    78.74%|   0:00:00.0|  1915.2M|
[05/25 11:26:44   1460s] Worst hold path end point:
[05/25 11:26:44   1460s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:44   1460s]     net: n3488 (nrTerm=2)
[05/25 11:26:44   1460s] |   9|  -0.047|    -1.64|      84|          0|       0(     0)|    78.74%|   0:00:00.0|  1915.2M|
[05/25 11:26:44   1460s] 
[05/25 11:26:44   1460s] Capturing REF for hold ...
[05/25 11:26:44   1460s]    Hold Timing Snapshot: (REF)
[05/25 11:26:44   1460s]              All PG WNS: -0.047
[05/25 11:26:44   1460s]              All PG TNS: -1.644
[05/25 11:26:44   1460s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:26:44   1460s] 
[05/25 11:26:44   1460s] *info:    Total 5550 cells added for Phase I
[05/25 11:26:44   1460s] *info:    Total 64 instances resized for Phase I
[05/25 11:26:44   1460s] *info:        in which 0 FF resizing 
[05/25 11:26:44   1460s] --------------------------------------------------- 
[05/25 11:26:44   1460s]    Hold Timing Summary  - Phase I 
[05/25 11:26:44   1460s] --------------------------------------------------- 
[05/25 11:26:44   1460s]  Target slack:       0.0000 ns
[05/25 11:26:44   1460s]  View: hold_view 
[05/25 11:26:44   1460s]    WNS:      -0.0467
[05/25 11:26:44   1460s]    TNS:      -1.6440
[05/25 11:26:44   1460s]    VP :           84
[05/25 11:26:44   1460s]    Worst hold path end point: DUT2_instruction_array_reg_87__0_/D 
[05/25 11:26:44   1460s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.027  |  6.427  |  5.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

Density: 78.739%
------------------------------------------------------------
[05/25 11:26:44   1460s] 
[05/25 11:26:44   1460s] Phase II ......
[05/25 11:26:44   1460s] *info: Hold Batch Commit is enabled
[05/25 11:26:44   1460s] *info: Levelized Batch Commit is enabled
[05/25 11:26:44   1460s] Executing transform: AddBuffer
[05/25 11:26:44   1460s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:26:44   1460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/25 11:26:44   1460s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:26:45   1461s] Worst hold path end point:
[05/25 11:26:45   1461s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:45   1461s]     net: n3488 (nrTerm=2)
[05/25 11:26:45   1461s] |   0|  -0.047|    -1.64|      84|          0|       0(     0)|    78.74%|   0:00:00.0|  1925.2M|
[05/25 11:26:47   1463s] Worst hold path end point:
[05/25 11:26:47   1463s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:47   1463s]     net: n3488 (nrTerm=2)
[05/25 11:26:47   1463s] |   1|  -0.047|    -1.53|      82|          4|       0(     0)|    78.75%|   0:00:03.0|  1915.2M|
[05/25 11:26:47   1463s] Worst hold path end point:
[05/25 11:26:47   1463s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:47   1463s]     net: n3488 (nrTerm=2)
[05/25 11:26:47   1463s] |   2|  -0.047|    -1.51|      81|          1|       0(     0)|    78.76%|   0:00:00.0|  1915.2M|
[05/25 11:26:47   1463s] Worst hold path end point:
[05/25 11:26:47   1463s]   DUT2_instruction_array_reg_87__0_/D
[05/25 11:26:47   1463s]     net: n3488 (nrTerm=2)
[05/25 11:26:47   1463s] |   3|  -0.047|    -1.51|      81|          0|       0(     0)|    78.76%|   0:00:00.0|  1915.2M|
[05/25 11:26:47   1463s] 
[05/25 11:26:47   1463s] Capturing REF for hold ...
[05/25 11:26:47   1463s]    Hold Timing Snapshot: (REF)
[05/25 11:26:47   1463s]              All PG WNS: -0.047
[05/25 11:26:47   1463s]              All PG TNS: -1.512
[05/25 11:26:47   1463s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 11:26:47   1463s] 
[05/25 11:26:47   1463s] *info:    Total 5 cells added for Phase II
[05/25 11:26:47   1463s] --------------------------------------------------- 
[05/25 11:26:47   1463s]    Hold Timing Summary  - Phase II 
[05/25 11:26:47   1463s] --------------------------------------------------- 
[05/25 11:26:47   1463s]  Target slack:       0.0000 ns
[05/25 11:26:47   1463s]  View: hold_view 
[05/25 11:26:47   1463s]    WNS:      -0.0467
[05/25 11:26:47   1463s]    TNS:      -1.5119
[05/25 11:26:47   1463s]    VP :           81
[05/25 11:26:47   1463s]    Worst hold path end point: DUT2_instruction_array_reg_87__0_/D 
[05/25 11:26:47   1463s] --------------------------------------------------- 

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.027  |  6.427  |  5.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

Density: 78.756%
------------------------------------------------------------
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] =======================================================================
[05/25 11:26:48   1464s]                 Reasons for remaining hold violations
[05/25 11:26:48   1464s] =======================================================================
[05/25 11:26:48   1464s] *info: Total 254 net(s) have violated hold timing slacks.
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] Buffering failure reasons
[05/25 11:26:48   1464s] ------------------------------------------------
[05/25 11:26:48   1464s] *info:    40 net(s): Could not be fixed because of no legal loc.
[05/25 11:26:48   1464s] *info:    79 net(s): Could not be fixed because of DRV degradation.
[05/25 11:26:48   1464s] *info:   114 net(s): Could not be fixed because of routing congestion.
[05/25 11:26:48   1464s] *info:     1 net(s): Could not be fixed because of internal reason: DiagonalWireRcNode.
[05/25 11:26:48   1464s] *info:    18 net(s): Could not be fixed because of internal reason: SkipEvalRCNode.
[05/25 11:26:48   1464s] *info:     2 net(s): Could not be fixed because of internal reason: NoViolation.
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] Resizing failure reasons
[05/25 11:26:48   1464s] ------------------------------------------------
[05/25 11:26:48   1464s] *info:   172 net(s): Could not be fixed because of hold slack degradation.
[05/25 11:26:48   1464s] *info:    81 net(s): Could not be fixed because all the cells are filtered.
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] *** Finished Core Fixing (fixHold) cpu=0:02:25 real=0:02:26 totSessionCpu=0:24:24 mem=1925.2M density=78.756% ***
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] *info:
[05/25 11:26:48   1464s] *info: Added a total of 5555 cells to fix/reduce hold violation
[05/25 11:26:48   1464s] *info:          in which 4300 termBuffering
[05/25 11:26:48   1464s] *info:          in which 0 dummyBuffering
[05/25 11:26:48   1464s] *info:
[05/25 11:26:48   1464s] *info: Summary: 
[05/25 11:26:48   1464s] *info:         1061 cells of type 'CLKBUFX2LVT' (5.0, 	41.478) used
[05/25 11:26:48   1464s] *info:           96 cells of type 'CLKBUFX3LVT' (6.0, 	27.873) used
[05/25 11:26:48   1464s] *info:          288 cells of type 'CLKBUFX4LVT' (7.0, 	21.081) used
[05/25 11:26:48   1464s] *info:           26 cells of type 'CLKBUFX6LVT' (9.0, 	14.211) used
[05/25 11:26:48   1464s] *info:          522 cells of type 'DLY1X1LVT' (9.0, 	82.722) used
[05/25 11:26:48   1464s] *info:            9 cells of type 'CLKBUFX8LVT' (11.0, 	10.810) used
[05/25 11:26:48   1464s] *info:         3314 cells of type 'DLY1X4LVT' (11.0, 	21.083) used
[05/25 11:26:48   1464s] *info:            4 cells of type 'CLKBUFX12LVT' (15.0, 	7.372) used
[05/25 11:26:48   1464s] *info:          208 cells of type 'DLY2X1LVT' (17.0, 	82.722) used
[05/25 11:26:48   1464s] *info:            5 cells of type 'CLKBUFX16LVT' (20.0, 	5.680) used
[05/25 11:26:48   1464s] *info:           13 cells of type 'DLY2X4LVT' (20.0, 	21.083) used
[05/25 11:26:48   1464s] *info:            4 cells of type 'BUFX20LVT' (24.0, 	4.614) used
[05/25 11:26:48   1464s] *info:            2 cells of type 'DLY3X1LVT' (24.0, 	82.722) used
[05/25 11:26:48   1464s] *info:            2 cells of type 'DLY3X4LVT' (26.0, 	21.083) used
[05/25 11:26:48   1464s] *info:            1 cell  of type 'DLY4X1LVT' (29.0, 	82.723) used
[05/25 11:26:48   1464s] *info:
[05/25 11:26:48   1464s] *info: Total 64 instances resized
[05/25 11:26:48   1464s] *info:       in which 0 FF resizing
[05/25 11:26:48   1464s] *info:
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] *** Finish Post Route Hold Fixing (cpu=0:02:25 real=0:02:26 totSessionCpu=0:24:24 mem=1925.2M density=78.756%) ***
[05/25 11:26:48   1464s] **INFO: total 14837 insts, 0 nets marked don't touch
[05/25 11:26:48   1464s] **INFO: total 14837 insts, 0 nets marked don't touch DB property
[05/25 11:26:48   1464s] **INFO: total 14837 insts, 0 nets unmarked don't touch

[05/25 11:26:48   1464s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] #spOpts: N=45 
[05/25 11:26:48   1464s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.030, REAL:0.036, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.030, REAL:0.036, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1906.1MB).
[05/25 11:26:48   1464s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.058, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.058, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting RefinePlace at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] *** Starting refinePlace (0:24:24 mem=1906.1M) ***
[05/25 11:26:48   1464s] Total net bbox length = 5.340e+05 (2.710e+05 2.630e+05) (ext = 4.476e+03)
[05/25 11:26:48   1464s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] Starting refinePlace ...
[05/25 11:26:48   1464s]   Spread Effort: high, post-route mode, useDDP on.
[05/25 11:26:48   1464s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1906.1MB) @(0:24:24 - 0:24:24).
[05/25 11:26:48   1464s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:26:48   1464s] wireLenOptFixPriorityInst 4707 inst fixed
[05/25 11:26:48   1464s] 
[05/25 11:26:48   1464s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[05/25 11:26:48   1464s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:26:48   1464s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1906.1MB) @(0:24:24 - 0:24:25).
[05/25 11:26:48   1464s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 11:26:48   1464s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1906.1MB
[05/25 11:26:48   1464s] Statistics of distance of Instance movement in refine placement:
[05/25 11:26:48   1464s]   maximum (X+Y) =         0.00 um
[05/25 11:26:48   1464s]   mean    (X+Y) =         0.00 um
[05/25 11:26:48   1464s] Summary Report:
[05/25 11:26:48   1464s] Instances move: 0 (out of 20453 movable)
[05/25 11:26:48   1464s] Instances flipped: 0
[05/25 11:26:48   1464s] Mean displacement: 0.00 um
[05/25 11:26:48   1464s] Max displacement: 0.00 um 
[05/25 11:26:48   1464s] Total instances moved : 0
[05/25 11:26:48   1464s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.395, MEM:1906.1M
[05/25 11:26:48   1464s] Total net bbox length = 5.340e+05 (2.710e+05 2.630e+05) (ext = 4.476e+03)
[05/25 11:26:48   1464s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1906.1MB
[05/25 11:26:48   1464s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1906.1MB) @(0:24:24 - 0:24:25).
[05/25 11:26:48   1464s] *** Finished refinePlace (0:24:25 mem=1906.1M) ***
[05/25 11:26:48   1464s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.450, REAL:0.449, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.580, REAL:0.586, MEM:1906.1M
[05/25 11:26:48   1464s] #spOpts: N=45 
[05/25 11:26:48   1464s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.035, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.036, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.010, MEM:1906.1M
[05/25 11:26:48   1464s] default core: bins with density > 0.750 = 86.42 % ( 280 / 324 )
[05/25 11:26:48   1464s] Density distribution unevenness ratio = 8.588%
[05/25 11:26:48   1464s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1906.1M
[05/25 11:26:48   1464s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1906.1M
[05/25 11:26:49   1465s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1834.0M
[05/25 11:26:49   1465s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M
[05/25 11:26:49   1465s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.027  |  6.427  |  5.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:29, mem = 1572.4M, totSessionCpu=0:24:26 **
[05/25 11:26:49   1465s] -routeWithEco false                       # bool, default=false
[05/25 11:26:49   1465s] -routeWithEco true                        # bool, default=false, user setting
[05/25 11:26:49   1465s] -routeSelectedNetOnly false               # bool, default=false
[05/25 11:26:49   1465s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 11:26:49   1465s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 11:26:49   1465s] Existing Dirty Nets : 10247
[05/25 11:26:49   1465s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/25 11:26:49   1465s] Reset Dirty Nets : 10247
[05/25 11:26:49   1465s] 
[05/25 11:26:49   1465s] globalDetailRoute
[05/25 11:26:49   1465s] 
[05/25 11:26:49   1465s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[05/25 11:26:49   1465s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/25 11:26:49   1465s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/25 11:26:49   1465s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 11:26:49   1465s] #setNanoRouteMode -routeWithEco true
[05/25 11:26:49   1465s] #setNanoRouteMode -routeWithSiDriven false
[05/25 11:26:49   1465s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 11:26:49   1465s] #Start globalDetailRoute on Wed May 25 11:26:49 2022
[05/25 11:26:49   1465s] #
[05/25 11:26:49   1465s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d'. 18541 times net's RC data read were performed.
[05/25 11:26:50   1466s] ### Net info: total nets: 20584
[05/25 11:26:50   1466s] ### Net info: dirty nets: 0
[05/25 11:26:50   1466s] ### Net info: marked as disconnected nets: 0
[05/25 11:26:50   1466s] ### Net info: fully routed nets: 10328
[05/25 11:26:50   1466s] ### Net info: trivial (single pin) nets: 0
[05/25 11:26:50   1466s] ### Net info: unrouted nets: 4303
[05/25 11:26:50   1466s] ### Net info: re-extraction nets: 5953
[05/25 11:26:50   1466s] ### Net info: ignored nets: 0
[05/25 11:26:50   1466s] ### Net info: skip routing nets: 0
[05/25 11:26:51   1467s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/25 11:26:51   1467s] #RTESIG:78da8d904d0b824014455bf72b1e538b09d2e6cd8733b334681716616ec56014413474fc
[05/25 11:26:51   1467s] #       ff456dabe96eefe15cb8ab7571b8004113238bee8cf11221bba0618af30899d23b34e5b3
[05/25 11:26:51   1467s] #       baeec972b53e9d73440318b35780d6dd50f92dcc931b6172deb77db37973d26a20d5ec07
[05/25 11:26:51   1467s] #       0274f2e3b3f8882133085cc4362844540aeaaa9b1cd0db30749f212e149034cb0f59961e
[05/25 11:26:51   1467s] #       8b3c302e50821fe79f46616d9091520719c51112a06def5de3c62f8cc0b047d8f00d4afe
[05/25 11:26:51   1467s] #       2192fc0f914e807c7d71f1000d1faa34
[05/25 11:26:51   1467s] #
[05/25 11:26:51   1467s] #Loading the last recorded routing design signature
[05/25 11:26:51   1467s] #Created 5555 NETS and 0 SPECIALNETS new signatures
[05/25 11:26:51   1467s] #Summary of the placement changes since last routing:
[05/25 11:26:51   1467s] #  Number of instances added (including moved) = 5558
[05/25 11:26:51   1467s] #  Number of instances deleted (including moved) = 3
[05/25 11:26:51   1467s] #  Total number of placement changes (moved instances are counted twice) = 5561
[05/25 11:26:51   1467s] #RTESIG:78da8d904d0b824014455bf72b1e538b09d2e6cd8733b334681716616ec56014413474fc
[05/25 11:26:51   1467s] #       ff456dabe96eefe15cb8ab7571b8004113238bee8cf11221bba0618af30899d23b34e5b3
[05/25 11:26:51   1467s] #       baeec972b53e9d73440318b35780d6dd50f92dcc931b6172deb77db37973d26a20d5ec07
[05/25 11:26:51   1467s] #       0274f2e3b3f8882133085cc4362844540aeaaa9b1cd0db30749f212e149034cb0f59961e
[05/25 11:26:51   1467s] #       8b3c302e50821fe79f46616d9091520719c51112a06def5de3c62f8cc0b047d8f00d4afe
[05/25 11:26:51   1467s] #       2192fc0f914e807c7d71f1000d1faa34
[05/25 11:26:51   1467s] #
[05/25 11:26:51   1467s] #Start routing data preparation on Wed May 25 11:26:51 2022
[05/25 11:26:51   1467s] #
[05/25 11:26:51   1467s] #Minimum voltage of a net in the design = 0.000.
[05/25 11:26:51   1467s] #Maximum voltage of a net in the design = 1.100.
[05/25 11:26:51   1467s] #Voltage range [0.000 - 1.100] has 20582 nets.
[05/25 11:26:51   1467s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 11:26:51   1467s] #Voltage range [0.900 - 1.100] has 1 net.
[05/25 11:26:53   1469s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 11:26:53   1469s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 11:26:53   1469s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 11:26:53   1469s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 11:26:53   1469s] #Regenerating Ggrids automatically.
[05/25 11:26:53   1469s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 11:26:53   1469s] #Using automatically generated G-grids.
[05/25 11:26:53   1469s] #Done routing data preparation.
[05/25 11:26:53   1469s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1554.77 (MB), peak = 1657.01 (MB)
[05/25 11:26:53   1469s] #Merging special wires...
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 160.64000 217.44500 ) on Metal1 for NET FE_OFN21_n1232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 188.84000 202.45500 ) on Metal1 for NET FE_OFN297_n10299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 184.15000 202.44500 ) on Metal1 for NET FE_OFN297_n10299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 195.03500 231.25500 ) on Metal1 for NET n10598. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 196.43500 207.31500 ) on Metal1 for NET n10602. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 203.10000 190.23500 ) on Metal1 for NET FE_PHN4942_instruction_out_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 194.10000 183.39500 ) on Metal1 for NET instruction_out[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 184.90000 202.32500 ) on Metal1 for NET instruction_out[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 184.73500 190.23000 ) on Metal1 for NET instruction_out[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 209.30000 207.33500 ) on Metal1 for NET FE_PHN4945_instruction_out_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 162.33500 260.44500 ) on Metal1 for NET instruction_out[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 196.70000 197.07500 ) on Metal1 for NET FE_PHN4877_n10582. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 188.91500 202.30000 ) on Metal1 for NET DUT3_o_select. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 186.29000 197.18000 ) on Metal1 for NET DUT3_o_select. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.16000 202.20500 ) on Metal1 for NET bit_select[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 183.03500 214.15500 ) on Metal1 for NET n10584. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 158.90000 200.49500 ) on Metal1 for NET opInstruction[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 168.49000 215.88000 ) on Metal1 for NET DUT3_current_state[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 185.63500 216.00000 ) on Metal1 for NET instruction_out[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 185.13500 192.04500 ) on Metal1 for NET instruction_out[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 11:26:53   1469s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/25 11:26:53   1469s] #To increase the message display limit, refer to the product command reference manual.
[05/25 11:26:53   1469s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET DUT2_instruction_array[2588]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[05/25 11:26:53   1469s] #
[05/25 11:26:53   1469s] #Connectivity extraction summary:
[05/25 11:26:53   1469s] #5953 routed nets are extracted.
[05/25 11:26:53   1469s] #    5952 (28.92%) extracted nets are partially routed.
[05/25 11:26:53   1469s] #10328 routed net(s) are imported.
[05/25 11:26:53   1469s] #4300 (20.89%) nets are without wires.
[05/25 11:26:53   1469s] #3 nets are fixed|skipped|trivial (not extracted).
[05/25 11:26:53   1469s] #Total number of nets = 20584.
[05/25 11:26:53   1469s] #
[05/25 11:26:53   1470s] #Found 0 nets for post-route si or timing fixing.
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #Finished routing data preparation on Wed May 25 11:26:53 2022
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #Cpu time = 00:00:03
[05/25 11:26:53   1470s] #Elapsed time = 00:00:03
[05/25 11:26:53   1470s] #Increased memory = 5.80 (MB)
[05/25 11:26:53   1470s] #Total memory = 1555.97 (MB)
[05/25 11:26:53   1470s] #Peak memory = 1657.01 (MB)
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #Start global routing on Wed May 25 11:26:53 2022
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #Number of eco nets is 5952
[05/25 11:26:53   1470s] #
[05/25 11:26:53   1470s] #Start global routing data preparation on Wed May 25 11:26:53 2022
[05/25 11:26:53   1470s] #
[05/25 11:26:54   1470s] #Start routing resource analysis on Wed May 25 11:26:54 2022
[05/25 11:26:54   1470s] #
[05/25 11:26:55   1471s] #Routing resource analysis is done on Wed May 25 11:26:55 2022
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #  Resource Analysis:
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 11:26:55   1471s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 11:26:55   1471s] #  --------------------------------------------------------------
[05/25 11:26:55   1471s] #  Metal1         H        1760           0       13806    73.83%
[05/25 11:26:55   1471s] #  Metal2         V        1683           0       13806     2.59%
[05/25 11:26:55   1471s] #  Metal3         H        1760           0       13806     0.00%
[05/25 11:26:55   1471s] #  Metal4         V        1683           0       13806     2.59%
[05/25 11:26:55   1471s] #  Metal5         H        1760           0       13806     0.00%
[05/25 11:26:55   1471s] #  Metal6         V        1683           0       13806     2.59%
[05/25 11:26:55   1471s] #  --------------------------------------------------------------
[05/25 11:26:55   1471s] #  Total                  10329       0.00%       82836    13.60%
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #  53 nets (0.26%) with 1 preferred extra spacing.
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #Global routing data preparation is done on Wed May 25 11:26:55 2022
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1558.50 (MB), peak = 1657.01 (MB)
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1558.50 (MB), peak = 1657.01 (MB)
[05/25 11:26:55   1471s] #
[05/25 11:26:55   1471s] #start global routing iteration 1...
[05/25 11:26:56   1472s] #Initial_route: 1.01270
[05/25 11:26:58   1474s] #Reroute: 1.37135
[05/25 11:26:58   1474s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1606.36 (MB), peak = 1657.01 (MB)
[05/25 11:26:58   1474s] #
[05/25 11:26:58   1474s] #start global routing iteration 2...
[05/25 11:26:59   1475s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.44 (MB), peak = 1657.01 (MB)
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/25 11:26:59   1475s] #Total number of routable nets = 20581.
[05/25 11:26:59   1475s] #Total number of nets in the design = 20584.
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #10252 routable nets have only global wires.
[05/25 11:26:59   1475s] #10329 routable nets have only detail routed wires.
[05/25 11:26:59   1475s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Routed nets constraints summary:
[05/25 11:26:59   1475s] #-----------------------------
[05/25 11:26:59   1475s] #        Rules   Unconstrained  
[05/25 11:26:59   1475s] #-----------------------------
[05/25 11:26:59   1475s] #      Default           10252  
[05/25 11:26:59   1475s] #-----------------------------
[05/25 11:26:59   1475s] #        Total           10252  
[05/25 11:26:59   1475s] #-----------------------------
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Routing constraints summary of the whole design:
[05/25 11:26:59   1475s] #------------------------------------------------
[05/25 11:26:59   1475s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 11:26:59   1475s] #------------------------------------------------
[05/25 11:26:59   1475s] #      Default                 53           20528  
[05/25 11:26:59   1475s] #------------------------------------------------
[05/25 11:26:59   1475s] #        Total                 53           20528  
[05/25 11:26:59   1475s] #------------------------------------------------
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #                 OverCon       OverCon       OverCon          
[05/25 11:26:59   1475s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/25 11:26:59   1475s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[05/25 11:26:59   1475s] #  ------------------------------------------------------------
[05/25 11:26:59   1475s] #  Metal1       14(0.26%)      0(0.00%)      0(0.00%)   (0.26%)
[05/25 11:26:59   1475s] #  Metal2      198(1.43%)      9(0.07%)      1(0.01%)   (1.51%)
[05/25 11:26:59   1475s] #  Metal3       10(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
[05/25 11:26:59   1475s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 11:26:59   1475s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 11:26:59   1475s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/25 11:26:59   1475s] #  ------------------------------------------------------------
[05/25 11:26:59   1475s] #     Total    222(0.30%)      9(0.01%)      1(0.00%)   (0.31%)
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/25 11:26:59   1475s] #  Overflow after GR: 0.03% H + 0.28% V
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Complete Global Routing.
[05/25 11:26:59   1475s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:26:59   1475s] #Total wire length = 614060 um.
[05/25 11:26:59   1475s] #Total half perimeter of net bounding box = 550146 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal1 = 7837 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal2 = 134214 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal3 = 194750 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal4 = 142464 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal5 = 103977 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal6 = 30818 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:26:59   1475s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:26:59   1475s] #Total number of vias = 168192
[05/25 11:26:59   1475s] #Up-Via Summary (total 168192):
[05/25 11:26:59   1475s] #           
[05/25 11:26:59   1475s] #-----------------------
[05/25 11:26:59   1475s] # Metal1          76314
[05/25 11:26:59   1475s] # Metal2          63413
[05/25 11:26:59   1475s] # Metal3          20620
[05/25 11:26:59   1475s] # Metal4           6397
[05/25 11:26:59   1475s] # Metal5           1448
[05/25 11:26:59   1475s] #-----------------------
[05/25 11:26:59   1475s] #                168192 
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Max overcon = 5 tracks.
[05/25 11:26:59   1475s] #Total overcon = 0.31%.
[05/25 11:26:59   1475s] #Worst layer Gcell overcon rate = 0.07%.
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Global routing statistics:
[05/25 11:26:59   1475s] #Cpu time = 00:00:06
[05/25 11:26:59   1475s] #Elapsed time = 00:00:06
[05/25 11:26:59   1475s] #Increased memory = 50.29 (MB)
[05/25 11:26:59   1475s] #Total memory = 1606.46 (MB)
[05/25 11:26:59   1475s] #Peak memory = 1657.01 (MB)
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #Finished global routing on Wed May 25 11:26:59 2022
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #
[05/25 11:26:59   1475s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.22 (MB), peak = 1657.01 (MB)
[05/25 11:26:59   1475s] #Start Track Assignment.
[05/25 11:27:03   1479s] #Done with 10844 horizontal wires in 1 hboxes and 12250 vertical wires in 1 hboxes.
[05/25 11:27:07   1483s] #Done with 1701 horizontal wires in 1 hboxes and 1748 vertical wires in 1 hboxes.
[05/25 11:27:07   1483s] #Complete Track Assignment.
[05/25 11:27:07   1483s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:27:07   1483s] #Total wire length = 628521 um.
[05/25 11:27:07   1483s] #Total half perimeter of net bounding box = 550146 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal1 = 10527 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal2 = 138882 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal3 = 201187 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal4 = 142491 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal5 = 104448 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal6 = 30986 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:27:07   1483s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:27:07   1483s] #Total number of vias = 168192
[05/25 11:27:07   1483s] #Up-Via Summary (total 168192):
[05/25 11:27:07   1483s] #           
[05/25 11:27:07   1483s] #-----------------------
[05/25 11:27:07   1483s] # Metal1          76314
[05/25 11:27:07   1483s] # Metal2          63413
[05/25 11:27:07   1483s] # Metal3          20620
[05/25 11:27:07   1483s] # Metal4           6397
[05/25 11:27:07   1483s] # Metal5           1448
[05/25 11:27:07   1483s] #-----------------------
[05/25 11:27:07   1483s] #                168192 
[05/25 11:27:07   1483s] #
[05/25 11:27:07   1483s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1649.41 (MB), peak = 1657.01 (MB)
[05/25 11:27:07   1483s] #
[05/25 11:27:07   1483s] #number of short segments in preferred routing layers
[05/25 11:27:07   1483s] #	
[05/25 11:27:07   1483s] #	
[05/25 11:27:07   1483s] #
[05/25 11:27:07   1483s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 11:27:07   1483s] #Cpu time = 00:00:17
[05/25 11:27:07   1483s] #Elapsed time = 00:00:17
[05/25 11:27:07   1483s] #Increased memory = 99.48 (MB)
[05/25 11:27:07   1483s] #Total memory = 1649.42 (MB)
[05/25 11:27:07   1483s] #Peak memory = 1657.01 (MB)
[05/25 11:27:08   1484s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 11:27:09   1485s] #
[05/25 11:27:09   1485s] #Start Detail Routing..
[05/25 11:27:09   1485s] #start initial detail routing ...
[05/25 11:27:09   1485s] ### For initial detail routing, marked 9185 dont-route nets (design has 0 dirty nets, 16605 dirty-areas, pro-iter=0,is-in-pro:0)
[05/25 11:28:45   1581s] # ECO: 1.1% of the total area was rechecked for DRC, and 89.2% required routing.
[05/25 11:28:45   1581s] #   number of violations = 550
[05/25 11:28:45   1581s] #
[05/25 11:28:45   1581s] #    By Layer and Type :
[05/25 11:28:45   1581s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[05/25 11:28:45   1581s] #	Metal1        3        1       18        0       22
[05/25 11:28:45   1581s] #	Metal2       21        0      498        6      525
[05/25 11:28:45   1581s] #	Metal3        0        0        1        2        3
[05/25 11:28:45   1581s] #	Totals       24        1      517        8      550
[05/25 11:28:45   1581s] #5558 out of 20505 instances (27.1%) need to be verified(marked ipoed), dirty area = 17.5%.
[05/25 11:28:45   1581s] #0.0% of the total area is being checked for drcs
[05/25 11:28:45   1581s] #0.0% of the total area was checked
[05/25 11:28:45   1581s] #   number of violations = 550
[05/25 11:28:45   1581s] #
[05/25 11:28:45   1581s] #    By Layer and Type :
[05/25 11:28:45   1581s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[05/25 11:28:45   1581s] #	Metal1        3        1       18        0       22
[05/25 11:28:45   1581s] #	Metal2       21        0      498        6      525
[05/25 11:28:45   1581s] #	Metal3        0        0        1        2        3
[05/25 11:28:45   1581s] #	Totals       24        1      517        8      550
[05/25 11:28:45   1581s] #cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1643.96 (MB), peak = 1657.01 (MB)
[05/25 11:28:46   1582s] #start 1st optimization iteration ...
[05/25 11:29:10   1606s] #   number of violations = 7
[05/25 11:29:10   1606s] #
[05/25 11:29:10   1606s] #    By Layer and Type :
[05/25 11:29:10   1606s] #	         MetSpc    Short   Totals
[05/25 11:29:10   1606s] #	Metal1        4        0        4
[05/25 11:29:10   1606s] #	Metal2        0        3        3
[05/25 11:29:10   1606s] #	Totals        4        3        7
[05/25 11:29:10   1606s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1625.63 (MB), peak = 1657.01 (MB)
[05/25 11:29:10   1606s] #start 2nd optimization iteration ...
[05/25 11:29:11   1607s] #   number of violations = 1
[05/25 11:29:11   1607s] #
[05/25 11:29:11   1607s] #    By Layer and Type :
[05/25 11:29:11   1607s] #	          Short   Totals
[05/25 11:29:11   1607s] #	Metal1        0        0
[05/25 11:29:11   1607s] #	Metal2        1        1
[05/25 11:29:11   1607s] #	Totals        1        1
[05/25 11:29:11   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1625.63 (MB), peak = 1657.01 (MB)
[05/25 11:29:11   1607s] #start 3rd optimization iteration ...
[05/25 11:29:11   1607s] #   number of violations = 0
[05/25 11:29:11   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1625.77 (MB), peak = 1657.01 (MB)
[05/25 11:29:11   1607s] #Complete Detail Routing.
[05/25 11:29:11   1607s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:29:11   1607s] #Total wire length = 615672 um.
[05/25 11:29:11   1607s] #Total half perimeter of net bounding box = 550146 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal1 = 4912 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal2 = 126820 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal3 = 193174 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal4 = 148958 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal5 = 109820 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:29:11   1607s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:29:11   1607s] #Total number of vias = 183680
[05/25 11:29:11   1607s] #Up-Via Summary (total 183680):
[05/25 11:29:11   1607s] #           
[05/25 11:29:11   1607s] #-----------------------
[05/25 11:29:11   1607s] # Metal1          76731
[05/25 11:29:11   1607s] # Metal2          71619
[05/25 11:29:11   1607s] # Metal3          25502
[05/25 11:29:11   1607s] # Metal4           8127
[05/25 11:29:11   1607s] # Metal5           1701
[05/25 11:29:11   1607s] #-----------------------
[05/25 11:29:11   1607s] #                183680 
[05/25 11:29:11   1607s] #
[05/25 11:29:11   1607s] #Total number of DRC violations = 0
[05/25 11:29:11   1607s] #Cpu time = 00:02:04
[05/25 11:29:11   1607s] #Elapsed time = 00:02:04
[05/25 11:29:11   1607s] #Increased memory = -50.21 (MB)
[05/25 11:29:11   1607s] #Total memory = 1599.21 (MB)
[05/25 11:29:11   1607s] #Peak memory = 1657.01 (MB)
[05/25 11:29:11   1608s] #
[05/25 11:29:11   1608s] #start routing for process antenna violation fix ...
[05/25 11:29:12   1608s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 11:29:13   1610s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1600.50 (MB), peak = 1657.01 (MB)
[05/25 11:29:13   1610s] #
[05/25 11:29:13   1610s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:29:13   1610s] #Total wire length = 615672 um.
[05/25 11:29:13   1610s] #Total half perimeter of net bounding box = 550146 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal1 = 4912 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal2 = 126820 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal3 = 193174 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal4 = 148958 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal5 = 109820 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:29:13   1610s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:29:13   1610s] #Total number of vias = 183680
[05/25 11:29:13   1610s] #Up-Via Summary (total 183680):
[05/25 11:29:13   1610s] #           
[05/25 11:29:13   1610s] #-----------------------
[05/25 11:29:14   1610s] # Metal1          76731
[05/25 11:29:14   1610s] # Metal2          71619
[05/25 11:29:14   1610s] # Metal3          25502
[05/25 11:29:14   1610s] # Metal4           8127
[05/25 11:29:14   1610s] # Metal5           1701
[05/25 11:29:14   1610s] #-----------------------
[05/25 11:29:14   1610s] #                183680 
[05/25 11:29:14   1610s] #
[05/25 11:29:14   1610s] #Total number of DRC violations = 0
[05/25 11:29:14   1610s] #Total number of net violated process antenna rule = 0
[05/25 11:29:14   1610s] #
[05/25 11:29:15   1611s] #
[05/25 11:29:15   1611s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 11:29:15   1611s] #Total wire length = 615672 um.
[05/25 11:29:15   1611s] #Total half perimeter of net bounding box = 550146 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal1 = 4912 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal2 = 126820 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal3 = 193174 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal4 = 148958 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal5 = 109820 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 11:29:15   1611s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 11:29:15   1611s] #Total number of vias = 183680
[05/25 11:29:15   1611s] #Up-Via Summary (total 183680):
[05/25 11:29:15   1611s] #           
[05/25 11:29:15   1611s] #-----------------------
[05/25 11:29:15   1611s] # Metal1          76731
[05/25 11:29:15   1611s] # Metal2          71619
[05/25 11:29:15   1611s] # Metal3          25502
[05/25 11:29:15   1611s] # Metal4           8127
[05/25 11:29:15   1611s] # Metal5           1701
[05/25 11:29:15   1611s] #-----------------------
[05/25 11:29:15   1611s] #                183680 
[05/25 11:29:15   1611s] #
[05/25 11:29:15   1611s] #Total number of DRC violations = 0
[05/25 11:29:15   1611s] #Total number of net violated process antenna rule = 0
[05/25 11:29:15   1611s] #
[05/25 11:29:15   1611s] #detailRoute Statistics:
[05/25 11:29:15   1611s] #Cpu time = 00:02:08
[05/25 11:29:15   1611s] #Elapsed time = 00:02:08
[05/25 11:29:15   1611s] #Increased memory = -48.60 (MB)
[05/25 11:29:15   1611s] #Total memory = 1600.82 (MB)
[05/25 11:29:15   1611s] #Peak memory = 1657.01 (MB)
[05/25 11:29:15   1611s] #Updating routing design signature
[05/25 11:29:15   1611s] #Created 488 library cell signatures
[05/25 11:29:15   1611s] #Created 20584 NETS and 0 SPECIALNETS signatures
[05/25 11:29:15   1612s] #Created 20505 instance signatures
[05/25 11:29:15   1612s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.98 (MB), peak = 1657.01 (MB)
[05/25 11:29:16   1612s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.98 (MB), peak = 1657.01 (MB)
[05/25 11:29:17   1613s] #
[05/25 11:29:17   1613s] #globalDetailRoute statistics:
[05/25 11:29:17   1613s] #Cpu time = 00:02:27
[05/25 11:29:17   1613s] #Elapsed time = 00:02:27
[05/25 11:29:17   1613s] #Increased memory = -14.86 (MB)
[05/25 11:29:17   1613s] #Total memory = 1557.55 (MB)
[05/25 11:29:17   1613s] #Peak memory = 1657.01 (MB)
[05/25 11:29:17   1613s] #Number of warnings = 22
[05/25 11:29:17   1613s] #Total number of warnings = 66
[05/25 11:29:17   1613s] #Number of fails = 0
[05/25 11:29:17   1613s] #Total number of fails = 0
[05/25 11:29:17   1613s] #Complete globalDetailRoute on Wed May 25 11:29:17 2022
[05/25 11:29:17   1613s] #
[05/25 11:29:17   1613s] ### 
[05/25 11:29:17   1613s] ###   Scalability Statistics
[05/25 11:29:17   1613s] ### 
[05/25 11:29:17   1613s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:29:17   1613s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/25 11:29:17   1613s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:29:17   1613s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 11:29:17   1613s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 11:29:17   1613s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 11:29:17   1613s] ###   DB Import                     |        00:00:01|        00:00:01|             1.1|
[05/25 11:29:17   1613s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/25 11:29:17   1613s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 11:29:17   1613s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[05/25 11:29:17   1613s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[05/25 11:29:17   1613s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[05/25 11:29:17   1613s] ###   Detail Routing                |        00:02:04|        00:02:04|             1.0|
[05/25 11:29:17   1613s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[05/25 11:29:17   1613s] ###   Entire Command                |        00:02:27|        00:02:27|             1.0|
[05/25 11:29:17   1613s] ### --------------------------------+----------------+----------------+----------------+
[05/25 11:29:17   1613s] ### 
[05/25 11:29:17   1613s] **optDesign ... cpu = 0:04:56, real = 0:04:57, mem = 1537.9M, totSessionCpu=0:26:53 **
[05/25 11:29:17   1613s] -routeWithEco false                       # bool, default=false
[05/25 11:29:17   1613s] -routeSelectedNetOnly false               # bool, default=false
[05/25 11:29:17   1613s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 11:29:17   1613s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 11:29:17   1613s] New Signature Flow (restoreNanoRouteOptions) ....
[05/25 11:29:17   1613s] Extraction called for design 'microcontroller_interface_8_8' of instances=20505 and nets=20584 using extraction engine 'postRoute' at effort level 'high' .
[05/25 11:29:17   1613s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 11:29:17   1613s] Nets changed is large. Going for full-chip extraction
[05/25 11:29:20   1615s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 11:29:20   1615s] 
[05/25 11:29:20   1615s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 11:29:20   1615s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 11:29:20   1615s] 
[05/25 11:29:20   1615s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:29:22   1617s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_11:29:17_15407_aeJ1fe/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 11:29:22   1617s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:29:22   1617s] IQuantus Extraction engine initialized successfully.
[05/25 11:29:22   1617s] 
[05/25 11:29:22   1617s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_11:29:17_15407_aeJ1fe/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 11:29:22   1617s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 1836.871M)
[05/25 11:29:22   1617s] 
[05/25 11:29:22   1617s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 1836.934M)
[05/25 11:29:25   1620s] Geometry processing of nets STARTED.................... DONE (NETS: 20581  Geometries: 460196  CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 1837.000M)
[05/25 11:29:28   1623s] 
[05/25 11:29:28   1623s] Extraction of Geometries STARTED.
[05/25 11:29:28   1623s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:30:22   1677s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:30:22   1677s] Extraction of Geometries DONE (NETS: 20581  CPU Time: 0:00:53.3  Real Time: 0:00:54.0  MEM: 1953.266M)
[05/25 11:30:22   1677s] 
[05/25 11:30:22   1677s] Parasitic Network Creation STARTED
[05/25 11:30:22   1677s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for storing RC.
[05/25 11:30:22   1678s] ...................
[05/25 11:30:24   1680s] Number of Extracted Resistors     : 345476
[05/25 11:30:24   1680s] Number of Extracted Ground Caps   : 367224
[05/25 11:30:24   1680s] Number of Extracted Coupling Caps : 96350
[05/25 11:30:24   1680s] Parasitic Network Creation DONE (Nets: 20581  CPU Time: 0:00:02.7  Real Time: 0:00:02.0  MEM: 1953.270M)
[05/25 11:30:24   1680s] 
[05/25 11:30:24   1680s] IQuantus Extraction engine is being closed... 
[05/25 11:30:25   1680s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1953.266M)
[05/25 11:30:25   1680s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:30:25   1680s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 11:30:25   1681s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1953.266M)
[05/25 11:30:25   1681s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:08  Real Time: 0:01:08  MEM: 1953.266M)
[05/25 11:30:25   1681s] **optDesign ... cpu = 0:06:03, real = 0:06:05, mem = 1596.1M, totSessionCpu=0:28:01 **
[05/25 11:30:25   1681s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 11:30:25   1681s] Begin IPO call back ...
[05/25 11:30:26   1681s] End IPO call back ...
[05/25 11:30:26   1681s] #################################################################################
[05/25 11:30:26   1681s] # Design Stage: PostRoute
[05/25 11:30:26   1681s] # Design Name: microcontroller_interface_8_8
[05/25 11:30:26   1681s] # Design Mode: 45nm
[05/25 11:30:26   1681s] # Analysis Mode: MMMC OCV 
[05/25 11:30:26   1681s] # Parasitics Mode: SPEF/RCDB
[05/25 11:30:26   1681s] # Signoff Settings: SI On 
[05/25 11:30:26   1681s] #################################################################################
[05/25 11:30:27   1682s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:30:27   1682s] Setting infinite Tws ...
[05/25 11:30:27   1682s] First Iteration Infinite Tw... 
[05/25 11:30:27   1682s] Calculate early delays in OCV mode...
[05/25 11:30:27   1682s] Calculate late delays in OCV mode...
[05/25 11:30:27   1682s] Topological Sorting (REAL = 0:00:00.0, MEM = 1867.0M, InitMEM = 1863.9M)
[05/25 11:30:27   1682s] Start delay calculation (fullDC) (1 T). (MEM=1866.99)
[05/25 11:30:27   1682s] Initializing multi-corner resistance tables ...
[05/25 11:30:27   1683s] End AAE Lib Interpolated Model. (MEM=1883.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:27   1683s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d' for reading.
[05/25 11:30:27   1683s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1883.4M)
[05/25 11:30:27   1683s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:30:28   1684s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[05/25 11:30:38   1693s] Total number of fetched objects 25237
[05/25 11:30:38   1693s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 11:30:38   1694s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/25 11:30:38   1694s] End delay calculation. (MEM=1931.1 CPU=0:00:10.6 REAL=0:00:11.0)
[05/25 11:30:38   1694s] End delay calculation (fullDC). (MEM=1931.1 CPU=0:00:11.3 REAL=0:00:11.0)
[05/25 11:30:38   1694s] *** CDM Built up (cpu=0:00:12.2  real=0:00:12.0  mem= 1931.1M) ***
[05/25 11:30:39   1694s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1931.1M)
[05/25 11:30:39   1694s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 11:30:39   1695s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1931.1M)
[05/25 11:30:39   1695s] Starting SI iteration 2
[05/25 11:30:39   1695s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:30:39   1695s] Calculate early delays in OCV mode...
[05/25 11:30:39   1695s] Calculate late delays in OCV mode...
[05/25 11:30:39   1695s] Start delay calculation (fullDC) (1 T). (MEM=1895.75)
[05/25 11:30:39   1695s] End AAE Lib Interpolated Model. (MEM=1895.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:41   1697s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 160. 
[05/25 11:30:41   1697s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 25237. 
[05/25 11:30:41   1697s] Total number of fetched objects 25237
[05/25 11:30:41   1697s] AAE_INFO-618: Total number of nets in the design is 20584,  26.6 percent of the nets selected for SI analysis
[05/25 11:30:41   1697s] End delay calculation. (MEM=1901.91 CPU=0:00:01.7 REAL=0:00:01.0)
[05/25 11:30:41   1697s] End delay calculation (fullDC). (MEM=1901.91 CPU=0:00:01.8 REAL=0:00:02.0)
[05/25 11:30:41   1697s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1901.9M) ***
[05/25 11:30:43   1698s] *** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:28:19 mem=1901.9M)
[05/25 11:30:43   1698s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.033, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.034, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1901.9M
[05/25 11:30:43   1698s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1901.9M
[05/25 11:30:44   1699s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.917  |  6.051  |  4.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    173 (719)     |   -0.186   |    173 (719)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
------------------------------------------------------------
**optDesign ... cpu = 0:06:22, real = 0:06:24, mem = 1655.1M, totSessionCpu=0:28:20 **
[05/25 11:30:44   1699s] **optDesign ... cpu = 0:06:22, real = 0:06:24, mem = 1655.1M, totSessionCpu=0:28:20 **
[05/25 11:30:44   1699s] GigaOpt: LEF-safe recovery is disabled in the current flow
[05/25 11:30:44   1699s] Running postRoute recovery in postEcoRoute mode
[05/25 11:30:44   1699s] **optDesign ... cpu = 0:06:22, real = 0:06:24, mem = 1655.1M, totSessionCpu=0:28:20 **
[05/25 11:30:45   1700s]   Timing/DRV Snapshot: (TGT)
[05/25 11:30:45   1700s]      Weighted WNS: 0.000
[05/25 11:30:45   1700s]       All  PG WNS: 0.000
[05/25 11:30:45   1700s]       High PG WNS: 0.000
[05/25 11:30:45   1700s]       All  PG TNS: 0.000
[05/25 11:30:45   1700s]       High PG TNS: 0.000
[05/25 11:30:45   1700s]          Tran DRV: 173
[05/25 11:30:45   1700s]           Cap DRV: 0
[05/25 11:30:45   1700s]        Fanout DRV: 0
[05/25 11:30:45   1700s]            Glitch: 19
[05/25 11:30:45   1700s]    Category Slack: { [L, 4.917] [H, 6.051] }
[05/25 11:30:45   1700s] 
[05/25 11:30:45   1700s] Checking setup slack degradation ...
[05/25 11:30:45   1700s] 
[05/25 11:30:45   1700s] Recovery Manager:
[05/25 11:30:45   1700s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/25 11:30:45   1700s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/25 11:30:45   1700s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/25 11:30:45   1700s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/25 11:30:45   1700s] 
[05/25 11:30:45   1700s] **INFO: DRV recovery is disabled in current flow
[05/25 11:30:45   1700s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1864.75M, totSessionCpu=0:28:20).
[05/25 11:30:45   1700s] **optDesign ... cpu = 0:06:23, real = 0:06:25, mem = 1655.1M, totSessionCpu=0:28:20 **
[05/25 11:30:45   1700s] 
[05/25 11:30:45   1700s] Latch borrow mode reset to max_borrow
[05/25 11:30:45   1700s] Reported timing to dir ./timingReports
[05/25 11:30:45   1700s] **optDesign ... cpu = 0:06:23, real = 0:06:25, mem = 1655.1M, totSessionCpu=0:28:21 **
[05/25 11:30:45   1700s] End AAE Lib Interpolated Model. (MEM=1864.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:45   1700s] Begin: glitch net info
[05/25 11:30:45   1700s] glitchNet FE_PHN3910_DUT2_instruction_array_2437 slk -0.0351 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1700s] glitchNet FE_PHN3318_DUT2_instruction_array_3087 slk -0.0009 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1700s] glitchNet FE_PHN2912_DUT2_instruction_array_2061 slk -0.0351 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[937] slk -0.0009 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[875] slk -0.081 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[808] slk -0.0126 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[520] slk -0.0747 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[266] slk -0.0288 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_operand_array[40] slk -0.0072 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[2659] slk -0.0027 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[2655] slk -0.0711 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[2209] slk -0.0261 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[2143] slk -0.0432 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[2062] slk -0.0486 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[1817] slk -0.0072 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[1809] slk -0.0144 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[1360] slk -0.1143 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[1249] slk -0.0468 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitchNet DUT2_instruction_array[1248] slk -0.0036 siFix 0 extSpace 0 prio 0
[05/25 11:30:45   1701s] glitch slack range: number of glitch nets
[05/25 11:30:45   1701s] glitch slack < -0.32 : 0
[05/25 11:30:45   1701s] -0.32 < glitch slack < -0.28 : 0
[05/25 11:30:45   1701s] -0.28 < glitch slack < -0.24 : 0
[05/25 11:30:45   1701s] -0.24 < glitch slack < -0.2 : 0
[05/25 11:30:45   1701s] -0.2 < glitch slack < -0.16 : 0
[05/25 11:30:45   1701s] -0.16 < glitch slack < -0.12 : 0
[05/25 11:30:45   1701s] -0.12 < glitch slack < -0.08 : 2
[05/25 11:30:45   1701s] -0.08 < glitch slack < -0.04 : 5
[05/25 11:30:45   1701s] -0.04 < glitch slack : 12
[05/25 11:30:45   1701s] End: glitch net info
[05/25 11:30:45   1701s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.034, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1864.8M
[05/25 11:30:45   1701s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1864.8M
[05/25 11:30:45   1701s] End AAE Lib Interpolated Model. (MEM=1864.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:45   1701s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 11:30:45   1701s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 11:30:45   1701s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/25 11:30:45   1701s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 11:30:45   1701s] Begin IPO call back ...
[05/25 11:30:45   1701s] End IPO call back ...
[05/25 11:30:45   1701s] #################################################################################
[05/25 11:30:45   1701s] # Design Stage: PostRoute
[05/25 11:30:45   1701s] # Design Name: microcontroller_interface_8_8
[05/25 11:30:45   1701s] # Design Mode: 45nm
[05/25 11:30:45   1701s] # Analysis Mode: MMMC OCV 
[05/25 11:30:45   1701s] # Parasitics Mode: SPEF/RCDB
[05/25 11:30:45   1701s] # Signoff Settings: SI On 
[05/25 11:30:45   1701s] #################################################################################
[05/25 11:30:45   1701s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:30:45   1701s] Setting infinite Tws ...
[05/25 11:30:45   1701s] First Iteration Infinite Tw... 
[05/25 11:30:45   1701s] Calculate late delays in OCV mode...
[05/25 11:30:45   1701s] Calculate early delays in OCV mode...
[05/25 11:30:45   1701s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 11:30:45   1701s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 11:30:45   1701s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 11:30:45   1701s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:45   1701s] Total number of fetched objects 25237
[05/25 11:30:45   1701s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 11:30:45   1701s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/25 11:30:45   1701s] End delay calculation. (MEM=0 CPU=0:00:10.5 REAL=0:00:11.0)
[05/25 11:30:45   1701s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.5 REAL=0:00:12.0)
[05/25 11:30:45   1701s] *** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 0.0M) ***
[05/25 11:30:45   1701s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 11:30:45   1701s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 11:30:45   1701s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 0.0M)
[05/25 11:30:45   1701s] Starting SI iteration 2
[05/25 11:30:45   1701s] AAE_INFO: 1 threads acquired from CTE.
[05/25 11:30:45   1701s] Calculate late delays in OCV mode...
[05/25 11:30:45   1701s] Calculate early delays in OCV mode...
[05/25 11:30:45   1701s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 11:30:45   1701s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 11:30:45   1701s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/25 11:30:45   1701s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 241. 
[05/25 11:30:45   1701s] Total number of fetched objects 25237
[05/25 11:30:45   1701s] AAE_INFO-618: Total number of nets in the design is 20584,  77.3 percent of the nets selected for SI analysis
[05/25 11:30:45   1701s] End delay calculation. (MEM=0 CPU=0:00:08.1 REAL=0:00:08.0)
[05/25 11:30:45   1701s] End delay calculation (fullDC). (MEM=0 CPU=0:00:08.3 REAL=0:00:08.0)
[05/25 11:30:45   1701s] *** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 0.0M) ***
[05/25 11:30:45   1701s] *** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:01:02 mem=0.0M)
[05/25 11:30:45   1701s] *** QThread HoldRpt [finish] : cpu/real = 0:00:26.6/0:00:27.0 (1.0), mem = 0.0M
[05/25 11:31:12   1727s]  
_______________________________________________________________________
[05/25 11:31:15   1729s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.917  |  6.051  |  4.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.008  |
|           TNS (ns):| -3.391  | -3.391  |  0.000  |
|    Violating Paths:|   664   |   664   |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    173 (719)     |   -0.186   |    173 (719)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
Total number of glitch violations: 19
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:28.2, REAL=0:00:30.0, MEM=1866.8M
[05/25 11:31:15   1729s] **optDesign ... cpu = 0:06:52, real = 0:06:55, mem = 1655.1M, totSessionCpu=0:28:49 **
[05/25 11:31:15   1729s]  ReSet Options after AAE Based Opt flow 
[05/25 11:31:15   1729s] *** Finished optDesign ***
[05/25 11:31:15   1729s] 
[05/25 11:31:15   1729s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:53 real=  0:06:57)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:09 real=  0:01:10)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:02:26 real=  0:02:28)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:28 real=  0:02:27)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.6 real=0:00:18.7)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[05/25 11:31:15   1729s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 11:31:15   1729s] Info: pop threads available for lower-level modules during optimization.
[05/25 11:31:15   1729s] Deleting Lib Analyzer.
[05/25 11:31:15   1729s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1864.8M)
[05/25 11:31:15   1729s] Info: Destroy the CCOpt slew target map.
[05/25 11:34:49   1753s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:34:49   1753s] <CMD> violationBrowser -all -no_display_false
[05/25 11:34:54   1754s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:36:15   1761s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 11:36:15   1761s] 
[05/25 11:36:15   1761s] ******** Start: VERIFY DENSITY ********
[05/25 11:36:15   1761s] Density calculation ...... Slot :   1 of   1
[05/25 11:36:22   1768s] 
[05/25 11:36:22   1768s] No density violations were found.
[05/25 11:36:22   1768s] 
[05/25 11:36:22   1768s] ******** End: VERIFY DENSITY ********
[05/25 11:36:22   1768s] VMD: elapsed time: 7.00
[05/25 11:36:22   1768s]      (CPU Time: 0:00:06.8  MEM: 79.773M)
[05/25 11:36:22   1768s] 
[05/25 11:36:32   1769s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:36:32   1769s] <CMD> violationBrowser -all -no_display_false
[05/25 11:36:36   1770s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:37:55   1778s] <CMD> getFillerMode -quiet
[05/25 11:38:16   1780s] <CMD> addFiller -cell FILL8LVT FILL64LVT FILL4LVT FILL32LVT FILL2LVT FILL16LVT FILL1LVT -prefix FILLER
[05/25 11:38:16   1780s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/25 11:38:16   1780s] Type 'man IMPSP-5217' for more detail.
[05/25 11:38:16   1780s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.5M
[05/25 11:38:16   1780s] #spOpts: N=45 
[05/25 11:38:16   1780s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1944.5M
[05/25 11:38:16   1780s] Core basic site is CoreSite
[05/25 11:38:16   1780s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1944.5M
[05/25 11:38:16   1780s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 11:38:16   1780s] SiteArray: use 1,091,496 bytes
[05/25 11:38:16   1780s] SiteArray: current memory after site array memory allocatiion 1944.5M
[05/25 11:38:16   1780s] SiteArray: FP blocked sites are writable
[05/25 11:38:16   1780s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.013, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.020, REAL:0.020, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1944.5M
[05/25 11:38:16   1780s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1944.5M
[05/25 11:38:16   1780s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 11:38:16   1780s] Mark StBox On SiteArr starts
[05/25 11:38:16   1781s] Mark StBox On SiteArr ends
[05/25 11:38:16   1781s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.360, REAL:0.362, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.360, REAL:0.364, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.430, REAL:0.443, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.450, REAL:0.459, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.450, REAL:0.460, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:16   1781s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1944.5MB).
[05/25 11:38:16   1781s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.500, REAL:0.506, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1944.5M
[05/25 11:38:16   1781s]   Signal wire search tree: 428924 elements. (cpu=0:00:00.3, mem=0.0M)
[05/25 11:38:16   1781s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.250, REAL:0.249, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1944.5M
[05/25 11:38:16   1781s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1944.5M
[05/25 11:38:18   1782s] *INFO: Adding fillers to top-module.
[05/25 11:38:18   1782s] *INFO:   Added 260 filler insts (cell FILL64LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 149 filler insts (cell FILL32LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 154 filler insts (cell FILL16LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 352 filler insts (cell FILL8LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 2797 filler insts (cell FILL4LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 6608 filler insts (cell FILL2LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO:   Added 6878 filler insts (cell FILL1LVT / prefix FILLER).
[05/25 11:38:18   1782s] *INFO: Total 17198 filler insts added - prefix FILLER (CPU: 0:00:02.1).
[05/25 11:38:18   1782s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:1.340, REAL:1.348, MEM:1944.5M
[05/25 11:38:18   1782s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1944.5M
[05/25 11:38:18   1782s] For 17198 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/25 11:38:18   1782s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.010, REAL:0.008, MEM:1944.5M
[05/25 11:38:18   1782s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:1.350, REAL:1.357, MEM:1944.5M
[05/25 11:38:18   1782s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:1.350, REAL:1.357, MEM:1944.5M
[05/25 11:38:18   1783s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1944.5M
[05/25 11:38:18   1783s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1944.5M
[05/25 11:38:18   1783s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1944.5M
[05/25 11:38:18   1783s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1944.5M
[05/25 11:38:58   1787s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/25 11:38:58   1787s] <CMD> verifyGeometry
[05/25 11:38:58   1787s]  *** Starting Verify Geometry (MEM: 1944.5) ***
[05/25 11:38:58   1787s] 
[05/25 11:38:58   1787s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/25 11:38:58   1787s]   VERIFY GEOMETRY ...... Starting Verification
[05/25 11:38:58   1787s]   VERIFY GEOMETRY ...... Initializing
[05/25 11:38:58   1787s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/25 11:38:58   1787s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/25 11:38:58   1787s]                   ...... bin size: 1920
[05/25 11:38:58   1787s]   VERIFY GEOMETRY ...... SubArea : 1 of 9
[05/25 11:38:59   1789s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[05/25 11:38:59   1789s] VG: elapsed time: 1.00
[05/25 11:38:59   1789s] Begin Summary ...
[05/25 11:38:59   1789s]   Cells       : 0
[05/25 11:38:59   1789s]   SameNet     : 0
[05/25 11:38:59   1789s]   Wiring      : 0
[05/25 11:38:59   1789s]   Antenna     : 0
[05/25 11:38:59   1789s]   Short       : 1000
[05/25 11:38:59   1789s]   Overlap     : 0
[05/25 11:38:59   1789s] End Summary
[05/25 11:38:59   1789s] 
[05/25 11:38:59   1789s]   Verification Complete : 1000 Viols.  0 Wrngs.
[05/25 11:38:59   1789s] 
[05/25 11:38:59   1789s] **********End: VERIFY GEOMETRY**********
[05/25 11:38:59   1789s]  *** verify geometry (CPU: 0:00:01.5  MEM: 65.8M)
[05/25 11:38:59   1789s] 
[05/25 11:38:59   1789s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/25 11:39:19   1791s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/25 11:39:19   1791s] VERIFY_CONNECTIVITY use new engine.
[05/25 11:39:19   1791s] 
[05/25 11:39:19   1791s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 11:39:19   1791s] Start Time: Wed May 25 11:39:19 2022
[05/25 11:39:19   1791s] 
[05/25 11:39:19   1791s] Design Name: microcontroller_interface_8_8
[05/25 11:39:19   1791s] Database Units: 2000
[05/25 11:39:19   1791s] Design Boundary: (0.0000, 0.0000) (336.6000, 334.4000)
[05/25 11:39:19   1791s] Error Limit = 1000; Warning Limit = 50
[05/25 11:39:19   1791s] Check all nets
[05/25 11:39:19   1791s] **** 11:39:19 **** Processed 5000 nets.
[05/25 11:39:20   1792s] **** 11:39:20 **** Processed 10000 nets.
[05/25 11:39:20   1792s] **** 11:39:20 **** Processed 15000 nets.
[05/25 11:39:20   1792s] **** 11:39:20 **** Processed 20000 nets.
[05/25 11:39:21   1793s] 
[05/25 11:39:21   1793s] Begin Summary 
[05/25 11:39:21   1793s]   Found no problems or warnings.
[05/25 11:39:21   1793s] End Summary
[05/25 11:39:21   1793s] 
[05/25 11:39:21   1793s] End Time: Wed May 25 11:39:21 2022
[05/25 11:39:21   1793s] Time Elapsed: 0:00:02.0
[05/25 11:39:21   1793s] 
[05/25 11:39:21   1793s] ******** End: VERIFY CONNECTIVITY ********
[05/25 11:39:21   1793s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 11:39:21   1793s]   (CPU Time: 0:00:02.3  MEM: 0.000M)
[05/25 11:39:21   1793s] 
[05/25 11:39:32   1795s] <CMD> verifyProcessAntenna -report microcontroller_interface_8_8.antenna.rpt -error 1000
[05/25 11:39:32   1795s] 
[05/25 11:39:32   1795s] ******* START VERIFY ANTENNA ********
[05/25 11:39:32   1795s] Report File: microcontroller_interface_8_8.antenna.rpt
[05/25 11:39:32   1795s] LEF Macro File: microcontroller_interface_8_8.antenna.lef
[05/25 11:39:33   1795s] 5000 nets processed: 0 violations
[05/25 11:39:34   1796s] 10000 nets processed: 0 violations
[05/25 11:39:34   1796s] 15000 nets processed: 0 violations
[05/25 11:39:35   1797s] 20000 nets processed: 0 violations
[05/25 11:39:35   1797s] Verification Complete: 0 Violations
[05/25 11:39:35   1797s] ******* DONE VERIFY ANTENNA ********
[05/25 11:39:35   1797s] (CPU Time: 0:00:02.4  MEM: 0.000M)
[05/25 11:39:35   1797s] 
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:39:44   1798s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 11:39:44   1798s] 
[05/25 11:39:44   1798s] ******** Start: VERIFY DENSITY ********
[05/25 11:39:44   1798s] Density calculation ...... Slot :   1 of   1
[05/25 11:39:49   1804s] 
[05/25 11:39:49   1804s] No density violations were found.
[05/25 11:39:49   1804s] 
[05/25 11:39:49   1804s] ******** End: VERIFY DENSITY ********
[05/25 11:39:49   1804s] VMD: elapsed time: 5.00
[05/25 11:39:49   1804s]      (CPU Time: 0:00:05.4  MEM: 0.000M)
[05/25 11:39:49   1804s] 
[05/25 11:39:53   1804s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:39:53   1804s] <CMD> violationBrowser -all -no_display_false
[05/25 11:40:09   1806s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:40:18   1808s] <CMD> fit
[05/25 11:43:22   1869s] <CMD> saveNetlist ../netlist/serial_peripheral_interface_layout.v
[05/25 11:43:22   1869s] Writing Netlist "../netlist/serial_peripheral_interface_layout.v" ...
[05/25 11:44:39   1877s] <CMD> writeTimingCon -sdc ../timing/postlayout.sdc
[05/25 11:44:39   1877s] **WARN: (IMPSYC-6106):	Using the -sdc parameter produces a constraint file containing SDC standard constraints only. This may cause some design constraints to be dropped.
[05/25 11:49:54   1933s] <CMD> reset_parasitics
[05/25 11:49:54   1933s] **WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the reset_parasitics command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
[05/25 11:49:54   1933s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_QhOYRn.rcdb.d'. 20581 times net's RC data read were performed.
[05/25 11:49:54   1933s] Performing RC Extraction ...
[05/25 11:49:54   1933s] <CMD> extractRC
[05/25 11:49:54   1933s] Extraction called for design 'microcontroller_interface_8_8' of instances=37703 and nets=20584 using extraction engine 'postRoute' at effort level 'high' .
[05/25 11:49:54   1933s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 11:49:54   1933s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/25 11:49:56   1935s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 11:49:56   1935s] 
[05/25 11:49:56   1935s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 11:49:56   1935s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 11:49:56   1935s] 
[05/25 11:49:56   1935s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:49:58   1937s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_11:49:54_15407_rQSna7/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 11:49:58   1937s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:49:58   1937s] IQuantus Extraction engine initialized successfully.
[05/25 11:49:58   1937s] 
[05/25 11:49:58   1937s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_11:49:54_15407_rQSna7/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 11:49:58   1937s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:04.0  MEM: 2026.320M)
[05/25 11:49:58   1937s] 
[05/25 11:49:58   1937s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 2026.383M)
[05/25 11:50:01   1940s] Geometry processing of nets STARTED.................... DONE (NETS: 20581  Geometries: 460196  CPU Time: 0:00:03.4  Real Time: 0:00:03.0  MEM: 2026.449M)
[05/25 11:50:04   1943s] 
[05/25 11:50:04   1943s] Extraction of Geometries STARTED.
[05/25 11:50:04   1943s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:50:57   1996s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 11:50:57   1996s] Extraction of Geometries DONE (NETS: 20581  CPU Time: 0:00:52.3  Real Time: 0:00:53.0  MEM: 2086.348M)
[05/25 11:50:57   1996s] 
[05/25 11:50:57   1996s] Parasitic Network Creation STARTED
[05/25 11:50:57   1996s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for storing RC.
[05/25 11:50:57   1996s] ...................
[05/25 11:51:00   1998s] Number of Extracted Resistors     : 345476
[05/25 11:51:00   1998s] Number of Extracted Ground Caps   : 367224
[05/25 11:51:00   1998s] Number of Extracted Coupling Caps : 96350
[05/25 11:51:00   1998s] Parasitic Network Creation DONE (Nets: 20581  CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 2102.355M)
[05/25 11:51:00   1998s] 
[05/25 11:51:00   1998s] IQuantus Extraction engine is being closed... 
[05/25 11:51:00   1998s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2102.352M)
[05/25 11:51:00   1998s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 11:51:00   1998s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 11:51:00   1999s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2102.352M)
[05/25 11:51:00   1999s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:06  Real Time: 0:01:06  MEM: 2102.352M)
[05/25 11:51:00   1999s] <CMD> rcOut -spef ../timing/serial_peripheral_interface.spef -rc_corner rc_basic
[05/25 11:51:00   1999s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 11:51:00   1999s] RC Out has the following PVT Info:
[05/25 11:51:00   1999s]    RC:rc_basic
[05/25 11:51:00   1999s] Dumping Spef file.....
[05/25 11:51:00   1999s] Printing D_NET...
[05/25 11:51:02   2000s] RC Out from RCDB Completed (CPU Time= 0:00:01.2  MEM= 2079.9M)
[05/25 11:51:02   2000s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d'. 20581 times net's RC data read were performed.
[05/25 11:52:08   2009s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:52:08   2009s] <CMD> violationBrowser -all -no_display_false
[05/25 11:52:16   2011s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:53:49   2028s] <CMD> saveDesign microcontroller_interface_8_8_design
[05/25 11:53:49   2028s] The in-memory database contained RC information but was not saved. To save 
[05/25 11:53:49   2028s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/25 11:53:49   2028s] so it should only be saved when it is really desired.
[05/25 11:53:49   2028s] #% Begin save design ... (date=05/25 11:53:49, mem=1840.3M)
[05/25 11:53:49   2028s] % Begin Save ccopt configuration ... (date=05/25 11:53:49, mem=1840.3M)
[05/25 11:53:49   2029s] % End Save ccopt configuration ... (date=05/25 11:53:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=1840.7M, current mem=1840.7M)
[05/25 11:53:49   2029s] % Begin Save netlist data ... (date=05/25 11:53:49, mem=1840.7M)
[05/25 11:53:49   2029s] Writing Binary DB to microcontroller_interface_8_8_design.dat/microcontroller_interface_8_8.v.bin in single-threaded mode...
[05/25 11:53:49   2029s] % End Save netlist data ... (date=05/25 11:53:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1840.8M, current mem=1840.8M)
[05/25 11:53:50   2029s] Saving congestion map file microcontroller_interface_8_8_design.dat/microcontroller_interface_8_8.route.congmap.gz ...
[05/25 11:53:50   2029s] % Begin Save AAE data ... (date=05/25 11:53:50, mem=1840.8M)
[05/25 11:53:50   2029s] Saving AAE Data ...
[05/25 11:53:50   2029s] % End Save AAE data ... (date=05/25 11:53:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1840.8M, current mem=1840.8M)
[05/25 11:53:50   2029s] % Begin Save clock tree data ... (date=05/25 11:53:50, mem=1841.0M)
[05/25 11:53:50   2029s] % End Save clock tree data ... (date=05/25 11:53:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.0M, current mem=1841.0M)
[05/25 11:53:50   2029s] Saving preference file microcontroller_interface_8_8_design.dat/gui.pref.tcl ...
[05/25 11:53:50   2029s] Saving mode setting ...
[05/25 11:53:50   2029s] Saving global file ...
[05/25 11:53:50   2029s] % Begin Save floorplan data ... (date=05/25 11:53:50, mem=1841.1M)
[05/25 11:53:50   2029s] Saving floorplan file ...
[05/25 11:53:51   2030s] % End Save floorplan data ... (date=05/25 11:53:50, total cpu=0:00:00.2, real=0:00:01.0, peak res=1841.1M, current mem=1841.1M)
[05/25 11:53:51   2030s] Saving Drc markers ...
[05/25 11:53:51   2030s] ... 1000 markers are saved ...
[05/25 11:53:51   2030s] ... 1000 geometry drc markers are saved ...
[05/25 11:53:51   2030s] ... 0 antenna drc markers are saved ...
[05/25 11:53:51   2030s] % Begin Save placement data ... (date=05/25 11:53:51, mem=1841.2M)
[05/25 11:53:51   2030s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/25 11:53:51   2030s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2079.9M) ***
[05/25 11:53:51   2030s] % End Save placement data ... (date=05/25 11:53:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1841.2M, current mem=1841.2M)
[05/25 11:53:51   2030s] % Begin Save routing data ... (date=05/25 11:53:51, mem=1841.2M)
[05/25 11:53:51   2030s] Saving route file ...
[05/25 11:53:51   2030s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2079.9M) ***
[05/25 11:53:51   2030s] % End Save routing data ... (date=05/25 11:53:51, total cpu=0:00:00.4, real=0:00:00.0, peak res=1841.2M, current mem=1841.2M)
[05/25 11:53:51   2030s] Saving property file microcontroller_interface_8_8_design.dat/microcontroller_interface_8_8.prop
[05/25 11:53:51   2030s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2079.9M) ***
[05/25 11:53:51   2030s] #Saving pin access data to file microcontroller_interface_8_8_design.dat/microcontroller_interface_8_8.apa ...
[05/25 11:53:52   2030s] #
[05/25 11:53:52   2031s] % Begin Save power constraints data ... (date=05/25 11:53:52, mem=1841.5M)
[05/25 11:53:52   2031s] % End Save power constraints data ... (date=05/25 11:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.6M, current mem=1841.6M)
[05/25 11:53:52   2031s] Saving preRoute extracted patterns in file 'microcontroller_interface_8_8_design.dat/microcontroller_interface_8_8.techData.gz' ...
[05/25 11:53:52   2031s] Saving preRoute extraction data in directory 'extraction' ...
[05/25 11:53:52   2031s] Generated self-contained design microcontroller_interface_8_8_design.dat
[05/25 11:53:52   2031s] #% End save design ... (date=05/25 11:53:52, total cpu=0:00:02.5, real=0:00:03.0, peak res=1841.6M, current mem=1698.9M)
[05/25 11:53:52   2031s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 11:53:52   2031s] 
[05/25 11:54:48   2040s] <CMD> trimMetalFill -layer { Metal2 Metal3 Metal4 Metal5 Metal6 }
[05/25 11:54:48   2040s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 1992.195M)
[05/25 11:54:48   2040s] trimMetalFill...............SubArea: 1 of 9
[05/25 11:54:53   2045s]  Number of metal fills with spacing or/and short violations:18216
[05/25 11:54:53   2045s]  Total number of deleted metal fills: 18216
[05/25 11:54:53   2045s]  Total number of added metal fills:   5761
[05/25 11:54:53   2045s]  (CPU Time: 0:00:04.2  MEM: 1992.195M)
[05/25 11:54:53   2045s]  *** END OF TRIM METALFILL ***
[05/25 11:56:17   2054s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/25 11:56:17   2054s] <CMD> verifyGeometry
[05/25 11:56:17   2054s]  *** Starting Verify Geometry (MEM: 1992.2) ***
[05/25 11:56:17   2054s] 
[05/25 11:56:17   2054s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/25 11:56:17   2054s]   VERIFY GEOMETRY ...... Starting Verification
[05/25 11:56:17   2054s]   VERIFY GEOMETRY ...... Initializing
[05/25 11:56:17   2054s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/25 11:56:17   2054s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/25 11:56:17   2054s]                   ...... bin size: 1920
[05/25 11:56:17   2054s]   VERIFY GEOMETRY ...... SubArea : 1 of 9
[05/25 11:56:19   2056s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:19   2056s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 11:56:19   2056s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:19   2056s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:19   2057s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/25 11:56:19   2057s]   VERIFY GEOMETRY ...... SubArea : 2 of 9
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/25 11:56:22   2060s]   VERIFY GEOMETRY ...... SubArea : 3 of 9
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[05/25 11:56:24   2062s]   VERIFY GEOMETRY ...... SubArea : 4 of 9
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[05/25 11:56:27   2064s]   VERIFY GEOMETRY ...... SubArea : 5 of 9
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[05/25 11:56:30   2068s]   VERIFY GEOMETRY ...... SubArea : 6 of 9
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 1 Viols. 0 Wrngs.
[05/25 11:56:33   2070s]   VERIFY GEOMETRY ...... SubArea : 7 of 9
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... Wiring         :  55 Viols.
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 55 Viols. 0 Wrngs.
[05/25 11:56:35   2072s]   VERIFY GEOMETRY ...... SubArea : 8 of 9
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... SameNet        :  3 Viols.
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... Wiring         :  94 Viols.
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 97 Viols. 0 Wrngs.
[05/25 11:56:37   2075s]   VERIFY GEOMETRY ...... SubArea : 9 of 9
[05/25 11:56:39   2076s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 11:56:39   2076s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 11:56:39   2076s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 11:56:39   2076s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 11:56:39   2077s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 1 Viols. 0 Wrngs.
[05/25 11:56:39   2077s] VG: elapsed time: 22.00
[05/25 11:56:39   2077s] Begin Summary ...
[05/25 11:56:39   2077s]   Cells       : 0
[05/25 11:56:39   2077s]   SameNet     : 6
[05/25 11:56:39   2077s]   Wiring      : 27
[05/25 11:56:39   2077s]   Antenna     : 0
[05/25 11:56:39   2077s]   Short       : 122
[05/25 11:56:39   2077s]   Overlap     : 0
[05/25 11:56:39   2077s] End Summary
[05/25 11:56:39   2077s] 
[05/25 11:56:39   2077s]   Verification Complete : 155 Viols.  0 Wrngs.
[05/25 11:56:39   2077s] 
[05/25 11:56:39   2077s] **********End: VERIFY GEOMETRY**********
[05/25 11:56:39   2077s]  *** verify geometry (CPU: 0:00:22.5  MEM: 297.9M)
[05/25 11:56:39   2077s] 
[05/25 11:56:39   2077s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/25 11:56:46   2078s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/25 11:56:46   2078s] VERIFY_CONNECTIVITY use new engine.
[05/25 11:56:46   2078s] 
[05/25 11:56:46   2078s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 11:56:46   2078s] Start Time: Wed May 25 11:56:46 2022
[05/25 11:56:46   2078s] 
[05/25 11:56:46   2078s] Design Name: microcontroller_interface_8_8
[05/25 11:56:46   2078s] Database Units: 2000
[05/25 11:56:46   2078s] Design Boundary: (0.0000, 0.0000) (336.6000, 334.4000)
[05/25 11:56:46   2078s] Error Limit = 1000; Warning Limit = 50
[05/25 11:56:46   2078s] Check all nets
[05/25 11:56:47   2078s] **** 11:56:47 **** Processed 5000 nets.
[05/25 11:56:47   2079s] **** 11:56:47 **** Processed 10000 nets.
[05/25 11:56:47   2079s] **** 11:56:47 **** Processed 15000 nets.
[05/25 11:56:48   2079s] **** 11:56:48 **** Processed 20000 nets.
[05/25 11:56:49   2081s] 
[05/25 11:56:49   2081s] Begin Summary 
[05/25 11:56:49   2081s]   Found no problems or warnings.
[05/25 11:56:49   2081s] End Summary
[05/25 11:56:49   2081s] 
[05/25 11:56:49   2081s] End Time: Wed May 25 11:56:49 2022
[05/25 11:56:49   2081s] Time Elapsed: 0:00:03.0
[05/25 11:56:49   2081s] 
[05/25 11:56:49   2081s] ******** End: VERIFY CONNECTIVITY ********
[05/25 11:56:49   2081s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 11:56:49   2081s]   (CPU Time: 0:00:03.0  MEM: 0.000M)
[05/25 11:56:49   2081s] 
[05/25 11:56:55   2082s] <CMD> verifyProcessAntenna -report microcontroller_interface_8_8.antenna.rpt -error 1000
[05/25 11:56:55   2082s] 
[05/25 11:56:55   2082s] ******* START VERIFY ANTENNA ********
[05/25 11:56:55   2082s] Report File: microcontroller_interface_8_8.antenna.rpt
[05/25 11:56:55   2082s] LEF Macro File: microcontroller_interface_8_8.antenna.lef
[05/25 11:56:56   2082s] 5000 nets processed: 0 violations
[05/25 11:56:57   2083s] 10000 nets processed: 0 violations
[05/25 11:56:57   2084s] 15000 nets processed: 0 violations
[05/25 11:56:58   2084s] 20000 nets processed: 0 violations
[05/25 11:56:58   2084s] Verification Complete: 0 Violations
[05/25 11:56:58   2084s] ******* DONE VERIFY ANTENNA ********
[05/25 11:56:58   2084s] (CPU Time: 0:00:02.8  MEM: 0.000M)
[05/25 11:56:58   2084s] 
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 11:57:04   2085s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 11:57:04   2085s] 
[05/25 11:57:04   2085s] ******** Start: VERIFY DENSITY ********
[05/25 11:57:04   2085s] Density calculation ...... Slot :   1 of   1
[05/25 11:57:10   2091s] 
[05/25 11:57:10   2091s] A total of 33 density violation(s).
[05/25 11:57:10   2091s] Windows < Min. Density = 33
[05/25 11:57:10   2091s] Windows > Max. Density = 0
[05/25 11:57:10   2091s] Windows < Min. Union. Density = 0
[05/25 11:57:10   2091s] Windows > Max. Union. Density = 0
[05/25 11:57:10   2091s] 
[05/25 11:57:10   2091s] ******** End: VERIFY DENSITY ********
[05/25 11:57:10   2091s] VMD: elapsed time: 6.00
[05/25 11:57:10   2091s]      (CPU Time: 0:00:05.6  MEM: 0.000M)
[05/25 11:57:10   2091s] 
[05/25 11:57:15   2092s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:57:15   2092s] <CMD> violationBrowser -all -no_display_false
[05/25 11:57:26   2094s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:57:59   2097s] <CMD> setLayerPreference node_cell -isVisible 1
[05/25 11:58:00   2098s] <CMD> setLayerPreference node_cell -isSelectable 1
[05/25 11:58:01   2098s] <CMD> setLayerPreference node_cell -isVisible 0
[05/25 11:59:35   2109s] <CMD> setLayerPreference violation -isVisible 1
[05/25 11:59:35   2109s] <CMD> violationBrowser -all -no_display_false
[05/25 11:59:36   2109s] <CMD_INTERNAL> violationBrowserClose
[05/25 11:59:43   2110s] <CMD> setExtractRCMode -engine postRoute -effortLevel high -coupled true -capFilterMode relAndCoup -coupling_c_th 0.1 -total_c_th 0 -relative_c_th 1
[05/25 11:59:43   2110s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 11:59:43   2110s] Type 'man IMPEXT-3493' for more detail.
[05/25 11:59:56   2112s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[05/25 11:59:56   2112s] <CMD> optDesign -postRoute
[05/25 11:59:56   2112s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 11:59:56   2112s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/25 11:59:56   2112s] #spOpts: N=45 mergeVia=F 
[05/25 11:59:56   2112s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2290.1M
[05/25 11:59:56   2112s] Core basic site is CoreSite
[05/25 11:59:56   2112s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2290.1M
[05/25 11:59:56   2112s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 11:59:56   2112s] SiteArray: use 1,091,496 bytes
[05/25 11:59:56   2112s] SiteArray: current memory after site array memory allocatiion 2290.1M
[05/25 11:59:56   2112s] SiteArray: FP blocked sites are writable
[05/25 11:59:56   2112s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.007, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.010, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.020, REAL:0.011, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2290.1M
[05/25 11:59:56   2112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 11:59:56   2112s] Mark StBox On SiteArr starts
[05/25 11:59:56   2112s] Mark StBox On SiteArr ends
[05/25 11:59:56   2112s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.005, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.007, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.070, REAL:0.065, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.005, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.100, REAL:0.095, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.100, REAL:0.095, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.010, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.004, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2290.1M
[05/25 11:59:56   2112s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] #spOpts: N=45 mergeVia=F 
[05/25 11:59:57   2113s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.038, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.039, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] GigaOpt running with 1 threads.
[05/25 11:59:57   2113s] Info: 1 threads available for lower-level modules during optimization.
[05/25 11:59:57   2113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] #spOpts: N=45 mergeVia=F 
[05/25 11:59:57   2113s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Starting CMU at level 4, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.042, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.043, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.005, MEM:2290.1M
[05/25 11:59:57   2113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2290.1MB).
[05/25 11:59:57   2113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.093, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2290.1M
[05/25 11:59:57   2113s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2290.1M
[05/25 11:59:57   2113s] 
[05/25 11:59:57   2113s] Creating Lib Analyzer ...
[05/25 11:59:57   2113s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 11:59:57   2113s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 11:59:57   2113s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 11:59:57   2113s] 
[05/25 11:59:58   2114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:15 mem=2290.1M
[05/25 11:59:58   2114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:15 mem=2290.1M
[05/25 11:59:58   2114s] Creating Lib Analyzer, finished. 
[05/25 11:59:58   2114s] Effort level <high> specified for reg2reg path_group
[05/25 11:59:59   2115s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1720.1M, totSessionCpu=0:35:16 **
[05/25 11:59:59   2115s] Existing Dirty Nets : 0
[05/25 11:59:59   2115s] New Signature Flow (optDesignCheckOptions) ....
[05/25 11:59:59   2115s] #Created 488 library cell signatures
[05/25 11:59:59   2115s] #Created 20584 NETS and 0 SPECIALNETS signatures
[05/25 11:59:59   2115s] #Created 37703 instance signatures
[05/25 11:59:59   2115s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.74 (MB), peak = 2020.43 (MB)
[05/25 11:59:59   2116s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.79 (MB), peak = 2020.43 (MB)
[05/25 11:59:59   2116s] OPERPROF: Starting checkPlace at level 1, MEM:2022.9M
[05/25 11:59:59   2116s] #spOpts: N=45 
[05/25 11:59:59   2116s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2022.9M
[05/25 11:59:59   2116s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2022.9M
[05/25 11:59:59   2116s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 11:59:59   2116s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.004, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.049, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.050, MEM:2022.9M
[05/25 12:00:00   2116s] Begin checking placement ... (start mem=2022.9M, init mem=2022.9M)
[05/25 12:00:00   2116s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.120, REAL:0.130, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.024, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.100, REAL:0.099, MEM:2022.9M
[05/25 12:00:00   2116s] *info: Placed = 37703          (Fixed = 52)
[05/25 12:00:00   2116s] *info: Unplaced = 0           
[05/25 12:00:00   2116s] Placement Density:100.00%(93323/93323)
[05/25 12:00:00   2116s] Placement Density (including fixed std cells):100.00%(93323/93323)
[05/25 12:00:00   2116s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.010, REAL:0.003, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.020, REAL:0.017, MEM:2022.9M
[05/25 12:00:00   2116s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2022.9M)
[05/25 12:00:00   2116s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Finished checkPlace at level 1, CPU:0.370, REAL:0.374, MEM:2022.9M
[05/25 12:00:00   2116s]  Initial DC engine is -> aae
[05/25 12:00:00   2116s]  
[05/25 12:00:00   2116s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/25 12:00:00   2116s]  
[05/25 12:00:00   2116s]  
[05/25 12:00:00   2116s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/25 12:00:00   2116s]  
[05/25 12:00:00   2116s] Reset EOS DB
[05/25 12:00:00   2116s] Ignoring AAE DB Resetting ...
[05/25 12:00:00   2116s]  Set Options for AAE Based Opt flow 
[05/25 12:00:00   2116s] *** optDesign -postRoute ***
[05/25 12:00:00   2116s] DRC Margin: user margin 0.0; extra margin 0
[05/25 12:00:00   2116s] Setup Target Slack: user slack 0
[05/25 12:00:00   2116s] Hold Target Slack: user slack 0
[05/25 12:00:00   2116s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.006, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.003, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.004, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.010, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.040, REAL:0.036, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.051, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.051, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2022.9M
[05/25 12:00:00   2116s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2022.9M
[05/25 12:00:00   2116s] Deleting Cell Server ...
[05/25 12:00:00   2116s] Deleting Lib Analyzer.
[05/25 12:00:00   2116s] Multi-VT timing optimization disabled based on library information.
[05/25 12:00:00   2116s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:00:00   2116s] Summary for sequential cells identification: 
[05/25 12:00:00   2116s]   Identified SBFF number: 104
[05/25 12:00:00   2116s]   Identified MBFF number: 0
[05/25 12:00:00   2116s]   Identified SB Latch number: 0
[05/25 12:00:00   2116s]   Identified MB Latch number: 0
[05/25 12:00:00   2116s]   Not identified SBFF number: 16
[05/25 12:00:00   2116s]   Not identified MBFF number: 0
[05/25 12:00:00   2116s]   Not identified SB Latch number: 0
[05/25 12:00:00   2116s]   Not identified MB Latch number: 0
[05/25 12:00:00   2116s]   Number of sequential cells which are not FFs: 32
[05/25 12:00:00   2116s]  Visiting view : setup_view
[05/25 12:00:00   2116s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:00:00   2116s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:00:00   2116s]  Visiting view : hold_view
[05/25 12:00:00   2116s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:00:00   2116s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:00:00   2116s]  Setting StdDelay to 23.90
[05/25 12:00:00   2116s] Creating Cell Server, finished. 
[05/25 12:00:00   2116s] 
[05/25 12:00:00   2116s] Deleting Cell Server ...
[05/25 12:00:00   2116s] ** INFO : this run is activating 'postRoute' automaton
[05/25 12:00:00   2116s] Extraction called for design 'microcontroller_interface_8_8' of instances=37703 and nets=20584 using extraction engine 'postRoute' at effort level 'high' .
[05/25 12:00:00   2116s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 12:00:03   2118s] Region changed by change in grey/fill data is large. Going for full-chip extraction
[05/25 12:00:05   2121s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 12:00:05   2121s] 
[05/25 12:00:05   2121s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 12:00:05   2121s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 12:00:05   2121s] 
[05/25 12:00:05   2121s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:00:08   2124s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_12:00:03_15407_QN4cBd/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 12:00:08   2124s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:00:08   2124s] IQuantus Extraction engine initialized successfully.
[05/25 12:00:08   2124s] 
[05/25 12:00:08   2124s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_12:00:03_15407_QN4cBd/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 12:00:08   2124s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:08.0  MEM: 2040.059M)
[05/25 12:00:08   2124s] 
[05/25 12:00:08   2124s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 2040.121M)
[05/25 12:00:11   2127s] Geometry processing of nets STARTED.................... DONE (NETS: 20581  Geometries: 460196  CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 2040.188M)
[05/25 12:00:15   2130s] 
[05/25 12:00:15   2130s] Extraction of Geometries STARTED.
[05/25 12:00:15   2130s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:01:09   2184s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:01:09   2184s] Extraction of Geometries DONE (NETS: 20581  CPU Time: 0:00:53.7  Real Time: 0:00:54.0  MEM: 2191.055M)
[05/25 12:01:09   2184s] 
[05/25 12:01:09   2184s] Parasitic Network Creation STARTED
[05/25 12:01:09   2184s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for storing RC.
[05/25 12:01:09   2185s] ...................
[05/25 12:01:11   2186s] Number of Extracted Resistors     : 345476
[05/25 12:01:11   2186s] Number of Extracted Ground Caps   : 367224
[05/25 12:01:11   2186s] Number of Extracted Coupling Caps : 83506
[05/25 12:01:11   2186s] Parasitic Network Creation DONE (Nets: 20581  CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 2191.059M)
[05/25 12:01:11   2186s] 
[05/25 12:01:11   2186s] IQuantus Extraction engine is being closed... 
[05/25 12:01:12   2187s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2191.055M)
[05/25 12:01:12   2187s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:01:12   2187s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 12:01:12   2187s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2191.055M)
[05/25 12:01:12   2187s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:11  Real Time: 0:01:12  MEM: 2191.055M)
[05/25 12:01:12   2187s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:01:12   2187s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2191.1M)
[05/25 12:01:12   2187s] End AAE Lib Interpolated Model. (MEM=2191.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:12   2187s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 12:01:12   2187s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 12:01:12   2187s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/25 12:01:12   2187s] #################################################################################
[05/25 12:01:12   2187s] # Design Stage: PostRoute
[05/25 12:01:12   2187s] # Design Name: microcontroller_interface_8_8
[05/25 12:01:12   2187s] # Design Mode: 45nm
[05/25 12:01:12   2187s] # Analysis Mode: MMMC OCV 
[05/25 12:01:12   2187s] # Parasitics Mode: SPEF/RCDB
[05/25 12:01:12   2187s] # Signoff Settings: SI Off 
[05/25 12:01:12   2187s] #################################################################################
[05/25 12:01:12   2187s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:01:12   2187s] Calculate late delays in OCV mode...
[05/25 12:01:12   2187s] Calculate early delays in OCV mode...
[05/25 12:01:12   2187s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 12:01:12   2187s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 12:01:12   2187s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 12:01:12   2187s] End AAE Lib Interpolated Model. (MEM=22.5234 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:12   2187s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/25 12:01:12   2187s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 25185. 
[05/25 12:01:12   2187s] Total number of fetched objects 25237
[05/25 12:01:12   2187s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/25 12:01:12   2187s] End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:05.0)
[05/25 12:01:12   2187s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
[05/25 12:01:12   2187s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 0.0M) ***
[05/25 12:01:12   2187s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:01:09 mem=0.0M)
[05/25 12:01:12   2187s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:01:09 mem=0.0M ***
[05/25 12:01:12   2187s] *** QThread HoldInit [finish] : cpu/real = 0:00:08.1/0:00:08.0 (1.0), mem = 0.0M
[05/25 12:01:20   2194s]  
_______________________________________________________________________
[05/25 12:01:21   2194s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 12:01:21   2194s] Begin IPO call back ...
[05/25 12:01:21   2195s] End IPO call back ...
[05/25 12:01:21   2195s] #################################################################################
[05/25 12:01:21   2195s] # Design Stage: PostRoute
[05/25 12:01:21   2195s] # Design Name: microcontroller_interface_8_8
[05/25 12:01:21   2195s] # Design Mode: 45nm
[05/25 12:01:21   2195s] # Analysis Mode: MMMC OCV 
[05/25 12:01:21   2195s] # Parasitics Mode: SPEF/RCDB
[05/25 12:01:21   2195s] # Signoff Settings: SI On 
[05/25 12:01:21   2195s] #################################################################################
[05/25 12:01:21   2195s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:01:21   2195s] Setting infinite Tws ...
[05/25 12:01:21   2195s] First Iteration Infinite Tw... 
[05/25 12:01:21   2195s] Calculate early delays in OCV mode...
[05/25 12:01:21   2195s] Calculate late delays in OCV mode...
[05/25 12:01:21   2195s] Topological Sorting (REAL = 0:00:00.0, MEM = 2189.1M, InitMEM = 2189.1M)
[05/25 12:01:21   2195s] Start delay calculation (fullDC) (1 T). (MEM=2189.05)
[05/25 12:01:22   2196s] End AAE Lib Interpolated Model. (MEM=2205.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:33   2207s] Total number of fetched objects 25237
[05/25 12:01:33   2207s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 12:01:33   2207s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/25 12:01:33   2207s] End delay calculation. (MEM=2205.46 CPU=0:00:11.4 REAL=0:00:11.0)
[05/25 12:01:33   2207s] End delay calculation (fullDC). (MEM=2205.46 CPU=0:00:11.9 REAL=0:00:12.0)
[05/25 12:01:33   2207s] *** CDM Built up (cpu=0:00:12.3  real=0:00:12.0  mem= 2205.5M) ***
[05/25 12:01:35   2208s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2205.5M)
[05/25 12:01:35   2208s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 12:01:35   2209s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2205.5M)
[05/25 12:01:35   2209s] 
[05/25 12:01:35   2209s] Executing IPO callback for view pruning ..
[05/25 12:01:35   2209s] Starting SI iteration 2
[05/25 12:01:35   2209s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:01:35   2209s] Calculate early delays in OCV mode...
[05/25 12:01:35   2209s] Calculate late delays in OCV mode...
[05/25 12:01:35   2209s] Start delay calculation (fullDC) (1 T). (MEM=2124.86)
[05/25 12:01:35   2209s] End AAE Lib Interpolated Model. (MEM=2124.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:36   2210s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 158. 
[05/25 12:01:36   2210s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 25237. 
[05/25 12:01:36   2210s] Total number of fetched objects 25237
[05/25 12:01:36   2210s] AAE_INFO-618: Total number of nets in the design is 20584,  23.7 percent of the nets selected for SI analysis
[05/25 12:01:36   2210s] End delay calculation. (MEM=2131.02 CPU=0:00:00.7 REAL=0:00:01.0)
[05/25 12:01:36   2210s] End delay calculation (fullDC). (MEM=2131.02 CPU=0:00:00.8 REAL=0:00:01.0)
[05/25 12:01:36   2210s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2131.0M) ***
[05/25 12:01:37   2211s] *** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:36:51 mem=2131.0M)
[05/25 12:01:37   2211s] End AAE Lib Interpolated Model. (MEM=2131.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:37   2211s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.002, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.040, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.040, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2131.0M
[05/25 12:01:37   2211s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2131.0M
[05/25 12:01:38   2211s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.910  |  6.119  |  4.910  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     14 (31)      |   -0.058   |     14 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:01:39, mem = 1843.5M, totSessionCpu=0:36:52 **
[05/25 12:01:38   2211s] Setting latch borrow mode to budget during optimization.
[05/25 12:01:39   2212s] Info: Done creating the CCOpt slew target map.
[05/25 12:01:39   2212s] Glitch fixing enabled
[05/25 12:01:39   2212s] Running CCOpt-PRO on entire clock network
[05/25 12:01:39   2212s] Net route status summary:
[05/25 12:01:39   2212s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 12:01:39   2212s]   Non-clock: 20531 (unrouted=3, trialRouted=0, noStatus=0, routed=20528, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 12:01:39   2212s] Clock tree cells fixed by user: 0 out of 52 (0%)
[05/25 12:01:39   2212s] PRO...
[05/25 12:01:39   2212s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/25 12:01:39   2212s] Initializing clock structures...
[05/25 12:01:39   2212s]   Creating own balancer
[05/25 12:01:39   2212s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/25 12:01:39   2212s]   Initializing legalizer
[05/25 12:01:39   2212s]   Using cell based legalization.
[05/25 12:01:39   2213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2102.4M
[05/25 12:01:39   2213s] #spOpts: N=45 mergeVia=F 
[05/25 12:01:39   2213s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.046, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.046, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2102.4M
[05/25 12:01:39   2213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2102.4M
[05/25 12:01:39   2213s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2102.4MB).
[05/25 12:01:39   2213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:2102.4M
[05/25 12:01:39   2213s] (I)       Load db... (mem=2102.4M)
[05/25 12:01:39   2213s] (I)       Read data from FE... (mem=2102.4M)
[05/25 12:01:39   2213s] (I)       Read nodes and places... (mem=2102.4M)
[05/25 12:01:39   2213s] (I)       Number of ignored instance 0
[05/25 12:01:39   2213s] (I)       numMoveCells=37651, numMacros=0  numPads=46  numMultiRowHeightInsts=0
[05/25 12:01:39   2213s] (I)       Done Read nodes and places (cpu=0.050s, mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Read rows... (mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Done Read rows (cpu=0.000s, mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Done Read data from FE (cpu=0.050s, mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Done Load db (cpu=0.050s, mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Constructing placeable region... (mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Constructing bin map
[05/25 12:01:39   2213s] (I)       Initialize bin information with width=34200 height=34200
[05/25 12:01:39   2213s] (I)       Done constructing bin map
[05/25 12:01:39   2213s] (I)       Removing 0 blocked bin with high fixed inst density
[05/25 12:01:39   2213s] (I)       Compute region effective width... (mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Done Compute region effective width (cpu=0.000s, mem=2117.3M)
[05/25 12:01:39   2213s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2117.3M)
[05/25 12:01:39   2213s]   Removing CTS place status from clock tree and sinks.
[05/25 12:01:39   2213s] Removed CTS place status from 52 clock cells (out of 54 ) and 0 clock sinks (out of 0 ).
[05/25 12:01:39   2213s]   Reconstructing clock tree datastructures...
[05/25 12:01:39   2213s]     Validating CTS configuration...
[05/25 12:01:39   2213s]     Checking module port directions...
[05/25 12:01:39   2213s]     Leaving CCOpt scope...
[05/25 12:01:39   2213s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:01:39   2213s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:01:39   2213s]     Non-default CCOpt properties:
[05/25 12:01:39   2213s]     adjacent_rows_legal: 1 (default: false)
[05/25 12:01:39   2213s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/25 12:01:39   2213s]     cell_density is set for at least one key
[05/25 12:01:39   2213s]     clock_nets_detailed_routed: 1 (default: false)
[05/25 12:01:39   2213s]     cts_max_thread_override: 1 (default: auto)
[05/25 12:01:39   2213s]     force_design_routing_status: 1 (default: auto)
[05/25 12:01:39   2213s]     preferred_extra_space is set for at least one key
[05/25 12:01:39   2213s]     primary_delay_corner: slow_corner (default: )
[05/25 12:01:39   2213s]     route_type is set for at least one key
[05/25 12:01:39   2213s]     source_driver is set for at least one key
[05/25 12:01:39   2213s]     target_insertion_delay is set for at least one key
[05/25 12:01:39   2213s]     target_max_trans_sdc is set for at least one key
[05/25 12:01:39   2213s]     target_skew is set for at least one key
[05/25 12:01:39   2213s]     target_skew_wire is set for at least one key
[05/25 12:01:39   2213s]     Route type trimming info:
[05/25 12:01:39   2213s]       No route type modifications were made.
[05/25 12:01:39   2213s] Accumulated time to calculate placeable region: 0
[05/25 12:01:39   2213s] (I)       Initializing Steiner engine. 
[05/25 12:01:39   2213s] End AAE Lib Interpolated Model. (MEM=2125.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:39   2213s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/25 12:01:39   2213s]     Original list had 16 cells:
[05/25 12:01:39   2213s]     CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 12:01:39   2213s]     New trimmed list has 9 cells:
[05/25 12:01:39   2213s]     CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/25 12:01:39   2213s] Accumulated time to calculate placeable region: 0
[05/25 12:01:39   2213s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/25 12:01:39   2213s]     Original list had 19 cells:
[05/25 12:01:39   2213s]     CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/25 12:01:39   2213s]     New trimmed list has 10 cells:
[05/25 12:01:39   2213s]     CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/25 12:01:39   2213s] Accumulated time to calculate placeable region: 0
[05/25 12:01:39   2213s] Accumulated time to calculate placeable region: 0
[05/25 12:01:41   2214s]     Clock tree balancer configuration for clock_tree clk:
[05/25 12:01:41   2214s]     Non-default CCOpt properties:
[05/25 12:01:41   2214s]       cell_density: 1 (default: 0.75)
[05/25 12:01:41   2214s]       route_type (leaf): default_route_type_leaf (default: default)
[05/25 12:01:41   2214s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/25 12:01:41   2214s]       route_type (top): default_route_type_nonleaf (default: default)
[05/25 12:01:41   2214s]       source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/25 12:01:41   2214s]     For power domain auto-default:
[05/25 12:01:41   2214s]       Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/25 12:01:41   2214s]       Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/25 12:01:41   2214s]       Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/25 12:01:41   2214s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 93322.908um^2
[05/25 12:01:41   2214s]     Top Routing info:
[05/25 12:01:41   2214s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 12:01:41   2214s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/25 12:01:41   2214s]     Trunk Routing info:
[05/25 12:01:41   2214s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 12:01:41   2214s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 12:01:41   2214s]     Leaf Routing info:
[05/25 12:01:41   2214s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/25 12:01:41   2214s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/25 12:01:41   2214s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[05/25 12:01:41   2214s]       Slew time target (leaf):    0.100ns
[05/25 12:01:41   2214s]       Slew time target (trunk):   0.100ns
[05/25 12:01:41   2214s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/25 12:01:41   2214s]       Buffer unit delay: 0.076ns
[05/25 12:01:41   2214s]       Buffer max distance: 693.333um
[05/25 12:01:41   2214s]     Fastest wire driving cells and distances:
[05/25 12:01:41   2214s]       Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/25 12:01:41   2214s]       Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.702um, saturatedSlew=0.083ns, speed=7481.014um per ns, cellArea=11.589um^2 per 1000um}
[05/25 12:01:41   2214s]       Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     Logic Sizing Table:
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     ----------------------------------------------------------
[05/25 12:01:41   2214s]     Cell    Instance count    Source    Eligible library cells
[05/25 12:01:41   2214s]     ----------------------------------------------------------
[05/25 12:01:41   2214s]       (empty table)
[05/25 12:01:41   2214s]     ----------------------------------------------------------
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/25 12:01:41   2214s]       Sources:                     pin clk
[05/25 12:01:41   2214s]       Total number of sinks:       4707
[05/25 12:01:41   2214s]       Delay constrained sinks:     4707
[05/25 12:01:41   2214s]       Non-leaf sinks:              0
[05/25 12:01:41   2214s]       Ignore pins:                 0
[05/25 12:01:41   2214s]      Timing corner slow_corner:setup.late:
[05/25 12:01:41   2214s]       Skew target:                 0.076ns
[05/25 12:01:41   2214s]     Primary reporting skew group is skew_group clk/constraint_basic with 4707 clock sinks.
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     Via Selection for Estimated Routes (rule default):
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     ------------------------------------------------------------------------
[05/25 12:01:41   2214s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/25 12:01:41   2214s]     Range                            (Ohm)    (fF)     (fs)     Only
[05/25 12:01:41   2214s]     ------------------------------------------------------------------------
[05/25 12:01:41   2214s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[05/25 12:01:41   2214s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[05/25 12:01:41   2214s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[05/25 12:01:41   2214s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[05/25 12:01:41   2214s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[05/25 12:01:41   2214s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[05/25 12:01:41   2214s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[05/25 12:01:41   2214s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[05/25 12:01:41   2214s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[05/25 12:01:41   2214s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[05/25 12:01:41   2214s]     ------------------------------------------------------------------------
[05/25 12:01:41   2214s]     
[05/25 12:01:41   2214s]     No ideal or dont_touch nets found in the clock tree
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s] Filtering reasons for cell type: buffer
[05/25 12:01:41   2214s] =======================================
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] Clock trees    Power domain    Reason              Library cells
[05/25 12:01:41   2214s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/25 12:01:41   2214s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/25 12:01:41   2214s]                                                      CLKBUFX8LVT }
[05/25 12:01:41   2214s] -------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s] Filtering reasons for cell type: inverter
[05/25 12:01:41   2214s] =========================================
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] Clock trees    Power domain    Reason              Library cells
[05/25 12:01:41   2214s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/25 12:01:41   2214s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT }
[05/25 12:01:41   2214s] ------------------------------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s] 
[05/25 12:01:41   2214s]     Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/25 12:01:41   2214s]     CCOpt configuration status: all checks passed.
[05/25 12:01:41   2214s]   Reconstructing clock tree datastructures done.
[05/25 12:01:41   2214s] Initializing clock structures done.
[05/25 12:01:41   2214s] PRO...
[05/25 12:01:41   2214s]   PRO active optimizations:
[05/25 12:01:41   2214s]    - DRV fixing with cell sizing
[05/25 12:01:41   2214s]   
[05/25 12:01:41   2214s]   Detected clock skew data from CTS
[05/25 12:01:41   2214s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 12:01:41   2215s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 12:01:41   2215s]   Clock DAG stats PRO initial state:
[05/25 12:01:41   2215s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 12:01:41   2215s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 12:01:41   2215s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 12:01:41   2215s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 12:01:41   2215s]     wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.543pF, total=1.667pF
[05/25 12:01:41   2215s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.940um, total=19189.450um
[05/25 12:01:41   2215s]   Clock DAG net violations PRO initial state: none
[05/25 12:01:41   2215s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/25 12:01:41   2215s]     Trunk : target=0.100ns count=5 avg=0.061ns sd=0.013ns min=0.038ns max=0.069ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:41   2215s]     Leaf  : target=0.100ns count=48 avg=0.091ns sd=0.002ns min=0.088ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 14 <= 0.090ns, 34 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:41   2215s]   Clock DAG library cell distribution PRO initial state {count}:
[05/25 12:01:41   2215s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 12:01:41   2215s]   Primary reporting skew group PRO initial state:
[05/25 12:01:41   2215s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 12:01:41   2215s]   Skew group summary PRO initial state:
[05/25 12:01:41   2215s]     skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.291, avg=0.285, sd=0.002], skew [0.010 vs 0.076], 100% {0.281, 0.291} (wid=0.013 ws=0.010) (gid=0.280 gs=0.004)
[05/25 12:01:41   2215s]   Clock network insertion delays are now [0.281ns, 0.291ns] average 0.285ns std.dev 0.002ns
[05/25 12:01:41   2215s]   Recomputing CTS skew targets...
[05/25 12:01:41   2215s]   Resolving skew group constraints...
[05/25 12:01:41   2215s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/25 12:01:41   2215s]   Resolving skew group constraints done.
[05/25 12:01:41   2215s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/25 12:01:41   2215s]   Fixing DRVs...
[05/25 12:01:41   2215s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/25 12:01:41   2215s]   CCOpt-PRO: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/25 12:01:41   2215s]   
[05/25 12:01:41   2215s]   PRO Statistics: Fix DRVs (cell sizing):
[05/25 12:01:41   2215s]   =======================================
[05/25 12:01:41   2215s]   
[05/25 12:01:41   2215s]   Cell changes by Net Type:
[05/25 12:01:41   2215s]   
[05/25 12:01:41   2215s]   ---------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2215s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/25 12:01:41   2215s]   ---------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2215s]   top                0            0           0            0                    0                  0
[05/25 12:01:41   2215s]   trunk              0            0           0            0                    0                  0
[05/25 12:01:41   2215s]   leaf               0            0           0            0                    0                  0
[05/25 12:01:41   2215s]   ---------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2215s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[05/25 12:01:41   2215s]   ---------------------------------------------------------------------------------------------------------
[05/25 12:01:41   2215s]   
[05/25 12:01:41   2215s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/25 12:01:41   2215s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/25 12:01:41   2215s]   
[05/25 12:01:41   2215s]   Clock DAG stats PRO after DRV fixing:
[05/25 12:01:41   2215s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 12:01:41   2215s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 12:01:41   2215s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 12:01:41   2215s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 12:01:41   2215s]     wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.543pF, total=1.667pF
[05/25 12:01:41   2215s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.940um, total=19189.450um
[05/25 12:01:41   2215s]   Clock DAG net violations PRO after DRV fixing: none
[05/25 12:01:41   2215s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/25 12:01:41   2215s]     Trunk : target=0.100ns count=5 avg=0.061ns sd=0.013ns min=0.038ns max=0.069ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:41   2215s]     Leaf  : target=0.100ns count=48 avg=0.091ns sd=0.002ns min=0.088ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 14 <= 0.090ns, 34 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:41   2215s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/25 12:01:41   2215s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 12:01:41   2215s]   Primary reporting skew group PRO after DRV fixing:
[05/25 12:01:41   2215s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 12:01:41   2215s]   Skew group summary PRO after DRV fixing:
[05/25 12:01:41   2215s]     skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.291, avg=0.285, sd=0.002], skew [0.010 vs 0.076], 100% {0.281, 0.291} (wid=0.013 ws=0.010) (gid=0.280 gs=0.004)
[05/25 12:01:41   2215s]   Clock network insertion delays are now [0.281ns, 0.291ns] average 0.285ns std.dev 0.002ns
[05/25 12:01:41   2215s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] Slew Diagnostics: After DRV fixing
[05/25 12:01:41   2215s] ==================================
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] Global Causes:
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] -------------------------------------
[05/25 12:01:41   2215s] Cause
[05/25 12:01:41   2215s] -------------------------------------
[05/25 12:01:41   2215s] DRV fixing with buffering is disabled
[05/25 12:01:41   2215s] -------------------------------------
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] Top 5 overslews:
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] ---------------------------------
[05/25 12:01:41   2215s] Overslew    Causes    Driving Pin
[05/25 12:01:41   2215s] ---------------------------------
[05/25 12:01:41   2215s]   (empty table)
[05/25 12:01:41   2215s] ---------------------------------
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s] Cause    Occurences
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s]   (empty table)
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] Violation diagnostics counts from the 0 nodes that have violations:
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s] Cause    Occurences
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s]   (empty table)
[05/25 12:01:41   2215s] -------------------
[05/25 12:01:41   2215s] 
[05/25 12:01:41   2215s]   Reconnecting optimized routes...
[05/25 12:01:42   2215s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:01:42   2215s]   Set dirty flag on 0 insts, 0 nets
[05/25 12:01:42   2215s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/25 12:01:42   2215s] End AAE Lib Interpolated Model. (MEM=2163.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:42   2215s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/25 12:01:42   2215s]   Clock DAG stats PRO final:
[05/25 12:01:42   2216s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/25 12:01:42   2216s]     cell areas       : b=274.626um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=274.626um^2
[05/25 12:01:42   2216s]     cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.071pF
[05/25 12:01:42   2216s]     sink capacitance : count=4707, total=1.101pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/25 12:01:42   2216s]     wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.543pF, total=1.667pF
[05/25 12:01:42   2216s]     wire lengths     : top=0.000um, trunk=1774.510um, leaf=17414.940um, total=19189.450um
[05/25 12:01:42   2216s]   Clock DAG net violations PRO final: none
[05/25 12:01:42   2216s]   Clock DAG primary half-corner transition distribution PRO final:
[05/25 12:01:42   2216s]     Trunk : target=0.100ns count=5 avg=0.061ns sd=0.013ns min=0.038ns max=0.069ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:42   2216s]     Leaf  : target=0.100ns count=48 avg=0.091ns sd=0.002ns min=0.088ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 14 <= 0.090ns, 34 <= 0.095ns, 0 <= 0.100ns}
[05/25 12:01:42   2216s]   Clock DAG library cell distribution PRO final {count}:
[05/25 12:01:42   2216s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
[05/25 12:01:42   2216s]   Primary reporting skew group PRO final:
[05/25 12:01:42   2216s]     skew_group default.clk/constraint_basic: unconstrained
[05/25 12:01:42   2216s]   Skew group summary PRO final:
[05/25 12:01:42   2216s]     skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.291, avg=0.285, sd=0.002], skew [0.010 vs 0.076], 100% {0.281, 0.291} (wid=0.013 ws=0.010) (gid=0.280 gs=0.004)
[05/25 12:01:42   2216s]   Clock network insertion delays are now [0.281ns, 0.291ns] average 0.285ns std.dev 0.002ns
[05/25 12:01:42   2216s] PRO done.
[05/25 12:01:42   2216s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/25 12:01:42   2216s] numClockCells = 54, numClockCellsFixed = 0, numClockCellsRestored = 52, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/25 12:01:42   2216s] Net route status summary:
[05/25 12:01:42   2216s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 12:01:42   2216s]   Non-clock: 20531 (unrouted=3, trialRouted=0, noStatus=0, routed=20528, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/25 12:01:42   2216s] Updating delays...
[05/25 12:01:53   2226s] Updating delays done.
[05/25 12:01:53   2226s] PRO done. (took cpu=0:00:13.9 real=0:00:13.9)
[05/25 12:01:53   2226s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2218.4M
[05/25 12:01:53   2226s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2218.4M
[05/25 12:01:53   2226s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2218.4M
[05/25 12:01:53   2226s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2218.4M
[05/25 12:01:53   2227s] **INFO: Start fixing DRV (Mem = 2121.92M) ...
[05/25 12:01:53   2227s] Begin: GigaOpt DRV Optimization
[05/25 12:01:53   2227s] Glitch fixing enabled
[05/25 12:01:53   2227s] Info: 53 clock nets excluded from IPO operation.
[05/25 12:01:53   2227s] End AAE Lib Interpolated Model. (MEM=2121.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:01:53   2227s] PhyDesignGrid: maxLocalDensity 0.96
[05/25 12:01:53   2227s] ### Creating PhyDesignMc. totSessionCpu=0:37:08 mem=2121.9M
[05/25 12:01:53   2227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.9M
[05/25 12:01:53   2227s] #spOpts: N=45 mergeVia=F 
[05/25 12:01:53   2227s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.037, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.037, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.9M
[05/25 12:01:53   2227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.9M
[05/25 12:01:53   2227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2121.9MB).
[05/25 12:01:53   2227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2121.9M
[05/25 12:01:54   2227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:08 mem=2121.9M
[05/25 12:01:54   2227s] ### Creating LA Mngr. totSessionCpu=0:37:08 mem=2223.5M
[05/25 12:01:54   2228s] ### Creating LA Mngr, finished. totSessionCpu=0:37:09 mem=2239.5M
[05/25 12:01:55   2229s] 
[05/25 12:01:55   2229s] Creating Lib Analyzer ...
[05/25 12:01:55   2229s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 12:01:55   2229s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/25 12:01:55   2229s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 12:01:55   2229s] 
[05/25 12:01:55   2229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:10 mem=2239.5M
[05/25 12:01:55   2229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:10 mem=2239.5M
[05/25 12:01:55   2229s] Creating Lib Analyzer, finished. 
[05/25 12:01:56   2230s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/25 12:01:56   2230s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2258.6M
[05/25 12:01:56   2230s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2258.6M
[05/25 12:01:57   2231s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 12:01:57   2231s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/25 12:01:57   2231s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 12:01:57   2231s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/25 12:01:57   2231s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 12:01:57   2231s] Info: violation cost 24.176691 (cap = 0.000000, tran = 24.176691, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 12:01:57   2231s] |    57|   730|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.91|     0.00|       0|       0|       0| 100.00|          |         |
[05/25 12:02:03   2237s] Info: violation cost 23.066916 (cap = 0.000000, tran = 23.066916, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 12:02:03   2237s] |    49|   662|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.91|     0.00|       0|       0|       8| 100.00| 0:00:06.0|  2298.7M|
[05/25 12:02:07   2241s] Info: violation cost 2.188571 (cap = 0.000000, tran = 2.188571, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 12:02:08   2241s] |    17|    37|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.91|     0.00|       0|       0|       0| 100.00| 0:00:04.0|  2298.7M|
[05/25 12:02:08   2241s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] ###############################################################################
[05/25 12:02:08   2241s] #
[05/25 12:02:08   2241s] #  Large fanout net report:  
[05/25 12:02:08   2241s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/25 12:02:08   2241s] #     - current density: 100.00
[05/25 12:02:08   2241s] #
[05/25 12:02:08   2241s] #  List of high fanout nets:
[05/25 12:02:08   2241s] #
[05/25 12:02:08   2241s] ###############################################################################
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] =======================================================================
[05/25 12:02:08   2241s]                 Reasons for remaining drv violations
[05/25 12:02:08   2241s] =======================================================================
[05/25 12:02:08   2241s] *info: Total 49 net(s) have violations which can't be fixed by DRV optimization.
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] MultiBuffering failure reasons
[05/25 12:02:08   2241s] ------------------------------------------------
[05/25 12:02:08   2241s] *info:    15 net(s): Could not be fixed because of exceeding max local density.
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] *** Finish DRV Fixing (cpu=0:00:11.4 real=0:00:12.0 mem=2298.7M) ***
[05/25 12:02:08   2241s] 
[05/25 12:02:08   2241s] Begin: glitch net info
[05/25 12:02:08   2242s] glitch slack range: number of glitch nets
[05/25 12:02:08   2242s] glitch slack < -0.32 : 0
[05/25 12:02:08   2242s] -0.32 < glitch slack < -0.28 : 0
[05/25 12:02:08   2242s] -0.28 < glitch slack < -0.24 : 0
[05/25 12:02:08   2242s] -0.24 < glitch slack < -0.2 : 0
[05/25 12:02:08   2242s] -0.2 < glitch slack < -0.16 : 0
[05/25 12:02:08   2242s] -0.16 < glitch slack < -0.12 : 0
[05/25 12:02:08   2242s] -0.12 < glitch slack < -0.08 : 0
[05/25 12:02:08   2242s] -0.08 < glitch slack < -0.04 : 0
[05/25 12:02:08   2242s] -0.04 < glitch slack : 0
[05/25 12:02:08   2242s] End: glitch net info
[05/25 12:02:08   2242s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2279.6M
[05/25 12:02:08   2242s] #spOpts: N=45 
[05/25 12:02:08   2242s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.003, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.050, REAL:0.051, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.050, REAL:0.052, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2279.6MB).
[05/25 12:02:08   2242s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.096, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.096, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Starting RefinePlace at level 2, MEM:2279.6M
[05/25 12:02:08   2242s] *** Starting refinePlace (0:37:22 mem=2279.6M) ***
[05/25 12:02:08   2242s] Total net bbox length = 5.340e+05 (2.710e+05 2.630e+05) (ext = 4.476e+03)
[05/25 12:02:08   2242s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[05/25 12:02:08   2242s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2279.6M
[05/25 12:02:08   2242s] Total net bbox length = 5.340e+05 (2.710e+05 2.630e+05) (ext = 4.476e+03)
[05/25 12:02:08   2242s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2279.6MB
[05/25 12:02:08   2242s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2279.6MB) @(0:37:22 - 0:37:22).
[05/25 12:02:08   2242s] *** Finished refinePlace (0:37:22 mem=2279.6M) ***
[05/25 12:02:08   2242s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.113, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2279.6M
[05/25 12:02:08   2242s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.330, REAL:0.326, MEM:2279.6M
[05/25 12:02:08   2242s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
[05/25 12:02:08   2242s] **optDesign ... cpu = 0:02:07, real = 0:02:09, mem = 1933.1M, totSessionCpu=0:37:22 **
[05/25 12:02:08   2242s] *info:
[05/25 12:02:08   2242s] **INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 2217.03M).
[05/25 12:02:08   2242s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.004, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.055, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.055, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.008, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2217.0M
[05/25 12:02:08   2242s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2217.0M
[05/25 12:02:09   2243s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.25min mem=2217.0M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.908  |  6.197  |  4.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     17 (37)      |   -0.059   |     17 (37)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:08, real = 0:02:10, mem = 1933.3M, totSessionCpu=0:37:24 **
[05/25 12:02:10   2243s]   DRV Snapshot: (REF)
[05/25 12:02:10   2243s]          Tran DRV: 17
[05/25 12:02:10   2243s]           Cap DRV: 0
[05/25 12:02:10   2243s]        Fanout DRV: 0
[05/25 12:02:10   2243s]            Glitch: 0
[05/25 12:02:10   2243s] *** Timing Is met
[05/25 12:02:10   2243s] *** Check timing (0:00:00.0)
[05/25 12:02:10   2243s] *** Setup timing is met (target slack 0ns)
[05/25 12:02:10   2244s]   Timing Snapshot: (REF)
[05/25 12:02:10   2244s]      Weighted WNS: 0.000
[05/25 12:02:10   2244s]       All  PG WNS: 0.000
[05/25 12:02:10   2244s]       High PG WNS: 0.000
[05/25 12:02:10   2244s]       All  PG TNS: 0.000
[05/25 12:02:10   2244s]       High PG TNS: 0.000
[05/25 12:02:10   2244s]    Category Slack: { [L, 4.908] [H, 6.198] }
[05/25 12:02:10   2244s] 
[05/25 12:02:10   2244s] Running postRoute recovery in preEcoRoute mode
[05/25 12:02:10   2244s] **optDesign ... cpu = 0:02:08, real = 0:02:11, mem = 1916.6M, totSessionCpu=0:37:24 **
[05/25 12:02:10   2244s]   DRV Snapshot: (TGT)
[05/25 12:02:10   2244s]          Tran DRV: 17
[05/25 12:02:10   2244s]           Cap DRV: 0
[05/25 12:02:10   2244s]        Fanout DRV: 0
[05/25 12:02:10   2244s]            Glitch: 0
[05/25 12:02:10   2244s] Checking DRV degradation...
[05/25 12:02:10   2244s] 
[05/25 12:02:10   2244s] Recovery Manager:
[05/25 12:02:10   2244s]     Tran DRV degradation : 0 (17 -> 17, Margin 10) - Skip
[05/25 12:02:10   2244s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 12:02:10   2244s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 12:02:10   2244s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/25 12:02:10   2244s] 
[05/25 12:02:10   2244s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/25 12:02:10   2244s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2207.49M, totSessionCpu=0:37:25).
[05/25 12:02:10   2244s] **optDesign ... cpu = 0:02:09, real = 0:02:11, mem = 1917.0M, totSessionCpu=0:37:25 **
[05/25 12:02:10   2244s] 
[05/25 12:02:11   2245s]   Timing/DRV Snapshot: (REF)
[05/25 12:02:11   2245s]      Weighted WNS: 0.000
[05/25 12:02:11   2245s]       All  PG WNS: 0.000
[05/25 12:02:11   2245s]       High PG WNS: 0.000
[05/25 12:02:11   2245s]       All  PG TNS: 0.000
[05/25 12:02:11   2245s]       High PG TNS: 0.000
[05/25 12:02:11   2245s]          Tran DRV: 17
[05/25 12:02:11   2245s]           Cap DRV: 0
[05/25 12:02:11   2245s]        Fanout DRV: 0
[05/25 12:02:11   2245s]            Glitch: 0
[05/25 12:02:11   2245s]    Category Slack: { [L, 4.908] [H, 6.198] }
[05/25 12:02:11   2245s] 
[05/25 12:02:11   2245s] ### Creating LA Mngr. totSessionCpu=0:37:25 mem=2207.5M
[05/25 12:02:11   2245s] ### Creating LA Mngr, finished. totSessionCpu=0:37:25 mem=2207.5M
[05/25 12:02:11   2245s] Default Rule : ""
[05/25 12:02:11   2245s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/25 12:02:11   2245s] Worst Slack : 6.197 ns
[05/25 12:02:11   2245s] Total 0 nets layer assigned (0.2).
[05/25 12:02:11   2245s] GigaOpt: setting up router preferences
[05/25 12:02:11   2245s] GigaOpt: 0 nets assigned router directives
[05/25 12:02:11   2245s] 
[05/25 12:02:11   2245s] Start Assign Priority Nets ...
[05/25 12:02:11   2245s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/25 12:02:11   2245s] Existing Priority Nets 0 (0.0%)
[05/25 12:02:11   2245s] Assigned Priority Nets 0 (0.0%)
[05/25 12:02:11   2245s] ### Creating LA Mngr. totSessionCpu=0:37:25 mem=2207.5M
[05/25 12:02:11   2245s] ### Creating LA Mngr, finished. totSessionCpu=0:37:25 mem=2207.5M
[05/25 12:02:11   2245s] Default Rule : ""
[05/25 12:02:11   2245s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/25 12:02:11   2245s] Worst Slack : 4.908 ns
[05/25 12:02:11   2245s] Total 0 nets layer assigned (0.3).
[05/25 12:02:11   2245s] GigaOpt: setting up router preferences
[05/25 12:02:11   2245s] GigaOpt: 0 nets assigned router directives
[05/25 12:02:11   2245s] 
[05/25 12:02:11   2245s] Start Assign Priority Nets ...
[05/25 12:02:11   2245s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/25 12:02:11   2245s] Existing Priority Nets 0 (0.0%)
[05/25 12:02:11   2245s] Assigned Priority Nets 0 (0.0%)
[05/25 12:02:12   2245s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.034, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.034, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2262.2M
[05/25 12:02:12   2245s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2262.2M
[05/25 12:02:12   2246s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.908  |  6.197  |  4.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     17 (37)      |   -0.059   |     17 (37)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:11, real = 0:02:13, mem = 1870.1M, totSessionCpu=0:37:27 **
[05/25 12:02:12   2246s] -routeWithEco false                       # bool, default=false
[05/25 12:02:12   2246s] -routeWithEco true                        # bool, default=false, user setting
[05/25 12:02:12   2246s] -routeSelectedNetOnly false               # bool, default=false
[05/25 12:02:12   2246s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 12:02:12   2246s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 12:02:12   2246s] Existing Dirty Nets : 0
[05/25 12:02:12   2246s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/25 12:02:12   2246s] Reset Dirty Nets : 0
[05/25 12:02:12   2246s] 
[05/25 12:02:12   2246s] globalDetailRoute
[05/25 12:02:12   2246s] 
[05/25 12:02:12   2246s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[05/25 12:02:12   2246s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/25 12:02:12   2246s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/25 12:02:12   2246s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 12:02:12   2246s] #setNanoRouteMode -routeWithEco true
[05/25 12:02:12   2246s] #setNanoRouteMode -routeWithSiDriven false
[05/25 12:02:12   2246s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 12:02:12   2246s] #Start globalDetailRoute on Wed May 25 12:02:12 2022
[05/25 12:02:12   2246s] #
[05/25 12:02:12   2246s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d'. 20638 times net's RC data read were performed.
[05/25 12:02:13   2247s] ### Net info: total nets: 20584
[05/25 12:02:13   2247s] ### Net info: dirty nets: 0
[05/25 12:02:13   2247s] ### Net info: marked as disconnected nets: 0
[05/25 12:02:14   2247s] ### Net info: fully routed nets: 20567
[05/25 12:02:14   2247s] ### Net info: trivial (single pin) nets: 0
[05/25 12:02:14   2247s] ### Net info: unrouted nets: 3
[05/25 12:02:14   2247s] ### Net info: re-extraction nets: 14
[05/25 12:02:14   2247s] ### Net info: ignored nets: 0
[05/25 12:02:14   2247s] ### Net info: skip routing nets: 0
[05/25 12:02:14   2248s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/25 12:02:14   2248s] #RTESIG:78da8dd04d0b82401080e1cefd8a61f36090b6b31fba7b34f01616615ec56015413474fd
[05/25 12:02:14   2248s] #       ff455db56daef3f00eccce2bd21b105421d2e049292b11b21b2a2a190b90caf888aa7caf
[05/25 12:02:14   2248s] #       ee27b2dd79976b8ea80043fa19f0eb6ea8ec01e6c98c30196bdbbed97f9dd031906ab603
[05/25 12:02:14   2248s] #       017fb2e37bb1c8902a04c643ed0c224a0975d54d06fcc73074cb88710924c9f234cb9273
[05/25 12:02:14   2248s] #       913b8e731460c7f9679147ca6db4761a2162a7910c2102bfedad69ccb86238ba3b5cbb5f
[05/25 12:02:14   2248s] #       25c51f21c1fe08c51190d54f6f5eef78b570
[05/25 12:02:14   2248s] #
[05/25 12:02:14   2248s] #Loading the last recorded routing design signature
[05/25 12:02:14   2248s] #Summary of the placement changes since last routing:
[05/25 12:02:14   2248s] #  Number of instances resized = 8
[05/25 12:02:14   2248s] #  Total number of placement changes (moved instances are counted twice) = 8
[05/25 12:02:14   2248s] #RTESIG:78da8dd04d0b82401080e1cefd8a61f36090b6b31fba7b34f01616615ec56015413474fd
[05/25 12:02:14   2248s] #       ff455db56daef3f00eccce2bd21b105421d2e049292b11b21b2a2a190b90caf888aa7caf
[05/25 12:02:14   2248s] #       ee27b2dd79976b8ea80043fa19f0eb6ea8ec01e6c98c30196bdbbed97f9dd031906ab603
[05/25 12:02:14   2248s] #       017fb2e37bb1c8902a04c643ed0c224a0975d54d06fcc73074cb88710924c9f234cb9273
[05/25 12:02:14   2248s] #       913b8e731460c7f9679147ca6db4761a2162a7910c2102bfedad69ccb86238ba3b5cbb5f
[05/25 12:02:14   2248s] #       25c51f21c1fe08c51190d54f6f5eef78b570
[05/25 12:02:14   2248s] #
[05/25 12:02:14   2248s] #Start routing data preparation on Wed May 25 12:02:14 2022
[05/25 12:02:14   2248s] #
[05/25 12:02:14   2248s] #Minimum voltage of a net in the design = 0.000.
[05/25 12:02:14   2248s] #Maximum voltage of a net in the design = 1.100.
[05/25 12:02:14   2248s] #Voltage range [0.000 - 1.100] has 20582 nets.
[05/25 12:02:14   2248s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 12:02:14   2248s] #Voltage range [0.900 - 1.100] has 1 net.
[05/25 12:02:16   2249s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 12:02:16   2249s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 12:02:16   2249s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 12:02:16   2249s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 12:02:16   2250s] #Regenerating Ggrids automatically.
[05/25 12:02:16   2250s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 12:02:16   2250s] #Using automatically generated G-grids.
[05/25 12:02:16   2250s] #Done routing data preparation.
[05/25 12:02:16   2250s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1862.06 (MB), peak = 2020.43 (MB)
[05/25 12:02:16   2250s] #Merging special wires...
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 40.12000 152.86000 ) on Metal1 for NET FE_OFN1488_n8251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 139.52000 36.58000 ) on Metal1 for NET FE_OFN236_n8148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 140.26500 36.59500 ) on Metal1 for NET FE_OFN275_n8235. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 148.46500 208.88000 ) on Metal1 for NET FE_OFN276_n8240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 147.72000 208.89500 ) on Metal1 for NET FE_OFN277_n8241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 40.86500 152.87500 ) on Metal1 for NET FE_OFN1243_n8250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 171.75500 130.44000 ) on Metal1 for NET n9946. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 171.93500 130.17000 ) on Metal1 for NET n9945. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 139.71000 36.71000 ) on Metal1 for NET DUT2_instruction_array[773]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 147.91000 208.76500 ) on Metal1 for NET DUT2_instruction_array[3266]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 140.06500 36.43000 ) on Metal1 for NET DUT2_instruction_array[325]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 148.26500 209.04500 ) on Metal1 for NET DUT2_instruction_array[2818]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 40.66500 152.71000 ) on Metal1 for NET DUT2_instruction_array[1975]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 172.01500 130.40500 ) on Metal1 for NET n9963. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Connectivity extraction summary:
[05/25 12:02:16   2250s] #26 routed nets are extracted.
[05/25 12:02:16   2250s] #    14 (0.07%) extracted nets are partially routed.
[05/25 12:02:16   2250s] #20555 routed net(s) are imported.
[05/25 12:02:16   2250s] #3 nets are fixed|skipped|trivial (not extracted).
[05/25 12:02:16   2250s] #Total number of nets = 20584.
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Found 0 nets for post-route si or timing fixing.
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Finished routing data preparation on Wed May 25 12:02:16 2022
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Cpu time = 00:00:02
[05/25 12:02:16   2250s] #Elapsed time = 00:00:02
[05/25 12:02:16   2250s] #Increased memory = 3.58 (MB)
[05/25 12:02:16   2250s] #Total memory = 1862.07 (MB)
[05/25 12:02:16   2250s] #Peak memory = 2020.43 (MB)
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Start global routing on Wed May 25 12:02:16 2022
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Number of eco nets is 14
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Start global routing data preparation on Wed May 25 12:02:16 2022
[05/25 12:02:16   2250s] #
[05/25 12:02:16   2250s] #Start routing resource analysis on Wed May 25 12:02:16 2022
[05/25 12:02:16   2250s] #
[05/25 12:02:18   2252s] #Routing resource analysis is done on Wed May 25 12:02:18 2022
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #  Resource Analysis:
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 12:02:18   2252s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 12:02:18   2252s] #  --------------------------------------------------------------
[05/25 12:02:18   2252s] #  Metal1         H        1760           0       13806    73.83%
[05/25 12:02:18   2252s] #  Metal2         V        1683           0       13806     2.59%
[05/25 12:02:18   2252s] #  Metal3         H        1760           0       13806     0.00%
[05/25 12:02:18   2252s] #  Metal4         V        1683           0       13806     2.59%
[05/25 12:02:18   2252s] #  Metal5         H        1760           0       13806     0.00%
[05/25 12:02:18   2252s] #  Metal6         V        1683           0       13806     2.59%
[05/25 12:02:18   2252s] #  --------------------------------------------------------------
[05/25 12:02:18   2252s] #  Total                  10329       0.00%       82836    13.60%
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #  53 nets (0.26%) with 1 preferred extra spacing.
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #Global routing data preparation is done on Wed May 25 12:02:18 2022
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1864.14 (MB), peak = 2020.43 (MB)
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1864.14 (MB), peak = 2020.43 (MB)
[05/25 12:02:18   2252s] #
[05/25 12:02:18   2252s] #start global routing iteration 1...
[05/25 12:02:19   2253s] #Initial_route: 0.00173
[05/25 12:02:19   2253s] #Reroute: 0.00120
[05/25 12:02:19   2253s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.64 (MB), peak = 2020.43 (MB)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #start global routing iteration 2...
[05/25 12:02:19   2253s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.65 (MB), peak = 2020.43 (MB)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/25 12:02:19   2253s] #Total number of routable nets = 20581.
[05/25 12:02:19   2253s] #Total number of nets in the design = 20584.
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #14 routable nets have only global wires.
[05/25 12:02:19   2253s] #20567 routable nets have only detail routed wires.
[05/25 12:02:19   2253s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Routed nets constraints summary:
[05/25 12:02:19   2253s] #-----------------------------
[05/25 12:02:19   2253s] #        Rules   Unconstrained  
[05/25 12:02:19   2253s] #-----------------------------
[05/25 12:02:19   2253s] #      Default              14  
[05/25 12:02:19   2253s] #-----------------------------
[05/25 12:02:19   2253s] #        Total              14  
[05/25 12:02:19   2253s] #-----------------------------
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Routing constraints summary of the whole design:
[05/25 12:02:19   2253s] #------------------------------------------------
[05/25 12:02:19   2253s] #        Rules   Pref Extra Space   Unconstrained  
[05/25 12:02:19   2253s] #------------------------------------------------
[05/25 12:02:19   2253s] #      Default                 53           20528  
[05/25 12:02:19   2253s] #------------------------------------------------
[05/25 12:02:19   2253s] #        Total                 53           20528  
[05/25 12:02:19   2253s] #------------------------------------------------
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #                 OverCon          
[05/25 12:02:19   2253s] #                  #Gcell    %Gcell
[05/25 12:02:19   2253s] #     Layer           (1)   OverCon
[05/25 12:02:19   2253s] #  --------------------------------
[05/25 12:02:19   2253s] #  Metal1        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  Metal2        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  Metal3        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  Metal4        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  Metal5        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  Metal6        0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #  --------------------------------
[05/25 12:02:19   2253s] #     Total      0(0.00%)   (0.00%)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/25 12:02:19   2253s] #  Overflow after GR: 0.00% H + 0.00% V
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Complete Global Routing.
[05/25 12:02:19   2253s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 12:02:19   2253s] #Total wire length = 615670 um.
[05/25 12:02:19   2253s] #Total half perimeter of net bounding box = 550146 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal1 = 4910 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal2 = 126820 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal3 = 193174 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal4 = 148958 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal5 = 109820 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 12:02:19   2253s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 12:02:19   2253s] #Total number of vias = 183680
[05/25 12:02:19   2253s] #Up-Via Summary (total 183680):
[05/25 12:02:19   2253s] #           
[05/25 12:02:19   2253s] #-----------------------
[05/25 12:02:19   2253s] # Metal1          76731
[05/25 12:02:19   2253s] # Metal2          71619
[05/25 12:02:19   2253s] # Metal3          25502
[05/25 12:02:19   2253s] # Metal4           8127
[05/25 12:02:19   2253s] # Metal5           1701
[05/25 12:02:19   2253s] #-----------------------
[05/25 12:02:19   2253s] #                183680 
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Max overcon = 0 track.
[05/25 12:02:19   2253s] #Total overcon = 0.00%.
[05/25 12:02:19   2253s] #Worst layer Gcell overcon rate = 0.00%.
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Global routing statistics:
[05/25 12:02:19   2253s] #Cpu time = 00:00:03
[05/25 12:02:19   2253s] #Elapsed time = 00:00:03
[05/25 12:02:19   2253s] #Increased memory = 6.92 (MB)
[05/25 12:02:19   2253s] #Total memory = 1868.99 (MB)
[05/25 12:02:19   2253s] #Peak memory = 2020.43 (MB)
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #Finished global routing on Wed May 25 12:02:19 2022
[05/25 12:02:19   2253s] #
[05/25 12:02:19   2253s] #
[05/25 12:02:20   2253s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.79 (MB), peak = 2020.43 (MB)
[05/25 12:02:20   2254s] #Start Track Assignment.
[05/25 12:02:20   2254s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/25 12:02:21   2255s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/25 12:02:21   2255s] #Complete Track Assignment.
[05/25 12:02:21   2255s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 12:02:21   2255s] #Total wire length = 615670 um.
[05/25 12:02:21   2255s] #Total half perimeter of net bounding box = 550146 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal1 = 4910 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal2 = 126820 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal3 = 193174 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal4 = 148958 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal5 = 109820 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 12:02:21   2255s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 12:02:21   2255s] #Total number of vias = 183680
[05/25 12:02:21   2255s] #Up-Via Summary (total 183680):
[05/25 12:02:21   2255s] #           
[05/25 12:02:21   2255s] #-----------------------
[05/25 12:02:21   2255s] # Metal1          76731
[05/25 12:02:21   2255s] # Metal2          71619
[05/25 12:02:21   2255s] # Metal3          25502
[05/25 12:02:21   2255s] # Metal4           8127
[05/25 12:02:21   2255s] # Metal5           1701
[05/25 12:02:21   2255s] #-----------------------
[05/25 12:02:21   2255s] #                183680 
[05/25 12:02:21   2255s] #
[05/25 12:02:21   2255s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1865.81 (MB), peak = 2020.43 (MB)
[05/25 12:02:21   2255s] #
[05/25 12:02:21   2255s] #number of short segments in preferred routing layers
[05/25 12:02:21   2255s] #	
[05/25 12:02:21   2255s] #	
[05/25 12:02:21   2255s] #
[05/25 12:02:22   2255s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 12:02:22   2255s] #Cpu time = 00:00:07
[05/25 12:02:22   2255s] #Elapsed time = 00:00:07
[05/25 12:02:22   2255s] #Increased memory = 7.76 (MB)
[05/25 12:02:22   2255s] #Total memory = 1866.24 (MB)
[05/25 12:02:22   2255s] #Peak memory = 2020.43 (MB)
[05/25 12:02:22   2256s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 12:02:22   2256s] #
[05/25 12:02:22   2256s] #Start Detail Routing..
[05/25 12:02:22   2256s] #start initial detail routing ...
[05/25 12:02:23   2256s] ### For initial detail routing, marked 20544 dont-route nets (design has 0 dirty nets, 16 dirty-areas, pro-iter=0,is-in-pro:0)
[05/25 12:02:24   2258s] # ECO: 2.4% of the total area was rechecked for DRC, and 1.3% required routing.
[05/25 12:02:24   2258s] #   number of violations = 151
[05/25 12:02:24   2258s] #
[05/25 12:02:24   2258s] #    By Layer and Type :
[05/25 12:02:24   2258s] #	         MetSpc    SpacV   Totals
[05/25 12:02:24   2258s] #	Metal1        2      149      151
[05/25 12:02:24   2258s] #	Totals        2      149      151
[05/25 12:02:24   2258s] #8 out of 37703 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/25 12:02:24   2258s] #0.0% of the total area is being checked for drcs
[05/25 12:02:24   2258s] #0.0% of the total area was checked
[05/25 12:02:24   2258s] #   number of violations = 151
[05/25 12:02:24   2258s] #
[05/25 12:02:24   2258s] #    By Layer and Type :
[05/25 12:02:24   2258s] #	         MetSpc    SpacV   Totals
[05/25 12:02:24   2258s] #	Metal1        2      149      151
[05/25 12:02:24   2258s] #	Totals        2      149      151
[05/25 12:02:24   2258s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1898.76 (MB), peak = 2020.43 (MB)
[05/25 12:02:25   2259s] #start 1st optimization iteration ...
[05/25 12:02:26   2260s] #   number of violations = 0
[05/25 12:02:26   2260s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1904.68 (MB), peak = 2020.43 (MB)
[05/25 12:02:26   2260s] #Complete Detail Routing.
[05/25 12:02:26   2260s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 12:02:26   2260s] #Total wire length = 615663 um.
[05/25 12:02:26   2260s] #Total half perimeter of net bounding box = 550146 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal1 = 4905 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal2 = 126819 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal3 = 193172 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal4 = 148954 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal5 = 109825 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 12:02:26   2260s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 12:02:26   2260s] #Total number of vias = 183694
[05/25 12:02:26   2260s] #Up-Via Summary (total 183694):
[05/25 12:02:26   2260s] #           
[05/25 12:02:26   2260s] #-----------------------
[05/25 12:02:26   2260s] # Metal1          76730
[05/25 12:02:26   2260s] # Metal2          71630
[05/25 12:02:26   2260s] # Metal3          25504
[05/25 12:02:26   2260s] # Metal4           8129
[05/25 12:02:26   2260s] # Metal5           1701
[05/25 12:02:26   2260s] #-----------------------
[05/25 12:02:26   2260s] #                183694 
[05/25 12:02:26   2260s] #
[05/25 12:02:26   2260s] #Total number of DRC violations = 0
[05/25 12:02:26   2260s] #Cpu time = 00:00:05
[05/25 12:02:26   2260s] #Elapsed time = 00:00:05
[05/25 12:02:26   2260s] #Increased memory = 12.61 (MB)
[05/25 12:02:26   2260s] #Total memory = 1879.07 (MB)
[05/25 12:02:26   2260s] #Peak memory = 2020.43 (MB)
[05/25 12:02:26   2260s] #
[05/25 12:02:26   2260s] #start routing for process antenna violation fix ...
[05/25 12:02:27   2261s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/25 12:02:27   2261s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1880.35 (MB), peak = 2020.43 (MB)
[05/25 12:02:27   2261s] #
[05/25 12:02:27   2261s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 12:02:27   2261s] #Total wire length = 615663 um.
[05/25 12:02:27   2261s] #Total half perimeter of net bounding box = 550146 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal1 = 4905 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal2 = 126819 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal3 = 193172 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal4 = 148954 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal5 = 109825 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 12:02:27   2261s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 12:02:27   2261s] #Total number of vias = 183694
[05/25 12:02:27   2261s] #Up-Via Summary (total 183694):
[05/25 12:02:27   2261s] #           
[05/25 12:02:27   2261s] #-----------------------
[05/25 12:02:27   2261s] # Metal1          76730
[05/25 12:02:27   2261s] # Metal2          71630
[05/25 12:02:27   2261s] # Metal3          25504
[05/25 12:02:27   2261s] # Metal4           8129
[05/25 12:02:27   2261s] # Metal5           1701
[05/25 12:02:27   2261s] #-----------------------
[05/25 12:02:27   2261s] #                183694 
[05/25 12:02:27   2261s] #
[05/25 12:02:27   2261s] #Total number of DRC violations = 0
[05/25 12:02:27   2261s] #Total number of net violated process antenna rule = 0
[05/25 12:02:27   2261s] #
[05/25 12:02:29   2263s] #
[05/25 12:02:29   2263s] #Total number of nets with non-default rule or having extra spacing = 53
[05/25 12:02:29   2263s] #Total wire length = 615663 um.
[05/25 12:02:29   2263s] #Total half perimeter of net bounding box = 550146 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal1 = 4905 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal2 = 126819 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal3 = 193172 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal4 = 148954 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal5 = 109825 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal6 = 31987 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 12:02:29   2263s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 12:02:29   2263s] #Total number of vias = 183694
[05/25 12:02:29   2263s] #Up-Via Summary (total 183694):
[05/25 12:02:29   2263s] #           
[05/25 12:02:29   2263s] #-----------------------
[05/25 12:02:29   2263s] # Metal1          76730
[05/25 12:02:29   2263s] # Metal2          71630
[05/25 12:02:29   2263s] # Metal3          25504
[05/25 12:02:29   2263s] # Metal4           8129
[05/25 12:02:29   2263s] # Metal5           1701
[05/25 12:02:29   2263s] #-----------------------
[05/25 12:02:29   2263s] #                183694 
[05/25 12:02:29   2263s] #
[05/25 12:02:29   2263s] #Total number of DRC violations = 0
[05/25 12:02:29   2263s] #Total number of net violated process antenna rule = 0
[05/25 12:02:29   2263s] #
[05/25 12:02:29   2263s] #detailRoute Statistics:
[05/25 12:02:29   2263s] #Cpu time = 00:00:08
[05/25 12:02:29   2263s] #Elapsed time = 00:00:07
[05/25 12:02:29   2263s] #Increased memory = 14.21 (MB)
[05/25 12:02:29   2263s] #Total memory = 1880.67 (MB)
[05/25 12:02:29   2263s] #Peak memory = 2020.43 (MB)
[05/25 12:02:29   2263s] #Updating routing design signature
[05/25 12:02:29   2263s] #Created 488 library cell signatures
[05/25 12:02:29   2263s] #Created 20584 NETS and 0 SPECIALNETS signatures
[05/25 12:02:29   2263s] #Created 37703 instance signatures
[05/25 12:02:29   2263s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.84 (MB), peak = 2020.43 (MB)
[05/25 12:02:29   2263s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.84 (MB), peak = 2020.43 (MB)
[05/25 12:02:30   2264s] #
[05/25 12:02:30   2264s] #globalDetailRoute statistics:
[05/25 12:02:30   2264s] #Cpu time = 00:00:18
[05/25 12:02:30   2264s] #Elapsed time = 00:00:18
[05/25 12:02:30   2264s] #Increased memory = -34.03 (MB)
[05/25 12:02:30   2264s] #Total memory = 1836.11 (MB)
[05/25 12:02:30   2264s] #Peak memory = 2020.43 (MB)
[05/25 12:02:30   2264s] #Number of warnings = 14
[05/25 12:02:30   2264s] #Total number of warnings = 80
[05/25 12:02:30   2264s] #Number of fails = 0
[05/25 12:02:30   2264s] #Total number of fails = 0
[05/25 12:02:30   2264s] #Complete globalDetailRoute on Wed May 25 12:02:30 2022
[05/25 12:02:30   2264s] #
[05/25 12:02:30   2264s] ### 
[05/25 12:02:30   2264s] ###   Scalability Statistics
[05/25 12:02:30   2264s] ### 
[05/25 12:02:30   2264s] ### --------------------------------+----------------+----------------+----------------+
[05/25 12:02:30   2264s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/25 12:02:30   2264s] ### --------------------------------+----------------+----------------+----------------+
[05/25 12:02:30   2264s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 12:02:30   2264s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 12:02:30   2264s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 12:02:30   2264s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/25 12:02:30   2264s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/25 12:02:30   2264s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 12:02:30   2264s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[05/25 12:02:30   2264s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[05/25 12:02:30   2264s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[05/25 12:02:30   2264s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[05/25 12:02:30   2264s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[05/25 12:02:30   2264s] ###   Entire Command                |        00:00:18|        00:00:18|             1.0|
[05/25 12:02:30   2264s] ### --------------------------------+----------------+----------------+----------------+
[05/25 12:02:30   2264s] ### 
[05/25 12:02:30   2264s] **optDesign ... cpu = 0:02:29, real = 0:02:31, mem = 1810.8M, totSessionCpu=0:37:45 **
[05/25 12:02:30   2264s] -routeWithEco false                       # bool, default=false
[05/25 12:02:30   2264s] -routeSelectedNetOnly false               # bool, default=false
[05/25 12:02:30   2264s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/25 12:02:30   2264s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/25 12:02:30   2264s] New Signature Flow (restoreNanoRouteOptions) ....
[05/25 12:02:30   2264s] Extraction called for design 'microcontroller_interface_8_8' of instances=37703 and nets=20584 using extraction engine 'postRoute' at effort level 'high' .
[05/25 12:02:30   2264s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 12:02:33   2266s] Region and/or Nets changed are small. Going for incremental extraction
[05/25 12:02:33   2266s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/25 12:02:33   2266s] 
[05/25 12:02:33   2266s] IQuantus Extraction engine initialization using 1 tech files:
[05/25 12:02:33   2266s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/25 12:02:33   2266s] 
[05/25 12:02:33   2266s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:02:36   2269s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_25-May-2022_12:00:03_15407_QN4cBd/extr.microcontroller_interface_8_8.layermap.log'.
[05/25 12:02:36   2269s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:02:36   2269s] IQuantus Extraction engine initialized successfully.
[05/25 12:02:36   2269s] 
[05/25 12:02:36   2269s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_25-May-2022_12:00:03_15407_QN4cBd/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/25 12:02:36   2269s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:06.0  MEM: 2148.910M)
[05/25 12:02:36   2269s] 
[05/25 12:02:36   2269s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 2148.965M)
[05/25 12:02:38   2271s] Geometry processing of nets STARTED.................... DONE (NETS: 15125  Geometries: 311492  CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 2149.027M)
[05/25 12:02:41   2274s] 
[05/25 12:02:41   2274s] Extraction of Geometries STARTED.
[05/25 12:02:41   2274s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:03:17   2310s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/25 12:03:17   2310s] Extraction of Geometries DONE (NETS: 15123  CPU Time: 0:00:35.7  Real Time: 0:00:36.0  MEM: 2256.234M)
[05/25 12:03:17   2310s] 
[05/25 12:03:17   2310s] Parasitic Stitching STARTED
[05/25 12:03:17   2310s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:03:17   2310s] Creating parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH_new_incr.rcdb.d' for storing RC.
[05/25 12:03:18   2311s] .................................
[05/25 12:03:20   2313s] Number of nets added/deleted/changed/impacted is 0/0/42/4439 respectively. Log file is 'extLogDir/IQuantus_25-May-2022_12:00:03_15407_QN4cBd/extr.microcontroller_interface_8_8.1.modifiedParasiticNets.log.gz'.
[05/25 12:03:20   2313s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d'. 31958 times net's RC data read were performed.
[05/25 12:03:20   2313s] Number of Extracted Resistors     : 345450
[05/25 12:03:20   2313s] Number of Extracted Ground Caps   : 366200
[05/25 12:03:20   2313s] Number of Extracted Coupling Caps : 83461
[05/25 12:03:20   2313s] Parasitic Stitching DONE (Nets: 20581  CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 2256.980M)
[05/25 12:03:20   2313s] 
[05/25 12:03:20   2313s] IQuantus Extraction engine is being closed... 
[05/25 12:03:21   2314s] +----------------------------------------------------------------------------------------+
[05/25 12:03:21   2314s] |                                Incremental Extraction Statistics                       |
[05/25 12:03:21   2314s] +--+----------------------+----------------------+---------------------------------------+
[05/25 12:03:21   2314s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[05/25 12:03:21   2314s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[05/25 12:03:21   2314s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/25 12:03:21   2314s] | 0|   20581|     0|     0|   20581|     0|     0|0:00:53.7|0:00:02.0|0:00:14.6|  0:01:10|
[05/25 12:03:21   2314s] | 1|   20581|     0|     0|   20581|    42|  4439|0:00:35.7|0:00:03.2|0:00:10.5|0:00:49.4|
[05/25 12:03:21   2314s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/25 12:03:21   2314s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2256.977M)
[05/25 12:03:21   2314s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:03:21   2314s] processing rcdb (/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/25 12:03:21   2314s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2256.977M)
[05/25 12:03:21   2314s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:50.0  Real Time: 0:00:51.0  MEM: 2256.977M)
[05/25 12:03:21   2314s] **optDesign ... cpu = 0:03:19, real = 0:03:22, mem = 1872.6M, totSessionCpu=0:38:35 **
[05/25 12:03:21   2314s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 12:03:21   2314s] Begin IPO call back ...
[05/25 12:03:22   2315s] End IPO call back ...
[05/25 12:03:22   2315s] #################################################################################
[05/25 12:03:22   2315s] # Design Stage: PostRoute
[05/25 12:03:22   2315s] # Design Name: microcontroller_interface_8_8
[05/25 12:03:22   2315s] # Design Mode: 45nm
[05/25 12:03:22   2315s] # Analysis Mode: MMMC OCV 
[05/25 12:03:22   2315s] # Parasitics Mode: SPEF/RCDB
[05/25 12:03:22   2315s] # Signoff Settings: SI On 
[05/25 12:03:22   2315s] #################################################################################
[05/25 12:03:23   2316s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:03:23   2316s] Setting infinite Tws ...
[05/25 12:03:23   2316s] First Iteration Infinite Tw... 
[05/25 12:03:23   2316s] Calculate early delays in OCV mode...
[05/25 12:03:23   2316s] Calculate late delays in OCV mode...
[05/25 12:03:23   2316s] Topological Sorting (REAL = 0:00:00.0, MEM = 2205.0M, InitMEM = 2201.9M)
[05/25 12:03:23   2316s] Start delay calculation (fullDC) (1 T). (MEM=2205)
[05/25 12:03:23   2316s] Initializing multi-corner resistance tables ...
[05/25 12:03:23   2316s] End AAE Lib Interpolated Model. (MEM=2221.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:23   2316s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:03:23   2316s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2221.4M)
[05/25 12:03:23   2316s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:03:35   2328s] Total number of fetched objects 25237
[05/25 12:03:35   2328s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 12:03:35   2328s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/25 12:03:35   2328s] End delay calculation. (MEM=2269.11 CPU=0:00:11.5 REAL=0:00:11.0)
[05/25 12:03:35   2328s] End delay calculation (fullDC). (MEM=2269.11 CPU=0:00:12.3 REAL=0:00:12.0)
[05/25 12:03:35   2328s] *** CDM Built up (cpu=0:00:13.2  real=0:00:13.0  mem= 2269.1M) ***
[05/25 12:03:36   2329s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.1M)
[05/25 12:03:36   2329s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 12:03:36   2329s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2269.1M)
[05/25 12:03:36   2329s] Starting SI iteration 2
[05/25 12:03:37   2330s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:03:37   2330s] Calculate early delays in OCV mode...
[05/25 12:03:37   2330s] Calculate late delays in OCV mode...
[05/25 12:03:37   2330s] Start delay calculation (fullDC) (1 T). (MEM=2233.49)
[05/25 12:03:37   2330s] End AAE Lib Interpolated Model. (MEM=2233.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:38   2331s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 162. 
[05/25 12:03:38   2331s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 25237. 
[05/25 12:03:38   2331s] Total number of fetched objects 25237
[05/25 12:03:38   2331s] AAE_INFO-618: Total number of nets in the design is 20584,  23.7 percent of the nets selected for SI analysis
[05/25 12:03:38   2331s] End delay calculation. (MEM=2239.64 CPU=0:00:01.1 REAL=0:00:01.0)
[05/25 12:03:38   2331s] End delay calculation (fullDC). (MEM=2239.64 CPU=0:00:01.2 REAL=0:00:01.0)
[05/25 12:03:38   2331s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2239.6M) ***
[05/25 12:03:40   2332s] *** Done Building Timing Graph (cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=0:38:53 mem=2239.6M)
[05/25 12:03:40   2333s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.004, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.070, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.071, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.004, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2239.6M
[05/25 12:03:40   2333s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2239.6M
[05/25 12:03:41   2334s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     13 (29)      |   -0.058   |     13 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:39, real = 0:03:42, mem = 1924.7M, totSessionCpu=0:38:54 **
[05/25 12:03:41   2334s] **optDesign ... cpu = 0:03:39, real = 0:03:42, mem = 1924.7M, totSessionCpu=0:38:54 **
[05/25 12:03:41   2334s] Executing marking Critical Nets1
[05/25 12:03:41   2334s] *** Timing Is met
[05/25 12:03:41   2334s] *** Check timing (0:00:00.0)
[05/25 12:03:41   2334s] Running postRoute recovery in postEcoRoute mode
[05/25 12:03:41   2334s] **optDesign ... cpu = 0:03:39, real = 0:03:42, mem = 1924.7M, totSessionCpu=0:38:54 **
[05/25 12:03:42   2335s]   Timing/DRV Snapshot: (TGT)
[05/25 12:03:42   2335s]      Weighted WNS: 0.000
[05/25 12:03:42   2335s]       All  PG WNS: 0.000
[05/25 12:03:42   2335s]       High PG WNS: 0.000
[05/25 12:03:42   2335s]       All  PG TNS: 0.000
[05/25 12:03:42   2335s]       High PG TNS: 0.000
[05/25 12:03:42   2335s]          Tran DRV: 13
[05/25 12:03:42   2335s]           Cap DRV: 0
[05/25 12:03:42   2335s]        Fanout DRV: 0
[05/25 12:03:42   2335s]            Glitch: 0
[05/25 12:03:42   2335s]    Category Slack: { [L, 4.909] [H, 6.120] }
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] Checking setup slack degradation ...
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] Recovery Manager:
[05/25 12:03:42   2335s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/25 12:03:42   2335s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/25 12:03:42   2335s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/25 12:03:42   2335s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] Checking DRV degradation...
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] Recovery Manager:
[05/25 12:03:42   2335s]     Tran DRV degradation : 0 (17 -> 13, Margin 20) - Skip
[05/25 12:03:42   2335s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 12:03:42   2335s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 12:03:42   2335s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/25 12:03:42   2335s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2201.48M, totSessionCpu=0:38:55).
[05/25 12:03:42   2335s] **optDesign ... cpu = 0:03:39, real = 0:03:43, mem = 1924.7M, totSessionCpu=0:38:55 **
[05/25 12:03:42   2335s] 
[05/25 12:03:42   2335s] Latch borrow mode reset to max_borrow
[05/25 12:03:42   2335s] Reported timing to dir ./timingReports
[05/25 12:03:42   2335s] **optDesign ... cpu = 0:03:40, real = 0:03:43, mem = 1924.7M, totSessionCpu=0:38:56 **
[05/25 12:03:42   2335s] End AAE Lib Interpolated Model. (MEM=2201.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:42   2335s] Begin: glitch net info
[05/25 12:03:42   2335s] glitch slack range: number of glitch nets
[05/25 12:03:42   2335s] glitch slack < -0.32 : 0
[05/25 12:03:42   2335s] -0.32 < glitch slack < -0.28 : 0
[05/25 12:03:42   2335s] -0.28 < glitch slack < -0.24 : 0
[05/25 12:03:42   2335s] -0.24 < glitch slack < -0.2 : 0
[05/25 12:03:42   2335s] -0.2 < glitch slack < -0.16 : 0
[05/25 12:03:42   2335s] -0.16 < glitch slack < -0.12 : 0
[05/25 12:03:42   2335s] -0.12 < glitch slack < -0.08 : 0
[05/25 12:03:42   2335s] -0.08 < glitch slack < -0.04 : 0
[05/25 12:03:42   2335s] -0.04 < glitch slack : 0
[05/25 12:03:42   2335s] End: glitch net info
[05/25 12:03:43   2335s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.004, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.065, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.065, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2201.5M
[05/25 12:03:43   2335s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:45   2338s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     13 (29)      |   -0.058   |     13 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:43, real = 0:03:46, mem = 1924.7M, totSessionCpu=0:38:58 **
[05/25 12:03:45   2338s]  ReSet Options after AAE Based Opt flow 
[05/25 12:03:45   2338s] Deleting Cell Server ...
[05/25 12:03:45   2338s] Deleting Lib Analyzer.
[05/25 12:03:45   2338s] *** Finished optDesign ***
[05/25 12:03:45   2338s] 
[05/25 12:03:45   2338s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:46 real=  0:03:50)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:02:01 real=  0:02:03)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.4 real=0:00:26.6)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:14.5 real=0:00:14.5)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:16.5 real=0:00:16.5)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:17.9 real=0:00:17.8)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.7 real=0:00:19.7)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[05/25 12:03:45   2338s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:03:45   2338s] Info: pop threads available for lower-level modules during optimization.
[05/25 12:03:46   2338s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2201.5M)
[05/25 12:03:46   2338s] Info: Destroy the CCOpt slew target map.
[05/25 12:03:46   2338s] <CMD> optDesign -postRoute -hold
[05/25 12:03:46   2338s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 12:03:46   2338s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/25 12:03:46   2338s] GigaOpt running with 1 threads.
[05/25 12:03:46   2338s] Info: 1 threads available for lower-level modules during optimization.
[05/25 12:03:46   2338s] #spOpts: N=45 mergeVia=F 
[05/25 12:03:46   2338s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] Core basic site is CoreSite
[05/25 12:03:46   2338s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2201.5M
[05/25 12:03:46   2338s] SiteArray: one-level site array dimensions = 178 x 1533
[05/25 12:03:46   2338s] SiteArray: use 1,091,496 bytes
[05/25 12:03:46   2338s] SiteArray: current memory after site array memory allocatiion 2201.5M
[05/25 12:03:46   2338s] SiteArray: FP blocked sites are writable
[05/25 12:03:46   2338s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2201.5M
[05/25 12:03:46   2338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 12:03:46   2338s] Mark StBox On SiteArr starts
[05/25 12:03:46   2338s] Mark StBox On SiteArr ends
[05/25 12:03:46   2338s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.010, REAL:0.004, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.005, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.040, REAL:0.037, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.002, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.056, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.057, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:03:46   2338s] Summary for sequential cells identification: 
[05/25 12:03:46   2338s]   Identified SBFF number: 104
[05/25 12:03:46   2338s]   Identified MBFF number: 0
[05/25 12:03:46   2338s]   Identified SB Latch number: 0
[05/25 12:03:46   2338s]   Identified MB Latch number: 0
[05/25 12:03:46   2338s]   Not identified SBFF number: 16
[05/25 12:03:46   2338s]   Not identified MBFF number: 0
[05/25 12:03:46   2338s]   Not identified SB Latch number: 0
[05/25 12:03:46   2338s]   Not identified MB Latch number: 0
[05/25 12:03:46   2338s]   Number of sequential cells which are not FFs: 32
[05/25 12:03:46   2338s]  Visiting view : setup_view
[05/25 12:03:46   2338s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:03:46   2338s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:03:46   2338s]  Visiting view : hold_view
[05/25 12:03:46   2338s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:03:46   2338s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:03:46   2338s]  Setting StdDelay to 23.90
[05/25 12:03:46   2338s] Creating Cell Server, finished. 
[05/25 12:03:46   2338s] 
[05/25 12:03:46   2338s] #spOpts: N=45 mergeVia=F 
[05/25 12:03:46   2338s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.004, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.066, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.066, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:2201.5M
[05/25 12:03:46   2338s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.008, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Starting DPlace-Init at level 1, MEM:2201.5M
[05/25 12:03:46   2339s] #spOpts: N=45 mergeVia=F 
[05/25 12:03:46   2339s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Starting CMU at level 4, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.049, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.050, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.003, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.006, MEM:2201.5M
[05/25 12:03:46   2339s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2201.5MB).
[05/25 12:03:46   2339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.106, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.004, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2201.5M
[05/25 12:03:46   2339s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2201.5M
[05/25 12:03:46   2339s] 
[05/25 12:03:46   2339s] Creating Lib Analyzer ...
[05/25 12:03:47   2339s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 12:03:47   2339s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 12:03:47   2339s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 12:03:47   2339s] 
[05/25 12:03:48   2340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:00 mem=2217.5M
[05/25 12:03:48   2340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:00 mem=2217.5M
[05/25 12:03:48   2340s] Creating Lib Analyzer, finished. 
[05/25 12:03:48   2340s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1921.0M, totSessionCpu=0:39:01 **
[05/25 12:03:48   2340s] Existing Dirty Nets : 0
[05/25 12:03:48   2340s] New Signature Flow (optDesignCheckOptions) ....
[05/25 12:03:48   2340s] #Created 488 library cell signatures
[05/25 12:03:48   2340s] #Created 20584 NETS and 0 SPECIALNETS signatures
[05/25 12:03:48   2340s] #Created 37703 instance signatures
[05/25 12:03:48   2340s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1921.45 (MB), peak = 2020.43 (MB)
[05/25 12:03:48   2341s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1921.52 (MB), peak = 2020.43 (MB)
[05/25 12:03:48   2341s] OPERPROF: Starting checkPlace at level 1, MEM:2217.5M
[05/25 12:03:48   2341s] #spOpts: N=45 
[05/25 12:03:48   2341s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.037, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.038, MEM:2217.5M
[05/25 12:03:48   2341s] Begin checking placement ... (start mem=2217.5M, init mem=2217.5M)
[05/25 12:03:48   2341s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.005, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.120, REAL:0.111, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.032, MEM:2217.5M
[05/25 12:03:48   2341s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.110, REAL:0.118, MEM:2217.5M
[05/25 12:03:49   2341s] *info: Placed = 37703          (Fixed = 52)
[05/25 12:03:49   2341s] *info: Unplaced = 0           
[05/25 12:03:49   2341s] Placement Density:100.00%(93323/93323)
[05/25 12:03:49   2341s] Placement Density (including fixed std cells):100.00%(93323/93323)
[05/25 12:03:49   2341s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.002, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.015, MEM:2217.5M
[05/25 12:03:49   2341s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2217.5M)
[05/25 12:03:49   2341s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Finished checkPlace at level 1, CPU:0.360, REAL:0.360, MEM:2217.5M
[05/25 12:03:49   2341s]  Initial DC engine is -> aae
[05/25 12:03:49   2341s]  
[05/25 12:03:49   2341s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/25 12:03:49   2341s]  
[05/25 12:03:49   2341s]  
[05/25 12:03:49   2341s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/25 12:03:49   2341s]  
[05/25 12:03:49   2341s] Reset EOS DB
[05/25 12:03:49   2341s] Ignoring AAE DB Resetting ...
[05/25 12:03:49   2341s]  Set Options for AAE Based Opt flow 
[05/25 12:03:49   2341s] *** optDesign -postRoute ***
[05/25 12:03:49   2341s] DRC Margin: user margin 0.0; extra margin 0
[05/25 12:03:49   2341s] Setup Target Slack: user slack 0
[05/25 12:03:49   2341s] Hold Target Slack: user slack 0
[05/25 12:03:49   2341s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.004, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.007, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.005, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.006, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.055, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.002, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.071, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.071, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2217.5M
[05/25 12:03:49   2341s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2217.5M
[05/25 12:03:49   2341s] Deleting Cell Server ...
[05/25 12:03:49   2341s] Deleting Lib Analyzer.
[05/25 12:03:49   2341s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:03:49   2341s] Summary for sequential cells identification: 
[05/25 12:03:49   2341s]   Identified SBFF number: 104
[05/25 12:03:49   2341s]   Identified MBFF number: 0
[05/25 12:03:49   2341s]   Identified SB Latch number: 0
[05/25 12:03:49   2341s]   Identified MB Latch number: 0
[05/25 12:03:49   2341s]   Not identified SBFF number: 16
[05/25 12:03:49   2341s]   Not identified MBFF number: 0
[05/25 12:03:49   2341s]   Not identified SB Latch number: 0
[05/25 12:03:49   2341s]   Not identified MB Latch number: 0
[05/25 12:03:49   2341s]   Number of sequential cells which are not FFs: 32
[05/25 12:03:49   2341s]  Visiting view : setup_view
[05/25 12:03:49   2341s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:03:49   2341s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:03:49   2341s]  Visiting view : hold_view
[05/25 12:03:49   2341s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:03:49   2341s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:03:49   2341s]  Setting StdDelay to 23.90
[05/25 12:03:49   2341s] Creating Cell Server, finished. 
[05/25 12:03:49   2341s] 
[05/25 12:03:49   2341s] Deleting Cell Server ...
[05/25 12:03:49   2341s] ** INFO : this run is activating 'postRoute' automaton
[05/25 12:03:49   2341s] Closing parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d'. 20581 times net's RC data read were performed.
[05/25 12:03:49   2341s] Extraction called for design 'microcontroller_interface_8_8' of instances=37703 and nets=20584 using extraction engine 'postRoute' at effort level 'high' .
[05/25 12:03:49   2341s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/25 12:03:52   2344s] No changed net or region found. No need to perform incremental extraction.
[05/25 12:03:52   2344s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.002, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.038, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.038, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.005, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[05/25 12:03:52   2344s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.039, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.040, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2224.7M
[05/25 12:03:52   2344s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2224.7M
[05/25 12:03:52   2344s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[05/25 12:03:52   2344s] GigaOpt Hold Optimizer is used
[05/25 12:03:52   2344s] Opening parasitic data file '/tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/microcontroller_interface_8_8_15407_rMJuVH.rcdb.d' for reading.
[05/25 12:03:52   2344s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2240.7M)
[05/25 12:03:52   2344s] End AAE Lib Interpolated Model. (MEM=2240.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:52   2344s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:39:05 mem=2240.7M ***
[05/25 12:03:52   2344s] 
[05/25 12:03:52   2344s] Creating Lib Analyzer ...
[05/25 12:03:52   2344s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:03:52   2344s] Summary for sequential cells identification: 
[05/25 12:03:52   2344s]   Identified SBFF number: 104
[05/25 12:03:52   2344s]   Identified MBFF number: 0
[05/25 12:03:52   2344s]   Identified SB Latch number: 0
[05/25 12:03:52   2344s]   Identified MB Latch number: 0
[05/25 12:03:52   2344s]   Not identified SBFF number: 16
[05/25 12:03:52   2344s]   Not identified MBFF number: 0
[05/25 12:03:52   2344s]   Not identified SB Latch number: 0
[05/25 12:03:52   2344s]   Not identified MB Latch number: 0
[05/25 12:03:52   2344s]   Number of sequential cells which are not FFs: 32
[05/25 12:03:52   2344s]  Visiting view : setup_view
[05/25 12:03:52   2344s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:03:52   2344s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:03:52   2344s]  Visiting view : hold_view
[05/25 12:03:52   2344s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:03:52   2344s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:03:52   2344s]  Setting StdDelay to 23.90
[05/25 12:03:52   2344s] Creating Cell Server, finished. 
[05/25 12:03:52   2344s] 
[05/25 12:03:52   2344s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 12:03:52   2344s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 12:03:52   2344s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 12:03:52   2344s] 
[05/25 12:03:53   2345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:06 mem=2240.7M
[05/25 12:03:53   2345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:06 mem=2240.7M
[05/25 12:03:53   2345s] Creating Lib Analyzer, finished. 
[05/25 12:03:53   2345s] Effort level <high> specified for reg2reg path_group
[05/25 12:03:54   2346s] End AAE Lib Interpolated Model. (MEM=2240.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:54   2346s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 12:03:54   2346s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 12:03:54   2346s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[05/25 12:03:54   2346s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 12:03:54   2346s] Begin IPO call back ...
[05/25 12:03:54   2346s] End IPO call back ...
[05/25 12:03:54   2346s] #################################################################################
[05/25 12:03:54   2346s] # Design Stage: PostRoute
[05/25 12:03:54   2346s] # Design Name: microcontroller_interface_8_8
[05/25 12:03:54   2346s] # Design Mode: 45nm
[05/25 12:03:54   2346s] # Analysis Mode: MMMC OCV 
[05/25 12:03:54   2346s] # Parasitics Mode: SPEF/RCDB
[05/25 12:03:54   2346s] # Signoff Settings: SI On 
[05/25 12:03:54   2346s] #################################################################################
[05/25 12:03:54   2346s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:03:54   2346s] Setting infinite Tws ...
[05/25 12:03:54   2346s] First Iteration Infinite Tw... 
[05/25 12:03:54   2346s] Calculate late delays in OCV mode...
[05/25 12:03:54   2346s] Calculate early delays in OCV mode...
[05/25 12:03:54   2346s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 12:03:54   2346s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 12:03:54   2346s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 12:03:54   2346s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:54   2346s] Total number of fetched objects 25237
[05/25 12:03:54   2346s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 12:03:54   2346s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/25 12:03:54   2346s] End delay calculation. (MEM=0 CPU=0:00:09.9 REAL=0:00:10.0)
[05/25 12:03:54   2346s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.5 REAL=0:00:11.0)
[05/25 12:03:54   2346s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 0.0M) ***
[05/25 12:03:54   2346s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 12:03:54   2346s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 12:03:54   2346s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 12:03:54   2346s] 
[05/25 12:03:54   2346s] Executing IPO callback for view pruning ..
[05/25 12:03:54   2346s] Starting SI iteration 2
[05/25 12:03:54   2346s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:03:54   2346s] Calculate late delays in OCV mode...
[05/25 12:03:54   2346s] Calculate early delays in OCV mode...
[05/25 12:03:54   2346s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 12:03:54   2346s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:03:54   2346s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/25 12:03:54   2346s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 252. 
[05/25 12:03:54   2346s] Total number of fetched objects 25237
[05/25 12:03:54   2346s] AAE_INFO-618: Total number of nets in the design is 20584,  76.9 percent of the nets selected for SI analysis
[05/25 12:03:54   2346s] End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:00:07.0)
[05/25 12:03:54   2346s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
[05/25 12:03:54   2346s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 0.0M) ***
[05/25 12:03:54   2346s] *** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=0:01:30 mem=0.0M)
[05/25 12:03:54   2346s] 
[05/25 12:03:54   2346s] Active hold views:
[05/25 12:03:54   2346s]  hold_view
[05/25 12:03:54   2346s]   Dominating endpoints: 0
[05/25 12:03:54   2346s]   Dominating TNS: -0.000
[05/25 12:03:54   2346s] 
[05/25 12:03:54   2346s] Done building cte hold timing graph (fixHold) cpu=0:00:21.1 real=0:00:21.0 totSessionCpu=0:01:30 mem=0.0M ***
[05/25 12:03:54   2346s] Timing Data dump into file /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/coe_eosdata_28zdFX/hold_view.twf, for view: hold_view 
[05/25 12:03:54   2346s] 	 Dumping view 1 hold_view 
[05/25 12:03:54   2346s] Done building hold timer [76028 node(s), 97068 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.1 real=0:00:24.0 totSessionCpu=0:01:33 mem=0.0M ***
[05/25 12:03:54   2346s] *** QThread HoldInit [finish] : cpu/real = 0:00:24.3/0:00:24.0 (1.0), mem = 0.0M
[05/25 12:04:18   2369s]  
_______________________________________________________________________
[05/25 12:04:19   2370s] Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=0:39:30 mem=2240.7M ***
[05/25 12:04:19   2370s] Setting latch borrow mode to budget during optimization.
[05/25 12:04:21   2371s] *info: category slack lower bound [L 0.0] default
[05/25 12:04:21   2371s] *info: category slack lower bound [H 0.0] reg2reg 
[05/25 12:04:21   2371s] --------------------------------------------------- 
[05/25 12:04:21   2371s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/25 12:04:21   2371s] --------------------------------------------------- 
[05/25 12:04:21   2371s]          WNS    reg2regWNS
[05/25 12:04:21   2371s]     4.909 ns      6.120 ns
[05/25 12:04:21   2371s] --------------------------------------------------- 
[05/25 12:04:21   2372s]   Timing Snapshot: (REF)
[05/25 12:04:21   2372s]      Weighted WNS: 0.000
[05/25 12:04:21   2372s]       All  PG WNS: 0.000
[05/25 12:04:21   2372s]       High PG WNS: 0.000
[05/25 12:04:21   2372s]       All  PG TNS: 0.000
[05/25 12:04:21   2372s]       High PG TNS: 0.000
[05/25 12:04:21   2372s]    Category Slack: { [L, 4.909] [H, 6.120] }
[05/25 12:04:21   2372s] 
[05/25 12:04:21   2372s] Restoring Auto Hold Views:  hold_view
[05/25 12:04:21   2372s] Restoring Active Hold Views:  hold_view 
[05/25 12:04:21   2372s] Restoring Hold Target Slack: 0
[05/25 12:04:21   2372s] Loading timing data from /tmp/innovus_temp_15407_vspace.ecdl.hut.fi_xzhong_2JMUHO/coe_eosdata_28zdFX/hold_view.twf 
[05/25 12:04:21   2372s] 	 Loading view 1 hold_view 
[05/25 12:04:21   2372s] 
[05/25 12:04:21   2372s] *Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
[05/25 12:04:21   2372s] *Info: worst delay setup view: setup_view
[05/25 12:04:21   2372s] Footprint list for hold buffering (delay unit: ps)
[05/25 12:04:21   2372s] =================================================================
[05/25 12:04:21   2372s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/25 12:04:21   2372s] ------------------------------------------------------------------
[05/25 12:04:21   2372s] *Info:       13.9       3.18    5.0  41.48 CLKBUFX2LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       13.9       3.18    5.0  41.48 BUFX2LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       14.6       3.08    6.0  27.87 CLKBUFX3LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       14.6       3.08    6.0  27.87 BUFX3LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       16.5       3.12    7.0  21.08 CLKBUFX4LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       16.5       3.12    7.0  21.08 BUFX4LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       15.2       2.98    9.0  14.21 CLKBUFX6LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       15.2       2.98    9.0  14.21 BUFX6LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       28.9       3.26    9.0  82.72 DLY1X1LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       17.2       2.99   11.0  10.81 CLKBUFX8LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       17.2       2.99   11.0  10.81 BUFX8LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       38.4       3.19   11.0  21.08 DLY1X4LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       18.4       2.82   15.0   7.37 CLKBUFX12LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       18.4       2.82   15.0   7.37 BUFX12LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       54.5       3.47   17.0  82.72 DLY2X1LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       19.1       2.78   20.0   5.68 CLKBUFX16LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       19.1       2.78   20.0   5.68 BUFX16LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       64.1       3.39   20.0  21.08 DLY2X4LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       19.5       2.76   24.0   4.61 BUFX20LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       19.5       2.76   24.0   4.61 CLKBUFX20LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       80.1       3.54   24.0  82.72 DLY3X1LVT (A,Y)
[05/25 12:04:21   2372s] *Info:       89.7       3.48   26.0  21.08 DLY3X4LVT (A,Y)
[05/25 12:04:21   2372s] *Info:      105.8       3.57   29.0  82.72 DLY4X1LVT (A,Y)
[05/25 12:04:21   2372s] *Info:      115.4       3.52   31.0  21.08 DLY4X4LVT (A,Y)
[05/25 12:04:21   2372s] =================================================================
[05/25 12:04:21   2372s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.036, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.036, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2248.7M
[05/25 12:04:21   2372s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2248.7M
[05/25 12:04:21   2372s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.047  |  0.006  |
|           TNS (ns):| -4.510  | -4.510  |  0.000  |
|    Violating Paths:|   938   |   938   |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     13 (29)      |   -0.058   |     13 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[05/25 12:04:21   2372s] Deleting Lib Analyzer.
[05/25 12:04:21   2372s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:04:21   2372s] Summary for sequential cells identification: 
[05/25 12:04:21   2372s]   Identified SBFF number: 104
[05/25 12:04:21   2372s]   Identified MBFF number: 0
[05/25 12:04:21   2372s]   Identified SB Latch number: 0
[05/25 12:04:21   2372s]   Identified MB Latch number: 0
[05/25 12:04:21   2372s]   Not identified SBFF number: 16
[05/25 12:04:21   2372s]   Not identified MBFF number: 0
[05/25 12:04:21   2372s]   Not identified SB Latch number: 0
[05/25 12:04:21   2372s]   Not identified MB Latch number: 0
[05/25 12:04:21   2372s]   Number of sequential cells which are not FFs: 32
[05/25 12:04:21   2372s]  Visiting view : setup_view
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:04:21   2372s]  Visiting view : hold_view
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:04:21   2372s]  Setting StdDelay to 23.90
[05/25 12:04:21   2372s] Creating Cell Server, finished. 
[05/25 12:04:21   2372s] 
[05/25 12:04:21   2372s] Deleting Cell Server ...
[05/25 12:04:21   2372s] 
[05/25 12:04:21   2372s] Creating Lib Analyzer ...
[05/25 12:04:21   2372s] Creating Cell Server ...(0, 0, 0, 0)
[05/25 12:04:21   2372s] Summary for sequential cells identification: 
[05/25 12:04:21   2372s]   Identified SBFF number: 104
[05/25 12:04:21   2372s]   Identified MBFF number: 0
[05/25 12:04:21   2372s]   Identified SB Latch number: 0
[05/25 12:04:21   2372s]   Identified MB Latch number: 0
[05/25 12:04:21   2372s]   Not identified SBFF number: 16
[05/25 12:04:21   2372s]   Not identified MBFF number: 0
[05/25 12:04:21   2372s]   Not identified SB Latch number: 0
[05/25 12:04:21   2372s]   Not identified MB Latch number: 0
[05/25 12:04:21   2372s]   Number of sequential cells which are not FFs: 32
[05/25 12:04:21   2372s]  Visiting view : setup_view
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/25 12:04:21   2372s]  Visiting view : hold_view
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/25 12:04:21   2372s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/25 12:04:21   2372s]  Setting StdDelay to 23.90
[05/25 12:04:21   2372s] Creating Cell Server, finished. 
[05/25 12:04:21   2372s] 
[05/25 12:04:21   2372s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/25 12:04:21   2372s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/25 12:04:21   2372s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/25 12:04:21   2372s] 
[05/25 12:04:22   2373s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:34 mem=2248.7M
[05/25 12:04:22   2373s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:34 mem=2248.7M
[05/25 12:04:22   2373s] Creating Lib Analyzer, finished. 
[05/25 12:04:23   2374s] **optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1930.1M, totSessionCpu=0:39:34 **
[05/25 12:04:23   2374s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 12:04:23   2374s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 12:04:23   2374s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/25 12:04:23   2374s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/25 12:04:23   2374s] *info: Run optDesign holdfix with 1 thread.
[05/25 12:04:23   2374s] Info: 53 clock nets excluded from IPO operation.
[05/25 12:04:23   2374s] --------------------------------------------------- 
[05/25 12:04:23   2374s]    Hold Timing Summary  - Initial 
[05/25 12:04:23   2374s] --------------------------------------------------- 
[05/25 12:04:23   2374s]  Target slack:       0.0000 ns
[05/25 12:04:23   2374s]  View: hold_view 
[05/25 12:04:23   2374s]    WNS:      -0.0466
[05/25 12:04:23   2374s]    TNS:      -4.5092
[05/25 12:04:23   2374s]    VP :          926
[05/25 12:04:23   2374s]    Worst hold path end point: DUT2_instruction_array_reg_199__9_/D 
[05/25 12:04:23   2374s] --------------------------------------------------- 
[05/25 12:04:23   2374s] Info: Done creating the CCOpt slew target map.
[05/25 12:04:23   2374s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 12:04:23   2374s] ### Creating PhyDesignMc. totSessionCpu=0:39:35 mem=2321.6M
[05/25 12:04:23   2374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2321.6M
[05/25 12:04:23   2374s] #spOpts: N=45 mergeVia=F 
[05/25 12:04:23   2374s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.035, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.036, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2321.6M
[05/25 12:04:23   2374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2321.6M
[05/25 12:04:24   2374s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2321.6MB).
[05/25 12:04:24   2374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.074, MEM:2321.6M
[05/25 12:04:24   2374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:39:35 mem=2321.6M
[05/25 12:04:24   2374s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2321.6M
[05/25 12:04:24   2374s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2321.6M
[05/25 12:04:24   2374s] 
[05/25 12:04:24   2374s] *** Starting Core Fixing (fixHold) cpu=0:00:30.3 real=0:00:32.0 totSessionCpu=0:39:35 mem=2321.6M density=100.000% ***
[05/25 12:04:24   2374s] Optimizer Target Slack 0.000 StdDelay is 0.024  
[05/25 12:04:24   2375s] ### Creating LA Mngr. totSessionCpu=0:39:35 mem=2321.6M
[05/25 12:04:24   2375s] ### Creating LA Mngr, finished. totSessionCpu=0:39:35 mem=2321.6M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

Density: 78.756%
       (100.000% with Fillers)
------------------------------------------------------------
[05/25 12:04:24   2375s] 
[05/25 12:04:24   2375s] Phase I ......
[05/25 12:04:24   2375s] *info: Hold Batch Commit is enabled
[05/25 12:04:24   2375s] *info: Levelized Batch Commit is enabled
[05/25 12:04:24   2375s] Executing transform: ECO Safe Resize
[05/25 12:04:24   2375s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:24   2375s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/25 12:04:24   2375s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:25   2375s] Worst hold path end point:
[05/25 12:04:25   2375s]   DUT2_instruction_array_reg_199__9_/D
[05/25 12:04:25   2375s]     net: n5047 (nrTerm=2)
[05/25 12:04:25   2375s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/25 12:04:25   2375s] |   0|  -0.047|    -4.51|     926|          0|       0(     0)|   100.00%|   0:00:00.0|  2329.6M|
[05/25 12:04:25   2375s] 
[05/25 12:04:25   2375s] Capturing REF for hold ...
[05/25 12:04:25   2375s]    Hold Timing Snapshot: (REF)
[05/25 12:04:25   2375s]              All PG WNS: -0.047
[05/25 12:04:25   2375s]              All PG TNS: -4.509
[05/25 12:04:25   2375s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:25   2375s] Executing transform: AddBuffer + LegalResize
[05/25 12:04:25   2375s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:25   2375s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/25 12:04:25   2375s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:25   2376s] Worst hold path end point:
[05/25 12:04:25   2376s]   DUT2_instruction_array_reg_199__9_/D
[05/25 12:04:25   2376s]     net: n5047 (nrTerm=2)
[05/25 12:04:25   2376s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/25 12:04:25   2376s] |   0|  -0.047|    -4.51|     926|          0|       0(     0)|   100.00%|   0:00:00.0|  2329.6M|
[05/25 12:04:25   2376s] 
[05/25 12:04:25   2376s] Capturing REF for hold ...
[05/25 12:04:25   2376s]    Hold Timing Snapshot: (REF)
[05/25 12:04:25   2376s]              All PG WNS: -0.047
[05/25 12:04:25   2376s]              All PG TNS: -4.509
[05/25 12:04:25   2376s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/25 12:04:25   2376s] --------------------------------------------------- 
[05/25 12:04:25   2376s]    Hold Timing Summary  - Phase I 
[05/25 12:04:25   2376s] --------------------------------------------------- 
[05/25 12:04:25   2376s]  Target slack:       0.0000 ns
[05/25 12:04:25   2376s]  View: hold_view 
[05/25 12:04:25   2376s]    WNS:      -0.0466
[05/25 12:04:25   2376s]    TNS:      -4.5092
[05/25 12:04:25   2376s]    VP :          926
[05/25 12:04:25   2376s]    Worst hold path end point: DUT2_instruction_array_reg_199__9_/D 
[05/25 12:04:25   2376s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

Density: 78.756%
       (100.000% with Fillers)
------------------------------------------------------------
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] =======================================================================
[05/25 12:04:26   2376s]                 Reasons for remaining hold violations
[05/25 12:04:26   2376s] =======================================================================
[05/25 12:04:26   2376s] *info: Total 2892 net(s) have violated hold timing slacks.
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] Buffering failure reasons
[05/25 12:04:26   2376s] ------------------------------------------------
[05/25 12:04:26   2376s] *info:  2892 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] Resizing failure reasons
[05/25 12:04:26   2376s] ------------------------------------------------
[05/25 12:04:26   2376s] *info:  2892 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] *** Finished Core Fixing (fixHold) cpu=0:00:32.2 real=0:00:34.0 totSessionCpu=0:39:37 mem=2329.6M density=100.000% ***
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] 
[05/25 12:04:26   2376s] *** Finish Post Route Hold Fixing (cpu=0:00:32.3 real=0:00:34.0 totSessionCpu=0:39:37 mem=2329.6M density=100.000%) ***
[05/25 12:04:26   2376s] **INFO: total 14992 insts, 0 nets marked don't touch
[05/25 12:04:26   2376s] **INFO: total 14992 insts, 0 nets marked don't touch DB property
[05/25 12:04:26   2376s] **INFO: total 14992 insts, 0 nets unmarked don't touch

[05/25 12:04:26   2377s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2310.5M
[05/25 12:04:26   2377s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:2310.5M
[05/25 12:04:26   2377s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2310.5M
[05/25 12:04:26   2377s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2310.5M
[05/25 12:04:26   2377s] Latch borrow mode reset to max_borrow
[05/25 12:04:26   2377s] Reported timing to dir ./timingReports
[05/25 12:04:26   2377s] **optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1969.8M, totSessionCpu=0:39:38 **
[05/25 12:04:26   2377s] End AAE Lib Interpolated Model. (MEM=2282.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:04:26   2377s] Begin: glitch net info
[05/25 12:04:26   2377s] glitch slack range: number of glitch nets
[05/25 12:04:26   2377s] glitch slack < -0.32 : 0
[05/25 12:04:26   2377s] -0.32 < glitch slack < -0.28 : 0
[05/25 12:04:26   2377s] -0.28 < glitch slack < -0.24 : 0
[05/25 12:04:26   2377s] -0.24 < glitch slack < -0.2 : 0
[05/25 12:04:26   2377s] -0.2 < glitch slack < -0.16 : 0
[05/25 12:04:26   2377s] -0.16 < glitch slack < -0.12 : 0
[05/25 12:04:26   2377s] -0.12 < glitch slack < -0.08 : 0
[05/25 12:04:26   2377s] -0.08 < glitch slack < -0.04 : 0
[05/25 12:04:26   2377s] -0.04 < glitch slack : 0
[05/25 12:04:26   2377s] End: glitch net info
[05/25 12:04:26   2377s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2282.2M
[05/25 12:04:26   2377s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2282.2M
[05/25 12:04:26   2377s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2282.2M
[05/25 12:04:26   2377s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.045, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.046, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2282.2M
[05/25 12:04:27   2377s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2282.2M
[05/25 12:04:27   2377s] End AAE Lib Interpolated Model. (MEM=2282.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:04:27   2377s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 12:04:27   2377s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 12:04:27   2377s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[05/25 12:04:27   2377s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 12:04:27   2377s] Begin IPO call back ...
[05/25 12:04:27   2377s] End IPO call back ...
[05/25 12:04:27   2377s] #################################################################################
[05/25 12:04:27   2377s] # Design Stage: PostRoute
[05/25 12:04:27   2377s] # Design Name: microcontroller_interface_8_8
[05/25 12:04:27   2377s] # Design Mode: 45nm
[05/25 12:04:27   2377s] # Analysis Mode: MMMC OCV 
[05/25 12:04:27   2377s] # Parasitics Mode: SPEF/RCDB
[05/25 12:04:27   2377s] # Signoff Settings: SI On 
[05/25 12:04:27   2377s] #################################################################################
[05/25 12:04:27   2377s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:04:27   2377s] Setting infinite Tws ...
[05/25 12:04:27   2377s] First Iteration Infinite Tw... 
[05/25 12:04:27   2377s] Calculate late delays in OCV mode...
[05/25 12:04:27   2377s] Calculate early delays in OCV mode...
[05/25 12:04:27   2377s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 12:04:27   2377s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 12:04:27   2377s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/25 12:04:27   2377s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:04:27   2377s] Total number of fetched objects 25237
[05/25 12:04:27   2377s] AAE_INFO-618: Total number of nets in the design is 20584,  100.0 percent of the nets selected for SI analysis
[05/25 12:04:27   2377s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/25 12:04:27   2377s] End delay calculation. (MEM=0 CPU=0:00:09.3 REAL=0:00:10.0)
[05/25 12:04:27   2377s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.9 REAL=0:00:10.0)
[05/25 12:04:27   2377s] *** CDM Built up (cpu=0:00:10.2  real=0:00:11.0  mem= 0.0M) ***
[05/25 12:04:27   2377s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 12:04:27   2377s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 12:04:27   2377s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[05/25 12:04:27   2377s] Starting SI iteration 2
[05/25 12:04:27   2377s] AAE_INFO: 1 threads acquired from CTE.
[05/25 12:04:27   2377s] Calculate late delays in OCV mode...
[05/25 12:04:27   2377s] Calculate early delays in OCV mode...
[05/25 12:04:27   2377s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/25 12:04:27   2377s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 12:04:27   2377s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/25 12:04:27   2377s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 252. 
[05/25 12:04:27   2377s] Total number of fetched objects 25237
[05/25 12:04:27   2377s] AAE_INFO-618: Total number of nets in the design is 20584,  76.9 percent of the nets selected for SI analysis
[05/25 12:04:27   2377s] End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:07.0)
[05/25 12:04:27   2377s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.7 REAL=0:00:07.0)
[05/25 12:04:27   2377s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 0.0M) ***
[05/25 12:04:27   2377s] *** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=0:01:53 mem=0.0M)
[05/25 12:04:27   2377s] *** QThread HoldRpt [finish] : cpu/real = 0:00:21.8/0:00:21.0 (1.0), mem = 0.0M
[05/25 12:04:49   2398s]  
_______________________________________________________________________
[05/25 12:04:51   2400s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.909  |  6.120  |  4.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.047  |  0.006  |
|           TNS (ns):| -4.510  | -4.510  |  0.000  |
|    Violating Paths:|   938   |   938   |    0    |
|          All Paths:|  9335   |  4707   |  8303   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     13 (29)      |   -0.058   |     13 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.756%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:23.1, REAL=0:00:25.0, MEM=2284.2M
[05/25 12:04:51   2400s] **optDesign ... cpu = 0:01:00, real = 0:01:03, mem = 1970.2M, totSessionCpu=0:40:01 **
[05/25 12:04:51   2400s]  ReSet Options after AAE Based Opt flow 
[05/25 12:04:51   2400s] *** Finished optDesign ***
[05/25 12:04:51   2400s] 
[05/25 12:04:51   2400s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=  0:01:06)
[05/25 12:04:51   2400s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:04:51   2400s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:02.7 real=0:00:03.0)
[05/25 12:04:51   2400s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:04:51   2400s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:33.1 real=0:00:34.4)
[05/25 12:04:51   2400s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/25 12:04:51   2400s] Info: pop threads available for lower-level modules during optimization.
[05/25 12:04:51   2400s] Deleting Lib Analyzer.
[05/25 12:04:51   2400s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2282.2M)
[05/25 12:04:51   2400s] Info: Destroy the CCOpt slew target map.
[05/25 12:10:13   2434s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/25 12:10:13   2434s] <CMD> verifyGeometry
[05/25 12:10:13   2434s]  *** Starting Verify Geometry (MEM: 2282.2) ***
[05/25 12:10:13   2434s] 
[05/25 12:10:13   2434s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/25 12:10:13   2434s]   VERIFY GEOMETRY ...... Starting Verification
[05/25 12:10:13   2434s]   VERIFY GEOMETRY ...... Initializing
[05/25 12:10:13   2434s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/25 12:10:13   2434s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/25 12:10:13   2434s]                   ...... bin size: 1920
[05/25 12:10:13   2434s]   VERIFY GEOMETRY ...... SubArea : 1 of 9
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/25 12:10:15   2436s]   VERIFY GEOMETRY ...... SubArea : 2 of 9
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/25 12:10:18   2439s]   VERIFY GEOMETRY ...... SubArea : 3 of 9
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[05/25 12:10:20   2441s]   VERIFY GEOMETRY ...... SubArea : 4 of 9
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 6 Viols. 0 Wrngs.
[05/25 12:10:22   2443s]   VERIFY GEOMETRY ...... SubArea : 5 of 9
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 1 Viols. 0 Wrngs.
[05/25 12:10:26   2447s]   VERIFY GEOMETRY ...... SubArea : 6 of 9
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 1 Viols. 0 Wrngs.
[05/25 12:10:29   2450s]   VERIFY GEOMETRY ...... SubArea : 7 of 9
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... Wiring         :  58 Viols.
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 58 Viols. 0 Wrngs.
[05/25 12:10:31   2452s]   VERIFY GEOMETRY ...... SubArea : 8 of 9
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... SameNet        :  3 Viols.
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... Wiring         :  91 Viols.
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 94 Viols. 0 Wrngs.
[05/25 12:10:34   2455s]   VERIFY GEOMETRY ...... SubArea : 9 of 9
[05/25 12:10:35   2457s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 12:10:35   2457s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 12:10:35   2457s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 12:10:35   2457s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 12:10:35   2457s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 1 Viols. 0 Wrngs.
[05/25 12:10:35   2457s] VG: elapsed time: 22.00
[05/25 12:10:35   2457s] Begin Summary ...
[05/25 12:10:35   2457s]   Cells       : 0
[05/25 12:10:35   2457s]   SameNet     : 6
[05/25 12:10:35   2457s]   Wiring      : 30
[05/25 12:10:35   2457s]   Antenna     : 0
[05/25 12:10:35   2457s]   Short       : 125
[05/25 12:10:35   2457s]   Overlap     : 0
[05/25 12:10:35   2457s] End Summary
[05/25 12:10:35   2457s] 
[05/25 12:10:35   2457s]   Verification Complete : 161 Viols.  0 Wrngs.
[05/25 12:10:35   2457s] 
[05/25 12:10:35   2457s] **********End: VERIFY GEOMETRY**********
[05/25 12:10:35   2457s]  *** verify geometry (CPU: 0:00:22.8  MEM: 226.7M)
[05/25 12:10:35   2457s] 
[05/25 12:10:35   2457s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/25 12:10:48   2458s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/25 12:10:48   2458s] VERIFY_CONNECTIVITY use new engine.
[05/25 12:10:48   2458s] 
[05/25 12:10:48   2458s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 12:10:48   2458s] Start Time: Wed May 25 12:10:48 2022
[05/25 12:10:48   2458s] 
[05/25 12:10:48   2458s] Design Name: microcontroller_interface_8_8
[05/25 12:10:48   2458s] Database Units: 2000
[05/25 12:10:48   2458s] Design Boundary: (0.0000, 0.0000) (336.6000, 334.4000)
[05/25 12:10:48   2458s] Error Limit = 1000; Warning Limit = 50
[05/25 12:10:48   2458s] Check all nets
[05/25 12:10:49   2459s] **** 12:10:49 **** Processed 5000 nets.
[05/25 12:10:49   2459s] **** 12:10:49 **** Processed 10000 nets.
[05/25 12:10:49   2459s] **** 12:10:49 **** Processed 15000 nets.
[05/25 12:10:50   2460s] **** 12:10:50 **** Processed 20000 nets.
[05/25 12:10:51   2461s] 
[05/25 12:10:51   2461s] Begin Summary 
[05/25 12:10:51   2461s]   Found no problems or warnings.
[05/25 12:10:51   2461s] End Summary
[05/25 12:10:51   2461s] 
[05/25 12:10:51   2461s] End Time: Wed May 25 12:10:51 2022
[05/25 12:10:51   2461s] Time Elapsed: 0:00:03.0
[05/25 12:10:51   2461s] 
[05/25 12:10:51   2461s] ******** End: VERIFY CONNECTIVITY ********
[05/25 12:10:51   2461s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 12:10:51   2461s]   (CPU Time: 0:00:02.4  MEM: 0.000M)
[05/25 12:10:51   2461s] 
[05/25 12:10:57   2462s] <CMD> verifyProcessAntenna -report microcontroller_interface_8_8.antenna.rpt -error 1000
[05/25 12:10:57   2462s] 
[05/25 12:10:57   2462s] ******* START VERIFY ANTENNA ********
[05/25 12:10:57   2462s] Report File: microcontroller_interface_8_8.antenna.rpt
[05/25 12:10:57   2462s] LEF Macro File: microcontroller_interface_8_8.antenna.lef
[05/25 12:10:57   2462s] 5000 nets processed: 0 violations
[05/25 12:10:58   2463s] 10000 nets processed: 0 violations
[05/25 12:10:59   2464s] 15000 nets processed: 0 violations
[05/25 12:11:00   2464s] 20000 nets processed: 0 violations
[05/25 12:11:00   2465s] Verification Complete: 0 Violations
[05/25 12:11:00   2465s] ******* DONE VERIFY ANTENNA ********
[05/25 12:11:00   2465s] (CPU Time: 0:00:03.0  MEM: 0.000M)
[05/25 12:11:00   2465s] 
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:11:05   2465s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 12:11:05   2465s] 
[05/25 12:11:05   2465s] ******** Start: VERIFY DENSITY ********
[05/25 12:11:05   2465s] Density calculation ...... Slot :   1 of   1
[05/25 12:11:11   2471s] 
[05/25 12:11:11   2471s] A total of 33 density violation(s).
[05/25 12:11:11   2471s] Windows < Min. Density = 33
[05/25 12:11:11   2471s] Windows > Max. Density = 0
[05/25 12:11:11   2471s] Windows < Min. Union. Density = 0
[05/25 12:11:11   2471s] Windows > Max. Union. Density = 0
[05/25 12:11:11   2471s] 
[05/25 12:11:11   2471s] ******** End: VERIFY DENSITY ********
[05/25 12:11:11   2471s] VMD: elapsed time: 6.00
[05/25 12:11:11   2471s]      (CPU Time: 0:00:05.6  MEM: 0.000M)
[05/25 12:11:11   2471s] 
[05/25 12:12:59   2482s] <CMD> setLayerPreference violation -isVisible 1
[05/25 12:12:59   2482s] <CMD> violationBrowser -all -no_display_false
[05/25 12:13:06   2484s] <CMD_INTERNAL> violationBrowserClose
[05/25 12:17:30   2511s] <CMD> selectMarker 60.0000 214.4000 180.0000 334.4000 5 6 0
[05/25 12:18:09   2514s] <CMD> setLayerPreference violation -isVisible 1
[05/25 12:18:09   2514s] <CMD> violationBrowser -all -no_display_false
[05/25 12:18:18   2515s] <CMD_INTERNAL> violationBrowserClose
[05/25 12:18:46   2517s] <CMD> getFillerMode -quiet
[05/25 12:19:09   2520s] <CMD> setLayerPreference violation -isVisible 1
[05/25 12:19:10   2520s] <CMD> violationBrowser -all -no_display_false
[05/25 12:19:14   2521s] <CMD_INTERNAL> violationBrowserClose
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 12:19:29   2523s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/25 12:19:50   2525s] <CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 }
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '2'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Unknown option '0'!
[05/25 12:19:50   2525s] **WARN: (from .metalfill_15407.conf) Value -2 out of range [-1, 2147483647]!
[05/25 12:19:50   2525s] ************************
[05/25 12:19:50   2525s] Timing Aware on 
[05/25 12:19:50   2525s] P/G Nets: 2
[05/25 12:19:50   2525s] Signal Nets: 20529
[05/25 12:19:50   2525s] Clock Nets: 53
[05/25 12:19:50   2525s] ************************
[05/25 12:19:50   2525s] Density calculation ...... Slot :   1 of   1
[05/25 12:19:55   2531s] Density calculation ...... Slot :   1 of   1
[05/25 12:20:01   2536s] End of Density Calculation : cpu time : 0:00:11.2, real time : 0:00:11.0, peak mem : 2508.92 megs
[05/25 12:20:01   2536s] Process data during iteration   1 in region   0 of 1.
[05/25 12:20:05   2540s] End metal filling: cpu:  0:00:15.0,  real:  0:00:15.0,  peak mem:  2508.92  megs.
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/25 12:20:10   2541s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/25 12:20:10   2541s] 
[05/25 12:20:10   2541s] ******** Start: VERIFY DENSITY ********
[05/25 12:20:10   2541s] Density calculation ...... Slot :   1 of   1
[05/25 12:20:17   2547s] 
[05/25 12:20:17   2547s] A total of 8 density violation(s).
[05/25 12:20:17   2547s] Windows < Min. Density = 8
[05/25 12:20:17   2547s] Windows > Max. Density = 0
[05/25 12:20:17   2547s] Windows < Min. Union. Density = 0
[05/25 12:20:17   2547s] Windows > Max. Union. Density = 0
[05/25 12:20:17   2547s] 
[05/25 12:20:17   2547s] ******** End: VERIFY DENSITY ********
[05/25 12:20:17   2547s] VMD: elapsed time: 7.00
[05/25 12:20:17   2547s]      (CPU Time: 0:00:06.8  MEM: 0.000M)
[05/25 12:20:17   2547s] 
[05/25 12:20:21   2548s] <CMD> setLayerPreference violation -isVisible 1
[05/25 12:20:21   2548s] <CMD> violationBrowser -all -no_display_false
[05/25 12:20:28   2549s] <CMD_INTERNAL> violationBrowserClose
[05/25 12:20:31   2549s] <CMD> selectMarker 180.0000 120.0000 300.0000 240.0000 2 6 0
[05/25 12:20:42   2551s] <CMD> saveDesign microcontroller_interface_8_8_design
[05/25 12:20:42   2551s] The in-memory database contained RC information but was not saved. To save 
[05/25 12:20:42   2551s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/25 12:20:42   2551s] so it should only be saved when it is really desired.
[05/25 12:20:42   2552s] #% Begin save design ... (date=05/25 12:20:42, mem=2233.0M)
[05/25 12:20:42   2552s] % Begin Save ccopt configuration ... (date=05/25 12:20:42, mem=2233.0M)
[05/25 12:20:42   2552s] % End Save ccopt configuration ... (date=05/25 12:20:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2233.0M, current mem=2233.0M)
[05/25 12:20:42   2552s] % Begin Save netlist data ... (date=05/25 12:20:42, mem=2233.0M)
[05/25 12:20:42   2552s] Writing Binary DB to microcontroller_interface_8_8_design.dat.tmp/microcontroller_interface_8_8.v.bin in single-threaded mode...
[05/25 12:20:42   2552s] % End Save netlist data ... (date=05/25 12:20:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2233.0M, current mem=2233.0M)
[05/25 12:20:43   2552s] Saving congestion map file microcontroller_interface_8_8_design.dat.tmp/microcontroller_interface_8_8.route.congmap.gz ...
[05/25 12:20:43   2552s] % Begin Save AAE data ... (date=05/25 12:20:43, mem=2233.0M)
[05/25 12:20:43   2552s] Saving AAE Data ...
[05/25 12:20:43   2552s] % End Save AAE data ... (date=05/25 12:20:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2233.0M, current mem=2233.0M)
[05/25 12:20:43   2552s] % Begin Save clock tree data ... (date=05/25 12:20:43, mem=2233.8M)
[05/25 12:20:43   2552s] % End Save clock tree data ... (date=05/25 12:20:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2233.8M, current mem=2233.8M)
[05/25 12:20:43   2552s] Saving preference file microcontroller_interface_8_8_design.dat.tmp/gui.pref.tcl ...
[05/25 12:20:43   2552s] Saving mode setting ...
[05/25 12:20:43   2552s] Saving global file ...
[05/25 12:20:44   2552s] % Begin Save floorplan data ... (date=05/25 12:20:43, mem=2233.8M)
[05/25 12:20:44   2552s] Saving floorplan file ...
[05/25 12:20:44   2553s] % End Save floorplan data ... (date=05/25 12:20:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=2233.8M, current mem=2233.8M)
[05/25 12:20:44   2553s] Saving Drc markers ...
[05/25 12:20:44   2553s] ... 169 markers are saved ...
[05/25 12:20:44   2553s] ... 161 geometry drc markers are saved ...
[05/25 12:20:44   2553s] ... 0 antenna drc markers are saved ...
[05/25 12:20:44   2553s] % Begin Save placement data ... (date=05/25 12:20:44, mem=2233.8M)
[05/25 12:20:44   2553s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/25 12:20:44   2553s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2508.9M) ***
[05/25 12:20:44   2553s] % End Save placement data ... (date=05/25 12:20:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2233.8M, current mem=2233.8M)
[05/25 12:20:44   2553s] % Begin Save routing data ... (date=05/25 12:20:44, mem=2233.8M)
[05/25 12:20:44   2553s] Saving route file ...
[05/25 12:20:45   2553s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2508.9M) ***
[05/25 12:20:45   2553s] % End Save routing data ... (date=05/25 12:20:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=2233.8M, current mem=2233.8M)
[05/25 12:20:45   2553s] Saving property file microcontroller_interface_8_8_design.dat.tmp/microcontroller_interface_8_8.prop
[05/25 12:20:45   2553s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2508.9M) ***
[05/25 12:20:45   2553s] #Saving pin access data to file microcontroller_interface_8_8_design.dat.tmp/microcontroller_interface_8_8.apa ...
[05/25 12:20:45   2554s] #
[05/25 12:20:46   2554s] % Begin Save power constraints data ... (date=05/25 12:20:45, mem=2233.8M)
[05/25 12:20:46   2554s] % End Save power constraints data ... (date=05/25 12:20:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2233.8M, current mem=2233.8M)
[05/25 12:20:46   2554s] Saving preRoute extracted patterns in file 'microcontroller_interface_8_8_design.dat.tmp/microcontroller_interface_8_8.techData.gz' ...
[05/25 12:20:46   2554s] Saving preRoute extraction data in directory 'extraction' ...
[05/25 12:20:46   2554s] Generated self-contained design microcontroller_interface_8_8_design.dat.tmp
[05/25 12:20:47   2554s] #% End save design ... (date=05/25 12:20:46, total cpu=0:00:02.5, real=0:00:05.0, peak res=2233.8M, current mem=1982.8M)
[05/25 12:20:47   2554s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 12:20:47   2554s] 
[05/25 12:20:54   2555s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed May 25 12:20:54 2022
  Total CPU time:     0:43:07
  Total real time:    2:34:43
  Peak memory (main): 2232.98MB

[05/25 12:20:54   2555s] 
[05/25 12:20:54   2555s] *** Memory Usage v#1 (Current mem = 2281.473M, initial mem = 251.488M) ***
[05/25 12:20:54   2555s] 
[05/25 12:20:54   2555s] *** Summary of all messages that are not suppressed in this session:
[05/25 12:20:54   2555s] Severity  ID               Count  Summary                                  
[05/25 12:20:54   2555s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/25 12:20:54   2555s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/25 12:20:54   2555s] WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
[05/25 12:20:54   2555s] WARNING   IMPEXT-1285          1  The data for incremental IQuantus extrac...
[05/25 12:20:54   2555s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/25 12:20:54   2555s] WARNING   IMPSYC-6106          1  Using the %s parameter produces a constr...
[05/25 12:20:54   2555s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/25 12:20:54   2555s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 12:20:54   2555s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[05/25 12:20:54   2555s] WARNING   IMPVFG-257           3  verifyGeometry command is replaced by ve...
[05/25 12:20:54   2555s] WARNING   IMPVFG-103           1  VERIFY GEOMETRY issue this message when ...
[05/25 12:20:54   2555s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/25 12:20:54   2555s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[05/25 12:20:54   2555s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/25 12:20:54   2555s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[05/25 12:20:54   2555s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[05/25 12:20:54   2555s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[05/25 12:20:54   2555s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/25 12:20:54   2555s] ERROR     IMPOPT-310           2  Design density (%.2f%%) exceeds/equals l...
[05/25 12:20:54   2555s] WARNING   IMPTR-9998           1  The setTrialRouteMode command is obsolet...
[05/25 12:20:54   2555s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/25 12:20:54   2555s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/25 12:20:54   2555s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/25 12:20:54   2555s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/25 12:20:54   2555s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/25 12:20:54   2555s] *** Message Summary: 54 warning(s), 4 error(s)
[05/25 12:20:54   2555s] 
[05/25 12:20:54   2555s] --- Ending "Innovus" (totcpu=0:42:36, real=2:34:41, mem=2281.5M) ---
