/** ###################################################################
**     THIS BEAN MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename  : IO_Map.H
**     Project   : x
**     Processor : 56F8323
**     Beantype  : IO_Map
**     Version   : Driver 01.00
**     Compiler  : Metrowerks DSP C Compiler
**     Date/Time : 4/3/2006, 10:51 AM
**     Abstract  :
**         IO_Map.h - implements an IO device's mapping. 
**         This module contains symbol definitions of all peripheral 
**         registers and bits. 
**     Settings  :
**
**     Contents  :
**         No public methods
**
**     (c) Copyright UNIS, spol. s r.o. 1997-2004
**     UNIS, spol. s r.o.
**     Jundrovska 33
**     624 00 Brno
**     Czech Republic
**     http      : www.processorexpert.com
**     mail      : info@processorexpert.com
** ###################################################################*/

#ifndef __IO_Map_H
#define __IO_Map_H

/* Based on CPU DB 56F8323, version 2.87.061 (RegistersPrg V1.097) */
/* DataSheet : MC56F8323/D Rev. 1.0, MC56F8300UM/D - Rev. 1.0 */

#include "PE_Types.h"

/******************************************
*** Peripheral TMRA0
*******************************************/
typedef volatile struct {
  /*** TMRA0_CMP1 - Timer A Channel 0 Compare Register #1; 0x0000F040 ***/
  union {
    word Word;
  } TMRA0_CMP1_STR;
  
  #define TMRA0_CMP1_COMPARISON_10_MASK 1U
  #define TMRA0_CMP1_COMPARISON_11_MASK 2U
  #define TMRA0_CMP1_COMPARISON_12_MASK 4U
  #define TMRA0_CMP1_COMPARISON_13_MASK 8U
  #define TMRA0_CMP1_COMPARISON_14_MASK 16U
  #define TMRA0_CMP1_COMPARISON_15_MASK 32U
  #define TMRA0_CMP1_COMPARISON_16_MASK 64U
  #define TMRA0_CMP1_COMPARISON_17_MASK 128U
  #define TMRA0_CMP1_COMPARISON_18_MASK 256U
  #define TMRA0_CMP1_COMPARISON_19_MASK 512U
  #define TMRA0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA0_CMP1                    *((volatile word *)0x0000F040)


  /*** TMRA0_CMP2 - Timer A Channel 0 Compare Register #2; 0x0000F041 ***/
  union {
    word Word;
  } TMRA0_CMP2_STR;
  
  #define TMRA0_CMP2_COMPARISON_20_MASK 1U
  #define TMRA0_CMP2_COMPARISON_21_MASK 2U
  #define TMRA0_CMP2_COMPARISON_22_MASK 4U
  #define TMRA0_CMP2_COMPARISON_23_MASK 8U
  #define TMRA0_CMP2_COMPARISON_24_MASK 16U
  #define TMRA0_CMP2_COMPARISON_25_MASK 32U
  #define TMRA0_CMP2_COMPARISON_26_MASK 64U
  #define TMRA0_CMP2_COMPARISON_27_MASK 128U
  #define TMRA0_CMP2_COMPARISON_28_MASK 256U
  #define TMRA0_CMP2_COMPARISON_29_MASK 512U
  #define TMRA0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA0_CMP2                    *((volatile word *)0x0000F041)


  /*** TMRA0_CAP - Timer A Channel 0 Capture Register; 0x0000F042 ***/
  union {
    word Word;
  } TMRA0_CAP_STR;
  
  #define TMRA0_CAP                     *((volatile word *)0x0000F042)


  /*** TMRA0_LOAD - Timer A Channel 0 Load Register; 0x0000F043 ***/
  union {
    word Word;
  } TMRA0_LOAD_STR;
  
  #define TMRA0_LOAD_LOAD0_MASK         1U
  #define TMRA0_LOAD_LOAD1_MASK         2U
  #define TMRA0_LOAD_LOAD2_MASK         4U
  #define TMRA0_LOAD_LOAD3_MASK         8U
  #define TMRA0_LOAD_LOAD4_MASK         16U
  #define TMRA0_LOAD_LOAD5_MASK         32U
  #define TMRA0_LOAD_LOAD6_MASK         64U
  #define TMRA0_LOAD_LOAD7_MASK         128U
  #define TMRA0_LOAD_LOAD8_MASK         256U
  #define TMRA0_LOAD_LOAD9_MASK         512U
  #define TMRA0_LOAD_LOAD10_MASK        1024U
  #define TMRA0_LOAD_LOAD11_MASK        2048U
  #define TMRA0_LOAD_LOAD12_MASK        4096U
  #define TMRA0_LOAD_LOAD13_MASK        8192U
  #define TMRA0_LOAD_LOAD14_MASK        16384U
  #define TMRA0_LOAD_LOAD15_MASK        32768U
  #define TMRA0_LOAD                    *((volatile word *)0x0000F043)


  /*** TMRA0_HOLD - Timer A Channel 0 Hold Register; 0x0000F044 ***/
  union {
    word Word;
  } TMRA0_HOLD_STR;
  
  #define TMRA0_HOLD_HOLD0_MASK         1U
  #define TMRA0_HOLD_HOLD1_MASK         2U
  #define TMRA0_HOLD_HOLD2_MASK         4U
  #define TMRA0_HOLD_HOLD3_MASK         8U
  #define TMRA0_HOLD_HOLD4_MASK         16U
  #define TMRA0_HOLD_HOLD5_MASK         32U
  #define TMRA0_HOLD_HOLD6_MASK         64U
  #define TMRA0_HOLD_HOLD7_MASK         128U
  #define TMRA0_HOLD_HOLD8_MASK         256U
  #define TMRA0_HOLD_HOLD9_MASK         512U
  #define TMRA0_HOLD_HOLD10_MASK        1024U
  #define TMRA0_HOLD_HOLD11_MASK        2048U
  #define TMRA0_HOLD_HOLD12_MASK        4096U
  #define TMRA0_HOLD_HOLD13_MASK        8192U
  #define TMRA0_HOLD_HOLD14_MASK        16384U
  #define TMRA0_HOLD_HOLD15_MASK        32768U
  #define TMRA0_HOLD                    *((volatile word *)0x0000F044)


  /*** TMRA0_CNTR - Timer A Channel 0 Counter Register; 0x0000F045 ***/
  union {
    word Word;
  } TMRA0_CNTR_STR;
  
  #define TMRA0_CNTR                    *((volatile word *)0x0000F045)


  /*** TMRA0_CTRL - Timer A Channel 0 Control Register; 0x0000F046 ***/
  union {
    word Word;
  } TMRA0_CTRL_STR;
  
  #define TMRA0_CTRL_OM0_MASK           1U
  #define TMRA0_CTRL_OM1_MASK           2U
  #define TMRA0_CTRL_OM2_MASK           4U
  #define TMRA0_CTRL_Co_INIT_MASK       8U
  #define TMRA0_CTRL_DIR_MASK           16U
  #define TMRA0_CTRL_LENGTH_MASK        32U
  #define TMRA0_CTRL_ONCE_MASK          64U
  #define TMRA0_CTRL_SCS0_MASK          128U
  #define TMRA0_CTRL_SCS1_MASK          256U
  #define TMRA0_CTRL_PCS0_MASK          512U
  #define TMRA0_CTRL_PCS1_MASK          1024U
  #define TMRA0_CTRL_PCS2_MASK          2048U
  #define TMRA0_CTRL_PCS3_MASK          4096U
  #define TMRA0_CTRL_CM0_MASK           8192U
  #define TMRA0_CTRL_CM1_MASK           16384U
  #define TMRA0_CTRL_CM2_MASK           32768U
  #define TMRA0_CTRL_OM_MASK            7U
  #define TMRA0_CTRL_OM_BITNUM          0U
  #define TMRA0_CTRL_SCS_MASK           384U
  #define TMRA0_CTRL_SCS_BITNUM         7U
  #define TMRA0_CTRL_PCS_MASK           7680U
  #define TMRA0_CTRL_PCS_BITNUM         9U
  #define TMRA0_CTRL_CM_MASK            57344U
  #define TMRA0_CTRL_CM_BITNUM          13U
  #define TMRA0_CTRL                    *((volatile word *)0x0000F046)


  /*** TMRA0_SCR - Timer A Channel 0 Status and Control Register; 0x0000F047 ***/
  union {
    word Word;
  } TMRA0_SCR_STR;
  
  #define TMRA0_SCR_OEN_MASK            1U
  #define TMRA0_SCR_OPS_MASK            2U
  #define TMRA0_SCR_FORCE_MASK          4U
  #define TMRA0_SCR_VAL_MASK            8U
  #define TMRA0_SCR_EEOF_MASK           16U
  #define TMRA0_SCR_MSTR_MASK           32U
  #define TMRA0_SCR_Capture_Mode0_MASK  64U
  #define TMRA0_SCR_Capture_Mode1_MASK  128U
  #define TMRA0_SCR_INPUT_MASK          256U
  #define TMRA0_SCR_IPS_MASK            512U
  #define TMRA0_SCR_IEFIE_MASK          1024U
  #define TMRA0_SCR_IEF_MASK            2048U
  #define TMRA0_SCR_TOFIE_MASK          4096U
  #define TMRA0_SCR_TOF_MASK            8192U
  #define TMRA0_SCR_TCFIE_MASK          16384U
  #define TMRA0_SCR_TCF_MASK            32768U
  #define TMRA0_SCR_Capture_Mode_MASK   192U
  #define TMRA0_SCR_Capture_Mode_BITNUM 6U
  #define TMRA0_SCR                     *((volatile word *)0x0000F047)


  /*** TMRA0_CMPLD1 - Timer A Channel 0 Comparator Load Register 1; 0x0000F048 ***/
  union {
    word Word;
  } TMRA0_CMPLD1_STR;
  
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRA0_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRA0_CMPLD1                  *((volatile word *)0x0000F048)


  /*** TMRA0_CMPLD2 - Timer A Channel 0 Comparator Load Register 2; 0x0000F049 ***/
  union {
    word Word;
  } TMRA0_CMPLD2_STR;
  
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRA0_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRA0_CMPLD2                  *((volatile word *)0x0000F049)


  /*** TMRA0_COMSCR - Timer A Channel 0 Comparator Status and Control Register; 0x0000F04A ***/
  union {
    word Word;
  } TMRA0_COMSCR_STR;
  
  #define TMRA0_COMSCR_CL10_MASK        1U
  #define TMRA0_COMSCR_CL11_MASK        2U
  #define TMRA0_COMSCR_CL20_MASK        4U
  #define TMRA0_COMSCR_CL21_MASK        8U
  #define TMRA0_COMSCR_TCF1_MASK        16U
  #define TMRA0_COMSCR_TCF2_MASK        32U
  #define TMRA0_COMSCR_TCF1EN_MASK      64U
  #define TMRA0_COMSCR_TCF2EN_MASK      128U
  #define TMRA0_COMSCR_CL_10_MASK       3U
  #define TMRA0_COMSCR_CL_10_BITNUM     0U
  #define TMRA0_COMSCR_CL_20_MASK       12U
  #define TMRA0_COMSCR_CL_20_BITNUM     2U
  #define TMRA0_COMSCR_TCF_1_MASK       48U
  #define TMRA0_COMSCR_TCF_1_BITNUM     4U
  #define TMRA0_COMSCR                  *((volatile word *)0x0000F04A)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRA0_PRPH;

/******************************************
*** Peripheral TMRA1
*******************************************/
typedef volatile struct {
  /*** TMRA1_CMP1 - Timer A Channel 1 Compare Register #1; 0x0000F050 ***/
  union {
    word Word;
  } TMRA1_CMP1_STR;
  
  #define TMRA1_CMP1_COMPARISON_10_MASK 1U
  #define TMRA1_CMP1_COMPARISON_11_MASK 2U
  #define TMRA1_CMP1_COMPARISON_12_MASK 4U
  #define TMRA1_CMP1_COMPARISON_13_MASK 8U
  #define TMRA1_CMP1_COMPARISON_14_MASK 16U
  #define TMRA1_CMP1_COMPARISON_15_MASK 32U
  #define TMRA1_CMP1_COMPARISON_16_MASK 64U
  #define TMRA1_CMP1_COMPARISON_17_MASK 128U
  #define TMRA1_CMP1_COMPARISON_18_MASK 256U
  #define TMRA1_CMP1_COMPARISON_19_MASK 512U
  #define TMRA1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA1_CMP1                    *((volatile word *)0x0000F050)


  /*** TMRA1_CMP2 - Timer A Channel 1 Compare Register #2; 0x0000F051 ***/
  union {
    word Word;
  } TMRA1_CMP2_STR;
  
  #define TMRA1_CMP2_COMPARISON_20_MASK 1U
  #define TMRA1_CMP2_COMPARISON_21_MASK 2U
  #define TMRA1_CMP2_COMPARISON_22_MASK 4U
  #define TMRA1_CMP2_COMPARISON_23_MASK 8U
  #define TMRA1_CMP2_COMPARISON_24_MASK 16U
  #define TMRA1_CMP2_COMPARISON_25_MASK 32U
  #define TMRA1_CMP2_COMPARISON_26_MASK 64U
  #define TMRA1_CMP2_COMPARISON_27_MASK 128U
  #define TMRA1_CMP2_COMPARISON_28_MASK 256U
  #define TMRA1_CMP2_COMPARISON_29_MASK 512U
  #define TMRA1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA1_CMP2                    *((volatile word *)0x0000F051)


  /*** TMRA1_CAP - Timer A Channel 1 Capture Register; 0x0000F052 ***/
  union {
    word Word;
  } TMRA1_CAP_STR;
  
  #define TMRA1_CAP                     *((volatile word *)0x0000F052)


  /*** TMRA1_LOAD - Timer A Channel 1 Load Register; 0x0000F053 ***/
  union {
    word Word;
  } TMRA1_LOAD_STR;
  
  #define TMRA1_LOAD_LOAD0_MASK         1U
  #define TMRA1_LOAD_LOAD1_MASK         2U
  #define TMRA1_LOAD_LOAD2_MASK         4U
  #define TMRA1_LOAD_LOAD3_MASK         8U
  #define TMRA1_LOAD_LOAD4_MASK         16U
  #define TMRA1_LOAD_LOAD5_MASK         32U
  #define TMRA1_LOAD_LOAD6_MASK         64U
  #define TMRA1_LOAD_LOAD7_MASK         128U
  #define TMRA1_LOAD_LOAD8_MASK         256U
  #define TMRA1_LOAD_LOAD9_MASK         512U
  #define TMRA1_LOAD_LOAD10_MASK        1024U
  #define TMRA1_LOAD_LOAD11_MASK        2048U
  #define TMRA1_LOAD_LOAD12_MASK        4096U
  #define TMRA1_LOAD_LOAD13_MASK        8192U
  #define TMRA1_LOAD_LOAD14_MASK        16384U
  #define TMRA1_LOAD_LOAD15_MASK        32768U
  #define TMRA1_LOAD                    *((volatile word *)0x0000F053)


  /*** TMRA1_HOLD - Timer A Channel 1 Hold Register; 0x0000F054 ***/
  union {
    word Word;
  } TMRA1_HOLD_STR;
  
  #define TMRA1_HOLD_HOLD0_MASK         1U
  #define TMRA1_HOLD_HOLD1_MASK         2U
  #define TMRA1_HOLD_HOLD2_MASK         4U
  #define TMRA1_HOLD_HOLD3_MASK         8U
  #define TMRA1_HOLD_HOLD4_MASK         16U
  #define TMRA1_HOLD_HOLD5_MASK         32U
  #define TMRA1_HOLD_HOLD6_MASK         64U
  #define TMRA1_HOLD_HOLD7_MASK         128U
  #define TMRA1_HOLD_HOLD8_MASK         256U
  #define TMRA1_HOLD_HOLD9_MASK         512U
  #define TMRA1_HOLD_HOLD10_MASK        1024U
  #define TMRA1_HOLD_HOLD11_MASK        2048U
  #define TMRA1_HOLD_HOLD12_MASK        4096U
  #define TMRA1_HOLD_HOLD13_MASK        8192U
  #define TMRA1_HOLD_HOLD14_MASK        16384U
  #define TMRA1_HOLD_HOLD15_MASK        32768U
  #define TMRA1_HOLD                    *((volatile word *)0x0000F054)


  /*** TMRA1_CNTR - Timer A Channel 1 Counter Register; 0x0000F055 ***/
  union {
    word Word;
  } TMRA1_CNTR_STR;
  
  #define TMRA1_CNTR                    *((volatile word *)0x0000F055)


  /*** TMRA1_CTRL - Timer A Channel 1 Control Register; 0x0000F056 ***/
  union {
    word Word;
  } TMRA1_CTRL_STR;
  
  #define TMRA1_CTRL_OM0_MASK           1U
  #define TMRA1_CTRL_OM1_MASK           2U
  #define TMRA1_CTRL_OM2_MASK           4U
  #define TMRA1_CTRL_Co_INIT_MASK       8U
  #define TMRA1_CTRL_DIR_MASK           16U
  #define TMRA1_CTRL_LENGTH_MASK        32U
  #define TMRA1_CTRL_ONCE_MASK          64U
  #define TMRA1_CTRL_SCS0_MASK          128U
  #define TMRA1_CTRL_SCS1_MASK          256U
  #define TMRA1_CTRL_PCS0_MASK          512U
  #define TMRA1_CTRL_PCS1_MASK          1024U
  #define TMRA1_CTRL_PCS2_MASK          2048U
  #define TMRA1_CTRL_PCS3_MASK          4096U
  #define TMRA1_CTRL_CM0_MASK           8192U
  #define TMRA1_CTRL_CM1_MASK           16384U
  #define TMRA1_CTRL_CM2_MASK           32768U
  #define TMRA1_CTRL_OM_MASK            7U
  #define TMRA1_CTRL_OM_BITNUM          0U
  #define TMRA1_CTRL_SCS_MASK           384U
  #define TMRA1_CTRL_SCS_BITNUM         7U
  #define TMRA1_CTRL_PCS_MASK           7680U
  #define TMRA1_CTRL_PCS_BITNUM         9U
  #define TMRA1_CTRL_CM_MASK            57344U
  #define TMRA1_CTRL_CM_BITNUM          13U
  #define TMRA1_CTRL                    *((volatile word *)0x0000F056)


  /*** TMRA1_SCR - Timer A Channel 1 Status and Control Register; 0x0000F057 ***/
  union {
    word Word;
  } TMRA1_SCR_STR;
  
  #define TMRA1_SCR_OEN_MASK            1U
  #define TMRA1_SCR_OPS_MASK            2U
  #define TMRA1_SCR_FORCE_MASK          4U
  #define TMRA1_SCR_VAL_MASK            8U
  #define TMRA1_SCR_EEOF_MASK           16U
  #define TMRA1_SCR_MSTR_MASK           32U
  #define TMRA1_SCR_Capture_Mode0_MASK  64U
  #define TMRA1_SCR_Capture_Mode1_MASK  128U
  #define TMRA1_SCR_INPUT_MASK          256U
  #define TMRA1_SCR_IPS_MASK            512U
  #define TMRA1_SCR_IEFIE_MASK          1024U
  #define TMRA1_SCR_IEF_MASK            2048U
  #define TMRA1_SCR_TOFIE_MASK          4096U
  #define TMRA1_SCR_TOF_MASK            8192U
  #define TMRA1_SCR_TCFIE_MASK          16384U
  #define TMRA1_SCR_TCF_MASK            32768U
  #define TMRA1_SCR_Capture_Mode_MASK   192U
  #define TMRA1_SCR_Capture_Mode_BITNUM 6U
  #define TMRA1_SCR                     *((volatile word *)0x0000F057)


  /*** TMRA1_CMPLD1 - Timer A Channel 1 Comparator Load Register 1; 0x0000F058 ***/
  union {
    word Word;
  } TMRA1_CMPLD1_STR;
  
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRA1_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRA1_CMPLD1                  *((volatile word *)0x0000F058)


  /*** TMRA1_CMPLD2 - Timer A Channel 1 Comparator Load Register 2; 0x0000F059 ***/
  union {
    word Word;
  } TMRA1_CMPLD2_STR;
  
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRA1_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRA1_CMPLD2                  *((volatile word *)0x0000F059)


  /*** TMRA1_COMSCR - Timer A Channel 1 Comparator Status and Control Register; 0x0000F05A ***/
  union {
    word Word;
  } TMRA1_COMSCR_STR;
  
  #define TMRA1_COMSCR_CL10_MASK        1U
  #define TMRA1_COMSCR_CL11_MASK        2U
  #define TMRA1_COMSCR_CL20_MASK        4U
  #define TMRA1_COMSCR_CL21_MASK        8U
  #define TMRA1_COMSCR_TCF1_MASK        16U
  #define TMRA1_COMSCR_TCF2_MASK        32U
  #define TMRA1_COMSCR_TCF1EN_MASK      64U
  #define TMRA1_COMSCR_TCF2EN_MASK      128U
  #define TMRA1_COMSCR_CL_10_MASK       3U
  #define TMRA1_COMSCR_CL_10_BITNUM     0U
  #define TMRA1_COMSCR_CL_20_MASK       12U
  #define TMRA1_COMSCR_CL_20_BITNUM     2U
  #define TMRA1_COMSCR_TCF_1_MASK       48U
  #define TMRA1_COMSCR_TCF_1_BITNUM     4U
  #define TMRA1_COMSCR                  *((volatile word *)0x0000F05A)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRA1_PRPH;

/******************************************
*** Peripheral TMRA2
*******************************************/
typedef volatile struct {
  /*** TMRA2_CMP1 - Timer A Channel 2 Compare Register #1; 0x0000F060 ***/
  union {
    word Word;
  } TMRA2_CMP1_STR;
  
  #define TMRA2_CMP1_COMPARISON_10_MASK 1U
  #define TMRA2_CMP1_COMPARISON_11_MASK 2U
  #define TMRA2_CMP1_COMPARISON_12_MASK 4U
  #define TMRA2_CMP1_COMPARISON_13_MASK 8U
  #define TMRA2_CMP1_COMPARISON_14_MASK 16U
  #define TMRA2_CMP1_COMPARISON_15_MASK 32U
  #define TMRA2_CMP1_COMPARISON_16_MASK 64U
  #define TMRA2_CMP1_COMPARISON_17_MASK 128U
  #define TMRA2_CMP1_COMPARISON_18_MASK 256U
  #define TMRA2_CMP1_COMPARISON_19_MASK 512U
  #define TMRA2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA2_CMP1                    *((volatile word *)0x0000F060)


  /*** TMRA2_CMP2 - Timer A Channel 2 Compare Register #2; 0x0000F061 ***/
  union {
    word Word;
  } TMRA2_CMP2_STR;
  
  #define TMRA2_CMP2_COMPARISON_20_MASK 1U
  #define TMRA2_CMP2_COMPARISON_21_MASK 2U
  #define TMRA2_CMP2_COMPARISON_22_MASK 4U
  #define TMRA2_CMP2_COMPARISON_23_MASK 8U
  #define TMRA2_CMP2_COMPARISON_24_MASK 16U
  #define TMRA2_CMP2_COMPARISON_25_MASK 32U
  #define TMRA2_CMP2_COMPARISON_26_MASK 64U
  #define TMRA2_CMP2_COMPARISON_27_MASK 128U
  #define TMRA2_CMP2_COMPARISON_28_MASK 256U
  #define TMRA2_CMP2_COMPARISON_29_MASK 512U
  #define TMRA2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA2_CMP2                    *((volatile word *)0x0000F061)


  /*** TMRA2_CAP - Timer A Channel 2 Capture Register; 0x0000F062 ***/
  union {
    word Word;
  } TMRA2_CAP_STR;
  
  #define TMRA2_CAP                     *((volatile word *)0x0000F062)


  /*** TMRA2_LOAD - Timer A Channel 2 Load Register; 0x0000F063 ***/
  union {
    word Word;
  } TMRA2_LOAD_STR;
  
  #define TMRA2_LOAD_LOAD0_MASK         1U
  #define TMRA2_LOAD_LOAD1_MASK         2U
  #define TMRA2_LOAD_LOAD2_MASK         4U
  #define TMRA2_LOAD_LOAD3_MASK         8U
  #define TMRA2_LOAD_LOAD4_MASK         16U
  #define TMRA2_LOAD_LOAD5_MASK         32U
  #define TMRA2_LOAD_LOAD6_MASK         64U
  #define TMRA2_LOAD_LOAD7_MASK         128U
  #define TMRA2_LOAD_LOAD8_MASK         256U
  #define TMRA2_LOAD_LOAD9_MASK         512U
  #define TMRA2_LOAD_LOAD10_MASK        1024U
  #define TMRA2_LOAD_LOAD11_MASK        2048U
  #define TMRA2_LOAD_LOAD12_MASK        4096U
  #define TMRA2_LOAD_LOAD13_MASK        8192U
  #define TMRA2_LOAD_LOAD14_MASK        16384U
  #define TMRA2_LOAD_LOAD15_MASK        32768U
  #define TMRA2_LOAD                    *((volatile word *)0x0000F063)


  /*** TMRA2_HOLD - Timer A Channel 2 Hold Register; 0x0000F064 ***/
  union {
    word Word;
  } TMRA2_HOLD_STR;
  
  #define TMRA2_HOLD_HOLD0_MASK         1U
  #define TMRA2_HOLD_HOLD1_MASK         2U
  #define TMRA2_HOLD_HOLD2_MASK         4U
  #define TMRA2_HOLD_HOLD3_MASK         8U
  #define TMRA2_HOLD_HOLD4_MASK         16U
  #define TMRA2_HOLD_HOLD5_MASK         32U
  #define TMRA2_HOLD_HOLD6_MASK         64U
  #define TMRA2_HOLD_HOLD7_MASK         128U
  #define TMRA2_HOLD_HOLD8_MASK         256U
  #define TMRA2_HOLD_HOLD9_MASK         512U
  #define TMRA2_HOLD_HOLD10_MASK        1024U
  #define TMRA2_HOLD_HOLD11_MASK        2048U
  #define TMRA2_HOLD_HOLD12_MASK        4096U
  #define TMRA2_HOLD_HOLD13_MASK        8192U
  #define TMRA2_HOLD_HOLD14_MASK        16384U
  #define TMRA2_HOLD_HOLD15_MASK        32768U
  #define TMRA2_HOLD                    *((volatile word *)0x0000F064)


  /*** TMRA2_CNTR - Timer A Channel 2 Counter Register; 0x0000F065 ***/
  union {
    word Word;
  } TMRA2_CNTR_STR;
  
  #define TMRA2_CNTR                    *((volatile word *)0x0000F065)


  /*** TMRA2_CTRL - Timer A Channel 2 Control Register; 0x0000F066 ***/
  union {
    word Word;
  } TMRA2_CTRL_STR;
  
  #define TMRA2_CTRL_OM0_MASK           1U
  #define TMRA2_CTRL_OM1_MASK           2U
  #define TMRA2_CTRL_OM2_MASK           4U
  #define TMRA2_CTRL_Co_INIT_MASK       8U
  #define TMRA2_CTRL_DIR_MASK           16U
  #define TMRA2_CTRL_LENGTH_MASK        32U
  #define TMRA2_CTRL_ONCE_MASK          64U
  #define TMRA2_CTRL_SCS0_MASK          128U
  #define TMRA2_CTRL_SCS1_MASK          256U
  #define TMRA2_CTRL_PCS0_MASK          512U
  #define TMRA2_CTRL_PCS1_MASK          1024U
  #define TMRA2_CTRL_PCS2_MASK          2048U
  #define TMRA2_CTRL_PCS3_MASK          4096U
  #define TMRA2_CTRL_CM0_MASK           8192U
  #define TMRA2_CTRL_CM1_MASK           16384U
  #define TMRA2_CTRL_CM2_MASK           32768U
  #define TMRA2_CTRL_OM_MASK            7U
  #define TMRA2_CTRL_OM_BITNUM          0U
  #define TMRA2_CTRL_SCS_MASK           384U
  #define TMRA2_CTRL_SCS_BITNUM         7U
  #define TMRA2_CTRL_PCS_MASK           7680U
  #define TMRA2_CTRL_PCS_BITNUM         9U
  #define TMRA2_CTRL_CM_MASK            57344U
  #define TMRA2_CTRL_CM_BITNUM          13U
  #define TMRA2_CTRL                    *((volatile word *)0x0000F066)


  /*** TMRA2_SCR - Timer A Channel 2 Status and Control Register; 0x0000F067 ***/
  union {
    word Word;
  } TMRA2_SCR_STR;
  
  #define TMRA2_SCR_OEN_MASK            1U
  #define TMRA2_SCR_OPS_MASK            2U
  #define TMRA2_SCR_FORCE_MASK          4U
  #define TMRA2_SCR_VAL_MASK            8U
  #define TMRA2_SCR_EEOF_MASK           16U
  #define TMRA2_SCR_MSTR_MASK           32U
  #define TMRA2_SCR_Capture_Mode0_MASK  64U
  #define TMRA2_SCR_Capture_Mode1_MASK  128U
  #define TMRA2_SCR_INPUT_MASK          256U
  #define TMRA2_SCR_IPS_MASK            512U
  #define TMRA2_SCR_IEFIE_MASK          1024U
  #define TMRA2_SCR_IEF_MASK            2048U
  #define TMRA2_SCR_TOFIE_MASK          4096U
  #define TMRA2_SCR_TOF_MASK            8192U
  #define TMRA2_SCR_TCFIE_MASK          16384U
  #define TMRA2_SCR_TCF_MASK            32768U
  #define TMRA2_SCR_Capture_Mode_MASK   192U
  #define TMRA2_SCR_Capture_Mode_BITNUM 6U
  #define TMRA2_SCR                     *((volatile word *)0x0000F067)


  /*** TMRA2_CMPLD1 - Timer A Channel 2 Comparator Load Register 1; 0x0000F068 ***/
  union {
    word Word;
  } TMRA2_CMPLD1_STR;
  
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRA2_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRA2_CMPLD1                  *((volatile word *)0x0000F068)


  /*** TMRA2_CMPLD2 - Timer A Channel 2 Comparator Load Register 2; 0x0000F069 ***/
  union {
    word Word;
  } TMRA2_CMPLD2_STR;
  
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRA2_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRA2_CMPLD2                  *((volatile word *)0x0000F069)


  /*** TMRA2_COMSCR - Timer A Channel 2 Comparator Status and Control Register; 0x0000F06A ***/
  union {
    word Word;
  } TMRA2_COMSCR_STR;
  
  #define TMRA2_COMSCR_CL10_MASK        1U
  #define TMRA2_COMSCR_CL11_MASK        2U
  #define TMRA2_COMSCR_CL20_MASK        4U
  #define TMRA2_COMSCR_CL21_MASK        8U
  #define TMRA2_COMSCR_TCF1_MASK        16U
  #define TMRA2_COMSCR_TCF2_MASK        32U
  #define TMRA2_COMSCR_TCF1EN_MASK      64U
  #define TMRA2_COMSCR_TCF2EN_MASK      128U
  #define TMRA2_COMSCR_CL_10_MASK       3U
  #define TMRA2_COMSCR_CL_10_BITNUM     0U
  #define TMRA2_COMSCR_CL_20_MASK       12U
  #define TMRA2_COMSCR_CL_20_BITNUM     2U
  #define TMRA2_COMSCR_TCF_1_MASK       48U
  #define TMRA2_COMSCR_TCF_1_BITNUM     4U
  #define TMRA2_COMSCR                  *((volatile word *)0x0000F06A)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRA2_PRPH;

/******************************************
*** Peripheral TMRA3
*******************************************/
typedef volatile struct {
  /*** TMRA3_CMP1 - Timer A Channel 3 Compare Register #1; 0x0000F070 ***/
  union {
    word Word;
  } TMRA3_CMP1_STR;
  
  #define TMRA3_CMP1_COMPARISON_10_MASK 1U
  #define TMRA3_CMP1_COMPARISON_11_MASK 2U
  #define TMRA3_CMP1_COMPARISON_12_MASK 4U
  #define TMRA3_CMP1_COMPARISON_13_MASK 8U
  #define TMRA3_CMP1_COMPARISON_14_MASK 16U
  #define TMRA3_CMP1_COMPARISON_15_MASK 32U
  #define TMRA3_CMP1_COMPARISON_16_MASK 64U
  #define TMRA3_CMP1_COMPARISON_17_MASK 128U
  #define TMRA3_CMP1_COMPARISON_18_MASK 256U
  #define TMRA3_CMP1_COMPARISON_19_MASK 512U
  #define TMRA3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA3_CMP1                    *((volatile word *)0x0000F070)


  /*** TMRA3_CMP2 - Timer A Channel 3 Compare Register #2; 0x0000F071 ***/
  union {
    word Word;
  } TMRA3_CMP2_STR;
  
  #define TMRA3_CMP2_COMPARISON_20_MASK 1U
  #define TMRA3_CMP2_COMPARISON_21_MASK 2U
  #define TMRA3_CMP2_COMPARISON_22_MASK 4U
  #define TMRA3_CMP2_COMPARISON_23_MASK 8U
  #define TMRA3_CMP2_COMPARISON_24_MASK 16U
  #define TMRA3_CMP2_COMPARISON_25_MASK 32U
  #define TMRA3_CMP2_COMPARISON_26_MASK 64U
  #define TMRA3_CMP2_COMPARISON_27_MASK 128U
  #define TMRA3_CMP2_COMPARISON_28_MASK 256U
  #define TMRA3_CMP2_COMPARISON_29_MASK 512U
  #define TMRA3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA3_CMP2                    *((volatile word *)0x0000F071)


  /*** TMRA3_CAP - Timer A Channel 3 Capture Register; 0x0000F072 ***/
  union {
    word Word;
  } TMRA3_CAP_STR;
  
  #define TMRA3_CAP                     *((volatile word *)0x0000F072)


  /*** TMRA3_LOAD - Timer A Channel 3 Load Register; 0x0000F073 ***/
  union {
    word Word;
  } TMRA3_LOAD_STR;
  
  #define TMRA3_LOAD_LOAD0_MASK         1U
  #define TMRA3_LOAD_LOAD1_MASK         2U
  #define TMRA3_LOAD_LOAD2_MASK         4U
  #define TMRA3_LOAD_LOAD3_MASK         8U
  #define TMRA3_LOAD_LOAD4_MASK         16U
  #define TMRA3_LOAD_LOAD5_MASK         32U
  #define TMRA3_LOAD_LOAD6_MASK         64U
  #define TMRA3_LOAD_LOAD7_MASK         128U
  #define TMRA3_LOAD_LOAD8_MASK         256U
  #define TMRA3_LOAD_LOAD9_MASK         512U
  #define TMRA3_LOAD_LOAD10_MASK        1024U
  #define TMRA3_LOAD_LOAD11_MASK        2048U
  #define TMRA3_LOAD_LOAD12_MASK        4096U
  #define TMRA3_LOAD_LOAD13_MASK        8192U
  #define TMRA3_LOAD_LOAD14_MASK        16384U
  #define TMRA3_LOAD_LOAD15_MASK        32768U
  #define TMRA3_LOAD                    *((volatile word *)0x0000F073)


  /*** TMRA3_HOLD - Timer A Channel 3 Hold Register; 0x0000F074 ***/
  union {
    word Word;
  } TMRA3_HOLD_STR;
  
  #define TMRA3_HOLD_HOLD0_MASK         1U
  #define TMRA3_HOLD_HOLD1_MASK         2U
  #define TMRA3_HOLD_HOLD2_MASK         4U
  #define TMRA3_HOLD_HOLD3_MASK         8U
  #define TMRA3_HOLD_HOLD4_MASK         16U
  #define TMRA3_HOLD_HOLD5_MASK         32U
  #define TMRA3_HOLD_HOLD6_MASK         64U
  #define TMRA3_HOLD_HOLD7_MASK         128U
  #define TMRA3_HOLD_HOLD8_MASK         256U
  #define TMRA3_HOLD_HOLD9_MASK         512U
  #define TMRA3_HOLD_HOLD10_MASK        1024U
  #define TMRA3_HOLD_HOLD11_MASK        2048U
  #define TMRA3_HOLD_HOLD12_MASK        4096U
  #define TMRA3_HOLD_HOLD13_MASK        8192U
  #define TMRA3_HOLD_HOLD14_MASK        16384U
  #define TMRA3_HOLD_HOLD15_MASK        32768U
  #define TMRA3_HOLD                    *((volatile word *)0x0000F074)


  /*** TMRA3_CNTR - Timer A Channel 3 Counter Register; 0x0000F075 ***/
  union {
    word Word;
  } TMRA3_CNTR_STR;
  
  #define TMRA3_CNTR                    *((volatile word *)0x0000F075)


  /*** TMRA3_CTRL - Timer A Channel 3 Control Register; 0x0000F076 ***/
  union {
    word Word;
  } TMRA3_CTRL_STR;
  
  #define TMRA3_CTRL_OM0_MASK           1U
  #define TMRA3_CTRL_OM1_MASK           2U
  #define TMRA3_CTRL_OM2_MASK           4U
  #define TMRA3_CTRL_Co_INIT_MASK       8U
  #define TMRA3_CTRL_DIR_MASK           16U
  #define TMRA3_CTRL_LENGTH_MASK        32U
  #define TMRA3_CTRL_ONCE_MASK          64U
  #define TMRA3_CTRL_SCS0_MASK          128U
  #define TMRA3_CTRL_SCS1_MASK          256U
  #define TMRA3_CTRL_PCS0_MASK          512U
  #define TMRA3_CTRL_PCS1_MASK          1024U
  #define TMRA3_CTRL_PCS2_MASK          2048U
  #define TMRA3_CTRL_PCS3_MASK          4096U
  #define TMRA3_CTRL_CM0_MASK           8192U
  #define TMRA3_CTRL_CM1_MASK           16384U
  #define TMRA3_CTRL_CM2_MASK           32768U
  #define TMRA3_CTRL_OM_MASK            7U
  #define TMRA3_CTRL_OM_BITNUM          0U
  #define TMRA3_CTRL_SCS_MASK           384U
  #define TMRA3_CTRL_SCS_BITNUM         7U
  #define TMRA3_CTRL_PCS_MASK           7680U
  #define TMRA3_CTRL_PCS_BITNUM         9U
  #define TMRA3_CTRL_CM_MASK            57344U
  #define TMRA3_CTRL_CM_BITNUM          13U
  #define TMRA3_CTRL                    *((volatile word *)0x0000F076)


  /*** TMRA3_SCR - Timer A Channel 3 Status and Control Register; 0x0000F077 ***/
  union {
    word Word;
  } TMRA3_SCR_STR;
  
  #define TMRA3_SCR_OEN_MASK            1U
  #define TMRA3_SCR_OPS_MASK            2U
  #define TMRA3_SCR_FORCE_MASK          4U
  #define TMRA3_SCR_VAL_MASK            8U
  #define TMRA3_SCR_EEOF_MASK           16U
  #define TMRA3_SCR_MSTR_MASK           32U
  #define TMRA3_SCR_Capture_Mode0_MASK  64U
  #define TMRA3_SCR_Capture_Mode1_MASK  128U
  #define TMRA3_SCR_INPUT_MASK          256U
  #define TMRA3_SCR_IPS_MASK            512U
  #define TMRA3_SCR_IEFIE_MASK          1024U
  #define TMRA3_SCR_IEF_MASK            2048U
  #define TMRA3_SCR_TOFIE_MASK          4096U
  #define TMRA3_SCR_TOF_MASK            8192U
  #define TMRA3_SCR_TCFIE_MASK          16384U
  #define TMRA3_SCR_TCF_MASK            32768U
  #define TMRA3_SCR_Capture_Mode_MASK   192U
  #define TMRA3_SCR_Capture_Mode_BITNUM 6U
  #define TMRA3_SCR                     *((volatile word *)0x0000F077)


  /*** TMRA3_CMPLD1 - Timer A Channel 3 Comparator Load Register 1; 0x0000F078 ***/
  union {
    word Word;
  } TMRA3_CMPLD1_STR;
  
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRA3_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRA3_CMPLD1                  *((volatile word *)0x0000F078)


  /*** TMRA3_CMPLD2 - Timer A Channel 3 Comparator Load Register 2; 0x0000F079 ***/
  union {
    word Word;
  } TMRA3_CMPLD2_STR;
  
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRA3_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRA3_CMPLD2                  *((volatile word *)0x0000F079)


  /*** TMRA3_COMSCR - Timer A Channel 3 Comparator Status and Control Register; 0x0000F07A ***/
  union {
    word Word;
  } TMRA3_COMSCR_STR;
  
  #define TMRA3_COMSCR_CL10_MASK        1U
  #define TMRA3_COMSCR_CL11_MASK        2U
  #define TMRA3_COMSCR_CL20_MASK        4U
  #define TMRA3_COMSCR_CL21_MASK        8U
  #define TMRA3_COMSCR_TCF1_MASK        16U
  #define TMRA3_COMSCR_TCF2_MASK        32U
  #define TMRA3_COMSCR_TCF1EN_MASK      64U
  #define TMRA3_COMSCR_TCF2EN_MASK      128U
  #define TMRA3_COMSCR_CL_10_MASK       3U
  #define TMRA3_COMSCR_CL_10_BITNUM     0U
  #define TMRA3_COMSCR_CL_20_MASK       12U
  #define TMRA3_COMSCR_CL_20_BITNUM     2U
  #define TMRA3_COMSCR_TCF_1_MASK       48U
  #define TMRA3_COMSCR_TCF_1_BITNUM     4U
  #define TMRA3_COMSCR                  *((volatile word *)0x0000F07A)


  word Reserved0[69];                  /* Reserved (unused) registers */

} TMRA3_PRPH;

/******************************************
*** Peripheral TMRC0
*******************************************/
typedef volatile struct {
  /*** TMRC0_CMP1 - Timer C Channel 0 Compare Register #1; 0x0000F0C0 ***/
  union {
    word Word;
  } TMRC0_CMP1_STR;
  
  #define TMRC0_CMP1_COMPARISON_10_MASK 1U
  #define TMRC0_CMP1_COMPARISON_11_MASK 2U
  #define TMRC0_CMP1_COMPARISON_12_MASK 4U
  #define TMRC0_CMP1_COMPARISON_13_MASK 8U
  #define TMRC0_CMP1_COMPARISON_14_MASK 16U
  #define TMRC0_CMP1_COMPARISON_15_MASK 32U
  #define TMRC0_CMP1_COMPARISON_16_MASK 64U
  #define TMRC0_CMP1_COMPARISON_17_MASK 128U
  #define TMRC0_CMP1_COMPARISON_18_MASK 256U
  #define TMRC0_CMP1_COMPARISON_19_MASK 512U
  #define TMRC0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC0_CMP1                    *((volatile word *)0x0000F0C0)


  /*** TMRC0_CMP2 - Timer C Channel 0 Compare Register #2; 0x0000F0C1 ***/
  union {
    word Word;
  } TMRC0_CMP2_STR;
  
  #define TMRC0_CMP2_COMPARISON_20_MASK 1U
  #define TMRC0_CMP2_COMPARISON_21_MASK 2U
  #define TMRC0_CMP2_COMPARISON_22_MASK 4U
  #define TMRC0_CMP2_COMPARISON_23_MASK 8U
  #define TMRC0_CMP2_COMPARISON_24_MASK 16U
  #define TMRC0_CMP2_COMPARISON_25_MASK 32U
  #define TMRC0_CMP2_COMPARISON_26_MASK 64U
  #define TMRC0_CMP2_COMPARISON_27_MASK 128U
  #define TMRC0_CMP2_COMPARISON_28_MASK 256U
  #define TMRC0_CMP2_COMPARISON_29_MASK 512U
  #define TMRC0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC0_CMP2                    *((volatile word *)0x0000F0C1)


  /*** TMRC0_CAP - Timer C Channel 0 Capture Register; 0x0000F0C2 ***/
  union {
    word Word;
  } TMRC0_CAP_STR;
  
  #define TMRC0_CAP                     *((volatile word *)0x0000F0C2)


  /*** TMRC0_LOAD - Timer C Channel 0 Load Register; 0x0000F0C3 ***/
  union {
    word Word;
  } TMRC0_LOAD_STR;
  
  #define TMRC0_LOAD_LOAD0_MASK         1U
  #define TMRC0_LOAD_LOAD1_MASK         2U
  #define TMRC0_LOAD_LOAD2_MASK         4U
  #define TMRC0_LOAD_LOAD3_MASK         8U
  #define TMRC0_LOAD_LOAD4_MASK         16U
  #define TMRC0_LOAD_LOAD5_MASK         32U
  #define TMRC0_LOAD_LOAD6_MASK         64U
  #define TMRC0_LOAD_LOAD7_MASK         128U
  #define TMRC0_LOAD_LOAD8_MASK         256U
  #define TMRC0_LOAD_LOAD9_MASK         512U
  #define TMRC0_LOAD_LOAD10_MASK        1024U
  #define TMRC0_LOAD_LOAD11_MASK        2048U
  #define TMRC0_LOAD_LOAD12_MASK        4096U
  #define TMRC0_LOAD_LOAD13_MASK        8192U
  #define TMRC0_LOAD_LOAD14_MASK        16384U
  #define TMRC0_LOAD_LOAD15_MASK        32768U
  #define TMRC0_LOAD                    *((volatile word *)0x0000F0C3)


  /*** TMRC0_HOLD - Timer C Channel 0 Hold Register; 0x0000F0C4 ***/
  union {
    word Word;
  } TMRC0_HOLD_STR;
  
  #define TMRC0_HOLD_HOLD0_MASK         1U
  #define TMRC0_HOLD_HOLD1_MASK         2U
  #define TMRC0_HOLD_HOLD2_MASK         4U
  #define TMRC0_HOLD_HOLD3_MASK         8U
  #define TMRC0_HOLD_HOLD4_MASK         16U
  #define TMRC0_HOLD_HOLD5_MASK         32U
  #define TMRC0_HOLD_HOLD6_MASK         64U
  #define TMRC0_HOLD_HOLD7_MASK         128U
  #define TMRC0_HOLD_HOLD8_MASK         256U
  #define TMRC0_HOLD_HOLD9_MASK         512U
  #define TMRC0_HOLD_HOLD10_MASK        1024U
  #define TMRC0_HOLD_HOLD11_MASK        2048U
  #define TMRC0_HOLD_HOLD12_MASK        4096U
  #define TMRC0_HOLD_HOLD13_MASK        8192U
  #define TMRC0_HOLD_HOLD14_MASK        16384U
  #define TMRC0_HOLD_HOLD15_MASK        32768U
  #define TMRC0_HOLD                    *((volatile word *)0x0000F0C4)


  /*** TMRC0_CNTR - Timer C Channel 0 Counter Register; 0x0000F0C5 ***/
  union {
    word Word;
  } TMRC0_CNTR_STR;
  
  #define TMRC0_CNTR                    *((volatile word *)0x0000F0C5)


  /*** TMRC0_CTRL - Timer C Channel 0 Control Register; 0x0000F0C6 ***/
  union {
    word Word;
  } TMRC0_CTRL_STR;
  
  #define TMRC0_CTRL_OM0_MASK           1U
  #define TMRC0_CTRL_OM1_MASK           2U
  #define TMRC0_CTRL_OM2_MASK           4U
  #define TMRC0_CTRL_Co_INIT_MASK       8U
  #define TMRC0_CTRL_DIR_MASK           16U
  #define TMRC0_CTRL_LENGTH_MASK        32U
  #define TMRC0_CTRL_ONCE_MASK          64U
  #define TMRC0_CTRL_SCS0_MASK          128U
  #define TMRC0_CTRL_SCS1_MASK          256U
  #define TMRC0_CTRL_PCS0_MASK          512U
  #define TMRC0_CTRL_PCS1_MASK          1024U
  #define TMRC0_CTRL_PCS2_MASK          2048U
  #define TMRC0_CTRL_PCS3_MASK          4096U
  #define TMRC0_CTRL_CM0_MASK           8192U
  #define TMRC0_CTRL_CM1_MASK           16384U
  #define TMRC0_CTRL_CM2_MASK           32768U
  #define TMRC0_CTRL_OM_MASK            7U
  #define TMRC0_CTRL_OM_BITNUM          0U
  #define TMRC0_CTRL_SCS_MASK           384U
  #define TMRC0_CTRL_SCS_BITNUM         7U
  #define TMRC0_CTRL_PCS_MASK           7680U
  #define TMRC0_CTRL_PCS_BITNUM         9U
  #define TMRC0_CTRL_CM_MASK            57344U
  #define TMRC0_CTRL_CM_BITNUM          13U
  #define TMRC0_CTRL                    *((volatile word *)0x0000F0C6)


  /*** TMRC0_SCR - Timer C Channel 0 Status and Control Register; 0x0000F0C7 ***/
  union {
    word Word;
  } TMRC0_SCR_STR;
  
  #define TMRC0_SCR_OEN_MASK            1U
  #define TMRC0_SCR_OPS_MASK            2U
  #define TMRC0_SCR_FORCE_MASK          4U
  #define TMRC0_SCR_VAL_MASK            8U
  #define TMRC0_SCR_EEOF_MASK           16U
  #define TMRC0_SCR_MSTR_MASK           32U
  #define TMRC0_SCR_Capture_Mode0_MASK  64U
  #define TMRC0_SCR_Capture_Mode1_MASK  128U
  #define TMRC0_SCR_INPUT_MASK          256U
  #define TMRC0_SCR_IPS_MASK            512U
  #define TMRC0_SCR_IEFIE_MASK          1024U
  #define TMRC0_SCR_IEF_MASK            2048U
  #define TMRC0_SCR_TOFIE_MASK          4096U
  #define TMRC0_SCR_TOF_MASK            8192U
  #define TMRC0_SCR_TCFIE_MASK          16384U
  #define TMRC0_SCR_TCF_MASK            32768U
  #define TMRC0_SCR_Capture_Mode_MASK   192U
  #define TMRC0_SCR_Capture_Mode_BITNUM 6U
  #define TMRC0_SCR                     *((volatile word *)0x0000F0C7)


  /*** TMRC0_CMPLD1 - Timer C Channel 0 Comparator Load Register 1; 0x0000F0C8 ***/
  union {
    word Word;
  } TMRC0_CMPLD1_STR;
  
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRC0_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRC0_CMPLD1                  *((volatile word *)0x0000F0C8)


  /*** TMRC0_CMPLD2 - Timer C Channel 0 Comparator Load Register 2; 0x0000F0C9 ***/
  union {
    word Word;
  } TMRC0_CMPLD2_STR;
  
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRC0_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRC0_CMPLD2                  *((volatile word *)0x0000F0C9)


  /*** TMRC0_COMSCR - Timer C Channel 0 Comparator Status and Control Register; 0x0000F0CA ***/
  union {
    word Word;
  } TMRC0_COMSCR_STR;
  
  #define TMRC0_COMSCR_CL10_MASK        1U
  #define TMRC0_COMSCR_CL11_MASK        2U
  #define TMRC0_COMSCR_CL20_MASK        4U
  #define TMRC0_COMSCR_CL21_MASK        8U
  #define TMRC0_COMSCR_TCF1_MASK        16U
  #define TMRC0_COMSCR_TCF2_MASK        32U
  #define TMRC0_COMSCR_TCF1EN_MASK      64U
  #define TMRC0_COMSCR_TCF2EN_MASK      128U
  #define TMRC0_COMSCR_CL_10_MASK       3U
  #define TMRC0_COMSCR_CL_10_BITNUM     0U
  #define TMRC0_COMSCR_CL_20_MASK       12U
  #define TMRC0_COMSCR_CL_20_BITNUM     2U
  #define TMRC0_COMSCR_TCF_1_MASK       48U
  #define TMRC0_COMSCR_TCF_1_BITNUM     4U
  #define TMRC0_COMSCR                  *((volatile word *)0x0000F0CA)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRC0_PRPH;

/******************************************
*** Peripheral TMRC1
*******************************************/
typedef volatile struct {
  /*** TMRC1_CMP1 - Timer C Channel 1 Compare Register #1; 0x0000F0D0 ***/
  union {
    word Word;
  } TMRC1_CMP1_STR;
  
  #define TMRC1_CMP1_COMPARISON_10_MASK 1U
  #define TMRC1_CMP1_COMPARISON_11_MASK 2U
  #define TMRC1_CMP1_COMPARISON_12_MASK 4U
  #define TMRC1_CMP1_COMPARISON_13_MASK 8U
  #define TMRC1_CMP1_COMPARISON_14_MASK 16U
  #define TMRC1_CMP1_COMPARISON_15_MASK 32U
  #define TMRC1_CMP1_COMPARISON_16_MASK 64U
  #define TMRC1_CMP1_COMPARISON_17_MASK 128U
  #define TMRC1_CMP1_COMPARISON_18_MASK 256U
  #define TMRC1_CMP1_COMPARISON_19_MASK 512U
  #define TMRC1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC1_CMP1                    *((volatile word *)0x0000F0D0)


  /*** TMRC1_CMP2 - Timer C Channel 1 Compare Register #2; 0x0000F0D1 ***/
  union {
    word Word;
  } TMRC1_CMP2_STR;
  
  #define TMRC1_CMP2_COMPARISON_20_MASK 1U
  #define TMRC1_CMP2_COMPARISON_21_MASK 2U
  #define TMRC1_CMP2_COMPARISON_22_MASK 4U
  #define TMRC1_CMP2_COMPARISON_23_MASK 8U
  #define TMRC1_CMP2_COMPARISON_24_MASK 16U
  #define TMRC1_CMP2_COMPARISON_25_MASK 32U
  #define TMRC1_CMP2_COMPARISON_26_MASK 64U
  #define TMRC1_CMP2_COMPARISON_27_MASK 128U
  #define TMRC1_CMP2_COMPARISON_28_MASK 256U
  #define TMRC1_CMP2_COMPARISON_29_MASK 512U
  #define TMRC1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC1_CMP2                    *((volatile word *)0x0000F0D1)


  /*** TMRC1_CAP - Timer C Channel 1 Capture Register; 0x0000F0D2 ***/
  union {
    word Word;
  } TMRC1_CAP_STR;
  
  #define TMRC1_CAP                     *((volatile word *)0x0000F0D2)


  /*** TMRC1_LOAD - Timer C Channel 1 Load Register; 0x0000F0D3 ***/
  union {
    word Word;
  } TMRC1_LOAD_STR;
  
  #define TMRC1_LOAD_LOAD0_MASK         1U
  #define TMRC1_LOAD_LOAD1_MASK         2U
  #define TMRC1_LOAD_LOAD2_MASK         4U
  #define TMRC1_LOAD_LOAD3_MASK         8U
  #define TMRC1_LOAD_LOAD4_MASK         16U
  #define TMRC1_LOAD_LOAD5_MASK         32U
  #define TMRC1_LOAD_LOAD6_MASK         64U
  #define TMRC1_LOAD_LOAD7_MASK         128U
  #define TMRC1_LOAD_LOAD8_MASK         256U
  #define TMRC1_LOAD_LOAD9_MASK         512U
  #define TMRC1_LOAD_LOAD10_MASK        1024U
  #define TMRC1_LOAD_LOAD11_MASK        2048U
  #define TMRC1_LOAD_LOAD12_MASK        4096U
  #define TMRC1_LOAD_LOAD13_MASK        8192U
  #define TMRC1_LOAD_LOAD14_MASK        16384U
  #define TMRC1_LOAD_LOAD15_MASK        32768U
  #define TMRC1_LOAD                    *((volatile word *)0x0000F0D3)


  /*** TMRC1_HOLD - Timer C Channel 1 Hold Register; 0x0000F0D4 ***/
  union {
    word Word;
  } TMRC1_HOLD_STR;
  
  #define TMRC1_HOLD_HOLD0_MASK         1U
  #define TMRC1_HOLD_HOLD1_MASK         2U
  #define TMRC1_HOLD_HOLD2_MASK         4U
  #define TMRC1_HOLD_HOLD3_MASK         8U
  #define TMRC1_HOLD_HOLD4_MASK         16U
  #define TMRC1_HOLD_HOLD5_MASK         32U
  #define TMRC1_HOLD_HOLD6_MASK         64U
  #define TMRC1_HOLD_HOLD7_MASK         128U
  #define TMRC1_HOLD_HOLD8_MASK         256U
  #define TMRC1_HOLD_HOLD9_MASK         512U
  #define TMRC1_HOLD_HOLD10_MASK        1024U
  #define TMRC1_HOLD_HOLD11_MASK        2048U
  #define TMRC1_HOLD_HOLD12_MASK        4096U
  #define TMRC1_HOLD_HOLD13_MASK        8192U
  #define TMRC1_HOLD_HOLD14_MASK        16384U
  #define TMRC1_HOLD_HOLD15_MASK        32768U
  #define TMRC1_HOLD                    *((volatile word *)0x0000F0D4)


  /*** TMRC1_CNTR - Timer C Channel 1 Counter Register; 0x0000F0D5 ***/
  union {
    word Word;
  } TMRC1_CNTR_STR;
  
  #define TMRC1_CNTR                    *((volatile word *)0x0000F0D5)


  /*** TMRC1_CTRL - Timer C Channel 1 Control Register; 0x0000F0D6 ***/
  union {
    word Word;
  } TMRC1_CTRL_STR;
  
  #define TMRC1_CTRL_OM0_MASK           1U
  #define TMRC1_CTRL_OM1_MASK           2U
  #define TMRC1_CTRL_OM2_MASK           4U
  #define TMRC1_CTRL_Co_INIT_MASK       8U
  #define TMRC1_CTRL_DIR_MASK           16U
  #define TMRC1_CTRL_LENGTH_MASK        32U
  #define TMRC1_CTRL_ONCE_MASK          64U
  #define TMRC1_CTRL_SCS0_MASK          128U
  #define TMRC1_CTRL_SCS1_MASK          256U
  #define TMRC1_CTRL_PCS0_MASK          512U
  #define TMRC1_CTRL_PCS1_MASK          1024U
  #define TMRC1_CTRL_PCS2_MASK          2048U
  #define TMRC1_CTRL_PCS3_MASK          4096U
  #define TMRC1_CTRL_CM0_MASK           8192U
  #define TMRC1_CTRL_CM1_MASK           16384U
  #define TMRC1_CTRL_CM2_MASK           32768U
  #define TMRC1_CTRL_OM_MASK            7U
  #define TMRC1_CTRL_OM_BITNUM          0U
  #define TMRC1_CTRL_SCS_MASK           384U
  #define TMRC1_CTRL_SCS_BITNUM         7U
  #define TMRC1_CTRL_PCS_MASK           7680U
  #define TMRC1_CTRL_PCS_BITNUM         9U
  #define TMRC1_CTRL_CM_MASK            57344U
  #define TMRC1_CTRL_CM_BITNUM          13U
  #define TMRC1_CTRL                    *((volatile word *)0x0000F0D6)


  /*** TMRC1_SCR - Timer C Channel 1 Status and Control Register; 0x0000F0D7 ***/
  union {
    word Word;
  } TMRC1_SCR_STR;
  
  #define TMRC1_SCR_OEN_MASK            1U
  #define TMRC1_SCR_OPS_MASK            2U
  #define TMRC1_SCR_FORCE_MASK          4U
  #define TMRC1_SCR_VAL_MASK            8U
  #define TMRC1_SCR_EEOF_MASK           16U
  #define TMRC1_SCR_MSTR_MASK           32U
  #define TMRC1_SCR_Capture_Mode0_MASK  64U
  #define TMRC1_SCR_Capture_Mode1_MASK  128U
  #define TMRC1_SCR_INPUT_MASK          256U
  #define TMRC1_SCR_IPS_MASK            512U
  #define TMRC1_SCR_IEFIE_MASK          1024U
  #define TMRC1_SCR_IEF_MASK            2048U
  #define TMRC1_SCR_TOFIE_MASK          4096U
  #define TMRC1_SCR_TOF_MASK            8192U
  #define TMRC1_SCR_TCFIE_MASK          16384U
  #define TMRC1_SCR_TCF_MASK            32768U
  #define TMRC1_SCR_Capture_Mode_MASK   192U
  #define TMRC1_SCR_Capture_Mode_BITNUM 6U
  #define TMRC1_SCR                     *((volatile word *)0x0000F0D7)


  /*** TMRC1_CMPLD1 - Timer C Channel 1 Comparator Load Register 1; 0x0000F0D8 ***/
  union {
    word Word;
  } TMRC1_CMPLD1_STR;
  
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRC1_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRC1_CMPLD1                  *((volatile word *)0x0000F0D8)


  /*** TMRC1_CMPLD2 - Timer C Channel 1 Comparator Load Register 2; 0x0000F0D9 ***/
  union {
    word Word;
  } TMRC1_CMPLD2_STR;
  
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRC1_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRC1_CMPLD2                  *((volatile word *)0x0000F0D9)


  /*** TMRC1_COMSCR - Timer C Channel 1 Comparator Status and Control Register; 0x0000F0DA ***/
  union {
    word Word;
  } TMRC1_COMSCR_STR;
  
  #define TMRC1_COMSCR_CL10_MASK        1U
  #define TMRC1_COMSCR_CL11_MASK        2U
  #define TMRC1_COMSCR_CL20_MASK        4U
  #define TMRC1_COMSCR_CL21_MASK        8U
  #define TMRC1_COMSCR_TCF1_MASK        16U
  #define TMRC1_COMSCR_TCF2_MASK        32U
  #define TMRC1_COMSCR_TCF1EN_MASK      64U
  #define TMRC1_COMSCR_TCF2EN_MASK      128U
  #define TMRC1_COMSCR_CL_10_MASK       3U
  #define TMRC1_COMSCR_CL_10_BITNUM     0U
  #define TMRC1_COMSCR_CL_20_MASK       12U
  #define TMRC1_COMSCR_CL_20_BITNUM     2U
  #define TMRC1_COMSCR_TCF_1_MASK       48U
  #define TMRC1_COMSCR_TCF_1_BITNUM     4U
  #define TMRC1_COMSCR                  *((volatile word *)0x0000F0DA)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRC1_PRPH;

/******************************************
*** Peripheral TMRC2
*******************************************/
typedef volatile struct {
  /*** TMRC2_CMP1 - Timer C Channel 2 Compare Register #1; 0x0000F0E0 ***/
  union {
    word Word;
  } TMRC2_CMP1_STR;
  
  #define TMRC2_CMP1_COMPARISON_10_MASK 1U
  #define TMRC2_CMP1_COMPARISON_11_MASK 2U
  #define TMRC2_CMP1_COMPARISON_12_MASK 4U
  #define TMRC2_CMP1_COMPARISON_13_MASK 8U
  #define TMRC2_CMP1_COMPARISON_14_MASK 16U
  #define TMRC2_CMP1_COMPARISON_15_MASK 32U
  #define TMRC2_CMP1_COMPARISON_16_MASK 64U
  #define TMRC2_CMP1_COMPARISON_17_MASK 128U
  #define TMRC2_CMP1_COMPARISON_18_MASK 256U
  #define TMRC2_CMP1_COMPARISON_19_MASK 512U
  #define TMRC2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC2_CMP1                    *((volatile word *)0x0000F0E0)


  /*** TMRC2_CMP2 - Timer C Channel 2 Compare Register #2; 0x0000F0E1 ***/
  union {
    word Word;
  } TMRC2_CMP2_STR;
  
  #define TMRC2_CMP2_COMPARISON_20_MASK 1U
  #define TMRC2_CMP2_COMPARISON_21_MASK 2U
  #define TMRC2_CMP2_COMPARISON_22_MASK 4U
  #define TMRC2_CMP2_COMPARISON_23_MASK 8U
  #define TMRC2_CMP2_COMPARISON_24_MASK 16U
  #define TMRC2_CMP2_COMPARISON_25_MASK 32U
  #define TMRC2_CMP2_COMPARISON_26_MASK 64U
  #define TMRC2_CMP2_COMPARISON_27_MASK 128U
  #define TMRC2_CMP2_COMPARISON_28_MASK 256U
  #define TMRC2_CMP2_COMPARISON_29_MASK 512U
  #define TMRC2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC2_CMP2                    *((volatile word *)0x0000F0E1)


  /*** TMRC2_CAP - Timer C Channel 2 Capture Register; 0x0000F0E2 ***/
  union {
    word Word;
  } TMRC2_CAP_STR;
  
  #define TMRC2_CAP                     *((volatile word *)0x0000F0E2)


  /*** TMRC2_LOAD - Timer C Channel 2 Load Register; 0x0000F0E3 ***/
  union {
    word Word;
  } TMRC2_LOAD_STR;
  
  #define TMRC2_LOAD_LOAD0_MASK         1U
  #define TMRC2_LOAD_LOAD1_MASK         2U
  #define TMRC2_LOAD_LOAD2_MASK         4U
  #define TMRC2_LOAD_LOAD3_MASK         8U
  #define TMRC2_LOAD_LOAD4_MASK         16U
  #define TMRC2_LOAD_LOAD5_MASK         32U
  #define TMRC2_LOAD_LOAD6_MASK         64U
  #define TMRC2_LOAD_LOAD7_MASK         128U
  #define TMRC2_LOAD_LOAD8_MASK         256U
  #define TMRC2_LOAD_LOAD9_MASK         512U
  #define TMRC2_LOAD_LOAD10_MASK        1024U
  #define TMRC2_LOAD_LOAD11_MASK        2048U
  #define TMRC2_LOAD_LOAD12_MASK        4096U
  #define TMRC2_LOAD_LOAD13_MASK        8192U
  #define TMRC2_LOAD_LOAD14_MASK        16384U
  #define TMRC2_LOAD_LOAD15_MASK        32768U
  #define TMRC2_LOAD                    *((volatile word *)0x0000F0E3)


  /*** TMRC2_HOLD - Timer C Channel 2 Hold Register; 0x0000F0E4 ***/
  union {
    word Word;
  } TMRC2_HOLD_STR;
  
  #define TMRC2_HOLD_HOLD0_MASK         1U
  #define TMRC2_HOLD_HOLD1_MASK         2U
  #define TMRC2_HOLD_HOLD2_MASK         4U
  #define TMRC2_HOLD_HOLD3_MASK         8U
  #define TMRC2_HOLD_HOLD4_MASK         16U
  #define TMRC2_HOLD_HOLD5_MASK         32U
  #define TMRC2_HOLD_HOLD6_MASK         64U
  #define TMRC2_HOLD_HOLD7_MASK         128U
  #define TMRC2_HOLD_HOLD8_MASK         256U
  #define TMRC2_HOLD_HOLD9_MASK         512U
  #define TMRC2_HOLD_HOLD10_MASK        1024U
  #define TMRC2_HOLD_HOLD11_MASK        2048U
  #define TMRC2_HOLD_HOLD12_MASK        4096U
  #define TMRC2_HOLD_HOLD13_MASK        8192U
  #define TMRC2_HOLD_HOLD14_MASK        16384U
  #define TMRC2_HOLD_HOLD15_MASK        32768U
  #define TMRC2_HOLD                    *((volatile word *)0x0000F0E4)


  /*** TMRC2_CNTR - Timer C Channel 2 Counter Register; 0x0000F0E5 ***/
  union {
    word Word;
  } TMRC2_CNTR_STR;
  
  #define TMRC2_CNTR                    *((volatile word *)0x0000F0E5)


  /*** TMRC2_CTRL - Timer C Channel 2 Control Register; 0x0000F0E6 ***/
  union {
    word Word;
  } TMRC2_CTRL_STR;
  
  #define TMRC2_CTRL_OM0_MASK           1U
  #define TMRC2_CTRL_OM1_MASK           2U
  #define TMRC2_CTRL_OM2_MASK           4U
  #define TMRC2_CTRL_Co_INIT_MASK       8U
  #define TMRC2_CTRL_DIR_MASK           16U
  #define TMRC2_CTRL_LENGTH_MASK        32U
  #define TMRC2_CTRL_ONCE_MASK          64U
  #define TMRC2_CTRL_SCS0_MASK          128U
  #define TMRC2_CTRL_SCS1_MASK          256U
  #define TMRC2_CTRL_PCS0_MASK          512U
  #define TMRC2_CTRL_PCS1_MASK          1024U
  #define TMRC2_CTRL_PCS2_MASK          2048U
  #define TMRC2_CTRL_PCS3_MASK          4096U
  #define TMRC2_CTRL_CM0_MASK           8192U
  #define TMRC2_CTRL_CM1_MASK           16384U
  #define TMRC2_CTRL_CM2_MASK           32768U
  #define TMRC2_CTRL_OM_MASK            7U
  #define TMRC2_CTRL_OM_BITNUM          0U
  #define TMRC2_CTRL_SCS_MASK           384U
  #define TMRC2_CTRL_SCS_BITNUM         7U
  #define TMRC2_CTRL_PCS_MASK           7680U
  #define TMRC2_CTRL_PCS_BITNUM         9U
  #define TMRC2_CTRL_CM_MASK            57344U
  #define TMRC2_CTRL_CM_BITNUM          13U
  #define TMRC2_CTRL                    *((volatile word *)0x0000F0E6)


  /*** TMRC2_SCR - Timer C Channel 2 Status and Control Register; 0x0000F0E7 ***/
  union {
    word Word;
  } TMRC2_SCR_STR;
  
  #define TMRC2_SCR_OEN_MASK            1U
  #define TMRC2_SCR_OPS_MASK            2U
  #define TMRC2_SCR_FORCE_MASK          4U
  #define TMRC2_SCR_VAL_MASK            8U
  #define TMRC2_SCR_EEOF_MASK           16U
  #define TMRC2_SCR_MSTR_MASK           32U
  #define TMRC2_SCR_Capture_Mode0_MASK  64U
  #define TMRC2_SCR_Capture_Mode1_MASK  128U
  #define TMRC2_SCR_INPUT_MASK          256U
  #define TMRC2_SCR_IPS_MASK            512U
  #define TMRC2_SCR_IEFIE_MASK          1024U
  #define TMRC2_SCR_IEF_MASK            2048U
  #define TMRC2_SCR_TOFIE_MASK          4096U
  #define TMRC2_SCR_TOF_MASK            8192U
  #define TMRC2_SCR_TCFIE_MASK          16384U
  #define TMRC2_SCR_TCF_MASK            32768U
  #define TMRC2_SCR_Capture_Mode_MASK   192U
  #define TMRC2_SCR_Capture_Mode_BITNUM 6U
  #define TMRC2_SCR                     *((volatile word *)0x0000F0E7)


  /*** TMRC2_CMPLD1 - Timer C Channel 2 Comparator Load Register 1; 0x0000F0E8 ***/
  union {
    word Word;
  } TMRC2_CMPLD1_STR;
  
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRC2_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRC2_CMPLD1                  *((volatile word *)0x0000F0E8)


  /*** TMRC2_CMPLD2 - Timer C Channel 2 Comparator Load Register 2; 0x0000F0E9 ***/
  union {
    word Word;
  } TMRC2_CMPLD2_STR;
  
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRC2_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRC2_CMPLD2                  *((volatile word *)0x0000F0E9)


  /*** TMRC2_COMSCR - Timer C Channel 2 Comparator Status and Control Register; 0x0000F0EA ***/
  union {
    word Word;
  } TMRC2_COMSCR_STR;
  
  #define TMRC2_COMSCR_CL10_MASK        1U
  #define TMRC2_COMSCR_CL11_MASK        2U
  #define TMRC2_COMSCR_CL20_MASK        4U
  #define TMRC2_COMSCR_CL21_MASK        8U
  #define TMRC2_COMSCR_TCF1_MASK        16U
  #define TMRC2_COMSCR_TCF2_MASK        32U
  #define TMRC2_COMSCR_TCF1EN_MASK      64U
  #define TMRC2_COMSCR_TCF2EN_MASK      128U
  #define TMRC2_COMSCR_CL_10_MASK       3U
  #define TMRC2_COMSCR_CL_10_BITNUM     0U
  #define TMRC2_COMSCR_CL_20_MASK       12U
  #define TMRC2_COMSCR_CL_20_BITNUM     2U
  #define TMRC2_COMSCR_TCF_1_MASK       48U
  #define TMRC2_COMSCR_TCF_1_BITNUM     4U
  #define TMRC2_COMSCR                  *((volatile word *)0x0000F0EA)


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMRC2_PRPH;

/******************************************
*** Peripheral TMRC3
*******************************************/
typedef volatile struct {
  /*** TMRC3_CMP1 - Timer C Channel 3 Compare Register #1; 0x0000F0F0 ***/
  union {
    word Word;
  } TMRC3_CMP1_STR;
  
  #define TMRC3_CMP1_COMPARISON_10_MASK 1U
  #define TMRC3_CMP1_COMPARISON_11_MASK 2U
  #define TMRC3_CMP1_COMPARISON_12_MASK 4U
  #define TMRC3_CMP1_COMPARISON_13_MASK 8U
  #define TMRC3_CMP1_COMPARISON_14_MASK 16U
  #define TMRC3_CMP1_COMPARISON_15_MASK 32U
  #define TMRC3_CMP1_COMPARISON_16_MASK 64U
  #define TMRC3_CMP1_COMPARISON_17_MASK 128U
  #define TMRC3_CMP1_COMPARISON_18_MASK 256U
  #define TMRC3_CMP1_COMPARISON_19_MASK 512U
  #define TMRC3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC3_CMP1                    *((volatile word *)0x0000F0F0)


  /*** TMRC3_CMP2 - Timer C Channel 3 Compare Register #2; 0x0000F0F1 ***/
  union {
    word Word;
  } TMRC3_CMP2_STR;
  
  #define TMRC3_CMP2_COMPARISON_20_MASK 1U
  #define TMRC3_CMP2_COMPARISON_21_MASK 2U
  #define TMRC3_CMP2_COMPARISON_22_MASK 4U
  #define TMRC3_CMP2_COMPARISON_23_MASK 8U
  #define TMRC3_CMP2_COMPARISON_24_MASK 16U
  #define TMRC3_CMP2_COMPARISON_25_MASK 32U
  #define TMRC3_CMP2_COMPARISON_26_MASK 64U
  #define TMRC3_CMP2_COMPARISON_27_MASK 128U
  #define TMRC3_CMP2_COMPARISON_28_MASK 256U
  #define TMRC3_CMP2_COMPARISON_29_MASK 512U
  #define TMRC3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC3_CMP2                    *((volatile word *)0x0000F0F1)


  /*** TMRC3_CAP - Timer C Channel 3 Capture Register; 0x0000F0F2 ***/
  union {
    word Word;
  } TMRC3_CAP_STR;
  
  #define TMRC3_CAP                     *((volatile word *)0x0000F0F2)


  /*** TMRC3_LOAD - Timer C Channel 3 Load Register; 0x0000F0F3 ***/
  union {
    word Word;
  } TMRC3_LOAD_STR;
  
  #define TMRC3_LOAD_LOAD0_MASK         1U
  #define TMRC3_LOAD_LOAD1_MASK         2U
  #define TMRC3_LOAD_LOAD2_MASK         4U
  #define TMRC3_LOAD_LOAD3_MASK         8U
  #define TMRC3_LOAD_LOAD4_MASK         16U
  #define TMRC3_LOAD_LOAD5_MASK         32U
  #define TMRC3_LOAD_LOAD6_MASK         64U
  #define TMRC3_LOAD_LOAD7_MASK         128U
  #define TMRC3_LOAD_LOAD8_MASK         256U
  #define TMRC3_LOAD_LOAD9_MASK         512U
  #define TMRC3_LOAD_LOAD10_MASK        1024U
  #define TMRC3_LOAD_LOAD11_MASK        2048U
  #define TMRC3_LOAD_LOAD12_MASK        4096U
  #define TMRC3_LOAD_LOAD13_MASK        8192U
  #define TMRC3_LOAD_LOAD14_MASK        16384U
  #define TMRC3_LOAD_LOAD15_MASK        32768U
  #define TMRC3_LOAD                    *((volatile word *)0x0000F0F3)


  /*** TMRC3_HOLD - Timer C Channel 3 Hold Register; 0x0000F0F4 ***/
  union {
    word Word;
  } TMRC3_HOLD_STR;
  
  #define TMRC3_HOLD_HOLD0_MASK         1U
  #define TMRC3_HOLD_HOLD1_MASK         2U
  #define TMRC3_HOLD_HOLD2_MASK         4U
  #define TMRC3_HOLD_HOLD3_MASK         8U
  #define TMRC3_HOLD_HOLD4_MASK         16U
  #define TMRC3_HOLD_HOLD5_MASK         32U
  #define TMRC3_HOLD_HOLD6_MASK         64U
  #define TMRC3_HOLD_HOLD7_MASK         128U
  #define TMRC3_HOLD_HOLD8_MASK         256U
  #define TMRC3_HOLD_HOLD9_MASK         512U
  #define TMRC3_HOLD_HOLD10_MASK        1024U
  #define TMRC3_HOLD_HOLD11_MASK        2048U
  #define TMRC3_HOLD_HOLD12_MASK        4096U
  #define TMRC3_HOLD_HOLD13_MASK        8192U
  #define TMRC3_HOLD_HOLD14_MASK        16384U
  #define TMRC3_HOLD_HOLD15_MASK        32768U
  #define TMRC3_HOLD                    *((volatile word *)0x0000F0F4)


  /*** TMRC3_CNTR - Timer C Channel 3 Counter Register; 0x0000F0F5 ***/
  union {
    word Word;
  } TMRC3_CNTR_STR;
  
  #define TMRC3_CNTR                    *((volatile word *)0x0000F0F5)


  /*** TMRC3_CTRL - Timer C Channel 3 Control Register; 0x0000F0F6 ***/
  union {
    word Word;
  } TMRC3_CTRL_STR;
  
  #define TMRC3_CTRL_OM0_MASK           1U
  #define TMRC3_CTRL_OM1_MASK           2U
  #define TMRC3_CTRL_OM2_MASK           4U
  #define TMRC3_CTRL_Co_INIT_MASK       8U
  #define TMRC3_CTRL_DIR_MASK           16U
  #define TMRC3_CTRL_LENGTH_MASK        32U
  #define TMRC3_CTRL_ONCE_MASK          64U
  #define TMRC3_CTRL_SCS0_MASK          128U
  #define TMRC3_CTRL_SCS1_MASK          256U
  #define TMRC3_CTRL_PCS0_MASK          512U
  #define TMRC3_CTRL_PCS1_MASK          1024U
  #define TMRC3_CTRL_PCS2_MASK          2048U
  #define TMRC3_CTRL_PCS3_MASK          4096U
  #define TMRC3_CTRL_CM0_MASK           8192U
  #define TMRC3_CTRL_CM1_MASK           16384U
  #define TMRC3_CTRL_CM2_MASK           32768U
  #define TMRC3_CTRL_OM_MASK            7U
  #define TMRC3_CTRL_OM_BITNUM          0U
  #define TMRC3_CTRL_SCS_MASK           384U
  #define TMRC3_CTRL_SCS_BITNUM         7U
  #define TMRC3_CTRL_PCS_MASK           7680U
  #define TMRC3_CTRL_PCS_BITNUM         9U
  #define TMRC3_CTRL_CM_MASK            57344U
  #define TMRC3_CTRL_CM_BITNUM          13U
  #define TMRC3_CTRL                    *((volatile word *)0x0000F0F6)


  /*** TMRC3_SCR - Timer C Channel 3 Status and Control Register; 0x0000F0F7 ***/
  union {
    word Word;
  } TMRC3_SCR_STR;
  
  #define TMRC3_SCR_OEN_MASK            1U
  #define TMRC3_SCR_OPS_MASK            2U
  #define TMRC3_SCR_FORCE_MASK          4U
  #define TMRC3_SCR_VAL_MASK            8U
  #define TMRC3_SCR_EEOF_MASK           16U
  #define TMRC3_SCR_MSTR_MASK           32U
  #define TMRC3_SCR_Capture_Mode0_MASK  64U
  #define TMRC3_SCR_Capture_Mode1_MASK  128U
  #define TMRC3_SCR_INPUT_MASK          256U
  #define TMRC3_SCR_IPS_MASK            512U
  #define TMRC3_SCR_IEFIE_MASK          1024U
  #define TMRC3_SCR_IEF_MASK            2048U
  #define TMRC3_SCR_TOFIE_MASK          4096U
  #define TMRC3_SCR_TOF_MASK            8192U
  #define TMRC3_SCR_TCFIE_MASK          16384U
  #define TMRC3_SCR_TCF_MASK            32768U
  #define TMRC3_SCR_Capture_Mode_MASK   192U
  #define TMRC3_SCR_Capture_Mode_BITNUM 6U
  #define TMRC3_SCR                     *((volatile word *)0x0000F0F7)


  /*** TMRC3_CMPLD1 - Timer C Channel 3 Comparator Load Register 1; 0x0000F0F8 ***/
  union {
    word Word;
  } TMRC3_CMPLD1_STR;
  
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD__10_MASK 1023U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD__10_BITNUM 0U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_1_10_MASK 64512U
  #define TMRC3_CMPLD1_COMPARATOR_LOAD_1_10_BITNUM 10U
  #define TMRC3_CMPLD1                  *((volatile word *)0x0000F0F8)


  /*** TMRC3_CMPLD2 - Timer C Channel 3 Comparator Load Register 2; 0x0000F0F9 ***/
  union {
    word Word;
  } TMRC3_CMPLD2_STR;
  
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD__20_MASK 1023U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD__20_BITNUM 0U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_2_10_MASK 64512U
  #define TMRC3_CMPLD2_COMPARATOR_LOAD_2_10_BITNUM 10U
  #define TMRC3_CMPLD2                  *((volatile word *)0x0000F0F9)


  /*** TMRC3_COMSCR - Timer C Channel 3 Comparator Status and Control Register; 0x0000F0FA ***/
  union {
    word Word;
  } TMRC3_COMSCR_STR;
  
  #define TMRC3_COMSCR_CL10_MASK        1U
  #define TMRC3_COMSCR_CL11_MASK        2U
  #define TMRC3_COMSCR_CL20_MASK        4U
  #define TMRC3_COMSCR_CL21_MASK        8U
  #define TMRC3_COMSCR_TCF1_MASK        16U
  #define TMRC3_COMSCR_TCF2_MASK        32U
  #define TMRC3_COMSCR_TCF1EN_MASK      64U
  #define TMRC3_COMSCR_TCF2EN_MASK      128U
  #define TMRC3_COMSCR_CL_10_MASK       3U
  #define TMRC3_COMSCR_CL_10_BITNUM     0U
  #define TMRC3_COMSCR_CL_20_MASK       12U
  #define TMRC3_COMSCR_CL_20_BITNUM     2U
  #define TMRC3_COMSCR_TCF_1_MASK       48U
  #define TMRC3_COMSCR_TCF_1_BITNUM     4U
  #define TMRC3_COMSCR                  *((volatile word *)0x0000F0FA)


  word Reserved0[69];                  /* Reserved (unused) registers */

} TMRC3_PRPH;

/******************************************
*** Peripheral PWMA
*******************************************/
typedef volatile struct {
  /*** PWMA_PMCTL - PWMA control register; 0x0000F140 ***/
  union {
    word Word;
  } PWMA_PMCTL_STR;
  
  #define PWMA_PMCTL_PWMEN_MASK         1U
  #define PWMA_PMCTL_LDOK_MASK          2U
  #define PWMA_PMCTL_ISENS0_MASK        4U
  #define PWMA_PMCTL_ISENS1_MASK        8U
  #define PWMA_PMCTL_PWMF_MASK          16U
  #define PWMA_PMCTL_PWMRIE_MASK        32U
  #define PWMA_PMCTL_PRSC0_MASK         64U
  #define PWMA_PMCTL_PRSC1_MASK         128U
  #define PWMA_PMCTL_IPOL0_MASK         256U
  #define PWMA_PMCTL_IPOL1_MASK         512U
  #define PWMA_PMCTL_IPOL2_MASK         1024U
  #define PWMA_PMCTL_HALF_MASK          2048U
  #define PWMA_PMCTL_LDFQ0_MASK         4096U
  #define PWMA_PMCTL_LDFQ1_MASK         8192U
  #define PWMA_PMCTL_LDFQ2_MASK         16384U
  #define PWMA_PMCTL_LDFQ3_MASK         32768U
  #define PWMA_PMCTL_ISENS_MASK         12U
  #define PWMA_PMCTL_ISENS_BITNUM       2U
  #define PWMA_PMCTL_PRSC_MASK          192U
  #define PWMA_PMCTL_PRSC_BITNUM        6U
  #define PWMA_PMCTL_IPOL_MASK          1792U
  #define PWMA_PMCTL_IPOL_BITNUM        8U
  #define PWMA_PMCTL_LDFQ_MASK          61440U
  #define PWMA_PMCTL_LDFQ_BITNUM        12U
  #define PWMA_PMCTL                    *((volatile word *)0x0000F140)


  /*** PWMA_PMFCTL - PWMA fault control register; 0x0000F141 ***/
  union {
    word Word;
  } PWMA_PMFCTL_STR;
  
  #define PWMA_PMFCTL_FMODE0_MASK       1U
  #define PWMA_PMFCTL_FIE0_MASK         2U
  #define PWMA_PMFCTL_FMODE1_MASK       4U
  #define PWMA_PMFCTL_FIE1_MASK         8U
  #define PWMA_PMFCTL_FMODE2_MASK       16U
  #define PWMA_PMFCTL_FIE2_MASK         32U
  #define PWMA_PMFCTL_FMODE3_MASK       64U
  #define PWMA_PMFCTL_FIE3_MASK         128U
  #define PWMA_PMFCTL                   *((volatile word *)0x0000F141)


  /*** PWMA_PMFSA - PWMA fault status acknowledge; 0x0000F142 ***/
  union {
    word Word;
  } PWMA_PMFSA_STR;
  
  #define PWMA_PMFSA_DT0_FTACK0_MASK    1U
  #define PWMA_PMFSA_DT1_MASK           2U
  #define PWMA_PMFSA_DT2_FTACK1_MASK    4U
  #define PWMA_PMFSA_DT3_MASK           8U
  #define PWMA_PMFSA_DT4_FTACK2_MASK    16U
  #define PWMA_PMFSA_DT5_MASK           32U
  #define PWMA_PMFSA_FTACK3_MASK        64U
  #define PWMA_PMFSA_FFLAG0_MASK        256U
  #define PWMA_PMFSA_FPIN0_MASK         512U
  #define PWMA_PMFSA_FFLAG1_MASK        1024U
  #define PWMA_PMFSA_FPIN1_MASK         2048U
  #define PWMA_PMFSA_FFLAG2_MASK        4096U
  #define PWMA_PMFSA_FPIN2_MASK         8192U
  #define PWMA_PMFSA_FFLAG3_MASK        16384U
  #define PWMA_PMFSA_FPIN3_MASK         32768U
  #define PWMA_PMFSA                    *((volatile word *)0x0000F142)


  /*** PWMA_PMOUT - PWMA output control register; 0x0000F143 ***/
  union {
    word Word;
  } PWMA_PMOUT_STR;
  
  #define PWMA_PMOUT_OUT0_MASK          1U
  #define PWMA_PMOUT_OUT1_MASK          2U
  #define PWMA_PMOUT_OUT2_MASK          4U
  #define PWMA_PMOUT_OUT3_MASK          8U
  #define PWMA_PMOUT_OUT4_MASK          16U
  #define PWMA_PMOUT_OUT5_MASK          32U
  #define PWMA_PMOUT_OUTCTL0_MASK       256U
  #define PWMA_PMOUT_OUTCTL1_MASK       512U
  #define PWMA_PMOUT_OUTCTL2_MASK       1024U
  #define PWMA_PMOUT_OUTCTL3_MASK       2048U
  #define PWMA_PMOUT_OUTCTL4_MASK       4096U
  #define PWMA_PMOUT_OUTCTL5_MASK       8192U
  #define PWMA_PMOUT_PAD_EN_MASK        32768U
  #define PWMA_PMOUT_OUT_MASK           63U
  #define PWMA_PMOUT_OUT_BITNUM         0U
  #define PWMA_PMOUT_OUTCTL_MASK        16128U
  #define PWMA_PMOUT_OUTCTL_BITNUM      8U
  #define PWMA_PMOUT                    *((volatile word *)0x0000F143)


  /*** PWMA_PMCNT - PWMA counter register; 0x0000F144 ***/
  union {
    word Word;
  } PWMA_PMCNT_STR;
  
  #define PWMA_PMCNT_CNT0_MASK          1U
  #define PWMA_PMCNT_CNT1_MASK          2U
  #define PWMA_PMCNT_CNT2_MASK          4U
  #define PWMA_PMCNT_CNT3_MASK          8U
  #define PWMA_PMCNT_CNT4_MASK          16U
  #define PWMA_PMCNT_CNT5_MASK          32U
  #define PWMA_PMCNT_CNT6_MASK          64U
  #define PWMA_PMCNT_CNT7_MASK          128U
  #define PWMA_PMCNT_CNT8_MASK          256U
  #define PWMA_PMCNT_CNT9_MASK          512U
  #define PWMA_PMCNT_CNT10_MASK         1024U
  #define PWMA_PMCNT_CNT11_MASK         2048U
  #define PWMA_PMCNT_CNT12_MASK         4096U
  #define PWMA_PMCNT_CNT13_MASK         8192U
  #define PWMA_PMCNT_CNT14_MASK         16384U
  #define PWMA_PMCNT_CNT_MASK           32767U
  #define PWMA_PMCNT_CNT_BITNUM         0U
  #define PWMA_PMCNT                    *((volatile word *)0x0000F144)


  /*** PWMA_PWMCM - PWMA counter modulo register; 0x0000F145 ***/
  union {
    word Word;
  } PWMA_PWMCM_STR;
  
  #define PWMA_PWMCM_CM0_MASK           1U
  #define PWMA_PWMCM_CM1_MASK           2U
  #define PWMA_PWMCM_CM2_MASK           4U
  #define PWMA_PWMCM_CM3_MASK           8U
  #define PWMA_PWMCM_CM4_MASK           16U
  #define PWMA_PWMCM_CM5_MASK           32U
  #define PWMA_PWMCM_CM6_MASK           64U
  #define PWMA_PWMCM_CM7_MASK           128U
  #define PWMA_PWMCM_CM8_MASK           256U
  #define PWMA_PWMCM_CM9_MASK           512U
  #define PWMA_PWMCM_CM10_MASK          1024U
  #define PWMA_PWMCM_CM11_MASK          2048U
  #define PWMA_PWMCM_CM12_MASK          4096U
  #define PWMA_PWMCM_CM13_MASK          8192U
  #define PWMA_PWMCM_CM14_MASK          16384U
  #define PWMA_PWMCM_CM_MASK            32767U
  #define PWMA_PWMCM_CM_BITNUM          0U
  #define PWMA_PWMCM                    *((volatile word *)0x0000F145)


  /*** PWMA_PWMVAL0 - PWMA value register 0; 0x0000F146 ***/
  union {
    word Word;
  } PWMA_PWMVAL0_STR;
  
  #define PWMA_PWMVAL0_VAL0_MASK        1U
  #define PWMA_PWMVAL0_VAL1_MASK        2U
  #define PWMA_PWMVAL0_VAL2_MASK        4U
  #define PWMA_PWMVAL0_VAL3_MASK        8U
  #define PWMA_PWMVAL0_VAL4_MASK        16U
  #define PWMA_PWMVAL0_VAL5_MASK        32U
  #define PWMA_PWMVAL0_VAL6_MASK        64U
  #define PWMA_PWMVAL0_VAL7_MASK        128U
  #define PWMA_PWMVAL0_VAL8_MASK        256U
  #define PWMA_PWMVAL0_VAL9_MASK        512U
  #define PWMA_PWMVAL0_VAL10_MASK       1024U
  #define PWMA_PWMVAL0_VAL11_MASK       2048U
  #define PWMA_PWMVAL0_VAL12_MASK       4096U
  #define PWMA_PWMVAL0_VAL13_MASK       8192U
  #define PWMA_PWMVAL0_VAL14_MASK       16384U
  #define PWMA_PWMVAL0_VAL15_MASK       32768U
  #define PWMA_PWMVAL0                  *((volatile word *)0x0000F146)


  /*** PWMA_PWMVAL1 - PWMA value register 1; 0x0000F147 ***/
  union {
    word Word;
  } PWMA_PWMVAL1_STR;
  
  #define PWMA_PWMVAL1_VAL0_MASK        1U
  #define PWMA_PWMVAL1_VAL1_MASK        2U
  #define PWMA_PWMVAL1_VAL2_MASK        4U
  #define PWMA_PWMVAL1_VAL3_MASK        8U
  #define PWMA_PWMVAL1_VAL4_MASK        16U
  #define PWMA_PWMVAL1_VAL5_MASK        32U
  #define PWMA_PWMVAL1_VAL6_MASK        64U
  #define PWMA_PWMVAL1_VAL7_MASK        128U
  #define PWMA_PWMVAL1_VAL8_MASK        256U
  #define PWMA_PWMVAL1_VAL9_MASK        512U
  #define PWMA_PWMVAL1_VAL10_MASK       1024U
  #define PWMA_PWMVAL1_VAL11_MASK       2048U
  #define PWMA_PWMVAL1_VAL12_MASK       4096U
  #define PWMA_PWMVAL1_VAL13_MASK       8192U
  #define PWMA_PWMVAL1_VAL14_MASK       16384U
  #define PWMA_PWMVAL1_VAL15_MASK       32768U
  #define PWMA_PWMVAL1                  *((volatile word *)0x0000F147)


  /*** PWMA_PWMVAL2 - PWMA value register 2; 0x0000F148 ***/
  union {
    word Word;
  } PWMA_PWMVAL2_STR;
  
  #define PWMA_PWMVAL2_VAL0_MASK        1U
  #define PWMA_PWMVAL2_VAL1_MASK        2U
  #define PWMA_PWMVAL2_VAL2_MASK        4U
  #define PWMA_PWMVAL2_VAL3_MASK        8U
  #define PWMA_PWMVAL2_VAL4_MASK        16U
  #define PWMA_PWMVAL2_VAL5_MASK        32U
  #define PWMA_PWMVAL2_VAL6_MASK        64U
  #define PWMA_PWMVAL2_VAL7_MASK        128U
  #define PWMA_PWMVAL2_VAL8_MASK        256U
  #define PWMA_PWMVAL2_VAL9_MASK        512U
  #define PWMA_PWMVAL2_VAL10_MASK       1024U
  #define PWMA_PWMVAL2_VAL11_MASK       2048U
  #define PWMA_PWMVAL2_VAL12_MASK       4096U
  #define PWMA_PWMVAL2_VAL13_MASK       8192U
  #define PWMA_PWMVAL2_VAL14_MASK       16384U
  #define PWMA_PWMVAL2_VAL15_MASK       32768U
  #define PWMA_PWMVAL2                  *((volatile word *)0x0000F148)


  /*** PWMA_PWMVAL3 - PWMA value register 3; 0x0000F149 ***/
  union {
    word Word;
  } PWMA_PWMVAL3_STR;
  
  #define PWMA_PWMVAL3_VAL0_MASK        1U
  #define PWMA_PWMVAL3_VAL1_MASK        2U
  #define PWMA_PWMVAL3_VAL2_MASK        4U
  #define PWMA_PWMVAL3_VAL3_MASK        8U
  #define PWMA_PWMVAL3_VAL4_MASK        16U
  #define PWMA_PWMVAL3_VAL5_MASK        32U
  #define PWMA_PWMVAL3_VAL6_MASK        64U
  #define PWMA_PWMVAL3_VAL7_MASK        128U
  #define PWMA_PWMVAL3_VAL8_MASK        256U
  #define PWMA_PWMVAL3_VAL9_MASK        512U
  #define PWMA_PWMVAL3_VAL10_MASK       1024U
  #define PWMA_PWMVAL3_VAL11_MASK       2048U
  #define PWMA_PWMVAL3_VAL12_MASK       4096U
  #define PWMA_PWMVAL3_VAL13_MASK       8192U
  #define PWMA_PWMVAL3_VAL14_MASK       16384U
  #define PWMA_PWMVAL3_VAL15_MASK       32768U
  #define PWMA_PWMVAL3                  *((volatile word *)0x0000F149)


  /*** PWMA_PWMVAL4 - PWMA value register 4; 0x0000F14A ***/
  union {
    word Word;
  } PWMA_PWMVAL4_STR;
  
  #define PWMA_PWMVAL4_VAL0_MASK        1U
  #define PWMA_PWMVAL4_VAL1_MASK        2U
  #define PWMA_PWMVAL4_VAL2_MASK        4U
  #define PWMA_PWMVAL4_VAL3_MASK        8U
  #define PWMA_PWMVAL4_VAL4_MASK        16U
  #define PWMA_PWMVAL4_VAL5_MASK        32U
  #define PWMA_PWMVAL4_VAL6_MASK        64U
  #define PWMA_PWMVAL4_VAL7_MASK        128U
  #define PWMA_PWMVAL4_VAL8_MASK        256U
  #define PWMA_PWMVAL4_VAL9_MASK        512U
  #define PWMA_PWMVAL4_VAL10_MASK       1024U
  #define PWMA_PWMVAL4_VAL11_MASK       2048U
  #define PWMA_PWMVAL4_VAL12_MASK       4096U
  #define PWMA_PWMVAL4_VAL13_MASK       8192U
  #define PWMA_PWMVAL4_VAL14_MASK       16384U
  #define PWMA_PWMVAL4_VAL15_MASK       32768U
  #define PWMA_PWMVAL4                  *((volatile word *)0x0000F14A)


  /*** PWMA_PWMVAL5 - PWMA value register 5; 0x0000F14B ***/
  union {
    word Word;
  } PWMA_PWMVAL5_STR;
  
  #define PWMA_PWMVAL5_VAL0_MASK        1U
  #define PWMA_PWMVAL5_VAL1_MASK        2U
  #define PWMA_PWMVAL5_VAL2_MASK        4U
  #define PWMA_PWMVAL5_VAL3_MASK        8U
  #define PWMA_PWMVAL5_VAL4_MASK        16U
  #define PWMA_PWMVAL5_VAL5_MASK        32U
  #define PWMA_PWMVAL5_VAL6_MASK        64U
  #define PWMA_PWMVAL5_VAL7_MASK        128U
  #define PWMA_PWMVAL5_VAL8_MASK        256U
  #define PWMA_PWMVAL5_VAL9_MASK        512U
  #define PWMA_PWMVAL5_VAL10_MASK       1024U
  #define PWMA_PWMVAL5_VAL11_MASK       2048U
  #define PWMA_PWMVAL5_VAL12_MASK       4096U
  #define PWMA_PWMVAL5_VAL13_MASK       8192U
  #define PWMA_PWMVAL5_VAL14_MASK       16384U
  #define PWMA_PWMVAL5_VAL15_MASK       32768U
  #define PWMA_PWMVAL5                  *((volatile word *)0x0000F14B)


  /*** PWMA_PMDEADTM - PWMA deadtime register; 0x0000F14C ***/
  union {
    word Word;
  } PWMA_PMDEADTM_STR;
  
  #define PWMA_PMDEADTM_PWMDT0_MASK     1U
  #define PWMA_PMDEADTM_PWMDT1_MASK     2U
  #define PWMA_PMDEADTM_PWMDT2_MASK     4U
  #define PWMA_PMDEADTM_PWMDT3_MASK     8U
  #define PWMA_PMDEADTM_PWMDT4_MASK     16U
  #define PWMA_PMDEADTM_PWMDT5_MASK     32U
  #define PWMA_PMDEADTM_PWMDT6_MASK     64U
  #define PWMA_PMDEADTM_PWMDT7_MASK     128U
  #define PWMA_PMDEADTM_PWMDT8_MASK     256U
  #define PWMA_PMDEADTM_PWMDT9_MASK     512U
  #define PWMA_PMDEADTM_PWMDT10_MASK    1024U
  #define PWMA_PMDEADTM_PWMDT11_MASK    2048U
  #define PWMA_PMDEADTM_PWMDT_MASK      4095U
  #define PWMA_PMDEADTM_PWMDT_BITNUM    0U
  #define PWMA_PMDEADTM                 *((volatile word *)0x0000F14C)


  /*** PWMA_PMDISMAP1 - PWMA disable mapping register one; 0x0000F14D ***/
  union {
    word Word;
  } PWMA_PMDISMAP1_STR;
  
  #define PWMA_PMDISMAP1_DISMAP0_MASK   1U
  #define PWMA_PMDISMAP1_DISMAP1_MASK   2U
  #define PWMA_PMDISMAP1_DISMAP2_MASK   4U
  #define PWMA_PMDISMAP1_DISMAP3_MASK   8U
  #define PWMA_PMDISMAP1_DISMAP4_MASK   16U
  #define PWMA_PMDISMAP1_DISMAP5_MASK   32U
  #define PWMA_PMDISMAP1_DISMAP6_MASK   64U
  #define PWMA_PMDISMAP1_DISMAP7_MASK   128U
  #define PWMA_PMDISMAP1_DISMAP8_MASK   256U
  #define PWMA_PMDISMAP1_DISMAP9_MASK   512U
  #define PWMA_PMDISMAP1_DISMAP10_MASK  1024U
  #define PWMA_PMDISMAP1_DISMAP11_MASK  2048U
  #define PWMA_PMDISMAP1_DISMAP12_MASK  4096U
  #define PWMA_PMDISMAP1_DISMAP13_MASK  8192U
  #define PWMA_PMDISMAP1_DISMAP14_MASK  16384U
  #define PWMA_PMDISMAP1_DISMAP15_MASK  32768U
  #define PWMA_PMDISMAP1                *((volatile word *)0x0000F14D)


  /*** PWMA_PMDISMAP2 - PWMA disable mapping register two; 0x0000F14E ***/
  union {
    word Word;
  } PWMA_PMDISMAP2_STR;
  
  #define PWMA_PMDISMAP2_DISMAP0_MASK   1U
  #define PWMA_PMDISMAP2_DISMAP1_MASK   2U
  #define PWMA_PMDISMAP2_DISMAP2_MASK   4U
  #define PWMA_PMDISMAP2_DISMAP3_MASK   8U
  #define PWMA_PMDISMAP2_DISMAP4_MASK   16U
  #define PWMA_PMDISMAP2_DISMAP5_MASK   32U
  #define PWMA_PMDISMAP2_DISMAP6_MASK   64U
  #define PWMA_PMDISMAP2_DISMAP7_MASK   128U
  #define PWMA_PMDISMAP2_DISMAP_MASK    255U
  #define PWMA_PMDISMAP2_DISMAP_BITNUM  0U
  #define PWMA_PMDISMAP2                *((volatile word *)0x0000F14E)


  /*** PWMA_PMCFG - PWMA config register; 0x0000F14F ***/
  union {
    word Word;
  } PWMA_PMCFG_STR;
  
  #define PWMA_PMCFG_WP_MASK            1U
  #define PWMA_PMCFG_INDEP01_MASK       2U
  #define PWMA_PMCFG_INDEP23_MASK       4U
  #define PWMA_PMCFG_INDEP45_MASK       8U
  #define PWMA_PMCFG_BOTNEG01_MASK      16U
  #define PWMA_PMCFG_BOTNEG23_MASK      32U
  #define PWMA_PMCFG_BOTNEG45_MASK      64U
  #define PWMA_PMCFG_TOPNEG01_MASK      256U
  #define PWMA_PMCFG_TOPNEG23_MASK      512U
  #define PWMA_PMCFG_TOPNEG45_MASK      1024U
  #define PWMA_PMCFG_EDG_MASK           4096U
  #define PWMA_PMCFG_WAIT_EN_MASK       8192U
  #define PWMA_PMCFG_DBG_EN_MASK        16384U
  #define PWMA_PMCFG                    *((volatile word *)0x0000F14F)


  /*** PWMA_PMCCR - PWMA channel control register; 0x0000F150 ***/
  union {
    word Word;
  } PWMA_PMCCR_STR;
  
  #define PWMA_PMCCR_SWP01_MASK         1U
  #define PWMA_PMCCR_SWP23_MASK         2U
  #define PWMA_PMCCR_SWP45_MASK         4U
  #define PWMA_PMCCR_VLMODE0_MASK       16U
  #define PWMA_PMCCR_VLMODE1_MASK       32U
  #define PWMA_PMCCR_MSK0_MASK          256U
  #define PWMA_PMCCR_MSK1_MASK          512U
  #define PWMA_PMCCR_MSK2_MASK          1024U
  #define PWMA_PMCCR_MSK3_MASK          2048U
  #define PWMA_PMCCR_MSK4_MASK          4096U
  #define PWMA_PMCCR_MSK5_MASK          8192U
  #define PWMA_PMCCR_nBX_MASK           16384U
  #define PWMA_PMCCR_ENHA_MASK          32768U
  #define PWMA_PMCCR_VLMODE_MASK        48U
  #define PWMA_PMCCR_VLMODE_BITNUM      4U
  #define PWMA_PMCCR_MSK_MASK           16128U
  #define PWMA_PMCCR_MSK_BITNUM         8U
  #define PWMA_PMCCR                    *((volatile word *)0x0000F150)


  /*** PWMA_PMPORT - PWMA port register; 0x0000F151 ***/
  union {
    word Word;
  } PWMA_PMPORT_STR;
  
  #define PWMA_PMPORT_PORT0_MASK        1U
  #define PWMA_PMPORT_PORT1_MASK        2U
  #define PWMA_PMPORT_PORT2_MASK        4U
  #define PWMA_PMPORT_PORT3_MASK        8U
  #define PWMA_PMPORT_PORT4_MASK        16U
  #define PWMA_PMPORT_PORT5_MASK        32U
  #define PWMA_PMPORT_PORT6_MASK        64U
  #define PWMA_PMPORT_PORT_MASK         127U
  #define PWMA_PMPORT_PORT_BITNUM       0U
  #define PWMA_PMPORT                   *((volatile word *)0x0000F151)


  /*** PWMA_PMICCR - PWMA Internal Correction Control Register; 0x0000F152 ***/
  union {
    word Word;
  } PWMA_PMICCR_STR;
  
  #define PWMA_PMICCR_ICC0_MASK         1U
  #define PWMA_PMICCR_ICC1_MASK         2U
  #define PWMA_PMICCR_ICC2_MASK         4U
  #define PWMA_PMICCR_ICC_MASK          7U
  #define PWMA_PMICCR_ICC_BITNUM        0U
  #define PWMA_PMICCR                   *((volatile word *)0x0000F152)


  word Reserved0[45];                  /* Reserved (unused) registers */

} PWMA_PRPH;

/******************************************
*** Peripheral DEC0
*******************************************/
typedef volatile struct {
  /*** DEC0_DECCR - DEC0 Decoder control register; 0x0000F180 ***/
  union {
    word Word;
  } DEC0_DECCR_STR;
  
  #define DEC0_DECCR_MODE0_MASK         1U
  #define DEC0_DECCR_MODE1_MASK         2U
  #define DEC0_DECCR_WDE_MASK           4U
  #define DEC0_DECCR_DIE_MASK           8U
  #define DEC0_DECCR_DIRQ_MASK          16U
  #define DEC0_DECCR_XNE_MASK           32U
  #define DEC0_DECCR_XIP_MASK           64U
  #define DEC0_DECCR_XIE_MASK           128U
  #define DEC0_DECCR_XIRQ_MASK          256U
  #define DEC0_DECCR_PH1_MASK           512U
  #define DEC0_DECCR_REV_MASK           1024U
  #define DEC0_DECCR_SWIP_MASK          2048U
  #define DEC0_DECCR_HNE_MASK           4096U
  #define DEC0_DECCR_HIP_MASK           8192U
  #define DEC0_DECCR_HIE_MASK           16384U
  #define DEC0_DECCR_HIRQ_MASK          32768U
  #define DEC0_DECCR_MODE_MASK          3U
  #define DEC0_DECCR_MODE_BITNUM        0U
  #define DEC0_DECCR                    *((volatile word *)0x0000F180)


  /*** DEC0_FIR - DEC0 Filter interval register; 0x0000F181 ***/
  union {
    word Word;
  } DEC0_FIR_STR;
  
  #define DEC0_FIR_DELAY0_MASK          1U
  #define DEC0_FIR_DELAY1_MASK          2U
  #define DEC0_FIR_DELAY2_MASK          4U
  #define DEC0_FIR_DELAY3_MASK          8U
  #define DEC0_FIR_DELAY4_MASK          16U
  #define DEC0_FIR_DELAY5_MASK          32U
  #define DEC0_FIR_DELAY6_MASK          64U
  #define DEC0_FIR_DELAY7_MASK          128U
  #define DEC0_FIR_DELAY_MASK           255U
  #define DEC0_FIR_DELAY_BITNUM         0U
  #define DEC0_FIR                      *((volatile word *)0x0000F181)


  /*** DEC0_WTR - DEC0 Watchdog time-out register; 0x0000F182 ***/
  union {
    word Word;
  } DEC0_WTR_STR;
  
  #define DEC0_WTR_CNT0_MASK            1U
  #define DEC0_WTR_CNT1_MASK            2U
  #define DEC0_WTR_CNT2_MASK            4U
  #define DEC0_WTR_CNT3_MASK            8U
  #define DEC0_WTR_CNT4_MASK            16U
  #define DEC0_WTR_CNT5_MASK            32U
  #define DEC0_WTR_CNT6_MASK            64U
  #define DEC0_WTR_CNT7_MASK            128U
  #define DEC0_WTR_CNT8_MASK            256U
  #define DEC0_WTR_CNT9_MASK            512U
  #define DEC0_WTR_CNT10_MASK           1024U
  #define DEC0_WTR_CNT11_MASK           2048U
  #define DEC0_WTR_CNT12_MASK           4096U
  #define DEC0_WTR_CNT13_MASK           8192U
  #define DEC0_WTR_CNT14_MASK           16384U
  #define DEC0_WTR_CNT15_MASK           32768U
  #define DEC0_WTR                      *((volatile word *)0x0000F182)


  /*** DEC0_POSD - DEC0 Position difference counter register; 0x0000F183 ***/
  union {
    word Word;
  } DEC0_POSD_STR;
  
  #define DEC0_POSD_POSD0_MASK          1U
  #define DEC0_POSD_POSD1_MASK          2U
  #define DEC0_POSD_POSD2_MASK          4U
  #define DEC0_POSD_POSD3_MASK          8U
  #define DEC0_POSD_POSD4_MASK          16U
  #define DEC0_POSD_POSD5_MASK          32U
  #define DEC0_POSD_POSD6_MASK          64U
  #define DEC0_POSD_POSD7_MASK          128U
  #define DEC0_POSD_POSD8_MASK          256U
  #define DEC0_POSD_POSD9_MASK          512U
  #define DEC0_POSD_POSD10_MASK         1024U
  #define DEC0_POSD_POSD11_MASK         2048U
  #define DEC0_POSD_POSD12_MASK         4096U
  #define DEC0_POSD_POSD13_MASK         8192U
  #define DEC0_POSD_POSD14_MASK         16384U
  #define DEC0_POSD_POSD15_MASK         32768U
  #define DEC0_POSD                     *((volatile word *)0x0000F183)


  /*** DEC0_POSDH - DEC0 Position difference hold register; 0x0000F184 ***/
  union {
    word Word;
  } DEC0_POSDH_STR;
  
  #define DEC0_POSDH_POSDH0_MASK        1U
  #define DEC0_POSDH_POSDH1_MASK        2U
  #define DEC0_POSDH_POSDH2_MASK        4U
  #define DEC0_POSDH_POSDH3_MASK        8U
  #define DEC0_POSDH_POSDH4_MASK        16U
  #define DEC0_POSDH_POSDH5_MASK        32U
  #define DEC0_POSDH_POSDH6_MASK        64U
  #define DEC0_POSDH_POSDH7_MASK        128U
  #define DEC0_POSDH_POSDH8_MASK        256U
  #define DEC0_POSDH_POSDH9_MASK        512U
  #define DEC0_POSDH_POSDH10_MASK       1024U
  #define DEC0_POSDH_POSDH11_MASK       2048U
  #define DEC0_POSDH_POSDH12_MASK       4096U
  #define DEC0_POSDH_POSDH13_MASK       8192U
  #define DEC0_POSDH_POSDH14_MASK       16384U
  #define DEC0_POSDH_POSDH15_MASK       32768U
  #define DEC0_POSDH                    *((volatile word *)0x0000F184)


  /*** DEC0_REV - DEC0 Revolution counter register; 0x0000F185 ***/
  union {
    word Word;
  } DEC0_REV_STR;
  
  #define DEC0_REV_REV0_MASK            1U
  #define DEC0_REV_REV1_MASK            2U
  #define DEC0_REV_REV2_MASK            4U
  #define DEC0_REV_REV3_MASK            8U
  #define DEC0_REV_REV4_MASK            16U
  #define DEC0_REV_REV5_MASK            32U
  #define DEC0_REV_REV6_MASK            64U
  #define DEC0_REV_REV7_MASK            128U
  #define DEC0_REV_REV8_MASK            256U
  #define DEC0_REV_REV9_MASK            512U
  #define DEC0_REV_REV10_MASK           1024U
  #define DEC0_REV_REV11_MASK           2048U
  #define DEC0_REV_REV12_MASK           4096U
  #define DEC0_REV_REV13_MASK           8192U
  #define DEC0_REV_REV14_MASK           16384U
  #define DEC0_REV_REV15_MASK           32768U
  #define DEC0_REV                      *((volatile word *)0x0000F185)


  /*** DEC0_REVH - DEC0 Revolution hold register; 0x0000F186 ***/
  union {
    word Word;
  } DEC0_REVH_STR;
  
  #define DEC0_REVH_REVH0_MASK          1U
  #define DEC0_REVH_REVH1_MASK          2U
  #define DEC0_REVH_REVH2_MASK          4U
  #define DEC0_REVH_REVH3_MASK          8U
  #define DEC0_REVH_REVH4_MASK          16U
  #define DEC0_REVH_REVH5_MASK          32U
  #define DEC0_REVH_REVH6_MASK          64U
  #define DEC0_REVH_REVH7_MASK          128U
  #define DEC0_REVH_REVH8_MASK          256U
  #define DEC0_REVH_REVH9_MASK          512U
  #define DEC0_REVH_REVH10_MASK         1024U
  #define DEC0_REVH_REVH11_MASK         2048U
  #define DEC0_REVH_REVH12_MASK         4096U
  #define DEC0_REVH_REVH13_MASK         8192U
  #define DEC0_REVH_REVH14_MASK         16384U
  #define DEC0_REVH_REVH15_MASK         32768U
  #define DEC0_REVH                     *((volatile word *)0x0000F186)


  /*** DEC0_UPOS - DEC0 Upper position counter register; 0x0000F187 ***/
  union {
    word Word;
  } DEC0_UPOS_STR;
  
  #define DEC0_UPOS_POS0_MASK           1U
  #define DEC0_UPOS_POS1_MASK           2U
  #define DEC0_UPOS_POS2_MASK           4U
  #define DEC0_UPOS_POS3_MASK           8U
  #define DEC0_UPOS_POS4_MASK           16U
  #define DEC0_UPOS_POS5_MASK           32U
  #define DEC0_UPOS_POS6_MASK           64U
  #define DEC0_UPOS_POS7_MASK           128U
  #define DEC0_UPOS_POS8_MASK           256U
  #define DEC0_UPOS_POS9_MASK           512U
  #define DEC0_UPOS_POS10_MASK          1024U
  #define DEC0_UPOS_POS11_MASK          2048U
  #define DEC0_UPOS_POS12_MASK          4096U
  #define DEC0_UPOS_POS13_MASK          8192U
  #define DEC0_UPOS_POS14_MASK          16384U
  #define DEC0_UPOS_POS15_MASK          32768U
  #define DEC0_UPOS                     *((volatile word *)0x0000F187)


  /*** DEC0_LPOS - DEC0 Lower position counter register; 0x0000F188 ***/
  union {
    word Word;
  } DEC0_LPOS_STR;
  
  #define DEC0_LPOS_POS0_MASK           1U
  #define DEC0_LPOS_POS1_MASK           2U
  #define DEC0_LPOS_POS2_MASK           4U
  #define DEC0_LPOS_POS3_MASK           8U
  #define DEC0_LPOS_POS4_MASK           16U
  #define DEC0_LPOS_POS5_MASK           32U
  #define DEC0_LPOS_POS6_MASK           64U
  #define DEC0_LPOS_POS7_MASK           128U
  #define DEC0_LPOS_POS8_MASK           256U
  #define DEC0_LPOS_POS9_MASK           512U
  #define DEC0_LPOS_POS10_MASK          1024U
  #define DEC0_LPOS_POS11_MASK          2048U
  #define DEC0_LPOS_POS12_MASK          4096U
  #define DEC0_LPOS_POS13_MASK          8192U
  #define DEC0_LPOS_POS14_MASK          16384U
  #define DEC0_LPOS_POS15_MASK          32768U
  #define DEC0_LPOS                     *((volatile word *)0x0000F188)


  /*** DEC0_UPOSH - DEC0 Upper position hold register; 0x0000F189 ***/
  union {
    word Word;
  } DEC0_UPOSH_STR;
  
  #define DEC0_UPOSH_POSH0_MASK         1U
  #define DEC0_UPOSH_POSH1_MASK         2U
  #define DEC0_UPOSH_POSH2_MASK         4U
  #define DEC0_UPOSH_POSH3_MASK         8U
  #define DEC0_UPOSH_POSH4_MASK         16U
  #define DEC0_UPOSH_POSH5_MASK         32U
  #define DEC0_UPOSH_POSH6_MASK         64U
  #define DEC0_UPOSH_POSH7_MASK         128U
  #define DEC0_UPOSH_POSH8_MASK         256U
  #define DEC0_UPOSH_POSH9_MASK         512U
  #define DEC0_UPOSH_POSH10_MASK        1024U
  #define DEC0_UPOSH_POSH11_MASK        2048U
  #define DEC0_UPOSH_POSH12_MASK        4096U
  #define DEC0_UPOSH_POSH13_MASK        8192U
  #define DEC0_UPOSH_POSH14_MASK        16384U
  #define DEC0_UPOSH_POSH15_MASK        32768U
  #define DEC0_UPOSH                    *((volatile word *)0x0000F189)


  /*** DEC0_LPOSH - DEC0 Lower position hold register; 0x0000F18A ***/
  union {
    word Word;
  } DEC0_LPOSH_STR;
  
  #define DEC0_LPOSH_POSH0_MASK         1U
  #define DEC0_LPOSH_POSH1_MASK         2U
  #define DEC0_LPOSH_POSH2_MASK         4U
  #define DEC0_LPOSH_POSH3_MASK         8U
  #define DEC0_LPOSH_POSH4_MASK         16U
  #define DEC0_LPOSH_POSH5_MASK         32U
  #define DEC0_LPOSH_POSH6_MASK         64U
  #define DEC0_LPOSH_POSH7_MASK         128U
  #define DEC0_LPOSH_POSH8_MASK         256U
  #define DEC0_LPOSH_POSH9_MASK         512U
  #define DEC0_LPOSH_POSH10_MASK        1024U
  #define DEC0_LPOSH_POSH11_MASK        2048U
  #define DEC0_LPOSH_POSH12_MASK        4096U
  #define DEC0_LPOSH_POSH13_MASK        8192U
  #define DEC0_LPOSH_POSH14_MASK        16384U
  #define DEC0_LPOSH_POSH15_MASK        32768U
  #define DEC0_LPOSH                    *((volatile word *)0x0000F18A)


  /*** DEC0_UIR - DEC0 Upper initialization register; 0x0000F18B ***/
  union {
    word Word;
  } DEC0_UIR_STR;
  
  #define DEC0_UIR_initialization_value0_MASK 1U
  #define DEC0_UIR_initialization_value1_MASK 2U
  #define DEC0_UIR_initialization_value2_MASK 4U
  #define DEC0_UIR_initialization_value3_MASK 8U
  #define DEC0_UIR_initialization_value4_MASK 16U
  #define DEC0_UIR_initialization_value5_MASK 32U
  #define DEC0_UIR_initialization_value6_MASK 64U
  #define DEC0_UIR_initialization_value7_MASK 128U
  #define DEC0_UIR_initialization_value8_MASK 256U
  #define DEC0_UIR_initialization_value9_MASK 512U
  #define DEC0_UIR_initialization_value10_MASK 1024U
  #define DEC0_UIR_initialization_value11_MASK 2048U
  #define DEC0_UIR_initialization_value12_MASK 4096U
  #define DEC0_UIR_initialization_value13_MASK 8192U
  #define DEC0_UIR_initialization_value14_MASK 16384U
  #define DEC0_UIR_initialization_value15_MASK 32768U
  #define DEC0_UIR                      *((volatile word *)0x0000F18B)


  /*** DEC0_LIR - DEC0 Lower initialization register; 0x0000F18C ***/
  union {
    word Word;
  } DEC0_LIR_STR;
  
  #define DEC0_LIR_initialization_value0_MASK 1U
  #define DEC0_LIR_initialization_value1_MASK 2U
  #define DEC0_LIR_initialization_value2_MASK 4U
  #define DEC0_LIR_initialization_value3_MASK 8U
  #define DEC0_LIR_initialization_value4_MASK 16U
  #define DEC0_LIR_initialization_value5_MASK 32U
  #define DEC0_LIR_initialization_value6_MASK 64U
  #define DEC0_LIR_initialization_value7_MASK 128U
  #define DEC0_LIR_initialization_value8_MASK 256U
  #define DEC0_LIR_initialization_value9_MASK 512U
  #define DEC0_LIR_initialization_value10_MASK 1024U
  #define DEC0_LIR_initialization_value11_MASK 2048U
  #define DEC0_LIR_initialization_value12_MASK 4096U
  #define DEC0_LIR_initialization_value13_MASK 8192U
  #define DEC0_LIR_initialization_value14_MASK 16384U
  #define DEC0_LIR_initialization_value15_MASK 32768U
  #define DEC0_LIR                      *((volatile word *)0x0000F18C)


  /*** DEC0_IMR - DEC0 Input monitor register; 0x0000F18D ***/
  union {
    word Word;
  } DEC0_IMR_STR;
  
  #define DEC0_IMR_HOME_MASK            1U
  #define DEC0_IMR_INDEX_MASK           2U
  #define DEC0_IMR_PHB_MASK             4U
  #define DEC0_IMR_PHA_MASK             8U
  #define DEC0_IMR_FHOM_MASK            16U
  #define DEC0_IMR_FIND_MASK            32U
  #define DEC0_IMR_FPHB_MASK            64U
  #define DEC0_IMR_FPHA_MASK            128U
  #define DEC0_IMR                      *((volatile word *)0x0000F18D)


  /*** DEC0_TSTREG - DEC0 Test register; 0x0000F18E ***/
  union {
    word Word;
  } DEC0_TSTREG_STR;
  
  #define DEC0_TSTREG_Count0_MASK       1U
  #define DEC0_TSTREG_Count1_MASK       2U
  #define DEC0_TSTREG_Count2_MASK       4U
  #define DEC0_TSTREG_Count3_MASK       8U
  #define DEC0_TSTREG_Count4_MASK       16U
  #define DEC0_TSTREG_Count5_MASK       32U
  #define DEC0_TSTREG_Count6_MASK       64U
  #define DEC0_TSTREG_Count7_MASK       128U
  #define DEC0_TSTREG_Period0_MASK      256U
  #define DEC0_TSTREG_Period1_MASK      512U
  #define DEC0_TSTREG_Period2_MASK      1024U
  #define DEC0_TSTREG_Period3_MASK      2048U
  #define DEC0_TSTREG_Period4_MASK      4096U
  #define DEC0_TSTREG_QDN_MASK          8192U
  #define DEC0_TSTREG_TCE_MASK          16384U
  #define DEC0_TSTREG_TEN_MASK          32768U
  #define DEC0_TSTREG_Count_MASK        255U
  #define DEC0_TSTREG_Count_BITNUM      0U
  #define DEC0_TSTREG_Period_MASK       7936U
  #define DEC0_TSTREG_Period_BITNUM     8U
  #define DEC0_TSTREG                   *((volatile word *)0x0000F18E)


  word Reserved0[17];                  /* Reserved (unused) registers */

} DEC0_PRPH;

/******************************************
*** Peripheral INTC
*******************************************/
typedef volatile struct {
  /*** INTC_IPR0 - Interrupt Priority Register 0; 0x0000F1A0 ***/
  union {
    word Word;
  } INTC_IPR0_STR;
  
  #define INTC_IPR0_STPCNT_IPL0_MASK    1024U
  #define INTC_IPR0_STPCNT_IPL1_MASK    2048U
  #define INTC_IPR0_BKPT_U0_IPL0_MASK   4096U
  #define INTC_IPR0_BKPT_U0_IPL1_MASK   8192U
  #define INTC_IPR0_STPCNT_IPL_MASK     3072U
  #define INTC_IPR0_STPCNT_IPL_BITNUM   10U
  #define INTC_IPR0_BKPT_U0_IPL_MASK    12288U
  #define INTC_IPR0_BKPT_U0_IPL_BITNUM  12U
  #define INTC_IPR0                     *((volatile word *)0x0000F1A0)


  /*** INTC_IPR1 - Interrupt Priority Register 1; 0x0000F1A1 ***/
  union {
    word Word;
  } INTC_IPR1_STR;
  
  #define INTC_IPR1_TRBUF_IPL0_MASK     1U
  #define INTC_IPR1_TRBUF_IPL1_MASK     2U
  #define INTC_IPR1_TX_REG_IPL0_MASK    4U
  #define INTC_IPR1_TX_REG_IPL1_MASK    8U
  #define INTC_IPR1_RX_REG_IPL0_MASK    16U
  #define INTC_IPR1_RX_REG_IPL1_MASK    32U
  #define INTC_IPR1_TRBUF_IPL_MASK      3U
  #define INTC_IPR1_TRBUF_IPL_BITNUM    0U
  #define INTC_IPR1_TX_REG_IPL_MASK     12U
  #define INTC_IPR1_TX_REG_IPL_BITNUM   2U
  #define INTC_IPR1_RX_REG_IPL_MASK     48U
  #define INTC_IPR1_RX_REG_IPL_BITNUM   4U
  #define INTC_IPR1                     *((volatile word *)0x0000F1A1)


  /*** INTC_IPR2 - Interrupt Priority Register 2; 0x0000F1A2 ***/
  union {
    word Word;
  } INTC_IPR2_STR;
  
  #define INTC_IPR2_IRQA_IPL0_MASK      1U
  #define INTC_IPR2_IRQA_IPL1_MASK      2U
  #define INTC_IPR2_IRQB_IPL0_MASK      4U
  #define INTC_IPR2_IRQB_IPL1_MASK      8U
  #define INTC_IPR2_LVI_IPL0_MASK       64U
  #define INTC_IPR2_LVI_IPL1_MASK       128U
  #define INTC_IPR2_LOCK_IPL0_MASK      256U
  #define INTC_IPR2_LOCK_IPL1_MASK      512U
  #define INTC_IPR2_HFM_ERR_IPL0_MASK   1024U
  #define INTC_IPR2_HFM_ERR_IPL1_MASK   2048U
  #define INTC_IPR2_HFM_CC_IPL0_MASK    4096U
  #define INTC_IPR2_HFM_CC_IPL1_MASK    8192U
  #define INTC_IPR2_HFM_CBE_IPL0_MASK   16384U
  #define INTC_IPR2_HFM_CBE_IPL1_MASK   32768U
  #define INTC_IPR2_IRQA_IPL_MASK       3U
  #define INTC_IPR2_IRQA_IPL_BITNUM     0U
  #define INTC_IPR2_IRQB_IPL_MASK       12U
  #define INTC_IPR2_IRQB_IPL_BITNUM     2U
  #define INTC_IPR2_LVI_IPL_MASK        192U
  #define INTC_IPR2_LVI_IPL_BITNUM      6U
  #define INTC_IPR2_LOCK_IPL_MASK       768U
  #define INTC_IPR2_LOCK_IPL_BITNUM     8U
  #define INTC_IPR2_HFM_ERR_IPL_MASK    3072U
  #define INTC_IPR2_HFM_ERR_IPL_BITNUM  10U
  #define INTC_IPR2_HFM_CC_IPL_MASK     12288U
  #define INTC_IPR2_HFM_CC_IPL_BITNUM   12U
  #define INTC_IPR2_HFM_CBE_IPL_MASK    49152U
  #define INTC_IPR2_HFM_CBE_IPL_BITNUM  14U
  #define INTC_IPR2                     *((volatile word *)0x0000F1A2)


  /*** INTC_IPR3 - Interrupt Priority Register 3; 0x0000F1A3 ***/
  union {
    word Word;
  } INTC_IPR3_STR;
  
  #define INTC_IPR3_FLEXCAN_BOFF_IPL0_MASK 4U
  #define INTC_IPR3_FLEXCAN_BOFF_IPL1_MASK 8U
  #define INTC_IPR3_FLEXCAN_ERR_IPL0_MASK 16U
  #define INTC_IPR3_FLEXCAN_ERR_IPL1_MASK 32U
  #define INTC_IPR3_FLEXCAN_WKUP_IPL0_MASK 64U
  #define INTC_IPR3_FLEXCAN_WKUP_IPL1_MASK 128U
  #define INTC_IPR3_FLEXCAN_MSGBUF_IPL0_MASK 256U
  #define INTC_IPR3_FLEXCAN_MSGBUF_IPL1_MASK 512U
  #define INTC_IPR3_GPIO_F_IPL0_MASK    1024U
  #define INTC_IPR3_GPIO_F_IPL1_MASK    2048U
  #define INTC_IPR3_GPIO_E_IPL0_MASK    4096U
  #define INTC_IPR3_GPIO_E_IPL1_MASK    8192U
  #define INTC_IPR3_GPIO_D_IPL0_MASK    16384U
  #define INTC_IPR3_GPIO_D_IPL1_MASK    32768U
  #define INTC_IPR3_FLEXCAN_BOFF_IPL_MASK 12U
  #define INTC_IPR3_FLEXCAN_BOFF_IPL_BITNUM 2U
  #define INTC_IPR3_FLEXCAN_ERR_IPL_MASK 48U
  #define INTC_IPR3_FLEXCAN_ERR_IPL_BITNUM 4U
  #define INTC_IPR3_FLEXCAN_WKUP_IPL_MASK 192U
  #define INTC_IPR3_FLEXCAN_WKUP_IPL_BITNUM 6U
  #define INTC_IPR3_FLEXCAN_MSGBUF_IPL_MASK 768U
  #define INTC_IPR3_FLEXCAN_MSGBUF_IPL_BITNUM 8U
  #define INTC_IPR3_GPIO_F_IPL_MASK     3072U
  #define INTC_IPR3_GPIO_F_IPL_BITNUM   10U
  #define INTC_IPR3_GPIO_E_IPL_MASK     12288U
  #define INTC_IPR3_GPIO_E_IPL_BITNUM   12U
  #define INTC_IPR3_GPIO_D_IPL_MASK     49152U
  #define INTC_IPR3_GPIO_D_IPL_BITNUM   14U
  #define INTC_IPR3                     *((volatile word *)0x0000F1A3)


  /*** INTC_IPR4 - Interrupt Priority Register 4; 0x0000F1A4 ***/
  union {
    word Word;
  } INTC_IPR4_STR;
  
  #define INTC_IPR4_GPIO_C_IPL0_MASK    1U
  #define INTC_IPR4_GPIO_C_IPL1_MASK    2U
  #define INTC_IPR4_GPIO_B_IPL0_MASK    4U
  #define INTC_IPR4_GPIO_B_IPL1_MASK    8U
  #define INTC_IPR4_GPIO_A_IPL0_MASK    16U
  #define INTC_IPR4_GPIO_A_IPL1_MASK    32U
  #define INTC_IPR4_SPI1_RCV_IPL0_MASK  1024U
  #define INTC_IPR4_SPI1_RCV_IPL1_MASK  2048U
  #define INTC_IPR4_SPI1_XMIT_IPL0_MASK 4096U
  #define INTC_IPR4_SPI1_XMIT_IPL1_MASK 8192U
  #define INTC_IPR4_SPI0_RCV_IPL0_MASK  16384U
  #define INTC_IPR4_SPI0_RCV_IPL1_MASK  32768U
  #define INTC_IPR4_GPIO_C_IPL_MASK     3U
  #define INTC_IPR4_GPIO_C_IPL_BITNUM   0U
  #define INTC_IPR4_GPIO_B_IPL_MASK     12U
  #define INTC_IPR4_GPIO_B_IPL_BITNUM   2U
  #define INTC_IPR4_GPIO_A_IPL_MASK     48U
  #define INTC_IPR4_GPIO_A_IPL_BITNUM   4U
  #define INTC_IPR4_SPI1_RCV_IPL_MASK   3072U
  #define INTC_IPR4_SPI1_RCV_IPL_BITNUM 10U
  #define INTC_IPR4_SPI1_XMIT_IPL_MASK  12288U
  #define INTC_IPR4_SPI1_XMIT_IPL_BITNUM 12U
  #define INTC_IPR4_SPI0_RCV_IPL_MASK   49152U
  #define INTC_IPR4_SPI0_RCV_IPL_BITNUM 14U
  #define INTC_IPR4                     *((volatile word *)0x0000F1A4)


  /*** INTC_IPR5 - Interrupt Priority Register 5; 0x0000F1A5 ***/
  union {
    word Word;
  } INTC_IPR5_STR;
  
  #define INTC_IPR5_SPI0_XMIT_IPL0_MASK 1U
  #define INTC_IPR5_SPI0_XMIT_IPL1_MASK 2U
  #define INTC_IPR5_SCI1_XMIT_IPL0_MASK 4U
  #define INTC_IPR5_SCI1_XMIT_IPL1_MASK 8U
  #define INTC_IPR5_SCI1_TIDL_IPL0_MASK 16U
  #define INTC_IPR5_SCI1_TIDL_IPL1_MASK 32U
  #define INTC_IPR5_SCI1_RERR_IPL0_MASK 256U
  #define INTC_IPR5_SCI1_RERR_IPL1_MASK 512U
  #define INTC_IPR5_SCI1_RCV_IPL0_MASK  1024U
  #define INTC_IPR5_SCI1_RCV_IPL1_MASK  2048U
  #define INTC_IPR5_DEC1_HIRQ_IPL0_MASK 4096U
  #define INTC_IPR5_DEC1_HIRQ_IPL1_MASK 8192U
  #define INTC_IPR5_DEC1_XIRQ_IPL0_MASK 16384U
  #define INTC_IPR5_DEC1_XIRQ_IPL1_MASK 32768U
  #define INTC_IPR5_SPI0_XMIT_IPL_MASK  3U
  #define INTC_IPR5_SPI0_XMIT_IPL_BITNUM 0U
  #define INTC_IPR5_SCI1_XMIT_IPL_MASK  12U
  #define INTC_IPR5_SCI1_XMIT_IPL_BITNUM 2U
  #define INTC_IPR5_SCI1_TIDL_IPL_MASK  48U
  #define INTC_IPR5_SCI1_TIDL_IPL_BITNUM 4U
  #define INTC_IPR5_SCI1_RERR_IPL_MASK  768U
  #define INTC_IPR5_SCI1_RERR_IPL_BITNUM 8U
  #define INTC_IPR5_SCI1_RCV_IPL_MASK   3072U
  #define INTC_IPR5_SCI1_RCV_IPL_BITNUM 10U
  #define INTC_IPR5_DEC1_HIRQ_IPL_MASK  12288U
  #define INTC_IPR5_DEC1_HIRQ_IPL_BITNUM 12U
  #define INTC_IPR5_DEC1_XIRQ_IPL_MASK  49152U
  #define INTC_IPR5_DEC1_XIRQ_IPL_BITNUM 14U
  #define INTC_IPR5                     *((volatile word *)0x0000F1A5)


  /*** INTC_IPR6 - Interrupt Priority Register 6; 0x0000F1A6 ***/
  union {
    word Word;
  } INTC_IPR6_STR;
  
  #define INTC_IPR6_DEC0_HIRQ_IPL0_MASK 1U
  #define INTC_IPR6_DEC0_HIRQ_IPL1_MASK 2U
  #define INTC_IPR6_DEC0_XIRQ_IPL0_MASK 4U
  #define INTC_IPR6_DEC0_XIRQ_IPL1_MASK 8U
  #define INTC_IPR6_TMRD_0_IPL0_MASK    64U
  #define INTC_IPR6_TMRD_0_IPL1_MASK    128U
  #define INTC_IPR6_TMRD_1_IPL0_MASK    256U
  #define INTC_IPR6_TMRD_1_IPL1_MASK    512U
  #define INTC_IPR6_TMRD_2_IPL0_MASK    1024U
  #define INTC_IPR6_TMRD_2_IPL1_MASK    2048U
  #define INTC_IPR6_TMRD_3_IPL0_MASK    4096U
  #define INTC_IPR6_TMRD_3_IPL1_MASK    8192U
  #define INTC_IPR6_TMRC_0_IPL0_MASK    16384U
  #define INTC_IPR6_TMRC_0_IPL1_MASK    32768U
  #define INTC_IPR6_DEC0_HIRQ_IPL_MASK  3U
  #define INTC_IPR6_DEC0_HIRQ_IPL_BITNUM 0U
  #define INTC_IPR6_DEC0_XIRQ_IPL_MASK  12U
  #define INTC_IPR6_DEC0_XIRQ_IPL_BITNUM 2U
  #define INTC_IPR6_TMRD_0_IPL_MASK     192U
  #define INTC_IPR6_TMRD_0_IPL_BITNUM   6U
  #define INTC_IPR6_TMRD_1_IPL_MASK     768U
  #define INTC_IPR6_TMRD_1_IPL_BITNUM   8U
  #define INTC_IPR6_TMRD_2_IPL_MASK     3072U
  #define INTC_IPR6_TMRD_2_IPL_BITNUM   10U
  #define INTC_IPR6_TMRD_3_IPL_MASK     12288U
  #define INTC_IPR6_TMRD_3_IPL_BITNUM   12U
  #define INTC_IPR6_TMRC_0_IPL_MASK     49152U
  #define INTC_IPR6_TMRC_0_IPL_BITNUM   14U
  #define INTC_IPR6                     *((volatile word *)0x0000F1A6)


  /*** INTC_IPR7 - Interrupt Priority Register 7; 0x0000F1A7 ***/
  union {
    word Word;
  } INTC_IPR7_STR;
  
  #define INTC_IPR7_TMRC_1_IPL0_MASK    1U
  #define INTC_IPR7_TMRC_1_IPL1_MASK    2U
  #define INTC_IPR7_TMRC_2_IPL0_MASK    4U
  #define INTC_IPR7_TMRC_2_IPL1_MASK    8U
  #define INTC_IPR7_TMRC_3_IPL0_MASK    16U
  #define INTC_IPR7_TMRC_3_IPL1_MASK    32U
  #define INTC_IPR7_TMRB_0_IPL0_MASK    64U
  #define INTC_IPR7_TMRB_0_IPL1_MASK    128U
  #define INTC_IPR7_TMRB_1_IPL0_MASK    256U
  #define INTC_IPR7_TMRB_1_IPL1_MASK    512U
  #define INTC_IPR7_TMRB_2_IPL0_MASK    1024U
  #define INTC_IPR7_TMRB_2_IPL1_MASK    2048U
  #define INTC_IPR7_TMRB_3_IPL0_MASK    4096U
  #define INTC_IPR7_TMRB_3_IPL1_MASK    8192U
  #define INTC_IPR7_TMRA_0_IPL0_MASK    16384U
  #define INTC_IPR7_TMRA_0_IPL1_MASK    32768U
  #define INTC_IPR7_TMRC_1_IPL_MASK     3U
  #define INTC_IPR7_TMRC_1_IPL_BITNUM   0U
  #define INTC_IPR7_TMRC_2_IPL_MASK     12U
  #define INTC_IPR7_TMRC_2_IPL_BITNUM   2U
  #define INTC_IPR7_TMRC_3_IPL_MASK     48U
  #define INTC_IPR7_TMRC_3_IPL_BITNUM   4U
  #define INTC_IPR7_TMRB_0_IPL_MASK     192U
  #define INTC_IPR7_TMRB_0_IPL_BITNUM   6U
  #define INTC_IPR7_TMRB_1_IPL_MASK     768U
  #define INTC_IPR7_TMRB_1_IPL_BITNUM   8U
  #define INTC_IPR7_TMRB_2_IPL_MASK     3072U
  #define INTC_IPR7_TMRB_2_IPL_BITNUM   10U
  #define INTC_IPR7_TMRB_3_IPL_MASK     12288U
  #define INTC_IPR7_TMRB_3_IPL_BITNUM   12U
  #define INTC_IPR7_TMRA_0_IPL_MASK     49152U
  #define INTC_IPR7_TMRA_0_IPL_BITNUM   14U
  #define INTC_IPR7                     *((volatile word *)0x0000F1A7)


  /*** INTC_IPR8 - Interrupt Priority Register 8; 0x0000F1A8 ***/
  union {
    word Word;
  } INTC_IPR8_STR;
  
  #define INTC_IPR8_TMRA_1_IPL0_MASK    1U
  #define INTC_IPR8_TMRA_1_IPL1_MASK    2U
  #define INTC_IPR8_TMRA_2_IPL0_MASK    4U
  #define INTC_IPR8_TMRA_2_IPL1_MASK    8U
  #define INTC_IPR8_TMRA_3_IPL0_MASK    16U
  #define INTC_IPR8_TMRA_3_IPL1_MASK    32U
  #define INTC_IPR8_SCI0_XMIT_IPL0_MASK 64U
  #define INTC_IPR8_SCI0_XMIT_IPL1_MASK 128U
  #define INTC_IPR8_SCI0_TIDL_IPL0_MASK 256U
  #define INTC_IPR8_SCI0_TIDL_IPL1_MASK 512U
  #define INTC_IPR8_SCI0_RERR_IPL0_MASK 4096U
  #define INTC_IPR8_SCI0_RERR_IPL1_MASK 8192U
  #define INTC_IPR8_SCI0_RCV_IPL0_MASK  16384U
  #define INTC_IPR8_SCI0_RCV_IPL1_MASK  32768U
  #define INTC_IPR8_TMRA_1_IPL_MASK     3U
  #define INTC_IPR8_TMRA_1_IPL_BITNUM   0U
  #define INTC_IPR8_TMRA_2_IPL_MASK     12U
  #define INTC_IPR8_TMRA_2_IPL_BITNUM   2U
  #define INTC_IPR8_TMRA_3_IPL_MASK     48U
  #define INTC_IPR8_TMRA_3_IPL_BITNUM   4U
  #define INTC_IPR8_SCI0_XMIT_IPL_MASK  192U
  #define INTC_IPR8_SCI0_XMIT_IPL_BITNUM 6U
  #define INTC_IPR8_SCI0_TIDL_IPL_MASK  768U
  #define INTC_IPR8_SCI0_TIDL_IPL_BITNUM 8U
  #define INTC_IPR8_SCI0_RERR_IPL_MASK  12288U
  #define INTC_IPR8_SCI0_RERR_IPL_BITNUM 12U
  #define INTC_IPR8_SCI0_RCV_IPL_MASK   49152U
  #define INTC_IPR8_SCI0_RCV_IPL_BITNUM 14U
  #define INTC_IPR8                     *((volatile word *)0x0000F1A8)


  /*** INTC_IPR9 - Interrupt Priority Register 9; 0x0000F1A9 ***/
  union {
    word Word;
  } INTC_IPR9_STR;
  
  #define INTC_IPR9_ADCB_CC_IPL0_MASK   1U
  #define INTC_IPR9_ADCB_CC_IPL1_MASK   2U
  #define INTC_IPR9_ADCA_CC_IPL0_MASK   4U
  #define INTC_IPR9_ADCA_CC_IPL1_MASK   8U
  #define INTC_IPR9_ADCB_ZC_IPL0_MASK   16U
  #define INTC_IPR9_ADCB_ZC_IPL1_MASK   32U
  #define INTC_IPR9_ADCA_ZC_IPL0_MASK   64U
  #define INTC_IPR9_ADCA_ZC_IPL1_MASK   128U
  #define INTC_IPR9_PWMB_RL_IPL0_MASK   256U
  #define INTC_IPR9_PWMB_RL_IPL1_MASK   512U
  #define INTC_IPR9_PWMA_RL_IPL0_MASK   1024U
  #define INTC_IPR9_PWMA_RL_IPL1_MASK   2048U
  #define INTC_IPR9_PWMB_F_IPL0_MASK    4096U
  #define INTC_IPR9_PWMB_F_IPL1_MASK    8192U
  #define INTC_IPR9_PWMA_F_IPL0_MASK    16384U
  #define INTC_IPR9_PWMA_F_IPL1_MASK    32768U
  #define INTC_IPR9_ADCB_CC_IPL_MASK    3U
  #define INTC_IPR9_ADCB_CC_IPL_BITNUM  0U
  #define INTC_IPR9_ADCA_CC_IPL_MASK    12U
  #define INTC_IPR9_ADCA_CC_IPL_BITNUM  2U
  #define INTC_IPR9_ADCB_ZC_IPL_MASK    48U
  #define INTC_IPR9_ADCB_ZC_IPL_BITNUM  4U
  #define INTC_IPR9_ADCA_ZC_IPL_MASK    192U
  #define INTC_IPR9_ADCA_ZC_IPL_BITNUM  6U
  #define INTC_IPR9_PWMB_RL_IPL_MASK    768U
  #define INTC_IPR9_PWMB_RL_IPL_BITNUM  8U
  #define INTC_IPR9_PWMA_RL_IPL_MASK    3072U
  #define INTC_IPR9_PWMA_RL_IPL_BITNUM  10U
  #define INTC_IPR9_PWMB_F_IPL_MASK     12288U
  #define INTC_IPR9_PWMB_F_IPL_BITNUM   12U
  #define INTC_IPR9_PWMA_F_IPL_MASK     49152U
  #define INTC_IPR9_PWMA_F_IPL_BITNUM   14U
  #define INTC_IPR9                     *((volatile word *)0x0000F1A9)


  /*** INTC_VBA - Vector Base Address Register; 0x0000F1AA ***/
  union {
    word Word;
  } INTC_VBA_STR;
  
  #define INTC_VBA_VECTOR_BASE_ADDRESS0_MASK 1U
  #define INTC_VBA_VECTOR_BASE_ADDRESS1_MASK 2U
  #define INTC_VBA_VECTOR_BASE_ADDRESS2_MASK 4U
  #define INTC_VBA_VECTOR_BASE_ADDRESS3_MASK 8U
  #define INTC_VBA_VECTOR_BASE_ADDRESS4_MASK 16U
  #define INTC_VBA_VECTOR_BASE_ADDRESS5_MASK 32U
  #define INTC_VBA_VECTOR_BASE_ADDRESS6_MASK 64U
  #define INTC_VBA_VECTOR_BASE_ADDRESS7_MASK 128U
  #define INTC_VBA_VECTOR_BASE_ADDRESS8_MASK 256U
  #define INTC_VBA_VECTOR_BASE_ADDRESS9_MASK 512U
  #define INTC_VBA_VECTOR_BASE_ADDRESS10_MASK 1024U
  #define INTC_VBA_VECTOR_BASE_ADDRESS11_MASK 2048U
  #define INTC_VBA_VECTOR_BASE_ADDRESS12_MASK 4096U
  #define INTC_VBA_VECTOR_BASE_ADDRESS_MASK 8191U
  #define INTC_VBA_VECTOR_BASE_ADDRESS_BITNUM 0U
  #define INTC_VBA                      *((volatile word *)0x0000F1AA)


  /*** INTC_FIM0 - Fast Interrupt 0 Match Register; 0x0000F1AB ***/
  union {
    word Word;
  } INTC_FIM0_STR;
  
  #define INTC_FIM0_FAST_INTERRUPT_00_MASK 1U
  #define INTC_FIM0_FAST_INTERRUPT_01_MASK 2U
  #define INTC_FIM0_FAST_INTERRUPT_02_MASK 4U
  #define INTC_FIM0_FAST_INTERRUPT_03_MASK 8U
  #define INTC_FIM0_FAST_INTERRUPT_04_MASK 16U
  #define INTC_FIM0_FAST_INTERRUPT_05_MASK 32U
  #define INTC_FIM0_FAST_INTERRUPT_06_MASK 64U
  #define INTC_FIM0_FAST_INTERRUPT_0_MASK 127U
  #define INTC_FIM0_FAST_INTERRUPT_0_BITNUM 0U
  #define INTC_FIM0                     *((volatile word *)0x0000F1AB)


  /*** INTC_FIVAL0 - Fast Interrupt 0 Vector Address Low Register; 0x0000F1AC ***/
  union {
    word Word;
  } INTC_FIVAL0_STR;
  
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW0_MASK 1U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW1_MASK 2U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW2_MASK 4U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW3_MASK 8U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW4_MASK 16U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW5_MASK 32U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW6_MASK 64U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW7_MASK 128U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW8_MASK 256U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW9_MASK 512U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define INTC_FIVAL0                   *((volatile word *)0x0000F1AC)


  /*** INTC_FIVAH0 - Fast Interrupt 0 Vector Address High Register; 0x0000F1AD ***/
  union {
    word Word;
  } INTC_FIVAH0_STR;
  
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_MASK 31U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define INTC_FIVAH0                   *((volatile word *)0x0000F1AD)


  /*** INTC_FIM1 - Fast Interrupt 1 Match Register; 0x0000F1AE ***/
  union {
    word Word;
  } INTC_FIM1_STR;
  
  #define INTC_FIM1_FAST_INTERRUPT_10_MASK 1U
  #define INTC_FIM1_FAST_INTERRUPT_11_MASK 2U
  #define INTC_FIM1_FAST_INTERRUPT_12_MASK 4U
  #define INTC_FIM1_FAST_INTERRUPT_13_MASK 8U
  #define INTC_FIM1_FAST_INTERRUPT_14_MASK 16U
  #define INTC_FIM1_FAST_INTERRUPT_15_MASK 32U
  #define INTC_FIM1_FAST_INTERRUPT_16_MASK 64U
  #define INTC_FIM1_FAST_INTERRUPT__10_MASK 127U
  #define INTC_FIM1_FAST_INTERRUPT__10_BITNUM 0U
  #define INTC_FIM1                     *((volatile word *)0x0000F1AE)


  /*** INTC_FIVAL1 - Fast Interrupt 1 Vector Address Low Register; 0x0000F1AF ***/
  union {
    word Word;
  } INTC_FIVAL1_STR;
  
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW0_MASK 1U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW1_MASK 2U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW2_MASK 4U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW3_MASK 8U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW4_MASK 16U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW5_MASK 32U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW6_MASK 64U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW7_MASK 128U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW8_MASK 256U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW9_MASK 512U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define INTC_FIVAL1                   *((volatile word *)0x0000F1AF)


  /*** INTC_FIVAH1 - Fast Interrupt 1 Vector Address High Register; 0x0000F1B0 ***/
  union {
    word Word;
  } INTC_FIVAH1_STR;
  
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_MASK 31U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define INTC_FIVAH1                   *((volatile word *)0x0000F1B0)


  /*** INTC_IRQP0 - IRQ Pending Register 0; 0x0000F1B1 ***/
  union {
    word Word;
  } INTC_IRQP0_STR;
  
  #define INTC_IRQP0_PENDING0_MASK      2U
  #define INTC_IRQP0_PENDING1_MASK      4U
  #define INTC_IRQP0_PENDING2_MASK      8U
  #define INTC_IRQP0_PENDING3_MASK      16U
  #define INTC_IRQP0_PENDING4_MASK      32U
  #define INTC_IRQP0_PENDING5_MASK      64U
  #define INTC_IRQP0_PENDING6_MASK      128U
  #define INTC_IRQP0_PENDING7_MASK      256U
  #define INTC_IRQP0_PENDING8_MASK      512U
  #define INTC_IRQP0_PENDING9_MASK      1024U
  #define INTC_IRQP0_PENDING10_MASK     2048U
  #define INTC_IRQP0_PENDING11_MASK     4096U
  #define INTC_IRQP0_PENDING12_MASK     8192U
  #define INTC_IRQP0_PENDING13_MASK     16384U
  #define INTC_IRQP0_PENDING14_MASK     32768U
  #define INTC_IRQP0_PENDING_MASK       65534U
  #define INTC_IRQP0_PENDING_BITNUM     1U
  #define INTC_IRQP0                    *((volatile word *)0x0000F1B1)


  /*** INTC_IRQP1 - IRQ Pending Register 1; 0x0000F1B2 ***/
  union {
    word Word;
  } INTC_IRQP1_STR;
  
  #define INTC_IRQP1_PENDING0_MASK      1U
  #define INTC_IRQP1_PENDING1_MASK      2U
  #define INTC_IRQP1_PENDING2_MASK      4U
  #define INTC_IRQP1_PENDING3_MASK      8U
  #define INTC_IRQP1_PENDING4_MASK      16U
  #define INTC_IRQP1_PENDING5_MASK      32U
  #define INTC_IRQP1_PENDING6_MASK      64U
  #define INTC_IRQP1_PENDING7_MASK      128U
  #define INTC_IRQP1_PENDING8_MASK      256U
  #define INTC_IRQP1_PENDING9_MASK      512U
  #define INTC_IRQP1_PENDING10_MASK     1024U
  #define INTC_IRQP1_PENDING11_MASK     2048U
  #define INTC_IRQP1_PENDING12_MASK     4096U
  #define INTC_IRQP1_PENDING13_MASK     8192U
  #define INTC_IRQP1_PENDING14_MASK     16384U
  #define INTC_IRQP1_PENDING15_MASK     32768U
  #define INTC_IRQP1                    *((volatile word *)0x0000F1B2)


  /*** INTC_IRQP2 - IRQ Pending Register 2; 0x0000F1B3 ***/
  union {
    word Word;
  } INTC_IRQP2_STR;
  
  #define INTC_IRQP2_PENDING0_MASK      1U
  #define INTC_IRQP2_PENDING1_MASK      2U
  #define INTC_IRQP2_PENDING2_MASK      4U
  #define INTC_IRQP2_PENDING3_MASK      8U
  #define INTC_IRQP2_PENDING4_MASK      16U
  #define INTC_IRQP2_PENDING5_MASK      32U
  #define INTC_IRQP2_PENDING6_MASK      64U
  #define INTC_IRQP2_PENDING7_MASK      128U
  #define INTC_IRQP2_PENDING8_MASK      256U
  #define INTC_IRQP2_PENDING9_MASK      512U
  #define INTC_IRQP2_PENDING10_MASK     1024U
  #define INTC_IRQP2_PENDING11_MASK     2048U
  #define INTC_IRQP2_PENDING12_MASK     4096U
  #define INTC_IRQP2_PENDING13_MASK     8192U
  #define INTC_IRQP2_PENDING14_MASK     16384U
  #define INTC_IRQP2_PENDING15_MASK     32768U
  #define INTC_IRQP2                    *((volatile word *)0x0000F1B3)


  /*** INTC_IRQP3 - IRQ Pending Register 3; 0x0000F1B4 ***/
  union {
    word Word;
  } INTC_IRQP3_STR;
  
  #define INTC_IRQP3_PENDING0_MASK      1U
  #define INTC_IRQP3_PENDING1_MASK      2U
  #define INTC_IRQP3_PENDING2_MASK      4U
  #define INTC_IRQP3_PENDING3_MASK      8U
  #define INTC_IRQP3_PENDING4_MASK      16U
  #define INTC_IRQP3_PENDING5_MASK      32U
  #define INTC_IRQP3_PENDING6_MASK      64U
  #define INTC_IRQP3_PENDING7_MASK      128U
  #define INTC_IRQP3_PENDING8_MASK      256U
  #define INTC_IRQP3_PENDING9_MASK      512U
  #define INTC_IRQP3_PENDING10_MASK     1024U
  #define INTC_IRQP3_PENDING11_MASK     2048U
  #define INTC_IRQP3_PENDING12_MASK     4096U
  #define INTC_IRQP3_PENDING13_MASK     8192U
  #define INTC_IRQP3_PENDING14_MASK     16384U
  #define INTC_IRQP3_PENDING15_MASK     32768U
  #define INTC_IRQP3                    *((volatile word *)0x0000F1B4)


  /*** INTC_IRQP4 - IRQ Pending Register 4; 0x0000F1B5 ***/
  union {
    word Word;
  } INTC_IRQP4_STR;
  
  #define INTC_IRQP4_PENDING0_MASK      1U
  #define INTC_IRQP4_PENDING1_MASK      2U
  #define INTC_IRQP4_PENDING2_MASK      4U
  #define INTC_IRQP4_PENDING3_MASK      8U
  #define INTC_IRQP4_PENDING4_MASK      16U
  #define INTC_IRQP4_PENDING5_MASK      32U
  #define INTC_IRQP4_PENDING6_MASK      64U
  #define INTC_IRQP4_PENDING7_MASK      128U
  #define INTC_IRQP4_PENDING8_MASK      256U
  #define INTC_IRQP4_PENDING9_MASK      512U
  #define INTC_IRQP4_PENDING10_MASK     1024U
  #define INTC_IRQP4_PENDING11_MASK     2048U
  #define INTC_IRQP4_PENDING12_MASK     4096U
  #define INTC_IRQP4_PENDING13_MASK     8192U
  #define INTC_IRQP4_PENDING14_MASK     16384U
  #define INTC_IRQP4_PENDING15_MASK     32768U
  #define INTC_IRQP4                    *((volatile word *)0x0000F1B5)


  /*** INTC_IRQP5 - IRQ Pending Register 5; 0x0000F1B6 ***/
  union {
    word Word;
  } INTC_IRQP5_STR;
  
  #define INTC_IRQP5_PENDING_MASK       1U
  #define INTC_IRQP5                    *((volatile word *)0x0000F1B6)


  /*** INTC_TIRQS0 - Test IRQ Source Register 0; 0x0000F1B7 ***/
  union {
    word Word;
  } INTC_TIRQS0_STR;
  
  #define INTC_TIRQS0_TEST_IRQ0_MASK    2U
  #define INTC_TIRQS0_TEST_IRQ1_MASK    4U
  #define INTC_TIRQS0_TEST_IRQ2_MASK    8U
  #define INTC_TIRQS0_TEST_IRQ3_MASK    16U
  #define INTC_TIRQS0_TEST_IRQ4_MASK    32U
  #define INTC_TIRQS0_TEST_IRQ5_MASK    64U
  #define INTC_TIRQS0_TEST_IRQ6_MASK    128U
  #define INTC_TIRQS0_TEST_IRQ7_MASK    256U
  #define INTC_TIRQS0_TEST_IRQ8_MASK    512U
  #define INTC_TIRQS0_TEST_IRQ9_MASK    1024U
  #define INTC_TIRQS0_TEST_IRQ10_MASK   2048U
  #define INTC_TIRQS0_TEST_IRQ11_MASK   4096U
  #define INTC_TIRQS0_TEST_IRQ12_MASK   8192U
  #define INTC_TIRQS0_TEST_IRQ13_MASK   16384U
  #define INTC_TIRQS0_TEST_IRQ14_MASK   32768U
  #define INTC_TIRQS0_TEST_IRQ_MASK     65534U
  #define INTC_TIRQS0_TEST_IRQ_BITNUM   1U
  #define INTC_TIRQS0                   *((volatile word *)0x0000F1B7)


  /*** INTC_TIRQS1 - Test IRQ Source Register 1; 0x0000F1B8 ***/
  union {
    word Word;
  } INTC_TIRQS1_STR;
  
  #define INTC_TIRQS1_TEST_IRQ0_MASK    1U
  #define INTC_TIRQS1_TEST_IRQ1_MASK    2U
  #define INTC_TIRQS1_TEST_IRQ2_MASK    4U
  #define INTC_TIRQS1_TEST_IRQ3_MASK    8U
  #define INTC_TIRQS1_TEST_IRQ4_MASK    16U
  #define INTC_TIRQS1_TEST_IRQ5_MASK    32U
  #define INTC_TIRQS1_TEST_IRQ6_MASK    64U
  #define INTC_TIRQS1_TEST_IRQ7_MASK    128U
  #define INTC_TIRQS1_TEST_IRQ8_MASK    256U
  #define INTC_TIRQS1_TEST_IRQ9_MASK    512U
  #define INTC_TIRQS1_TEST_IRQ10_MASK   1024U
  #define INTC_TIRQS1_TEST_IRQ11_MASK   2048U
  #define INTC_TIRQS1_TEST_IRQ12_MASK   4096U
  #define INTC_TIRQS1_TEST_IRQ13_MASK   8192U
  #define INTC_TIRQS1_TEST_IRQ14_MASK   16384U
  #define INTC_TIRQS1_TEST_IRQ15_MASK   32768U
  #define INTC_TIRQS1                   *((volatile word *)0x0000F1B8)


  /*** INTC_TIRQS2 - Test IRQ Source Register 2; 0x0000F1B9 ***/
  union {
    word Word;
  } INTC_TIRQS2_STR;
  
  #define INTC_TIRQS2_TEST_IRQ0_MASK    1U
  #define INTC_TIRQS2_TEST_IRQ1_MASK    2U
  #define INTC_TIRQS2_TEST_IRQ2_MASK    4U
  #define INTC_TIRQS2_TEST_IRQ3_MASK    8U
  #define INTC_TIRQS2_TEST_IRQ4_MASK    16U
  #define INTC_TIRQS2_TEST_IRQ5_MASK    32U
  #define INTC_TIRQS2_TEST_IRQ6_MASK    64U
  #define INTC_TIRQS2_TEST_IRQ7_MASK    128U
  #define INTC_TIRQS2_TEST_IRQ8_MASK    256U
  #define INTC_TIRQS2_TEST_IRQ9_MASK    512U
  #define INTC_TIRQS2_TEST_IRQ10_MASK   1024U
  #define INTC_TIRQS2_TEST_IRQ11_MASK   2048U
  #define INTC_TIRQS2_TEST_IRQ12_MASK   4096U
  #define INTC_TIRQS2_TEST_IRQ13_MASK   8192U
  #define INTC_TIRQS2_TEST_IRQ14_MASK   16384U
  #define INTC_TIRQS2_TEST_IRQ15_MASK   32768U
  #define INTC_TIRQS2                   *((volatile word *)0x0000F1B9)


  /*** INTC_TIRQS3 - Test IRQ Source Register 3; 0x0000F1BA ***/
  union {
    word Word;
  } INTC_TIRQS3_STR;
  
  #define INTC_TIRQS3_TEST_IRQ0_MASK    1U
  #define INTC_TIRQS3_TEST_IRQ1_MASK    2U
  #define INTC_TIRQS3_TEST_IRQ2_MASK    4U
  #define INTC_TIRQS3_TEST_IRQ3_MASK    8U
  #define INTC_TIRQS3_TEST_IRQ4_MASK    16U
  #define INTC_TIRQS3_TEST_IRQ5_MASK    32U
  #define INTC_TIRQS3_TEST_IRQ6_MASK    64U
  #define INTC_TIRQS3_TEST_IRQ7_MASK    128U
  #define INTC_TIRQS3_TEST_IRQ8_MASK    256U
  #define INTC_TIRQS3_TEST_IRQ9_MASK    512U
  #define INTC_TIRQS3_TEST_IRQ10_MASK   1024U
  #define INTC_TIRQS3_TEST_IRQ11_MASK   2048U
  #define INTC_TIRQS3_TEST_IRQ12_MASK   4096U
  #define INTC_TIRQS3_TEST_IRQ13_MASK   8192U
  #define INTC_TIRQS3_TEST_IRQ14_MASK   16384U
  #define INTC_TIRQS3_TEST_IRQ15_MASK   32768U
  #define INTC_TIRQS3                   *((volatile word *)0x0000F1BA)


  /*** INTC_TIRQS4 - Test IRQ Source Register 4; 0x0000F1BB ***/
  union {
    word Word;
  } INTC_TIRQS4_STR;
  
  #define INTC_TIRQS4_TEST_IRQ0_MASK    1U
  #define INTC_TIRQS4_TEST_IRQ1_MASK    2U
  #define INTC_TIRQS4_TEST_IRQ2_MASK    4U
  #define INTC_TIRQS4_TEST_IRQ3_MASK    8U
  #define INTC_TIRQS4_TEST_IRQ4_MASK    16U
  #define INTC_TIRQS4_TEST_IRQ5_MASK    32U
  #define INTC_TIRQS4_TEST_IRQ6_MASK    64U
  #define INTC_TIRQS4_TEST_IRQ7_MASK    128U
  #define INTC_TIRQS4_TEST_IRQ8_MASK    256U
  #define INTC_TIRQS4_TEST_IRQ9_MASK    512U
  #define INTC_TIRQS4_TEST_IRQ10_MASK   1024U
  #define INTC_TIRQS4_TEST_IRQ11_MASK   2048U
  #define INTC_TIRQS4_TEST_IRQ12_MASK   4096U
  #define INTC_TIRQS4_TEST_IRQ13_MASK   8192U
  #define INTC_TIRQS4_TEST_IRQ14_MASK   16384U
  #define INTC_TIRQS4_TEST_IRQ15_MASK   32768U
  #define INTC_TIRQS4                   *((volatile word *)0x0000F1BB)


  /*** INTC_TIRQS5 - Test IRQ Source Register 5; 0x0000F1BC ***/
  union {
    word Word;
  } INTC_TIRQS5_STR;
  
  #define INTC_TIRQS5_TEST_IRQ_MASK     1U
  #define INTC_TIRQS5                   *((volatile word *)0x0000F1BC)


  /*** INTC_ICTL - Interrupt Control Register; 0x0000F1BD ***/
  union {
    word Word;
  } INTC_ICTL_STR;
  
  #define INTC_ICTL_IRQA_EDG_MASK       1U
  #define INTC_ICTL_IRQB_EDG_MASK       2U
  #define INTC_ICTL_IRQA_STATE_MASK     4U
  #define INTC_ICTL_IRQB_STATE_MASK     8U
  #define INTC_ICTL_INT_DIS_MASK        32U
  #define INTC_ICTL_VAB0_MASK           64U
  #define INTC_ICTL_VAB1_MASK           128U
  #define INTC_ICTL_VAB2_MASK           256U
  #define INTC_ICTL_VAB3_MASK           512U
  #define INTC_ICTL_VAB4_MASK           1024U
  #define INTC_ICTL_VAB5_MASK           2048U
  #define INTC_ICTL_VAB6_MASK           4096U
  #define INTC_ICTL_IPIC0_MASK          8192U
  #define INTC_ICTL_IPIC1_MASK          16384U
  #define INTC_ICTL_INT_MASK            32768U
  #define INTC_ICTL_VAB_MASK            8128U
  #define INTC_ICTL_VAB_BITNUM          6U
  #define INTC_ICTL_IPIC_MASK           24576U
  #define INTC_ICTL_IPIC_BITNUM         13U
  #define INTC_ICTL                     *((volatile word *)0x0000F1BD)


  /*** INTC_TICTL - Test Interrupt Control Register; 0x0000F1BE ***/
  union {
    word Word;
  } INTC_TICTL_STR;
  
  #define INTC_TICTL_PIC_EN_MASK        1U
  #define INTC_TICTL_IACK_MASK          2U
  #define INTC_TICTL_SR0_MASK           4U
  #define INTC_TICTL_SR1_MASK           8U
  #define INTC_TICTL_MODE0_MASK         16U
  #define INTC_TICTL_MODE1_MASK         32U
  #define INTC_TICTL_VAB0_MASK          64U
  #define INTC_TICTL_VAB1_MASK          128U
  #define INTC_TICTL_VAB2_MASK          256U
  #define INTC_TICTL_VAB3_MASK          512U
  #define INTC_TICTL_VAB4_MASK          1024U
  #define INTC_TICTL_VAB5_MASK          2048U
  #define INTC_TICTL_VAB6_MASK          4096U
  #define INTC_TICTL_VAB7_MASK          8192U
  #define INTC_TICTL_VAB8_MASK          16384U
  #define INTC_TICTL_VAB9_MASK          32768U
  #define INTC_TICTL_SR_MASK            12U
  #define INTC_TICTL_SR_BITNUM          2U
  #define INTC_TICTL_MODE_MASK          48U
  #define INTC_TICTL_MODE_BITNUM        4U
  #define INTC_TICTL_VAB_MASK           65472U
  #define INTC_TICTL_VAB_BITNUM         6U
  #define INTC_TICTL                    *((volatile word *)0x0000F1BE)


  word Reserved0[65];                  /* Reserved (unused) registers */

} INTC_PRPH;

/******************************************
*** Peripheral ADCA
*******************************************/
typedef volatile struct {
  /*** ADCA_ADCR1 - ADCA Control Register; 0x0000F200 ***/
  union {
    word Word;
  } ADCA_ADCR1_STR;
  
  #define ADCA_ADCR1_SMODE0_MASK        1U
  #define ADCA_ADCR1_SMODE1_MASK        2U
  #define ADCA_ADCR1_SMODE2_MASK        4U
  #define ADCA_ADCR1_CHNCFG0_MASK       16U
  #define ADCA_ADCR1_CHNCFG1_MASK       32U
  #define ADCA_ADCR1_CHNCFG2_MASK       64U
  #define ADCA_ADCR1_CHNCFG3_MASK       128U
  #define ADCA_ADCR1_HLMTIE_MASK        256U
  #define ADCA_ADCR1_LLMTIE_MASK        512U
  #define ADCA_ADCR1_ZCIE_MASK          1024U
  #define ADCA_ADCR1_EOSIE_MASK         2048U
  #define ADCA_ADCR1_SYNC_MASK          4096U
  #define ADCA_ADCR1_START_MASK         8192U
  #define ADCA_ADCR1_STOP_MASK          16384U
  #define ADCA_ADCR1_SMODE_MASK         7U
  #define ADCA_ADCR1_SMODE_BITNUM       0U
  #define ADCA_ADCR1_CHNCFG_MASK        240U
  #define ADCA_ADCR1_CHNCFG_BITNUM      4U
  #define ADCA_ADCR1                    *((volatile word *)0x0000F200)


  /*** ADCA_ADCR2 - ADCA Control Register 2; 0x0000F201 ***/
  union {
    word Word;
  } ADCA_ADCR2_STR;
  
  #define ADCA_ADCR2_DIV0_MASK          1U
  #define ADCA_ADCR2_DIV1_MASK          2U
  #define ADCA_ADCR2_DIV2_MASK          4U
  #define ADCA_ADCR2_DIV3_MASK          8U
  #define ADCA_ADCR2_DIV4_MASK          16U
  #define ADCA_ADCR2_DIV_MASK           31U
  #define ADCA_ADCR2_DIV_BITNUM         0U
  #define ADCA_ADCR2                    *((volatile word *)0x0000F201)


  /*** ADCA_ADZCC - ADCA Zero Crossing Control Register; 0x0000F202 ***/
  union {
    word Word;
  } ADCA_ADZCC_STR;
  
  #define ADCA_ADZCC_ZCE00_MASK         1U
  #define ADCA_ADZCC_ZCE01_MASK         2U
  #define ADCA_ADZCC_ZCE10_MASK         4U
  #define ADCA_ADZCC_ZCE11_MASK         8U
  #define ADCA_ADZCC_ZCE20_MASK         16U
  #define ADCA_ADZCC_ZCE21_MASK         32U
  #define ADCA_ADZCC_ZCE30_MASK         64U
  #define ADCA_ADZCC_ZCE31_MASK         128U
  #define ADCA_ADZCC_ZCE40_MASK         256U
  #define ADCA_ADZCC_ZCE41_MASK         512U
  #define ADCA_ADZCC_ZCE50_MASK         1024U
  #define ADCA_ADZCC_ZCE51_MASK         2048U
  #define ADCA_ADZCC_ZCE60_MASK         4096U
  #define ADCA_ADZCC_ZCE61_MASK         8192U
  #define ADCA_ADZCC_ZCE70_MASK         16384U
  #define ADCA_ADZCC_ZCE71_MASK         32768U
  #define ADCA_ADZCC_ZCE0_MASK          3U
  #define ADCA_ADZCC_ZCE0_BITNUM        0U
  #define ADCA_ADZCC_ZCE_10_MASK        12U
  #define ADCA_ADZCC_ZCE_10_BITNUM      2U
  #define ADCA_ADZCC_ZCE_20_MASK        48U
  #define ADCA_ADZCC_ZCE_20_BITNUM      4U
  #define ADCA_ADZCC_ZCE_30_MASK        192U
  #define ADCA_ADZCC_ZCE_30_BITNUM      6U
  #define ADCA_ADZCC_ZCE_40_MASK        768U
  #define ADCA_ADZCC_ZCE_40_BITNUM      8U
  #define ADCA_ADZCC_ZCE_50_MASK        3072U
  #define ADCA_ADZCC_ZCE_50_BITNUM      10U
  #define ADCA_ADZCC_ZCE_60_MASK        12288U
  #define ADCA_ADZCC_ZCE_60_BITNUM      12U
  #define ADCA_ADZCC                    *((volatile word *)0x0000F202)


  /*** ADCA_ADLST1 - ADCA Channel List Registers; 0x0000F203 ***/
  union {
    word Word;
  } ADCA_ADLST1_STR;
  
  #define ADCA_ADLST1_SAMPLE00_MASK     1U
  #define ADCA_ADLST1_SAMPLE01_MASK     2U
  #define ADCA_ADLST1_SAMPLE02_MASK     4U
  #define ADCA_ADLST1_SAMPLE10_MASK     16U
  #define ADCA_ADLST1_SAMPLE11_MASK     32U
  #define ADCA_ADLST1_SAMPLE12_MASK     64U
  #define ADCA_ADLST1_SAMPLE20_MASK     256U
  #define ADCA_ADLST1_SAMPLE21_MASK     512U
  #define ADCA_ADLST1_SAMPLE22_MASK     1024U
  #define ADCA_ADLST1_SAMPLE30_MASK     4096U
  #define ADCA_ADLST1_SAMPLE31_MASK     8192U
  #define ADCA_ADLST1_SAMPLE32_MASK     16384U
  #define ADCA_ADLST1_SAMPLE0_MASK      7U
  #define ADCA_ADLST1_SAMPLE0_BITNUM    0U
  #define ADCA_ADLST1_SAMPLE_10_MASK    112U
  #define ADCA_ADLST1_SAMPLE_10_BITNUM  4U
  #define ADCA_ADLST1_SAMPLE_20_MASK    1792U
  #define ADCA_ADLST1_SAMPLE_20_BITNUM  8U
  #define ADCA_ADLST1_SAMPLE_30_MASK    28672U
  #define ADCA_ADLST1_SAMPLE_30_BITNUM  12U
  #define ADCA_ADLST1                   *((volatile word *)0x0000F203)


  /*** ADCA_ADLST2 - ADCA Channel List Registers 2; 0x0000F204 ***/
  union {
    word Word;
  } ADCA_ADLST2_STR;
  
  #define ADCA_ADLST2_SAMPLE40_MASK     1U
  #define ADCA_ADLST2_SAMPLE41_MASK     2U
  #define ADCA_ADLST2_SAMPLE42_MASK     4U
  #define ADCA_ADLST2_SAMPLE50_MASK     16U
  #define ADCA_ADLST2_SAMPLE51_MASK     32U
  #define ADCA_ADLST2_SAMPLE52_MASK     64U
  #define ADCA_ADLST2_SAMPLE60_MASK     256U
  #define ADCA_ADLST2_SAMPLE61_MASK     512U
  #define ADCA_ADLST2_SAMPLE62_MASK     1024U
  #define ADCA_ADLST2_SAMPLE70_MASK     4096U
  #define ADCA_ADLST2_SAMPLE71_MASK     8192U
  #define ADCA_ADLST2_SAMPLE72_MASK     16384U
  #define ADCA_ADLST2_SAMPLE_40_MASK    7U
  #define ADCA_ADLST2_SAMPLE_40_BITNUM  0U
  #define ADCA_ADLST2_SAMPLE_50_MASK    112U
  #define ADCA_ADLST2_SAMPLE_50_BITNUM  4U
  #define ADCA_ADLST2_SAMPLE_60_MASK    1792U
  #define ADCA_ADLST2_SAMPLE_60_BITNUM  8U
  #define ADCA_ADLST2                   *((volatile word *)0x0000F204)


  /*** ADCA_ADSDIS - ADCA Sample Disable Register; 0x0000F205 ***/
  union {
    word Word;
  } ADCA_ADSDIS_STR;
  
  #define ADCA_ADSDIS_DS0_MASK          1U
  #define ADCA_ADSDIS_DS1_MASK          2U
  #define ADCA_ADSDIS_DS2_MASK          4U
  #define ADCA_ADSDIS_DS3_MASK          8U
  #define ADCA_ADSDIS_DS4_MASK          16U
  #define ADCA_ADSDIS_DS5_MASK          32U
  #define ADCA_ADSDIS_DS6_MASK          64U
  #define ADCA_ADSDIS_DS7_MASK          128U
  #define ADCA_ADSDIS_TEST0_MASK        16384U
  #define ADCA_ADSDIS_TEST1_MASK        32768U
  #define ADCA_ADSDIS_DS_MASK           255U
  #define ADCA_ADSDIS_DS_BITNUM         0U
  #define ADCA_ADSDIS_TEST_MASK         49152U
  #define ADCA_ADSDIS_TEST_BITNUM       14U
  #define ADCA_ADSDIS                   *((volatile word *)0x0000F205)


  /*** ADCA_ADSTAT - ADCA Status Register; 0x0000F206 ***/
  union {
    word Word;
  } ADCA_ADSTAT_STR;
  
  #define ADCA_ADSTAT_RDY0_MASK         1U
  #define ADCA_ADSTAT_RDY1_MASK         2U
  #define ADCA_ADSTAT_RDY2_MASK         4U
  #define ADCA_ADSTAT_RDY3_MASK         8U
  #define ADCA_ADSTAT_RDY4_MASK         16U
  #define ADCA_ADSTAT_RDY5_MASK         32U
  #define ADCA_ADSTAT_RDY6_MASK         64U
  #define ADCA_ADSTAT_RDY7_MASK         128U
  #define ADCA_ADSTAT_HLMTI_MASK        256U
  #define ADCA_ADSTAT_LLMTI_MASK        512U
  #define ADCA_ADSTAT_ZCI_MASK          1024U
  #define ADCA_ADSTAT_EOSI_MASK         2048U
  #define ADCA_ADSTAT_CIP_MASK          32768U
  #define ADCA_ADSTAT_RDY_MASK          255U
  #define ADCA_ADSTAT_RDY_BITNUM        0U
  #define ADCA_ADSTAT                   *((volatile word *)0x0000F206)


  /*** ADCA_ADLSTAT - ADCA Limit Status Register; 0x0000F207 ***/
  union {
    word Word;
  } ADCA_ADLSTAT_STR;
  
  #define ADCA_ADLSTAT_LLS0_MASK        1U
  #define ADCA_ADLSTAT_LLS1_MASK        2U
  #define ADCA_ADLSTAT_LLS2_MASK        4U
  #define ADCA_ADLSTAT_LLS3_MASK        8U
  #define ADCA_ADLSTAT_LLS4_MASK        16U
  #define ADCA_ADLSTAT_LLS5_MASK        32U
  #define ADCA_ADLSTAT_LLS6_MASK        64U
  #define ADCA_ADLSTAT_LLS7_MASK        128U
  #define ADCA_ADLSTAT_HLS0_MASK        256U
  #define ADCA_ADLSTAT_HLS1_MASK        512U
  #define ADCA_ADLSTAT_HLS2_MASK        1024U
  #define ADCA_ADLSTAT_HLS3_MASK        2048U
  #define ADCA_ADLSTAT_HLS4_MASK        4096U
  #define ADCA_ADLSTAT_HLS5_MASK        8192U
  #define ADCA_ADLSTAT_HLS6_MASK        16384U
  #define ADCA_ADLSTAT_HLS7_MASK        32768U
  #define ADCA_ADLSTAT_LLS_MASK         255U
  #define ADCA_ADLSTAT_LLS_BITNUM       0U
  #define ADCA_ADLSTAT_HLS_MASK         65280U
  #define ADCA_ADLSTAT_HLS_BITNUM       8U
  #define ADCA_ADLSTAT                  *((volatile word *)0x0000F207)


  /*** ADCA_ADZCSTAT - ADCA Zero Crossing Status Register; 0x0000F208 ***/
  union {
    word Word;
  } ADCA_ADZCSTAT_STR;
  
  #define ADCA_ADZCSTAT_ZCS0_MASK       1U
  #define ADCA_ADZCSTAT_ZCS1_MASK       2U
  #define ADCA_ADZCSTAT_ZCS2_MASK       4U
  #define ADCA_ADZCSTAT_ZCS3_MASK       8U
  #define ADCA_ADZCSTAT_ZCS4_MASK       16U
  #define ADCA_ADZCSTAT_ZCS5_MASK       32U
  #define ADCA_ADZCSTAT_ZCS6_MASK       64U
  #define ADCA_ADZCSTAT_ZCS7_MASK       128U
  #define ADCA_ADZCSTAT_ZCS_MASK        255U
  #define ADCA_ADZCSTAT_ZCS_BITNUM      0U
  #define ADCA_ADZCSTAT                 *((volatile word *)0x0000F208)


  /*** ADCA_ADRSLT0 - ADCA Result Register 0; 0x0000F209 ***/
  union {
    word Word;
  } ADCA_ADRSLT0_STR;
  
  #define ADCA_ADRSLT0_RSLT0_MASK       8U
  #define ADCA_ADRSLT0_RSLT1_MASK       16U
  #define ADCA_ADRSLT0_RSLT2_MASK       32U
  #define ADCA_ADRSLT0_RSLT3_MASK       64U
  #define ADCA_ADRSLT0_RSLT4_MASK       128U
  #define ADCA_ADRSLT0_RSLT5_MASK       256U
  #define ADCA_ADRSLT0_RSLT6_MASK       512U
  #define ADCA_ADRSLT0_RSLT7_MASK       1024U
  #define ADCA_ADRSLT0_RSLT8_MASK       2048U
  #define ADCA_ADRSLT0_RSLT9_MASK       4096U
  #define ADCA_ADRSLT0_RSLT10_MASK      8192U
  #define ADCA_ADRSLT0_RSLT11_MASK      16384U
  #define ADCA_ADRSLT0_SEXT_MASK        32768U
  #define ADCA_ADRSLT0_RSLT_MASK        32760U
  #define ADCA_ADRSLT0_RSLT_BITNUM      3U
  #define ADCA_ADRSLT0                  *((volatile word *)0x0000F209)


  /*** ADCA_ADRSLT1 - ADCA Result Register 1; 0x0000F20A ***/
  union {
    word Word;
  } ADCA_ADRSLT1_STR;
  
  #define ADCA_ADRSLT1_RSLT0_MASK       8U
  #define ADCA_ADRSLT1_RSLT1_MASK       16U
  #define ADCA_ADRSLT1_RSLT2_MASK       32U
  #define ADCA_ADRSLT1_RSLT3_MASK       64U
  #define ADCA_ADRSLT1_RSLT4_MASK       128U
  #define ADCA_ADRSLT1_RSLT5_MASK       256U
  #define ADCA_ADRSLT1_RSLT6_MASK       512U
  #define ADCA_ADRSLT1_RSLT7_MASK       1024U
  #define ADCA_ADRSLT1_RSLT8_MASK       2048U
  #define ADCA_ADRSLT1_RSLT9_MASK       4096U
  #define ADCA_ADRSLT1_RSLT10_MASK      8192U
  #define ADCA_ADRSLT1_RSLT11_MASK      16384U
  #define ADCA_ADRSLT1_SEXT_MASK        32768U
  #define ADCA_ADRSLT1_RSLT_MASK        32760U
  #define ADCA_ADRSLT1_RSLT_BITNUM      3U
  #define ADCA_ADRSLT1                  *((volatile word *)0x0000F20A)


  /*** ADCA_ADRSLT2 - ADCA Result Register 2; 0x0000F20B ***/
  union {
    word Word;
  } ADCA_ADRSLT2_STR;
  
  #define ADCA_ADRSLT2_RSLT0_MASK       8U
  #define ADCA_ADRSLT2_RSLT1_MASK       16U
  #define ADCA_ADRSLT2_RSLT2_MASK       32U
  #define ADCA_ADRSLT2_RSLT3_MASK       64U
  #define ADCA_ADRSLT2_RSLT4_MASK       128U
  #define ADCA_ADRSLT2_RSLT5_MASK       256U
  #define ADCA_ADRSLT2_RSLT6_MASK       512U
  #define ADCA_ADRSLT2_RSLT7_MASK       1024U
  #define ADCA_ADRSLT2_RSLT8_MASK       2048U
  #define ADCA_ADRSLT2_RSLT9_MASK       4096U
  #define ADCA_ADRSLT2_RSLT10_MASK      8192U
  #define ADCA_ADRSLT2_RSLT11_MASK      16384U
  #define ADCA_ADRSLT2_SEXT_MASK        32768U
  #define ADCA_ADRSLT2_RSLT_MASK        32760U
  #define ADCA_ADRSLT2_RSLT_BITNUM      3U
  #define ADCA_ADRSLT2                  *((volatile word *)0x0000F20B)


  /*** ADCA_ADRSLT3 - ADCA Result Register 3; 0x0000F20C ***/
  union {
    word Word;
  } ADCA_ADRSLT3_STR;
  
  #define ADCA_ADRSLT3_RSLT0_MASK       8U
  #define ADCA_ADRSLT3_RSLT1_MASK       16U
  #define ADCA_ADRSLT3_RSLT2_MASK       32U
  #define ADCA_ADRSLT3_RSLT3_MASK       64U
  #define ADCA_ADRSLT3_RSLT4_MASK       128U
  #define ADCA_ADRSLT3_RSLT5_MASK       256U
  #define ADCA_ADRSLT3_RSLT6_MASK       512U
  #define ADCA_ADRSLT3_RSLT7_MASK       1024U
  #define ADCA_ADRSLT3_RSLT8_MASK       2048U
  #define ADCA_ADRSLT3_RSLT9_MASK       4096U
  #define ADCA_ADRSLT3_RSLT10_MASK      8192U
  #define ADCA_ADRSLT3_RSLT11_MASK      16384U
  #define ADCA_ADRSLT3_SEXT_MASK        32768U
  #define ADCA_ADRSLT3_RSLT_MASK        32760U
  #define ADCA_ADRSLT3_RSLT_BITNUM      3U
  #define ADCA_ADRSLT3                  *((volatile word *)0x0000F20C)


  /*** ADCA_ADRSLT4 - ADCA Result Register 4; 0x0000F20D ***/
  union {
    word Word;
  } ADCA_ADRSLT4_STR;
  
  #define ADCA_ADRSLT4_RSLT0_MASK       8U
  #define ADCA_ADRSLT4_RSLT1_MASK       16U
  #define ADCA_ADRSLT4_RSLT2_MASK       32U
  #define ADCA_ADRSLT4_RSLT3_MASK       64U
  #define ADCA_ADRSLT4_RSLT4_MASK       128U
  #define ADCA_ADRSLT4_RSLT5_MASK       256U
  #define ADCA_ADRSLT4_RSLT6_MASK       512U
  #define ADCA_ADRSLT4_RSLT7_MASK       1024U
  #define ADCA_ADRSLT4_RSLT8_MASK       2048U
  #define ADCA_ADRSLT4_RSLT9_MASK       4096U
  #define ADCA_ADRSLT4_RSLT10_MASK      8192U
  #define ADCA_ADRSLT4_RSLT11_MASK      16384U
  #define ADCA_ADRSLT4_SEXT_MASK        32768U
  #define ADCA_ADRSLT4_RSLT_MASK        32760U
  #define ADCA_ADRSLT4_RSLT_BITNUM      3U
  #define ADCA_ADRSLT4                  *((volatile word *)0x0000F20D)


  /*** ADCA_ADRSLT5 - ADCA Result Register 5; 0x0000F20E ***/
  union {
    word Word;
  } ADCA_ADRSLT5_STR;
  
  #define ADCA_ADRSLT5_RSLT0_MASK       8U
  #define ADCA_ADRSLT5_RSLT1_MASK       16U
  #define ADCA_ADRSLT5_RSLT2_MASK       32U
  #define ADCA_ADRSLT5_RSLT3_MASK       64U
  #define ADCA_ADRSLT5_RSLT4_MASK       128U
  #define ADCA_ADRSLT5_RSLT5_MASK       256U
  #define ADCA_ADRSLT5_RSLT6_MASK       512U
  #define ADCA_ADRSLT5_RSLT7_MASK       1024U
  #define ADCA_ADRSLT5_RSLT8_MASK       2048U
  #define ADCA_ADRSLT5_RSLT9_MASK       4096U
  #define ADCA_ADRSLT5_RSLT10_MASK      8192U
  #define ADCA_ADRSLT5_RSLT11_MASK      16384U
  #define ADCA_ADRSLT5_SEXT_MASK        32768U
  #define ADCA_ADRSLT5_RSLT_MASK        32760U
  #define ADCA_ADRSLT5_RSLT_BITNUM      3U
  #define ADCA_ADRSLT5                  *((volatile word *)0x0000F20E)


  /*** ADCA_ADRSLT6 - ADCA Result Register 6; 0x0000F20F ***/
  union {
    word Word;
  } ADCA_ADRSLT6_STR;
  
  #define ADCA_ADRSLT6_RSLT0_MASK       8U
  #define ADCA_ADRSLT6_RSLT1_MASK       16U
  #define ADCA_ADRSLT6_RSLT2_MASK       32U
  #define ADCA_ADRSLT6_RSLT3_MASK       64U
  #define ADCA_ADRSLT6_RSLT4_MASK       128U
  #define ADCA_ADRSLT6_RSLT5_MASK       256U
  #define ADCA_ADRSLT6_RSLT6_MASK       512U
  #define ADCA_ADRSLT6_RSLT7_MASK       1024U
  #define ADCA_ADRSLT6_RSLT8_MASK       2048U
  #define ADCA_ADRSLT6_RSLT9_MASK       4096U
  #define ADCA_ADRSLT6_RSLT10_MASK      8192U
  #define ADCA_ADRSLT6_RSLT11_MASK      16384U
  #define ADCA_ADRSLT6_SEXT_MASK        32768U
  #define ADCA_ADRSLT6_RSLT_MASK        32760U
  #define ADCA_ADRSLT6_RSLT_BITNUM      3U
  #define ADCA_ADRSLT6                  *((volatile word *)0x0000F20F)


  /*** ADCA_ADRSLT7 - ADCA Result Register 7; 0x0000F210 ***/
  union {
    word Word;
  } ADCA_ADRSLT7_STR;
  
  #define ADCA_ADRSLT7_RSLT0_MASK       8U
  #define ADCA_ADRSLT7_RSLT1_MASK       16U
  #define ADCA_ADRSLT7_RSLT2_MASK       32U
  #define ADCA_ADRSLT7_RSLT3_MASK       64U
  #define ADCA_ADRSLT7_RSLT4_MASK       128U
  #define ADCA_ADRSLT7_RSLT5_MASK       256U
  #define ADCA_ADRSLT7_RSLT6_MASK       512U
  #define ADCA_ADRSLT7_RSLT7_MASK       1024U
  #define ADCA_ADRSLT7_RSLT8_MASK       2048U
  #define ADCA_ADRSLT7_RSLT9_MASK       4096U
  #define ADCA_ADRSLT7_RSLT10_MASK      8192U
  #define ADCA_ADRSLT7_RSLT11_MASK      16384U
  #define ADCA_ADRSLT7_SEXT_MASK        32768U
  #define ADCA_ADRSLT7_RSLT_MASK        32760U
  #define ADCA_ADRSLT7_RSLT_BITNUM      3U
  #define ADCA_ADRSLT7                  *((volatile word *)0x0000F210)


  /*** ADCA_ADLLMT0 - ADCA Low Limit Register 0; 0x0000F211 ***/
  union {
    word Word;
  } ADCA_ADLLMT0_STR;
  
  #define ADCA_ADLLMT0_LLMT0_MASK       8U
  #define ADCA_ADLLMT0_LLMT1_MASK       16U
  #define ADCA_ADLLMT0_LLMT2_MASK       32U
  #define ADCA_ADLLMT0_LLMT3_MASK       64U
  #define ADCA_ADLLMT0_LLMT4_MASK       128U
  #define ADCA_ADLLMT0_LLMT5_MASK       256U
  #define ADCA_ADLLMT0_LLMT6_MASK       512U
  #define ADCA_ADLLMT0_LLMT7_MASK       1024U
  #define ADCA_ADLLMT0_LLMT8_MASK       2048U
  #define ADCA_ADLLMT0_LLMT9_MASK       4096U
  #define ADCA_ADLLMT0_LLMT10_MASK      8192U
  #define ADCA_ADLLMT0_LLMT11_MASK      16384U
  #define ADCA_ADLLMT0_LLMT_MASK        32760U
  #define ADCA_ADLLMT0_LLMT_BITNUM      3U
  #define ADCA_ADLLMT0                  *((volatile word *)0x0000F211)


  /*** ADCA_ADLLMT1 - ADCA Low Limit Register 1; 0x0000F212 ***/
  union {
    word Word;
  } ADCA_ADLLMT1_STR;
  
  #define ADCA_ADLLMT1_LLMT0_MASK       8U
  #define ADCA_ADLLMT1_LLMT1_MASK       16U
  #define ADCA_ADLLMT1_LLMT2_MASK       32U
  #define ADCA_ADLLMT1_LLMT3_MASK       64U
  #define ADCA_ADLLMT1_LLMT4_MASK       128U
  #define ADCA_ADLLMT1_LLMT5_MASK       256U
  #define ADCA_ADLLMT1_LLMT6_MASK       512U
  #define ADCA_ADLLMT1_LLMT7_MASK       1024U
  #define ADCA_ADLLMT1_LLMT8_MASK       2048U
  #define ADCA_ADLLMT1_LLMT9_MASK       4096U
  #define ADCA_ADLLMT1_LLMT10_MASK      8192U
  #define ADCA_ADLLMT1_LLMT11_MASK      16384U
  #define ADCA_ADLLMT1_LLMT_MASK        32760U
  #define ADCA_ADLLMT1_LLMT_BITNUM      3U
  #define ADCA_ADLLMT1                  *((volatile word *)0x0000F212)


  /*** ADCA_ADLLMT2 - ADCA Low Limit Register 2; 0x0000F213 ***/
  union {
    word Word;
  } ADCA_ADLLMT2_STR;
  
  #define ADCA_ADLLMT2_LLMT0_MASK       8U
  #define ADCA_ADLLMT2_LLMT1_MASK       16U
  #define ADCA_ADLLMT2_LLMT2_MASK       32U
  #define ADCA_ADLLMT2_LLMT3_MASK       64U
  #define ADCA_ADLLMT2_LLMT4_MASK       128U
  #define ADCA_ADLLMT2_LLMT5_MASK       256U
  #define ADCA_ADLLMT2_LLMT6_MASK       512U
  #define ADCA_ADLLMT2_LLMT7_MASK       1024U
  #define ADCA_ADLLMT2_LLMT8_MASK       2048U
  #define ADCA_ADLLMT2_LLMT9_MASK       4096U
  #define ADCA_ADLLMT2_LLMT10_MASK      8192U
  #define ADCA_ADLLMT2_LLMT11_MASK      16384U
  #define ADCA_ADLLMT2_LLMT_MASK        32760U
  #define ADCA_ADLLMT2_LLMT_BITNUM      3U
  #define ADCA_ADLLMT2                  *((volatile word *)0x0000F213)


  /*** ADCA_ADLLMT3 - ADCA Low Limit Register 3; 0x0000F214 ***/
  union {
    word Word;
  } ADCA_ADLLMT3_STR;
  
  #define ADCA_ADLLMT3_LLMT0_MASK       8U
  #define ADCA_ADLLMT3_LLMT1_MASK       16U
  #define ADCA_ADLLMT3_LLMT2_MASK       32U
  #define ADCA_ADLLMT3_LLMT3_MASK       64U
  #define ADCA_ADLLMT3_LLMT4_MASK       128U
  #define ADCA_ADLLMT3_LLMT5_MASK       256U
  #define ADCA_ADLLMT3_LLMT6_MASK       512U
  #define ADCA_ADLLMT3_LLMT7_MASK       1024U
  #define ADCA_ADLLMT3_LLMT8_MASK       2048U
  #define ADCA_ADLLMT3_LLMT9_MASK       4096U
  #define ADCA_ADLLMT3_LLMT10_MASK      8192U
  #define ADCA_ADLLMT3_LLMT11_MASK      16384U
  #define ADCA_ADLLMT3_LLMT_MASK        32760U
  #define ADCA_ADLLMT3_LLMT_BITNUM      3U
  #define ADCA_ADLLMT3                  *((volatile word *)0x0000F214)


  /*** ADCA_ADLLMT4 - ADCA Low Limit Register 4; 0x0000F215 ***/
  union {
    word Word;
  } ADCA_ADLLMT4_STR;
  
  #define ADCA_ADLLMT4_LLMT0_MASK       8U
  #define ADCA_ADLLMT4_LLMT1_MASK       16U
  #define ADCA_ADLLMT4_LLMT2_MASK       32U
  #define ADCA_ADLLMT4_LLMT3_MASK       64U
  #define ADCA_ADLLMT4_LLMT4_MASK       128U
  #define ADCA_ADLLMT4_LLMT5_MASK       256U
  #define ADCA_ADLLMT4_LLMT6_MASK       512U
  #define ADCA_ADLLMT4_LLMT7_MASK       1024U
  #define ADCA_ADLLMT4_LLMT8_MASK       2048U
  #define ADCA_ADLLMT4_LLMT9_MASK       4096U
  #define ADCA_ADLLMT4_LLMT10_MASK      8192U
  #define ADCA_ADLLMT4_LLMT11_MASK      16384U
  #define ADCA_ADLLMT4_LLMT_MASK        32760U
  #define ADCA_ADLLMT4_LLMT_BITNUM      3U
  #define ADCA_ADLLMT4                  *((volatile word *)0x0000F215)


  /*** ADCA_ADLLMT5 - ADCA Low Limit Register 5; 0x0000F216 ***/
  union {
    word Word;
  } ADCA_ADLLMT5_STR;
  
  #define ADCA_ADLLMT5_LLMT0_MASK       8U
  #define ADCA_ADLLMT5_LLMT1_MASK       16U
  #define ADCA_ADLLMT5_LLMT2_MASK       32U
  #define ADCA_ADLLMT5_LLMT3_MASK       64U
  #define ADCA_ADLLMT5_LLMT4_MASK       128U
  #define ADCA_ADLLMT5_LLMT5_MASK       256U
  #define ADCA_ADLLMT5_LLMT6_MASK       512U
  #define ADCA_ADLLMT5_LLMT7_MASK       1024U
  #define ADCA_ADLLMT5_LLMT8_MASK       2048U
  #define ADCA_ADLLMT5_LLMT9_MASK       4096U
  #define ADCA_ADLLMT5_LLMT10_MASK      8192U
  #define ADCA_ADLLMT5_LLMT11_MASK      16384U
  #define ADCA_ADLLMT5_LLMT_MASK        32760U
  #define ADCA_ADLLMT5_LLMT_BITNUM      3U
  #define ADCA_ADLLMT5                  *((volatile word *)0x0000F216)


  /*** ADCA_ADLLMT6 - ADCA Low Limit Register 6; 0x0000F217 ***/
  union {
    word Word;
  } ADCA_ADLLMT6_STR;
  
  #define ADCA_ADLLMT6_LLMT0_MASK       8U
  #define ADCA_ADLLMT6_LLMT1_MASK       16U
  #define ADCA_ADLLMT6_LLMT2_MASK       32U
  #define ADCA_ADLLMT6_LLMT3_MASK       64U
  #define ADCA_ADLLMT6_LLMT4_MASK       128U
  #define ADCA_ADLLMT6_LLMT5_MASK       256U
  #define ADCA_ADLLMT6_LLMT6_MASK       512U
  #define ADCA_ADLLMT6_LLMT7_MASK       1024U
  #define ADCA_ADLLMT6_LLMT8_MASK       2048U
  #define ADCA_ADLLMT6_LLMT9_MASK       4096U
  #define ADCA_ADLLMT6_LLMT10_MASK      8192U
  #define ADCA_ADLLMT6_LLMT11_MASK      16384U
  #define ADCA_ADLLMT6_LLMT_MASK        32760U
  #define ADCA_ADLLMT6_LLMT_BITNUM      3U
  #define ADCA_ADLLMT6                  *((volatile word *)0x0000F217)


  /*** ADCA_ADLLMT7 - ADCA Low Limit Register 7; 0x0000F218 ***/
  union {
    word Word;
  } ADCA_ADLLMT7_STR;
  
  #define ADCA_ADLLMT7_LLMT0_MASK       8U
  #define ADCA_ADLLMT7_LLMT1_MASK       16U
  #define ADCA_ADLLMT7_LLMT2_MASK       32U
  #define ADCA_ADLLMT7_LLMT3_MASK       64U
  #define ADCA_ADLLMT7_LLMT4_MASK       128U
  #define ADCA_ADLLMT7_LLMT5_MASK       256U
  #define ADCA_ADLLMT7_LLMT6_MASK       512U
  #define ADCA_ADLLMT7_LLMT7_MASK       1024U
  #define ADCA_ADLLMT7_LLMT8_MASK       2048U
  #define ADCA_ADLLMT7_LLMT9_MASK       4096U
  #define ADCA_ADLLMT7_LLMT10_MASK      8192U
  #define ADCA_ADLLMT7_LLMT11_MASK      16384U
  #define ADCA_ADLLMT7_LLMT_MASK        32760U
  #define ADCA_ADLLMT7_LLMT_BITNUM      3U
  #define ADCA_ADLLMT7                  *((volatile word *)0x0000F218)


  /*** ADCA_ADHLMT0 - ADCA High Limit Register 0; 0x0000F219 ***/
  union {
    word Word;
  } ADCA_ADHLMT0_STR;
  
  #define ADCA_ADHLMT0_HLMT0_MASK       8U
  #define ADCA_ADHLMT0_HLMT1_MASK       16U
  #define ADCA_ADHLMT0_HLMT2_MASK       32U
  #define ADCA_ADHLMT0_HLMT3_MASK       64U
  #define ADCA_ADHLMT0_HLMT4_MASK       128U
  #define ADCA_ADHLMT0_HLMT5_MASK       256U
  #define ADCA_ADHLMT0_HLMT6_MASK       512U
  #define ADCA_ADHLMT0_HLMT7_MASK       1024U
  #define ADCA_ADHLMT0_HLMT8_MASK       2048U
  #define ADCA_ADHLMT0_HLMT9_MASK       4096U
  #define ADCA_ADHLMT0_HLMT10_MASK      8192U
  #define ADCA_ADHLMT0_HLMT11_MASK      16384U
  #define ADCA_ADHLMT0_HLMT_MASK        32760U
  #define ADCA_ADHLMT0_HLMT_BITNUM      3U
  #define ADCA_ADHLMT0                  *((volatile word *)0x0000F219)


  /*** ADCA_ADHLMT1 - ADCA High Limit Register 1; 0x0000F21A ***/
  union {
    word Word;
  } ADCA_ADHLMT1_STR;
  
  #define ADCA_ADHLMT1_HLMT0_MASK       8U
  #define ADCA_ADHLMT1_HLMT1_MASK       16U
  #define ADCA_ADHLMT1_HLMT2_MASK       32U
  #define ADCA_ADHLMT1_HLMT3_MASK       64U
  #define ADCA_ADHLMT1_HLMT4_MASK       128U
  #define ADCA_ADHLMT1_HLMT5_MASK       256U
  #define ADCA_ADHLMT1_HLMT6_MASK       512U
  #define ADCA_ADHLMT1_HLMT7_MASK       1024U
  #define ADCA_ADHLMT1_HLMT8_MASK       2048U
  #define ADCA_ADHLMT1_HLMT9_MASK       4096U
  #define ADCA_ADHLMT1_HLMT10_MASK      8192U
  #define ADCA_ADHLMT1_HLMT11_MASK      16384U
  #define ADCA_ADHLMT1_HLMT_MASK        32760U
  #define ADCA_ADHLMT1_HLMT_BITNUM      3U
  #define ADCA_ADHLMT1                  *((volatile word *)0x0000F21A)


  /*** ADCA_ADHLMT2 - ADCA High Limit Register 2; 0x0000F21B ***/
  union {
    word Word;
  } ADCA_ADHLMT2_STR;
  
  #define ADCA_ADHLMT2_HLMT0_MASK       8U
  #define ADCA_ADHLMT2_HLMT1_MASK       16U
  #define ADCA_ADHLMT2_HLMT2_MASK       32U
  #define ADCA_ADHLMT2_HLMT3_MASK       64U
  #define ADCA_ADHLMT2_HLMT4_MASK       128U
  #define ADCA_ADHLMT2_HLMT5_MASK       256U
  #define ADCA_ADHLMT2_HLMT6_MASK       512U
  #define ADCA_ADHLMT2_HLMT7_MASK       1024U
  #define ADCA_ADHLMT2_HLMT8_MASK       2048U
  #define ADCA_ADHLMT2_HLMT9_MASK       4096U
  #define ADCA_ADHLMT2_HLMT10_MASK      8192U
  #define ADCA_ADHLMT2_HLMT11_MASK      16384U
  #define ADCA_ADHLMT2_HLMT_MASK        32760U
  #define ADCA_ADHLMT2_HLMT_BITNUM      3U
  #define ADCA_ADHLMT2                  *((volatile word *)0x0000F21B)


  /*** ADCA_ADHLMT3 - ADCA High Limit Register 3; 0x0000F21C ***/
  union {
    word Word;
  } ADCA_ADHLMT3_STR;
  
  #define ADCA_ADHLMT3_HLMT0_MASK       8U
  #define ADCA_ADHLMT3_HLMT1_MASK       16U
  #define ADCA_ADHLMT3_HLMT2_MASK       32U
  #define ADCA_ADHLMT3_HLMT3_MASK       64U
  #define ADCA_ADHLMT3_HLMT4_MASK       128U
  #define ADCA_ADHLMT3_HLMT5_MASK       256U
  #define ADCA_ADHLMT3_HLMT6_MASK       512U
  #define ADCA_ADHLMT3_HLMT7_MASK       1024U
  #define ADCA_ADHLMT3_HLMT8_MASK       2048U
  #define ADCA_ADHLMT3_HLMT9_MASK       4096U
  #define ADCA_ADHLMT3_HLMT10_MASK      8192U
  #define ADCA_ADHLMT3_HLMT11_MASK      16384U
  #define ADCA_ADHLMT3_HLMT_MASK        32760U
  #define ADCA_ADHLMT3_HLMT_BITNUM      3U
  #define ADCA_ADHLMT3                  *((volatile word *)0x0000F21C)


  /*** ADCA_ADHLMT4 - ADCA High Limit Register 4; 0x0000F21D ***/
  union {
    word Word;
  } ADCA_ADHLMT4_STR;
  
  #define ADCA_ADHLMT4_HLMT0_MASK       8U
  #define ADCA_ADHLMT4_HLMT1_MASK       16U
  #define ADCA_ADHLMT4_HLMT2_MASK       32U
  #define ADCA_ADHLMT4_HLMT3_MASK       64U
  #define ADCA_ADHLMT4_HLMT4_MASK       128U
  #define ADCA_ADHLMT4_HLMT5_MASK       256U
  #define ADCA_ADHLMT4_HLMT6_MASK       512U
  #define ADCA_ADHLMT4_HLMT7_MASK       1024U
  #define ADCA_ADHLMT4_HLMT8_MASK       2048U
  #define ADCA_ADHLMT4_HLMT9_MASK       4096U
  #define ADCA_ADHLMT4_HLMT10_MASK      8192U
  #define ADCA_ADHLMT4_HLMT11_MASK      16384U
  #define ADCA_ADHLMT4_HLMT_MASK        32760U
  #define ADCA_ADHLMT4_HLMT_BITNUM      3U
  #define ADCA_ADHLMT4                  *((volatile word *)0x0000F21D)


  /*** ADCA_ADHLMT5 - ADCA High Limit Register 5; 0x0000F21E ***/
  union {
    word Word;
  } ADCA_ADHLMT5_STR;
  
  #define ADCA_ADHLMT5_HLMT0_MASK       8U
  #define ADCA_ADHLMT5_HLMT1_MASK       16U
  #define ADCA_ADHLMT5_HLMT2_MASK       32U
  #define ADCA_ADHLMT5_HLMT3_MASK       64U
  #define ADCA_ADHLMT5_HLMT4_MASK       128U
  #define ADCA_ADHLMT5_HLMT5_MASK       256U
  #define ADCA_ADHLMT5_HLMT6_MASK       512U
  #define ADCA_ADHLMT5_HLMT7_MASK       1024U
  #define ADCA_ADHLMT5_HLMT8_MASK       2048U
  #define ADCA_ADHLMT5_HLMT9_MASK       4096U
  #define ADCA_ADHLMT5_HLMT10_MASK      8192U
  #define ADCA_ADHLMT5_HLMT11_MASK      16384U
  #define ADCA_ADHLMT5_HLMT_MASK        32760U
  #define ADCA_ADHLMT5_HLMT_BITNUM      3U
  #define ADCA_ADHLMT5                  *((volatile word *)0x0000F21E)


  /*** ADCA_ADHLMT6 - ADCA High Limit Register 6; 0x0000F21F ***/
  union {
    word Word;
  } ADCA_ADHLMT6_STR;
  
  #define ADCA_ADHLMT6_HLMT0_MASK       8U
  #define ADCA_ADHLMT6_HLMT1_MASK       16U
  #define ADCA_ADHLMT6_HLMT2_MASK       32U
  #define ADCA_ADHLMT6_HLMT3_MASK       64U
  #define ADCA_ADHLMT6_HLMT4_MASK       128U
  #define ADCA_ADHLMT6_HLMT5_MASK       256U
  #define ADCA_ADHLMT6_HLMT6_MASK       512U
  #define ADCA_ADHLMT6_HLMT7_MASK       1024U
  #define ADCA_ADHLMT6_HLMT8_MASK       2048U
  #define ADCA_ADHLMT6_HLMT9_MASK       4096U
  #define ADCA_ADHLMT6_HLMT10_MASK      8192U
  #define ADCA_ADHLMT6_HLMT11_MASK      16384U
  #define ADCA_ADHLMT6_HLMT_MASK        32760U
  #define ADCA_ADHLMT6_HLMT_BITNUM      3U
  #define ADCA_ADHLMT6                  *((volatile word *)0x0000F21F)


  /*** ADCA_ADHLMT7 - ADCA High Limit Register 7; 0x0000F220 ***/
  union {
    word Word;
  } ADCA_ADHLMT7_STR;
  
  #define ADCA_ADHLMT7_HLMT0_MASK       8U
  #define ADCA_ADHLMT7_HLMT1_MASK       16U
  #define ADCA_ADHLMT7_HLMT2_MASK       32U
  #define ADCA_ADHLMT7_HLMT3_MASK       64U
  #define ADCA_ADHLMT7_HLMT4_MASK       128U
  #define ADCA_ADHLMT7_HLMT5_MASK       256U
  #define ADCA_ADHLMT7_HLMT6_MASK       512U
  #define ADCA_ADHLMT7_HLMT7_MASK       1024U
  #define ADCA_ADHLMT7_HLMT8_MASK       2048U
  #define ADCA_ADHLMT7_HLMT9_MASK       4096U
  #define ADCA_ADHLMT7_HLMT10_MASK      8192U
  #define ADCA_ADHLMT7_HLMT11_MASK      16384U
  #define ADCA_ADHLMT7_HLMT_MASK        32760U
  #define ADCA_ADHLMT7_HLMT_BITNUM      3U
  #define ADCA_ADHLMT7                  *((volatile word *)0x0000F220)


  /*** ADCA_ADOFS0 - ADCA Offset Register 0; 0x0000F221 ***/
  union {
    word Word;
  } ADCA_ADOFS0_STR;
  
  #define ADCA_ADOFS0_OFFSET0_MASK      8U
  #define ADCA_ADOFS0_OFFSET1_MASK      16U
  #define ADCA_ADOFS0_OFFSET2_MASK      32U
  #define ADCA_ADOFS0_OFFSET3_MASK      64U
  #define ADCA_ADOFS0_OFFSET4_MASK      128U
  #define ADCA_ADOFS0_OFFSET5_MASK      256U
  #define ADCA_ADOFS0_OFFSET6_MASK      512U
  #define ADCA_ADOFS0_OFFSET7_MASK      1024U
  #define ADCA_ADOFS0_OFFSET8_MASK      2048U
  #define ADCA_ADOFS0_OFFSET9_MASK      4096U
  #define ADCA_ADOFS0_OFFSET10_MASK     8192U
  #define ADCA_ADOFS0_OFFSET11_MASK     16384U
  #define ADCA_ADOFS0_OFFSET_MASK       32760U
  #define ADCA_ADOFS0_OFFSET_BITNUM     3U
  #define ADCA_ADOFS0                   *((volatile word *)0x0000F221)


  /*** ADCA_ADOFS1 - ADCA Offset Register 1; 0x0000F222 ***/
  union {
    word Word;
  } ADCA_ADOFS1_STR;
  
  #define ADCA_ADOFS1_OFFSET0_MASK      8U
  #define ADCA_ADOFS1_OFFSET1_MASK      16U
  #define ADCA_ADOFS1_OFFSET2_MASK      32U
  #define ADCA_ADOFS1_OFFSET3_MASK      64U
  #define ADCA_ADOFS1_OFFSET4_MASK      128U
  #define ADCA_ADOFS1_OFFSET5_MASK      256U
  #define ADCA_ADOFS1_OFFSET6_MASK      512U
  #define ADCA_ADOFS1_OFFSET7_MASK      1024U
  #define ADCA_ADOFS1_OFFSET8_MASK      2048U
  #define ADCA_ADOFS1_OFFSET9_MASK      4096U
  #define ADCA_ADOFS1_OFFSET10_MASK     8192U
  #define ADCA_ADOFS1_OFFSET11_MASK     16384U
  #define ADCA_ADOFS1_OFFSET_MASK       32760U
  #define ADCA_ADOFS1_OFFSET_BITNUM     3U
  #define ADCA_ADOFS1                   *((volatile word *)0x0000F222)


  /*** ADCA_ADOFS2 - ADCA Offset Register 2; 0x0000F223 ***/
  union {
    word Word;
  } ADCA_ADOFS2_STR;
  
  #define ADCA_ADOFS2_OFFSET0_MASK      8U
  #define ADCA_ADOFS2_OFFSET1_MASK      16U
  #define ADCA_ADOFS2_OFFSET2_MASK      32U
  #define ADCA_ADOFS2_OFFSET3_MASK      64U
  #define ADCA_ADOFS2_OFFSET4_MASK      128U
  #define ADCA_ADOFS2_OFFSET5_MASK      256U
  #define ADCA_ADOFS2_OFFSET6_MASK      512U
  #define ADCA_ADOFS2_OFFSET7_MASK      1024U
  #define ADCA_ADOFS2_OFFSET8_MASK      2048U
  #define ADCA_ADOFS2_OFFSET9_MASK      4096U
  #define ADCA_ADOFS2_OFFSET10_MASK     8192U
  #define ADCA_ADOFS2_OFFSET11_MASK     16384U
  #define ADCA_ADOFS2_OFFSET_MASK       32760U
  #define ADCA_ADOFS2_OFFSET_BITNUM     3U
  #define ADCA_ADOFS2                   *((volatile word *)0x0000F223)


  /*** ADCA_ADOFS3 - ADCA Offset Register 3; 0x0000F224 ***/
  union {
    word Word;
  } ADCA_ADOFS3_STR;
  
  #define ADCA_ADOFS3_OFFSET0_MASK      8U
  #define ADCA_ADOFS3_OFFSET1_MASK      16U
  #define ADCA_ADOFS3_OFFSET2_MASK      32U
  #define ADCA_ADOFS3_OFFSET3_MASK      64U
  #define ADCA_ADOFS3_OFFSET4_MASK      128U
  #define ADCA_ADOFS3_OFFSET5_MASK      256U
  #define ADCA_ADOFS3_OFFSET6_MASK      512U
  #define ADCA_ADOFS3_OFFSET7_MASK      1024U
  #define ADCA_ADOFS3_OFFSET8_MASK      2048U
  #define ADCA_ADOFS3_OFFSET9_MASK      4096U
  #define ADCA_ADOFS3_OFFSET10_MASK     8192U
  #define ADCA_ADOFS3_OFFSET11_MASK     16384U
  #define ADCA_ADOFS3_OFFSET_MASK       32760U
  #define ADCA_ADOFS3_OFFSET_BITNUM     3U
  #define ADCA_ADOFS3                   *((volatile word *)0x0000F224)


  /*** ADCA_ADOFS4 - ADCA Offset Register 4; 0x0000F225 ***/
  union {
    word Word;
  } ADCA_ADOFS4_STR;
  
  #define ADCA_ADOFS4_OFFSET0_MASK      8U
  #define ADCA_ADOFS4_OFFSET1_MASK      16U
  #define ADCA_ADOFS4_OFFSET2_MASK      32U
  #define ADCA_ADOFS4_OFFSET3_MASK      64U
  #define ADCA_ADOFS4_OFFSET4_MASK      128U
  #define ADCA_ADOFS4_OFFSET5_MASK      256U
  #define ADCA_ADOFS4_OFFSET6_MASK      512U
  #define ADCA_ADOFS4_OFFSET7_MASK      1024U
  #define ADCA_ADOFS4_OFFSET8_MASK      2048U
  #define ADCA_ADOFS4_OFFSET9_MASK      4096U
  #define ADCA_ADOFS4_OFFSET10_MASK     8192U
  #define ADCA_ADOFS4_OFFSET11_MASK     16384U
  #define ADCA_ADOFS4_OFFSET_MASK       32760U
  #define ADCA_ADOFS4_OFFSET_BITNUM     3U
  #define ADCA_ADOFS4                   *((volatile word *)0x0000F225)


  /*** ADCA_ADOFS5 - ADCA Offset Register 5; 0x0000F226 ***/
  union {
    word Word;
  } ADCA_ADOFS5_STR;
  
  #define ADCA_ADOFS5_OFFSET0_MASK      8U
  #define ADCA_ADOFS5_OFFSET1_MASK      16U
  #define ADCA_ADOFS5_OFFSET2_MASK      32U
  #define ADCA_ADOFS5_OFFSET3_MASK      64U
  #define ADCA_ADOFS5_OFFSET4_MASK      128U
  #define ADCA_ADOFS5_OFFSET5_MASK      256U
  #define ADCA_ADOFS5_OFFSET6_MASK      512U
  #define ADCA_ADOFS5_OFFSET7_MASK      1024U
  #define ADCA_ADOFS5_OFFSET8_MASK      2048U
  #define ADCA_ADOFS5_OFFSET9_MASK      4096U
  #define ADCA_ADOFS5_OFFSET10_MASK     8192U
  #define ADCA_ADOFS5_OFFSET11_MASK     16384U
  #define ADCA_ADOFS5_OFFSET_MASK       32760U
  #define ADCA_ADOFS5_OFFSET_BITNUM     3U
  #define ADCA_ADOFS5                   *((volatile word *)0x0000F226)


  /*** ADCA_ADOFS6 - ADCA Offset Register 6; 0x0000F227 ***/
  union {
    word Word;
  } ADCA_ADOFS6_STR;
  
  #define ADCA_ADOFS6_OFFSET0_MASK      8U
  #define ADCA_ADOFS6_OFFSET1_MASK      16U
  #define ADCA_ADOFS6_OFFSET2_MASK      32U
  #define ADCA_ADOFS6_OFFSET3_MASK      64U
  #define ADCA_ADOFS6_OFFSET4_MASK      128U
  #define ADCA_ADOFS6_OFFSET5_MASK      256U
  #define ADCA_ADOFS6_OFFSET6_MASK      512U
  #define ADCA_ADOFS6_OFFSET7_MASK      1024U
  #define ADCA_ADOFS6_OFFSET8_MASK      2048U
  #define ADCA_ADOFS6_OFFSET9_MASK      4096U
  #define ADCA_ADOFS6_OFFSET10_MASK     8192U
  #define ADCA_ADOFS6_OFFSET11_MASK     16384U
  #define ADCA_ADOFS6_OFFSET_MASK       32760U
  #define ADCA_ADOFS6_OFFSET_BITNUM     3U
  #define ADCA_ADOFS6                   *((volatile word *)0x0000F227)


  /*** ADCA_ADOFS7 - ADCA Offset Register 7; 0x0000F228 ***/
  union {
    word Word;
  } ADCA_ADOFS7_STR;
  
  #define ADCA_ADOFS7_OFFSET0_MASK      8U
  #define ADCA_ADOFS7_OFFSET1_MASK      16U
  #define ADCA_ADOFS7_OFFSET2_MASK      32U
  #define ADCA_ADOFS7_OFFSET3_MASK      64U
  #define ADCA_ADOFS7_OFFSET4_MASK      128U
  #define ADCA_ADOFS7_OFFSET5_MASK      256U
  #define ADCA_ADOFS7_OFFSET6_MASK      512U
  #define ADCA_ADOFS7_OFFSET7_MASK      1024U
  #define ADCA_ADOFS7_OFFSET8_MASK      2048U
  #define ADCA_ADOFS7_OFFSET9_MASK      4096U
  #define ADCA_ADOFS7_OFFSET10_MASK     8192U
  #define ADCA_ADOFS7_OFFSET11_MASK     16384U
  #define ADCA_ADOFS7_OFFSET_MASK       32760U
  #define ADCA_ADOFS7_OFFSET_BITNUM     3U
  #define ADCA_ADOFS7                   *((volatile word *)0x0000F228)


  /*** ADCA_ADPOWER - ADCA Power Control Register; 0x0000F229 ***/
  union {
    word Word;
  } ADCA_ADPOWER_STR;
  
  #define ADCA_ADPOWER_PD0_MASK         1U
  #define ADCA_ADPOWER_PD1_MASK         2U
  #define ADCA_ADPOWER_PD2_MASK         4U
  #define ADCA_ADPOWER_PSM_MASK         8U
  #define ADCA_ADPOWER_PUDELAY0_MASK    16U
  #define ADCA_ADPOWER_PUDELAY1_MASK    32U
  #define ADCA_ADPOWER_PUDELAY2_MASK    64U
  #define ADCA_ADPOWER_PUDELAY3_MASK    128U
  #define ADCA_ADPOWER_PUDELAY4_MASK    256U
  #define ADCA_ADPOWER_PUDELAY5_MASK    512U
  #define ADCA_ADPOWER_PSTS0_MASK       1024U
  #define ADCA_ADPOWER_PSTS1_MASK       2048U
  #define ADCA_ADPOWER_PSTS2_MASK       4096U
  #define ADCA_ADPOWER_PD_MASK          7U
  #define ADCA_ADPOWER_PD_BITNUM        0U
  #define ADCA_ADPOWER_PUDELAY_MASK     1008U
  #define ADCA_ADPOWER_PUDELAY_BITNUM   4U
  #define ADCA_ADPOWER_PSTS_MASK        7168U
  #define ADCA_ADPOWER_PSTS_BITNUM      10U
  #define ADCA_ADPOWER                  *((volatile word *)0x0000F229)


  /*** ADCA_CAL - ADCA Calibration Register; 0x0000F22A ***/
  union {
    word Word;
  } ADCA_CAL_STR;
  
  #define ADCA_CAL_CAL0_MASK            1U
  #define ADCA_CAL_CRS0_MASK            2U
  #define ADCA_CAL_CAL1_MASK            4U
  #define ADCA_CAL_CRS1_MASK            8U
  #define ADCA_CAL                      *((volatile word *)0x0000F22A)


  word Reserved0[69];                  /* Reserved (unused) registers */

} ADCA_PRPH;

/******************************************
*** Peripheral TSENSOR
*******************************************/
typedef volatile struct {
  /*** TSENSOR_CONTROL - Teperature sensor control registr.; 0x0000F270 ***/
  union {
    word Word;
  } TSENSOR_CONTROL_STR;
  
  #define TSENSOR_CONTROL_PWR_MASK      1U
  #define TSENSOR_CONTROL               *((volatile word *)0x0000F270)


  word Reserved0[15];                  /* Reserved (unused) registers */

} TSENSOR_PRPH;

/******************************************
*** Peripheral SCI0
*******************************************/
typedef volatile struct {
  /*** SCI0_SCIBR - SCI0 Baud Rate Register; 0x0000F280 ***/
  union {
    word Word;
  } SCI0_SCIBR_STR;
  
  #define SCI0_SCIBR_SBR0_MASK          1U
  #define SCI0_SCIBR_SBR1_MASK          2U
  #define SCI0_SCIBR_SBR2_MASK          4U
  #define SCI0_SCIBR_SBR3_MASK          8U
  #define SCI0_SCIBR_SBR4_MASK          16U
  #define SCI0_SCIBR_SBR5_MASK          32U
  #define SCI0_SCIBR_SBR6_MASK          64U
  #define SCI0_SCIBR_SBR7_MASK          128U
  #define SCI0_SCIBR_SBR8_MASK          256U
  #define SCI0_SCIBR_SBR9_MASK          512U
  #define SCI0_SCIBR_SBR10_MASK         1024U
  #define SCI0_SCIBR_SBR11_MASK         2048U
  #define SCI0_SCIBR_SBR12_MASK         4096U
  #define SCI0_SCIBR_SBR_MASK           8191U
  #define SCI0_SCIBR_SBR_BITNUM         0U
  #define SCI0_SCIBR                    *((volatile word *)0x0000F280)


  /*** SCI0_SCICR - SCI0 Control Register; 0x0000F281 ***/
  union {
    word Word;
  } SCI0_SCICR_STR;
  
  #define SCI0_SCICR_SBK_MASK           1U
  #define SCI0_SCICR_RWU_MASK           2U
  #define SCI0_SCICR_RE_MASK            4U
  #define SCI0_SCICR_TE_MASK            8U
  #define SCI0_SCICR_REIE_MASK          16U
  #define SCI0_SCICR_RFIE_MASK          32U
  #define SCI0_SCICR_TIIE_MASK          64U
  #define SCI0_SCICR_TEIE_MASK          128U
  #define SCI0_SCICR_PT_MASK            256U
  #define SCI0_SCICR_PE_MASK            512U
  #define SCI0_SCICR_POL_MASK           1024U
  #define SCI0_SCICR_WAKE_MASK          2048U
  #define SCI0_SCICR_M_MASK             4096U
  #define SCI0_SCICR_RSRC_MASK          8192U
  #define SCI0_SCICR_SWAI_MASK          16384U
  #define SCI0_SCICR_LOOP_MASK          32768U
  #define SCI0_SCICR                    *((volatile word *)0x0000F281)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SCI0_SCISR - SCI0 Status Register; 0x0000F283 ***/
  union {
    word Word;
  } SCI0_SCISR_STR;
  
  #define SCI0_SCISR_RAF_MASK           1U
  #define SCI0_SCISR_PF_MASK            256U
  #define SCI0_SCISR_FE_MASK            512U
  #define SCI0_SCISR_NF_MASK            1024U
  #define SCI0_SCISR_OR_MASK            2048U
  #define SCI0_SCISR_RIDLE_MASK         4096U
  #define SCI0_SCISR_RDRF_MASK          8192U
  #define SCI0_SCISR_TIDLE_MASK         16384U
  #define SCI0_SCISR_TDRE_MASK          32768U
  #define SCI0_SCISR                    *((volatile word *)0x0000F283)


  /*** SCI0_SCIDR - SCI0 Data Register; 0x0000F284 ***/
  union {
    word Word;
  } SCI0_SCIDR_STR;
  
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI0_SCIDR                    *((volatile word *)0x0000F284)


  word Reserved1[11];                  /* Reserved (unused) registers */

} SCI0_PRPH;

/******************************************
*** Peripheral SCI1
*******************************************/
typedef volatile struct {
  /*** SCI1_SCIBR - SCI1 Baud Rate Register; 0x0000F290 ***/
  union {
    word Word;
  } SCI1_SCIBR_STR;
  
  #define SCI1_SCIBR_SBR0_MASK          1U
  #define SCI1_SCIBR_SBR1_MASK          2U
  #define SCI1_SCIBR_SBR2_MASK          4U
  #define SCI1_SCIBR_SBR3_MASK          8U
  #define SCI1_SCIBR_SBR4_MASK          16U
  #define SCI1_SCIBR_SBR5_MASK          32U
  #define SCI1_SCIBR_SBR6_MASK          64U
  #define SCI1_SCIBR_SBR7_MASK          128U
  #define SCI1_SCIBR_SBR8_MASK          256U
  #define SCI1_SCIBR_SBR9_MASK          512U
  #define SCI1_SCIBR_SBR10_MASK         1024U
  #define SCI1_SCIBR_SBR11_MASK         2048U
  #define SCI1_SCIBR_SBR12_MASK         4096U
  #define SCI1_SCIBR_SBR_MASK           8191U
  #define SCI1_SCIBR_SBR_BITNUM         0U
  #define SCI1_SCIBR                    *((volatile word *)0x0000F290)


  /*** SCI1_SCICR - SCI1 Control Register; 0x0000F291 ***/
  union {
    word Word;
  } SCI1_SCICR_STR;
  
  #define SCI1_SCICR_SBK_MASK           1U
  #define SCI1_SCICR_RWU_MASK           2U
  #define SCI1_SCICR_RE_MASK            4U
  #define SCI1_SCICR_TE_MASK            8U
  #define SCI1_SCICR_REIE_MASK          16U
  #define SCI1_SCICR_RFIE_MASK          32U
  #define SCI1_SCICR_TIIE_MASK          64U
  #define SCI1_SCICR_TEIE_MASK          128U
  #define SCI1_SCICR_PT_MASK            256U
  #define SCI1_SCICR_PE_MASK            512U
  #define SCI1_SCICR_POL_MASK           1024U
  #define SCI1_SCICR_WAKE_MASK          2048U
  #define SCI1_SCICR_M_MASK             4096U
  #define SCI1_SCICR_RSRC_MASK          8192U
  #define SCI1_SCICR_SWAI_MASK          16384U
  #define SCI1_SCICR_LOOP_MASK          32768U
  #define SCI1_SCICR                    *((volatile word *)0x0000F291)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SCI1_SCISR - SCI1 Status Register; 0x0000F293 ***/
  union {
    word Word;
  } SCI1_SCISR_STR;
  
  #define SCI1_SCISR_RAF_MASK           1U
  #define SCI1_SCISR_PF_MASK            256U
  #define SCI1_SCISR_FE_MASK            512U
  #define SCI1_SCISR_NF_MASK            1024U
  #define SCI1_SCISR_OR_MASK            2048U
  #define SCI1_SCISR_RIDLE_MASK         4096U
  #define SCI1_SCISR_RDRF_MASK          8192U
  #define SCI1_SCISR_TIDLE_MASK         16384U
  #define SCI1_SCISR_TDRE_MASK          32768U
  #define SCI1_SCISR                    *((volatile word *)0x0000F293)


  /*** SCI1_SCIDR - SCI1 Data Register; 0x0000F294 ***/
  union {
    word Word;
  } SCI1_SCIDR_STR;
  
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI1_SCIDR                    *((volatile word *)0x0000F294)


  word Reserved1[11];                  /* Reserved (unused) registers */

} SCI1_PRPH;

/******************************************
*** Peripheral SPI0
*******************************************/
typedef volatile struct {
  /*** SPI0_SCR - SPI 0 Status and Control Register; 0x0000F2A0 ***/
  union {
    word Word;
  } SPI0_SCR_STR;
  
  #define SPI0_SCR_SPTE_MASK            1U
  #define SPI0_SCR_MODF_MASK            2U
  #define SPI0_SCR_OVRF_MASK            4U
  #define SPI0_SCR_SPRF_MASK            8U
  #define SPI0_SCR_SPTIE_MASK           16U
  #define SPI0_SCR_SPE_MASK             32U
  #define SPI0_SCR_CPHA_MASK            64U
  #define SPI0_SCR_CPOL_MASK            128U
  #define SPI0_SCR_SPMSTR_MASK          256U
  #define SPI0_SCR_SPRIE_MASK           512U
  #define SPI0_SCR_MODFEN_MASK          1024U
  #define SPI0_SCR_ERRIE_MASK           2048U
  #define SPI0_SCR_DSO_MASK             4096U
  #define SPI0_SCR_SPR0_MASK            8192U
  #define SPI0_SCR_SPR1_MASK            16384U
  #define SPI0_SCR_SPR2_MASK            32768U
  #define SPI0_SCR_SPR_MASK             57344U
  #define SPI0_SCR_SPR_BITNUM           13U
  #define SPI0_SCR                      *((volatile word *)0x0000F2A0)


  /*** SPI0_DSR - SPI 0 Data Size and Control Register; 0x0000F2A1 ***/
  union {
    word Word;
  } SPI0_DSR_STR;
  
  #define SPI0_DSR_DS0_MASK             1U
  #define SPI0_DSR_DS1_MASK             2U
  #define SPI0_DSR_DS2_MASK             4U
  #define SPI0_DSR_DS3_MASK             8U
  #define SPI0_DSR_RDMAEN_MASK          8192U
  #define SPI0_DSR_TDMAEN_MASK          16384U
  #define SPI0_DSR_WOM_MASK             32768U
  #define SPI0_DSR_DS_MASK              15U
  #define SPI0_DSR_DS_BITNUM            0U
  #define SPI0_DSR                      *((volatile word *)0x0000F2A1)


  /*** SPI0_DRR - SPI 0 Data Receive Register; 0x0000F2A2 ***/
  union {
    word Word;
  } SPI0_DRR_STR;
  
  #define SPI0_DRR                      *((volatile word *)0x0000F2A2)


  /*** SPI0_DTR - SPI 0 Data Transmit Register; 0x0000F2A3 ***/
  union {
    word Word;
  } SPI0_DTR_STR;
  
  #define SPI0_DTR                      *((volatile word *)0x0000F2A3)


  word Reserved0[12];                  /* Reserved (unused) registers */

} SPI0_PRPH;

/******************************************
*** Peripheral SPI1
*******************************************/
typedef volatile struct {
  /*** SPI1_SCR - SPI 1 Status and Control Register; 0x0000F2B0 ***/
  union {
    word Word;
  } SPI1_SCR_STR;
  
  #define SPI1_SCR_SPTE_MASK            1U
  #define SPI1_SCR_MODF_MASK            2U
  #define SPI1_SCR_OVRF_MASK            4U
  #define SPI1_SCR_SPRF_MASK            8U
  #define SPI1_SCR_SPTIE_MASK           16U
  #define SPI1_SCR_SPE_MASK             32U
  #define SPI1_SCR_CPHA_MASK            64U
  #define SPI1_SCR_CPOL_MASK            128U
  #define SPI1_SCR_SPMSTR_MASK          256U
  #define SPI1_SCR_SPRIE_MASK           512U
  #define SPI1_SCR_MODFEN_MASK          1024U
  #define SPI1_SCR_ERRIE_MASK           2048U
  #define SPI1_SCR_DSO_MASK             4096U
  #define SPI1_SCR_SPR0_MASK            8192U
  #define SPI1_SCR_SPR1_MASK            16384U
  #define SPI1_SCR_SPR2_MASK            32768U
  #define SPI1_SCR_SPR_MASK             57344U
  #define SPI1_SCR_SPR_BITNUM           13U
  #define SPI1_SCR                      *((volatile word *)0x0000F2B0)


  /*** SPI1_DSR - SPI 1 Data Size and Control Register; 0x0000F2B1 ***/
  union {
    word Word;
  } SPI1_DSR_STR;
  
  #define SPI1_DSR_DS0_MASK             1U
  #define SPI1_DSR_DS1_MASK             2U
  #define SPI1_DSR_DS2_MASK             4U
  #define SPI1_DSR_DS3_MASK             8U
  #define SPI1_DSR_RDMAEN_MASK          8192U
  #define SPI1_DSR_TDMAEN_MASK          16384U
  #define SPI1_DSR_WOM_MASK             32768U
  #define SPI1_DSR_DS_MASK              15U
  #define SPI1_DSR_DS_BITNUM            0U
  #define SPI1_DSR                      *((volatile word *)0x0000F2B1)


  /*** SPI1_DRR - SPI 1 Data Receive Register; 0x0000F2B2 ***/
  union {
    word Word;
  } SPI1_DRR_STR;
  
  #define SPI1_DRR                      *((volatile word *)0x0000F2B2)


  /*** SPI1_DTR - SPI 1 Data Transmit Register; 0x0000F2B3 ***/
  union {
    word Word;
  } SPI1_DTR_STR;
  
  #define SPI1_DTR                      *((volatile word *)0x0000F2B3)


  word Reserved0[12];                  /* Reserved (unused) registers */

} SPI1_PRPH;

/******************************************
*** Peripheral COP
*******************************************/
typedef volatile struct {
  /*** COPCTL - COP Control Register; 0x0000F2C0 ***/
  union {
    word Word;
  } COPCTL_STR;
  
  #define COPCTL_CWP_MASK               1U
  #define COPCTL_CEN_MASK               2U
  #define COPCTL_CWEN_MASK              4U
  #define COPCTL_CSEN_MASK              8U
  #define COPCTL_BYPS_MASK              16U
  #define COPCTL                        *((volatile word *)0x0000F2C0)


  /*** COPTO - Timeout Register; 0x0000F2C1 ***/
  union {
    word Word;
  } COPTO_STR;
  
  #define COPTO_TIMEOUT0_MASK           1U
  #define COPTO_TIMEOUT1_MASK           2U
  #define COPTO_TIMEOUT2_MASK           4U
  #define COPTO_TIMEOUT3_MASK           8U
  #define COPTO_TIMEOUT4_MASK           16U
  #define COPTO_TIMEOUT5_MASK           32U
  #define COPTO_TIMEOUT6_MASK           64U
  #define COPTO_TIMEOUT7_MASK           128U
  #define COPTO_TIMEOUT8_MASK           256U
  #define COPTO_TIMEOUT9_MASK           512U
  #define COPTO_TIMEOUT10_MASK          1024U
  #define COPTO_TIMEOUT11_MASK          2048U
  #define COPTO_TIMEOUT12_MASK          4096U
  #define COPTO_TIMEOUT13_MASK          8192U
  #define COPTO_TIMEOUT14_MASK          16384U
  #define COPTO_TIMEOUT15_MASK          32768U
  #define COPTO                         *((volatile word *)0x0000F2C1)


  /*** COPCTR - Counter Register; 0x0000F2C2 ***/
  union {
    word Word;
  } COPCTR_STR;
  
  #define COPCTR                        *((volatile word *)0x0000F2C2)


  word Reserved0[13];                  /* Reserved (unused) registers */

} COP_PRPH;

/******************************************
*** Peripheral CLKGEN
*******************************************/
typedef volatile struct {
  /*** PLLCR - PLL Control Register; 0x0000F2D0 ***/
  union {
    word Word;
  } PLLCR_STR;
  
  #define PLLCR_ZSRC0_MASK              1U
  #define PLLCR_ZSRC1_MASK              2U
  #define PLLCR_PRECS_MASK              4U
  #define PLLCR_PLLPD_MASK              16U
  #define PLLCR_CHPMPTRI_MASK           64U
  #define PLLCR_LCKON_MASK              128U
  #define PLLCR_LOCIE_MASK              2048U
  #define PLLCR_PLLIE00_MASK            4096U
  #define PLLCR_PLLIE01_MASK            8192U
  #define PLLCR_PLLIE10_MASK            16384U
  #define PLLCR_PLLIE11_MASK            32768U
  #define PLLCR_ZSRC_MASK               3U
  #define PLLCR_ZSRC_BITNUM             0U
  #define PLLCR_PLLIE0_MASK             12288U
  #define PLLCR_PLLIE0_BITNUM           12U
  #define PLLCR_PLLIE_10_MASK           49152U
  #define PLLCR_PLLIE_10_BITNUM         14U
  #define PLLCR                         *((volatile word *)0x0000F2D0)


  /*** PLLDB - PLL Divide- by Register; 0x0000F2D1 ***/
  union {
    word Word;
  } PLLDB_STR;
  
  #define PLLDB_PLLDB0_MASK             1U
  #define PLLDB_PLLDB1_MASK             2U
  #define PLLDB_PLLDB2_MASK             4U
  #define PLLDB_PLLDB3_MASK             8U
  #define PLLDB_PLLDB4_MASK             16U
  #define PLLDB_PLLDB5_MASK             32U
  #define PLLDB_PLLDB6_MASK             64U
  #define PLLDB_PLLCID0_MASK            256U
  #define PLLDB_PLLCID1_MASK            512U
  #define PLLDB_PLLCOD0_MASK            1024U
  #define PLLDB_PLLCOD1_MASK            2048U
  #define PLLDB_LORTP0_MASK             4096U
  #define PLLDB_LORTP1_MASK             8192U
  #define PLLDB_LORTP2_MASK             16384U
  #define PLLDB_LORTP3_MASK             32768U
  #define PLLDB_PLLDB_MASK              127U
  #define PLLDB_PLLDB_BITNUM            0U
  #define PLLDB_PLLCID_MASK             768U
  #define PLLDB_PLLCID_BITNUM           8U
  #define PLLDB_PLLCOD_MASK             3072U
  #define PLLDB_PLLCOD_BITNUM           10U
  #define PLLDB_LORTP_MASK              61440U
  #define PLLDB_LORTP_BITNUM            12U
  #define PLLDB                         *((volatile word *)0x0000F2D1)


  /*** PLLSR - PLL Status Register; 0x0000F2D2 ***/
  union {
    word Word;
  } PLLSR_STR;
  
  #define PLLSR_ZSRC0_MASK              1U
  #define PLLSR_ZSRC1_MASK              2U
  #define PLLSR_PLLPDN_MASK             16U
  #define PLLSR_LCK0_MASK               32U
  #define PLLSR_LCK1_MASK               64U
  #define PLLSR_LOCI_MASK               8192U
  #define PLLSR_LOLI0_MASK              16384U
  #define PLLSR_LOLI1_MASK              32768U
  #define PLLSR_ZSRC_MASK               3U
  #define PLLSR_ZSRC_BITNUM             0U
  #define PLLSR_LCK_MASK                96U
  #define PLLSR_LCK_BITNUM              5U
  #define PLLSR_LOLI_MASK               49152U
  #define PLLSR_LOLI_BITNUM             14U
  #define PLLSR                         *((volatile word *)0x0000F2D2)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SHUTDOWN - Shut Down; 0x0000F2D4 ***/
  union {
    word Word;
  } SHUTDOWN_STR;
  
  #define SHUTDOWN_SHUTDOWN0_MASK       1U
  #define SHUTDOWN_SHUTDOWN1_MASK       2U
  #define SHUTDOWN_SHUTDOWN2_MASK       4U
  #define SHUTDOWN_SHUTDOWN3_MASK       8U
  #define SHUTDOWN_SHUTDOWN4_MASK       16U
  #define SHUTDOWN_SHUTDOWN5_MASK       32U
  #define SHUTDOWN_SHUTDOWN6_MASK       64U
  #define SHUTDOWN_SHUTDOWN7_MASK       128U
  #define SHUTDOWN_SHUTDOWN8_MASK       256U
  #define SHUTDOWN_SHUTDOWN9_MASK       512U
  #define SHUTDOWN_SHUTDOWN10_MASK      1024U
  #define SHUTDOWN_SHUTDOWN11_MASK      2048U
  #define SHUTDOWN_SHUTDOWN12_MASK      4096U
  #define SHUTDOWN_SHUTDOWN13_MASK      8192U
  #define SHUTDOWN_SHUTDOWN14_MASK      16384U
  #define SHUTDOWN_SHUTDOWN15_MASK      32768U
  #define SHUTDOWN                      *((volatile word *)0x0000F2D4)


  /*** OSCTL - Oscillator Control Register; 0x0000F2D5 ***/
  union {
    word Word;
  } OSCTL_STR;
  
  #define OSCTL_TRIM0_MASK              1U
  #define OSCTL_TRIM1_MASK              2U
  #define OSCTL_TRIM2_MASK              4U
  #define OSCTL_TRIM3_MASK              8U
  #define OSCTL_TRIM4_MASK              16U
  #define OSCTL_TRIM5_MASK              32U
  #define OSCTL_TRIM6_MASK              64U
  #define OSCTL_TRIM7_MASK              128U
  #define OSCTL_TRIM8_MASK              256U
  #define OSCTL_TRIM9_MASK              512U
  #define OSCTL_CLK_MODE_MASK           4096U
  #define OSCTL_COHL_MASK               8192U
  #define OSCTL_COPD_MASK               16384U
  #define OSCTL_ROPD_MASK               32768U
  #define OSCTL_TRIM_MASK               1023U
  #define OSCTL_TRIM_BITNUM             0U
  #define OSCTL                         *((volatile word *)0x0000F2D5)


  word Reserved1[10];                  /* Reserved (unused) registers */

} CLKGEN_PRPH;

/******************************************
*** Peripheral GPIOA
*******************************************/
typedef volatile struct {
  /*** GPIO_A_PUR - GPIO A Pull-up Enable Register; 0x0000F2E0 ***/
  union {
    word Word;
  } GPIO_A_PUR_STR;
  
  #define GPIO_A_PUR_PU0_MASK           1U
  #define GPIO_A_PUR_PU1_MASK           2U
  #define GPIO_A_PUR_PU2_MASK           4U
  #define GPIO_A_PUR_PU3_MASK           8U
  #define GPIO_A_PUR_PU4_MASK           16U
  #define GPIO_A_PUR_PU5_MASK           32U
  #define GPIO_A_PUR_PU6_MASK           64U
  #define GPIO_A_PUR_PU7_MASK           128U
  #define GPIO_A_PUR_PU8_MASK           256U
  #define GPIO_A_PUR_PU9_MASK           512U
  #define GPIO_A_PUR_PU10_MASK          1024U
  #define GPIO_A_PUR_PU11_MASK          2048U
  #define GPIO_A_PUR_PU12_MASK          4096U
  #define GPIO_A_PUR_PU13_MASK          8192U
  #define GPIO_A_PUR_PU14_MASK          16384U
  #define GPIO_A_PUR_PU15_MASK          32768U
  #define GPIO_A_PUR                    *((volatile word *)0x0000F2E0)


  /*** GPIO_A_DR - GPIO A Data Register; 0x0000F2E1 ***/
  union {
    word Word;
  } GPIO_A_DR_STR;
  
  #define GPIO_A_DR_D0_MASK             1U
  #define GPIO_A_DR_D1_MASK             2U
  #define GPIO_A_DR_D2_MASK             4U
  #define GPIO_A_DR_D3_MASK             8U
  #define GPIO_A_DR_D4_MASK             16U
  #define GPIO_A_DR_D5_MASK             32U
  #define GPIO_A_DR_D6_MASK             64U
  #define GPIO_A_DR_D7_MASK             128U
  #define GPIO_A_DR_D8_MASK             256U
  #define GPIO_A_DR_D9_MASK             512U
  #define GPIO_A_DR_D10_MASK            1024U
  #define GPIO_A_DR_D11_MASK            2048U
  #define GPIO_A_DR_D_MASK              4095U
  #define GPIO_A_DR_D_BITNUM            0U
  #define GPIO_A_DR                     *((volatile word *)0x0000F2E1)


  /*** GPIO_A_DDR - GPIO A Data Direction Register; 0x0000F2E2 ***/
  union {
    word Word;
  } GPIO_A_DDR_STR;
  
  #define GPIO_A_DDR_DD0_MASK           1U
  #define GPIO_A_DDR_DD1_MASK           2U
  #define GPIO_A_DDR_DD2_MASK           4U
  #define GPIO_A_DDR_DD3_MASK           8U
  #define GPIO_A_DDR_DD4_MASK           16U
  #define GPIO_A_DDR_DD5_MASK           32U
  #define GPIO_A_DDR_DD6_MASK           64U
  #define GPIO_A_DDR_DD7_MASK           128U
  #define GPIO_A_DDR_DD8_MASK           256U
  #define GPIO_A_DDR_DD9_MASK           512U
  #define GPIO_A_DDR_DD10_MASK          1024U
  #define GPIO_A_DDR_DD11_MASK          2048U
  #define GPIO_A_DDR_DD12_MASK          4096U
  #define GPIO_A_DDR_DD13_MASK          8192U
  #define GPIO_A_DDR_DD14_MASK          16384U
  #define GPIO_A_DDR_DD15_MASK          32768U
  #define GPIO_A_DDR                    *((volatile word *)0x0000F2E2)


  /*** GPIO_A_PER - GPIO A Peripheral Enable Registers; 0x0000F2E3 ***/
  union {
    word Word;
  } GPIO_A_PER_STR;
  
  #define GPIO_A_PER_PE0_MASK           1U
  #define GPIO_A_PER_PE1_MASK           2U
  #define GPIO_A_PER_PE2_MASK           4U
  #define GPIO_A_PER_PE3_MASK           8U
  #define GPIO_A_PER_PE4_MASK           16U
  #define GPIO_A_PER_PE5_MASK           32U
  #define GPIO_A_PER_PE6_MASK           64U
  #define GPIO_A_PER_PE7_MASK           128U
  #define GPIO_A_PER_PE8_MASK           256U
  #define GPIO_A_PER_PE9_MASK           512U
  #define GPIO_A_PER_PE10_MASK          1024U
  #define GPIO_A_PER_PE11_MASK          2048U
  #define GPIO_A_PER_PE12_MASK          4096U
  #define GPIO_A_PER_PE13_MASK          8192U
  #define GPIO_A_PER_PE14_MASK          16384U
  #define GPIO_A_PER_PE15_MASK          32768U
  #define GPIO_A_PER                    *((volatile word *)0x0000F2E3)


  /*** GPIO_A_IAR - GPIO A Interrupt Assert Register; 0x0000F2E4 ***/
  union {
    word Word;
  } GPIO_A_IAR_STR;
  
  #define GPIO_A_IAR_IA0_MASK           1U
  #define GPIO_A_IAR_IA1_MASK           2U
  #define GPIO_A_IAR_IA2_MASK           4U
  #define GPIO_A_IAR_IA3_MASK           8U
  #define GPIO_A_IAR_IA4_MASK           16U
  #define GPIO_A_IAR_IA5_MASK           32U
  #define GPIO_A_IAR_IA6_MASK           64U
  #define GPIO_A_IAR_IA7_MASK           128U
  #define GPIO_A_IAR_IA8_MASK           256U
  #define GPIO_A_IAR_IA9_MASK           512U
  #define GPIO_A_IAR_IA10_MASK          1024U
  #define GPIO_A_IAR_IA11_MASK          2048U
  #define GPIO_A_IAR_IA12_MASK          4096U
  #define GPIO_A_IAR_IA13_MASK          8192U
  #define GPIO_A_IAR_IA14_MASK          16384U
  #define GPIO_A_IAR_IA15_MASK          32768U
  #define GPIO_A_IAR                    *((volatile word *)0x0000F2E4)


  /*** GPIO_A_IENR - GPIO A Interrupt Enable Register; 0x0000F2E5 ***/
  union {
    word Word;
  } GPIO_A_IENR_STR;
  
  #define GPIO_A_IENR_IEN0_MASK         1U
  #define GPIO_A_IENR_IEN1_MASK         2U
  #define GPIO_A_IENR_IEN2_MASK         4U
  #define GPIO_A_IENR_IEN3_MASK         8U
  #define GPIO_A_IENR_IEN4_MASK         16U
  #define GPIO_A_IENR_IEN5_MASK         32U
  #define GPIO_A_IENR_IEN6_MASK         64U
  #define GPIO_A_IENR_IEN7_MASK         128U
  #define GPIO_A_IENR_IEN8_MASK         256U
  #define GPIO_A_IENR_IEN9_MASK         512U
  #define GPIO_A_IENR_IEN10_MASK        1024U
  #define GPIO_A_IENR_IEN11_MASK        2048U
  #define GPIO_A_IENR_IEN12_MASK        4096U
  #define GPIO_A_IENR_IEN13_MASK        8192U
  #define GPIO_A_IENR_IEN14_MASK        16384U
  #define GPIO_A_IENR_IEN15_MASK        32768U
  #define GPIO_A_IENR                   *((volatile word *)0x0000F2E5)


  /*** GPIO_A_IPOLR - GPIO A Interrupt Polarity Register; 0x0000F2E6 ***/
  union {
    word Word;
  } GPIO_A_IPOLR_STR;
  
  #define GPIO_A_IPOLR_IPOL0_MASK       1U
  #define GPIO_A_IPOLR_IPOL1_MASK       2U
  #define GPIO_A_IPOLR_IPOL2_MASK       4U
  #define GPIO_A_IPOLR_IPOL3_MASK       8U
  #define GPIO_A_IPOLR_IPOL4_MASK       16U
  #define GPIO_A_IPOLR_IPOL5_MASK       32U
  #define GPIO_A_IPOLR_IPOL6_MASK       64U
  #define GPIO_A_IPOLR_IPOL7_MASK       128U
  #define GPIO_A_IPOLR_IPOL8_MASK       256U
  #define GPIO_A_IPOLR_IPOL9_MASK       512U
  #define GPIO_A_IPOLR_IPOL10_MASK      1024U
  #define GPIO_A_IPOLR_IPOL11_MASK      2048U
  #define GPIO_A_IPOLR_IPOL12_MASK      4096U
  #define GPIO_A_IPOLR_IPOL13_MASK      8192U
  #define GPIO_A_IPOLR_IPOL14_MASK      16384U
  #define GPIO_A_IPOLR_IPOL15_MASK      32768U
  #define GPIO_A_IPOLR                  *((volatile word *)0x0000F2E6)


  /*** GPIO_A_IPR - GPIO A Interrupt Pending Register; 0x0000F2E7 ***/
  union {
    word Word;
  } GPIO_A_IPR_STR;
  
  #define GPIO_A_IPR_IP0_MASK           1U
  #define GPIO_A_IPR_IP1_MASK           2U
  #define GPIO_A_IPR_IP2_MASK           4U
  #define GPIO_A_IPR_IP3_MASK           8U
  #define GPIO_A_IPR_IP4_MASK           16U
  #define GPIO_A_IPR_IP5_MASK           32U
  #define GPIO_A_IPR_IP6_MASK           64U
  #define GPIO_A_IPR_IP7_MASK           128U
  #define GPIO_A_IPR_IP8_MASK           256U
  #define GPIO_A_IPR_IP9_MASK           512U
  #define GPIO_A_IPR_IP10_MASK          1024U
  #define GPIO_A_IPR_IP11_MASK          2048U
  #define GPIO_A_IPR_IP12_MASK          4096U
  #define GPIO_A_IPR_IP13_MASK          8192U
  #define GPIO_A_IPR_IP14_MASK          16384U
  #define GPIO_A_IPR_IP15_MASK          32768U
  #define GPIO_A_IPR                    *((volatile word *)0x0000F2E7)


  /*** GPIO_A_IESR - GPIO A Interrupt Edge Sensitive Register; 0x0000F2E8 ***/
  union {
    word Word;
  } GPIO_A_IESR_STR;
  
  #define GPIO_A_IESR_IES0_MASK         1U
  #define GPIO_A_IESR_IES1_MASK         2U
  #define GPIO_A_IESR_IES2_MASK         4U
  #define GPIO_A_IESR_IES3_MASK         8U
  #define GPIO_A_IESR_IES4_MASK         16U
  #define GPIO_A_IESR_IES5_MASK         32U
  #define GPIO_A_IESR_IES6_MASK         64U
  #define GPIO_A_IESR_IES7_MASK         128U
  #define GPIO_A_IESR_IES8_MASK         256U
  #define GPIO_A_IESR_IES9_MASK         512U
  #define GPIO_A_IESR_IES10_MASK        1024U
  #define GPIO_A_IESR_IES11_MASK        2048U
  #define GPIO_A_IESR_IES12_MASK        4096U
  #define GPIO_A_IESR_IES13_MASK        8192U
  #define GPIO_A_IESR_IES14_MASK        16384U
  #define GPIO_A_IESR_IES15_MASK        32768U
  #define GPIO_A_IESR                   *((volatile word *)0x0000F2E8)


  /*** GPIO_A_PPMODE - GPIO A Push-Pull Mode Register; 0x0000F2E9 ***/
  union {
    word Word;
  } GPIO_A_PPMODE_STR;
  
  #define GPIO_A_PPMODE_PPMODE0_MASK    1U
  #define GPIO_A_PPMODE_PPMODE1_MASK    2U
  #define GPIO_A_PPMODE_PPMODE2_MASK    4U
  #define GPIO_A_PPMODE_PPMODE3_MASK    8U
  #define GPIO_A_PPMODE_PPMODE4_MASK    16U
  #define GPIO_A_PPMODE_PPMODE5_MASK    32U
  #define GPIO_A_PPMODE_PPMODE6_MASK    64U
  #define GPIO_A_PPMODE_PPMODE7_MASK    128U
  #define GPIO_A_PPMODE_PPMODE8_MASK    256U
  #define GPIO_A_PPMODE_PPMODE9_MASK    512U
  #define GPIO_A_PPMODE_PPMODE10_MASK   1024U
  #define GPIO_A_PPMODE_PPMODE11_MASK   2048U
  #define GPIO_A_PPMODE_PPMODE12_MASK   4096U
  #define GPIO_A_PPMODE_PPMODE13_MASK   8192U
  #define GPIO_A_PPMODE_PPMODE14_MASK   16384U
  #define GPIO_A_PPMODE_PPMODE15_MASK   32768U
  #define GPIO_A_PPMODE                 *((volatile word *)0x0000F2E9)


  /*** GPIO_A_RAWDATA - GPIO A Raw Data Register; 0x0000F2EA ***/
  union {
    word Word;
  } GPIO_A_RAWDATA_STR;
  
  #define GPIO_A_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_A_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_A_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_A_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_A_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_A_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_A_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_A_RAWDATA_RAW_DATA7_MASK 128U
  #define GPIO_A_RAWDATA_RAW_DATA8_MASK 256U
  #define GPIO_A_RAWDATA_RAW_DATA9_MASK 512U
  #define GPIO_A_RAWDATA_RAW_DATA10_MASK 1024U
  #define GPIO_A_RAWDATA_RAW_DATA11_MASK 2048U
  #define GPIO_A_RAWDATA_RAW_DATA12_MASK 4096U
  #define GPIO_A_RAWDATA_RAW_DATA13_MASK 8192U
  #define GPIO_A_RAWDATA_RAW_DATA14_MASK 16384U
  #define GPIO_A_RAWDATA_RAW_DATA15_MASK 32768U
  #define GPIO_A_RAWDATA                *((volatile word *)0x0000F2EA)


  word Reserved0[21];                  /* Reserved (unused) registers */

} GPIOA_PRPH;

/******************************************
*** Peripheral GPIOB
*******************************************/
typedef volatile struct {
  /*** GPIO_B_PUR - GPIO B Pull-up Enable Register; 0x0000F300 ***/
  union {
    word Word;
  } GPIO_B_PUR_STR;
  
  #define GPIO_B_PUR_PU0_MASK           1U
  #define GPIO_B_PUR_PU1_MASK           2U
  #define GPIO_B_PUR_PU2_MASK           4U
  #define GPIO_B_PUR_PU3_MASK           8U
  #define GPIO_B_PUR_PU4_MASK           16U
  #define GPIO_B_PUR_PU5_MASK           32U
  #define GPIO_B_PUR_PU6_MASK           64U
  #define GPIO_B_PUR_PU7_MASK           128U
  #define GPIO_B_PUR_PU8_MASK           256U
  #define GPIO_B_PUR_PU9_MASK           512U
  #define GPIO_B_PUR_PU10_MASK          1024U
  #define GPIO_B_PUR_PU11_MASK          2048U
  #define GPIO_B_PUR_PU12_MASK          4096U
  #define GPIO_B_PUR_PU13_MASK          8192U
  #define GPIO_B_PUR_PU14_MASK          16384U
  #define GPIO_B_PUR_PU15_MASK          32768U
  #define GPIO_B_PUR                    *((volatile word *)0x0000F300)


  /*** GPIO_B_DR - GPIO B Data Register; 0x0000F301 ***/
  union {
    word Word;
  } GPIO_B_DR_STR;
  
  #define GPIO_B_DR_D0_MASK             1U
  #define GPIO_B_DR_D1_MASK             2U
  #define GPIO_B_DR_D2_MASK             4U
  #define GPIO_B_DR_D3_MASK             8U
  #define GPIO_B_DR_D4_MASK             16U
  #define GPIO_B_DR_D5_MASK             32U
  #define GPIO_B_DR_D6_MASK             64U
  #define GPIO_B_DR_D7_MASK             128U
  #define GPIO_B_DR_D_MASK              255U
  #define GPIO_B_DR_D_BITNUM            0U
  #define GPIO_B_DR                     *((volatile word *)0x0000F301)


  /*** GPIO_B_DDR - GPIO B Data Direction Register; 0x0000F302 ***/
  union {
    word Word;
  } GPIO_B_DDR_STR;
  
  #define GPIO_B_DDR_DD0_MASK           1U
  #define GPIO_B_DDR_DD1_MASK           2U
  #define GPIO_B_DDR_DD2_MASK           4U
  #define GPIO_B_DDR_DD3_MASK           8U
  #define GPIO_B_DDR_DD4_MASK           16U
  #define GPIO_B_DDR_DD5_MASK           32U
  #define GPIO_B_DDR_DD6_MASK           64U
  #define GPIO_B_DDR_DD7_MASK           128U
  #define GPIO_B_DDR_DD8_MASK           256U
  #define GPIO_B_DDR_DD9_MASK           512U
  #define GPIO_B_DDR_DD10_MASK          1024U
  #define GPIO_B_DDR_DD11_MASK          2048U
  #define GPIO_B_DDR_DD12_MASK          4096U
  #define GPIO_B_DDR_DD13_MASK          8192U
  #define GPIO_B_DDR_DD14_MASK          16384U
  #define GPIO_B_DDR_DD15_MASK          32768U
  #define GPIO_B_DDR                    *((volatile word *)0x0000F302)


  /*** GPIO_B_PER - GPIO B Peripheral Enable Registers; 0x0000F303 ***/
  union {
    word Word;
  } GPIO_B_PER_STR;
  
  #define GPIO_B_PER_PE0_MASK           1U
  #define GPIO_B_PER_PE1_MASK           2U
  #define GPIO_B_PER_PE2_MASK           4U
  #define GPIO_B_PER_PE3_MASK           8U
  #define GPIO_B_PER_PE4_MASK           16U
  #define GPIO_B_PER_PE5_MASK           32U
  #define GPIO_B_PER_PE6_MASK           64U
  #define GPIO_B_PER_PE7_MASK           128U
  #define GPIO_B_PER_PE8_MASK           256U
  #define GPIO_B_PER_PE9_MASK           512U
  #define GPIO_B_PER_PE10_MASK          1024U
  #define GPIO_B_PER_PE11_MASK          2048U
  #define GPIO_B_PER_PE12_MASK          4096U
  #define GPIO_B_PER_PE13_MASK          8192U
  #define GPIO_B_PER_PE14_MASK          16384U
  #define GPIO_B_PER_PE15_MASK          32768U
  #define GPIO_B_PER                    *((volatile word *)0x0000F303)


  /*** GPIO_B_IAR - GPIO B Interrupt Assert Register; 0x0000F304 ***/
  union {
    word Word;
  } GPIO_B_IAR_STR;
  
  #define GPIO_B_IAR_IA0_MASK           1U
  #define GPIO_B_IAR_IA1_MASK           2U
  #define GPIO_B_IAR_IA2_MASK           4U
  #define GPIO_B_IAR_IA3_MASK           8U
  #define GPIO_B_IAR_IA4_MASK           16U
  #define GPIO_B_IAR_IA5_MASK           32U
  #define GPIO_B_IAR_IA6_MASK           64U
  #define GPIO_B_IAR_IA7_MASK           128U
  #define GPIO_B_IAR_IA8_MASK           256U
  #define GPIO_B_IAR_IA9_MASK           512U
  #define GPIO_B_IAR_IA10_MASK          1024U
  #define GPIO_B_IAR_IA11_MASK          2048U
  #define GPIO_B_IAR_IA12_MASK          4096U
  #define GPIO_B_IAR_IA13_MASK          8192U
  #define GPIO_B_IAR_IA14_MASK          16384U
  #define GPIO_B_IAR_IA15_MASK          32768U
  #define GPIO_B_IAR                    *((volatile word *)0x0000F304)


  /*** GPIO_B_IENR - GPIO B Interrupt Enable Register; 0x0000F305 ***/
  union {
    word Word;
  } GPIO_B_IENR_STR;
  
  #define GPIO_B_IENR_IEN0_MASK         1U
  #define GPIO_B_IENR_IEN1_MASK         2U
  #define GPIO_B_IENR_IEN2_MASK         4U
  #define GPIO_B_IENR_IEN3_MASK         8U
  #define GPIO_B_IENR_IEN4_MASK         16U
  #define GPIO_B_IENR_IEN5_MASK         32U
  #define GPIO_B_IENR_IEN6_MASK         64U
  #define GPIO_B_IENR_IEN7_MASK         128U
  #define GPIO_B_IENR_IEN8_MASK         256U
  #define GPIO_B_IENR_IEN9_MASK         512U
  #define GPIO_B_IENR_IEN10_MASK        1024U
  #define GPIO_B_IENR_IEN11_MASK        2048U
  #define GPIO_B_IENR_IEN12_MASK        4096U
  #define GPIO_B_IENR_IEN13_MASK        8192U
  #define GPIO_B_IENR_IEN14_MASK        16384U
  #define GPIO_B_IENR_IEN15_MASK        32768U
  #define GPIO_B_IENR                   *((volatile word *)0x0000F305)


  /*** GPIO_B_IPOLR - GPIO B Interrupt Polarity Register; 0x0000F306 ***/
  union {
    word Word;
  } GPIO_B_IPOLR_STR;
  
  #define GPIO_B_IPOLR_IPOL0_MASK       1U
  #define GPIO_B_IPOLR_IPOL1_MASK       2U
  #define GPIO_B_IPOLR_IPOL2_MASK       4U
  #define GPIO_B_IPOLR_IPOL3_MASK       8U
  #define GPIO_B_IPOLR_IPOL4_MASK       16U
  #define GPIO_B_IPOLR_IPOL5_MASK       32U
  #define GPIO_B_IPOLR_IPOL6_MASK       64U
  #define GPIO_B_IPOLR_IPOL7_MASK       128U
  #define GPIO_B_IPOLR_IPOL8_MASK       256U
  #define GPIO_B_IPOLR_IPOL9_MASK       512U
  #define GPIO_B_IPOLR_IPOL10_MASK      1024U
  #define GPIO_B_IPOLR_IPOL11_MASK      2048U
  #define GPIO_B_IPOLR_IPOL12_MASK      4096U
  #define GPIO_B_IPOLR_IPOL13_MASK      8192U
  #define GPIO_B_IPOLR_IPOL14_MASK      16384U
  #define GPIO_B_IPOLR_IPOL15_MASK      32768U
  #define GPIO_B_IPOLR                  *((volatile word *)0x0000F306)


  /*** GPIO_B_IPR - GPIO B Interrupt Pending Register; 0x0000F307 ***/
  union {
    word Word;
  } GPIO_B_IPR_STR;
  
  #define GPIO_B_IPR_IP0_MASK           1U
  #define GPIO_B_IPR_IP1_MASK           2U
  #define GPIO_B_IPR_IP2_MASK           4U
  #define GPIO_B_IPR_IP3_MASK           8U
  #define GPIO_B_IPR_IP4_MASK           16U
  #define GPIO_B_IPR_IP5_MASK           32U
  #define GPIO_B_IPR_IP6_MASK           64U
  #define GPIO_B_IPR_IP7_MASK           128U
  #define GPIO_B_IPR_IP8_MASK           256U
  #define GPIO_B_IPR_IP9_MASK           512U
  #define GPIO_B_IPR_IP10_MASK          1024U
  #define GPIO_B_IPR_IP11_MASK          2048U
  #define GPIO_B_IPR_IP12_MASK          4096U
  #define GPIO_B_IPR_IP13_MASK          8192U
  #define GPIO_B_IPR_IP14_MASK          16384U
  #define GPIO_B_IPR_IP15_MASK          32768U
  #define GPIO_B_IPR                    *((volatile word *)0x0000F307)


  /*** GPIO_B_IESR - GPIO B Interrupt Edge Sensitive Register; 0x0000F308 ***/
  union {
    word Word;
  } GPIO_B_IESR_STR;
  
  #define GPIO_B_IESR_IES0_MASK         1U
  #define GPIO_B_IESR_IES1_MASK         2U
  #define GPIO_B_IESR_IES2_MASK         4U
  #define GPIO_B_IESR_IES3_MASK         8U
  #define GPIO_B_IESR_IES4_MASK         16U
  #define GPIO_B_IESR_IES5_MASK         32U
  #define GPIO_B_IESR_IES6_MASK         64U
  #define GPIO_B_IESR_IES7_MASK         128U
  #define GPIO_B_IESR_IES8_MASK         256U
  #define GPIO_B_IESR_IES9_MASK         512U
  #define GPIO_B_IESR_IES10_MASK        1024U
  #define GPIO_B_IESR_IES11_MASK        2048U
  #define GPIO_B_IESR_IES12_MASK        4096U
  #define GPIO_B_IESR_IES13_MASK        8192U
  #define GPIO_B_IESR_IES14_MASK        16384U
  #define GPIO_B_IESR_IES15_MASK        32768U
  #define GPIO_B_IESR                   *((volatile word *)0x0000F308)


  /*** GPIO_B_PPMODE - GPIO B Push-Pull Mode Register; 0x0000F309 ***/
  union {
    word Word;
  } GPIO_B_PPMODE_STR;
  
  #define GPIO_B_PPMODE_PPMODE0_MASK    1U
  #define GPIO_B_PPMODE_PPMODE1_MASK    2U
  #define GPIO_B_PPMODE_PPMODE2_MASK    4U
  #define GPIO_B_PPMODE_PPMODE3_MASK    8U
  #define GPIO_B_PPMODE_PPMODE4_MASK    16U
  #define GPIO_B_PPMODE_PPMODE5_MASK    32U
  #define GPIO_B_PPMODE_PPMODE6_MASK    64U
  #define GPIO_B_PPMODE_PPMODE7_MASK    128U
  #define GPIO_B_PPMODE_PPMODE8_MASK    256U
  #define GPIO_B_PPMODE_PPMODE9_MASK    512U
  #define GPIO_B_PPMODE_PPMODE10_MASK   1024U
  #define GPIO_B_PPMODE_PPMODE11_MASK   2048U
  #define GPIO_B_PPMODE_PPMODE12_MASK   4096U
  #define GPIO_B_PPMODE_PPMODE13_MASK   8192U
  #define GPIO_B_PPMODE_PPMODE14_MASK   16384U
  #define GPIO_B_PPMODE_PPMODE15_MASK   32768U
  #define GPIO_B_PPMODE                 *((volatile word *)0x0000F309)


  /*** GPIO_B_RAWDATA - GPIO B Raw Data Register; 0x0000F30A ***/
  union {
    word Word;
  } GPIO_B_RAWDATA_STR;
  
  #define GPIO_B_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_B_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_B_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_B_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_B_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_B_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_B_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_B_RAWDATA_RAW_DATA7_MASK 128U
  #define GPIO_B_RAWDATA_RAW_DATA8_MASK 256U
  #define GPIO_B_RAWDATA_RAW_DATA9_MASK 512U
  #define GPIO_B_RAWDATA_RAW_DATA10_MASK 1024U
  #define GPIO_B_RAWDATA_RAW_DATA11_MASK 2048U
  #define GPIO_B_RAWDATA_RAW_DATA12_MASK 4096U
  #define GPIO_B_RAWDATA_RAW_DATA13_MASK 8192U
  #define GPIO_B_RAWDATA_RAW_DATA14_MASK 16384U
  #define GPIO_B_RAWDATA_RAW_DATA15_MASK 32768U
  #define GPIO_B_RAWDATA                *((volatile word *)0x0000F30A)


  word Reserved0[5];                   /* Reserved (unused) registers */

} GPIOB_PRPH;

/******************************************
*** Peripheral GPIOC
*******************************************/
typedef volatile struct {
  /*** GPIO_C_PUR - GPIO C Pull-up Enable Register; 0x0000F310 ***/
  union {
    word Word;
  } GPIO_C_PUR_STR;
  
  #define GPIO_C_PUR_PU0_MASK           1U
  #define GPIO_C_PUR_PU1_MASK           2U
  #define GPIO_C_PUR_PU2_MASK           4U
  #define GPIO_C_PUR_PU3_MASK           8U
  #define GPIO_C_PUR_PU4_MASK           16U
  #define GPIO_C_PUR_PU5_MASK           32U
  #define GPIO_C_PUR_PU6_MASK           64U
  #define GPIO_C_PUR_PU7_MASK           128U
  #define GPIO_C_PUR_PU8_MASK           256U
  #define GPIO_C_PUR_PU9_MASK           512U
  #define GPIO_C_PUR_PU10_MASK          1024U
  #define GPIO_C_PUR_PU11_MASK          2048U
  #define GPIO_C_PUR_PU12_MASK          4096U
  #define GPIO_C_PUR_PU13_MASK          8192U
  #define GPIO_C_PUR_PU14_MASK          16384U
  #define GPIO_C_PUR_PU15_MASK          32768U
  #define GPIO_C_PUR                    *((volatile word *)0x0000F310)


  /*** GPIO_C_DR - GPIO C Data Register; 0x0000F311 ***/
  union {
    word Word;
  } GPIO_C_DR_STR;
  
  #define GPIO_C_DR_D0_MASK             1U
  #define GPIO_C_DR_D1_MASK             2U
  #define GPIO_C_DR_D2_MASK             4U
  #define GPIO_C_DR_D3_MASK             8U
  #define GPIO_C_DR_D4_MASK             16U
  #define GPIO_C_DR_D5_MASK             32U
  #define GPIO_C_DR_D6_MASK             64U
  #define GPIO_C_DR_D_MASK              127U
  #define GPIO_C_DR_D_BITNUM            0U
  #define GPIO_C_DR                     *((volatile word *)0x0000F311)


  /*** GPIO_C_DDR - GPIO C Data Direction Register; 0x0000F312 ***/
  union {
    word Word;
  } GPIO_C_DDR_STR;
  
  #define GPIO_C_DDR_DD0_MASK           1U
  #define GPIO_C_DDR_DD1_MASK           2U
  #define GPIO_C_DDR_DD2_MASK           4U
  #define GPIO_C_DDR_DD3_MASK           8U
  #define GPIO_C_DDR_DD4_MASK           16U
  #define GPIO_C_DDR_DD5_MASK           32U
  #define GPIO_C_DDR_DD6_MASK           64U
  #define GPIO_C_DDR_DD7_MASK           128U
  #define GPIO_C_DDR_DD8_MASK           256U
  #define GPIO_C_DDR_DD9_MASK           512U
  #define GPIO_C_DDR_DD10_MASK          1024U
  #define GPIO_C_DDR_DD11_MASK          2048U
  #define GPIO_C_DDR_DD12_MASK          4096U
  #define GPIO_C_DDR_DD13_MASK          8192U
  #define GPIO_C_DDR_DD14_MASK          16384U
  #define GPIO_C_DDR_DD15_MASK          32768U
  #define GPIO_C_DDR                    *((volatile word *)0x0000F312)


  /*** GPIO_C_PER - GPIO C Peripheral Enable Registers; 0x0000F313 ***/
  union {
    word Word;
  } GPIO_C_PER_STR;
  
  #define GPIO_C_PER_PE0_MASK           1U
  #define GPIO_C_PER_PE1_MASK           2U
  #define GPIO_C_PER_PE2_MASK           4U
  #define GPIO_C_PER_PE3_MASK           8U
  #define GPIO_C_PER_PE4_MASK           16U
  #define GPIO_C_PER_PE5_MASK           32U
  #define GPIO_C_PER_PE6_MASK           64U
  #define GPIO_C_PER_PE7_MASK           128U
  #define GPIO_C_PER_PE8_MASK           256U
  #define GPIO_C_PER_PE9_MASK           512U
  #define GPIO_C_PER_PE10_MASK          1024U
  #define GPIO_C_PER_PE11_MASK          2048U
  #define GPIO_C_PER_PE12_MASK          4096U
  #define GPIO_C_PER_PE13_MASK          8192U
  #define GPIO_C_PER_PE14_MASK          16384U
  #define GPIO_C_PER_PE15_MASK          32768U
  #define GPIO_C_PER                    *((volatile word *)0x0000F313)


  /*** GPIO_C_IAR - GPIO C Interrupt Assert Register; 0x0000F314 ***/
  union {
    word Word;
  } GPIO_C_IAR_STR;
  
  #define GPIO_C_IAR_IA0_MASK           1U
  #define GPIO_C_IAR_IA1_MASK           2U
  #define GPIO_C_IAR_IA2_MASK           4U
  #define GPIO_C_IAR_IA3_MASK           8U
  #define GPIO_C_IAR_IA4_MASK           16U
  #define GPIO_C_IAR_IA5_MASK           32U
  #define GPIO_C_IAR_IA6_MASK           64U
  #define GPIO_C_IAR_IA7_MASK           128U
  #define GPIO_C_IAR_IA8_MASK           256U
  #define GPIO_C_IAR_IA9_MASK           512U
  #define GPIO_C_IAR_IA10_MASK          1024U
  #define GPIO_C_IAR_IA11_MASK          2048U
  #define GPIO_C_IAR_IA12_MASK          4096U
  #define GPIO_C_IAR_IA13_MASK          8192U
  #define GPIO_C_IAR_IA14_MASK          16384U
  #define GPIO_C_IAR_IA15_MASK          32768U
  #define GPIO_C_IAR                    *((volatile word *)0x0000F314)


  /*** GPIO_C_IENR - GPIO C Interrupt Enable Register; 0x0000F315 ***/
  union {
    word Word;
  } GPIO_C_IENR_STR;
  
  #define GPIO_C_IENR_IEN0_MASK         1U
  #define GPIO_C_IENR_IEN1_MASK         2U
  #define GPIO_C_IENR_IEN2_MASK         4U
  #define GPIO_C_IENR_IEN3_MASK         8U
  #define GPIO_C_IENR_IEN4_MASK         16U
  #define GPIO_C_IENR_IEN5_MASK         32U
  #define GPIO_C_IENR_IEN6_MASK         64U
  #define GPIO_C_IENR_IEN7_MASK         128U
  #define GPIO_C_IENR_IEN8_MASK         256U
  #define GPIO_C_IENR_IEN9_MASK         512U
  #define GPIO_C_IENR_IEN10_MASK        1024U
  #define GPIO_C_IENR_IEN11_MASK        2048U
  #define GPIO_C_IENR_IEN12_MASK        4096U
  #define GPIO_C_IENR_IEN13_MASK        8192U
  #define GPIO_C_IENR_IEN14_MASK        16384U
  #define GPIO_C_IENR_IEN15_MASK        32768U
  #define GPIO_C_IENR                   *((volatile word *)0x0000F315)


  /*** GPIO_C_IPOLR - GPIO C Interrupt Polarity Register; 0x0000F316 ***/
  union {
    word Word;
  } GPIO_C_IPOLR_STR;
  
  #define GPIO_C_IPOLR_IPOL0_MASK       1U
  #define GPIO_C_IPOLR_IPOL1_MASK       2U
  #define GPIO_C_IPOLR_IPOL2_MASK       4U
  #define GPIO_C_IPOLR_IPOL3_MASK       8U
  #define GPIO_C_IPOLR_IPOL4_MASK       16U
  #define GPIO_C_IPOLR_IPOL5_MASK       32U
  #define GPIO_C_IPOLR_IPOL6_MASK       64U
  #define GPIO_C_IPOLR_IPOL7_MASK       128U
  #define GPIO_C_IPOLR_IPOL8_MASK       256U
  #define GPIO_C_IPOLR_IPOL9_MASK       512U
  #define GPIO_C_IPOLR_IPOL10_MASK      1024U
  #define GPIO_C_IPOLR_IPOL11_MASK      2048U
  #define GPIO_C_IPOLR_IPOL12_MASK      4096U
  #define GPIO_C_IPOLR_IPOL13_MASK      8192U
  #define GPIO_C_IPOLR_IPOL14_MASK      16384U
  #define GPIO_C_IPOLR_IPOL15_MASK      32768U
  #define GPIO_C_IPOLR                  *((volatile word *)0x0000F316)


  /*** GPIO_C_IPR - GPIO C Interrupt Pending Register; 0x0000F317 ***/
  union {
    word Word;
  } GPIO_C_IPR_STR;
  
  #define GPIO_C_IPR_IP0_MASK           1U
  #define GPIO_C_IPR_IP1_MASK           2U
  #define GPIO_C_IPR_IP2_MASK           4U
  #define GPIO_C_IPR_IP3_MASK           8U
  #define GPIO_C_IPR_IP4_MASK           16U
  #define GPIO_C_IPR_IP5_MASK           32U
  #define GPIO_C_IPR_IP6_MASK           64U
  #define GPIO_C_IPR_IP7_MASK           128U
  #define GPIO_C_IPR_IP8_MASK           256U
  #define GPIO_C_IPR_IP9_MASK           512U
  #define GPIO_C_IPR_IP10_MASK          1024U
  #define GPIO_C_IPR_IP11_MASK          2048U
  #define GPIO_C_IPR_IP12_MASK          4096U
  #define GPIO_C_IPR_IP13_MASK          8192U
  #define GPIO_C_IPR_IP14_MASK          16384U
  #define GPIO_C_IPR_IP15_MASK          32768U
  #define GPIO_C_IPR                    *((volatile word *)0x0000F317)


  /*** GPIO_C_IESR - GPIO C Interrupt Edge Sensitive Register; 0x0000F318 ***/
  union {
    word Word;
  } GPIO_C_IESR_STR;
  
  #define GPIO_C_IESR_IES0_MASK         1U
  #define GPIO_C_IESR_IES1_MASK         2U
  #define GPIO_C_IESR_IES2_MASK         4U
  #define GPIO_C_IESR_IES3_MASK         8U
  #define GPIO_C_IESR_IES4_MASK         16U
  #define GPIO_C_IESR_IES5_MASK         32U
  #define GPIO_C_IESR_IES6_MASK         64U
  #define GPIO_C_IESR_IES7_MASK         128U
  #define GPIO_C_IESR_IES8_MASK         256U
  #define GPIO_C_IESR_IES9_MASK         512U
  #define GPIO_C_IESR_IES10_MASK        1024U
  #define GPIO_C_IESR_IES11_MASK        2048U
  #define GPIO_C_IESR_IES12_MASK        4096U
  #define GPIO_C_IESR_IES13_MASK        8192U
  #define GPIO_C_IESR_IES14_MASK        16384U
  #define GPIO_C_IESR_IES15_MASK        32768U
  #define GPIO_C_IESR                   *((volatile word *)0x0000F318)


  /*** GPIO_C_PPMODE - GPIO C Push-Pull Mode Register; 0x0000F319 ***/
  union {
    word Word;
  } GPIO_C_PPMODE_STR;
  
  #define GPIO_C_PPMODE_PPMODE0_MASK    1U
  #define GPIO_C_PPMODE_PPMODE1_MASK    2U
  #define GPIO_C_PPMODE_PPMODE2_MASK    4U
  #define GPIO_C_PPMODE_PPMODE3_MASK    8U
  #define GPIO_C_PPMODE_PPMODE4_MASK    16U
  #define GPIO_C_PPMODE_PPMODE5_MASK    32U
  #define GPIO_C_PPMODE_PPMODE6_MASK    64U
  #define GPIO_C_PPMODE_PPMODE7_MASK    128U
  #define GPIO_C_PPMODE_PPMODE8_MASK    256U
  #define GPIO_C_PPMODE_PPMODE9_MASK    512U
  #define GPIO_C_PPMODE_PPMODE10_MASK   1024U
  #define GPIO_C_PPMODE_PPMODE11_MASK   2048U
  #define GPIO_C_PPMODE_PPMODE12_MASK   4096U
  #define GPIO_C_PPMODE_PPMODE13_MASK   8192U
  #define GPIO_C_PPMODE_PPMODE14_MASK   16384U
  #define GPIO_C_PPMODE_PPMODE15_MASK   32768U
  #define GPIO_C_PPMODE                 *((volatile word *)0x0000F319)


  /*** GPIO_C_RAWDATA - GPIO C Raw Data Register; 0x0000F31A ***/
  union {
    word Word;
  } GPIO_C_RAWDATA_STR;
  
  #define GPIO_C_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_C_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_C_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_C_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_C_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_C_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_C_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_C_RAWDATA_RAW_DATA7_MASK 128U
  #define GPIO_C_RAWDATA_RAW_DATA8_MASK 256U
  #define GPIO_C_RAWDATA_RAW_DATA9_MASK 512U
  #define GPIO_C_RAWDATA_RAW_DATA10_MASK 1024U
  #define GPIO_C_RAWDATA_RAW_DATA11_MASK 2048U
  #define GPIO_C_RAWDATA_RAW_DATA12_MASK 4096U
  #define GPIO_C_RAWDATA_RAW_DATA13_MASK 8192U
  #define GPIO_C_RAWDATA_RAW_DATA14_MASK 16384U
  #define GPIO_C_RAWDATA_RAW_DATA15_MASK 32768U
  #define GPIO_C_RAWDATA                *((volatile word *)0x0000F31A)


  word Reserved0[53];                  /* Reserved (unused) registers */

} GPIOC_PRPH;

/******************************************
*** Peripheral SIM
*******************************************/
typedef volatile struct {
  /*** SIM_CONTROL - SIM Control Register; 0x0000F350 ***/
  union {
    word Word;
  } SIM_CONTROL_STR;
  
  #define SIM_CONTROL_wait_disable0_MASK 1U
  #define SIM_CONTROL_wait_disable1_MASK 2U
  #define SIM_CONTROL_stop_disable0_MASK 4U
  #define SIM_CONTROL_stop_disable1_MASK 8U
  #define SIM_CONTROL_SWRst_MASK        16U
  #define SIM_CONTROL_OnceEbl_MASK      32U
  #define SIM_CONTROL_emi_mode_MASK     64U
  #define SIM_CONTROL_wait_disable_MASK 3U
  #define SIM_CONTROL_wait_disable_BITNUM 0U
  #define SIM_CONTROL_stop_disable_MASK 12U
  #define SIM_CONTROL_stop_disable_BITNUM 2U
  #define SIM_CONTROL                   *((volatile word *)0x0000F350)


  /*** SIM_RSTSTS - SIM Reset Status Register; 0x0000F351 ***/
  union {
    word Word;
  } SIM_RSTSTS_STR;
  
  #define SIM_RSTSTS_POR_MASK           4U
  #define SIM_RSTSTS_EXTR_MASK          8U
  #define SIM_RSTSTS_COPR_MASK          16U
  #define SIM_RSTSTS_SWR_MASK           32U
  #define SIM_RSTSTS                    *((volatile word *)0x0000F351)


  /*** SIM_SCR0 - SIM Software Control Register 0; 0x0000F352 ***/
  union {
    word Word;
  } SIM_SCR0_STR;
  
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA__10_MASK 1023U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA__10_BITNUM 0U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_1_10_MASK 64512U
  #define SIM_SCR0_SOFTWARE_CONTROL_DATA_1_10_BITNUM 10U
  #define SIM_SCR0                      *((volatile word *)0x0000F352)


  /*** SIM_SCR1 - SIM Software Control Register 1; 0x0000F353 ***/
  union {
    word Word;
  } SIM_SCR1_STR;
  
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA__10_MASK 1023U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA__10_BITNUM 0U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_1_10_MASK 64512U
  #define SIM_SCR1_SOFTWARE_CONTROL_DATA_1_10_BITNUM 10U
  #define SIM_SCR1                      *((volatile word *)0x0000F353)


  /*** SIM_SCR2 - SIM Software Control Register 2; 0x0000F354 ***/
  union {
    word Word;
  } SIM_SCR2_STR;
  
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA__10_MASK 1023U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA__10_BITNUM 0U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_1_10_MASK 64512U
  #define SIM_SCR2_SOFTWARE_CONTROL_DATA_1_10_BITNUM 10U
  #define SIM_SCR2                      *((volatile word *)0x0000F354)


  /*** SIM_SCR3 - SIM Software Control Register 3; 0x0000F355 ***/
  union {
    word Word;
  } SIM_SCR3_STR;
  
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA__10_MASK 1023U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA__10_BITNUM 0U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_1_10_MASK 64512U
  #define SIM_SCR3_SOFTWARE_CONTROL_DATA_1_10_BITNUM 10U
  #define SIM_SCR3                      *((volatile word *)0x0000F355)


  /*** SIM_MSH_ID - SIM Most Significant Half JTAG ID; 0x0000F356 ***/
  union {
    word Word;
  } SIM_MSH_ID_STR;
  
  #define SIM_MSH_ID_Bit0_MASK          1U
  #define SIM_MSH_ID_Bit1_MASK          2U
  #define SIM_MSH_ID_Bit2_MASK          4U
  #define SIM_MSH_ID_Bit3_MASK          8U
  #define SIM_MSH_ID_Bit4_MASK          16U
  #define SIM_MSH_ID_Bit5_MASK          32U
  #define SIM_MSH_ID_Bit6_MASK          64U
  #define SIM_MSH_ID_Bit7_MASK          128U
  #define SIM_MSH_ID_Bit8_MASK          256U
  #define SIM_MSH_ID_Bit9_MASK          512U
  #define SIM_MSH_ID_Bit10_MASK         1024U
  #define SIM_MSH_ID_Bit11_MASK         2048U
  #define SIM_MSH_ID_Bit12_MASK         4096U
  #define SIM_MSH_ID_Bit13_MASK         8192U
  #define SIM_MSH_ID_Bit14_MASK         16384U
  #define SIM_MSH_ID_Bit15_MASK         32768U
  #define SIM_MSH_ID                    *((volatile word *)0x0000F356)


  /*** SIM_LSH_ID - SIM Least Significant Half JTAG ID; 0x0000F357 ***/
  union {
    word Word;
  } SIM_LSH_ID_STR;
  
  #define SIM_LSH_ID_Bit0_MASK          1U
  #define SIM_LSH_ID_Bit1_MASK          2U
  #define SIM_LSH_ID_Bit2_MASK          4U
  #define SIM_LSH_ID_Bit3_MASK          8U
  #define SIM_LSH_ID_Bit4_MASK          16U
  #define SIM_LSH_ID_Bit5_MASK          32U
  #define SIM_LSH_ID_Bit6_MASK          64U
  #define SIM_LSH_ID_Bit7_MASK          128U
  #define SIM_LSH_ID_Bit8_MASK          256U
  #define SIM_LSH_ID_Bit9_MASK          512U
  #define SIM_LSH_ID_Bit10_MASK         1024U
  #define SIM_LSH_ID_Bit11_MASK         2048U
  #define SIM_LSH_ID_Bit12_MASK         4096U
  #define SIM_LSH_ID_Bit13_MASK         8192U
  #define SIM_LSH_ID_Bit14_MASK         16384U
  #define SIM_LSH_ID_Bit15_MASK         32768U
  #define SIM_LSH_ID                    *((volatile word *)0x0000F357)


  /*** SIM_PUDR - SIM Pullup Disable Register; 0x0000F358 ***/
  union {
    word Word;
  } SIM_PUDR_STR;
  
  #define SIM_PUDR_JTAG_MASK            8U
  #define SIM_PUDR_IRQ_MASK             1024U
  #define SIM_PUDR_RE_SETB_MASK         2048U
  #define SIM_PUDR                      *((volatile word *)0x0000F358)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SIM_CLKOSR - SIM CLKO Select Register; 0x0000F35A ***/
  union {
    word Word;
  } SIM_CLKOSR_STR;
  
  #define SIM_CLKOSR_CLKOSEL0_MASK      1U
  #define SIM_CLKOSR_CLKOSEL1_MASK      2U
  #define SIM_CLKOSR_CLKOSEL2_MASK      4U
  #define SIM_CLKOSR_CLKOSEL3_MASK      8U
  #define SIM_CLKOSR_CLKOSEL4_MASK      16U
  #define SIM_CLKOSR_CLKDIS_MASK        32U
  #define SIM_CLKOSR_HOME_b_MASK        64U
  #define SIM_CLKOSR_INDEX_b_MASK       128U
  #define SIM_CLKOSR_PHSB_b_MASK        256U
  #define SIM_CLKOSR_PHSA_b_MASK        512U
  #define SIM_CLKOSR_CLKOSEL_MASK       31U
  #define SIM_CLKOSR_CLKOSEL_BITNUM     0U
  #define SIM_CLKOSR                    *((volatile word *)0x0000F35A)


  /*** SIM_GPS - GPIO Peripheral Select Register; 0x0000F35B ***/
  union {
    word Word;
  } SIM_GPS_STR;
  
  #define SIM_GPS_PWMA2_ALT_MASK        1U
  #define SIM_GPS_PWMA3_ALT_MASK        2U
  #define SIM_GPS_PWMA4_ALT_MASK        4U
  #define SIM_GPS_PWMA5_ALT_MASK        8U
  #define SIM_GPS_SS_ALT_MASK           16U
  #define SIM_GPS_MISO_ALT_MASK         32U
  #define SIM_GPS_TC1_ALT_MASK          64U
  #define SIM_GPS_TC0_ALT_MASK          128U
  #define SIM_GPS                       *((volatile word *)0x0000F35B)


  /*** SIM_PCE - SIM Peripheral Clock Enable; 0x0000F35C ***/
  union {
    word Word;
  } SIM_PCE_STR;
  
  #define SIM_PCE_PWM_A_MASK            1U
  #define SIM_PCE_SPI_0_MASK            4U
  #define SIM_PCE_SPI_1_MASK            8U
  #define SIM_PCE_SCI_0_MASK            16U
  #define SIM_PCE_SCI_1_MASK            32U
  #define SIM_PCE_TMR_A_MASK            64U
  #define SIM_PCE_TMR_C_MASK            256U
  #define SIM_PCE_DEC_0_MASK            1024U
  #define SIM_PCE_CAN_MASK              4096U
  #define SIM_PCE_ADC_A_MASK            8192U
  #define SIM_PCE_SPI_MASK              12U
  #define SIM_PCE_SPI_BITNUM            2U
  #define SIM_PCE_SCI_MASK              48U
  #define SIM_PCE_SCI_BITNUM            4U
  #define SIM_PCE                       *((volatile word *)0x0000F35C)


  /*** SIM_ISALH - SIM I/O Short Address Location High register; 0x0000F35D ***/
  union {
    word Word;
  } SIM_ISALH_STR;
  
  #define SIM_ISALH_ISAL0_MASK          1U
  #define SIM_ISALH_ISAL1_MASK          2U
  #define SIM_ISALH_ISAL_MASK           3U
  #define SIM_ISALH_ISAL_BITNUM         0U
  #define SIM_ISALH                     *((volatile word *)0x0000F35D)


  /*** SIM_ISALL - SIM I/O Short Address Location Low register; 0x0000F35E ***/
  union {
    word Word;
  } SIM_ISALL_STR;
  
  #define SIM_ISALL_ISAL0_MASK          1U
  #define SIM_ISALL_ISAL1_MASK          2U
  #define SIM_ISALL_ISAL2_MASK          4U
  #define SIM_ISALL_ISAL3_MASK          8U
  #define SIM_ISALL_ISAL4_MASK          16U
  #define SIM_ISALL_ISAL5_MASK          32U
  #define SIM_ISALL_ISAL6_MASK          64U
  #define SIM_ISALL_ISAL7_MASK          128U
  #define SIM_ISALL_ISAL8_MASK          256U
  #define SIM_ISALL_ISAL9_MASK          512U
  #define SIM_ISALL_ISAL10_MASK         1024U
  #define SIM_ISALL_ISAL11_MASK         2048U
  #define SIM_ISALL_ISAL12_MASK         4096U
  #define SIM_ISALL_ISAL13_MASK         8192U
  #define SIM_ISALL_ISAL14_MASK         16384U
  #define SIM_ISALL_ISAL15_MASK         32768U
  #define SIM_ISALL                     *((volatile word *)0x0000F35E)


  word Reserved1[1];                   /* Reserved (unused) registers */

} SIM_PRPH;

/******************************************
*** Peripheral LVI
*******************************************/
typedef volatile struct {
  /*** LVICTRL - Power Supervisor Control Register; 0x0000F360 ***/
  union {
    word Word;
  } LVICTRL_STR;
  
  #define LVICTRL_LVIE22_MASK           1U
  #define LVICTRL_LVIE27_MASK           2U
  #define LVICTRL                       *((volatile word *)0x0000F360)


  /*** LVISR - Power Supervisor Status Register; 0x0000F361 ***/
  union {
    word Word;
  } LVISR_STR;
  
  #define LVISR_LVIS22_MASK             1U
  #define LVISR_LVIS27_MASK             2U
  #define LVISR_LVIS22S_MASK            4U
  #define LVISR_LVIS27S_MASK            8U
  #define LVISR_LVI_MASK                16U
  #define LVISR                         *((volatile word *)0x0000F361)


  word Reserved0[158];                 /* Reserved (unused) registers */

} LVI_PRPH;

/******************************************
*** Peripheral HFM
*******************************************/
typedef volatile struct {
  /*** FMCLKD - Flash Memory Clock Divider Register; 0x0000F400 ***/
  union {
    word Word;
  } FMCLKD_STR;
  
  #define FMCLKD_DIV0_MASK              1U
  #define FMCLKD_DIV1_MASK              2U
  #define FMCLKD_DIV2_MASK              4U
  #define FMCLKD_DIV3_MASK              8U
  #define FMCLKD_DIV4_MASK              16U
  #define FMCLKD_DIV5_MASK              32U
  #define FMCLKD_PRDIV8_MASK            64U
  #define FMCLKD_DIVLD_MASK             128U
  #define FMCLKD_DIV_MASK               63U
  #define FMCLKD_DIV_BITNUM             0U
  #define FMCLKD                        *((volatile word *)0x0000F400)


  /*** FMCR - Flash Memory Configuration Register; 0x0000F401 ***/
  union {
    word Word;
  } FMCR_STR;
  
  #define FMCR_BKSEL0_MASK              1U
  #define FMCR_BKSEL1_MASK              2U
  #define FMCR_KEYACC_MASK              32U
  #define FMCR_CCIE_MASK                64U
  #define FMCR_CBEIE_MASK               128U
  #define FMCR_AEIE_MASK                256U
  #define FMCR_LOCK_MASK                1024U
  #define FMCR_BKSEL_MASK               3U
  #define FMCR_BKSEL_BITNUM             0U
  #define FMCR                          *((volatile word *)0x0000F401)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** FMSECH - Flash Memory Security Register H; 0x0000F403 ***/
  union {
    word Word;
  } FMSECH_STR;
  
  #define FMSECH_SECSTAT_MASK           16384U
  #define FMSECH_KEYEN_MASK             32768U
  #define FMSECH                        *((volatile word *)0x0000F403)


  /*** FMSECL - Flash Memory Security Register L; 0x0000F404 ***/
  union {
    word Word;
  } FMSECL_STR;
  
  #define FMSECL_SEC0_MASK              1U
  #define FMSECL_SEC1_MASK              2U
  #define FMSECL_SEC2_MASK              4U
  #define FMSECL_SEC3_MASK              8U
  #define FMSECL_SEC4_MASK              16U
  #define FMSECL_SEC5_MASK              32U
  #define FMSECL_SEC6_MASK              64U
  #define FMSECL_SEC7_MASK              128U
  #define FMSECL_SEC8_MASK              256U
  #define FMSECL_SEC9_MASK              512U
  #define FMSECL_SEC10_MASK             1024U
  #define FMSECL_SEC11_MASK             2048U
  #define FMSECL_SEC12_MASK             4096U
  #define FMSECL_SEC13_MASK             8192U
  #define FMSECL_SEC14_MASK             16384U
  #define FMSECL_SEC15_MASK             32768U
  #define FMSECL                        *((volatile word *)0x0000F404)


  word Reserved1[11];                  /* Reserved (unused) registers */
  
  /*** FMPROT - Flash Memory Protection Register; 0x0000F410 ***/
  union {
    word Word;
  } FMPROT_STR;
  
  #define FMPROT_PROTECT0_MASK          1U
  #define FMPROT_PROTECT1_MASK          2U
  #define FMPROT_PROTECT2_MASK          4U
  #define FMPROT_PROTECT3_MASK          8U
  #define FMPROT_PROTECT4_MASK          16U
  #define FMPROT_PROTECT5_MASK          32U
  #define FMPROT_PROTECT6_MASK          64U
  #define FMPROT_PROTECT7_MASK          128U
  #define FMPROT_PROTECT8_MASK          256U
  #define FMPROT_PROTECT9_MASK          512U
  #define FMPROT_PROTECT10_MASK         1024U
  #define FMPROT_PROTECT11_MASK         2048U
  #define FMPROT_PROTECT12_MASK         4096U
  #define FMPROT_PROTECT13_MASK         8192U
  #define FMPROT_PROTECT14_MASK         16384U
  #define FMPROT_PROTECT15_MASK         32768U
  #define FMPROT                        *((volatile word *)0x0000F410)


  /*** FMPROTB - Flash Memory Protection Register B; 0x0000F411 ***/
  union {
    word Word;
  } FMPROTB_STR;
  
  #define FMPROTB_PROTECT0_MASK         1U
  #define FMPROTB_PROTECT1_MASK         2U
  #define FMPROTB_PROTECT2_MASK         4U
  #define FMPROTB_PROTECT3_MASK         8U
  #define FMPROTB_PROTECT_MASK          15U
  #define FMPROTB_PROTECT_BITNUM        0U
  #define FMPROTB                       *((volatile word *)0x0000F411)


  word Reserved2[1];                   /* Reserved (unused) registers */
  
  /*** FMUSTAT - Flash Memory User Status Register; 0x0000F413 ***/
  union {
    word Word;
  } FMUSTAT_STR;
  
  #define FMUSTAT_BLANK_MASK            4U
  #define FMUSTAT_ACCERR_MASK           16U
  #define FMUSTAT_PVIOL_MASK            32U
  #define FMUSTAT_CCIF_MASK             64U
  #define FMUSTAT_CBEIF_MASK            128U
  #define FMUSTAT                       *((volatile word *)0x0000F413)


  /*** FMCMD - Flash Memory Command & Buffer Register; 0x0000F414 ***/
  union {
    word Word;
  } FMCMD_STR;
  
  #define FMCMD_CMD0_MASK               1U
  #define FMCMD_CMD1_MASK               2U
  #define FMCMD_CMD2_MASK               4U
  #define FMCMD_CMD3_MASK               8U
  #define FMCMD_CMD4_MASK               16U
  #define FMCMD_CMD5_MASK               32U
  #define FMCMD_CMD6_MASK               64U
  #define FMCMD_CMD_MASK                127U
  #define FMCMD_CMD_BITNUM              0U
  #define FMCMD                         *((volatile word *)0x0000F414)


  word Reserved3[5];                   /* Reserved (unused) registers */
  
  /*** FMOPT0 - Flash Optional Data Register 0; 0x0000F41A ***/
  union {
    word Word;
  } FMOPT0_STR;
  
  #define FMOPT0_TSENSOR_Hot_Temp0_MASK 1U
  #define FMOPT0_TSENSOR_Hot_Temp1_MASK 2U
  #define FMOPT0_TSENSOR_Hot_Temp2_MASK 4U
  #define FMOPT0_TSENSOR_Hot_Temp3_MASK 8U
  #define FMOPT0_TSENSOR_Hot_Temp4_MASK 16U
  #define FMOPT0_TSENSOR_Hot_Temp5_MASK 32U
  #define FMOPT0_TSENSOR_Hot_Temp6_MASK 64U
  #define FMOPT0_TSENSOR_Hot_Temp7_MASK 128U
  #define FMOPT0_TSENSOR_Hot_Temp8_MASK 256U
  #define FMOPT0_TSENSOR_Hot_Temp9_MASK 512U
  #define FMOPT0_TSENSOR_Hot_Temp10_MASK 1024U
  #define FMOPT0_TSENSOR_Hot_Temp11_MASK 2048U
  #define FMOPT0_TSENSOR_Hot_Temp12_MASK 4096U
  #define FMOPT0_TSENSOR_Hot_Temp13_MASK 8192U
  #define FMOPT0_TSENSOR_Hot_Temp14_MASK 16384U
  #define FMOPT0_TSENSOR_Hot_Temp15_MASK 32768U
  #define FMOPT0                        *((volatile word *)0x0000F41A)


  /*** FMOPT1 - Flash Optional Data Register 1; 0x0000F41B ***/
  union {
    word Word;
  } FMOPT1_STR;
  
  #define FMOPT1_Relaxation_TRIM_8MHz0_MASK 1U
  #define FMOPT1_Relaxation_TRIM_8MHz1_MASK 2U
  #define FMOPT1_Relaxation_TRIM_8MHz2_MASK 4U
  #define FMOPT1_Relaxation_TRIM_8MHz3_MASK 8U
  #define FMOPT1_Relaxation_TRIM_8MHz4_MASK 16U
  #define FMOPT1_Relaxation_TRIM_8MHz5_MASK 32U
  #define FMOPT1_Relaxation_TRIM_8MHz6_MASK 64U
  #define FMOPT1_Relaxation_TRIM_8MHz7_MASK 128U
  #define FMOPT1_Relaxation_TRIM_8MHz8_MASK 256U
  #define FMOPT1_Relaxation_TRIM_8MHz9_MASK 512U
  #define FMOPT1_Relaxation_TRIM_8MHz10_MASK 1024U
  #define FMOPT1_Relaxation_TRIM_8MHz11_MASK 2048U
  #define FMOPT1_Relaxation_TRIM_8MHz12_MASK 4096U
  #define FMOPT1_Relaxation_TRIM_8MHz13_MASK 8192U
  #define FMOPT1_Relaxation_TRIM_8MHz14_MASK 16384U
  #define FMOPT1_Relaxation_TRIM_8MHz15_MASK 32768U
  #define FMOPT1                        *((volatile word *)0x0000F41B)


  /*** FMOPT2 - Flash Optional Data Register 2; 0x0000F41C ***/
  union {
    word Word;
  } FMOPT2_STR;
  
  #define FMOPT2_TSENSOR_Room_Temp0_MASK 1U
  #define FMOPT2_TSENSOR_Room_Temp1_MASK 2U
  #define FMOPT2_TSENSOR_Room_Temp2_MASK 4U
  #define FMOPT2_TSENSOR_Room_Temp3_MASK 8U
  #define FMOPT2_TSENSOR_Room_Temp4_MASK 16U
  #define FMOPT2_TSENSOR_Room_Temp5_MASK 32U
  #define FMOPT2_TSENSOR_Room_Temp6_MASK 64U
  #define FMOPT2_TSENSOR_Room_Temp7_MASK 128U
  #define FMOPT2_TSENSOR_Room_Temp8_MASK 256U
  #define FMOPT2_TSENSOR_Room_Temp9_MASK 512U
  #define FMOPT2_TSENSOR_Room_Temp10_MASK 1024U
  #define FMOPT2_TSENSOR_Room_Temp11_MASK 2048U
  #define FMOPT2_TSENSOR_Room_Temp12_MASK 4096U
  #define FMOPT2_TSENSOR_Room_Temp13_MASK 8192U
  #define FMOPT2_TSENSOR_Room_Temp14_MASK 16384U
  #define FMOPT2_TSENSOR_Room_Temp15_MASK 32768U
  #define FMOPT2                        *((volatile word *)0x0000F41C)


  word Reserved4[995];                 /* Reserved (unused) registers */

} HFM_PRPH;

/******************************************
*** Peripheral FC
*******************************************/
typedef volatile struct {
  /*** FCMCR - FlexCAN Module Configuration Register; 0x0000F800 ***/
  union {
    word Word;
  } FCMCR_STR;
  
  #define FCMCR_STOP_ACK_MASK           16U
  #define FCMCR_AUTO_POWER_SAVE_MASK    32U
  #define FCMCR_SELF_WAKE_MASK          64U
  #define FCMCR_FREEZ_ACK_MASK          256U
  #define FCMCR_SOFT_RST_MASK           512U
  #define FCMCR_WAKE_MASK_MASK          1024U
  #define FCMCR_NOT_RDY_MASK            2048U
  #define FCMCR_HALT_MASK               4096U
  #define FCMCR_FRZ1_MASK               16384U
  #define FCMCR_STOP_MASK               32768U
  #define FCMCR                         *((volatile word *)0x0000F800)


  word Reserved0[2];                   /* Reserved (unused) registers */
  
  /*** FCCTL0 - FlexCAN Control Registers; 0x0000F803 ***/
  union {
    word Word;
  } FCCTL0_STR;
  
  #define FCCTL0_PROPSEG0_MASK          1U
  #define FCCTL0_PROPSEG1_MASK          2U
  #define FCCTL0_PROPSEG2_MASK          4U
  #define FCCTL0_LOM_MASK               8U
  #define FCCTL0_LBUF_MASK              16U
  #define FCCTL0_TSYNC_MASK             32U
  #define FCCTL0_LOOPB_MASK             64U
  #define FCCTL0_SAMP_MASK              128U
  #define FCCTL0_ERROR_MASK_MASK        16384U
  #define FCCTL0_BUSOFF_MASK_MASK       32768U
  #define FCCTL0_PROPSEG_MASK           7U
  #define FCCTL0_PROPSEG_BITNUM         0U
  #define FCCTL0                        *((volatile word *)0x0000F803)


  /*** FCCTL1 - FlexCAN Control & Prescaler Divider; 0x0000F804 ***/
  union {
    word Word;
  } FCCTL1_STR;
  
  #define FCCTL1_PSEG20_MASK            1U
  #define FCCTL1_PSEG21_MASK            2U
  #define FCCTL1_PSEG22_MASK            4U
  #define FCCTL1_PSEG10_MASK            8U
  #define FCCTL1_PSEG11_MASK            16U
  #define FCCTL1_PSEG12_MASK            32U
  #define FCCTL1_RJW0_MASK              64U
  #define FCCTL1_RJW1_MASK              128U
  #define FCCTL1_PRES_DIV0_MASK         256U
  #define FCCTL1_PRES_DIV1_MASK         512U
  #define FCCTL1_PRES_DIV2_MASK         1024U
  #define FCCTL1_PRES_DIV3_MASK         2048U
  #define FCCTL1_PRES_DIV4_MASK         4096U
  #define FCCTL1_PRES_DIV5_MASK         8192U
  #define FCCTL1_PRES_DIV6_MASK         16384U
  #define FCCTL1_PRES_DIV7_MASK         32768U
  #define FCCTL1_PSEG_20_MASK           7U
  #define FCCTL1_PSEG_20_BITNUM         0U
  #define FCCTL1_PSEG_10_MASK           56U
  #define FCCTL1_PSEG_10_BITNUM         3U
  #define FCCTL1_RJW_MASK               192U
  #define FCCTL1_RJW_BITNUM             6U
  #define FCCTL1_PRES_DIV_MASK          65280U
  #define FCCTL1_PRES_DIV_BITNUM        8U
  #define FCCTL1                        *((volatile word *)0x0000F804)


  /*** FCTIMER - FlexCAN Free Running Timer; 0x0000F805 ***/
  union {
    word Word;
  } FCTIMER_STR;
  
  #define FCTIMER_TMR0_MASK             1U
  #define FCTIMER_TMR1_MASK             2U
  #define FCTIMER_TMR2_MASK             4U
  #define FCTIMER_TMR3_MASK             8U
  #define FCTIMER_TMR4_MASK             16U
  #define FCTIMER_TMR5_MASK             32U
  #define FCTIMER_TMR6_MASK             64U
  #define FCTIMER_TMR7_MASK             128U
  #define FCTIMER_TMR8_MASK             256U
  #define FCTIMER_TMR9_MASK             512U
  #define FCTIMER_TMR10_MASK            1024U
  #define FCTIMER_TMR11_MASK            2048U
  #define FCTIMER_TMR12_MASK            4096U
  #define FCTIMER_TMR13_MASK            8192U
  #define FCTIMER_TMR14_MASK            16384U
  #define FCTIMER_TMR15_MASK            32768U
  #define FCTIMER                       *((volatile word *)0x0000F805)


  /*** FCMAXMB - FlexCAN Max MB Configuration; 0x0000F806 ***/
  union {
    word Word;
  } FCMAXMB_STR;
  
  #define FCMAXMB_MAXMB0_MASK           1U
  #define FCMAXMB_MAXMB1_MASK           2U
  #define FCMAXMB_MAXMB2_MASK           4U
  #define FCMAXMB_MAXMB3_MASK           8U
  #define FCMAXMB_TEST_EN_MASK          128U
  #define FCMAXMB_MAXMB_MASK            15U
  #define FCMAXMB_MAXMB_BITNUM          0U
  #define FCMAXMB                       *((volatile word *)0x0000F806)


  word Reserved1[1];                   /* Reserved (unused) registers */
  
  /*** FCRXGMASK_H - FlexCAN Rx Global Mask (low); 0x0000F808 ***/
  union {
    word Word;
  } FCRXGMASK_H_STR;
  
  #define FCRXGMASK_H_MID15_MASK        1U
  #define FCRXGMASK_H_MID16_MASK        2U
  #define FCRXGMASK_H_MID17_MASK        4U
  #define FCRXGMASK_H_MID18_MASK        32U
  #define FCRXGMASK_H_MID19_MASK        64U
  #define FCRXGMASK_H_MID20_MASK        128U
  #define FCRXGMASK_H_MID21_MASK        256U
  #define FCRXGMASK_H_MID22_MASK        512U
  #define FCRXGMASK_H_MID23_MASK        1024U
  #define FCRXGMASK_H_MID24_MASK        2048U
  #define FCRXGMASK_H_MID25_MASK        4096U
  #define FCRXGMASK_H_MID26_MASK        8192U
  #define FCRXGMASK_H_MID27_MASK        16384U
  #define FCRXGMASK_H_MID28_MASK        32768U
  #define FCRXGMASK_H_MID_15_MASK       7U
  #define FCRXGMASK_H_MID_15_BITNUM     0U
  #define FCRXGMASK_H_MID_18_MASK       65504U
  #define FCRXGMASK_H_MID_18_BITNUM     5U
  #define FCRXGMASK_H                   *((volatile word *)0x0000F808)


  /*** FCRXGMASK_L - FlexCAN Rx Global Mask (high); 0x0000F809 ***/
  union {
    word Word;
  } FCRXGMASK_L_STR;
  
  #define FCRXGMASK_L_MID0S_MASK        2U
  #define FCRXGMASK_L_MID1_MASK         4U
  #define FCRXGMASK_L_MID2_MASK         8U
  #define FCRXGMASK_L_MID3_MASK         16U
  #define FCRXGMASK_L_MID4_MASK         32U
  #define FCRXGMASK_L_MID5_MASK         64U
  #define FCRXGMASK_L_MID6_MASK         128U
  #define FCRXGMASK_L_MID7_MASK         256U
  #define FCRXGMASK_L_MID8_MASK         512U
  #define FCRXGMASK_L_MID9_MASK         1024U
  #define FCRXGMASK_L_MID10_MASK        2048U
  #define FCRXGMASK_L_MID11_MASK        4096U
  #define FCRXGMASK_L_MID12_MASK        8192U
  #define FCRXGMASK_L_MID13_MASK        16384U
  #define FCRXGMASK_L_MID14_MASK        32768U
  #define FCRXGMASK_L_MID_1_MASK        65532U
  #define FCRXGMASK_L_MID_1_BITNUM      2U
  #define FCRXGMASK_L                   *((volatile word *)0x0000F809)


  /*** FCRX14MASK_H - FlexCAN Rx Buffer 14 Mask (low); 0x0000F80A ***/
  union {
    word Word;
  } FCRX14MASK_H_STR;
  
  #define FCRX14MASK_H_MID15_MASK       1U
  #define FCRX14MASK_H_MID16_MASK       2U
  #define FCRX14MASK_H_MID17_MASK       4U
  #define FCRX14MASK_H_MID18_MASK       32U
  #define FCRX14MASK_H_MID19_MASK       64U
  #define FCRX14MASK_H_MID20_MASK       128U
  #define FCRX14MASK_H_MID21_MASK       256U
  #define FCRX14MASK_H_MID22_MASK       512U
  #define FCRX14MASK_H_MID23_MASK       1024U
  #define FCRX14MASK_H_MID24_MASK       2048U
  #define FCRX14MASK_H_MID25_MASK       4096U
  #define FCRX14MASK_H_MID26_MASK       8192U
  #define FCRX14MASK_H_MID27_MASK       16384U
  #define FCRX14MASK_H_MID28_MASK       32768U
  #define FCRX14MASK_H_MID_15_MASK      7U
  #define FCRX14MASK_H_MID_15_BITNUM    0U
  #define FCRX14MASK_H_MID_18_MASK      65504U
  #define FCRX14MASK_H_MID_18_BITNUM    5U
  #define FCRX14MASK_H                  *((volatile word *)0x0000F80A)


  /*** FCRX14MASK_L - FlexCAN Rx Buffer 14 Mask (high); 0x0000F80B ***/
  union {
    word Word;
  } FCRX14MASK_L_STR;
  
  #define FCRX14MASK_L_MID0S_MASK       2U
  #define FCRX14MASK_L_MID1_MASK        4U
  #define FCRX14MASK_L_MID2_MASK        8U
  #define FCRX14MASK_L_MID3_MASK        16U
  #define FCRX14MASK_L_MID4_MASK        32U
  #define FCRX14MASK_L_MID5_MASK        64U
  #define FCRX14MASK_L_MID6_MASK        128U
  #define FCRX14MASK_L_MID7_MASK        256U
  #define FCRX14MASK_L_MID8_MASK        512U
  #define FCRX14MASK_L_MID9_MASK        1024U
  #define FCRX14MASK_L_MID10_MASK       2048U
  #define FCRX14MASK_L_MID11_MASK       4096U
  #define FCRX14MASK_L_MID12_MASK       8192U
  #define FCRX14MASK_L_MID13_MASK       16384U
  #define FCRX14MASK_L_MID14_MASK       32768U
  #define FCRX14MASK_L_MID_1_MASK       65532U
  #define FCRX14MASK_L_MID_1_BITNUM     2U
  #define FCRX14MASK_L                  *((volatile word *)0x0000F80B)


  /*** FCRX15MASK_H - FlexCAN Rx Buffer 15 Mask (low); 0x0000F80C ***/
  union {
    word Word;
  } FCRX15MASK_H_STR;
  
  #define FCRX15MASK_H_MID15_MASK       1U
  #define FCRX15MASK_H_MID16_MASK       2U
  #define FCRX15MASK_H_MID17_MASK       4U
  #define FCRX15MASK_H_MID18_MASK       32U
  #define FCRX15MASK_H_MID19_MASK       64U
  #define FCRX15MASK_H_MID20_MASK       128U
  #define FCRX15MASK_H_MID21_MASK       256U
  #define FCRX15MASK_H_MID22_MASK       512U
  #define FCRX15MASK_H_MID23_MASK       1024U
  #define FCRX15MASK_H_MID24_MASK       2048U
  #define FCRX15MASK_H_MID25_MASK       4096U
  #define FCRX15MASK_H_MID26_MASK       8192U
  #define FCRX15MASK_H_MID27_MASK       16384U
  #define FCRX15MASK_H_MID28_MASK       32768U
  #define FCRX15MASK_H_MID_15_MASK      7U
  #define FCRX15MASK_H_MID_15_BITNUM    0U
  #define FCRX15MASK_H_MID_18_MASK      65504U
  #define FCRX15MASK_H_MID_18_BITNUM    5U
  #define FCRX15MASK_H                  *((volatile word *)0x0000F80C)


  /*** FCRX15MASK_L - FlexCAN Rx Buffer 15 Mask (high); 0x0000F80D ***/
  union {
    word Word;
  } FCRX15MASK_L_STR;
  
  #define FCRX15MASK_L_MID0S_MASK       2U
  #define FCRX15MASK_L_MID1_MASK        4U
  #define FCRX15MASK_L_MID2_MASK        8U
  #define FCRX15MASK_L_MID3_MASK        16U
  #define FCRX15MASK_L_MID4_MASK        32U
  #define FCRX15MASK_L_MID5_MASK        64U
  #define FCRX15MASK_L_MID6_MASK        128U
  #define FCRX15MASK_L_MID7_MASK        256U
  #define FCRX15MASK_L_MID8_MASK        512U
  #define FCRX15MASK_L_MID9_MASK        1024U
  #define FCRX15MASK_L_MID10_MASK       2048U
  #define FCRX15MASK_L_MID11_MASK       4096U
  #define FCRX15MASK_L_MID12_MASK       8192U
  #define FCRX15MASK_L_MID13_MASK       16384U
  #define FCRX15MASK_L_MID14_MASK       32768U
  #define FCRX15MASK_L_MID_1_MASK       65532U
  #define FCRX15MASK_L_MID_1_BITNUM     2U
  #define FCRX15MASK_L                  *((volatile word *)0x0000F80D)


  word Reserved2[2];                   /* Reserved (unused) registers */
  
  /*** FCSTATUS - FlexCAN Error & Status Register; 0x0000F810 ***/
  union {
    word Word;
  } FCSTATUS_STR;
  
  #define FCSTATUS_WAKE_INT_MASK        1U
  #define FCSTATUS_ERR_INT_MASK         2U
  #define FCSTATUS_BOFF_INT_MASK        4U
  #define FCSTATUS_FCS0_MASK            16U
  #define FCSTATUS_FCS1_MASK            32U
  #define FCSTATUS_Tx_Rx_MASK           64U
  #define FCSTATUS_IDLE_MASK            128U
  #define FCSTATUS_Rx_WARN_MASK         256U
  #define FCSTATUS_Tx_WARN_MASK         512U
  #define FCSTATUS_STUFF_ERR_MASK       1024U
  #define FCSTATUS_FORM_ERR_MASK        2048U
  #define FCSTATUS_CRC_ERR_MASK         4096U
  #define FCSTATUS_ACK_ERR_MASK         8192U
  #define FCSTATUS_BIT0_ERR_MASK        16384U
  #define FCSTATUS_BIT1_ERR_MASK        32768U
  #define FCSTATUS_FCS_MASK             48U
  #define FCSTATUS_FCS_BITNUM           4U
  #define FCSTATUS                      *((volatile word *)0x0000F810)


  /*** FCIMASK1 - FlexCAN Interrupt Masks 1; 0x0000F811 ***/
  union {
    word Word;
  } FCIMASK1_STR;
  
  #define FCIMASK1_BUF0M_MASK           1U
  #define FCIMASK1_BUF1M_MASK           2U
  #define FCIMASK1_BUF2M_MASK           4U
  #define FCIMASK1_BUF3M_MASK           8U
  #define FCIMASK1_BUF4M_MASK           16U
  #define FCIMASK1_BUF5M_MASK           32U
  #define FCIMASK1_BUF6M_MASK           64U
  #define FCIMASK1_BUF7M_MASK           128U
  #define FCIMASK1_BUF8M_MASK           256U
  #define FCIMASK1_BUF9M_MASK           512U
  #define FCIMASK1_BUF10M_MASK          1024U
  #define FCIMASK1_BUF11M_MASK          2048U
  #define FCIMASK1_BUF12M_MASK          4096U
  #define FCIMASK1_BUF13M_MASK          8192U
  #define FCIMASK1_BUF14M_MASK          16384U
  #define FCIMASK1_BUF15M_MASK          32768U
  #define FCIMASK1                      *((volatile word *)0x0000F811)


  /*** FCIFLAG1 - FlexCAN Interrupt Flags 1; 0x0000F812 ***/
  union {
    word Word;
  } FCIFLAG1_STR;
  
  #define FCIFLAG1_BUF0I_MASK           1U
  #define FCIFLAG1_BUF1I_MASK           2U
  #define FCIFLAG1_BUF2I_MASK           4U
  #define FCIFLAG1_BUF3I_MASK           8U
  #define FCIFLAG1_BUF4I_MASK           16U
  #define FCIFLAG1_BUF5I_MASK           32U
  #define FCIFLAG1_BUF6I_MASK           64U
  #define FCIFLAG1_BUF7I_MASK           128U
  #define FCIFLAG1_BUF8I_MASK           256U
  #define FCIFLAG1_BUF9I_MASK           512U
  #define FCIFLAG1_BUF10I_MASK          1024U
  #define FCIFLAG1_BUF11I_MASK          2048U
  #define FCIFLAG1_BUF12I_MASK          4096U
  #define FCIFLAG1_BUF13I_MASK          8192U
  #define FCIFLAG1_BUF14I_MASK          16384U
  #define FCIFLAG1_BUF15I_MASK          32768U
  #define FCIFLAG1                      *((volatile word *)0x0000F812)


  /*** FCERROR_CNTRS - FlexCAN Rx & Tx Error Counters; 0x0000F813 ***/
  union {
    word Word;
  } FCERROR_CNTRS_STR;
  
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER0_MASK 1U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER1_MASK 2U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER2_MASK 4U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER3_MASK 8U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER4_MASK 16U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER5_MASK 32U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER6_MASK 64U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER7_MASK 128U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER0_MASK 256U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER1_MASK 512U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER2_MASK 1024U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER3_MASK 2048U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER4_MASK 4096U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER5_MASK 8192U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER6_MASK 16384U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER7_MASK 32768U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER_MASK 255U
  #define FCERROR_CNTRS_CANTx_ERROR_COUNTER_BITNUM 0U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER_MASK 65280U
  #define FCERROR_CNTRS_CANRx_ERROR_COUNTER_BITNUM 8U
  #define FCERROR_CNTRS                 *((volatile word *)0x0000F813)


  word Reserved3[44];                  /* Reserved (unused) registers */

} FC_PRPH;

/******************************************
*** Peripheral FCAN_MB0
*******************************************/
typedef volatile struct {
  /*** FCMB0_Control - FlexCAN Message Buffer 0 Control / Status; 0x0000F840 ***/
  union {
    word Word;
  } FCMB0_Control_STR;
  
  #define FCMB0_Control_LENGTH0_MASK    1U
  #define FCMB0_Control_LENGTH1_MASK    2U
  #define FCMB0_Control_LENGTH2_MASK    4U
  #define FCMB0_Control_LENGTH3_MASK    8U
  #define FCMB0_Control_CODE0_MASK      16U
  #define FCMB0_Control_CODE1_MASK      32U
  #define FCMB0_Control_CODE2_MASK      64U
  #define FCMB0_Control_CODE3_MASK      128U
  #define FCMB0_Control_TIME_STAMP0_MASK 256U
  #define FCMB0_Control_TIME_STAMP1_MASK 512U
  #define FCMB0_Control_TIME_STAMP2_MASK 1024U
  #define FCMB0_Control_TIME_STAMP3_MASK 2048U
  #define FCMB0_Control_TIME_STAMP4_MASK 4096U
  #define FCMB0_Control_TIME_STAMP5_MASK 8192U
  #define FCMB0_Control_TIME_STAMP6_MASK 16384U
  #define FCMB0_Control_TIME_STAMP7_MASK 32768U
  #define FCMB0_Control_LENGTH_MASK     15U
  #define FCMB0_Control_LENGTH_BITNUM   0U
  #define FCMB0_Control_CODE_MASK       240U
  #define FCMB0_Control_CODE_BITNUM     4U
  #define FCMB0_Control_TIME_STAMP_MASK 65280U
  #define FCMB0_Control_TIME_STAMP_BITNUM 8U
  #define FCMB0_Control                 *((volatile word *)0x0000F840)


  /*** FCMB0_ID_HIGH - FlexCAN Message Buffer 0 ID_HIGH; 0x0000F841 ***/
  union {
    word Word;
  } FCMB0_ID_HIGH_STR;
  
  #define FCMB0_ID_HIGH_ID15_MASK       1U
  #define FCMB0_ID_HIGH_ID16_MASK       2U
  #define FCMB0_ID_HIGH_ID17_MASK       4U
  #define FCMB0_ID_HIGH_IDE_MASK        8U
  #define FCMB0_ID_HIGH_SRR_MASK        16U
  #define FCMB0_ID_HIGH_ID18_MASK       32U
  #define FCMB0_ID_HIGH_ID19_MASK       64U
  #define FCMB0_ID_HIGH_ID20_MASK       128U
  #define FCMB0_ID_HIGH_ID21_MASK       256U
  #define FCMB0_ID_HIGH_ID22_MASK       512U
  #define FCMB0_ID_HIGH_ID23_MASK       1024U
  #define FCMB0_ID_HIGH_ID24_MASK       2048U
  #define FCMB0_ID_HIGH_ID25_MASK       4096U
  #define FCMB0_ID_HIGH_ID26_MASK       8192U
  #define FCMB0_ID_HIGH_ID27_MASK       16384U
  #define FCMB0_ID_HIGH_ID28_MASK       32768U
  #define FCMB0_ID_HIGH_ID_15_MASK      7U
  #define FCMB0_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB0_ID_HIGH_ID_18_MASK      65504U
  #define FCMB0_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB0_ID_HIGH                 *((volatile word *)0x0000F841)


  /*** FCMB0_ID_LOW - FlexCAN Message Buffer 0 ID_LOW; 0x0000F842 ***/
  union {
    word Word;
  } FCMB0_ID_LOW_STR;
  
  #define FCMB0_ID_LOW_ERTR_MASK        1U
  #define FCMB0_ID_LOW_ID0_MASK         2U
  #define FCMB0_ID_LOW_ID1_MASK         4U
  #define FCMB0_ID_LOW_ID2_MASK         8U
  #define FCMB0_ID_LOW_ID3_MASK         16U
  #define FCMB0_ID_LOW_ID4_MASK         32U
  #define FCMB0_ID_LOW_ID5_MASK         64U
  #define FCMB0_ID_LOW_ID6_MASK         128U
  #define FCMB0_ID_LOW_ID7_MASK         256U
  #define FCMB0_ID_LOW_ID8_MASK         512U
  #define FCMB0_ID_LOW_ID9_MASK         1024U
  #define FCMB0_ID_LOW_ID10_MASK        2048U
  #define FCMB0_ID_LOW_ID11_MASK        4096U
  #define FCMB0_ID_LOW_ID12_MASK        8192U
  #define FCMB0_ID_LOW_ID13_MASK        16384U
  #define FCMB0_ID_LOW_ID14_MASK        32768U
  #define FCMB0_ID_LOW_ID_MASK          65534U
  #define FCMB0_ID_LOW_ID_BITNUM        1U
  #define FCMB0_ID_LOW                  *((volatile word *)0x0000F842)


  /*** FCMB0_DATA0 - FlexCAN Message Buffer 0 Data 0; 0x0000F843 ***/
  union {
    word Word;
  } FCMB0_DATA0_STR;
  
  #define FCMB0_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB0_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB0_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB0_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB0_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB0_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB0_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB0_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB0_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB0_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB0_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB0_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB0_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB0_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB0_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB0_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB0_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB0_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB0_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB0_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB0_DATA0                   *((volatile word *)0x0000F843)


  /*** FCMB0_DATA1 - FlexCAN Message Buffer 0 Data 1; 0x0000F844 ***/
  union {
    word Word;
  } FCMB0_DATA1_STR;
  
  #define FCMB0_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB0_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB0_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB0_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB0_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB0_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB0_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB0_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB0_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB0_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB0_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB0_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB0_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB0_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB0_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB0_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB0_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB0_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB0_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB0_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB0_DATA1                   *((volatile word *)0x0000F844)


  /*** FCMB0_DATA2 - FlexCAN Message Buffer 0 Data 2; 0x0000F845 ***/
  union {
    word Word;
  } FCMB0_DATA2_STR;
  
  #define FCMB0_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB0_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB0_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB0_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB0_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB0_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB0_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB0_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB0_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB0_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB0_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB0_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB0_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB0_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB0_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB0_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB0_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB0_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB0_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB0_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB0_DATA2                   *((volatile word *)0x0000F845)


  /*** FCMB0_DATA3 - FlexCAN Message Buffer 0 Data 3; 0x0000F846 ***/
  union {
    word Word;
  } FCMB0_DATA3_STR;
  
  #define FCMB0_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB0_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB0_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB0_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB0_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB0_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB0_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB0_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB0_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB0_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB0_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB0_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB0_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB0_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB0_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB0_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB0_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB0_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB0_DATA3                   *((volatile word *)0x0000F846)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB0_PRPH;

/******************************************
*** Peripheral FCAN_MB1
*******************************************/
typedef volatile struct {
  /*** FCMB1_Control - FlexCAN Message Buffer 1 Control / Status; 0x0000F848 ***/
  union {
    word Word;
  } FCMB1_Control_STR;
  
  #define FCMB1_Control_LENGTH0_MASK    1U
  #define FCMB1_Control_LENGTH1_MASK    2U
  #define FCMB1_Control_LENGTH2_MASK    4U
  #define FCMB1_Control_LENGTH3_MASK    8U
  #define FCMB1_Control_CODE0_MASK      16U
  #define FCMB1_Control_CODE1_MASK      32U
  #define FCMB1_Control_CODE2_MASK      64U
  #define FCMB1_Control_CODE3_MASK      128U
  #define FCMB1_Control_TIME_STAMP0_MASK 256U
  #define FCMB1_Control_TIME_STAMP1_MASK 512U
  #define FCMB1_Control_TIME_STAMP2_MASK 1024U
  #define FCMB1_Control_TIME_STAMP3_MASK 2048U
  #define FCMB1_Control_TIME_STAMP4_MASK 4096U
  #define FCMB1_Control_TIME_STAMP5_MASK 8192U
  #define FCMB1_Control_TIME_STAMP6_MASK 16384U
  #define FCMB1_Control_TIME_STAMP7_MASK 32768U
  #define FCMB1_Control_LENGTH_MASK     15U
  #define FCMB1_Control_LENGTH_BITNUM   0U
  #define FCMB1_Control_CODE_MASK       240U
  #define FCMB1_Control_CODE_BITNUM     4U
  #define FCMB1_Control_TIME_STAMP_MASK 65280U
  #define FCMB1_Control_TIME_STAMP_BITNUM 8U
  #define FCMB1_Control                 *((volatile word *)0x0000F848)


  /*** FCMB1_ID_HIGH - FlexCAN Message Buffer 1 ID_HIGH; 0x0000F849 ***/
  union {
    word Word;
  } FCMB1_ID_HIGH_STR;
  
  #define FCMB1_ID_HIGH_ID15_MASK       1U
  #define FCMB1_ID_HIGH_ID16_MASK       2U
  #define FCMB1_ID_HIGH_ID17_MASK       4U
  #define FCMB1_ID_HIGH_IDE_MASK        8U
  #define FCMB1_ID_HIGH_SRR_MASK        16U
  #define FCMB1_ID_HIGH_ID18_MASK       32U
  #define FCMB1_ID_HIGH_ID19_MASK       64U
  #define FCMB1_ID_HIGH_ID20_MASK       128U
  #define FCMB1_ID_HIGH_ID21_MASK       256U
  #define FCMB1_ID_HIGH_ID22_MASK       512U
  #define FCMB1_ID_HIGH_ID23_MASK       1024U
  #define FCMB1_ID_HIGH_ID24_MASK       2048U
  #define FCMB1_ID_HIGH_ID25_MASK       4096U
  #define FCMB1_ID_HIGH_ID26_MASK       8192U
  #define FCMB1_ID_HIGH_ID27_MASK       16384U
  #define FCMB1_ID_HIGH_ID28_MASK       32768U
  #define FCMB1_ID_HIGH_ID_15_MASK      7U
  #define FCMB1_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB1_ID_HIGH_ID_18_MASK      65504U
  #define FCMB1_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB1_ID_HIGH                 *((volatile word *)0x0000F849)


  /*** FCMB1_ID_LOW - FlexCAN Message Buffer 1 ID_LOW; 0x0000F84A ***/
  union {
    word Word;
  } FCMB1_ID_LOW_STR;
  
  #define FCMB1_ID_LOW_ERTR_MASK        1U
  #define FCMB1_ID_LOW_ID0_MASK         2U
  #define FCMB1_ID_LOW_ID1_MASK         4U
  #define FCMB1_ID_LOW_ID2_MASK         8U
  #define FCMB1_ID_LOW_ID3_MASK         16U
  #define FCMB1_ID_LOW_ID4_MASK         32U
  #define FCMB1_ID_LOW_ID5_MASK         64U
  #define FCMB1_ID_LOW_ID6_MASK         128U
  #define FCMB1_ID_LOW_ID7_MASK         256U
  #define FCMB1_ID_LOW_ID8_MASK         512U
  #define FCMB1_ID_LOW_ID9_MASK         1024U
  #define FCMB1_ID_LOW_ID10_MASK        2048U
  #define FCMB1_ID_LOW_ID11_MASK        4096U
  #define FCMB1_ID_LOW_ID12_MASK        8192U
  #define FCMB1_ID_LOW_ID13_MASK        16384U
  #define FCMB1_ID_LOW_ID14_MASK        32768U
  #define FCMB1_ID_LOW_ID_MASK          65534U
  #define FCMB1_ID_LOW_ID_BITNUM        1U
  #define FCMB1_ID_LOW                  *((volatile word *)0x0000F84A)


  /*** FCMB1_DATA0 - FlexCAN Message Buffer 1 Data 0; 0x0000F84B ***/
  union {
    word Word;
  } FCMB1_DATA0_STR;
  
  #define FCMB1_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB1_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB1_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB1_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB1_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB1_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB1_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB1_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB1_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB1_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB1_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB1_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB1_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB1_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB1_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB1_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB1_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB1_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB1_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB1_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB1_DATA0                   *((volatile word *)0x0000F84B)


  /*** FCMB1_DATA1 - FlexCAN Message Buffer 1 Data 1; 0x0000F84C ***/
  union {
    word Word;
  } FCMB1_DATA1_STR;
  
  #define FCMB1_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB1_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB1_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB1_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB1_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB1_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB1_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB1_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB1_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB1_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB1_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB1_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB1_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB1_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB1_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB1_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB1_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB1_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB1_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB1_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB1_DATA1                   *((volatile word *)0x0000F84C)


  /*** FCMB1_DATA2 - FlexCAN Message Buffer 1 Data 2; 0x0000F84D ***/
  union {
    word Word;
  } FCMB1_DATA2_STR;
  
  #define FCMB1_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB1_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB1_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB1_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB1_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB1_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB1_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB1_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB1_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB1_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB1_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB1_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB1_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB1_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB1_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB1_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB1_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB1_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB1_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB1_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB1_DATA2                   *((volatile word *)0x0000F84D)


  /*** FCMB1_DATA3 - FlexCAN Message Buffer 1 Data 3; 0x0000F84E ***/
  union {
    word Word;
  } FCMB1_DATA3_STR;
  
  #define FCMB1_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB1_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB1_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB1_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB1_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB1_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB1_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB1_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB1_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB1_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB1_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB1_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB1_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB1_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB1_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB1_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB1_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB1_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB1_DATA3                   *((volatile word *)0x0000F84E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB1_PRPH;

/******************************************
*** Peripheral FCAN_MB2
*******************************************/
typedef volatile struct {
  /*** FCMB2_Control - FlexCAN Message Buffer 2 Control / Status; 0x0000F850 ***/
  union {
    word Word;
  } FCMB2_Control_STR;
  
  #define FCMB2_Control_LENGTH0_MASK    1U
  #define FCMB2_Control_LENGTH1_MASK    2U
  #define FCMB2_Control_LENGTH2_MASK    4U
  #define FCMB2_Control_LENGTH3_MASK    8U
  #define FCMB2_Control_CODE0_MASK      16U
  #define FCMB2_Control_CODE1_MASK      32U
  #define FCMB2_Control_CODE2_MASK      64U
  #define FCMB2_Control_CODE3_MASK      128U
  #define FCMB2_Control_TIME_STAMP0_MASK 256U
  #define FCMB2_Control_TIME_STAMP1_MASK 512U
  #define FCMB2_Control_TIME_STAMP2_MASK 1024U
  #define FCMB2_Control_TIME_STAMP3_MASK 2048U
  #define FCMB2_Control_TIME_STAMP4_MASK 4096U
  #define FCMB2_Control_TIME_STAMP5_MASK 8192U
  #define FCMB2_Control_TIME_STAMP6_MASK 16384U
  #define FCMB2_Control_TIME_STAMP7_MASK 32768U
  #define FCMB2_Control_LENGTH_MASK     15U
  #define FCMB2_Control_LENGTH_BITNUM   0U
  #define FCMB2_Control_CODE_MASK       240U
  #define FCMB2_Control_CODE_BITNUM     4U
  #define FCMB2_Control_TIME_STAMP_MASK 65280U
  #define FCMB2_Control_TIME_STAMP_BITNUM 8U
  #define FCMB2_Control                 *((volatile word *)0x0000F850)


  /*** FCMB2_ID_HIGH - FlexCAN Message Buffer 2 ID_HIGH; 0x0000F851 ***/
  union {
    word Word;
  } FCMB2_ID_HIGH_STR;
  
  #define FCMB2_ID_HIGH_ID15_MASK       1U
  #define FCMB2_ID_HIGH_ID16_MASK       2U
  #define FCMB2_ID_HIGH_ID17_MASK       4U
  #define FCMB2_ID_HIGH_IDE_MASK        8U
  #define FCMB2_ID_HIGH_SRR_MASK        16U
  #define FCMB2_ID_HIGH_ID18_MASK       32U
  #define FCMB2_ID_HIGH_ID19_MASK       64U
  #define FCMB2_ID_HIGH_ID20_MASK       128U
  #define FCMB2_ID_HIGH_ID21_MASK       256U
  #define FCMB2_ID_HIGH_ID22_MASK       512U
  #define FCMB2_ID_HIGH_ID23_MASK       1024U
  #define FCMB2_ID_HIGH_ID24_MASK       2048U
  #define FCMB2_ID_HIGH_ID25_MASK       4096U
  #define FCMB2_ID_HIGH_ID26_MASK       8192U
  #define FCMB2_ID_HIGH_ID27_MASK       16384U
  #define FCMB2_ID_HIGH_ID28_MASK       32768U
  #define FCMB2_ID_HIGH_ID_15_MASK      7U
  #define FCMB2_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB2_ID_HIGH_ID_18_MASK      65504U
  #define FCMB2_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB2_ID_HIGH                 *((volatile word *)0x0000F851)


  /*** FCMB2_ID_LOW - FlexCAN Message Buffer 2 ID_LOW; 0x0000F852 ***/
  union {
    word Word;
  } FCMB2_ID_LOW_STR;
  
  #define FCMB2_ID_LOW_ERTR_MASK        1U
  #define FCMB2_ID_LOW_ID0_MASK         2U
  #define FCMB2_ID_LOW_ID1_MASK         4U
  #define FCMB2_ID_LOW_ID2_MASK         8U
  #define FCMB2_ID_LOW_ID3_MASK         16U
  #define FCMB2_ID_LOW_ID4_MASK         32U
  #define FCMB2_ID_LOW_ID5_MASK         64U
  #define FCMB2_ID_LOW_ID6_MASK         128U
  #define FCMB2_ID_LOW_ID7_MASK         256U
  #define FCMB2_ID_LOW_ID8_MASK         512U
  #define FCMB2_ID_LOW_ID9_MASK         1024U
  #define FCMB2_ID_LOW_ID10_MASK        2048U
  #define FCMB2_ID_LOW_ID11_MASK        4096U
  #define FCMB2_ID_LOW_ID12_MASK        8192U
  #define FCMB2_ID_LOW_ID13_MASK        16384U
  #define FCMB2_ID_LOW_ID14_MASK        32768U
  #define FCMB2_ID_LOW_ID_MASK          65534U
  #define FCMB2_ID_LOW_ID_BITNUM        1U
  #define FCMB2_ID_LOW                  *((volatile word *)0x0000F852)


  /*** FCMB2_DATA0 - FlexCAN Message Buffer 2 Data 0; 0x0000F853 ***/
  union {
    word Word;
  } FCMB2_DATA0_STR;
  
  #define FCMB2_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB2_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB2_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB2_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB2_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB2_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB2_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB2_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB2_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB2_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB2_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB2_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB2_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB2_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB2_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB2_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB2_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB2_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB2_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB2_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB2_DATA0                   *((volatile word *)0x0000F853)


  /*** FCMB2_DATA1 - FlexCAN Message Buffer 2 Data 1; 0x0000F854 ***/
  union {
    word Word;
  } FCMB2_DATA1_STR;
  
  #define FCMB2_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB2_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB2_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB2_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB2_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB2_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB2_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB2_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB2_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB2_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB2_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB2_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB2_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB2_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB2_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB2_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB2_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB2_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB2_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB2_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB2_DATA1                   *((volatile word *)0x0000F854)


  /*** FCMB2_DATA2 - FlexCAN Message Buffer 2 Data 2; 0x0000F855 ***/
  union {
    word Word;
  } FCMB2_DATA2_STR;
  
  #define FCMB2_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB2_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB2_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB2_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB2_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB2_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB2_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB2_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB2_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB2_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB2_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB2_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB2_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB2_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB2_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB2_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB2_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB2_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB2_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB2_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB2_DATA2                   *((volatile word *)0x0000F855)


  /*** FCMB2_DATA3 - FlexCAN Message Buffer 2 Data 3; 0x0000F856 ***/
  union {
    word Word;
  } FCMB2_DATA3_STR;
  
  #define FCMB2_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB2_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB2_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB2_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB2_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB2_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB2_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB2_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB2_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB2_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB2_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB2_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB2_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB2_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB2_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB2_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB2_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB2_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB2_DATA3                   *((volatile word *)0x0000F856)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB2_PRPH;

/******************************************
*** Peripheral FCAN_MB3
*******************************************/
typedef volatile struct {
  /*** FCMB3_Control - FlexCAN Message Buffer 3 Control / Status; 0x0000F858 ***/
  union {
    word Word;
  } FCMB3_Control_STR;
  
  #define FCMB3_Control_LENGTH0_MASK    1U
  #define FCMB3_Control_LENGTH1_MASK    2U
  #define FCMB3_Control_LENGTH2_MASK    4U
  #define FCMB3_Control_LENGTH3_MASK    8U
  #define FCMB3_Control_CODE0_MASK      16U
  #define FCMB3_Control_CODE1_MASK      32U
  #define FCMB3_Control_CODE2_MASK      64U
  #define FCMB3_Control_CODE3_MASK      128U
  #define FCMB3_Control_TIME_STAMP0_MASK 256U
  #define FCMB3_Control_TIME_STAMP1_MASK 512U
  #define FCMB3_Control_TIME_STAMP2_MASK 1024U
  #define FCMB3_Control_TIME_STAMP3_MASK 2048U
  #define FCMB3_Control_TIME_STAMP4_MASK 4096U
  #define FCMB3_Control_TIME_STAMP5_MASK 8192U
  #define FCMB3_Control_TIME_STAMP6_MASK 16384U
  #define FCMB3_Control_TIME_STAMP7_MASK 32768U
  #define FCMB3_Control_LENGTH_MASK     15U
  #define FCMB3_Control_LENGTH_BITNUM   0U
  #define FCMB3_Control_CODE_MASK       240U
  #define FCMB3_Control_CODE_BITNUM     4U
  #define FCMB3_Control_TIME_STAMP_MASK 65280U
  #define FCMB3_Control_TIME_STAMP_BITNUM 8U
  #define FCMB3_Control                 *((volatile word *)0x0000F858)


  /*** FCMB3_ID_HIGH - FlexCAN Message Buffer 3 ID_HIGH; 0x0000F859 ***/
  union {
    word Word;
  } FCMB3_ID_HIGH_STR;
  
  #define FCMB3_ID_HIGH_ID15_MASK       1U
  #define FCMB3_ID_HIGH_ID16_MASK       2U
  #define FCMB3_ID_HIGH_ID17_MASK       4U
  #define FCMB3_ID_HIGH_IDE_MASK        8U
  #define FCMB3_ID_HIGH_SRR_MASK        16U
  #define FCMB3_ID_HIGH_ID18_MASK       32U
  #define FCMB3_ID_HIGH_ID19_MASK       64U
  #define FCMB3_ID_HIGH_ID20_MASK       128U
  #define FCMB3_ID_HIGH_ID21_MASK       256U
  #define FCMB3_ID_HIGH_ID22_MASK       512U
  #define FCMB3_ID_HIGH_ID23_MASK       1024U
  #define FCMB3_ID_HIGH_ID24_MASK       2048U
  #define FCMB3_ID_HIGH_ID25_MASK       4096U
  #define FCMB3_ID_HIGH_ID26_MASK       8192U
  #define FCMB3_ID_HIGH_ID27_MASK       16384U
  #define FCMB3_ID_HIGH_ID28_MASK       32768U
  #define FCMB3_ID_HIGH_ID_15_MASK      7U
  #define FCMB3_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB3_ID_HIGH_ID_18_MASK      65504U
  #define FCMB3_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB3_ID_HIGH                 *((volatile word *)0x0000F859)


  /*** FCMB3_ID_LOW - FlexCAN Message Buffer 3 ID_LOW; 0x0000F85A ***/
  union {
    word Word;
  } FCMB3_ID_LOW_STR;
  
  #define FCMB3_ID_LOW_ERTR_MASK        1U
  #define FCMB3_ID_LOW_ID0_MASK         2U
  #define FCMB3_ID_LOW_ID1_MASK         4U
  #define FCMB3_ID_LOW_ID2_MASK         8U
  #define FCMB3_ID_LOW_ID3_MASK         16U
  #define FCMB3_ID_LOW_ID4_MASK         32U
  #define FCMB3_ID_LOW_ID5_MASK         64U
  #define FCMB3_ID_LOW_ID6_MASK         128U
  #define FCMB3_ID_LOW_ID7_MASK         256U
  #define FCMB3_ID_LOW_ID8_MASK         512U
  #define FCMB3_ID_LOW_ID9_MASK         1024U
  #define FCMB3_ID_LOW_ID10_MASK        2048U
  #define FCMB3_ID_LOW_ID11_MASK        4096U
  #define FCMB3_ID_LOW_ID12_MASK        8192U
  #define FCMB3_ID_LOW_ID13_MASK        16384U
  #define FCMB3_ID_LOW_ID14_MASK        32768U
  #define FCMB3_ID_LOW_ID_MASK          65534U
  #define FCMB3_ID_LOW_ID_BITNUM        1U
  #define FCMB3_ID_LOW                  *((volatile word *)0x0000F85A)


  /*** FCMB3_DATA0 - FlexCAN Message Buffer 3 Data 0; 0x0000F85B ***/
  union {
    word Word;
  } FCMB3_DATA0_STR;
  
  #define FCMB3_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB3_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB3_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB3_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB3_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB3_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB3_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB3_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB3_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB3_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB3_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB3_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB3_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB3_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB3_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB3_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB3_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB3_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB3_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB3_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB3_DATA0                   *((volatile word *)0x0000F85B)


  /*** FCMB3_DATA1 - FlexCAN Message Buffer 3 Data 1; 0x0000F85C ***/
  union {
    word Word;
  } FCMB3_DATA1_STR;
  
  #define FCMB3_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB3_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB3_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB3_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB3_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB3_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB3_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB3_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB3_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB3_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB3_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB3_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB3_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB3_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB3_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB3_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB3_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB3_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB3_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB3_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB3_DATA1                   *((volatile word *)0x0000F85C)


  /*** FCMB3_DATA2 - FlexCAN Message Buffer 3 Data 2; 0x0000F85D ***/
  union {
    word Word;
  } FCMB3_DATA2_STR;
  
  #define FCMB3_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB3_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB3_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB3_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB3_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB3_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB3_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB3_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB3_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB3_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB3_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB3_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB3_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB3_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB3_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB3_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB3_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB3_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB3_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB3_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB3_DATA2                   *((volatile word *)0x0000F85D)


  /*** FCMB3_DATA3 - FlexCAN Message Buffer 3 Data 3; 0x0000F85E ***/
  union {
    word Word;
  } FCMB3_DATA3_STR;
  
  #define FCMB3_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB3_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB3_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB3_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB3_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB3_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB3_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB3_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB3_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB3_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB3_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB3_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB3_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB3_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB3_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB3_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB3_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB3_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB3_DATA3                   *((volatile word *)0x0000F85E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB3_PRPH;

/******************************************
*** Peripheral FCAN_MB4
*******************************************/
typedef volatile struct {
  /*** FCMB4_Control - FlexCAN Message Buffer 4 Control / Status; 0x0000F860 ***/
  union {
    word Word;
  } FCMB4_Control_STR;
  
  #define FCMB4_Control_LENGTH0_MASK    1U
  #define FCMB4_Control_LENGTH1_MASK    2U
  #define FCMB4_Control_LENGTH2_MASK    4U
  #define FCMB4_Control_LENGTH3_MASK    8U
  #define FCMB4_Control_CODE0_MASK      16U
  #define FCMB4_Control_CODE1_MASK      32U
  #define FCMB4_Control_CODE2_MASK      64U
  #define FCMB4_Control_CODE3_MASK      128U
  #define FCMB4_Control_TIME_STAMP0_MASK 256U
  #define FCMB4_Control_TIME_STAMP1_MASK 512U
  #define FCMB4_Control_TIME_STAMP2_MASK 1024U
  #define FCMB4_Control_TIME_STAMP3_MASK 2048U
  #define FCMB4_Control_TIME_STAMP4_MASK 4096U
  #define FCMB4_Control_TIME_STAMP5_MASK 8192U
  #define FCMB4_Control_TIME_STAMP6_MASK 16384U
  #define FCMB4_Control_TIME_STAMP7_MASK 32768U
  #define FCMB4_Control_LENGTH_MASK     15U
  #define FCMB4_Control_LENGTH_BITNUM   0U
  #define FCMB4_Control_CODE_MASK       240U
  #define FCMB4_Control_CODE_BITNUM     4U
  #define FCMB4_Control_TIME_STAMP_MASK 65280U
  #define FCMB4_Control_TIME_STAMP_BITNUM 8U
  #define FCMB4_Control                 *((volatile word *)0x0000F860)


  /*** FCMB4_ID_HIGH - FlexCAN Message Buffer 4 ID_HIGH; 0x0000F861 ***/
  union {
    word Word;
  } FCMB4_ID_HIGH_STR;
  
  #define FCMB4_ID_HIGH_ID15_MASK       1U
  #define FCMB4_ID_HIGH_ID16_MASK       2U
  #define FCMB4_ID_HIGH_ID17_MASK       4U
  #define FCMB4_ID_HIGH_IDE_MASK        8U
  #define FCMB4_ID_HIGH_SRR_MASK        16U
  #define FCMB4_ID_HIGH_ID18_MASK       32U
  #define FCMB4_ID_HIGH_ID19_MASK       64U
  #define FCMB4_ID_HIGH_ID20_MASK       128U
  #define FCMB4_ID_HIGH_ID21_MASK       256U
  #define FCMB4_ID_HIGH_ID22_MASK       512U
  #define FCMB4_ID_HIGH_ID23_MASK       1024U
  #define FCMB4_ID_HIGH_ID24_MASK       2048U
  #define FCMB4_ID_HIGH_ID25_MASK       4096U
  #define FCMB4_ID_HIGH_ID26_MASK       8192U
  #define FCMB4_ID_HIGH_ID27_MASK       16384U
  #define FCMB4_ID_HIGH_ID28_MASK       32768U
  #define FCMB4_ID_HIGH_ID_15_MASK      7U
  #define FCMB4_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB4_ID_HIGH_ID_18_MASK      65504U
  #define FCMB4_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB4_ID_HIGH                 *((volatile word *)0x0000F861)


  /*** FCMB4_ID_LOW - FlexCAN Message Buffer 4 ID_LOW; 0x0000F862 ***/
  union {
    word Word;
  } FCMB4_ID_LOW_STR;
  
  #define FCMB4_ID_LOW_ERTR_MASK        1U
  #define FCMB4_ID_LOW_ID0_MASK         2U
  #define FCMB4_ID_LOW_ID1_MASK         4U
  #define FCMB4_ID_LOW_ID2_MASK         8U
  #define FCMB4_ID_LOW_ID3_MASK         16U
  #define FCMB4_ID_LOW_ID4_MASK         32U
  #define FCMB4_ID_LOW_ID5_MASK         64U
  #define FCMB4_ID_LOW_ID6_MASK         128U
  #define FCMB4_ID_LOW_ID7_MASK         256U
  #define FCMB4_ID_LOW_ID8_MASK         512U
  #define FCMB4_ID_LOW_ID9_MASK         1024U
  #define FCMB4_ID_LOW_ID10_MASK        2048U
  #define FCMB4_ID_LOW_ID11_MASK        4096U
  #define FCMB4_ID_LOW_ID12_MASK        8192U
  #define FCMB4_ID_LOW_ID13_MASK        16384U
  #define FCMB4_ID_LOW_ID14_MASK        32768U
  #define FCMB4_ID_LOW_ID_MASK          65534U
  #define FCMB4_ID_LOW_ID_BITNUM        1U
  #define FCMB4_ID_LOW                  *((volatile word *)0x0000F862)


  /*** FCMB4_DATA0 - FlexCAN Message Buffer 4 Data 0; 0x0000F863 ***/
  union {
    word Word;
  } FCMB4_DATA0_STR;
  
  #define FCMB4_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB4_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB4_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB4_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB4_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB4_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB4_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB4_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB4_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB4_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB4_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB4_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB4_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB4_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB4_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB4_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB4_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB4_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB4_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB4_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB4_DATA0                   *((volatile word *)0x0000F863)


  /*** FCMB4_DATA1 - FlexCAN Message Buffer 4 Data 1; 0x0000F864 ***/
  union {
    word Word;
  } FCMB4_DATA1_STR;
  
  #define FCMB4_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB4_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB4_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB4_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB4_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB4_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB4_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB4_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB4_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB4_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB4_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB4_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB4_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB4_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB4_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB4_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB4_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB4_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB4_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB4_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB4_DATA1                   *((volatile word *)0x0000F864)


  /*** FCMB4_DATA2 - FlexCAN Message Buffer 4 Data 2; 0x0000F865 ***/
  union {
    word Word;
  } FCMB4_DATA2_STR;
  
  #define FCMB4_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB4_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB4_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB4_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB4_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB4_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB4_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB4_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB4_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB4_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB4_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB4_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB4_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB4_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB4_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB4_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB4_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB4_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB4_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB4_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB4_DATA2                   *((volatile word *)0x0000F865)


  /*** FCMB4_DATA3 - FlexCAN Message Buffer 4 Data 3; 0x0000F866 ***/
  union {
    word Word;
  } FCMB4_DATA3_STR;
  
  #define FCMB4_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB4_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB4_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB4_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB4_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB4_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB4_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB4_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB4_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB4_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB4_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB4_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB4_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB4_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB4_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB4_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB4_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB4_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB4_DATA3                   *((volatile word *)0x0000F866)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB4_PRPH;

/******************************************
*** Peripheral FCAN_MB5
*******************************************/
typedef volatile struct {
  /*** FCMB5_Control - FlexCAN Message Buffer 5 Control / Status; 0x0000F868 ***/
  union {
    word Word;
  } FCMB5_Control_STR;
  
  #define FCMB5_Control_LENGTH0_MASK    1U
  #define FCMB5_Control_LENGTH1_MASK    2U
  #define FCMB5_Control_LENGTH2_MASK    4U
  #define FCMB5_Control_LENGTH3_MASK    8U
  #define FCMB5_Control_CODE0_MASK      16U
  #define FCMB5_Control_CODE1_MASK      32U
  #define FCMB5_Control_CODE2_MASK      64U
  #define FCMB5_Control_CODE3_MASK      128U
  #define FCMB5_Control_TIME_STAMP0_MASK 256U
  #define FCMB5_Control_TIME_STAMP1_MASK 512U
  #define FCMB5_Control_TIME_STAMP2_MASK 1024U
  #define FCMB5_Control_TIME_STAMP3_MASK 2048U
  #define FCMB5_Control_TIME_STAMP4_MASK 4096U
  #define FCMB5_Control_TIME_STAMP5_MASK 8192U
  #define FCMB5_Control_TIME_STAMP6_MASK 16384U
  #define FCMB5_Control_TIME_STAMP7_MASK 32768U
  #define FCMB5_Control_LENGTH_MASK     15U
  #define FCMB5_Control_LENGTH_BITNUM   0U
  #define FCMB5_Control_CODE_MASK       240U
  #define FCMB5_Control_CODE_BITNUM     4U
  #define FCMB5_Control_TIME_STAMP_MASK 65280U
  #define FCMB5_Control_TIME_STAMP_BITNUM 8U
  #define FCMB5_Control                 *((volatile word *)0x0000F868)


  /*** FCMB5_ID_HIGH - FlexCAN Message Buffer 5 ID_HIGH; 0x0000F869 ***/
  union {
    word Word;
  } FCMB5_ID_HIGH_STR;
  
  #define FCMB5_ID_HIGH_ID15_MASK       1U
  #define FCMB5_ID_HIGH_ID16_MASK       2U
  #define FCMB5_ID_HIGH_ID17_MASK       4U
  #define FCMB5_ID_HIGH_IDE_MASK        8U
  #define FCMB5_ID_HIGH_SRR_MASK        16U
  #define FCMB5_ID_HIGH_ID18_MASK       32U
  #define FCMB5_ID_HIGH_ID19_MASK       64U
  #define FCMB5_ID_HIGH_ID20_MASK       128U
  #define FCMB5_ID_HIGH_ID21_MASK       256U
  #define FCMB5_ID_HIGH_ID22_MASK       512U
  #define FCMB5_ID_HIGH_ID23_MASK       1024U
  #define FCMB5_ID_HIGH_ID24_MASK       2048U
  #define FCMB5_ID_HIGH_ID25_MASK       4096U
  #define FCMB5_ID_HIGH_ID26_MASK       8192U
  #define FCMB5_ID_HIGH_ID27_MASK       16384U
  #define FCMB5_ID_HIGH_ID28_MASK       32768U
  #define FCMB5_ID_HIGH_ID_15_MASK      7U
  #define FCMB5_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB5_ID_HIGH_ID_18_MASK      65504U
  #define FCMB5_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB5_ID_HIGH                 *((volatile word *)0x0000F869)


  /*** FCMB5_ID_LOW - FlexCAN Message Buffer 5 ID_LOW; 0x0000F86A ***/
  union {
    word Word;
  } FCMB5_ID_LOW_STR;
  
  #define FCMB5_ID_LOW_ERTR_MASK        1U
  #define FCMB5_ID_LOW_ID0_MASK         2U
  #define FCMB5_ID_LOW_ID1_MASK         4U
  #define FCMB5_ID_LOW_ID2_MASK         8U
  #define FCMB5_ID_LOW_ID3_MASK         16U
  #define FCMB5_ID_LOW_ID4_MASK         32U
  #define FCMB5_ID_LOW_ID5_MASK         64U
  #define FCMB5_ID_LOW_ID6_MASK         128U
  #define FCMB5_ID_LOW_ID7_MASK         256U
  #define FCMB5_ID_LOW_ID8_MASK         512U
  #define FCMB5_ID_LOW_ID9_MASK         1024U
  #define FCMB5_ID_LOW_ID10_MASK        2048U
  #define FCMB5_ID_LOW_ID11_MASK        4096U
  #define FCMB5_ID_LOW_ID12_MASK        8192U
  #define FCMB5_ID_LOW_ID13_MASK        16384U
  #define FCMB5_ID_LOW_ID14_MASK        32768U
  #define FCMB5_ID_LOW_ID_MASK          65534U
  #define FCMB5_ID_LOW_ID_BITNUM        1U
  #define FCMB5_ID_LOW                  *((volatile word *)0x0000F86A)


  /*** FCMB5_DATA0 - FlexCAN Message Buffer 5 Data 0; 0x0000F86B ***/
  union {
    word Word;
  } FCMB5_DATA0_STR;
  
  #define FCMB5_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB5_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB5_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB5_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB5_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB5_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB5_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB5_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB5_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB5_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB5_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB5_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB5_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB5_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB5_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB5_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB5_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB5_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB5_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB5_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB5_DATA0                   *((volatile word *)0x0000F86B)


  /*** FCMB5_DATA1 - FlexCAN Message Buffer 5 Data 1; 0x0000F86C ***/
  union {
    word Word;
  } FCMB5_DATA1_STR;
  
  #define FCMB5_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB5_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB5_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB5_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB5_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB5_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB5_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB5_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB5_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB5_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB5_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB5_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB5_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB5_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB5_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB5_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB5_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB5_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB5_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB5_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB5_DATA1                   *((volatile word *)0x0000F86C)


  /*** FCMB5_DATA2 - FlexCAN Message Buffer 5 Data 2; 0x0000F86D ***/
  union {
    word Word;
  } FCMB5_DATA2_STR;
  
  #define FCMB5_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB5_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB5_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB5_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB5_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB5_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB5_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB5_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB5_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB5_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB5_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB5_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB5_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB5_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB5_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB5_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB5_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB5_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB5_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB5_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB5_DATA2                   *((volatile word *)0x0000F86D)


  /*** FCMB5_DATA3 - FlexCAN Message Buffer 5 Data 3; 0x0000F86E ***/
  union {
    word Word;
  } FCMB5_DATA3_STR;
  
  #define FCMB5_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB5_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB5_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB5_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB5_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB5_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB5_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB5_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB5_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB5_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB5_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB5_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB5_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB5_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB5_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB5_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB5_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB5_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB5_DATA3                   *((volatile word *)0x0000F86E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB5_PRPH;

/******************************************
*** Peripheral FCAN_MB6
*******************************************/
typedef volatile struct {
  /*** FCMB6_Control - FlexCAN Message Buffer 6 Control / Status; 0x0000F870 ***/
  union {
    word Word;
  } FCMB6_Control_STR;
  
  #define FCMB6_Control_LENGTH0_MASK    1U
  #define FCMB6_Control_LENGTH1_MASK    2U
  #define FCMB6_Control_LENGTH2_MASK    4U
  #define FCMB6_Control_LENGTH3_MASK    8U
  #define FCMB6_Control_CODE0_MASK      16U
  #define FCMB6_Control_CODE1_MASK      32U
  #define FCMB6_Control_CODE2_MASK      64U
  #define FCMB6_Control_CODE3_MASK      128U
  #define FCMB6_Control_TIME_STAMP0_MASK 256U
  #define FCMB6_Control_TIME_STAMP1_MASK 512U
  #define FCMB6_Control_TIME_STAMP2_MASK 1024U
  #define FCMB6_Control_TIME_STAMP3_MASK 2048U
  #define FCMB6_Control_TIME_STAMP4_MASK 4096U
  #define FCMB6_Control_TIME_STAMP5_MASK 8192U
  #define FCMB6_Control_TIME_STAMP6_MASK 16384U
  #define FCMB6_Control_TIME_STAMP7_MASK 32768U
  #define FCMB6_Control_LENGTH_MASK     15U
  #define FCMB6_Control_LENGTH_BITNUM   0U
  #define FCMB6_Control_CODE_MASK       240U
  #define FCMB6_Control_CODE_BITNUM     4U
  #define FCMB6_Control_TIME_STAMP_MASK 65280U
  #define FCMB6_Control_TIME_STAMP_BITNUM 8U
  #define FCMB6_Control                 *((volatile word *)0x0000F870)


  /*** FCMB6_ID_HIGH - FlexCAN Message Buffer 6 ID_HIGH; 0x0000F871 ***/
  union {
    word Word;
  } FCMB6_ID_HIGH_STR;
  
  #define FCMB6_ID_HIGH_ID15_MASK       1U
  #define FCMB6_ID_HIGH_ID16_MASK       2U
  #define FCMB6_ID_HIGH_ID17_MASK       4U
  #define FCMB6_ID_HIGH_IDE_MASK        8U
  #define FCMB6_ID_HIGH_SRR_MASK        16U
  #define FCMB6_ID_HIGH_ID18_MASK       32U
  #define FCMB6_ID_HIGH_ID19_MASK       64U
  #define FCMB6_ID_HIGH_ID20_MASK       128U
  #define FCMB6_ID_HIGH_ID21_MASK       256U
  #define FCMB6_ID_HIGH_ID22_MASK       512U
  #define FCMB6_ID_HIGH_ID23_MASK       1024U
  #define FCMB6_ID_HIGH_ID24_MASK       2048U
  #define FCMB6_ID_HIGH_ID25_MASK       4096U
  #define FCMB6_ID_HIGH_ID26_MASK       8192U
  #define FCMB6_ID_HIGH_ID27_MASK       16384U
  #define FCMB6_ID_HIGH_ID28_MASK       32768U
  #define FCMB6_ID_HIGH_ID_15_MASK      7U
  #define FCMB6_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB6_ID_HIGH_ID_18_MASK      65504U
  #define FCMB6_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB6_ID_HIGH                 *((volatile word *)0x0000F871)


  /*** FCMB6_ID_LOW - FlexCAN Message Buffer 6 ID_LOW; 0x0000F872 ***/
  union {
    word Word;
  } FCMB6_ID_LOW_STR;
  
  #define FCMB6_ID_LOW_ERTR_MASK        1U
  #define FCMB6_ID_LOW_ID0_MASK         2U
  #define FCMB6_ID_LOW_ID1_MASK         4U
  #define FCMB6_ID_LOW_ID2_MASK         8U
  #define FCMB6_ID_LOW_ID3_MASK         16U
  #define FCMB6_ID_LOW_ID4_MASK         32U
  #define FCMB6_ID_LOW_ID5_MASK         64U
  #define FCMB6_ID_LOW_ID6_MASK         128U
  #define FCMB6_ID_LOW_ID7_MASK         256U
  #define FCMB6_ID_LOW_ID8_MASK         512U
  #define FCMB6_ID_LOW_ID9_MASK         1024U
  #define FCMB6_ID_LOW_ID10_MASK        2048U
  #define FCMB6_ID_LOW_ID11_MASK        4096U
  #define FCMB6_ID_LOW_ID12_MASK        8192U
  #define FCMB6_ID_LOW_ID13_MASK        16384U
  #define FCMB6_ID_LOW_ID14_MASK        32768U
  #define FCMB6_ID_LOW_ID_MASK          65534U
  #define FCMB6_ID_LOW_ID_BITNUM        1U
  #define FCMB6_ID_LOW                  *((volatile word *)0x0000F872)


  /*** FCMB6_DATA0 - FlexCAN Message Buffer 6 Data 0; 0x0000F873 ***/
  union {
    word Word;
  } FCMB6_DATA0_STR;
  
  #define FCMB6_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB6_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB6_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB6_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB6_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB6_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB6_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB6_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB6_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB6_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB6_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB6_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB6_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB6_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB6_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB6_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB6_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB6_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB6_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB6_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB6_DATA0                   *((volatile word *)0x0000F873)


  /*** FCMB6_DATA1 - FlexCAN Message Buffer 6 Data 1; 0x0000F874 ***/
  union {
    word Word;
  } FCMB6_DATA1_STR;
  
  #define FCMB6_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB6_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB6_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB6_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB6_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB6_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB6_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB6_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB6_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB6_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB6_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB6_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB6_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB6_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB6_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB6_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB6_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB6_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB6_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB6_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB6_DATA1                   *((volatile word *)0x0000F874)


  /*** FCMB6_DATA2 - FlexCAN Message Buffer 6 Data 2; 0x0000F875 ***/
  union {
    word Word;
  } FCMB6_DATA2_STR;
  
  #define FCMB6_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB6_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB6_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB6_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB6_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB6_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB6_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB6_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB6_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB6_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB6_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB6_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB6_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB6_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB6_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB6_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB6_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB6_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB6_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB6_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB6_DATA2                   *((volatile word *)0x0000F875)


  /*** FCMB6_DATA3 - FlexCAN Message Buffer 6 Data 3; 0x0000F876 ***/
  union {
    word Word;
  } FCMB6_DATA3_STR;
  
  #define FCMB6_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB6_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB6_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB6_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB6_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB6_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB6_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB6_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB6_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB6_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB6_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB6_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB6_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB6_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB6_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB6_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB6_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB6_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB6_DATA3                   *((volatile word *)0x0000F876)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB6_PRPH;

/******************************************
*** Peripheral FCAN_MB7
*******************************************/
typedef volatile struct {
  /*** FCMB7_Control - FlexCAN Message Buffer 7 Control / Status; 0x0000F878 ***/
  union {
    word Word;
  } FCMB7_Control_STR;
  
  #define FCMB7_Control_LENGTH0_MASK    1U
  #define FCMB7_Control_LENGTH1_MASK    2U
  #define FCMB7_Control_LENGTH2_MASK    4U
  #define FCMB7_Control_LENGTH3_MASK    8U
  #define FCMB7_Control_CODE0_MASK      16U
  #define FCMB7_Control_CODE1_MASK      32U
  #define FCMB7_Control_CODE2_MASK      64U
  #define FCMB7_Control_CODE3_MASK      128U
  #define FCMB7_Control_TIME_STAMP0_MASK 256U
  #define FCMB7_Control_TIME_STAMP1_MASK 512U
  #define FCMB7_Control_TIME_STAMP2_MASK 1024U
  #define FCMB7_Control_TIME_STAMP3_MASK 2048U
  #define FCMB7_Control_TIME_STAMP4_MASK 4096U
  #define FCMB7_Control_TIME_STAMP5_MASK 8192U
  #define FCMB7_Control_TIME_STAMP6_MASK 16384U
  #define FCMB7_Control_TIME_STAMP7_MASK 32768U
  #define FCMB7_Control_LENGTH_MASK     15U
  #define FCMB7_Control_LENGTH_BITNUM   0U
  #define FCMB7_Control_CODE_MASK       240U
  #define FCMB7_Control_CODE_BITNUM     4U
  #define FCMB7_Control_TIME_STAMP_MASK 65280U
  #define FCMB7_Control_TIME_STAMP_BITNUM 8U
  #define FCMB7_Control                 *((volatile word *)0x0000F878)


  /*** FCMB7_ID_HIGH - FlexCAN Message Buffer 7 ID_HIGH; 0x0000F879 ***/
  union {
    word Word;
  } FCMB7_ID_HIGH_STR;
  
  #define FCMB7_ID_HIGH_ID15_MASK       1U
  #define FCMB7_ID_HIGH_ID16_MASK       2U
  #define FCMB7_ID_HIGH_ID17_MASK       4U
  #define FCMB7_ID_HIGH_IDE_MASK        8U
  #define FCMB7_ID_HIGH_SRR_MASK        16U
  #define FCMB7_ID_HIGH_ID18_MASK       32U
  #define FCMB7_ID_HIGH_ID19_MASK       64U
  #define FCMB7_ID_HIGH_ID20_MASK       128U
  #define FCMB7_ID_HIGH_ID21_MASK       256U
  #define FCMB7_ID_HIGH_ID22_MASK       512U
  #define FCMB7_ID_HIGH_ID23_MASK       1024U
  #define FCMB7_ID_HIGH_ID24_MASK       2048U
  #define FCMB7_ID_HIGH_ID25_MASK       4096U
  #define FCMB7_ID_HIGH_ID26_MASK       8192U
  #define FCMB7_ID_HIGH_ID27_MASK       16384U
  #define FCMB7_ID_HIGH_ID28_MASK       32768U
  #define FCMB7_ID_HIGH_ID_15_MASK      7U
  #define FCMB7_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB7_ID_HIGH_ID_18_MASK      65504U
  #define FCMB7_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB7_ID_HIGH                 *((volatile word *)0x0000F879)


  /*** FCMB7_ID_LOW - FlexCAN Message Buffer 7 ID_LOW; 0x0000F87A ***/
  union {
    word Word;
  } FCMB7_ID_LOW_STR;
  
  #define FCMB7_ID_LOW_ERTR_MASK        1U
  #define FCMB7_ID_LOW_ID0_MASK         2U
  #define FCMB7_ID_LOW_ID1_MASK         4U
  #define FCMB7_ID_LOW_ID2_MASK         8U
  #define FCMB7_ID_LOW_ID3_MASK         16U
  #define FCMB7_ID_LOW_ID4_MASK         32U
  #define FCMB7_ID_LOW_ID5_MASK         64U
  #define FCMB7_ID_LOW_ID6_MASK         128U
  #define FCMB7_ID_LOW_ID7_MASK         256U
  #define FCMB7_ID_LOW_ID8_MASK         512U
  #define FCMB7_ID_LOW_ID9_MASK         1024U
  #define FCMB7_ID_LOW_ID10_MASK        2048U
  #define FCMB7_ID_LOW_ID11_MASK        4096U
  #define FCMB7_ID_LOW_ID12_MASK        8192U
  #define FCMB7_ID_LOW_ID13_MASK        16384U
  #define FCMB7_ID_LOW_ID14_MASK        32768U
  #define FCMB7_ID_LOW_ID_MASK          65534U
  #define FCMB7_ID_LOW_ID_BITNUM        1U
  #define FCMB7_ID_LOW                  *((volatile word *)0x0000F87A)


  /*** FCMB7_DATA0 - FlexCAN Message Buffer 7 Data 0; 0x0000F87B ***/
  union {
    word Word;
  } FCMB7_DATA0_STR;
  
  #define FCMB7_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB7_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB7_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB7_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB7_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB7_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB7_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB7_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB7_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB7_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB7_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB7_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB7_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB7_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB7_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB7_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB7_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB7_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB7_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB7_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB7_DATA0                   *((volatile word *)0x0000F87B)


  /*** FCMB7_DATA1 - FlexCAN Message Buffer 7 Data 1; 0x0000F87C ***/
  union {
    word Word;
  } FCMB7_DATA1_STR;
  
  #define FCMB7_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB7_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB7_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB7_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB7_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB7_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB7_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB7_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB7_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB7_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB7_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB7_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB7_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB7_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB7_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB7_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB7_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB7_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB7_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB7_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB7_DATA1                   *((volatile word *)0x0000F87C)


  /*** FCMB7_DATA2 - FlexCAN Message Buffer 7 Data 2; 0x0000F87D ***/
  union {
    word Word;
  } FCMB7_DATA2_STR;
  
  #define FCMB7_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB7_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB7_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB7_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB7_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB7_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB7_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB7_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB7_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB7_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB7_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB7_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB7_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB7_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB7_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB7_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB7_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB7_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB7_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB7_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB7_DATA2                   *((volatile word *)0x0000F87D)


  /*** FCMB7_DATA3 - FlexCAN Message Buffer 7 Data 3; 0x0000F87E ***/
  union {
    word Word;
  } FCMB7_DATA3_STR;
  
  #define FCMB7_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB7_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB7_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB7_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB7_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB7_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB7_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB7_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB7_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB7_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB7_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB7_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB7_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB7_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB7_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB7_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB7_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB7_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB7_DATA3                   *((volatile word *)0x0000F87E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB7_PRPH;

/******************************************
*** Peripheral FCAN_MB8
*******************************************/
typedef volatile struct {
  /*** FCMB8_Control - FlexCAN Message Buffer 8 Control / Status; 0x0000F880 ***/
  union {
    word Word;
  } FCMB8_Control_STR;
  
  #define FCMB8_Control_LENGTH0_MASK    1U
  #define FCMB8_Control_LENGTH1_MASK    2U
  #define FCMB8_Control_LENGTH2_MASK    4U
  #define FCMB8_Control_LENGTH3_MASK    8U
  #define FCMB8_Control_CODE0_MASK      16U
  #define FCMB8_Control_CODE1_MASK      32U
  #define FCMB8_Control_CODE2_MASK      64U
  #define FCMB8_Control_CODE3_MASK      128U
  #define FCMB8_Control_TIME_STAMP0_MASK 256U
  #define FCMB8_Control_TIME_STAMP1_MASK 512U
  #define FCMB8_Control_TIME_STAMP2_MASK 1024U
  #define FCMB8_Control_TIME_STAMP3_MASK 2048U
  #define FCMB8_Control_TIME_STAMP4_MASK 4096U
  #define FCMB8_Control_TIME_STAMP5_MASK 8192U
  #define FCMB8_Control_TIME_STAMP6_MASK 16384U
  #define FCMB8_Control_TIME_STAMP7_MASK 32768U
  #define FCMB8_Control_LENGTH_MASK     15U
  #define FCMB8_Control_LENGTH_BITNUM   0U
  #define FCMB8_Control_CODE_MASK       240U
  #define FCMB8_Control_CODE_BITNUM     4U
  #define FCMB8_Control_TIME_STAMP_MASK 65280U
  #define FCMB8_Control_TIME_STAMP_BITNUM 8U
  #define FCMB8_Control                 *((volatile word *)0x0000F880)


  /*** FCMB8_ID_HIGH - FlexCAN Message Buffer 8 ID_HIGH; 0x0000F881 ***/
  union {
    word Word;
  } FCMB8_ID_HIGH_STR;
  
  #define FCMB8_ID_HIGH_ID15_MASK       1U
  #define FCMB8_ID_HIGH_ID16_MASK       2U
  #define FCMB8_ID_HIGH_ID17_MASK       4U
  #define FCMB8_ID_HIGH_IDE_MASK        8U
  #define FCMB8_ID_HIGH_SRR_MASK        16U
  #define FCMB8_ID_HIGH_ID18_MASK       32U
  #define FCMB8_ID_HIGH_ID19_MASK       64U
  #define FCMB8_ID_HIGH_ID20_MASK       128U
  #define FCMB8_ID_HIGH_ID21_MASK       256U
  #define FCMB8_ID_HIGH_ID22_MASK       512U
  #define FCMB8_ID_HIGH_ID23_MASK       1024U
  #define FCMB8_ID_HIGH_ID24_MASK       2048U
  #define FCMB8_ID_HIGH_ID25_MASK       4096U
  #define FCMB8_ID_HIGH_ID26_MASK       8192U
  #define FCMB8_ID_HIGH_ID27_MASK       16384U
  #define FCMB8_ID_HIGH_ID28_MASK       32768U
  #define FCMB8_ID_HIGH_ID_15_MASK      7U
  #define FCMB8_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB8_ID_HIGH_ID_18_MASK      65504U
  #define FCMB8_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB8_ID_HIGH                 *((volatile word *)0x0000F881)


  /*** FCMB8_ID_LOW - FlexCAN Message Buffer 8 ID_LOW; 0x0000F882 ***/
  union {
    word Word;
  } FCMB8_ID_LOW_STR;
  
  #define FCMB8_ID_LOW_ERTR_MASK        1U
  #define FCMB8_ID_LOW_ID0_MASK         2U
  #define FCMB8_ID_LOW_ID1_MASK         4U
  #define FCMB8_ID_LOW_ID2_MASK         8U
  #define FCMB8_ID_LOW_ID3_MASK         16U
  #define FCMB8_ID_LOW_ID4_MASK         32U
  #define FCMB8_ID_LOW_ID5_MASK         64U
  #define FCMB8_ID_LOW_ID6_MASK         128U
  #define FCMB8_ID_LOW_ID7_MASK         256U
  #define FCMB8_ID_LOW_ID8_MASK         512U
  #define FCMB8_ID_LOW_ID9_MASK         1024U
  #define FCMB8_ID_LOW_ID10_MASK        2048U
  #define FCMB8_ID_LOW_ID11_MASK        4096U
  #define FCMB8_ID_LOW_ID12_MASK        8192U
  #define FCMB8_ID_LOW_ID13_MASK        16384U
  #define FCMB8_ID_LOW_ID14_MASK        32768U
  #define FCMB8_ID_LOW_ID_MASK          65534U
  #define FCMB8_ID_LOW_ID_BITNUM        1U
  #define FCMB8_ID_LOW                  *((volatile word *)0x0000F882)


  /*** FCMB8_DATA0 - FlexCAN Message Buffer 8 Data 0; 0x0000F883 ***/
  union {
    word Word;
  } FCMB8_DATA0_STR;
  
  #define FCMB8_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB8_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB8_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB8_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB8_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB8_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB8_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB8_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB8_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB8_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB8_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB8_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB8_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB8_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB8_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB8_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB8_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB8_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB8_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB8_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB8_DATA0                   *((volatile word *)0x0000F883)


  /*** FCMB8_DATA1 - FlexCAN Message Buffer 8 Data 1; 0x0000F884 ***/
  union {
    word Word;
  } FCMB8_DATA1_STR;
  
  #define FCMB8_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB8_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB8_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB8_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB8_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB8_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB8_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB8_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB8_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB8_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB8_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB8_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB8_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB8_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB8_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB8_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB8_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB8_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB8_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB8_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB8_DATA1                   *((volatile word *)0x0000F884)


  /*** FCMB8_DATA2 - FlexCAN Message Buffer 8 Data 2; 0x0000F885 ***/
  union {
    word Word;
  } FCMB8_DATA2_STR;
  
  #define FCMB8_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB8_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB8_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB8_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB8_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB8_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB8_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB8_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB8_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB8_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB8_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB8_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB8_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB8_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB8_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB8_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB8_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB8_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB8_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB8_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB8_DATA2                   *((volatile word *)0x0000F885)


  /*** FCMB8_DATA3 - FlexCAN Message Buffer 8 Data 3; 0x0000F886 ***/
  union {
    word Word;
  } FCMB8_DATA3_STR;
  
  #define FCMB8_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB8_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB8_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB8_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB8_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB8_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB8_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB8_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB8_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB8_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB8_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB8_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB8_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB8_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB8_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB8_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB8_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB8_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB8_DATA3                   *((volatile word *)0x0000F886)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB8_PRPH;

/******************************************
*** Peripheral FCAN_MB9
*******************************************/
typedef volatile struct {
  /*** FCMB9_Control - FlexCAN Message Buffer 9 Control / Status; 0x0000F888 ***/
  union {
    word Word;
  } FCMB9_Control_STR;
  
  #define FCMB9_Control_LENGTH0_MASK    1U
  #define FCMB9_Control_LENGTH1_MASK    2U
  #define FCMB9_Control_LENGTH2_MASK    4U
  #define FCMB9_Control_LENGTH3_MASK    8U
  #define FCMB9_Control_CODE0_MASK      16U
  #define FCMB9_Control_CODE1_MASK      32U
  #define FCMB9_Control_CODE2_MASK      64U
  #define FCMB9_Control_CODE3_MASK      128U
  #define FCMB9_Control_TIME_STAMP0_MASK 256U
  #define FCMB9_Control_TIME_STAMP1_MASK 512U
  #define FCMB9_Control_TIME_STAMP2_MASK 1024U
  #define FCMB9_Control_TIME_STAMP3_MASK 2048U
  #define FCMB9_Control_TIME_STAMP4_MASK 4096U
  #define FCMB9_Control_TIME_STAMP5_MASK 8192U
  #define FCMB9_Control_TIME_STAMP6_MASK 16384U
  #define FCMB9_Control_TIME_STAMP7_MASK 32768U
  #define FCMB9_Control_LENGTH_MASK     15U
  #define FCMB9_Control_LENGTH_BITNUM   0U
  #define FCMB9_Control_CODE_MASK       240U
  #define FCMB9_Control_CODE_BITNUM     4U
  #define FCMB9_Control_TIME_STAMP_MASK 65280U
  #define FCMB9_Control_TIME_STAMP_BITNUM 8U
  #define FCMB9_Control                 *((volatile word *)0x0000F888)


  /*** FCMB9_ID_HIGH - FlexCAN Message Buffer 9 ID_HIGH; 0x0000F889 ***/
  union {
    word Word;
  } FCMB9_ID_HIGH_STR;
  
  #define FCMB9_ID_HIGH_ID15_MASK       1U
  #define FCMB9_ID_HIGH_ID16_MASK       2U
  #define FCMB9_ID_HIGH_ID17_MASK       4U
  #define FCMB9_ID_HIGH_IDE_MASK        8U
  #define FCMB9_ID_HIGH_SRR_MASK        16U
  #define FCMB9_ID_HIGH_ID18_MASK       32U
  #define FCMB9_ID_HIGH_ID19_MASK       64U
  #define FCMB9_ID_HIGH_ID20_MASK       128U
  #define FCMB9_ID_HIGH_ID21_MASK       256U
  #define FCMB9_ID_HIGH_ID22_MASK       512U
  #define FCMB9_ID_HIGH_ID23_MASK       1024U
  #define FCMB9_ID_HIGH_ID24_MASK       2048U
  #define FCMB9_ID_HIGH_ID25_MASK       4096U
  #define FCMB9_ID_HIGH_ID26_MASK       8192U
  #define FCMB9_ID_HIGH_ID27_MASK       16384U
  #define FCMB9_ID_HIGH_ID28_MASK       32768U
  #define FCMB9_ID_HIGH_ID_15_MASK      7U
  #define FCMB9_ID_HIGH_ID_15_BITNUM    0U
  #define FCMB9_ID_HIGH_ID_18_MASK      65504U
  #define FCMB9_ID_HIGH_ID_18_BITNUM    5U
  #define FCMB9_ID_HIGH                 *((volatile word *)0x0000F889)


  /*** FCMB9_ID_LOW - FlexCAN Message Buffer 9 ID_LOW; 0x0000F88A ***/
  union {
    word Word;
  } FCMB9_ID_LOW_STR;
  
  #define FCMB9_ID_LOW_ERTR_MASK        1U
  #define FCMB9_ID_LOW_ID0_MASK         2U
  #define FCMB9_ID_LOW_ID1_MASK         4U
  #define FCMB9_ID_LOW_ID2_MASK         8U
  #define FCMB9_ID_LOW_ID3_MASK         16U
  #define FCMB9_ID_LOW_ID4_MASK         32U
  #define FCMB9_ID_LOW_ID5_MASK         64U
  #define FCMB9_ID_LOW_ID6_MASK         128U
  #define FCMB9_ID_LOW_ID7_MASK         256U
  #define FCMB9_ID_LOW_ID8_MASK         512U
  #define FCMB9_ID_LOW_ID9_MASK         1024U
  #define FCMB9_ID_LOW_ID10_MASK        2048U
  #define FCMB9_ID_LOW_ID11_MASK        4096U
  #define FCMB9_ID_LOW_ID12_MASK        8192U
  #define FCMB9_ID_LOW_ID13_MASK        16384U
  #define FCMB9_ID_LOW_ID14_MASK        32768U
  #define FCMB9_ID_LOW_ID_MASK          65534U
  #define FCMB9_ID_LOW_ID_BITNUM        1U
  #define FCMB9_ID_LOW                  *((volatile word *)0x0000F88A)


  /*** FCMB9_DATA0 - FlexCAN Message Buffer 9 Data 0; 0x0000F88B ***/
  union {
    word Word;
  } FCMB9_DATA0_STR;
  
  #define FCMB9_DATA0_DATA_BYTE10_MASK  1U
  #define FCMB9_DATA0_DATA_BYTE11_MASK  2U
  #define FCMB9_DATA0_DATA_BYTE12_MASK  4U
  #define FCMB9_DATA0_DATA_BYTE13_MASK  8U
  #define FCMB9_DATA0_DATA_BYTE14_MASK  16U
  #define FCMB9_DATA0_DATA_BYTE15_MASK  32U
  #define FCMB9_DATA0_DATA_BYTE16_MASK  64U
  #define FCMB9_DATA0_DATA_BYTE17_MASK  128U
  #define FCMB9_DATA0_DATA_BYTE00_MASK  256U
  #define FCMB9_DATA0_DATA_BYTE01_MASK  512U
  #define FCMB9_DATA0_DATA_BYTE02_MASK  1024U
  #define FCMB9_DATA0_DATA_BYTE03_MASK  2048U
  #define FCMB9_DATA0_DATA_BYTE04_MASK  4096U
  #define FCMB9_DATA0_DATA_BYTE05_MASK  8192U
  #define FCMB9_DATA0_DATA_BYTE06_MASK  16384U
  #define FCMB9_DATA0_DATA_BYTE07_MASK  32768U
  #define FCMB9_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB9_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB9_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB9_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB9_DATA0                   *((volatile word *)0x0000F88B)


  /*** FCMB9_DATA1 - FlexCAN Message Buffer 9 Data 1; 0x0000F88C ***/
  union {
    word Word;
  } FCMB9_DATA1_STR;
  
  #define FCMB9_DATA1_DATA_BYTE30_MASK  1U
  #define FCMB9_DATA1_DATA_BYTE31_MASK  2U
  #define FCMB9_DATA1_DATA_BYTE32_MASK  4U
  #define FCMB9_DATA1_DATA_BYTE33_MASK  8U
  #define FCMB9_DATA1_DATA_BYTE34_MASK  16U
  #define FCMB9_DATA1_DATA_BYTE35_MASK  32U
  #define FCMB9_DATA1_DATA_BYTE36_MASK  64U
  #define FCMB9_DATA1_DATA_BYTE37_MASK  128U
  #define FCMB9_DATA1_DATA_BYTE20_MASK  256U
  #define FCMB9_DATA1_DATA_BYTE21_MASK  512U
  #define FCMB9_DATA1_DATA_BYTE22_MASK  1024U
  #define FCMB9_DATA1_DATA_BYTE23_MASK  2048U
  #define FCMB9_DATA1_DATA_BYTE24_MASK  4096U
  #define FCMB9_DATA1_DATA_BYTE25_MASK  8192U
  #define FCMB9_DATA1_DATA_BYTE26_MASK  16384U
  #define FCMB9_DATA1_DATA_BYTE27_MASK  32768U
  #define FCMB9_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB9_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB9_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB9_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB9_DATA1                   *((volatile word *)0x0000F88C)


  /*** FCMB9_DATA2 - FlexCAN Message Buffer 9 Data 2; 0x0000F88D ***/
  union {
    word Word;
  } FCMB9_DATA2_STR;
  
  #define FCMB9_DATA2_DATA_BYTE50_MASK  1U
  #define FCMB9_DATA2_DATA_BYTE51_MASK  2U
  #define FCMB9_DATA2_DATA_BYTE52_MASK  4U
  #define FCMB9_DATA2_DATA_BYTE53_MASK  8U
  #define FCMB9_DATA2_DATA_BYTE54_MASK  16U
  #define FCMB9_DATA2_DATA_BYTE55_MASK  32U
  #define FCMB9_DATA2_DATA_BYTE56_MASK  64U
  #define FCMB9_DATA2_DATA_BYTE57_MASK  128U
  #define FCMB9_DATA2_DATA_BYTE40_MASK  256U
  #define FCMB9_DATA2_DATA_BYTE41_MASK  512U
  #define FCMB9_DATA2_DATA_BYTE42_MASK  1024U
  #define FCMB9_DATA2_DATA_BYTE43_MASK  2048U
  #define FCMB9_DATA2_DATA_BYTE44_MASK  4096U
  #define FCMB9_DATA2_DATA_BYTE45_MASK  8192U
  #define FCMB9_DATA2_DATA_BYTE46_MASK  16384U
  #define FCMB9_DATA2_DATA_BYTE47_MASK  32768U
  #define FCMB9_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB9_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB9_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB9_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB9_DATA2                   *((volatile word *)0x0000F88D)


  /*** FCMB9_DATA3 - FlexCAN Message Buffer 9 Data 3; 0x0000F88E ***/
  union {
    word Word;
  } FCMB9_DATA3_STR;
  
  #define FCMB9_DATA3_DATA_BYTE70_MASK  1U
  #define FCMB9_DATA3_DATA_BYTE71_MASK  2U
  #define FCMB9_DATA3_DATA_BYTE72_MASK  4U
  #define FCMB9_DATA3_DATA_BYTE73_MASK  8U
  #define FCMB9_DATA3_DATA_BYTE74_MASK  16U
  #define FCMB9_DATA3_DATA_BYTE75_MASK  32U
  #define FCMB9_DATA3_DATA_BYTE76_MASK  64U
  #define FCMB9_DATA3_DATA_BYTE77_MASK  128U
  #define FCMB9_DATA3_DATA_BYTE60_MASK  256U
  #define FCMB9_DATA3_DATA_BYTE61_MASK  512U
  #define FCMB9_DATA3_DATA_BYTE62_MASK  1024U
  #define FCMB9_DATA3_DATA_BYTE63_MASK  2048U
  #define FCMB9_DATA3_DATA_BYTE64_MASK  4096U
  #define FCMB9_DATA3_DATA_BYTE65_MASK  8192U
  #define FCMB9_DATA3_DATA_BYTE66_MASK  16384U
  #define FCMB9_DATA3_DATA_BYTE67_MASK  32768U
  #define FCMB9_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB9_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB9_DATA3                   *((volatile word *)0x0000F88E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB9_PRPH;

/******************************************
*** Peripheral FCAN_MB10
*******************************************/
typedef volatile struct {
  /*** FCMB10_Control - FlexCAN Message Buffer 10 Control / Status; 0x0000F890 ***/
  union {
    word Word;
  } FCMB10_Control_STR;
  
  #define FCMB10_Control_LENGTH0_MASK   1U
  #define FCMB10_Control_LENGTH1_MASK   2U
  #define FCMB10_Control_LENGTH2_MASK   4U
  #define FCMB10_Control_LENGTH3_MASK   8U
  #define FCMB10_Control_CODE0_MASK     16U
  #define FCMB10_Control_CODE1_MASK     32U
  #define FCMB10_Control_CODE2_MASK     64U
  #define FCMB10_Control_CODE3_MASK     128U
  #define FCMB10_Control_TIME_STAMP0_MASK 256U
  #define FCMB10_Control_TIME_STAMP1_MASK 512U
  #define FCMB10_Control_TIME_STAMP2_MASK 1024U
  #define FCMB10_Control_TIME_STAMP3_MASK 2048U
  #define FCMB10_Control_TIME_STAMP4_MASK 4096U
  #define FCMB10_Control_TIME_STAMP5_MASK 8192U
  #define FCMB10_Control_TIME_STAMP6_MASK 16384U
  #define FCMB10_Control_TIME_STAMP7_MASK 32768U
  #define FCMB10_Control_LENGTH_MASK    15U
  #define FCMB10_Control_LENGTH_BITNUM  0U
  #define FCMB10_Control_CODE_MASK      240U
  #define FCMB10_Control_CODE_BITNUM    4U
  #define FCMB10_Control_TIME_STAMP_MASK 65280U
  #define FCMB10_Control_TIME_STAMP_BITNUM 8U
  #define FCMB10_Control                *((volatile word *)0x0000F890)


  /*** FCMB10_ID_HIGH - FlexCAN Message Buffer 10 ID_HIGH; 0x0000F891 ***/
  union {
    word Word;
  } FCMB10_ID_HIGH_STR;
  
  #define FCMB10_ID_HIGH_ID15_MASK      1U
  #define FCMB10_ID_HIGH_ID16_MASK      2U
  #define FCMB10_ID_HIGH_ID17_MASK      4U
  #define FCMB10_ID_HIGH_IDE_MASK       8U
  #define FCMB10_ID_HIGH_SRR_MASK       16U
  #define FCMB10_ID_HIGH_ID18_MASK      32U
  #define FCMB10_ID_HIGH_ID19_MASK      64U
  #define FCMB10_ID_HIGH_ID20_MASK      128U
  #define FCMB10_ID_HIGH_ID21_MASK      256U
  #define FCMB10_ID_HIGH_ID22_MASK      512U
  #define FCMB10_ID_HIGH_ID23_MASK      1024U
  #define FCMB10_ID_HIGH_ID24_MASK      2048U
  #define FCMB10_ID_HIGH_ID25_MASK      4096U
  #define FCMB10_ID_HIGH_ID26_MASK      8192U
  #define FCMB10_ID_HIGH_ID27_MASK      16384U
  #define FCMB10_ID_HIGH_ID28_MASK      32768U
  #define FCMB10_ID_HIGH_ID_15_MASK     7U
  #define FCMB10_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB10_ID_HIGH_ID_18_MASK     65504U
  #define FCMB10_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB10_ID_HIGH                *((volatile word *)0x0000F891)


  /*** FCMB10_ID_LOW - FlexCAN Message Buffer 10 ID_LOW; 0x0000F892 ***/
  union {
    word Word;
  } FCMB10_ID_LOW_STR;
  
  #define FCMB10_ID_LOW_ERTR_MASK       1U
  #define FCMB10_ID_LOW_ID0_MASK        2U
  #define FCMB10_ID_LOW_ID1_MASK        4U
  #define FCMB10_ID_LOW_ID2_MASK        8U
  #define FCMB10_ID_LOW_ID3_MASK        16U
  #define FCMB10_ID_LOW_ID4_MASK        32U
  #define FCMB10_ID_LOW_ID5_MASK        64U
  #define FCMB10_ID_LOW_ID6_MASK        128U
  #define FCMB10_ID_LOW_ID7_MASK        256U
  #define FCMB10_ID_LOW_ID8_MASK        512U
  #define FCMB10_ID_LOW_ID9_MASK        1024U
  #define FCMB10_ID_LOW_ID10_MASK       2048U
  #define FCMB10_ID_LOW_ID11_MASK       4096U
  #define FCMB10_ID_LOW_ID12_MASK       8192U
  #define FCMB10_ID_LOW_ID13_MASK       16384U
  #define FCMB10_ID_LOW_ID14_MASK       32768U
  #define FCMB10_ID_LOW_ID_MASK         65534U
  #define FCMB10_ID_LOW_ID_BITNUM       1U
  #define FCMB10_ID_LOW                 *((volatile word *)0x0000F892)


  /*** FCMB10_DATA0 - FlexCAN Message Buffer 10 Data 0; 0x0000F893 ***/
  union {
    word Word;
  } FCMB10_DATA0_STR;
  
  #define FCMB10_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB10_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB10_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB10_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB10_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB10_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB10_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB10_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB10_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB10_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB10_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB10_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB10_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB10_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB10_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB10_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB10_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB10_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB10_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB10_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB10_DATA0                  *((volatile word *)0x0000F893)


  /*** FCMB10_DATA1 - FlexCAN Message Buffer 10 Data 1; 0x0000F894 ***/
  union {
    word Word;
  } FCMB10_DATA1_STR;
  
  #define FCMB10_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB10_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB10_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB10_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB10_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB10_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB10_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB10_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB10_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB10_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB10_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB10_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB10_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB10_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB10_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB10_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB10_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB10_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB10_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB10_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB10_DATA1                  *((volatile word *)0x0000F894)


  /*** FCMB10_DATA2 - FlexCAN Message Buffer 10 Data 2; 0x0000F895 ***/
  union {
    word Word;
  } FCMB10_DATA2_STR;
  
  #define FCMB10_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB10_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB10_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB10_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB10_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB10_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB10_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB10_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB10_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB10_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB10_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB10_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB10_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB10_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB10_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB10_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB10_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB10_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB10_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB10_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB10_DATA2                  *((volatile word *)0x0000F895)


  /*** FCMB10_DATA3 - FlexCAN Message Buffer 10 Data 3; 0x0000F896 ***/
  union {
    word Word;
  } FCMB10_DATA3_STR;
  
  #define FCMB10_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB10_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB10_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB10_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB10_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB10_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB10_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB10_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB10_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB10_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB10_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB10_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB10_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB10_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB10_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB10_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB10_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB10_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB10_DATA3                  *((volatile word *)0x0000F896)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB10_PRPH;

/******************************************
*** Peripheral FCAN_MB11
*******************************************/
typedef volatile struct {
  /*** FCMB11_Control - FlexCAN Message Buffer 11 Control / Status; 0x0000F898 ***/
  union {
    word Word;
  } FCMB11_Control_STR;
  
  #define FCMB11_Control_LENGTH0_MASK   1U
  #define FCMB11_Control_LENGTH1_MASK   2U
  #define FCMB11_Control_LENGTH2_MASK   4U
  #define FCMB11_Control_LENGTH3_MASK   8U
  #define FCMB11_Control_CODE0_MASK     16U
  #define FCMB11_Control_CODE1_MASK     32U
  #define FCMB11_Control_CODE2_MASK     64U
  #define FCMB11_Control_CODE3_MASK     128U
  #define FCMB11_Control_TIME_STAMP0_MASK 256U
  #define FCMB11_Control_TIME_STAMP1_MASK 512U
  #define FCMB11_Control_TIME_STAMP2_MASK 1024U
  #define FCMB11_Control_TIME_STAMP3_MASK 2048U
  #define FCMB11_Control_TIME_STAMP4_MASK 4096U
  #define FCMB11_Control_TIME_STAMP5_MASK 8192U
  #define FCMB11_Control_TIME_STAMP6_MASK 16384U
  #define FCMB11_Control_TIME_STAMP7_MASK 32768U
  #define FCMB11_Control_LENGTH_MASK    15U
  #define FCMB11_Control_LENGTH_BITNUM  0U
  #define FCMB11_Control_CODE_MASK      240U
  #define FCMB11_Control_CODE_BITNUM    4U
  #define FCMB11_Control_TIME_STAMP_MASK 65280U
  #define FCMB11_Control_TIME_STAMP_BITNUM 8U
  #define FCMB11_Control                *((volatile word *)0x0000F898)


  /*** FCMB11_ID_HIGH - FlexCAN Message Buffer 11 ID_HIGH; 0x0000F899 ***/
  union {
    word Word;
  } FCMB11_ID_HIGH_STR;
  
  #define FCMB11_ID_HIGH_ID15_MASK      1U
  #define FCMB11_ID_HIGH_ID16_MASK      2U
  #define FCMB11_ID_HIGH_ID17_MASK      4U
  #define FCMB11_ID_HIGH_IDE_MASK       8U
  #define FCMB11_ID_HIGH_SRR_MASK       16U
  #define FCMB11_ID_HIGH_ID18_MASK      32U
  #define FCMB11_ID_HIGH_ID19_MASK      64U
  #define FCMB11_ID_HIGH_ID20_MASK      128U
  #define FCMB11_ID_HIGH_ID21_MASK      256U
  #define FCMB11_ID_HIGH_ID22_MASK      512U
  #define FCMB11_ID_HIGH_ID23_MASK      1024U
  #define FCMB11_ID_HIGH_ID24_MASK      2048U
  #define FCMB11_ID_HIGH_ID25_MASK      4096U
  #define FCMB11_ID_HIGH_ID26_MASK      8192U
  #define FCMB11_ID_HIGH_ID27_MASK      16384U
  #define FCMB11_ID_HIGH_ID28_MASK      32768U
  #define FCMB11_ID_HIGH_ID_15_MASK     7U
  #define FCMB11_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB11_ID_HIGH_ID_18_MASK     65504U
  #define FCMB11_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB11_ID_HIGH                *((volatile word *)0x0000F899)


  /*** FCMB11_ID_LOW - FlexCAN Message Buffer 11 ID_LOW; 0x0000F89A ***/
  union {
    word Word;
  } FCMB11_ID_LOW_STR;
  
  #define FCMB11_ID_LOW_ERTR_MASK       1U
  #define FCMB11_ID_LOW_ID0_MASK        2U
  #define FCMB11_ID_LOW_ID1_MASK        4U
  #define FCMB11_ID_LOW_ID2_MASK        8U
  #define FCMB11_ID_LOW_ID3_MASK        16U
  #define FCMB11_ID_LOW_ID4_MASK        32U
  #define FCMB11_ID_LOW_ID5_MASK        64U
  #define FCMB11_ID_LOW_ID6_MASK        128U
  #define FCMB11_ID_LOW_ID7_MASK        256U
  #define FCMB11_ID_LOW_ID8_MASK        512U
  #define FCMB11_ID_LOW_ID9_MASK        1024U
  #define FCMB11_ID_LOW_ID10_MASK       2048U
  #define FCMB11_ID_LOW_ID11_MASK       4096U
  #define FCMB11_ID_LOW_ID12_MASK       8192U
  #define FCMB11_ID_LOW_ID13_MASK       16384U
  #define FCMB11_ID_LOW_ID14_MASK       32768U
  #define FCMB11_ID_LOW_ID_MASK         65534U
  #define FCMB11_ID_LOW_ID_BITNUM       1U
  #define FCMB11_ID_LOW                 *((volatile word *)0x0000F89A)


  /*** FCMB11_DATA0 - FlexCAN Message Buffer 11 Data 0; 0x0000F89B ***/
  union {
    word Word;
  } FCMB11_DATA0_STR;
  
  #define FCMB11_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB11_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB11_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB11_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB11_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB11_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB11_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB11_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB11_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB11_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB11_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB11_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB11_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB11_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB11_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB11_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB11_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB11_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB11_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB11_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB11_DATA0                  *((volatile word *)0x0000F89B)


  /*** FCMB11_DATA1 - FlexCAN Message Buffer 11 Data 1; 0x0000F89C ***/
  union {
    word Word;
  } FCMB11_DATA1_STR;
  
  #define FCMB11_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB11_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB11_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB11_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB11_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB11_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB11_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB11_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB11_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB11_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB11_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB11_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB11_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB11_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB11_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB11_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB11_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB11_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB11_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB11_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB11_DATA1                  *((volatile word *)0x0000F89C)


  /*** FCMB11_DATA2 - FlexCAN Message Buffer 11 Data 2; 0x0000F89D ***/
  union {
    word Word;
  } FCMB11_DATA2_STR;
  
  #define FCMB11_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB11_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB11_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB11_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB11_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB11_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB11_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB11_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB11_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB11_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB11_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB11_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB11_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB11_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB11_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB11_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB11_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB11_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB11_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB11_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB11_DATA2                  *((volatile word *)0x0000F89D)


  /*** FCMB11_DATA3 - FlexCAN Message Buffer 11 Data 3; 0x0000F89E ***/
  union {
    word Word;
  } FCMB11_DATA3_STR;
  
  #define FCMB11_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB11_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB11_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB11_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB11_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB11_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB11_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB11_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB11_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB11_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB11_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB11_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB11_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB11_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB11_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB11_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB11_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB11_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB11_DATA3                  *((volatile word *)0x0000F89E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB11_PRPH;

/******************************************
*** Peripheral FCAN_MB12
*******************************************/
typedef volatile struct {
  /*** FCMB12_Control - FlexCAN Message Buffer 12 Control / Status; 0x0000F8A0 ***/
  union {
    word Word;
  } FCMB12_Control_STR;
  
  #define FCMB12_Control_LENGTH0_MASK   1U
  #define FCMB12_Control_LENGTH1_MASK   2U
  #define FCMB12_Control_LENGTH2_MASK   4U
  #define FCMB12_Control_LENGTH3_MASK   8U
  #define FCMB12_Control_CODE0_MASK     16U
  #define FCMB12_Control_CODE1_MASK     32U
  #define FCMB12_Control_CODE2_MASK     64U
  #define FCMB12_Control_CODE3_MASK     128U
  #define FCMB12_Control_TIME_STAMP0_MASK 256U
  #define FCMB12_Control_TIME_STAMP1_MASK 512U
  #define FCMB12_Control_TIME_STAMP2_MASK 1024U
  #define FCMB12_Control_TIME_STAMP3_MASK 2048U
  #define FCMB12_Control_TIME_STAMP4_MASK 4096U
  #define FCMB12_Control_TIME_STAMP5_MASK 8192U
  #define FCMB12_Control_TIME_STAMP6_MASK 16384U
  #define FCMB12_Control_TIME_STAMP7_MASK 32768U
  #define FCMB12_Control_LENGTH_MASK    15U
  #define FCMB12_Control_LENGTH_BITNUM  0U
  #define FCMB12_Control_CODE_MASK      240U
  #define FCMB12_Control_CODE_BITNUM    4U
  #define FCMB12_Control_TIME_STAMP_MASK 65280U
  #define FCMB12_Control_TIME_STAMP_BITNUM 8U
  #define FCMB12_Control                *((volatile word *)0x0000F8A0)


  /*** FCMB12_ID_HIGH - FlexCAN Message Buffer 12 ID_HIGH; 0x0000F8A1 ***/
  union {
    word Word;
  } FCMB12_ID_HIGH_STR;
  
  #define FCMB12_ID_HIGH_ID15_MASK      1U
  #define FCMB12_ID_HIGH_ID16_MASK      2U
  #define FCMB12_ID_HIGH_ID17_MASK      4U
  #define FCMB12_ID_HIGH_IDE_MASK       8U
  #define FCMB12_ID_HIGH_SRR_MASK       16U
  #define FCMB12_ID_HIGH_ID18_MASK      32U
  #define FCMB12_ID_HIGH_ID19_MASK      64U
  #define FCMB12_ID_HIGH_ID20_MASK      128U
  #define FCMB12_ID_HIGH_ID21_MASK      256U
  #define FCMB12_ID_HIGH_ID22_MASK      512U
  #define FCMB12_ID_HIGH_ID23_MASK      1024U
  #define FCMB12_ID_HIGH_ID24_MASK      2048U
  #define FCMB12_ID_HIGH_ID25_MASK      4096U
  #define FCMB12_ID_HIGH_ID26_MASK      8192U
  #define FCMB12_ID_HIGH_ID27_MASK      16384U
  #define FCMB12_ID_HIGH_ID28_MASK      32768U
  #define FCMB12_ID_HIGH_ID_15_MASK     7U
  #define FCMB12_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB12_ID_HIGH_ID_18_MASK     65504U
  #define FCMB12_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB12_ID_HIGH                *((volatile word *)0x0000F8A1)


  /*** FCMB12_ID_LOW - FlexCAN Message Buffer 12 ID_LOW; 0x0000F8A2 ***/
  union {
    word Word;
  } FCMB12_ID_LOW_STR;
  
  #define FCMB12_ID_LOW_ERTR_MASK       1U
  #define FCMB12_ID_LOW_ID0_MASK        2U
  #define FCMB12_ID_LOW_ID1_MASK        4U
  #define FCMB12_ID_LOW_ID2_MASK        8U
  #define FCMB12_ID_LOW_ID3_MASK        16U
  #define FCMB12_ID_LOW_ID4_MASK        32U
  #define FCMB12_ID_LOW_ID5_MASK        64U
  #define FCMB12_ID_LOW_ID6_MASK        128U
  #define FCMB12_ID_LOW_ID7_MASK        256U
  #define FCMB12_ID_LOW_ID8_MASK        512U
  #define FCMB12_ID_LOW_ID9_MASK        1024U
  #define FCMB12_ID_LOW_ID10_MASK       2048U
  #define FCMB12_ID_LOW_ID11_MASK       4096U
  #define FCMB12_ID_LOW_ID12_MASK       8192U
  #define FCMB12_ID_LOW_ID13_MASK       16384U
  #define FCMB12_ID_LOW_ID14_MASK       32768U
  #define FCMB12_ID_LOW_ID_MASK         65534U
  #define FCMB12_ID_LOW_ID_BITNUM       1U
  #define FCMB12_ID_LOW                 *((volatile word *)0x0000F8A2)


  /*** FCMB12_DATA0 - FlexCAN Message Buffer 12 Data 0; 0x0000F8A3 ***/
  union {
    word Word;
  } FCMB12_DATA0_STR;
  
  #define FCMB12_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB12_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB12_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB12_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB12_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB12_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB12_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB12_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB12_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB12_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB12_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB12_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB12_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB12_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB12_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB12_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB12_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB12_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB12_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB12_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB12_DATA0                  *((volatile word *)0x0000F8A3)


  /*** FCMB12_DATA1 - FlexCAN Message Buffer 12 Data 1; 0x0000F8A4 ***/
  union {
    word Word;
  } FCMB12_DATA1_STR;
  
  #define FCMB12_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB12_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB12_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB12_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB12_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB12_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB12_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB12_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB12_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB12_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB12_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB12_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB12_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB12_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB12_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB12_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB12_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB12_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB12_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB12_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB12_DATA1                  *((volatile word *)0x0000F8A4)


  /*** FCMB12_DATA2 - FlexCAN Message Buffer 12 Data 2; 0x0000F8A5 ***/
  union {
    word Word;
  } FCMB12_DATA2_STR;
  
  #define FCMB12_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB12_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB12_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB12_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB12_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB12_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB12_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB12_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB12_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB12_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB12_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB12_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB12_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB12_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB12_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB12_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB12_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB12_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB12_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB12_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB12_DATA2                  *((volatile word *)0x0000F8A5)


  /*** FCMB12_DATA3 - FlexCAN Message Buffer 12 Data 3; 0x0000F8A6 ***/
  union {
    word Word;
  } FCMB12_DATA3_STR;
  
  #define FCMB12_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB12_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB12_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB12_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB12_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB12_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB12_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB12_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB12_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB12_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB12_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB12_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB12_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB12_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB12_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB12_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB12_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB12_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB12_DATA3                  *((volatile word *)0x0000F8A6)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB12_PRPH;

/******************************************
*** Peripheral FCAN_MB13
*******************************************/
typedef volatile struct {
  /*** FCMB13_Control - FlexCAN Message Buffer 13 Control / Status; 0x0000F8A8 ***/
  union {
    word Word;
  } FCMB13_Control_STR;
  
  #define FCMB13_Control_LENGTH0_MASK   1U
  #define FCMB13_Control_LENGTH1_MASK   2U
  #define FCMB13_Control_LENGTH2_MASK   4U
  #define FCMB13_Control_LENGTH3_MASK   8U
  #define FCMB13_Control_CODE0_MASK     16U
  #define FCMB13_Control_CODE1_MASK     32U
  #define FCMB13_Control_CODE2_MASK     64U
  #define FCMB13_Control_CODE3_MASK     128U
  #define FCMB13_Control_TIME_STAMP0_MASK 256U
  #define FCMB13_Control_TIME_STAMP1_MASK 512U
  #define FCMB13_Control_TIME_STAMP2_MASK 1024U
  #define FCMB13_Control_TIME_STAMP3_MASK 2048U
  #define FCMB13_Control_TIME_STAMP4_MASK 4096U
  #define FCMB13_Control_TIME_STAMP5_MASK 8192U
  #define FCMB13_Control_TIME_STAMP6_MASK 16384U
  #define FCMB13_Control_TIME_STAMP7_MASK 32768U
  #define FCMB13_Control_LENGTH_MASK    15U
  #define FCMB13_Control_LENGTH_BITNUM  0U
  #define FCMB13_Control_CODE_MASK      240U
  #define FCMB13_Control_CODE_BITNUM    4U
  #define FCMB13_Control_TIME_STAMP_MASK 65280U
  #define FCMB13_Control_TIME_STAMP_BITNUM 8U
  #define FCMB13_Control                *((volatile word *)0x0000F8A8)


  /*** FCMB13_ID_HIGH - FlexCAN Message Buffer 13 ID_HIGH; 0x0000F8A9 ***/
  union {
    word Word;
  } FCMB13_ID_HIGH_STR;
  
  #define FCMB13_ID_HIGH_ID15_MASK      1U
  #define FCMB13_ID_HIGH_ID16_MASK      2U
  #define FCMB13_ID_HIGH_ID17_MASK      4U
  #define FCMB13_ID_HIGH_IDE_MASK       8U
  #define FCMB13_ID_HIGH_SRR_MASK       16U
  #define FCMB13_ID_HIGH_ID18_MASK      32U
  #define FCMB13_ID_HIGH_ID19_MASK      64U
  #define FCMB13_ID_HIGH_ID20_MASK      128U
  #define FCMB13_ID_HIGH_ID21_MASK      256U
  #define FCMB13_ID_HIGH_ID22_MASK      512U
  #define FCMB13_ID_HIGH_ID23_MASK      1024U
  #define FCMB13_ID_HIGH_ID24_MASK      2048U
  #define FCMB13_ID_HIGH_ID25_MASK      4096U
  #define FCMB13_ID_HIGH_ID26_MASK      8192U
  #define FCMB13_ID_HIGH_ID27_MASK      16384U
  #define FCMB13_ID_HIGH_ID28_MASK      32768U
  #define FCMB13_ID_HIGH_ID_15_MASK     7U
  #define FCMB13_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB13_ID_HIGH_ID_18_MASK     65504U
  #define FCMB13_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB13_ID_HIGH                *((volatile word *)0x0000F8A9)


  /*** FCMB13_ID_LOW - FlexCAN Message Buffer 13 ID_LOW; 0x0000F8AA ***/
  union {
    word Word;
  } FCMB13_ID_LOW_STR;
  
  #define FCMB13_ID_LOW_ERTR_MASK       1U
  #define FCMB13_ID_LOW_ID0_MASK        2U
  #define FCMB13_ID_LOW_ID1_MASK        4U
  #define FCMB13_ID_LOW_ID2_MASK        8U
  #define FCMB13_ID_LOW_ID3_MASK        16U
  #define FCMB13_ID_LOW_ID4_MASK        32U
  #define FCMB13_ID_LOW_ID5_MASK        64U
  #define FCMB13_ID_LOW_ID6_MASK        128U
  #define FCMB13_ID_LOW_ID7_MASK        256U
  #define FCMB13_ID_LOW_ID8_MASK        512U
  #define FCMB13_ID_LOW_ID9_MASK        1024U
  #define FCMB13_ID_LOW_ID10_MASK       2048U
  #define FCMB13_ID_LOW_ID11_MASK       4096U
  #define FCMB13_ID_LOW_ID12_MASK       8192U
  #define FCMB13_ID_LOW_ID13_MASK       16384U
  #define FCMB13_ID_LOW_ID14_MASK       32768U
  #define FCMB13_ID_LOW_ID_MASK         65534U
  #define FCMB13_ID_LOW_ID_BITNUM       1U
  #define FCMB13_ID_LOW                 *((volatile word *)0x0000F8AA)


  /*** FCMB13_DATA0 - FlexCAN Message Buffer 13 Data 0; 0x0000F8AB ***/
  union {
    word Word;
  } FCMB13_DATA0_STR;
  
  #define FCMB13_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB13_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB13_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB13_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB13_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB13_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB13_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB13_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB13_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB13_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB13_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB13_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB13_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB13_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB13_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB13_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB13_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB13_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB13_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB13_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB13_DATA0                  *((volatile word *)0x0000F8AB)


  /*** FCMB13_DATA1 - FlexCAN Message Buffer 13 Data 1; 0x0000F8AC ***/
  union {
    word Word;
  } FCMB13_DATA1_STR;
  
  #define FCMB13_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB13_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB13_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB13_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB13_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB13_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB13_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB13_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB13_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB13_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB13_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB13_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB13_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB13_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB13_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB13_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB13_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB13_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB13_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB13_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB13_DATA1                  *((volatile word *)0x0000F8AC)


  /*** FCMB13_DATA2 - FlexCAN Message Buffer 13 Data 2; 0x0000F8AD ***/
  union {
    word Word;
  } FCMB13_DATA2_STR;
  
  #define FCMB13_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB13_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB13_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB13_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB13_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB13_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB13_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB13_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB13_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB13_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB13_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB13_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB13_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB13_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB13_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB13_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB13_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB13_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB13_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB13_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB13_DATA2                  *((volatile word *)0x0000F8AD)


  /*** FCMB13_DATA3 - FlexCAN Message Buffer 13 Data 3; 0x0000F8AE ***/
  union {
    word Word;
  } FCMB13_DATA3_STR;
  
  #define FCMB13_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB13_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB13_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB13_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB13_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB13_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB13_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB13_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB13_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB13_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB13_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB13_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB13_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB13_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB13_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB13_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB13_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB13_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB13_DATA3                  *((volatile word *)0x0000F8AE)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB13_PRPH;

/******************************************
*** Peripheral FCAN_MB14
*******************************************/
typedef volatile struct {
  /*** FCMB14_Control - FlexCAN Message Buffer 14 Control / Status; 0x0000F8B0 ***/
  union {
    word Word;
  } FCMB14_Control_STR;
  
  #define FCMB14_Control_LENGTH0_MASK   1U
  #define FCMB14_Control_LENGTH1_MASK   2U
  #define FCMB14_Control_LENGTH2_MASK   4U
  #define FCMB14_Control_LENGTH3_MASK   8U
  #define FCMB14_Control_CODE0_MASK     16U
  #define FCMB14_Control_CODE1_MASK     32U
  #define FCMB14_Control_CODE2_MASK     64U
  #define FCMB14_Control_CODE3_MASK     128U
  #define FCMB14_Control_TIME_STAMP0_MASK 256U
  #define FCMB14_Control_TIME_STAMP1_MASK 512U
  #define FCMB14_Control_TIME_STAMP2_MASK 1024U
  #define FCMB14_Control_TIME_STAMP3_MASK 2048U
  #define FCMB14_Control_TIME_STAMP4_MASK 4096U
  #define FCMB14_Control_TIME_STAMP5_MASK 8192U
  #define FCMB14_Control_TIME_STAMP6_MASK 16384U
  #define FCMB14_Control_TIME_STAMP7_MASK 32768U
  #define FCMB14_Control_LENGTH_MASK    15U
  #define FCMB14_Control_LENGTH_BITNUM  0U
  #define FCMB14_Control_CODE_MASK      240U
  #define FCMB14_Control_CODE_BITNUM    4U
  #define FCMB14_Control_TIME_STAMP_MASK 65280U
  #define FCMB14_Control_TIME_STAMP_BITNUM 8U
  #define FCMB14_Control                *((volatile word *)0x0000F8B0)


  /*** FCMB14_ID_HIGH - FlexCAN Message Buffer 14 ID_HIGH; 0x0000F8B1 ***/
  union {
    word Word;
  } FCMB14_ID_HIGH_STR;
  
  #define FCMB14_ID_HIGH_ID15_MASK      1U
  #define FCMB14_ID_HIGH_ID16_MASK      2U
  #define FCMB14_ID_HIGH_ID17_MASK      4U
  #define FCMB14_ID_HIGH_IDE_MASK       8U
  #define FCMB14_ID_HIGH_SRR_MASK       16U
  #define FCMB14_ID_HIGH_ID18_MASK      32U
  #define FCMB14_ID_HIGH_ID19_MASK      64U
  #define FCMB14_ID_HIGH_ID20_MASK      128U
  #define FCMB14_ID_HIGH_ID21_MASK      256U
  #define FCMB14_ID_HIGH_ID22_MASK      512U
  #define FCMB14_ID_HIGH_ID23_MASK      1024U
  #define FCMB14_ID_HIGH_ID24_MASK      2048U
  #define FCMB14_ID_HIGH_ID25_MASK      4096U
  #define FCMB14_ID_HIGH_ID26_MASK      8192U
  #define FCMB14_ID_HIGH_ID27_MASK      16384U
  #define FCMB14_ID_HIGH_ID28_MASK      32768U
  #define FCMB14_ID_HIGH_ID_15_MASK     7U
  #define FCMB14_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB14_ID_HIGH_ID_18_MASK     65504U
  #define FCMB14_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB14_ID_HIGH                *((volatile word *)0x0000F8B1)


  /*** FCMB14_ID_LOW - FlexCAN Message Buffer 14 ID_LOW; 0x0000F8B2 ***/
  union {
    word Word;
  } FCMB14_ID_LOW_STR;
  
  #define FCMB14_ID_LOW_ERTR_MASK       1U
  #define FCMB14_ID_LOW_ID0_MASK        2U
  #define FCMB14_ID_LOW_ID1_MASK        4U
  #define FCMB14_ID_LOW_ID2_MASK        8U
  #define FCMB14_ID_LOW_ID3_MASK        16U
  #define FCMB14_ID_LOW_ID4_MASK        32U
  #define FCMB14_ID_LOW_ID5_MASK        64U
  #define FCMB14_ID_LOW_ID6_MASK        128U
  #define FCMB14_ID_LOW_ID7_MASK        256U
  #define FCMB14_ID_LOW_ID8_MASK        512U
  #define FCMB14_ID_LOW_ID9_MASK        1024U
  #define FCMB14_ID_LOW_ID10_MASK       2048U
  #define FCMB14_ID_LOW_ID11_MASK       4096U
  #define FCMB14_ID_LOW_ID12_MASK       8192U
  #define FCMB14_ID_LOW_ID13_MASK       16384U
  #define FCMB14_ID_LOW_ID14_MASK       32768U
  #define FCMB14_ID_LOW_ID_MASK         65534U
  #define FCMB14_ID_LOW_ID_BITNUM       1U
  #define FCMB14_ID_LOW                 *((volatile word *)0x0000F8B2)


  /*** FCMB14_DATA0 - FlexCAN Message Buffer 14 Data 0; 0x0000F8B3 ***/
  union {
    word Word;
  } FCMB14_DATA0_STR;
  
  #define FCMB14_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB14_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB14_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB14_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB14_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB14_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB14_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB14_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB14_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB14_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB14_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB14_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB14_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB14_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB14_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB14_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB14_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB14_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB14_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB14_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB14_DATA0                  *((volatile word *)0x0000F8B3)


  /*** FCMB14_DATA1 - FlexCAN Message Buffer 14 Data 1; 0x0000F8B4 ***/
  union {
    word Word;
  } FCMB14_DATA1_STR;
  
  #define FCMB14_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB14_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB14_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB14_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB14_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB14_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB14_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB14_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB14_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB14_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB14_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB14_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB14_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB14_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB14_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB14_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB14_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB14_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB14_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB14_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB14_DATA1                  *((volatile word *)0x0000F8B4)


  /*** FCMB14_DATA2 - FlexCAN Message Buffer 14 Data 2; 0x0000F8B5 ***/
  union {
    word Word;
  } FCMB14_DATA2_STR;
  
  #define FCMB14_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB14_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB14_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB14_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB14_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB14_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB14_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB14_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB14_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB14_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB14_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB14_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB14_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB14_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB14_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB14_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB14_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB14_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB14_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB14_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB14_DATA2                  *((volatile word *)0x0000F8B5)


  /*** FCMB14_DATA3 - FlexCAN Message Buffer 14 Data 3; 0x0000F8B6 ***/
  union {
    word Word;
  } FCMB14_DATA3_STR;
  
  #define FCMB14_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB14_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB14_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB14_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB14_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB14_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB14_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB14_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB14_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB14_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB14_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB14_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB14_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB14_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB14_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB14_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB14_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB14_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB14_DATA3                  *((volatile word *)0x0000F8B6)


  word Reserved0[1];                   /* Reserved (unused) registers */

} FCAN_MB14_PRPH;

/******************************************
*** Peripheral FCAN_MB15
*******************************************/
typedef volatile struct {
  /*** FCMB15_Control - FlexCAN Message Buffer 15 Control / Status; 0x0000F8B8 ***/
  union {
    word Word;
  } FCMB15_Control_STR;
  
  #define FCMB15_Control_LENGTH0_MASK   1U
  #define FCMB15_Control_LENGTH1_MASK   2U
  #define FCMB15_Control_LENGTH2_MASK   4U
  #define FCMB15_Control_LENGTH3_MASK   8U
  #define FCMB15_Control_CODE0_MASK     16U
  #define FCMB15_Control_CODE1_MASK     32U
  #define FCMB15_Control_CODE2_MASK     64U
  #define FCMB15_Control_CODE3_MASK     128U
  #define FCMB15_Control_TIME_STAMP0_MASK 256U
  #define FCMB15_Control_TIME_STAMP1_MASK 512U
  #define FCMB15_Control_TIME_STAMP2_MASK 1024U
  #define FCMB15_Control_TIME_STAMP3_MASK 2048U
  #define FCMB15_Control_TIME_STAMP4_MASK 4096U
  #define FCMB15_Control_TIME_STAMP5_MASK 8192U
  #define FCMB15_Control_TIME_STAMP6_MASK 16384U
  #define FCMB15_Control_TIME_STAMP7_MASK 32768U
  #define FCMB15_Control_LENGTH_MASK    15U
  #define FCMB15_Control_LENGTH_BITNUM  0U
  #define FCMB15_Control_CODE_MASK      240U
  #define FCMB15_Control_CODE_BITNUM    4U
  #define FCMB15_Control_TIME_STAMP_MASK 65280U
  #define FCMB15_Control_TIME_STAMP_BITNUM 8U
  #define FCMB15_Control                *((volatile word *)0x0000F8B8)


  /*** FCMB15_ID_HIGH - FlexCAN Message Buffer 15 ID_HIGH; 0x0000F8B9 ***/
  union {
    word Word;
  } FCMB15_ID_HIGH_STR;
  
  #define FCMB15_ID_HIGH_ID15_MASK      1U
  #define FCMB15_ID_HIGH_ID16_MASK      2U
  #define FCMB15_ID_HIGH_ID17_MASK      4U
  #define FCMB15_ID_HIGH_IDE_MASK       8U
  #define FCMB15_ID_HIGH_SRR_MASK       16U
  #define FCMB15_ID_HIGH_ID18_MASK      32U
  #define FCMB15_ID_HIGH_ID19_MASK      64U
  #define FCMB15_ID_HIGH_ID20_MASK      128U
  #define FCMB15_ID_HIGH_ID21_MASK      256U
  #define FCMB15_ID_HIGH_ID22_MASK      512U
  #define FCMB15_ID_HIGH_ID23_MASK      1024U
  #define FCMB15_ID_HIGH_ID24_MASK      2048U
  #define FCMB15_ID_HIGH_ID25_MASK      4096U
  #define FCMB15_ID_HIGH_ID26_MASK      8192U
  #define FCMB15_ID_HIGH_ID27_MASK      16384U
  #define FCMB15_ID_HIGH_ID28_MASK      32768U
  #define FCMB15_ID_HIGH_ID_15_MASK     7U
  #define FCMB15_ID_HIGH_ID_15_BITNUM   0U
  #define FCMB15_ID_HIGH_ID_18_MASK     65504U
  #define FCMB15_ID_HIGH_ID_18_BITNUM   5U
  #define FCMB15_ID_HIGH                *((volatile word *)0x0000F8B9)


  /*** FCMB15_ID_LOW - FlexCAN Message Buffer 15 ID_LOW; 0x0000F8BA ***/
  union {
    word Word;
  } FCMB15_ID_LOW_STR;
  
  #define FCMB15_ID_LOW_ERTR_MASK       1U
  #define FCMB15_ID_LOW_ID0_MASK        2U
  #define FCMB15_ID_LOW_ID1_MASK        4U
  #define FCMB15_ID_LOW_ID2_MASK        8U
  #define FCMB15_ID_LOW_ID3_MASK        16U
  #define FCMB15_ID_LOW_ID4_MASK        32U
  #define FCMB15_ID_LOW_ID5_MASK        64U
  #define FCMB15_ID_LOW_ID6_MASK        128U
  #define FCMB15_ID_LOW_ID7_MASK        256U
  #define FCMB15_ID_LOW_ID8_MASK        512U
  #define FCMB15_ID_LOW_ID9_MASK        1024U
  #define FCMB15_ID_LOW_ID10_MASK       2048U
  #define FCMB15_ID_LOW_ID11_MASK       4096U
  #define FCMB15_ID_LOW_ID12_MASK       8192U
  #define FCMB15_ID_LOW_ID13_MASK       16384U
  #define FCMB15_ID_LOW_ID14_MASK       32768U
  #define FCMB15_ID_LOW_ID_MASK         65534U
  #define FCMB15_ID_LOW_ID_BITNUM       1U
  #define FCMB15_ID_LOW                 *((volatile word *)0x0000F8BA)


  /*** FCMB15_DATA0 - FlexCAN Message Buffer 15 Data 0; 0x0000F8BB ***/
  union {
    word Word;
  } FCMB15_DATA0_STR;
  
  #define FCMB15_DATA0_DATA_BYTE10_MASK 1U
  #define FCMB15_DATA0_DATA_BYTE11_MASK 2U
  #define FCMB15_DATA0_DATA_BYTE12_MASK 4U
  #define FCMB15_DATA0_DATA_BYTE13_MASK 8U
  #define FCMB15_DATA0_DATA_BYTE14_MASK 16U
  #define FCMB15_DATA0_DATA_BYTE15_MASK 32U
  #define FCMB15_DATA0_DATA_BYTE16_MASK 64U
  #define FCMB15_DATA0_DATA_BYTE17_MASK 128U
  #define FCMB15_DATA0_DATA_BYTE00_MASK 256U
  #define FCMB15_DATA0_DATA_BYTE01_MASK 512U
  #define FCMB15_DATA0_DATA_BYTE02_MASK 1024U
  #define FCMB15_DATA0_DATA_BYTE03_MASK 2048U
  #define FCMB15_DATA0_DATA_BYTE04_MASK 4096U
  #define FCMB15_DATA0_DATA_BYTE05_MASK 8192U
  #define FCMB15_DATA0_DATA_BYTE06_MASK 16384U
  #define FCMB15_DATA0_DATA_BYTE07_MASK 32768U
  #define FCMB15_DATA0_DATA_BYTE_10_MASK 255U
  #define FCMB15_DATA0_DATA_BYTE_10_BITNUM 0U
  #define FCMB15_DATA0_DATA_BYTE0_1_MASK 65024U
  #define FCMB15_DATA0_DATA_BYTE0_1_BITNUM 9U
  #define FCMB15_DATA0                  *((volatile word *)0x0000F8BB)


  /*** FCMB15_DATA1 - FlexCAN Message Buffer 15 Data 1; 0x0000F8BC ***/
  union {
    word Word;
  } FCMB15_DATA1_STR;
  
  #define FCMB15_DATA1_DATA_BYTE30_MASK 1U
  #define FCMB15_DATA1_DATA_BYTE31_MASK 2U
  #define FCMB15_DATA1_DATA_BYTE32_MASK 4U
  #define FCMB15_DATA1_DATA_BYTE33_MASK 8U
  #define FCMB15_DATA1_DATA_BYTE34_MASK 16U
  #define FCMB15_DATA1_DATA_BYTE35_MASK 32U
  #define FCMB15_DATA1_DATA_BYTE36_MASK 64U
  #define FCMB15_DATA1_DATA_BYTE37_MASK 128U
  #define FCMB15_DATA1_DATA_BYTE20_MASK 256U
  #define FCMB15_DATA1_DATA_BYTE21_MASK 512U
  #define FCMB15_DATA1_DATA_BYTE22_MASK 1024U
  #define FCMB15_DATA1_DATA_BYTE23_MASK 2048U
  #define FCMB15_DATA1_DATA_BYTE24_MASK 4096U
  #define FCMB15_DATA1_DATA_BYTE25_MASK 8192U
  #define FCMB15_DATA1_DATA_BYTE26_MASK 16384U
  #define FCMB15_DATA1_DATA_BYTE27_MASK 32768U
  #define FCMB15_DATA1_DATA_BYTE_30_MASK 255U
  #define FCMB15_DATA1_DATA_BYTE_30_BITNUM 0U
  #define FCMB15_DATA1_DATA_BYTE_20_MASK 65280U
  #define FCMB15_DATA1_DATA_BYTE_20_BITNUM 8U
  #define FCMB15_DATA1                  *((volatile word *)0x0000F8BC)


  /*** FCMB15_DATA2 - FlexCAN Message Buffer 15 Data 2; 0x0000F8BD ***/
  union {
    word Word;
  } FCMB15_DATA2_STR;
  
  #define FCMB15_DATA2_DATA_BYTE50_MASK 1U
  #define FCMB15_DATA2_DATA_BYTE51_MASK 2U
  #define FCMB15_DATA2_DATA_BYTE52_MASK 4U
  #define FCMB15_DATA2_DATA_BYTE53_MASK 8U
  #define FCMB15_DATA2_DATA_BYTE54_MASK 16U
  #define FCMB15_DATA2_DATA_BYTE55_MASK 32U
  #define FCMB15_DATA2_DATA_BYTE56_MASK 64U
  #define FCMB15_DATA2_DATA_BYTE57_MASK 128U
  #define FCMB15_DATA2_DATA_BYTE40_MASK 256U
  #define FCMB15_DATA2_DATA_BYTE41_MASK 512U
  #define FCMB15_DATA2_DATA_BYTE42_MASK 1024U
  #define FCMB15_DATA2_DATA_BYTE43_MASK 2048U
  #define FCMB15_DATA2_DATA_BYTE44_MASK 4096U
  #define FCMB15_DATA2_DATA_BYTE45_MASK 8192U
  #define FCMB15_DATA2_DATA_BYTE46_MASK 16384U
  #define FCMB15_DATA2_DATA_BYTE47_MASK 32768U
  #define FCMB15_DATA2_DATA_BYTE_50_MASK 255U
  #define FCMB15_DATA2_DATA_BYTE_50_BITNUM 0U
  #define FCMB15_DATA2_DATA_BYTE_40_MASK 65280U
  #define FCMB15_DATA2_DATA_BYTE_40_BITNUM 8U
  #define FCMB15_DATA2                  *((volatile word *)0x0000F8BD)


  /*** FCMB15_DATA3 - FlexCAN Message Buffer 15 Data 3; 0x0000F8BE ***/
  union {
    word Word;
  } FCMB15_DATA3_STR;
  
  #define FCMB15_DATA3_DATA_BYTE70_MASK 1U
  #define FCMB15_DATA3_DATA_BYTE71_MASK 2U
  #define FCMB15_DATA3_DATA_BYTE72_MASK 4U
  #define FCMB15_DATA3_DATA_BYTE73_MASK 8U
  #define FCMB15_DATA3_DATA_BYTE74_MASK 16U
  #define FCMB15_DATA3_DATA_BYTE75_MASK 32U
  #define FCMB15_DATA3_DATA_BYTE76_MASK 64U
  #define FCMB15_DATA3_DATA_BYTE77_MASK 128U
  #define FCMB15_DATA3_DATA_BYTE60_MASK 256U
  #define FCMB15_DATA3_DATA_BYTE61_MASK 512U
  #define FCMB15_DATA3_DATA_BYTE62_MASK 1024U
  #define FCMB15_DATA3_DATA_BYTE63_MASK 2048U
  #define FCMB15_DATA3_DATA_BYTE64_MASK 4096U
  #define FCMB15_DATA3_DATA_BYTE65_MASK 8192U
  #define FCMB15_DATA3_DATA_BYTE66_MASK 16384U
  #define FCMB15_DATA3_DATA_BYTE67_MASK 32768U
  #define FCMB15_DATA3_DATA_BYTE_60_MASK 65280U
  #define FCMB15_DATA3_DATA_BYTE_60_BITNUM 8U
  #define FCMB15_DATA3                  *((volatile word *)0x0000F8BE)


} FCAN_MB15_PRPH;





#endif
/* __IO_Map_H */

/*
** ###################################################################
**
**     This file was created by UNIS Processor Expert 2.96 [03.65]
**     for the Freescale 56800 series of microcontrollers.
**
** ###################################################################
*/
