# Record Computer Architecture Papers Reading

- [CPU](#cpu)
- [Cache](#cache)
- [Memory](#memory)

<a id="cpu"></a>
## CPU


<a id="cache"></a>
## Cache

- [A Survey of Side-Channel Attacks on Caches and Countermeasures](https://link.springer.com/article/10.1007/s41635-017-0025-y) 通过测量 cache timing 来获取关键数据

<a id="memory"></a>
## Memory

- [Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors 论文阅读笔记](https://github.com/rsy56640/paper-reading/tree/master/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/Flipping%20Bits%20in%20Memory%20Without%20Accessing%20Them%20-%20An%20Experimental%20Study%20of%20DRAM%20Disturbance%20Errors)

### TLB & Page table

- [Design tradeoffs for software-managed TLBs](https://dl.acm.org/doi/10.1145/165123.165127)

