* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Oct 26 2020 15:55:16

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  21
    LUTs:                 34
    RAMs:                 0
    IOBs:                 3
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 35/7680
        Combinational Logic Cells: 14       out of   7680      0.182292%
        Sequential Logic Cells:    21       out of   7680      0.273438%
        Logic Tiles:               6        out of   960       0.625%
    Registers: 
        Logic Registers:           21       out of   7680      0.273438%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   63        3.1746%
        Output Pins:               1        out of   63        1.5873%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 0        out of   15        0%
    Bank 0: 0        out of   17        0%
    Bank 2: 1        out of   13        7.69231%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input   clk        
    J1          Input      SB_LVCMOS    No       2        Simple Input   userInput  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    H2          Output     SB_LVCMOS    No       3        Simple Output  timer_out  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                                       
    -------------  -------  ---------  ------  -----------                                       
    3              3                   21      clk_c_g                                           
    6              3                   20      OneSecondPeriodPulseInstance.out5lto19_N_5_mux_g  
