Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug 15 17:41:31 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Seg_timing_summary_routed.rpt -pb Seg_timing_summary_routed.pb -rpx Seg_timing_summary_routed.rpx -warn_on_violation
| Design       : Seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (8)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkDiv_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   44          inf        0.000                      0                   44           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 1.932ns (31.777%)  route 4.149ns (68.223%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           3.339     4.787    sw_IBUF[4]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.939 r  seg[4]_i_2/O
                         net (fo=1, routed)           0.810     5.749    seg[4]_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.332     6.081 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.081    seg[4]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.967ns (65.877%)  route 2.055ns (34.123%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE                         0.000     0.000 r  seg_reg[0]/C
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[0]/Q
                         net (fo=1, routed)           2.055     2.511    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.021 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.021    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 3.985ns (66.553%)  route 2.003ns (33.447%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  seg_reg[1]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[1]/Q
                         net (fo=1, routed)           2.003     2.459    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.988 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.988    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 1.926ns (32.197%)  route 4.057ns (67.803%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           3.337     4.785    sw_IBUF[4]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.937 r  seg[1]_i_2/O
                         net (fo=1, routed)           0.720     5.657    seg[1]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.326     5.983 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.983    seg[1]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 1.696ns (28.814%)  route 4.191ns (71.186%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           3.337     4.785    sw_IBUF[4]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.909 r  seg[2]_i_2/O
                         net (fo=1, routed)           0.854     5.764    seg[2]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.888 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.888    seg[2]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.945ns (33.091%)  route 3.932ns (66.909%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[5]_inst/O
                         net (fo=7, routed)           3.332     4.796    sw_IBUF[5]
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.154     4.950 r  seg[6]_i_2/O
                         net (fo=1, routed)           0.601     5.550    seg[6]_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.327     5.877 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.877    seg[6]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.991ns (68.171%)  route 1.863ns (31.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  seg_reg[2]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.863     2.319    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.855 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.855    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.992ns (68.202%)  route 1.861ns (31.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  seg_reg[3]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[3]/Q
                         net (fo=1, routed)           1.861     2.317    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.853 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.853    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.712ns (29.273%)  route 4.136ns (70.727%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[5]_inst/O
                         net (fo=7, routed)           3.337     4.801    sw_IBUF[5]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.124     4.925 r  seg[0]_i_2/O
                         net (fo=1, routed)           0.799     5.724    seg[0]_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.848 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.848    seg[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.976ns (68.178%)  route 1.856ns (31.822%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE                         0.000     0.000 r  seg_reg[4]/C
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.856     2.312    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.832 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.832    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.164ns (43.495%)  route 0.213ns (56.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  FSM_sequential_state_reg/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_state_reg/Q
                         net (fo=9, routed)           0.213     0.377    state
    SLICE_X65Y26         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  FSM_sequential_state_reg/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  FSM_sequential_state_reg/Q
                         net (fo=9, routed)           0.188     0.352    state
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.397 r  an[1]_i_1/O
                         net (fo=2, routed)           0.000     0.397    an[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  clkDivReg_reg[0]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[0]/Q
                         net (fo=2, routed)           0.127     0.291    clkDivReg[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  clkDivReg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[11]
    SLICE_X64Y16         FDRE                                         r  clkDivReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  clkDivReg_reg[4]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[4]/Q
                         net (fo=2, routed)           0.127     0.291    clkDivReg[4]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  clkDivReg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[7]
    SLICE_X64Y15         FDRE                                         r  clkDivReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE                         0.000     0.000 r  clkDivReg_reg[8]/C
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[8]/Q
                         net (fo=3, routed)           0.137     0.301    clkDivReg[8]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.411 r  clkDivReg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.411    p_1_in[3]
    SLICE_X64Y14         FDRE                                         r  clkDivReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDiv_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE                         0.000     0.000 r  clkDiv_reg[0]/C
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkDiv_reg[0]/Q
                         net (fo=11, routed)          0.243     0.384    clkDiv_reg_n_0_[0]
    SLICE_X65Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.429 r  clkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    clkDiv[0]_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  clkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  clkDivReg_reg[4]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[4]/Q
                         net (fo=2, routed)           0.127     0.291    clkDivReg[4]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  clkDivReg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    p_1_in[8]
    SLICE_X64Y15         FDRE                                         r  clkDivReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.310ns (69.298%)  route 0.137ns (30.702%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE                         0.000     0.000 r  clkDivReg_reg[8]/C
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[8]/Q
                         net (fo=3, routed)           0.137     0.301    clkDivReg[8]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.447 r  clkDivReg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.447    p_1_in[4]
    SLICE_X64Y14         FDRE                                         r  clkDivReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE                         0.000     0.000 r  clkDivReg_reg[10]/C
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[10]/Q
                         net (fo=2, routed)           0.174     0.338    clkDivReg[10]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.453 r  clkDivReg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    p_1_in[1]
    SLICE_X64Y14         FDRE                                         r  clkDivReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDivReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkDivReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  clkDivReg_reg[2]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clkDivReg_reg[2]/Q
                         net (fo=2, routed)           0.181     0.345    clkDivReg[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.460 r  clkDivReg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.460    p_1_in[9]
    SLICE_X64Y16         FDRE                                         r  clkDivReg_reg[2]/D
  -------------------------------------------------------------------    -------------------





