
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401848 <.init>:
  401848:	stp	x29, x30, [sp, #-16]!
  40184c:	mov	x29, sp
  401850:	bl	401d80 <ferror@plt+0x60>
  401854:	ldp	x29, x30, [sp], #16
  401858:	ret

Disassembly of section .plt:

0000000000401860 <memcpy@plt-0x20>:
  401860:	stp	x16, x30, [sp, #-16]!
  401864:	adrp	x16, 416000 <ferror@plt+0x142e0>
  401868:	ldr	x17, [x16, #4088]
  40186c:	add	x16, x16, #0xff8
  401870:	br	x17
  401874:	nop
  401878:	nop
  40187c:	nop

0000000000401880 <memcpy@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401884:	ldr	x17, [x16]
  401888:	add	x16, x16, #0x0
  40188c:	br	x17

0000000000401890 <_exit@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401894:	ldr	x17, [x16, #8]
  401898:	add	x16, x16, #0x8
  40189c:	br	x17

00000000004018a0 <strtoul@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018a4:	ldr	x17, [x16, #16]
  4018a8:	add	x16, x16, #0x10
  4018ac:	br	x17

00000000004018b0 <strlen@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018b4:	ldr	x17, [x16, #24]
  4018b8:	add	x16, x16, #0x18
  4018bc:	br	x17

00000000004018c0 <fputs@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018c4:	ldr	x17, [x16, #32]
  4018c8:	add	x16, x16, #0x20
  4018cc:	br	x17

00000000004018d0 <exit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018d4:	ldr	x17, [x16, #40]
  4018d8:	add	x16, x16, #0x28
  4018dc:	br	x17

00000000004018e0 <dup@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018e4:	ldr	x17, [x16, #48]
  4018e8:	add	x16, x16, #0x30
  4018ec:	br	x17

00000000004018f0 <strtoimax@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018f4:	ldr	x17, [x16, #56]
  4018f8:	add	x16, x16, #0x38
  4018fc:	br	x17

0000000000401900 <strtod@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401904:	ldr	x17, [x16, #64]
  401908:	add	x16, x16, #0x40
  40190c:	br	x17

0000000000401910 <geteuid@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401914:	ldr	x17, [x16, #72]
  401918:	add	x16, x16, #0x48
  40191c:	br	x17

0000000000401920 <inflate@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401924:	ldr	x17, [x16, #80]
  401928:	add	x16, x16, #0x50
  40192c:	br	x17

0000000000401930 <__xmknod@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401934:	ldr	x17, [x16, #88]
  401938:	add	x16, x16, #0x58
  40193c:	br	x17

0000000000401940 <__cxa_atexit@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401944:	ldr	x17, [x16, #96]
  401948:	add	x16, x16, #0x60
  40194c:	br	x17

0000000000401950 <fputc@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401954:	ldr	x17, [x16, #104]
  401958:	add	x16, x16, #0x68
  40195c:	br	x17

0000000000401960 <crc32@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401964:	ldr	x17, [x16, #112]
  401968:	add	x16, x16, #0x70
  40196c:	br	x17

0000000000401970 <lseek@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401974:	ldr	x17, [x16, #120]
  401978:	add	x16, x16, #0x78
  40197c:	br	x17

0000000000401980 <snprintf@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401984:	ldr	x17, [x16, #128]
  401988:	add	x16, x16, #0x80
  40198c:	br	x17

0000000000401990 <localeconv@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401994:	ldr	x17, [x16, #136]
  401998:	add	x16, x16, #0x88
  40199c:	br	x17

00000000004019a0 <fileno@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019a4:	ldr	x17, [x16, #144]
  4019a8:	add	x16, x16, #0x90
  4019ac:	br	x17

00000000004019b0 <fsync@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019b4:	ldr	x17, [x16, #152]
  4019b8:	add	x16, x16, #0x98
  4019bc:	br	x17

00000000004019c0 <malloc@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019c4:	ldr	x17, [x16, #160]
  4019c8:	add	x16, x16, #0xa0
  4019cc:	br	x17

00000000004019d0 <zError@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019d4:	ldr	x17, [x16, #168]
  4019d8:	add	x16, x16, #0xa8
  4019dc:	br	x17

00000000004019e0 <chmod@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019e4:	ldr	x17, [x16, #176]
  4019e8:	add	x16, x16, #0xb0
  4019ec:	br	x17

00000000004019f0 <open@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019f4:	ldr	x17, [x16, #184]
  4019f8:	add	x16, x16, #0xb8
  4019fc:	br	x17

0000000000401a00 <strncmp@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a04:	ldr	x17, [x16, #192]
  401a08:	add	x16, x16, #0xc0
  401a0c:	br	x17

0000000000401a10 <bindtextdomain@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a14:	ldr	x17, [x16, #200]
  401a18:	add	x16, x16, #0xc8
  401a1c:	br	x17

0000000000401a20 <__libc_start_main@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a24:	ldr	x17, [x16, #208]
  401a28:	add	x16, x16, #0xd0
  401a2c:	br	x17

0000000000401a30 <fgetc@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a34:	ldr	x17, [x16, #216]
  401a38:	add	x16, x16, #0xd8
  401a3c:	br	x17

0000000000401a40 <memset@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a44:	ldr	x17, [x16, #224]
  401a48:	add	x16, x16, #0xe0
  401a4c:	br	x17

0000000000401a50 <getpagesize@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a54:	ldr	x17, [x16, #232]
  401a58:	add	x16, x16, #0xe8
  401a5c:	br	x17

0000000000401a60 <strdup@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a64:	ldr	x17, [x16, #240]
  401a68:	add	x16, x16, #0xf0
  401a6c:	br	x17

0000000000401a70 <close@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a74:	ldr	x17, [x16, #248]
  401a78:	add	x16, x16, #0xf8
  401a7c:	br	x17

0000000000401a80 <__gmon_start__@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a84:	ldr	x17, [x16, #256]
  401a88:	add	x16, x16, #0x100
  401a8c:	br	x17

0000000000401a90 <write@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a94:	ldr	x17, [x16, #264]
  401a98:	add	x16, x16, #0x108
  401a9c:	br	x17

0000000000401aa0 <strtoumax@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401aa4:	ldr	x17, [x16, #272]
  401aa8:	add	x16, x16, #0x110
  401aac:	br	x17

0000000000401ab0 <abort@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ab4:	ldr	x17, [x16, #280]
  401ab8:	add	x16, x16, #0x118
  401abc:	br	x17

0000000000401ac0 <inflateEnd@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ac4:	ldr	x17, [x16, #288]
  401ac8:	add	x16, x16, #0x120
  401acc:	br	x17

0000000000401ad0 <gnu_dev_major@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ad4:	ldr	x17, [x16, #296]
  401ad8:	add	x16, x16, #0x128
  401adc:	br	x17

0000000000401ae0 <textdomain@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ae4:	ldr	x17, [x16, #304]
  401ae8:	add	x16, x16, #0x130
  401aec:	br	x17

0000000000401af0 <getopt_long@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401af4:	ldr	x17, [x16, #312]
  401af8:	add	x16, x16, #0x138
  401afc:	br	x17

0000000000401b00 <strcmp@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b04:	ldr	x17, [x16, #320]
  401b08:	add	x16, x16, #0x140
  401b0c:	br	x17

0000000000401b10 <warn@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b14:	ldr	x17, [x16, #328]
  401b18:	add	x16, x16, #0x148
  401b1c:	br	x17

0000000000401b20 <__ctype_b_loc@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b24:	ldr	x17, [x16, #336]
  401b28:	add	x16, x16, #0x150
  401b2c:	br	x17

0000000000401b30 <mmap@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b34:	ldr	x17, [x16, #344]
  401b38:	add	x16, x16, #0x158
  401b3c:	br	x17

0000000000401b40 <lchown@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b44:	ldr	x17, [x16, #352]
  401b48:	add	x16, x16, #0x160
  401b4c:	br	x17

0000000000401b50 <strtol@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b54:	ldr	x17, [x16, #360]
  401b58:	add	x16, x16, #0x168
  401b5c:	br	x17

0000000000401b60 <free@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b64:	ldr	x17, [x16, #368]
  401b68:	add	x16, x16, #0x170
  401b6c:	br	x17

0000000000401b70 <symlink@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b74:	ldr	x17, [x16, #376]
  401b78:	add	x16, x16, #0x178
  401b7c:	br	x17

0000000000401b80 <vasprintf@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b84:	ldr	x17, [x16, #384]
  401b88:	add	x16, x16, #0x180
  401b8c:	br	x17

0000000000401b90 <strndup@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b94:	ldr	x17, [x16, #392]
  401b98:	add	x16, x16, #0x188
  401b9c:	br	x17

0000000000401ba0 <strspn@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ba4:	ldr	x17, [x16, #400]
  401ba8:	add	x16, x16, #0x190
  401bac:	br	x17

0000000000401bb0 <strchr@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bb4:	ldr	x17, [x16, #408]
  401bb8:	add	x16, x16, #0x198
  401bbc:	br	x17

0000000000401bc0 <inflateInit_@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bc4:	ldr	x17, [x16, #416]
  401bc8:	add	x16, x16, #0x1a0
  401bcc:	br	x17

0000000000401bd0 <munmap@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bd4:	ldr	x17, [x16, #424]
  401bd8:	add	x16, x16, #0x1a8
  401bdc:	br	x17

0000000000401be0 <fflush@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401be4:	ldr	x17, [x16, #432]
  401be8:	add	x16, x16, #0x1b0
  401bec:	br	x17

0000000000401bf0 <gnu_dev_minor@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bf4:	ldr	x17, [x16, #440]
  401bf8:	add	x16, x16, #0x1b8
  401bfc:	br	x17

0000000000401c00 <warnx@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c04:	ldr	x17, [x16, #448]
  401c08:	add	x16, x16, #0x1c0
  401c0c:	br	x17

0000000000401c10 <read@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c14:	ldr	x17, [x16, #456]
  401c18:	add	x16, x16, #0x1c8
  401c1c:	br	x17

0000000000401c20 <memchr@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c24:	ldr	x17, [x16, #464]
  401c28:	add	x16, x16, #0x1d0
  401c2c:	br	x17

0000000000401c30 <utimes@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c34:	ldr	x17, [x16, #472]
  401c38:	add	x16, x16, #0x1d8
  401c3c:	br	x17

0000000000401c40 <__fxstat@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c44:	ldr	x17, [x16, #480]
  401c48:	add	x16, x16, #0x1e0
  401c4c:	br	x17

0000000000401c50 <dcgettext@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c54:	ldr	x17, [x16, #488]
  401c58:	add	x16, x16, #0x1e8
  401c5c:	br	x17

0000000000401c60 <inflateReset@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c64:	ldr	x17, [x16, #496]
  401c68:	add	x16, x16, #0x1f0
  401c6c:	br	x17

0000000000401c70 <errx@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c74:	ldr	x17, [x16, #504]
  401c78:	add	x16, x16, #0x1f8
  401c7c:	br	x17

0000000000401c80 <umask@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c84:	ldr	x17, [x16, #512]
  401c88:	add	x16, x16, #0x200
  401c8c:	br	x17

0000000000401c90 <strcspn@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c94:	ldr	x17, [x16, #520]
  401c98:	add	x16, x16, #0x208
  401c9c:	br	x17

0000000000401ca0 <printf@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ca4:	ldr	x17, [x16, #528]
  401ca8:	add	x16, x16, #0x210
  401cac:	br	x17

0000000000401cb0 <__errno_location@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cb4:	ldr	x17, [x16, #536]
  401cb8:	add	x16, x16, #0x218
  401cbc:	br	x17

0000000000401cc0 <__xstat@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cc4:	ldr	x17, [x16, #544]
  401cc8:	add	x16, x16, #0x220
  401ccc:	br	x17

0000000000401cd0 <mkdir@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cd4:	ldr	x17, [x16, #552]
  401cd8:	add	x16, x16, #0x228
  401cdc:	br	x17

0000000000401ce0 <fprintf@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ce4:	ldr	x17, [x16, #560]
  401ce8:	add	x16, x16, #0x230
  401cec:	br	x17

0000000000401cf0 <err@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cf4:	ldr	x17, [x16, #568]
  401cf8:	add	x16, x16, #0x238
  401cfc:	br	x17

0000000000401d00 <ioctl@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d04:	ldr	x17, [x16, #576]
  401d08:	add	x16, x16, #0x240
  401d0c:	br	x17

0000000000401d10 <setlocale@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d14:	ldr	x17, [x16, #584]
  401d18:	add	x16, x16, #0x248
  401d1c:	br	x17

0000000000401d20 <ferror@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d24:	ldr	x17, [x16, #592]
  401d28:	add	x16, x16, #0x250
  401d2c:	br	x17

Disassembly of section .text:

0000000000401d30 <.text>:
  401d30:	mov	x29, #0x0                   	// #0
  401d34:	mov	x30, #0x0                   	// #0
  401d38:	mov	x5, x0
  401d3c:	ldr	x1, [sp]
  401d40:	add	x2, sp, #0x8
  401d44:	mov	x6, sp
  401d48:	movz	x0, #0x0, lsl #48
  401d4c:	movk	x0, #0x0, lsl #32
  401d50:	movk	x0, #0x40, lsl #16
  401d54:	movk	x0, #0x1e80
  401d58:	movz	x3, #0x0, lsl #48
  401d5c:	movk	x3, #0x0, lsl #32
  401d60:	movk	x3, #0x40, lsl #16
  401d64:	movk	x3, #0x5a20
  401d68:	movz	x4, #0x0, lsl #48
  401d6c:	movk	x4, #0x0, lsl #32
  401d70:	movk	x4, #0x40, lsl #16
  401d74:	movk	x4, #0x5aa0
  401d78:	bl	401a20 <__libc_start_main@plt>
  401d7c:	bl	401ab0 <abort@plt>
  401d80:	adrp	x0, 416000 <ferror@plt+0x142e0>
  401d84:	ldr	x0, [x0, #4064]
  401d88:	cbz	x0, 401d90 <ferror@plt+0x70>
  401d8c:	b	401a80 <__gmon_start__@plt>
  401d90:	ret
  401d94:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401d98:	add	x0, x0, #0x290
  401d9c:	adrp	x1, 417000 <ferror@plt+0x152e0>
  401da0:	add	x1, x1, #0x290
  401da4:	cmp	x0, x1
  401da8:	b.eq	401ddc <ferror@plt+0xbc>  // b.none
  401dac:	stp	x29, x30, [sp, #-32]!
  401db0:	mov	x29, sp
  401db4:	adrp	x0, 405000 <ferror@plt+0x32e0>
  401db8:	ldr	x0, [x0, #2848]
  401dbc:	str	x0, [sp, #24]
  401dc0:	mov	x1, x0
  401dc4:	cbz	x1, 401dd4 <ferror@plt+0xb4>
  401dc8:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401dcc:	add	x0, x0, #0x290
  401dd0:	blr	x1
  401dd4:	ldp	x29, x30, [sp], #32
  401dd8:	ret
  401ddc:	ret
  401de0:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401de4:	add	x0, x0, #0x290
  401de8:	adrp	x1, 417000 <ferror@plt+0x152e0>
  401dec:	add	x1, x1, #0x290
  401df0:	sub	x0, x0, x1
  401df4:	lsr	x1, x0, #63
  401df8:	add	x0, x1, x0, asr #3
  401dfc:	cmp	xzr, x0, asr #1
  401e00:	b.eq	401e38 <ferror@plt+0x118>  // b.none
  401e04:	stp	x29, x30, [sp, #-32]!
  401e08:	mov	x29, sp
  401e0c:	asr	x1, x0, #1
  401e10:	adrp	x0, 405000 <ferror@plt+0x32e0>
  401e14:	ldr	x0, [x0, #2856]
  401e18:	str	x0, [sp, #24]
  401e1c:	mov	x2, x0
  401e20:	cbz	x2, 401e30 <ferror@plt+0x110>
  401e24:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401e28:	add	x0, x0, #0x290
  401e2c:	blr	x2
  401e30:	ldp	x29, x30, [sp], #32
  401e34:	ret
  401e38:	ret
  401e3c:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401e40:	ldrb	w0, [x0, #696]
  401e44:	cbnz	w0, 401e68 <ferror@plt+0x148>
  401e48:	stp	x29, x30, [sp, #-16]!
  401e4c:	mov	x29, sp
  401e50:	bl	401d94 <ferror@plt+0x74>
  401e54:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401e58:	mov	w1, #0x1                   	// #1
  401e5c:	strb	w1, [x0, #696]
  401e60:	ldp	x29, x30, [sp], #16
  401e64:	ret
  401e68:	ret
  401e6c:	stp	x29, x30, [sp, #-16]!
  401e70:	mov	x29, sp
  401e74:	bl	401de0 <ferror@plt+0xc0>
  401e78:	ldp	x29, x30, [sp], #16
  401e7c:	ret
  401e80:	sub	sp, sp, #0x70
  401e84:	stp	x22, x21, [sp, #80]
  401e88:	adrp	x21, 406000 <ferror@plt+0x42e0>
  401e8c:	add	x21, x21, #0x304
  401e90:	stp	x29, x30, [sp, #16]
  401e94:	stp	x20, x19, [sp, #96]
  401e98:	add	x29, sp, #0x10
  401e9c:	mov	x19, x1
  401ea0:	mov	w20, w0
  401ea4:	mov	w0, #0x5                   	// #5
  401ea8:	mov	x1, x21
  401eac:	stp	x28, x27, [sp, #32]
  401eb0:	stp	x26, x25, [sp, #48]
  401eb4:	stp	x24, x23, [sp, #64]
  401eb8:	stur	wzr, [x29, #-4]
  401ebc:	str	xzr, [sp]
  401ec0:	bl	401d10 <setlocale@plt>
  401ec4:	mov	w0, wzr
  401ec8:	mov	x1, x21
  401ecc:	bl	401d10 <setlocale@plt>
  401ed0:	adrp	x21, 405000 <ferror@plt+0x32e0>
  401ed4:	add	x21, x21, #0xc32
  401ed8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401edc:	add	x1, x1, #0xc3d
  401ee0:	mov	x0, x21
  401ee4:	bl	401a10 <bindtextdomain@plt>
  401ee8:	mov	x0, x21
  401eec:	bl	401ae0 <textdomain@plt>
  401ef0:	bl	4020f4 <ferror@plt+0x3d4>
  401ef4:	mov	w0, #0x10                  	// #16
  401ef8:	bl	404070 <ferror@plt+0x2350>
  401efc:	adrp	x21, 405000 <ferror@plt+0x32e0>
  401f00:	adrp	x22, 405000 <ferror@plt+0x32e0>
  401f04:	adrp	x28, 405000 <ferror@plt+0x32e0>
  401f08:	add	x21, x21, #0xc4f
  401f0c:	add	x22, x22, #0xb58
  401f10:	add	x28, x28, #0xb30
  401f14:	adrp	x26, 417000 <ferror@plt+0x152e0>
  401f18:	adrp	x23, 417000 <ferror@plt+0x152e0>
  401f1c:	adrp	x25, 417000 <ferror@plt+0x152e0>
  401f20:	mov	w27, #0x1                   	// #1
  401f24:	b	401f54 <ferror@plt+0x234>
  401f28:	ldr	x24, [x26, #664]
  401f2c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	mov	x0, xzr
  401f38:	add	x1, x1, #0xc75
  401f3c:	bl	401c50 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x24
  401f48:	bl	4048d0 <ferror@plt+0x2bb0>
  401f4c:	mov	w8, w0
  401f50:	str	x8, [x23, #712]
  401f54:	mov	w0, w20
  401f58:	mov	x1, x19
  401f5c:	mov	x2, x21
  401f60:	mov	x3, x22
  401f64:	mov	x4, xzr
  401f68:	bl	401af0 <getopt_long@plt>
  401f6c:	sub	w8, w0, #0x56
  401f70:	cmp	w8, #0x23
  401f74:	b.hi	401fb4 <ferror@plt+0x294>  // b.pmore
  401f78:	adr	x9, 401f28 <ferror@plt+0x208>
  401f7c:	ldrb	w10, [x28, x8]
  401f80:	add	x9, x9, x10, lsl #2
  401f84:	br	x9
  401f88:	ldr	w8, [x25, #708]
  401f8c:	add	w8, w8, #0x1
  401f90:	str	w8, [x25, #708]
  401f94:	b	401f54 <ferror@plt+0x234>
  401f98:	ldr	x8, [x26, #664]
  401f9c:	adrp	x9, 417000 <ferror@plt+0x152e0>
  401fa0:	strb	w27, [x9, #704]
  401fa4:	cbz	x8, 401f54 <ferror@plt+0x234>
  401fa8:	adrp	x9, 417000 <ferror@plt+0x152e0>
  401fac:	str	x8, [x9, #616]
  401fb0:	b	401f54 <ferror@plt+0x234>
  401fb4:	cmn	w0, #0x1
  401fb8:	b.ne	402060 <ferror@plt+0x340>  // b.any
  401fbc:	adrp	x8, 417000 <ferror@plt+0x152e0>
  401fc0:	ldrsw	x8, [x8, #672]
  401fc4:	sub	w9, w20, w8
  401fc8:	cmp	w9, #0x1
  401fcc:	b.ne	402048 <ferror@plt+0x328>  // b.any
  401fd0:	ldr	x8, [x19, x8, lsl #3]
  401fd4:	adrp	x20, 417000 <ferror@plt+0x152e0>
  401fd8:	sub	x0, x29, #0x4
  401fdc:	mov	x1, sp
  401fe0:	str	x8, [x20, #720]
  401fe4:	bl	4022bc <ferror@plt+0x59c>
  401fe8:	ldur	w19, [x29, #-4]
  401fec:	mov	w0, w19
  401ff0:	bl	4025b8 <ferror@plt+0x898>
  401ff4:	adrp	x8, 417000 <ferror@plt+0x152e0>
  401ff8:	ldrb	w8, [x8, #704]
  401ffc:	cmp	w8, #0x1
  402000:	b.eq	402098 <ferror@plt+0x378>  // b.none
  402004:	ldr	w8, [x25, #708]
  402008:	cbnz	w8, 4020d0 <ferror@plt+0x3b0>
  40200c:	mov	w0, wzr
  402010:	bl	4018d0 <exit@plt>
  402014:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402018:	add	x1, x1, #0xc57
  40201c:	mov	w2, #0x5                   	// #5
  402020:	mov	x0, xzr
  402024:	bl	401c50 <dcgettext@plt>
  402028:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40202c:	ldr	x1, [x8, #688]
  402030:	adrp	x2, 405000 <ferror@plt+0x32e0>
  402034:	add	x2, x2, #0xc63
  402038:	bl	401ca0 <printf@plt>
  40203c:	mov	w0, wzr
  402040:	bl	4018d0 <exit@plt>
  402044:	bl	402110 <ferror@plt+0x3f0>
  402048:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40204c:	add	x1, x1, #0xcb7
  402050:	mov	w2, #0x5                   	// #5
  402054:	mov	x0, xzr
  402058:	bl	401c50 <dcgettext@plt>
  40205c:	bl	401c00 <warnx@plt>
  402060:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402064:	ldr	x19, [x8, #656]
  402068:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40206c:	add	x1, x1, #0xc90
  402070:	mov	w2, #0x5                   	// #5
  402074:	mov	x0, xzr
  402078:	bl	401c50 <dcgettext@plt>
  40207c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402080:	ldr	x2, [x8, #688]
  402084:	mov	x1, x0
  402088:	mov	x0, x19
  40208c:	bl	401ce0 <fprintf@plt>
  402090:	mov	w0, #0x10                  	// #16
  402094:	bl	4018d0 <exit@plt>
  402098:	ldr	x8, [x23, #712]
  40209c:	cbnz	x8, 4020ac <ferror@plt+0x38c>
  4020a0:	bl	401a50 <getpagesize@plt>
  4020a4:	sxtw	x8, w0
  4020a8:	str	x8, [x23, #712]
  4020ac:	ldr	x8, [x23, #712]
  4020b0:	lsl	x0, x8, #1
  4020b4:	bl	402848 <ferror@plt+0xb28>
  4020b8:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4020bc:	str	x0, [x8, #728]
  4020c0:	mov	w0, w19
  4020c4:	bl	402884 <ferror@plt+0xb64>
  4020c8:	ldr	w8, [x25, #708]
  4020cc:	cbz	w8, 40200c <ferror@plt+0x2ec>
  4020d0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4020d4:	add	x1, x1, #0xcc1
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	mov	x0, xzr
  4020e0:	bl	401c50 <dcgettext@plt>
  4020e4:	ldr	x1, [x20, #720]
  4020e8:	bl	401ca0 <printf@plt>
  4020ec:	mov	w0, wzr
  4020f0:	bl	4018d0 <exit@plt>
  4020f4:	stp	x29, x30, [sp, #-16]!
  4020f8:	adrp	x0, 402000 <ferror@plt+0x2e0>
  4020fc:	add	x0, x0, #0x9cc
  402100:	mov	x29, sp
  402104:	bl	405aa8 <ferror@plt+0x3d88>
  402108:	ldp	x29, x30, [sp], #16
  40210c:	ret
  402110:	stp	x29, x30, [sp, #-32]!
  402114:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402118:	str	x19, [sp, #16]
  40211c:	ldr	x19, [x8, #680]
  402120:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402124:	add	x1, x1, #0xcd5
  402128:	mov	w2, #0x5                   	// #5
  40212c:	mov	x0, xzr
  402130:	mov	x29, sp
  402134:	bl	401c50 <dcgettext@plt>
  402138:	mov	x1, x19
  40213c:	bl	4018c0 <fputs@plt>
  402140:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402144:	add	x1, x1, #0xcde
  402148:	mov	w2, #0x5                   	// #5
  40214c:	mov	x0, xzr
  402150:	bl	401c50 <dcgettext@plt>
  402154:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402158:	ldr	x2, [x8, #688]
  40215c:	mov	x1, x0
  402160:	mov	x0, x19
  402164:	bl	401ce0 <fprintf@plt>
  402168:	mov	w0, #0xa                   	// #10
  40216c:	mov	x1, x19
  402170:	bl	401950 <fputc@plt>
  402174:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402178:	add	x1, x1, #0xcf4
  40217c:	mov	w2, #0x5                   	// #5
  402180:	mov	x0, xzr
  402184:	bl	401c50 <dcgettext@plt>
  402188:	mov	x1, x19
  40218c:	bl	4018c0 <fputs@plt>
  402190:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402194:	add	x1, x1, #0xd23
  402198:	mov	w2, #0x5                   	// #5
  40219c:	mov	x0, xzr
  4021a0:	bl	401c50 <dcgettext@plt>
  4021a4:	mov	x1, x19
  4021a8:	bl	4018c0 <fputs@plt>
  4021ac:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4021b0:	add	x1, x1, #0xd2e
  4021b4:	mov	w2, #0x5                   	// #5
  4021b8:	mov	x0, xzr
  4021bc:	bl	401c50 <dcgettext@plt>
  4021c0:	mov	x1, x19
  4021c4:	bl	4018c0 <fputs@plt>
  4021c8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4021cc:	add	x1, x1, #0xd69
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	mov	x0, xzr
  4021d8:	bl	401c50 <dcgettext@plt>
  4021dc:	mov	x1, x19
  4021e0:	bl	4018c0 <fputs@plt>
  4021e4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4021e8:	add	x1, x1, #0xd94
  4021ec:	mov	w2, #0x5                   	// #5
  4021f0:	mov	x0, xzr
  4021f4:	bl	401c50 <dcgettext@plt>
  4021f8:	mov	x1, x19
  4021fc:	bl	4018c0 <fputs@plt>
  402200:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402204:	add	x1, x1, #0xdcf
  402208:	mov	w2, #0x5                   	// #5
  40220c:	mov	x0, xzr
  402210:	bl	401c50 <dcgettext@plt>
  402214:	mov	x1, x19
  402218:	bl	4018c0 <fputs@plt>
  40221c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402220:	add	x1, x1, #0xe14
  402224:	mov	w2, #0x5                   	// #5
  402228:	mov	x0, xzr
  40222c:	bl	401c50 <dcgettext@plt>
  402230:	mov	x1, x19
  402234:	bl	4018c0 <fputs@plt>
  402238:	mov	w0, #0xa                   	// #10
  40223c:	mov	x1, x19
  402240:	bl	401950 <fputc@plt>
  402244:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402248:	add	x1, x1, #0xe7e
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	bl	401c50 <dcgettext@plt>
  402258:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40225c:	mov	x19, x0
  402260:	add	x1, x1, #0xe9f
  402264:	mov	w2, #0x5                   	// #5
  402268:	mov	x0, xzr
  40226c:	bl	401c50 <dcgettext@plt>
  402270:	mov	x4, x0
  402274:	adrp	x0, 405000 <ferror@plt+0x32e0>
  402278:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40227c:	adrp	x3, 405000 <ferror@plt+0x32e0>
  402280:	add	x0, x0, #0xe61
  402284:	add	x1, x1, #0xe72
  402288:	add	x3, x3, #0xe90
  40228c:	mov	x2, x19
  402290:	bl	401ca0 <printf@plt>
  402294:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402298:	add	x1, x1, #0xeaf
  40229c:	mov	w2, #0x5                   	// #5
  4022a0:	mov	x0, xzr
  4022a4:	bl	401c50 <dcgettext@plt>
  4022a8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4022ac:	add	x1, x1, #0xeca
  4022b0:	bl	401ca0 <printf@plt>
  4022b4:	mov	w0, wzr
  4022b8:	bl	4018d0 <exit@plt>
  4022bc:	sub	sp, sp, #0xd0
  4022c0:	stp	x22, x21, [sp, #176]
  4022c4:	adrp	x22, 417000 <ferror@plt+0x152e0>
  4022c8:	ldr	x8, [x22, #720]
  4022cc:	stp	x20, x19, [sp, #192]
  4022d0:	mov	x19, x1
  4022d4:	mov	x20, x0
  4022d8:	add	x1, sp, #0x10
  4022dc:	mov	x0, x8
  4022e0:	stp	x29, x30, [sp, #144]
  4022e4:	stp	x24, x23, [sp, #160]
  4022e8:	add	x29, sp, #0x90
  4022ec:	bl	405ab8 <ferror@plt+0x3d98>
  4022f0:	tbnz	w0, #31, 4024dc <ferror@plt+0x7bc>
  4022f4:	ldr	x0, [x22, #720]
  4022f8:	mov	w1, wzr
  4022fc:	bl	4019f0 <open@plt>
  402300:	adrp	x23, 417000 <ferror@plt+0x152e0>
  402304:	str	w0, [x23, #736]
  402308:	tbnz	w0, #31, 4024e8 <ferror@plt+0x7c8>
  40230c:	ldr	w8, [sp, #32]
  402310:	and	w8, w8, #0xf000
  402314:	cmp	w8, #0x8, lsl #12
  402318:	b.eq	402338 <ferror@plt+0x618>  // b.none
  40231c:	cmp	w8, #0x6, lsl #12
  402320:	b.ne	4024f4 <ferror@plt+0x7d4>  // b.any
  402324:	add	x1, sp, #0x8
  402328:	bl	403c6c <ferror@plt+0x1f4c>
  40232c:	cbnz	w0, 402568 <ferror@plt+0x848>
  402330:	ldr	x8, [sp, #8]
  402334:	b	40233c <ferror@plt+0x61c>
  402338:	ldr	x8, [sp, #64]
  40233c:	cmp	x8, #0x4b
  402340:	str	x8, [x19]
  402344:	b.ls	4024c4 <ferror@plt+0x7a4>  // b.plast
  402348:	ldr	w0, [x23, #736]
  40234c:	adrp	x21, 417000 <ferror@plt+0x152e0>
  402350:	add	x21, x21, #0x2e4
  402354:	mov	w2, #0x4c                  	// #76
  402358:	mov	x1, x21
  40235c:	bl	401c10 <read@plt>
  402360:	cmp	x0, #0x4c
  402364:	b.ne	4024d0 <ferror@plt+0x7b0>  // b.any
  402368:	adrp	x24, 417000 <ferror@plt+0x152e0>
  40236c:	ldr	w0, [x24, #740]
  402370:	bl	402ab4 <ferror@plt+0xd94>
  402374:	cmn	w0, #0x1
  402378:	b.eq	402384 <ferror@plt+0x664>  // b.none
  40237c:	mov	w8, wzr
  402380:	b	4023d8 <ferror@plt+0x6b8>
  402384:	ldr	x8, [x19]
  402388:	cmp	x8, #0x24c
  40238c:	b.cc	40255c <ferror@plt+0x83c>  // b.lo, b.ul, b.last
  402390:	ldr	w0, [x23, #736]
  402394:	mov	w1, #0x200                 	// #512
  402398:	mov	w2, wzr
  40239c:	bl	401970 <lseek@plt>
  4023a0:	cmn	x0, #0x1
  4023a4:	b.eq	402594 <ferror@plt+0x874>  // b.none
  4023a8:	ldr	w0, [x23, #736]
  4023ac:	adrp	x1, 417000 <ferror@plt+0x152e0>
  4023b0:	add	x1, x1, #0x2e4
  4023b4:	mov	w2, #0x4c                  	// #76
  4023b8:	bl	401c10 <read@plt>
  4023bc:	cmp	x0, #0x4c
  4023c0:	b.ne	4024d0 <ferror@plt+0x7b0>  // b.any
  4023c4:	ldr	w0, [x24, #740]
  4023c8:	bl	402ab4 <ferror@plt+0xd94>
  4023cc:	cmn	w0, #0x1
  4023d0:	b.eq	40255c <ferror@plt+0x83c>  // b.none
  4023d4:	mov	w8, #0x200                 	// #512
  4023d8:	str	w8, [x20]
  4023dc:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4023e0:	ldr	w8, [x8, #708]
  4023e4:	adrp	x23, 417000 <ferror@plt+0x152e0>
  4023e8:	cbz	w8, 402438 <ferror@plt+0x718>
  4023ec:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4023f0:	add	x1, x1, #0xf9d
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	mov	x0, xzr
  4023fc:	bl	401c50 <dcgettext@plt>
  402400:	ldrb	w8, [x23, #816]
  402404:	adrp	x9, 405000 <ferror@plt+0x32e0>
  402408:	adrp	x10, 405000 <ferror@plt+0x32e0>
  40240c:	add	x9, x9, #0xfba
  402410:	add	x10, x10, #0xfb6
  402414:	cmp	w8, #0x0
  402418:	mov	x22, x0
  40241c:	csel	x1, x10, x9, ne  // ne = any
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401c50 <dcgettext@plt>
  40242c:	mov	x1, x0
  402430:	mov	x0, x22
  402434:	bl	401ca0 <printf@plt>
  402438:	ldrb	w0, [x23, #816]
  40243c:	mov	x1, x21
  402440:	bl	403974 <ferror@plt+0x1c54>
  402444:	ldr	w8, [x21, #8]
  402448:	cmp	w8, #0x100
  40244c:	b.cs	402518 <ferror@plt+0x7f8>  // b.hs, b.nlast
  402450:	adrp	x21, 417000 <ferror@plt+0x152e0>
  402454:	ldrsw	x10, [x20]
  402458:	ldr	w9, [x21, #744]
  40245c:	add	x10, x10, #0x4c
  402460:	cmp	x10, x9
  402464:	b.hi	402538 <ferror@plt+0x818>  // b.pmore
  402468:	tbnz	w8, #0, 402478 <ferror@plt+0x758>
  40246c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402470:	add	x1, x1, #0x48
  402474:	b	40249c <ferror@plt+0x77c>
  402478:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40247c:	ldr	w8, [x8, #784]
  402480:	cbz	w8, 402574 <ferror@plt+0x854>
  402484:	ldr	x8, [x19]
  402488:	cmp	x8, x9
  40248c:	b.cc	4024c4 <ferror@plt+0x7a4>  // b.lo, b.ul, b.last
  402490:	b.ls	4024ac <ferror@plt+0x78c>  // b.plast
  402494:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402498:	add	x1, x1, #0x10
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	mov	x0, xzr
  4024a4:	bl	401c50 <dcgettext@plt>
  4024a8:	bl	401c00 <warnx@plt>
  4024ac:	ldp	x20, x19, [sp, #192]
  4024b0:	ldp	x22, x21, [sp, #176]
  4024b4:	ldp	x24, x23, [sp, #160]
  4024b8:	ldp	x29, x30, [sp, #144]
  4024bc:	add	sp, sp, #0xd0
  4024c0:	ret
  4024c4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024c8:	add	x1, x1, #0xf4b
  4024cc:	b	40257c <ferror@plt+0x85c>
  4024d0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024d4:	add	x1, x1, #0xf61
  4024d8:	b	40259c <ferror@plt+0x87c>
  4024dc:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024e0:	add	x1, x1, #0xed9
  4024e4:	b	40259c <ferror@plt+0x87c>
  4024e8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024ec:	add	x1, x1, #0xeeb
  4024f0:	b	40259c <ferror@plt+0x87c>
  4024f4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024f8:	add	x1, x1, #0xf2c
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, xzr
  402504:	bl	401c50 <dcgettext@plt>
  402508:	ldr	x2, [x22, #720]
  40250c:	mov	x1, x0
  402510:	mov	w0, #0x8                   	// #8
  402514:	bl	401c70 <errx@plt>
  402518:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40251c:	add	x1, x1, #0xfc1
  402520:	mov	w2, #0x5                   	// #5
  402524:	mov	x0, xzr
  402528:	bl	401c50 <dcgettext@plt>
  40252c:	mov	x1, x0
  402530:	mov	w0, #0x8                   	// #8
  402534:	bl	401c70 <errx@plt>
  402538:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40253c:	add	x1, x1, #0xfe1
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	401c50 <dcgettext@plt>
  40254c:	ldr	w2, [x21, #744]
  402550:	mov	x1, x0
  402554:	mov	w0, #0x4                   	// #4
  402558:	bl	401c70 <errx@plt>
  40255c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402560:	add	x1, x1, #0xf82
  402564:	b	40257c <ferror@plt+0x85c>
  402568:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40256c:	add	x1, x1, #0xefa
  402570:	b	40259c <ferror@plt+0x87c>
  402574:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402578:	add	x1, x1, #0x0
  40257c:	mov	w2, #0x5                   	// #5
  402580:	mov	x0, xzr
  402584:	bl	401c50 <dcgettext@plt>
  402588:	mov	x1, x0
  40258c:	mov	w0, #0x4                   	// #4
  402590:	bl	401c70 <errx@plt>
  402594:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402598:	add	x1, x1, #0xf70
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	bl	401c50 <dcgettext@plt>
  4025a8:	ldr	x2, [x22, #720]
  4025ac:	mov	x1, x0
  4025b0:	mov	w0, #0x8                   	// #8
  4025b4:	bl	401cf0 <err@plt>
  4025b8:	stp	x29, x30, [sp, #-80]!
  4025bc:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4025c0:	ldrb	w8, [x8, #748]
  4025c4:	stp	x26, x25, [sp, #16]
  4025c8:	stp	x24, x23, [sp, #32]
  4025cc:	stp	x22, x21, [sp, #48]
  4025d0:	stp	x20, x19, [sp, #64]
  4025d4:	mov	x29, sp
  4025d8:	tbnz	w8, #0, 4025f8 <ferror@plt+0x8d8>
  4025dc:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4025e0:	add	x1, x1, #0x34
  4025e4:	mov	w2, #0x5                   	// #5
  4025e8:	mov	x0, xzr
  4025ec:	bl	401c50 <dcgettext@plt>
  4025f0:	bl	401c00 <warnx@plt>
  4025f4:	b	4027d8 <ferror@plt+0xab8>
  4025f8:	mov	w19, w0
  4025fc:	mov	x0, xzr
  402600:	mov	x1, xzr
  402604:	mov	w2, wzr
  402608:	bl	401960 <crc32@plt>
  40260c:	adrp	x23, 417000 <ferror@plt+0x152e0>
  402610:	adrp	x24, 417000 <ferror@plt+0x152e0>
  402614:	ldr	w1, [x23, #744]
  402618:	ldr	w4, [x24, #736]
  40261c:	mov	x20, x0
  402620:	mov	w2, #0x3                   	// #3
  402624:	mov	w3, #0x2                   	// #2
  402628:	mov	x0, xzr
  40262c:	mov	x5, xzr
  402630:	bl	401b30 <mmap@plt>
  402634:	mov	x21, x0
  402638:	cmn	x0, #0x1
  40263c:	b.ne	4026a0 <ferror@plt+0x980>  // b.any
  402640:	ldr	w1, [x23, #744]
  402644:	mov	w2, #0x3                   	// #3
  402648:	mov	w3, #0x22                  	// #34
  40264c:	mov	w4, #0xffffffff            	// #-1
  402650:	mov	x0, xzr
  402654:	mov	x5, xzr
  402658:	bl	401b30 <mmap@plt>
  40265c:	mov	x21, x0
  402660:	cmn	x0, #0x1
  402664:	b.eq	4026a0 <ferror@plt+0x980>  // b.none
  402668:	ldr	w0, [x24, #736]
  40266c:	mov	x1, xzr
  402670:	mov	w2, wzr
  402674:	bl	401970 <lseek@plt>
  402678:	cmn	x0, #0x1
  40267c:	b.eq	402810 <ferror@plt+0xaf0>  // b.none
  402680:	ldr	w0, [x24, #736]
  402684:	ldr	w2, [x23, #744]
  402688:	mov	x1, x21
  40268c:	bl	401c10 <read@plt>
  402690:	tbnz	x0, #63, 402788 <ferror@plt+0xa68>
  402694:	ldr	w8, [x23, #744]
  402698:	cmp	x0, x8
  40269c:	b.ne	40281c <ferror@plt+0xafc>  // b.any
  4026a0:	cmn	x21, #0x1
  4026a4:	b.eq	4026e4 <ferror@plt+0x9c4>  // b.none
  4026a8:	mov	x0, xzr
  4026ac:	mov	x1, xzr
  4026b0:	mov	w2, wzr
  4026b4:	bl	401960 <crc32@plt>
  4026b8:	add	x1, x21, w19, sxtw
  4026bc:	str	w0, [x1, #32]
  4026c0:	ldr	w8, [x23, #744]
  4026c4:	and	x0, x20, #0xffffffff
  4026c8:	sub	w2, w8, w19
  4026cc:	bl	401960 <crc32@plt>
  4026d0:	ldr	w1, [x23, #744]
  4026d4:	mov	x20, x0
  4026d8:	mov	x0, x21
  4026dc:	bl	401bd0 <munmap@plt>
  4026e0:	b	4027c8 <ferror@plt+0xaa8>
  4026e4:	mov	w0, #0x1000                	// #4096
  4026e8:	bl	402848 <ferror@plt+0xb28>
  4026ec:	mov	x21, x0
  4026f0:	ldr	w0, [x24, #736]
  4026f4:	sxtw	x1, w19
  4026f8:	mov	w2, wzr
  4026fc:	bl	401970 <lseek@plt>
  402700:	cmn	x0, #0x1
  402704:	b.eq	402810 <ferror@plt+0xaf0>  // b.none
  402708:	ldr	w0, [x24, #736]
  40270c:	mov	w2, #0x1000                	// #4096
  402710:	mov	x1, x21
  402714:	bl	401c10 <read@plt>
  402718:	mov	x22, x0
  40271c:	tbnz	w22, #31, 402788 <ferror@plt+0xa68>
  402720:	mov	x25, xzr
  402724:	cbz	w22, 4027c0 <ferror@plt+0xaa0>
  402728:	cbnz	x25, 402740 <ferror@plt+0xa20>
  40272c:	mov	x0, xzr
  402730:	mov	x1, xzr
  402734:	mov	w2, wzr
  402738:	bl	401960 <crc32@plt>
  40273c:	str	w0, [x21, #32]
  402740:	ldr	w8, [x23, #744]
  402744:	add	x26, x25, w22, sxtw
  402748:	and	x0, x20, #0xffffffff
  40274c:	sub	w8, w8, w19
  402750:	cmp	x26, x8
  402754:	b.hi	4027b0 <ferror@plt+0xa90>  // b.pmore
  402758:	mov	x1, x21
  40275c:	mov	w2, w22
  402760:	bl	401960 <crc32@plt>
  402764:	ldr	w8, [x24, #736]
  402768:	mov	x20, x0
  40276c:	mov	w2, #0x1000                	// #4096
  402770:	mov	x1, x21
  402774:	mov	w0, w8
  402778:	bl	401c10 <read@plt>
  40277c:	mov	x22, x0
  402780:	mov	x25, x26
  402784:	tbz	w22, #31, 402724 <ferror@plt+0xa04>
  402788:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40278c:	add	x1, x1, #0xf61
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401c50 <dcgettext@plt>
  40279c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4027a0:	ldr	x2, [x8, #720]
  4027a4:	mov	x1, x0
  4027a8:	mov	w0, #0x8                   	// #8
  4027ac:	bl	401cf0 <err@plt>
  4027b0:	sub	w2, w8, w25
  4027b4:	mov	x1, x21
  4027b8:	bl	401960 <crc32@plt>
  4027bc:	mov	x20, x0
  4027c0:	mov	x0, x21
  4027c4:	bl	401b60 <free@plt>
  4027c8:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4027cc:	ldr	w8, [x8, #772]
  4027d0:	cmp	w8, w20
  4027d4:	b.ne	4027f0 <ferror@plt+0xad0>  // b.any
  4027d8:	ldp	x20, x19, [sp, #64]
  4027dc:	ldp	x22, x21, [sp, #48]
  4027e0:	ldp	x24, x23, [sp, #32]
  4027e4:	ldp	x26, x25, [sp, #16]
  4027e8:	ldp	x29, x30, [sp], #80
  4027ec:	ret
  4027f0:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4027f4:	add	x1, x1, #0x7f
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, xzr
  402800:	bl	401c50 <dcgettext@plt>
  402804:	mov	x1, x0
  402808:	mov	w0, #0x4                   	// #4
  40280c:	bl	401c70 <errx@plt>
  402810:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402814:	add	x1, x1, #0xf70
  402818:	b	402790 <ferror@plt+0xa70>
  40281c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402820:	add	x1, x1, #0x5a
  402824:	mov	w2, #0x5                   	// #5
  402828:	mov	x0, xzr
  40282c:	bl	401c50 <dcgettext@plt>
  402830:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402834:	ldr	w2, [x23, #744]
  402838:	ldr	x3, [x8, #720]
  40283c:	mov	x1, x0
  402840:	mov	w0, #0x8                   	// #8
  402844:	bl	401c70 <errx@plt>
  402848:	stp	x29, x30, [sp, #-32]!
  40284c:	str	x19, [sp, #16]
  402850:	mov	x29, sp
  402854:	mov	x19, x0
  402858:	bl	4019c0 <malloc@plt>
  40285c:	cbz	x19, 402864 <ferror@plt+0xb44>
  402860:	cbz	x0, 402870 <ferror@plt+0xb50>
  402864:	ldr	x19, [sp, #16]
  402868:	ldp	x29, x30, [sp], #32
  40286c:	ret
  402870:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402874:	add	x1, x1, #0x89
  402878:	mov	w0, #0x8                   	// #8
  40287c:	mov	x2, x19
  402880:	bl	401cf0 <err@plt>
  402884:	stp	x29, x30, [sp, #-48]!
  402888:	str	x21, [sp, #16]
  40288c:	stp	x20, x19, [sp, #32]
  402890:	mov	x29, sp
  402894:	mov	w20, w0
  402898:	bl	402b18 <ferror@plt+0xdf8>
  40289c:	mov	x19, x0
  4028a0:	mov	w0, wzr
  4028a4:	bl	401c80 <umask@plt>
  4028a8:	bl	401910 <geteuid@plt>
  4028ac:	adrp	x21, 417000 <ferror@plt+0x152e0>
  4028b0:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4028b4:	add	x21, x21, #0x338
  4028b8:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4028bc:	str	w0, [x8, #820]
  4028c0:	add	x1, x1, #0xa3
  4028c4:	mov	w2, #0x70                  	// #112
  4028c8:	mov	x0, x21
  4028cc:	str	xzr, [x21]
  4028d0:	str	wzr, [x21, #8]
  4028d4:	bl	401bc0 <inflateInit_@plt>
  4028d8:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4028dc:	ldr	x0, [x8, #616]
  4028e0:	mov	x1, x19
  4028e4:	bl	402bb4 <ferror@plt+0xe94>
  4028e8:	mov	x0, x21
  4028ec:	bl	401ac0 <inflateEnd@plt>
  4028f0:	adrp	x21, 417000 <ferror@plt+0x152e0>
  4028f4:	ldr	x8, [x21, #624]
  4028f8:	cmn	x8, #0x1
  4028fc:	b.eq	402920 <ferror@plt+0xc00>  // b.none
  402900:	sxtw	x9, w20
  402904:	add	x20, x9, #0x4c
  402908:	cmp	x8, x20
  40290c:	b.cc	40295c <ferror@plt+0xc3c>  // b.lo, b.ul, b.last
  402910:	adrp	x20, 417000 <ferror@plt+0x152e0>
  402914:	ldr	x9, [x20, #936]
  402918:	cmp	x9, x8
  40291c:	b.ne	402984 <ferror@plt+0xc64>  // b.any
  402920:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402924:	ldrb	w8, [x8, #748]
  402928:	tbz	w8, #0, 402944 <ferror@plt+0xc24>
  40292c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402930:	adrp	x9, 417000 <ferror@plt+0x152e0>
  402934:	ldr	x8, [x8, #944]
  402938:	ldr	w9, [x9, #744]
  40293c:	cmp	x8, x9
  402940:	b.hi	4029ac <ferror@plt+0xc8c>  // b.pmore
  402944:	mov	x0, x19
  402948:	bl	402c0c <ferror@plt+0xeec>
  40294c:	ldp	x20, x19, [sp, #32]
  402950:	ldr	x21, [sp, #16]
  402954:	ldp	x29, x30, [sp], #48
  402958:	ret
  40295c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402960:	add	x1, x1, #0xaa
  402964:	mov	w2, #0x5                   	// #5
  402968:	mov	x0, xzr
  40296c:	bl	401c50 <dcgettext@plt>
  402970:	ldr	x2, [x21, #624]
  402974:	mov	x1, x0
  402978:	mov	w0, #0x4                   	// #4
  40297c:	mov	x3, x20
  402980:	bl	401c70 <errx@plt>
  402984:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402988:	add	x1, x1, #0xf1
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, xzr
  402994:	bl	401c50 <dcgettext@plt>
  402998:	ldr	x2, [x20, #936]
  40299c:	ldr	x3, [x21, #624]
  4029a0:	mov	x1, x0
  4029a4:	mov	w0, #0x4                   	// #4
  4029a8:	bl	401c70 <errx@plt>
  4029ac:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4029b0:	add	x1, x1, #0x123
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	mov	x0, xzr
  4029bc:	bl	401c50 <dcgettext@plt>
  4029c0:	mov	x1, x0
  4029c4:	mov	w0, #0x4                   	// #4
  4029c8:	bl	401c70 <errx@plt>
  4029cc:	stp	x29, x30, [sp, #-32]!
  4029d0:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4029d4:	ldr	x0, [x8, #680]
  4029d8:	str	x19, [sp, #16]
  4029dc:	mov	x29, sp
  4029e0:	bl	402a48 <ferror@plt+0xd28>
  4029e4:	cbz	w0, 4029f8 <ferror@plt+0xcd8>
  4029e8:	bl	401cb0 <__errno_location@plt>
  4029ec:	ldr	w8, [x0]
  4029f0:	cmp	w8, #0x20
  4029f4:	b.ne	402a14 <ferror@plt+0xcf4>  // b.any
  4029f8:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4029fc:	ldr	x0, [x8, #656]
  402a00:	bl	402a48 <ferror@plt+0xd28>
  402a04:	cbnz	w0, 402a34 <ferror@plt+0xd14>
  402a08:	ldr	x19, [sp, #16]
  402a0c:	ldp	x29, x30, [sp], #32
  402a10:	ret
  402a14:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402a18:	add	x1, x1, #0xcc9
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	mov	w19, w8
  402a28:	bl	401c50 <dcgettext@plt>
  402a2c:	cbnz	w19, 402a3c <ferror@plt+0xd1c>
  402a30:	bl	401c00 <warnx@plt>
  402a34:	mov	w0, #0x1                   	// #1
  402a38:	bl	401890 <_exit@plt>
  402a3c:	bl	401b10 <warn@plt>
  402a40:	mov	w0, #0x1                   	// #1
  402a44:	bl	401890 <_exit@plt>
  402a48:	stp	x29, x30, [sp, #-32]!
  402a4c:	stp	x20, x19, [sp, #16]
  402a50:	mov	x29, sp
  402a54:	mov	x20, x0
  402a58:	bl	401cb0 <__errno_location@plt>
  402a5c:	mov	x19, x0
  402a60:	str	wzr, [x0]
  402a64:	mov	x0, x20
  402a68:	bl	401d20 <ferror@plt>
  402a6c:	cbnz	w0, 402a7c <ferror@plt+0xd5c>
  402a70:	mov	x0, x20
  402a74:	bl	401be0 <fflush@plt>
  402a78:	cbz	w0, 402a94 <ferror@plt+0xd74>
  402a7c:	ldr	w8, [x19]
  402a80:	cmp	w8, #0x9
  402a84:	csetm	w0, ne  // ne = any
  402a88:	ldp	x20, x19, [sp, #16]
  402a8c:	ldp	x29, x30, [sp], #32
  402a90:	ret
  402a94:	mov	x0, x20
  402a98:	bl	4019a0 <fileno@plt>
  402a9c:	tbnz	w0, #31, 402a7c <ferror@plt+0xd5c>
  402aa0:	bl	4018e0 <dup@plt>
  402aa4:	tbnz	w0, #31, 402a7c <ferror@plt+0xd5c>
  402aa8:	bl	401a70 <close@plt>
  402aac:	cbnz	w0, 402a7c <ferror@plt+0xd5c>
  402ab0:	b	402a88 <ferror@plt+0xd68>
  402ab4:	stp	x29, x30, [sp, #-32]!
  402ab8:	mov	w8, #0x3d45                	// #15685
  402abc:	movk	w8, #0x28cd, lsl #16
  402ac0:	cmp	w0, w8
  402ac4:	stp	x20, x19, [sp, #16]
  402ac8:	mov	x29, sp
  402acc:	b.ne	402ad8 <ferror@plt+0xdb8>  // b.any
  402ad0:	mov	w20, wzr
  402ad4:	b	402af8 <ferror@plt+0xdd8>
  402ad8:	mov	w1, #0x3d45                	// #15685
  402adc:	mov	w19, w0
  402ae0:	mov	w0, #0x1                   	// #1
  402ae4:	movk	w1, #0x28cd, lsl #16
  402ae8:	mov	w20, #0x1                   	// #1
  402aec:	bl	403948 <ferror@plt+0x1c28>
  402af0:	cmp	w0, w19
  402af4:	b.ne	402b08 <ferror@plt+0xde8>  // b.any
  402af8:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402afc:	mov	w0, wzr
  402b00:	strb	w20, [x8, #816]
  402b04:	b	402b0c <ferror@plt+0xdec>
  402b08:	mov	w0, #0xffffffff            	// #-1
  402b0c:	ldp	x20, x19, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	stp	x29, x30, [sp, #-32]!
  402b1c:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402b20:	add	x0, x0, #0x324
  402b24:	str	x19, [sp, #16]
  402b28:	mov	x29, sp
  402b2c:	bl	402c20 <ferror@plt+0xf00>
  402b30:	ldr	x8, [x0]
  402b34:	and	x8, x8, #0xf000
  402b38:	eor	x8, x8, #0x4000
  402b3c:	cbnz	x8, 402b70 <ferror@plt+0xe50>
  402b40:	ldr	w8, [x0, #8]
  402b44:	lsr	x8, x8, #4
  402b48:	and	x19, x8, #0xffffffc
  402b4c:	orr	x8, x19, #0x200
  402b50:	cmp	x8, #0x24c
  402b54:	b.eq	402b64 <ferror@plt+0xe44>  // b.none
  402b58:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402b5c:	ldr	w8, [x8, #748]
  402b60:	tbz	w8, #10, 402b90 <ferror@plt+0xe70>
  402b64:	ldr	x19, [sp, #16]
  402b68:	ldp	x29, x30, [sp], #32
  402b6c:	ret
  402b70:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402b74:	add	x1, x1, #0x13c
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	mov	x0, xzr
  402b80:	bl	401c50 <dcgettext@plt>
  402b84:	mov	x1, x0
  402b88:	mov	w0, #0x4                   	// #4
  402b8c:	bl	401c70 <errx@plt>
  402b90:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402b94:	add	x1, x1, #0x158
  402b98:	mov	w2, #0x5                   	// #5
  402b9c:	mov	x0, xzr
  402ba0:	bl	401c50 <dcgettext@plt>
  402ba4:	mov	x1, x0
  402ba8:	mov	w0, #0x4                   	// #4
  402bac:	mov	x2, x19
  402bb0:	bl	401c70 <errx@plt>
  402bb4:	stp	x29, x30, [sp, #-16]!
  402bb8:	ldr	w8, [x1]
  402bbc:	mov	x29, sp
  402bc0:	and	w8, w8, #0xf000
  402bc4:	cmp	w8, #0xa, lsl #12
  402bc8:	b.eq	402be8 <ferror@plt+0xec8>  // b.none
  402bcc:	cmp	w8, #0x8, lsl #12
  402bd0:	b.eq	402bf4 <ferror@plt+0xed4>  // b.none
  402bd4:	cmp	w8, #0x4, lsl #12
  402bd8:	b.ne	402c00 <ferror@plt+0xee0>  // b.any
  402bdc:	bl	402c64 <ferror@plt+0xf44>
  402be0:	ldp	x29, x30, [sp], #16
  402be4:	ret
  402be8:	bl	402fe8 <ferror@plt+0x12c8>
  402bec:	ldp	x29, x30, [sp], #16
  402bf0:	ret
  402bf4:	bl	402e98 <ferror@plt+0x1178>
  402bf8:	ldp	x29, x30, [sp], #16
  402bfc:	ret
  402c00:	bl	4031bc <ferror@plt+0x149c>
  402c04:	ldp	x29, x30, [sp], #16
  402c08:	ret
  402c0c:	stp	x29, x30, [sp, #-16]!
  402c10:	mov	x29, sp
  402c14:	bl	401b60 <free@plt>
  402c18:	ldp	x29, x30, [sp], #16
  402c1c:	ret
  402c20:	stp	x29, x30, [sp, #-32]!
  402c24:	stp	x20, x19, [sp, #16]
  402c28:	mov	x19, x0
  402c2c:	mov	w0, #0xc                   	// #12
  402c30:	mov	x29, sp
  402c34:	bl	402848 <ferror@plt+0xb28>
  402c38:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402c3c:	ldrb	w8, [x8, #816]
  402c40:	mov	x20, x0
  402c44:	mov	x1, x19
  402c48:	mov	x2, x20
  402c4c:	mov	w0, w8
  402c50:	bl	403a10 <ferror@plt+0x1cf0>
  402c54:	mov	x0, x20
  402c58:	ldp	x20, x19, [sp, #16]
  402c5c:	ldp	x29, x30, [sp], #32
  402c60:	ret
  402c64:	stp	x29, x30, [sp, #-96]!
  402c68:	stp	x28, x27, [sp, #16]
  402c6c:	stp	x26, x25, [sp, #32]
  402c70:	stp	x24, x23, [sp, #48]
  402c74:	stp	x22, x21, [sp, #64]
  402c78:	stp	x20, x19, [sp, #80]
  402c7c:	mov	x29, sp
  402c80:	mov	x23, x1
  402c84:	mov	x21, x0
  402c88:	bl	4018b0 <strlen@plt>
  402c8c:	ldp	w9, w8, [x23, #4]
  402c90:	lsl	x24, x0, #32
  402c94:	mov	x10, #0x10000000000         	// #1099511627776
  402c98:	add	x10, x24, x10
  402c9c:	mov	x22, x0
  402ca0:	lsr	x8, x8, #4
  402ca4:	asr	x0, x10, #32
  402ca8:	and	w25, w9, #0xffffff
  402cac:	and	x20, x8, #0xffffffc
  402cb0:	bl	402848 <ferror@plt+0xb28>
  402cb4:	mov	x19, x0
  402cb8:	cbnz	x20, 402cc0 <ferror@plt+0xfa0>
  402cbc:	cbnz	w25, 402e50 <ferror@plt+0x1130>
  402cc0:	adrp	x26, 417000 <ferror@plt+0x152e0>
  402cc4:	cbz	x20, 402cd8 <ferror@plt+0xfb8>
  402cc8:	ldr	x8, [x26, #632]
  402ccc:	cmp	x20, x8
  402cd0:	b.cs	402cd8 <ferror@plt+0xfb8>  // b.hs, b.nlast
  402cd4:	str	x20, [x26, #632]
  402cd8:	asr	x24, x24, #32
  402cdc:	mov	x0, x19
  402ce0:	mov	x1, x21
  402ce4:	mov	x2, x24
  402ce8:	bl	401880 <memcpy@plt>
  402cec:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402cf0:	ldr	w8, [x8, #708]
  402cf4:	mov	w9, #0x2f                  	// #47
  402cf8:	strb	w9, [x19, x24]
  402cfc:	cbz	w8, 402d10 <ferror@plt+0xff0>
  402d00:	mov	w0, #0x64                  	// #100
  402d04:	mov	x1, x23
  402d08:	mov	x2, x21
  402d0c:	bl	403328 <ferror@plt+0x1608>
  402d10:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402d14:	ldr	x8, [x8, #616]
  402d18:	ldrb	w8, [x8]
  402d1c:	cbz	w8, 402d3c <ferror@plt+0x101c>
  402d20:	ldrh	w1, [x23]
  402d24:	mov	x0, x21
  402d28:	bl	401cd0 <mkdir@plt>
  402d2c:	tbnz	w0, #31, 402e74 <ferror@plt+0x1154>
  402d30:	mov	x0, x21
  402d34:	mov	x1, x23
  402d38:	bl	40340c <ferror@plt+0x16ec>
  402d3c:	cbz	w25, 402df4 <ferror@plt+0x10d4>
  402d40:	sxtw	x8, w22
  402d44:	add	x24, x8, #0x1
  402d48:	add	x21, x19, w24, sxtw
  402d4c:	adrp	x27, 417000 <ferror@plt+0x152e0>
  402d50:	b	402d64 <ferror@plt+0x1044>
  402d54:	mov	x0, x22
  402d58:	bl	402c0c <ferror@plt+0xeec>
  402d5c:	cmp	w25, #0x0
  402d60:	b.le	402df4 <ferror@plt+0x10d4>
  402d64:	mov	w0, w20
  402d68:	bl	4034e8 <ferror@plt+0x17c8>
  402d6c:	ldr	x8, [x0]
  402d70:	ldr	w9, [x0, #8]
  402d74:	add	x20, x20, #0xc
  402d78:	mov	x22, x0
  402d7c:	mov	x0, x20
  402d80:	extr	x8, x9, x8, #62
  402d84:	and	x23, x8, #0xfc
  402d88:	bl	403504 <ferror@plt+0x17e4>
  402d8c:	mov	x1, x0
  402d90:	mov	x0, x21
  402d94:	mov	x2, x23
  402d98:	bl	401880 <memcpy@plt>
  402d9c:	add	x28, x23, x24
  402da0:	strb	wzr, [x19, x28]
  402da4:	cbz	w23, 402e18 <ferror@plt+0x10f8>
  402da8:	mov	x0, x19
  402dac:	bl	4018b0 <strlen@plt>
  402db0:	sub	x8, x28, x0
  402db4:	cmp	x8, #0x4
  402db8:	b.cs	402e24 <ferror@plt+0x1104>  // b.hs, b.nlast
  402dbc:	mov	x0, x19
  402dc0:	mov	x1, x22
  402dc4:	bl	402bb4 <ferror@plt+0xe94>
  402dc8:	ldr	x8, [x26, #632]
  402dcc:	add	x20, x20, x23
  402dd0:	cmp	x20, x8
  402dd4:	b.ls	402e30 <ferror@plt+0x1110>  // b.plast
  402dd8:	ldr	x8, [x27, #936]
  402ddc:	sub	w9, w25, w23
  402de0:	sub	w25, w9, #0xc
  402de4:	cmp	x20, x8
  402de8:	b.ls	402d54 <ferror@plt+0x1034>  // b.plast
  402dec:	str	x20, [x27, #936]
  402df0:	b	402d54 <ferror@plt+0x1034>
  402df4:	mov	x0, x19
  402df8:	bl	401b60 <free@plt>
  402dfc:	ldp	x20, x19, [sp, #80]
  402e00:	ldp	x22, x21, [sp, #64]
  402e04:	ldp	x24, x23, [sp, #48]
  402e08:	ldp	x26, x25, [sp, #32]
  402e0c:	ldp	x28, x27, [sp, #16]
  402e10:	ldp	x29, x30, [sp], #96
  402e14:	ret
  402e18:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402e1c:	add	x1, x1, #0x1b5
  402e20:	b	402e38 <ferror@plt+0x1118>
  402e24:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402e28:	add	x1, x1, #0x1cd
  402e2c:	b	402e38 <ferror@plt+0x1118>
  402e30:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402e34:	add	x1, x1, #0x1e1
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	mov	x0, xzr
  402e40:	bl	401c50 <dcgettext@plt>
  402e44:	mov	x1, x0
  402e48:	mov	w0, #0x4                   	// #4
  402e4c:	bl	401c70 <errx@plt>
  402e50:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402e54:	add	x1, x1, #0x16e
  402e58:	mov	w2, #0x5                   	// #5
  402e5c:	mov	x0, xzr
  402e60:	bl	401c50 <dcgettext@plt>
  402e64:	mov	x1, x0
  402e68:	mov	w0, #0x4                   	// #4
  402e6c:	mov	x2, x21
  402e70:	bl	401c70 <errx@plt>
  402e74:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402e78:	add	x1, x1, #0x1a4
  402e7c:	mov	w2, #0x5                   	// #5
  402e80:	mov	x0, xzr
  402e84:	bl	401c50 <dcgettext@plt>
  402e88:	mov	x1, x0
  402e8c:	mov	w0, #0x8                   	// #8
  402e90:	mov	x2, x21
  402e94:	bl	401cf0 <err@plt>
  402e98:	stp	x29, x30, [sp, #-64]!
  402e9c:	stp	x22, x21, [sp, #32]
  402ea0:	stp	x20, x19, [sp, #48]
  402ea4:	ldr	w8, [x1, #8]
  402ea8:	ldr	x9, [x1]
  402eac:	mov	x20, x1
  402eb0:	mov	x19, x0
  402eb4:	lsr	x10, x8, #4
  402eb8:	ands	x8, x9, #0xffffff00000000
  402ebc:	and	x21, x10, #0xffffffc
  402ec0:	str	x23, [sp, #16]
  402ec4:	mov	x29, sp
  402ec8:	b.eq	402ed0 <ferror@plt+0x11b0>  // b.none
  402ecc:	cbz	x21, 402f98 <ferror@plt+0x1278>
  402ed0:	cbnz	x8, 402ed8 <ferror@plt+0x11b8>
  402ed4:	cbnz	x21, 402fa4 <ferror@plt+0x1284>
  402ed8:	cbz	x21, 402ef0 <ferror@plt+0x11d0>
  402edc:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402ee0:	ldr	x9, [x8, #624]
  402ee4:	cmp	x21, x9
  402ee8:	b.cs	402ef0 <ferror@plt+0x11d0>  // b.hs, b.nlast
  402eec:	str	x21, [x8, #624]
  402ef0:	adrp	x8, 417000 <ferror@plt+0x152e0>
  402ef4:	ldr	w8, [x8, #708]
  402ef8:	cbz	w8, 402f0c <ferror@plt+0x11ec>
  402efc:	mov	w0, #0x66                  	// #102
  402f00:	mov	x1, x20
  402f04:	mov	x2, x19
  402f08:	bl	403328 <ferror@plt+0x1608>
  402f0c:	adrp	x23, 417000 <ferror@plt+0x152e0>
  402f10:	ldr	x8, [x23, #616]
  402f14:	ldrb	w8, [x8]
  402f18:	cbz	w8, 402f40 <ferror@plt+0x1220>
  402f1c:	ldrh	w2, [x20]
  402f20:	mov	w1, #0x241                 	// #577
  402f24:	mov	x0, x19
  402f28:	bl	4019f0 <open@plt>
  402f2c:	mov	w22, w0
  402f30:	tbz	w0, #31, 402f44 <ferror@plt+0x1224>
  402f34:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402f38:	add	x1, x1, #0xeeb
  402f3c:	b	402fcc <ferror@plt+0x12ac>
  402f40:	mov	w22, wzr
  402f44:	ldr	w8, [x20, #4]
  402f48:	ands	w3, w8, #0xffffff
  402f4c:	b.eq	402f60 <ferror@plt+0x1240>  // b.none
  402f50:	mov	x0, x19
  402f54:	mov	w1, w22
  402f58:	mov	x2, x21
  402f5c:	bl	4035b4 <ferror@plt+0x1894>
  402f60:	ldr	x8, [x23, #616]
  402f64:	ldrb	w8, [x8]
  402f68:	cbz	w8, 402f84 <ferror@plt+0x1264>
  402f6c:	mov	w0, w22
  402f70:	bl	4037b8 <ferror@plt+0x1a98>
  402f74:	cbnz	w0, 402fc4 <ferror@plt+0x12a4>
  402f78:	mov	x0, x19
  402f7c:	mov	x1, x20
  402f80:	bl	40340c <ferror@plt+0x16ec>
  402f84:	ldp	x20, x19, [sp, #48]
  402f88:	ldp	x22, x21, [sp, #32]
  402f8c:	ldr	x23, [sp, #16]
  402f90:	ldp	x29, x30, [sp], #64
  402f94:	ret
  402f98:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402f9c:	add	x1, x1, #0x25a
  402fa0:	b	402fac <ferror@plt+0x128c>
  402fa4:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402fa8:	add	x1, x1, #0x287
  402fac:	mov	w2, #0x5                   	// #5
  402fb0:	mov	x0, xzr
  402fb4:	bl	401c50 <dcgettext@plt>
  402fb8:	mov	x1, x0
  402fbc:	mov	w0, #0x4                   	// #4
  402fc0:	bl	401c70 <errx@plt>
  402fc4:	adrp	x1, 406000 <ferror@plt+0x42e0>
  402fc8:	add	x1, x1, #0x2b4
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	mov	x0, xzr
  402fd4:	bl	401c50 <dcgettext@plt>
  402fd8:	mov	x1, x0
  402fdc:	mov	w0, #0x8                   	// #8
  402fe0:	mov	x2, x19
  402fe4:	bl	401cf0 <err@plt>
  402fe8:	stp	x29, x30, [sp, #-80]!
  402fec:	stp	x24, x23, [sp, #32]
  402ff0:	stp	x22, x21, [sp, #48]
  402ff4:	stp	x20, x19, [sp, #64]
  402ff8:	ldr	w8, [x1, #8]
  402ffc:	adrp	x9, 417000 <ferror@plt+0x152e0>
  403000:	ldrb	w21, [x9, #816]
  403004:	mov	x19, x0
  403008:	lsr	x8, x8, #4
  40300c:	and	x23, x8, #0xffffffc
  403010:	mov	x0, x23
  403014:	str	x25, [sp, #16]
  403018:	mov	x29, sp
  40301c:	mov	x20, x1
  403020:	bl	403504 <ferror@plt+0x17e4>
  403024:	ldr	w1, [x0]
  403028:	mov	w0, w21
  40302c:	bl	403948 <ferror@plt+0x1c28>
  403030:	cbz	x23, 403148 <ferror@plt+0x1428>
  403034:	ldr	x8, [x20]
  403038:	tst	x8, #0xffffff00000000
  40303c:	b.eq	403154 <ferror@plt+0x1434>  // b.none
  403040:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403044:	ldr	x9, [x8, #624]
  403048:	add	x21, x23, #0x4
  40304c:	mov	w22, w0
  403050:	cmp	x23, x9
  403054:	b.cs	40305c <ferror@plt+0x133c>  // b.hs, b.nlast
  403058:	str	x23, [x8, #624]
  40305c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403060:	ldr	x9, [x8, #944]
  403064:	cmp	x9, x22
  403068:	b.cs	403070 <ferror@plt+0x1350>  // b.hs, b.nlast
  40306c:	str	x22, [x8, #944]
  403070:	mov	x0, x21
  403074:	bl	403504 <ferror@plt+0x17e4>
  403078:	sub	x23, x22, x21
  40307c:	mov	x1, x23
  403080:	bl	4037f0 <ferror@plt+0x1ad0>
  403084:	ldr	w9, [x20, #4]
  403088:	sxtw	x8, w0
  40308c:	and	x9, x9, #0xffffff
  403090:	cmp	x9, x8
  403094:	b.ne	403174 <ferror@plt+0x1454>  // b.any
  403098:	adrp	x24, 417000 <ferror@plt+0x152e0>
  40309c:	ldr	x3, [x24, #728]
  4030a0:	adrp	x25, 417000 <ferror@plt+0x152e0>
  4030a4:	strb	wzr, [x3, x8]
  4030a8:	ldr	w8, [x25, #708]
  4030ac:	cbz	w8, 403104 <ferror@plt+0x13e4>
  4030b0:	add	x0, x29, #0x18
  4030b4:	mov	x2, x19
  4030b8:	bl	4038c0 <ferror@plt+0x1ba0>
  4030bc:	ldr	x2, [x29, #24]
  4030c0:	mov	w0, #0x6c                  	// #108
  4030c4:	mov	x1, x20
  4030c8:	bl	403328 <ferror@plt+0x1608>
  4030cc:	ldr	w8, [x25, #708]
  4030d0:	cmp	w8, #0x2
  4030d4:	b.lt	4030fc <ferror@plt+0x13dc>  // b.tstop
  4030d8:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4030dc:	add	x1, x1, #0x2da
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	mov	x0, xzr
  4030e8:	bl	401c50 <dcgettext@plt>
  4030ec:	mov	x1, x21
  4030f0:	mov	x2, x22
  4030f4:	mov	x3, x23
  4030f8:	bl	401ca0 <printf@plt>
  4030fc:	ldr	x0, [x29, #24]
  403100:	bl	401b60 <free@plt>
  403104:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403108:	ldr	x8, [x8, #616]
  40310c:	ldrb	w8, [x8]
  403110:	cbz	w8, 403130 <ferror@plt+0x1410>
  403114:	ldr	x0, [x24, #728]
  403118:	mov	x1, x19
  40311c:	bl	401b70 <symlink@plt>
  403120:	tbnz	w0, #31, 403198 <ferror@plt+0x1478>
  403124:	mov	x0, x19
  403128:	mov	x1, x20
  40312c:	bl	40340c <ferror@plt+0x16ec>
  403130:	ldp	x20, x19, [sp, #64]
  403134:	ldp	x22, x21, [sp, #48]
  403138:	ldp	x24, x23, [sp, #32]
  40313c:	ldr	x25, [sp, #16]
  403140:	ldp	x29, x30, [sp], #80
  403144:	ret
  403148:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40314c:	add	x1, x1, #0x364
  403150:	b	40315c <ferror@plt+0x143c>
  403154:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403158:	add	x1, x1, #0x382
  40315c:	mov	w2, #0x5                   	// #5
  403160:	mov	x0, xzr
  403164:	bl	401c50 <dcgettext@plt>
  403168:	mov	x1, x0
  40316c:	mov	w0, #0x4                   	// #4
  403170:	bl	401c70 <errx@plt>
  403174:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403178:	add	x1, x1, #0x39e
  40317c:	mov	w2, #0x5                   	// #5
  403180:	mov	x0, xzr
  403184:	bl	401c50 <dcgettext@plt>
  403188:	mov	x1, x0
  40318c:	mov	w0, #0x4                   	// #4
  403190:	mov	x2, x19
  403194:	bl	401c70 <errx@plt>
  403198:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40319c:	add	x1, x1, #0x3c1
  4031a0:	mov	w2, #0x5                   	// #5
  4031a4:	mov	x0, xzr
  4031a8:	bl	401c50 <dcgettext@plt>
  4031ac:	mov	x1, x0
  4031b0:	mov	w0, #0x8                   	// #8
  4031b4:	mov	x2, x19
  4031b8:	bl	401cf0 <err@plt>
  4031bc:	stp	x29, x30, [sp, #-48]!
  4031c0:	stp	x20, x19, [sp, #32]
  4031c4:	ldr	w8, [x1, #8]
  4031c8:	mov	x19, x0
  4031cc:	str	x21, [sp, #16]
  4031d0:	mov	x29, sp
  4031d4:	cmp	x8, #0x40
  4031d8:	b.cs	4032a0 <ferror@plt+0x1580>  // b.hs, b.nlast
  4031dc:	ldr	x8, [x1]
  4031e0:	mov	x20, x1
  4031e4:	and	w9, w8, #0xf000
  4031e8:	cmp	w9, #0x6, lsl #12
  4031ec:	b.ge	40320c <ferror@plt+0x14ec>  // b.tcont
  4031f0:	cmp	w9, #0x1, lsl #12
  4031f4:	b.ne	40321c <ferror@plt+0x14fc>  // b.any
  4031f8:	tst	x8, #0xffffff00000000
  4031fc:	b.ne	4032f8 <ferror@plt+0x15d8>  // b.any
  403200:	mov	x21, xzr
  403204:	mov	w0, #0x70                  	// #112
  403208:	b	403248 <ferror@plt+0x1528>
  40320c:	b.ne	403230 <ferror@plt+0x1510>  // b.any
  403210:	ubfx	x21, x8, #32, #24
  403214:	mov	w0, #0x62                  	// #98
  403218:	b	403248 <ferror@plt+0x1528>
  40321c:	cmp	w9, #0x2, lsl #12
  403220:	b.ne	4032d0 <ferror@plt+0x15b0>  // b.any
  403224:	ubfx	x21, x8, #32, #24
  403228:	mov	w0, #0x63                  	// #99
  40322c:	b	403248 <ferror@plt+0x1528>
  403230:	cmp	w9, #0xc, lsl #12
  403234:	b.ne	4032d0 <ferror@plt+0x15b0>  // b.any
  403238:	tst	x8, #0xffffff00000000
  40323c:	b.ne	403304 <ferror@plt+0x15e4>  // b.any
  403240:	mov	x21, xzr
  403244:	mov	w0, #0x73                  	// #115
  403248:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40324c:	ldr	w8, [x8, #708]
  403250:	cbz	w8, 403260 <ferror@plt+0x1540>
  403254:	mov	x1, x20
  403258:	mov	x2, x19
  40325c:	bl	403328 <ferror@plt+0x1608>
  403260:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403264:	ldr	x8, [x8, #616]
  403268:	ldrb	w8, [x8]
  40326c:	cbz	w8, 403290 <ferror@plt+0x1570>
  403270:	ldrh	w1, [x20]
  403274:	mov	x0, x19
  403278:	mov	x2, x21
  40327c:	bl	405ad8 <ferror@plt+0x3db8>
  403280:	tbnz	w0, #31, 4032ac <ferror@plt+0x158c>
  403284:	mov	x0, x19
  403288:	mov	x1, x20
  40328c:	bl	40340c <ferror@plt+0x16ec>
  403290:	ldp	x20, x19, [sp, #32]
  403294:	ldr	x21, [sp, #16]
  403298:	ldp	x29, x30, [sp], #48
  40329c:	ret
  4032a0:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4032a4:	add	x1, x1, #0x3eb
  4032a8:	b	40330c <ferror@plt+0x15ec>
  4032ac:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4032b0:	add	x1, x1, #0x45c
  4032b4:	mov	w2, #0x5                   	// #5
  4032b8:	mov	x0, xzr
  4032bc:	bl	401c50 <dcgettext@plt>
  4032c0:	mov	x1, x0
  4032c4:	mov	w0, #0x8                   	// #8
  4032c8:	mov	x2, x19
  4032cc:	bl	401cf0 <err@plt>
  4032d0:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4032d4:	add	x1, x1, #0x448
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, xzr
  4032e0:	bl	401c50 <dcgettext@plt>
  4032e4:	ldrh	w3, [x20]
  4032e8:	mov	x1, x0
  4032ec:	mov	w0, #0x4                   	// #4
  4032f0:	mov	x2, x19
  4032f4:	bl	401c70 <errx@plt>
  4032f8:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4032fc:	add	x1, x1, #0x410
  403300:	b	40330c <ferror@plt+0x15ec>
  403304:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403308:	add	x1, x1, #0x42b
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	401c50 <dcgettext@plt>
  403318:	mov	x1, x0
  40331c:	mov	w0, #0x4                   	// #4
  403320:	mov	x2, x19
  403324:	bl	401c70 <errx@plt>
  403328:	sub	sp, sp, #0x50
  40332c:	stp	x29, x30, [sp, #16]
  403330:	stp	x22, x21, [sp, #48]
  403334:	stp	x20, x19, [sp, #64]
  403338:	ldr	x8, [x1]
  40333c:	mov	x19, x2
  403340:	mov	x20, x1
  403344:	mov	w21, w0
  403348:	and	w9, w8, #0xf000
  40334c:	orr	w9, w9, #0x4000
  403350:	cmp	w9, #0x6, lsl #12
  403354:	str	x23, [sp, #32]
  403358:	add	x29, sp, #0x10
  40335c:	b.ne	403398 <ferror@plt+0x1678>  // b.any
  403360:	ubfx	x22, x8, #32, #24
  403364:	mov	x0, x22
  403368:	bl	401ad0 <gnu_dev_major@plt>
  40336c:	mov	w23, w0
  403370:	mov	x0, x22
  403374:	bl	401bf0 <gnu_dev_minor@plt>
  403378:	adrp	x2, 406000 <ferror@plt+0x42e0>
  40337c:	mov	w4, w0
  403380:	add	x2, x2, #0x1f2
  403384:	add	x0, sp, #0x4
  403388:	mov	w1, #0xa                   	// #10
  40338c:	mov	w3, w23
  403390:	bl	401980 <snprintf@plt>
  403394:	b	4033b0 <ferror@plt+0x1690>
  403398:	adrp	x2, 406000 <ferror@plt+0x42e0>
  40339c:	ubfx	x3, x8, #32, #24
  4033a0:	add	x2, x2, #0x1fa
  4033a4:	add	x0, sp, #0x4
  4033a8:	mov	w1, #0xa                   	// #10
  4033ac:	bl	401980 <snprintf@plt>
  4033b0:	ldr	x8, [x20]
  4033b4:	ldrb	w10, [x19]
  4033b8:	and	w9, w21, #0xff
  4033bc:	mov	w11, #0x64                  	// #100
  4033c0:	and	w2, w8, #0xfff
  4033c4:	ubfx	x4, x8, #16, #16
  4033c8:	lsr	x5, x8, #56
  4033cc:	cmp	w10, #0x0
  4033d0:	adrp	x8, 406000 <ferror@plt+0x42e0>
  4033d4:	ccmp	w9, w11, #0x0, eq  // eq = none
  4033d8:	add	x8, x8, #0x216
  4033dc:	adrp	x0, 406000 <ferror@plt+0x42e0>
  4033e0:	sxtb	w1, w21
  4033e4:	csel	x6, x8, x19, eq  // eq = none
  4033e8:	add	x0, x0, #0x1fe
  4033ec:	add	x3, sp, #0x4
  4033f0:	bl	401ca0 <printf@plt>
  4033f4:	ldp	x20, x19, [sp, #64]
  4033f8:	ldp	x22, x21, [sp, #48]
  4033fc:	ldr	x23, [sp, #32]
  403400:	ldp	x29, x30, [sp, #16]
  403404:	add	sp, sp, #0x50
  403408:	ret
  40340c:	sub	sp, sp, #0x40
  403410:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403414:	ldr	w8, [x8, #820]
  403418:	stp	x20, x19, [sp, #48]
  40341c:	mov	x20, x1
  403420:	mov	x19, x0
  403424:	movi	v0.2d, #0x0
  403428:	stp	x29, x30, [sp, #32]
  40342c:	add	x29, sp, #0x20
  403430:	stp	q0, q0, [sp]
  403434:	cbz	w8, 403468 <ferror@plt+0x1748>
  403438:	ldr	x8, [x20]
  40343c:	mov	w9, #0xa000                	// #40960
  403440:	and	x8, x8, #0xf000
  403444:	eor	x8, x8, x9
  403448:	cbz	x8, 403490 <ferror@plt+0x1770>
  40344c:	mov	x1, sp
  403450:	mov	x0, x19
  403454:	bl	401c30 <utimes@plt>
  403458:	tbz	w0, #31, 403490 <ferror@plt+0x1770>
  40345c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403460:	add	x1, x1, #0x22a
  403464:	b	4034cc <ferror@plt+0x17ac>
  403468:	ldr	x8, [x20]
  40346c:	mov	x0, x19
  403470:	ubfx	x1, x8, #16, #16
  403474:	lsr	x2, x8, #56
  403478:	bl	401b40 <lchown@plt>
  40347c:	tbnz	w0, #31, 4034c4 <ferror@plt+0x17a4>
  403480:	ldr	w8, [x20]
  403484:	and	w9, w8, #0xf000
  403488:	cmp	w9, #0xa, lsl #12
  40348c:	b.ne	4034a0 <ferror@plt+0x1780>  // b.any
  403490:	ldp	x20, x19, [sp, #48]
  403494:	ldp	x29, x30, [sp, #32]
  403498:	add	sp, sp, #0x40
  40349c:	ret
  4034a0:	tst	w8, #0xc00
  4034a4:	b.eq	403438 <ferror@plt+0x1718>  // b.none
  4034a8:	and	w1, w8, #0xffff
  4034ac:	mov	x0, x19
  4034b0:	bl	4019e0 <chmod@plt>
  4034b4:	tbz	w0, #31, 403438 <ferror@plt+0x1718>
  4034b8:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4034bc:	add	x1, x1, #0x219
  4034c0:	b	4034cc <ferror@plt+0x17ac>
  4034c4:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4034c8:	add	x1, x1, #0x218
  4034cc:	mov	w2, #0x5                   	// #5
  4034d0:	mov	x0, xzr
  4034d4:	bl	401c50 <dcgettext@plt>
  4034d8:	mov	x1, x0
  4034dc:	mov	w0, #0x8                   	// #8
  4034e0:	mov	x2, x19
  4034e4:	bl	401cf0 <err@plt>
  4034e8:	stp	x29, x30, [sp, #-16]!
  4034ec:	mov	w0, w0
  4034f0:	mov	x29, sp
  4034f4:	bl	403504 <ferror@plt+0x17e4>
  4034f8:	bl	402c20 <ferror@plt+0xf00>
  4034fc:	ldp	x29, x30, [sp], #16
  403500:	ret
  403504:	stp	x29, x30, [sp, #-48]!
  403508:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40350c:	ldr	x10, [x8, #640]
  403510:	stp	x20, x19, [sp, #32]
  403514:	ubfx	x9, x0, #13, #32
  403518:	adrp	x20, 417000 <ferror@plt+0x152e0>
  40351c:	mov	x19, x0
  403520:	cmp	x9, x10
  403524:	add	x20, x20, #0x3b8
  403528:	str	x21, [sp, #16]
  40352c:	mov	x29, sp
  403530:	b.eq	40359c <ferror@plt+0x187c>  // b.none
  403534:	adrp	x21, 417000 <ferror@plt+0x152e0>
  403538:	ldr	w0, [x21, #736]
  40353c:	and	x1, x19, #0xffffe000
  403540:	mov	w2, wzr
  403544:	str	x9, [x8, #640]
  403548:	bl	401970 <lseek@plt>
  40354c:	cmn	x0, #0x1
  403550:	b.ne	40356c <ferror@plt+0x184c>  // b.any
  403554:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403558:	add	x1, x1, #0x23c
  40355c:	mov	w2, #0x5                   	// #5
  403560:	mov	x0, xzr
  403564:	bl	401c50 <dcgettext@plt>
  403568:	bl	401b10 <warn@plt>
  40356c:	ldr	w0, [x21, #736]
  403570:	adrp	x1, 417000 <ferror@plt+0x152e0>
  403574:	add	x1, x1, #0x3b8
  403578:	mov	w2, #0x4000                	// #16384
  40357c:	bl	401c10 <read@plt>
  403580:	tbz	x0, #63, 40359c <ferror@plt+0x187c>
  403584:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403588:	add	x1, x1, #0x248
  40358c:	mov	w2, #0x5                   	// #5
  403590:	mov	x0, xzr
  403594:	bl	401c50 <dcgettext@plt>
  403598:	bl	401b10 <warn@plt>
  40359c:	and	x8, x19, #0x1fff
  4035a0:	add	x0, x20, x8
  4035a4:	ldp	x20, x19, [sp, #32]
  4035a8:	ldr	x21, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #48
  4035b0:	ret
  4035b4:	sub	sp, sp, #0x70
  4035b8:	stp	x28, x27, [sp, #32]
  4035bc:	adrp	x27, 417000 <ferror@plt+0x152e0>
  4035c0:	ldr	x8, [x27, #712]
  4035c4:	stp	x26, x25, [sp, #48]
  4035c8:	stp	x24, x23, [sp, #64]
  4035cc:	stp	x22, x21, [sp, #80]
  4035d0:	add	x9, x3, x8
  4035d4:	sub	x9, x9, #0x1
  4035d8:	udiv	x8, x9, x8
  4035dc:	stp	x20, x19, [sp, #96]
  4035e0:	mov	x19, x3
  4035e4:	mov	x21, x2
  4035e8:	mov	w22, w1
  4035ec:	adrp	x20, 417000 <ferror@plt+0x152e0>
  4035f0:	adrp	x24, 417000 <ferror@plt+0x152e0>
  4035f4:	adrp	x28, 417000 <ferror@plt+0x152e0>
  4035f8:	add	x26, x2, x8, lsl #2
  4035fc:	stp	x29, x30, [sp, #16]
  403600:	add	x29, sp, #0x10
  403604:	str	x0, [sp, #8]
  403608:	b	40361c <ferror@plt+0x18fc>
  40360c:	sub	x19, x19, x26
  403610:	add	x21, x21, #0x4
  403614:	mov	x26, x25
  403618:	cbz	x19, 40374c <ferror@plt+0x1a2c>
  40361c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403620:	ldr	x23, [x27, #712]
  403624:	ldrb	w25, [x8, #816]
  403628:	mov	x0, x21
  40362c:	bl	403504 <ferror@plt+0x17e4>
  403630:	ldr	w1, [x0]
  403634:	mov	w0, w25
  403638:	bl	403948 <ferror@plt+0x1c28>
  40363c:	ldr	x8, [x20, #944]
  403640:	mov	w25, w0
  403644:	cmp	x8, x25
  403648:	b.cs	403650 <ferror@plt+0x1930>  // b.hs, b.nlast
  40364c:	str	x25, [x20, #944]
  403650:	adrp	x8, 417000 <ferror@plt+0x152e0>
  403654:	ldr	w8, [x8, #708]
  403658:	cmp	x26, x25
  40365c:	b.ne	4036a8 <ferror@plt+0x1988>  // b.any
  403660:	cmp	w8, #0x2
  403664:	b.lt	403688 <ferror@plt+0x1968>  // b.tstop
  403668:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40366c:	mov	w2, #0x5                   	// #5
  403670:	mov	x0, xzr
  403674:	add	x1, x1, #0x2c5
  403678:	bl	401c50 <dcgettext@plt>
  40367c:	ldr	x2, [x27, #712]
  403680:	mov	x1, x26
  403684:	bl	401ca0 <printf@plt>
  403688:	ldr	x8, [x27, #712]
  40368c:	ldr	x0, [x24, #728]
  403690:	mov	w1, wzr
  403694:	cmp	x19, x8
  403698:	csel	x26, x19, x23, cc  // cc = lo, ul, last
  40369c:	mov	x2, x26
  4036a0:	bl	401a40 <memset@plt>
  4036a4:	b	4036e8 <ferror@plt+0x19c8>
  4036a8:	cmp	w8, #0x2
  4036ac:	b.lt	4036d4 <ferror@plt+0x19b4>  // b.tstop
  4036b0:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	mov	x0, xzr
  4036bc:	add	x1, x1, #0x2da
  4036c0:	bl	401c50 <dcgettext@plt>
  4036c4:	sub	x3, x25, x26
  4036c8:	mov	x1, x26
  4036cc:	mov	x2, x25
  4036d0:	bl	401ca0 <printf@plt>
  4036d4:	mov	x0, x26
  4036d8:	bl	403504 <ferror@plt+0x17e4>
  4036dc:	sub	x1, x25, x26
  4036e0:	bl	4037f0 <ferror@plt+0x1ad0>
  4036e4:	sxtw	x26, w0
  4036e8:	ldr	x8, [x27, #712]
  4036ec:	cmp	x19, x8
  4036f0:	b.cs	403700 <ferror@plt+0x19e0>  // b.hs, b.nlast
  4036f4:	cmp	x19, x26
  4036f8:	b.eq	403708 <ferror@plt+0x19e8>  // b.none
  4036fc:	b	40376c <ferror@plt+0x1a4c>
  403700:	cmp	x26, x8
  403704:	b.ne	403794 <ferror@plt+0x1a74>  // b.any
  403708:	ldr	x8, [x28, #616]
  40370c:	ldrb	w8, [x8]
  403710:	cbz	w8, 40360c <ferror@plt+0x18ec>
  403714:	ldr	x1, [x24, #728]
  403718:	mov	w0, w22
  40371c:	mov	x2, x26
  403720:	bl	401a90 <write@plt>
  403724:	tbz	x0, #63, 40360c <ferror@plt+0x18ec>
  403728:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40372c:	add	x1, x1, #0x2b4
  403730:	mov	w2, #0x5                   	// #5
  403734:	mov	x0, xzr
  403738:	bl	401c50 <dcgettext@plt>
  40373c:	ldr	x2, [sp, #8]
  403740:	mov	x1, x0
  403744:	mov	w0, #0x8                   	// #8
  403748:	bl	401cf0 <err@plt>
  40374c:	ldp	x20, x19, [sp, #96]
  403750:	ldp	x22, x21, [sp, #80]
  403754:	ldp	x24, x23, [sp, #64]
  403758:	ldp	x26, x25, [sp, #48]
  40375c:	ldp	x28, x27, [sp, #32]
  403760:	ldp	x29, x30, [sp, #16]
  403764:	add	sp, sp, #0x70
  403768:	ret
  40376c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403770:	add	x1, x1, #0x31b
  403774:	mov	w2, #0x5                   	// #5
  403778:	mov	x0, xzr
  40377c:	bl	401c50 <dcgettext@plt>
  403780:	mov	x1, x0
  403784:	mov	w0, #0x4                   	// #4
  403788:	mov	x2, x26
  40378c:	mov	x3, x19
  403790:	bl	401c70 <errx@plt>
  403794:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403798:	add	x1, x1, #0x305
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	mov	x0, xzr
  4037a4:	bl	401c50 <dcgettext@plt>
  4037a8:	mov	x1, x0
  4037ac:	mov	w0, #0x4                   	// #4
  4037b0:	mov	x2, x26
  4037b4:	bl	401c70 <errx@plt>
  4037b8:	stp	x29, x30, [sp, #-32]!
  4037bc:	stp	x20, x19, [sp, #16]
  4037c0:	mov	x29, sp
  4037c4:	mov	w19, w0
  4037c8:	bl	4019b0 <fsync@plt>
  4037cc:	mov	w20, w0
  4037d0:	mov	w0, w19
  4037d4:	bl	401a70 <close@plt>
  4037d8:	orr	w8, w0, w20
  4037dc:	ldp	x20, x19, [sp, #16]
  4037e0:	cmp	w8, #0x0
  4037e4:	csetm	w0, ne  // ne = any
  4037e8:	ldp	x29, x30, [sp], #32
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-32]!
  4037f4:	stp	x20, x19, [sp, #16]
  4037f8:	adrp	x9, 417000 <ferror@plt+0x152e0>
  4037fc:	adrp	x20, 417000 <ferror@plt+0x152e0>
  403800:	ldr	x9, [x9, #728]
  403804:	ldr	w10, [x20, #712]
  403808:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40380c:	add	x8, x8, #0x338
  403810:	mov	x19, x1
  403814:	str	x0, [x8]
  403818:	str	x9, [x8, #24]
  40381c:	lsl	w9, w10, #1
  403820:	mov	x0, x8
  403824:	mov	x29, sp
  403828:	str	w19, [x8, #8]
  40382c:	str	w9, [x8, #32]
  403830:	bl	401c60 <inflateReset@plt>
  403834:	ldr	x8, [x20, #712]
  403838:	cmp	x19, x8, lsl #1
  40383c:	b.hi	40386c <ferror@plt+0x1b4c>  // b.pmore
  403840:	adrp	x0, 417000 <ferror@plt+0x152e0>
  403844:	add	x0, x0, #0x338
  403848:	mov	w1, #0x4                   	// #4
  40384c:	bl	401920 <inflate@plt>
  403850:	cmp	w0, #0x1
  403854:	b.ne	40388c <ferror@plt+0x1b6c>  // b.any
  403858:	adrp	x8, 417000 <ferror@plt+0x152e0>
  40385c:	ldr	w0, [x8, #864]
  403860:	ldp	x20, x19, [sp, #16]
  403864:	ldp	x29, x30, [sp], #32
  403868:	ret
  40386c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403870:	add	x1, x1, #0x337
  403874:	mov	w2, #0x5                   	// #5
  403878:	mov	x0, xzr
  40387c:	bl	401c50 <dcgettext@plt>
  403880:	mov	x1, x0
  403884:	mov	w0, #0x4                   	// #4
  403888:	bl	401c70 <errx@plt>
  40388c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403890:	add	x1, x1, #0x34c
  403894:	mov	w2, #0x5                   	// #5
  403898:	mov	w19, w0
  40389c:	mov	x0, xzr
  4038a0:	bl	401c50 <dcgettext@plt>
  4038a4:	mov	x20, x0
  4038a8:	mov	w0, w19
  4038ac:	bl	4019d0 <zError@plt>
  4038b0:	mov	x2, x0
  4038b4:	mov	w0, #0x4                   	// #4
  4038b8:	mov	x1, x20
  4038bc:	bl	401c70 <errx@plt>
  4038c0:	sub	sp, sp, #0x100
  4038c4:	stp	x29, x30, [sp, #240]
  4038c8:	add	x29, sp, #0xf0
  4038cc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4038d0:	mov	x9, sp
  4038d4:	sub	x10, x29, #0x70
  4038d8:	movk	x8, #0xff80, lsl #32
  4038dc:	add	x11, x29, #0x10
  4038e0:	add	x9, x9, #0x80
  4038e4:	add	x10, x10, #0x30
  4038e8:	stp	x9, x8, [x29, #-16]
  4038ec:	stp	x11, x10, [x29, #-32]
  4038f0:	stp	x2, x3, [x29, #-112]
  4038f4:	stp	x4, x5, [x29, #-96]
  4038f8:	stp	x6, x7, [x29, #-80]
  4038fc:	stp	q1, q2, [sp, #16]
  403900:	str	q0, [sp]
  403904:	ldp	q0, q1, [x29, #-32]
  403908:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40390c:	add	x1, x1, #0x3b8
  403910:	sub	x2, x29, #0x40
  403914:	stp	q3, q4, [sp, #48]
  403918:	stp	q5, q6, [sp, #80]
  40391c:	str	q7, [sp, #112]
  403920:	stp	q0, q1, [x29, #-64]
  403924:	bl	401b80 <vasprintf@plt>
  403928:	tbnz	w0, #31, 403938 <ferror@plt+0x1c18>
  40392c:	ldp	x29, x30, [sp, #240]
  403930:	add	sp, sp, #0x100
  403934:	ret
  403938:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40393c:	add	x1, x1, #0x3d4
  403940:	mov	w0, #0x8                   	// #8
  403944:	bl	401cf0 <err@plt>
  403948:	cbz	w0, 403964 <ferror@plt+0x1c44>
  40394c:	stp	x29, x30, [sp, #-16]!
  403950:	mov	w0, w1
  403954:	mov	x29, sp
  403958:	bl	40396c <ferror@plt+0x1c4c>
  40395c:	mov	w1, w0
  403960:	ldp	x29, x30, [sp], #16
  403964:	mov	w0, w1
  403968:	ret
  40396c:	rev	w0, w0
  403970:	ret
  403974:	cbz	w0, 403a0c <ferror@plt+0x1cec>
  403978:	stp	x29, x30, [sp, #-32]!
  40397c:	ldr	w0, [x1]
  403980:	str	x19, [sp, #16]
  403984:	mov	x29, sp
  403988:	mov	x19, x1
  40398c:	bl	40396c <ferror@plt+0x1c4c>
  403990:	ldr	w8, [x19, #4]
  403994:	str	w0, [x19]
  403998:	mov	w0, w8
  40399c:	bl	40396c <ferror@plt+0x1c4c>
  4039a0:	ldr	w8, [x19, #8]
  4039a4:	str	w0, [x19, #4]
  4039a8:	mov	w0, w8
  4039ac:	bl	40396c <ferror@plt+0x1c4c>
  4039b0:	ldr	w8, [x19, #12]
  4039b4:	str	w0, [x19, #8]
  4039b8:	mov	w0, w8
  4039bc:	bl	40396c <ferror@plt+0x1c4c>
  4039c0:	ldr	w8, [x19, #32]
  4039c4:	str	w0, [x19, #12]
  4039c8:	mov	w0, w8
  4039cc:	bl	40396c <ferror@plt+0x1c4c>
  4039d0:	ldr	w8, [x19, #36]
  4039d4:	str	w0, [x19, #32]
  4039d8:	mov	w0, w8
  4039dc:	bl	40396c <ferror@plt+0x1c4c>
  4039e0:	ldr	w8, [x19, #40]
  4039e4:	str	w0, [x19, #36]
  4039e8:	mov	w0, w8
  4039ec:	bl	40396c <ferror@plt+0x1c4c>
  4039f0:	ldr	w8, [x19, #44]
  4039f4:	str	w0, [x19, #40]
  4039f8:	mov	w0, w8
  4039fc:	bl	40396c <ferror@plt+0x1c4c>
  403a00:	str	w0, [x19, #44]
  403a04:	ldr	x19, [sp, #16]
  403a08:	ldp	x29, x30, [sp], #32
  403a0c:	ret
  403a10:	stp	x29, x30, [sp, #-16]!
  403a14:	mov	x3, x2
  403a18:	mov	x2, x1
  403a1c:	mov	w1, wzr
  403a20:	mov	x29, sp
  403a24:	bl	403a30 <ferror@plt+0x1d10>
  403a28:	ldp	x29, x30, [sp], #16
  403a2c:	ret
  403a30:	cmp	w0, w1
  403a34:	b.ne	403a4c <ferror@plt+0x1d2c>  // b.any
  403a38:	ldr	w8, [x2, #8]
  403a3c:	ldr	x9, [x2]
  403a40:	str	w8, [x3, #8]
  403a44:	str	x9, [x3]
  403a48:	ret
  403a4c:	ldrb	w8, [x2, #1]
  403a50:	ldrb	w9, [x2]
  403a54:	ldrb	w10, [x2, #3]
  403a58:	ldrb	w11, [x2, #2]
  403a5c:	ldrb	w12, [x2, #6]
  403a60:	ldrb	w13, [x2, #5]
  403a64:	ldrb	w14, [x2, #4]
  403a68:	ldrb	w15, [x2, #7]
  403a6c:	ldrb	w17, [x2, #8]
  403a70:	cbz	w1, 403aa4 <ferror@plt+0x1d84>
  403a74:	ldrb	w4, [x2, #11]
  403a78:	ldrb	w5, [x2, #10]
  403a7c:	ldrb	w2, [x2, #9]
  403a80:	lsr	w1, w17, #6
  403a84:	lsr	w16, w4, #6
  403a88:	lsr	w18, w5, #6
  403a8c:	lsr	w0, w2, #6
  403a90:	bfi	w16, w17, #2, #8
  403a94:	bfi	w18, w4, #2, #8
  403a98:	bfi	w0, w5, #2, #8
  403a9c:	bfi	w1, w2, #2, #8
  403aa0:	b	403ad0 <ferror@plt+0x1db0>
  403aa4:	ldrb	w18, [x2, #11]
  403aa8:	ldrb	w4, [x2, #10]
  403aac:	ldrb	w2, [x2, #9]
  403ab0:	lsr	w16, w17, #2
  403ab4:	bfi	w16, w18, #6, #8
  403ab8:	lsr	w18, w18, #2
  403abc:	lsr	w0, w4, #2
  403ac0:	lsr	w1, w2, #2
  403ac4:	bfi	w18, w4, #6, #8
  403ac8:	bfi	w0, w2, #6, #8
  403acc:	bfi	w1, w17, #6, #8
  403ad0:	strb	w8, [x3]
  403ad4:	strb	w9, [x3, #1]
  403ad8:	strb	w10, [x3, #2]
  403adc:	strb	w11, [x3, #3]
  403ae0:	strb	w12, [x3, #4]
  403ae4:	strb	w13, [x3, #5]
  403ae8:	strb	w14, [x3, #6]
  403aec:	strb	w15, [x3, #7]
  403af0:	strb	w16, [x3, #8]
  403af4:	strb	w18, [x3, #9]
  403af8:	strb	w0, [x3, #10]
  403afc:	strb	w1, [x3, #11]
  403b00:	ret
  403b04:	stp	x29, x30, [sp, #-16]!
  403b08:	mov	x3, x2
  403b0c:	mov	x2, x1
  403b10:	mov	w1, w0
  403b14:	mov	w0, wzr
  403b18:	mov	x29, sp
  403b1c:	bl	403a30 <ferror@plt+0x1d10>
  403b20:	ldp	x29, x30, [sp], #16
  403b24:	ret
  403b28:	sub	sp, sp, #0x90
  403b2c:	mov	x1, sp
  403b30:	stp	x29, x30, [sp, #128]
  403b34:	add	x29, sp, #0x80
  403b38:	bl	405ac8 <ferror@plt+0x3da8>
  403b3c:	ldr	w8, [sp, #16]
  403b40:	cmp	w0, #0x0
  403b44:	ldp	x29, x30, [sp, #128]
  403b48:	cset	w9, eq  // eq = none
  403b4c:	and	w8, w8, #0xf000
  403b50:	cmp	w8, #0x6, lsl #12
  403b54:	cset	w8, eq  // eq = none
  403b58:	and	w0, w9, w8
  403b5c:	add	sp, sp, #0x90
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-64]!
  403b68:	mov	w1, #0x400                 	// #1024
  403b6c:	str	x23, [sp, #16]
  403b70:	stp	x22, x21, [sp, #32]
  403b74:	stp	x20, x19, [sp, #48]
  403b78:	mov	x29, sp
  403b7c:	mov	w19, w0
  403b80:	mov	w20, #0x400                 	// #1024
  403b84:	bl	403c24 <ferror@plt+0x1f04>
  403b88:	cbz	x0, 403bc4 <ferror@plt+0x1ea4>
  403b8c:	mov	w21, #0x400                 	// #1024
  403b90:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  403b94:	cmn	x21, #0x1
  403b98:	b.eq	403c0c <ferror@plt+0x1eec>  // b.none
  403b9c:	lsl	x8, x21, #1
  403ba0:	cmp	x21, x23
  403ba4:	csinv	x20, x8, xzr, ls  // ls = plast
  403ba8:	mov	w0, w19
  403bac:	mov	x1, x20
  403bb0:	bl	403c24 <ferror@plt+0x1f04>
  403bb4:	mov	x22, x21
  403bb8:	mov	x21, x20
  403bbc:	cbnz	x0, 403b94 <ferror@plt+0x1e74>
  403bc0:	b	403bec <ferror@plt+0x1ecc>
  403bc4:	mov	x22, xzr
  403bc8:	b	403bec <ferror@plt+0x1ecc>
  403bcc:	add	x8, x22, x20
  403bd0:	lsr	x21, x8, #1
  403bd4:	mov	w0, w19
  403bd8:	mov	x1, x21
  403bdc:	bl	403c24 <ferror@plt+0x1f04>
  403be0:	cmp	x0, #0x0
  403be4:	csel	x20, x21, x20, eq  // eq = none
  403be8:	csel	x22, x22, x21, eq  // eq = none
  403bec:	sub	x8, x20, #0x1
  403bf0:	cmp	x22, x8
  403bf4:	b.cc	403bcc <ferror@plt+0x1eac>  // b.lo, b.ul, b.last
  403bf8:	mov	w0, w19
  403bfc:	mov	x1, xzr
  403c00:	bl	403c24 <ferror@plt+0x1f04>
  403c04:	add	x0, x22, #0x1
  403c08:	b	403c10 <ferror@plt+0x1ef0>
  403c0c:	mov	x0, #0xffffffffffffffff    	// #-1
  403c10:	ldp	x20, x19, [sp, #48]
  403c14:	ldp	x22, x21, [sp, #32]
  403c18:	ldr	x23, [sp, #16]
  403c1c:	ldp	x29, x30, [sp], #64
  403c20:	ret
  403c24:	stp	x29, x30, [sp, #-32]!
  403c28:	mov	w2, wzr
  403c2c:	str	x19, [sp, #16]
  403c30:	mov	x29, sp
  403c34:	mov	w19, w0
  403c38:	bl	401970 <lseek@plt>
  403c3c:	tbnz	x0, #63, 403c5c <ferror@plt+0x1f3c>
  403c40:	add	x1, x29, #0x1c
  403c44:	mov	w2, #0x1                   	// #1
  403c48:	mov	w0, w19
  403c4c:	bl	401c10 <read@plt>
  403c50:	cmp	x0, #0x0
  403c54:	cset	w0, gt
  403c58:	b	403c60 <ferror@plt+0x1f40>
  403c5c:	mov	x0, xzr
  403c60:	ldr	x19, [sp, #16]
  403c64:	ldp	x29, x30, [sp], #32
  403c68:	ret
  403c6c:	sub	sp, sp, #0xa0
  403c70:	stp	x20, x19, [sp, #144]
  403c74:	mov	x19, x1
  403c78:	mov	w1, #0x1272                	// #4722
  403c7c:	movk	w1, #0x8008, lsl #16
  403c80:	mov	x2, x19
  403c84:	stp	x29, x30, [sp, #128]
  403c88:	add	x29, sp, #0x80
  403c8c:	mov	w20, w0
  403c90:	bl	401d00 <ioctl@plt>
  403c94:	tbnz	w0, #31, 403ca0 <ferror@plt+0x1f80>
  403c98:	mov	w0, wzr
  403c9c:	b	403ce4 <ferror@plt+0x1fc4>
  403ca0:	mov	x2, sp
  403ca4:	mov	w1, #0x1260                	// #4704
  403ca8:	mov	w0, w20
  403cac:	bl	401d00 <ioctl@plt>
  403cb0:	tbnz	w0, #31, 403cbc <ferror@plt+0x1f9c>
  403cb4:	ldr	x8, [sp]
  403cb8:	b	403cd8 <ferror@plt+0x1fb8>
  403cbc:	mov	w1, #0x204                 	// #516
  403cc0:	mov	x2, sp
  403cc4:	movk	w1, #0x8020, lsl #16
  403cc8:	mov	w0, w20
  403ccc:	bl	401d00 <ioctl@plt>
  403cd0:	tbnz	w0, #31, 403cf4 <ferror@plt+0x1fd4>
  403cd4:	ldr	w8, [sp]
  403cd8:	mov	w0, wzr
  403cdc:	lsl	x8, x8, #9
  403ce0:	str	x8, [x19]
  403ce4:	ldp	x20, x19, [sp, #144]
  403ce8:	ldp	x29, x30, [sp, #128]
  403cec:	add	sp, sp, #0xa0
  403cf0:	ret
  403cf4:	mov	x1, sp
  403cf8:	mov	w0, w20
  403cfc:	bl	405ac8 <ferror@plt+0x3da8>
  403d00:	cbnz	w0, 403d28 <ferror@plt+0x2008>
  403d04:	ldr	w8, [sp, #16]
  403d08:	and	w8, w8, #0xf000
  403d0c:	cmp	w8, #0x8, lsl #12
  403d10:	b.ne	403d28 <ferror@plt+0x2008>  // b.any
  403d14:	ldr	x9, [sp, #48]
  403d18:	mov	w0, wzr
  403d1c:	mov	w8, wzr
  403d20:	str	x9, [x19]
  403d24:	b	403d3c <ferror@plt+0x201c>
  403d28:	ldr	w8, [sp, #16]
  403d2c:	and	w8, w8, #0xf000
  403d30:	cmp	w8, #0x6, lsl #12
  403d34:	cset	w8, eq  // eq = none
  403d38:	csetm	w0, ne  // ne = any
  403d3c:	cbz	w8, 403ce4 <ferror@plt+0x1fc4>
  403d40:	mov	w0, w20
  403d44:	bl	403b64 <ferror@plt+0x1e44>
  403d48:	mov	x8, x0
  403d4c:	mov	w0, wzr
  403d50:	b	403ce0 <ferror@plt+0x1fc0>
  403d54:	stp	x29, x30, [sp, #-32]!
  403d58:	mov	x29, sp
  403d5c:	str	x19, [sp, #16]
  403d60:	mov	x19, x1
  403d64:	add	x1, x29, #0x18
  403d68:	bl	403c6c <ferror@plt+0x1f4c>
  403d6c:	cbz	w0, 403d78 <ferror@plt+0x2058>
  403d70:	mov	w0, #0xffffffff            	// #-1
  403d74:	b	403d84 <ferror@plt+0x2064>
  403d78:	ldr	x8, [x29, #24]
  403d7c:	lsr	x8, x8, #9
  403d80:	str	x8, [x19]
  403d84:	ldr	x19, [sp, #16]
  403d88:	ldp	x29, x30, [sp], #32
  403d8c:	ret
  403d90:	stp	x29, x30, [sp, #-16]!
  403d94:	mov	x2, x1
  403d98:	mov	w1, #0x1268                	// #4712
  403d9c:	mov	x29, sp
  403da0:	bl	401d00 <ioctl@plt>
  403da4:	asr	w0, w0, #31
  403da8:	ldp	x29, x30, [sp], #16
  403dac:	ret
  403db0:	sub	sp, sp, #0x20
  403db4:	str	x1, [sp, #8]
  403db8:	add	x2, sp, #0x8
  403dbc:	mov	w1, #0x127b                	// #4731
  403dc0:	stp	x29, x30, [sp, #16]
  403dc4:	add	x29, sp, #0x10
  403dc8:	bl	401d00 <ioctl@plt>
  403dcc:	ldp	x29, x30, [sp, #16]
  403dd0:	asr	w0, w0, #31
  403dd4:	add	sp, sp, #0x20
  403dd8:	ret
  403ddc:	sub	sp, sp, #0x20
  403de0:	stp	x29, x30, [sp, #16]
  403de4:	add	x29, sp, #0x10
  403de8:	sub	x2, x29, #0x4
  403dec:	mov	w1, #0x127a                	// #4730
  403df0:	bl	401d00 <ioctl@plt>
  403df4:	ldur	w8, [x29, #-4]
  403df8:	cmp	w0, #0x0
  403dfc:	ldp	x29, x30, [sp, #16]
  403e00:	cset	w9, ge  // ge = tcont
  403e04:	cmp	w8, #0x0
  403e08:	cset	w8, ne  // ne = any
  403e0c:	and	w0, w9, w8
  403e10:	add	sp, sp, #0x20
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-48]!
  403e1c:	stp	x20, x19, [sp, #32]
  403e20:	ldr	w8, [x0, #16]
  403e24:	mov	x20, x1
  403e28:	orr	w9, w2, #0x80
  403e2c:	str	x21, [sp, #16]
  403e30:	and	w8, w8, #0xf000
  403e34:	cmp	w8, #0x6, lsl #12
  403e38:	mov	x21, x0
  403e3c:	csel	w1, w9, w2, eq  // eq = none
  403e40:	mov	x0, x20
  403e44:	mov	x29, sp
  403e48:	bl	4019f0 <open@plt>
  403e4c:	mov	w19, w0
  403e50:	tbnz	w0, #31, 403eb8 <ferror@plt+0x2198>
  403e54:	mov	w0, w19
  403e58:	mov	x1, x21
  403e5c:	bl	403ecc <ferror@plt+0x21ac>
  403e60:	cbz	w0, 403ea0 <ferror@plt+0x2180>
  403e64:	ldr	w8, [x21, #16]
  403e68:	and	w8, w8, #0xf000
  403e6c:	cmp	w8, #0x6, lsl #12
  403e70:	b.ne	403eb8 <ferror@plt+0x2198>  // b.any
  403e74:	mov	w0, w19
  403e78:	bl	403ddc <ferror@plt+0x20bc>
  403e7c:	cbz	w0, 403eb8 <ferror@plt+0x2198>
  403e80:	adrp	x1, 406000 <ferror@plt+0x42e0>
  403e84:	add	x1, x1, #0x4ed
  403e88:	mov	w2, #0x5                   	// #5
  403e8c:	mov	x0, xzr
  403e90:	bl	401c50 <dcgettext@plt>
  403e94:	mov	x1, x20
  403e98:	bl	401c00 <warnx@plt>
  403e9c:	b	403eb8 <ferror@plt+0x2198>
  403ea0:	mov	w0, w19
  403ea4:	bl	401a70 <close@plt>
  403ea8:	bl	401cb0 <__errno_location@plt>
  403eac:	mov	w8, #0x4d                  	// #77
  403eb0:	str	w8, [x0]
  403eb4:	mov	w19, #0xffffffff            	// #-1
  403eb8:	mov	w0, w19
  403ebc:	ldp	x20, x19, [sp, #32]
  403ec0:	ldr	x21, [sp, #16]
  403ec4:	ldp	x29, x30, [sp], #48
  403ec8:	ret
  403ecc:	sub	sp, sp, #0xa0
  403ed0:	str	x19, [sp, #144]
  403ed4:	mov	x19, x1
  403ed8:	mov	x1, sp
  403edc:	stp	x29, x30, [sp, #128]
  403ee0:	add	x29, sp, #0x80
  403ee4:	bl	405ac8 <ferror@plt+0x3da8>
  403ee8:	tbnz	w0, #31, 403f10 <ferror@plt+0x21f0>
  403eec:	ldr	x8, [sp]
  403ef0:	ldr	x9, [x19]
  403ef4:	cmp	x8, x9
  403ef8:	b.ne	403f10 <ferror@plt+0x21f0>  // b.any
  403efc:	ldr	x8, [sp, #8]
  403f00:	ldr	x9, [x19, #8]
  403f04:	cmp	x8, x9
  403f08:	cset	w0, eq  // eq = none
  403f0c:	b	403f14 <ferror@plt+0x21f4>
  403f10:	mov	w0, wzr
  403f14:	ldr	x19, [sp, #144]
  403f18:	ldp	x29, x30, [sp, #128]
  403f1c:	add	sp, sp, #0xa0
  403f20:	ret
  403f24:	stp	x29, x30, [sp, #-16]!
  403f28:	mov	w1, #0x5331                	// #21297
  403f2c:	mov	x2, xzr
  403f30:	mov	x29, sp
  403f34:	bl	401d00 <ioctl@plt>
  403f38:	bic	w0, w0, w0, asr #31
  403f3c:	ldp	x29, x30, [sp], #16
  403f40:	ret
  403f44:	sub	sp, sp, #0x30
  403f48:	stp	x20, x19, [sp, #32]
  403f4c:	mov	x19, x2
  403f50:	mov	x20, x1
  403f54:	mov	x2, sp
  403f58:	mov	w1, #0x301                 	// #769
  403f5c:	stp	x29, x30, [sp, #16]
  403f60:	add	x29, sp, #0x10
  403f64:	bl	401d00 <ioctl@plt>
  403f68:	cbz	w0, 403f74 <ferror@plt+0x2254>
  403f6c:	mov	w0, #0xffffffff            	// #-1
  403f70:	b	403f84 <ferror@plt+0x2264>
  403f74:	ldrb	w8, [sp]
  403f78:	str	w8, [x20]
  403f7c:	ldrb	w8, [sp, #1]
  403f80:	str	w8, [x19]
  403f84:	ldp	x20, x19, [sp, #32]
  403f88:	ldp	x29, x30, [sp, #16]
  403f8c:	add	sp, sp, #0x30
  403f90:	ret
  403f94:	cmp	w0, #0x7f
  403f98:	b.hi	404020 <ferror@plt+0x2300>  // b.pmore
  403f9c:	adrp	x9, 406000 <ferror@plt+0x42e0>
  403fa0:	mov	w8, w0
  403fa4:	add	x9, x9, #0x46d
  403fa8:	adr	x10, 403fc0 <ferror@plt+0x22a0>
  403fac:	ldrb	w11, [x9, x8]
  403fb0:	add	x10, x10, x11, lsl #2
  403fb4:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403fb8:	add	x0, x0, #0x532
  403fbc:	br	x10
  403fc0:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403fc4:	add	x0, x0, #0x507
  403fc8:	ret
  403fcc:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403fd0:	add	x0, x0, #0x50c
  403fd4:	ret
  403fd8:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403fdc:	add	x0, x0, #0x514
  403fe0:	ret
  403fe4:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403fe8:	add	x0, x0, #0x51e
  403fec:	ret
  403ff0:	adrp	x0, 406000 <ferror@plt+0x42e0>
  403ff4:	add	x0, x0, #0x523
  403ff8:	ret
  403ffc:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404000:	add	x0, x0, #0x527
  404004:	ret
  404008:	adrp	x0, 406000 <ferror@plt+0x42e0>
  40400c:	add	x0, x0, #0x52f
  404010:	ret
  404014:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404018:	add	x0, x0, #0x53f
  40401c:	ret
  404020:	mov	x0, xzr
  404024:	ret
  404028:	adrp	x0, 406000 <ferror@plt+0x42e0>
  40402c:	add	x0, x0, #0x544
  404030:	ret
  404034:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404038:	add	x0, x0, #0x549
  40403c:	ret
  404040:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404044:	add	x0, x0, #0x553
  404048:	ret
  40404c:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404050:	add	x0, x0, #0x557
  404054:	ret
  404058:	adrp	x0, 406000 <ferror@plt+0x42e0>
  40405c:	add	x0, x0, #0x55b
  404060:	ret
  404064:	adrp	x0, 406000 <ferror@plt+0x42e0>
  404068:	add	x0, x0, #0x537
  40406c:	ret
  404070:	adrp	x8, 417000 <ferror@plt+0x152e0>
  404074:	str	w0, [x8, #648]
  404078:	ret
  40407c:	sub	sp, sp, #0x80
  404080:	stp	x29, x30, [sp, #32]
  404084:	stp	x28, x27, [sp, #48]
  404088:	stp	x26, x25, [sp, #64]
  40408c:	stp	x24, x23, [sp, #80]
  404090:	stp	x22, x21, [sp, #96]
  404094:	stp	x20, x19, [sp, #112]
  404098:	add	x29, sp, #0x20
  40409c:	str	xzr, [x1]
  4040a0:	cbz	x0, 4040dc <ferror@plt+0x23bc>
  4040a4:	ldrb	w8, [x0]
  4040a8:	mov	x21, x0
  4040ac:	cbz	w8, 4040dc <ferror@plt+0x23bc>
  4040b0:	mov	x20, x2
  4040b4:	mov	x19, x1
  4040b8:	bl	401b20 <__ctype_b_loc@plt>
  4040bc:	ldr	x8, [x0]
  4040c0:	mov	x23, x0
  4040c4:	mov	x9, x21
  4040c8:	ldrb	w10, [x9], #1
  4040cc:	ldrh	w11, [x8, x10, lsl #1]
  4040d0:	tbnz	w11, #13, 4040c8 <ferror@plt+0x23a8>
  4040d4:	cmp	w10, #0x2d
  4040d8:	b.ne	4040f4 <ferror@plt+0x23d4>  // b.any
  4040dc:	mov	w21, #0xffffffea            	// #-22
  4040e0:	tbz	w21, #31, 404320 <ferror@plt+0x2600>
  4040e4:	neg	w19, w21
  4040e8:	bl	401cb0 <__errno_location@plt>
  4040ec:	str	w19, [x0]
  4040f0:	b	404320 <ferror@plt+0x2600>
  4040f4:	bl	401cb0 <__errno_location@plt>
  4040f8:	mov	x25, x0
  4040fc:	str	wzr, [x0]
  404100:	sub	x1, x29, #0x8
  404104:	mov	x0, x21
  404108:	mov	w2, wzr
  40410c:	stur	xzr, [x29, #-8]
  404110:	bl	401aa0 <strtoumax@plt>
  404114:	ldur	x24, [x29, #-8]
  404118:	str	x0, [sp, #16]
  40411c:	cmp	x24, x21
  404120:	b.eq	404138 <ferror@plt+0x2418>  // b.none
  404124:	add	x8, x0, #0x1
  404128:	cmp	x8, #0x1
  40412c:	b.hi	404150 <ferror@plt+0x2430>  // b.pmore
  404130:	ldr	w8, [x25]
  404134:	cbz	w8, 404150 <ferror@plt+0x2430>
  404138:	ldr	w8, [x25]
  40413c:	mov	w9, #0xffffffea            	// #-22
  404140:	cmp	w8, #0x0
  404144:	csneg	w21, w9, w8, eq  // eq = none
  404148:	tbz	w21, #31, 404320 <ferror@plt+0x2600>
  40414c:	b	4040e4 <ferror@plt+0x23c4>
  404150:	cbz	x24, 404310 <ferror@plt+0x25f0>
  404154:	ldrb	w8, [x24]
  404158:	cbz	w8, 404310 <ferror@plt+0x25f0>
  40415c:	mov	w28, wzr
  404160:	mov	w21, wzr
  404164:	mov	x22, xzr
  404168:	b	404180 <ferror@plt+0x2460>
  40416c:	mov	x27, xzr
  404170:	cbz	x22, 404208 <ferror@plt+0x24e8>
  404174:	mov	w21, #0xffffffea            	// #-22
  404178:	mov	w8, wzr
  40417c:	tbz	wzr, #0, 40431c <ferror@plt+0x25fc>
  404180:	ldrb	w8, [x24, #1]
  404184:	cmp	w8, #0x61
  404188:	b.le	4041c8 <ferror@plt+0x24a8>
  40418c:	cmp	w8, #0x62
  404190:	b.eq	4041d0 <ferror@plt+0x24b0>  // b.none
  404194:	cmp	w8, #0x69
  404198:	b.ne	4041dc <ferror@plt+0x24bc>  // b.any
  40419c:	ldrb	w9, [x24, #2]
  4041a0:	orr	w9, w9, #0x20
  4041a4:	cmp	w9, #0x62
  4041a8:	b.ne	4041b4 <ferror@plt+0x2494>  // b.any
  4041ac:	ldrb	w9, [x24, #3]
  4041b0:	cbz	w9, 404344 <ferror@plt+0x2624>
  4041b4:	cmp	w8, #0x42
  4041b8:	b.eq	4041d0 <ferror@plt+0x24b0>  // b.none
  4041bc:	cmp	w8, #0x62
  4041c0:	b.ne	4041d8 <ferror@plt+0x24b8>  // b.any
  4041c4:	b	4041d0 <ferror@plt+0x24b0>
  4041c8:	cmp	w8, #0x42
  4041cc:	b.ne	4041d8 <ferror@plt+0x24b8>  // b.any
  4041d0:	ldrb	w9, [x24, #2]
  4041d4:	cbz	w9, 40434c <ferror@plt+0x262c>
  4041d8:	cbz	w8, 404344 <ferror@plt+0x2624>
  4041dc:	bl	401990 <localeconv@plt>
  4041e0:	cbz	x0, 4041f0 <ferror@plt+0x24d0>
  4041e4:	ldr	x26, [x0]
  4041e8:	cbnz	x26, 4041f8 <ferror@plt+0x24d8>
  4041ec:	b	40416c <ferror@plt+0x244c>
  4041f0:	mov	x26, xzr
  4041f4:	cbz	x26, 40416c <ferror@plt+0x244c>
  4041f8:	mov	x0, x26
  4041fc:	bl	4018b0 <strlen@plt>
  404200:	mov	x27, x0
  404204:	cbnz	x22, 404174 <ferror@plt+0x2454>
  404208:	mov	w8, wzr
  40420c:	cbz	x26, 404288 <ferror@plt+0x2568>
  404210:	ldrb	w9, [x24]
  404214:	cbz	w9, 404294 <ferror@plt+0x2574>
  404218:	mov	x0, x26
  40421c:	mov	x1, x24
  404220:	mov	x2, x27
  404224:	bl	401a00 <strncmp@plt>
  404228:	cbnz	w0, 404174 <ferror@plt+0x2454>
  40422c:	add	x24, x24, x27
  404230:	ldrb	w8, [x24]
  404234:	cmp	w8, #0x30
  404238:	b.ne	40424c <ferror@plt+0x252c>  // b.any
  40423c:	ldrb	w8, [x24, #1]!
  404240:	add	w28, w28, #0x1
  404244:	cmp	w8, #0x30
  404248:	b.eq	40423c <ferror@plt+0x251c>  // b.none
  40424c:	ldr	x9, [x23]
  404250:	sxtb	x8, w8
  404254:	ldrh	w8, [x9, x8, lsl #1]
  404258:	tbnz	w8, #11, 4042a0 <ferror@plt+0x2580>
  40425c:	mov	x22, xzr
  404260:	stur	x24, [x29, #-8]
  404264:	cbz	x22, 404278 <ferror@plt+0x2558>
  404268:	ldur	x8, [x29, #-8]
  40426c:	cbz	x8, 4042f8 <ferror@plt+0x25d8>
  404270:	ldrb	w8, [x8]
  404274:	cbz	w8, 404304 <ferror@plt+0x25e4>
  404278:	ldur	x24, [x29, #-8]
  40427c:	mov	w8, #0x1                   	// #1
  404280:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  404284:	b	40431c <ferror@plt+0x25fc>
  404288:	mov	w21, #0xffffffea            	// #-22
  40428c:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  404290:	b	40431c <ferror@plt+0x25fc>
  404294:	mov	w21, #0xffffffea            	// #-22
  404298:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  40429c:	b	40431c <ferror@plt+0x25fc>
  4042a0:	sub	x1, x29, #0x8
  4042a4:	mov	x0, x24
  4042a8:	mov	w2, wzr
  4042ac:	str	wzr, [x25]
  4042b0:	stur	xzr, [x29, #-8]
  4042b4:	bl	401aa0 <strtoumax@plt>
  4042b8:	ldur	x8, [x29, #-8]
  4042bc:	mov	x22, x0
  4042c0:	cmp	x8, x24
  4042c4:	b.eq	4042dc <ferror@plt+0x25bc>  // b.none
  4042c8:	add	x8, x22, #0x1
  4042cc:	cmp	x8, #0x1
  4042d0:	b.hi	404264 <ferror@plt+0x2544>  // b.pmore
  4042d4:	ldr	w8, [x25]
  4042d8:	cbz	w8, 404264 <ferror@plt+0x2544>
  4042dc:	ldr	w9, [x25]
  4042e0:	mov	w10, #0xffffffea            	// #-22
  4042e4:	mov	w8, wzr
  4042e8:	cmp	w9, #0x0
  4042ec:	csneg	w21, w10, w9, eq  // eq = none
  4042f0:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  4042f4:	b	40431c <ferror@plt+0x25fc>
  4042f8:	mov	w21, #0xffffffea            	// #-22
  4042fc:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  404300:	b	40431c <ferror@plt+0x25fc>
  404304:	mov	w21, #0xffffffea            	// #-22
  404308:	tbnz	w8, #0, 404180 <ferror@plt+0x2460>
  40430c:	b	40431c <ferror@plt+0x25fc>
  404310:	mov	w21, wzr
  404314:	ldr	x8, [sp, #16]
  404318:	str	x8, [x19]
  40431c:	tbnz	w21, #31, 4040e4 <ferror@plt+0x23c4>
  404320:	mov	w0, w21
  404324:	ldp	x20, x19, [sp, #112]
  404328:	ldp	x22, x21, [sp, #96]
  40432c:	ldp	x24, x23, [sp, #80]
  404330:	ldp	x26, x25, [sp, #64]
  404334:	ldp	x28, x27, [sp, #48]
  404338:	ldp	x29, x30, [sp, #32]
  40433c:	add	sp, sp, #0x80
  404340:	ret
  404344:	mov	w23, #0x400                 	// #1024
  404348:	b	404350 <ferror@plt+0x2630>
  40434c:	mov	w23, #0x3e8                 	// #1000
  404350:	ldrsb	w24, [x24]
  404354:	adrp	x21, 406000 <ferror@plt+0x42e0>
  404358:	add	x21, x21, #0x56e
  40435c:	mov	w2, #0x9                   	// #9
  404360:	mov	x0, x21
  404364:	mov	w1, w24
  404368:	bl	401c20 <memchr@plt>
  40436c:	cbnz	x0, 40438c <ferror@plt+0x266c>
  404370:	adrp	x21, 406000 <ferror@plt+0x42e0>
  404374:	add	x21, x21, #0x577
  404378:	mov	w2, #0x9                   	// #9
  40437c:	mov	x0, x21
  404380:	mov	w1, w24
  404384:	bl	401c20 <memchr@plt>
  404388:	cbz	x0, 4040dc <ferror@plt+0x23bc>
  40438c:	sub	w8, w0, w21
  404390:	add	w24, w8, #0x1
  404394:	add	x0, sp, #0x10
  404398:	mov	w1, w23
  40439c:	mov	w2, w24
  4043a0:	bl	404460 <ferror@plt+0x2740>
  4043a4:	mov	w21, w0
  4043a8:	cbz	x20, 4043b0 <ferror@plt+0x2690>
  4043ac:	str	w24, [x20]
  4043b0:	cbz	x22, 404314 <ferror@plt+0x25f4>
  4043b4:	cbz	w24, 404314 <ferror@plt+0x25f4>
  4043b8:	mov	w8, #0x1                   	// #1
  4043bc:	add	x0, sp, #0x8
  4043c0:	mov	w1, w23
  4043c4:	mov	w2, w24
  4043c8:	str	x8, [sp, #8]
  4043cc:	bl	404460 <ferror@plt+0x2740>
  4043d0:	mov	w8, #0xa                   	// #10
  4043d4:	cmp	x22, #0xb
  4043d8:	b.cc	4043ec <ferror@plt+0x26cc>  // b.lo, b.ul, b.last
  4043dc:	add	x8, x8, x8, lsl #2
  4043e0:	lsl	x8, x8, #1
  4043e4:	cmp	x8, x22
  4043e8:	b.cc	4043dc <ferror@plt+0x26bc>  // b.lo, b.ul, b.last
  4043ec:	cmp	w28, #0x1
  4043f0:	b.lt	404404 <ferror@plt+0x26e4>  // b.tstop
  4043f4:	add	x8, x8, x8, lsl #2
  4043f8:	subs	w28, w28, #0x1
  4043fc:	lsl	x8, x8, #1
  404400:	b.ne	4043f4 <ferror@plt+0x26d4>  // b.any
  404404:	ldp	x10, x9, [sp, #8]
  404408:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40440c:	mov	w13, #0x1                   	// #1
  404410:	movk	x11, #0xcccd
  404414:	mov	w12, #0xa                   	// #10
  404418:	b	40442c <ferror@plt+0x270c>
  40441c:	cmp	x22, #0x9
  404420:	mov	x22, x14
  404424:	mov	x13, x15
  404428:	b.ls	404458 <ferror@plt+0x2738>  // b.plast
  40442c:	umulh	x14, x22, x11
  404430:	lsr	x14, x14, #3
  404434:	add	x15, x13, x13, lsl #2
  404438:	msub	x16, x14, x12, x22
  40443c:	lsl	x15, x15, #1
  404440:	cbz	x16, 40441c <ferror@plt+0x26fc>
  404444:	udiv	x13, x8, x13
  404448:	udiv	x13, x13, x16
  40444c:	udiv	x13, x10, x13
  404450:	add	x9, x9, x13
  404454:	b	40441c <ferror@plt+0x26fc>
  404458:	str	x9, [sp, #16]
  40445c:	b	404314 <ferror@plt+0x25f4>
  404460:	cbz	w2, 404488 <ferror@plt+0x2768>
  404464:	sxtw	x8, w1
  404468:	ldr	x9, [x0]
  40446c:	umulh	x10, x8, x9
  404470:	cmp	xzr, x10
  404474:	b.ne	404490 <ferror@plt+0x2770>  // b.any
  404478:	sub	w2, w2, #0x1
  40447c:	mul	x9, x9, x8
  404480:	str	x9, [x0]
  404484:	cbnz	w2, 404468 <ferror@plt+0x2748>
  404488:	mov	w0, wzr
  40448c:	ret
  404490:	mov	w0, #0xffffffde            	// #-34
  404494:	ret
  404498:	stp	x29, x30, [sp, #-16]!
  40449c:	mov	x2, xzr
  4044a0:	mov	x29, sp
  4044a4:	bl	40407c <ferror@plt+0x235c>
  4044a8:	ldp	x29, x30, [sp], #16
  4044ac:	ret
  4044b0:	stp	x29, x30, [sp, #-48]!
  4044b4:	stp	x22, x21, [sp, #16]
  4044b8:	stp	x20, x19, [sp, #32]
  4044bc:	mov	x20, x1
  4044c0:	mov	x19, x0
  4044c4:	mov	x21, x0
  4044c8:	mov	x29, sp
  4044cc:	cbz	x0, 4044fc <ferror@plt+0x27dc>
  4044d0:	ldrb	w22, [x19]
  4044d4:	mov	x21, x19
  4044d8:	cbz	w22, 4044fc <ferror@plt+0x27dc>
  4044dc:	mov	x21, x19
  4044e0:	bl	401b20 <__ctype_b_loc@plt>
  4044e4:	ldr	x8, [x0]
  4044e8:	and	x9, x22, #0xff
  4044ec:	ldrh	w8, [x8, x9, lsl #1]
  4044f0:	tbz	w8, #11, 4044fc <ferror@plt+0x27dc>
  4044f4:	ldrb	w22, [x21, #1]!
  4044f8:	cbnz	w22, 4044e0 <ferror@plt+0x27c0>
  4044fc:	cbz	x20, 404504 <ferror@plt+0x27e4>
  404500:	str	x21, [x20]
  404504:	cmp	x21, x19
  404508:	b.ls	40451c <ferror@plt+0x27fc>  // b.plast
  40450c:	ldrb	w8, [x21]
  404510:	cmp	w8, #0x0
  404514:	cset	w0, eq  // eq = none
  404518:	b	404520 <ferror@plt+0x2800>
  40451c:	mov	w0, wzr
  404520:	ldp	x20, x19, [sp, #32]
  404524:	ldp	x22, x21, [sp, #16]
  404528:	ldp	x29, x30, [sp], #48
  40452c:	ret
  404530:	stp	x29, x30, [sp, #-48]!
  404534:	stp	x22, x21, [sp, #16]
  404538:	stp	x20, x19, [sp, #32]
  40453c:	mov	x20, x1
  404540:	mov	x19, x0
  404544:	mov	x21, x0
  404548:	mov	x29, sp
  40454c:	cbz	x0, 40457c <ferror@plt+0x285c>
  404550:	ldrb	w22, [x19]
  404554:	mov	x21, x19
  404558:	cbz	w22, 40457c <ferror@plt+0x285c>
  40455c:	mov	x21, x19
  404560:	bl	401b20 <__ctype_b_loc@plt>
  404564:	ldr	x8, [x0]
  404568:	and	x9, x22, #0xff
  40456c:	ldrh	w8, [x8, x9, lsl #1]
  404570:	tbz	w8, #12, 40457c <ferror@plt+0x285c>
  404574:	ldrb	w22, [x21, #1]!
  404578:	cbnz	w22, 404560 <ferror@plt+0x2840>
  40457c:	cbz	x20, 404584 <ferror@plt+0x2864>
  404580:	str	x21, [x20]
  404584:	cmp	x21, x19
  404588:	b.ls	40459c <ferror@plt+0x287c>  // b.plast
  40458c:	ldrb	w8, [x21]
  404590:	cmp	w8, #0x0
  404594:	cset	w0, eq  // eq = none
  404598:	b	4045a0 <ferror@plt+0x2880>
  40459c:	mov	w0, wzr
  4045a0:	ldp	x20, x19, [sp, #32]
  4045a4:	ldp	x22, x21, [sp, #16]
  4045a8:	ldp	x29, x30, [sp], #48
  4045ac:	ret
  4045b0:	sub	sp, sp, #0x100
  4045b4:	stp	x29, x30, [sp, #208]
  4045b8:	add	x29, sp, #0xd0
  4045bc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4045c0:	mov	x9, sp
  4045c4:	sub	x10, x29, #0x50
  4045c8:	stp	x22, x21, [sp, #224]
  4045cc:	stp	x20, x19, [sp, #240]
  4045d0:	mov	x20, x1
  4045d4:	mov	x19, x0
  4045d8:	movk	x8, #0xff80, lsl #32
  4045dc:	add	x11, x29, #0x30
  4045e0:	add	x9, x9, #0x80
  4045e4:	add	x22, x10, #0x30
  4045e8:	stp	x2, x3, [x29, #-80]
  4045ec:	stp	x4, x5, [x29, #-64]
  4045f0:	stp	x6, x7, [x29, #-48]
  4045f4:	stp	q1, q2, [sp, #16]
  4045f8:	stp	q3, q4, [sp, #48]
  4045fc:	str	q0, [sp]
  404600:	stp	q5, q6, [sp, #80]
  404604:	str	q7, [sp, #112]
  404608:	stp	x9, x8, [x29, #-16]
  40460c:	stp	x11, x22, [x29, #-32]
  404610:	ldursw	x8, [x29, #-8]
  404614:	tbz	w8, #31, 404628 <ferror@plt+0x2908>
  404618:	add	w9, w8, #0x8
  40461c:	cmp	w9, #0x0
  404620:	stur	w9, [x29, #-8]
  404624:	b.le	404688 <ferror@plt+0x2968>
  404628:	ldur	x8, [x29, #-32]
  40462c:	add	x9, x8, #0x8
  404630:	stur	x9, [x29, #-32]
  404634:	ldr	x1, [x8]
  404638:	cbz	x1, 4046a4 <ferror@plt+0x2984>
  40463c:	ldursw	x8, [x29, #-8]
  404640:	tbz	w8, #31, 404654 <ferror@plt+0x2934>
  404644:	add	w9, w8, #0x8
  404648:	cmp	w9, #0x0
  40464c:	stur	w9, [x29, #-8]
  404650:	b.le	404698 <ferror@plt+0x2978>
  404654:	ldur	x8, [x29, #-32]
  404658:	add	x9, x8, #0x8
  40465c:	stur	x9, [x29, #-32]
  404660:	ldr	x21, [x8]
  404664:	cbz	x21, 4046a4 <ferror@plt+0x2984>
  404668:	mov	x0, x19
  40466c:	bl	401b00 <strcmp@plt>
  404670:	cbz	w0, 4046c0 <ferror@plt+0x29a0>
  404674:	mov	x0, x19
  404678:	mov	x1, x21
  40467c:	bl	401b00 <strcmp@plt>
  404680:	cbnz	w0, 404610 <ferror@plt+0x28f0>
  404684:	b	4046c4 <ferror@plt+0x29a4>
  404688:	add	x8, x22, x8
  40468c:	ldr	x1, [x8]
  404690:	cbnz	x1, 40463c <ferror@plt+0x291c>
  404694:	b	4046a4 <ferror@plt+0x2984>
  404698:	add	x8, x22, x8
  40469c:	ldr	x21, [x8]
  4046a0:	cbnz	x21, 404668 <ferror@plt+0x2948>
  4046a4:	adrp	x8, 417000 <ferror@plt+0x152e0>
  4046a8:	ldr	w0, [x8, #648]
  4046ac:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4046b0:	add	x1, x1, #0x580
  4046b4:	mov	x2, x20
  4046b8:	mov	x3, x19
  4046bc:	bl	401c70 <errx@plt>
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	ldp	x20, x19, [sp, #240]
  4046c8:	ldp	x22, x21, [sp, #224]
  4046cc:	ldp	x29, x30, [sp, #208]
  4046d0:	add	sp, sp, #0x100
  4046d4:	ret
  4046d8:	cbz	x1, 4046fc <ferror@plt+0x29dc>
  4046dc:	sxtb	w8, w2
  4046e0:	ldrsb	w9, [x0]
  4046e4:	cbz	w9, 4046fc <ferror@plt+0x29dc>
  4046e8:	cmp	w8, w9
  4046ec:	b.eq	404700 <ferror@plt+0x29e0>  // b.none
  4046f0:	sub	x1, x1, #0x1
  4046f4:	add	x0, x0, #0x1
  4046f8:	cbnz	x1, 4046e0 <ferror@plt+0x29c0>
  4046fc:	mov	x0, xzr
  404700:	ret
  404704:	stp	x29, x30, [sp, #-32]!
  404708:	stp	x20, x19, [sp, #16]
  40470c:	mov	x29, sp
  404710:	mov	x20, x1
  404714:	mov	x19, x0
  404718:	bl	404758 <ferror@plt+0x2a38>
  40471c:	cmp	w0, w0, sxth
  404720:	b.ne	404730 <ferror@plt+0x2a10>  // b.any
  404724:	ldp	x20, x19, [sp, #16]
  404728:	ldp	x29, x30, [sp], #32
  40472c:	ret
  404730:	bl	401cb0 <__errno_location@plt>
  404734:	mov	w8, #0x22                  	// #34
  404738:	str	w8, [x0]
  40473c:	adrp	x8, 417000 <ferror@plt+0x152e0>
  404740:	ldr	w0, [x8, #648]
  404744:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404748:	add	x1, x1, #0x580
  40474c:	mov	x2, x20
  404750:	mov	x3, x19
  404754:	bl	401cf0 <err@plt>
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	stp	x20, x19, [sp, #16]
  404760:	mov	x29, sp
  404764:	mov	x20, x1
  404768:	mov	x19, x0
  40476c:	bl	404830 <ferror@plt+0x2b10>
  404770:	cmp	x0, w0, sxtw
  404774:	b.ne	404784 <ferror@plt+0x2a64>  // b.any
  404778:	ldp	x20, x19, [sp, #16]
  40477c:	ldp	x29, x30, [sp], #32
  404780:	ret
  404784:	bl	401cb0 <__errno_location@plt>
  404788:	mov	w8, #0x22                  	// #34
  40478c:	str	w8, [x0]
  404790:	adrp	x8, 417000 <ferror@plt+0x152e0>
  404794:	ldr	w0, [x8, #648]
  404798:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40479c:	add	x1, x1, #0x580
  4047a0:	mov	x2, x20
  4047a4:	mov	x3, x19
  4047a8:	bl	401cf0 <err@plt>
  4047ac:	stp	x29, x30, [sp, #-16]!
  4047b0:	mov	w2, #0xa                   	// #10
  4047b4:	mov	x29, sp
  4047b8:	bl	4047c4 <ferror@plt+0x2aa4>
  4047bc:	ldp	x29, x30, [sp], #16
  4047c0:	ret
  4047c4:	stp	x29, x30, [sp, #-32]!
  4047c8:	stp	x20, x19, [sp, #16]
  4047cc:	mov	x29, sp
  4047d0:	mov	x20, x1
  4047d4:	mov	x19, x0
  4047d8:	bl	4048e8 <ferror@plt+0x2bc8>
  4047dc:	cmp	w0, #0x10, lsl #12
  4047e0:	b.cs	4047f0 <ferror@plt+0x2ad0>  // b.hs, b.nlast
  4047e4:	ldp	x20, x19, [sp, #16]
  4047e8:	ldp	x29, x30, [sp], #32
  4047ec:	ret
  4047f0:	bl	401cb0 <__errno_location@plt>
  4047f4:	mov	w8, #0x22                  	// #34
  4047f8:	str	w8, [x0]
  4047fc:	adrp	x8, 417000 <ferror@plt+0x152e0>
  404800:	ldr	w0, [x8, #648]
  404804:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404808:	add	x1, x1, #0x580
  40480c:	mov	x2, x20
  404810:	mov	x3, x19
  404814:	bl	401cf0 <err@plt>
  404818:	stp	x29, x30, [sp, #-16]!
  40481c:	mov	w2, #0x10                  	// #16
  404820:	mov	x29, sp
  404824:	bl	4047c4 <ferror@plt+0x2aa4>
  404828:	ldp	x29, x30, [sp], #16
  40482c:	ret
  404830:	stp	x29, x30, [sp, #-48]!
  404834:	mov	x29, sp
  404838:	str	x21, [sp, #16]
  40483c:	stp	x20, x19, [sp, #32]
  404840:	mov	x20, x1
  404844:	mov	x19, x0
  404848:	str	xzr, [x29, #24]
  40484c:	bl	401cb0 <__errno_location@plt>
  404850:	mov	x21, x0
  404854:	str	wzr, [x0]
  404858:	cbz	x19, 4048a4 <ferror@plt+0x2b84>
  40485c:	ldrb	w8, [x19]
  404860:	cbz	w8, 4048a4 <ferror@plt+0x2b84>
  404864:	add	x1, x29, #0x18
  404868:	mov	w2, #0xa                   	// #10
  40486c:	mov	x0, x19
  404870:	bl	4018f0 <strtoimax@plt>
  404874:	ldr	w8, [x21]
  404878:	cbnz	w8, 4048a4 <ferror@plt+0x2b84>
  40487c:	ldr	x8, [x29, #24]
  404880:	cmp	x8, x19
  404884:	b.eq	4048a4 <ferror@plt+0x2b84>  // b.none
  404888:	cbz	x8, 404894 <ferror@plt+0x2b74>
  40488c:	ldrb	w8, [x8]
  404890:	cbnz	w8, 4048a4 <ferror@plt+0x2b84>
  404894:	ldp	x20, x19, [sp, #32]
  404898:	ldr	x21, [sp, #16]
  40489c:	ldp	x29, x30, [sp], #48
  4048a0:	ret
  4048a4:	ldr	w8, [x21]
  4048a8:	adrp	x9, 417000 <ferror@plt+0x152e0>
  4048ac:	ldr	w0, [x9, #648]
  4048b0:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4048b4:	add	x1, x1, #0x580
  4048b8:	mov	x2, x20
  4048bc:	mov	x3, x19
  4048c0:	cmp	w8, #0x22
  4048c4:	b.ne	4048cc <ferror@plt+0x2bac>  // b.any
  4048c8:	bl	401cf0 <err@plt>
  4048cc:	bl	401c70 <errx@plt>
  4048d0:	stp	x29, x30, [sp, #-16]!
  4048d4:	mov	w2, #0xa                   	// #10
  4048d8:	mov	x29, sp
  4048dc:	bl	4048e8 <ferror@plt+0x2bc8>
  4048e0:	ldp	x29, x30, [sp], #16
  4048e4:	ret
  4048e8:	stp	x29, x30, [sp, #-32]!
  4048ec:	stp	x20, x19, [sp, #16]
  4048f0:	mov	x29, sp
  4048f4:	mov	x20, x1
  4048f8:	mov	x19, x0
  4048fc:	bl	40496c <ferror@plt+0x2c4c>
  404900:	lsr	x8, x0, #32
  404904:	cbnz	x8, 404914 <ferror@plt+0x2bf4>
  404908:	ldp	x20, x19, [sp, #16]
  40490c:	ldp	x29, x30, [sp], #32
  404910:	ret
  404914:	bl	401cb0 <__errno_location@plt>
  404918:	mov	w8, #0x22                  	// #34
  40491c:	str	w8, [x0]
  404920:	adrp	x8, 417000 <ferror@plt+0x152e0>
  404924:	ldr	w0, [x8, #648]
  404928:	adrp	x1, 406000 <ferror@plt+0x42e0>
  40492c:	add	x1, x1, #0x580
  404930:	mov	x2, x20
  404934:	mov	x3, x19
  404938:	bl	401cf0 <err@plt>
  40493c:	stp	x29, x30, [sp, #-16]!
  404940:	mov	w2, #0x10                  	// #16
  404944:	mov	x29, sp
  404948:	bl	4048e8 <ferror@plt+0x2bc8>
  40494c:	ldp	x29, x30, [sp], #16
  404950:	ret
  404954:	stp	x29, x30, [sp, #-16]!
  404958:	mov	w2, #0xa                   	// #10
  40495c:	mov	x29, sp
  404960:	bl	40496c <ferror@plt+0x2c4c>
  404964:	ldp	x29, x30, [sp], #16
  404968:	ret
  40496c:	sub	sp, sp, #0x40
  404970:	stp	x29, x30, [sp, #16]
  404974:	stp	x22, x21, [sp, #32]
  404978:	stp	x20, x19, [sp, #48]
  40497c:	add	x29, sp, #0x10
  404980:	mov	w22, w2
  404984:	mov	x20, x1
  404988:	mov	x19, x0
  40498c:	str	xzr, [sp, #8]
  404990:	bl	401cb0 <__errno_location@plt>
  404994:	mov	x21, x0
  404998:	str	wzr, [x0]
  40499c:	cbz	x19, 4049ec <ferror@plt+0x2ccc>
  4049a0:	ldrb	w8, [x19]
  4049a4:	cbz	w8, 4049ec <ferror@plt+0x2ccc>
  4049a8:	add	x1, sp, #0x8
  4049ac:	mov	x0, x19
  4049b0:	mov	w2, w22
  4049b4:	bl	401aa0 <strtoumax@plt>
  4049b8:	ldr	w8, [x21]
  4049bc:	cbnz	w8, 4049ec <ferror@plt+0x2ccc>
  4049c0:	ldr	x8, [sp, #8]
  4049c4:	cmp	x8, x19
  4049c8:	b.eq	4049ec <ferror@plt+0x2ccc>  // b.none
  4049cc:	cbz	x8, 4049d8 <ferror@plt+0x2cb8>
  4049d0:	ldrb	w8, [x8]
  4049d4:	cbnz	w8, 4049ec <ferror@plt+0x2ccc>
  4049d8:	ldp	x20, x19, [sp, #48]
  4049dc:	ldp	x22, x21, [sp, #32]
  4049e0:	ldp	x29, x30, [sp, #16]
  4049e4:	add	sp, sp, #0x40
  4049e8:	ret
  4049ec:	ldr	w8, [x21]
  4049f0:	adrp	x9, 417000 <ferror@plt+0x152e0>
  4049f4:	ldr	w0, [x9, #648]
  4049f8:	adrp	x1, 406000 <ferror@plt+0x42e0>
  4049fc:	add	x1, x1, #0x580
  404a00:	mov	x2, x20
  404a04:	mov	x3, x19
  404a08:	cmp	w8, #0x22
  404a0c:	b.ne	404a14 <ferror@plt+0x2cf4>  // b.any
  404a10:	bl	401cf0 <err@plt>
  404a14:	bl	401c70 <errx@plt>
  404a18:	stp	x29, x30, [sp, #-16]!
  404a1c:	mov	w2, #0x10                  	// #16
  404a20:	mov	x29, sp
  404a24:	bl	40496c <ferror@plt+0x2c4c>
  404a28:	ldp	x29, x30, [sp], #16
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-48]!
  404a34:	mov	x29, sp
  404a38:	str	x21, [sp, #16]
  404a3c:	stp	x20, x19, [sp, #32]
  404a40:	mov	x20, x1
  404a44:	mov	x19, x0
  404a48:	str	xzr, [x29, #24]
  404a4c:	bl	401cb0 <__errno_location@plt>
  404a50:	mov	x21, x0
  404a54:	str	wzr, [x0]
  404a58:	cbz	x19, 404aa0 <ferror@plt+0x2d80>
  404a5c:	ldrb	w8, [x19]
  404a60:	cbz	w8, 404aa0 <ferror@plt+0x2d80>
  404a64:	add	x1, x29, #0x18
  404a68:	mov	x0, x19
  404a6c:	bl	401900 <strtod@plt>
  404a70:	ldr	w8, [x21]
  404a74:	cbnz	w8, 404aa0 <ferror@plt+0x2d80>
  404a78:	ldr	x8, [x29, #24]
  404a7c:	cmp	x8, x19
  404a80:	b.eq	404aa0 <ferror@plt+0x2d80>  // b.none
  404a84:	cbz	x8, 404a90 <ferror@plt+0x2d70>
  404a88:	ldrb	w8, [x8]
  404a8c:	cbnz	w8, 404aa0 <ferror@plt+0x2d80>
  404a90:	ldp	x20, x19, [sp, #32]
  404a94:	ldr	x21, [sp, #16]
  404a98:	ldp	x29, x30, [sp], #48
  404a9c:	ret
  404aa0:	ldr	w8, [x21]
  404aa4:	adrp	x9, 417000 <ferror@plt+0x152e0>
  404aa8:	ldr	w0, [x9, #648]
  404aac:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404ab0:	add	x1, x1, #0x580
  404ab4:	mov	x2, x20
  404ab8:	mov	x3, x19
  404abc:	cmp	w8, #0x22
  404ac0:	b.ne	404ac8 <ferror@plt+0x2da8>  // b.any
  404ac4:	bl	401cf0 <err@plt>
  404ac8:	bl	401c70 <errx@plt>
  404acc:	stp	x29, x30, [sp, #-48]!
  404ad0:	mov	x29, sp
  404ad4:	str	x21, [sp, #16]
  404ad8:	stp	x20, x19, [sp, #32]
  404adc:	mov	x20, x1
  404ae0:	mov	x19, x0
  404ae4:	str	xzr, [x29, #24]
  404ae8:	bl	401cb0 <__errno_location@plt>
  404aec:	mov	x21, x0
  404af0:	str	wzr, [x0]
  404af4:	cbz	x19, 404b40 <ferror@plt+0x2e20>
  404af8:	ldrb	w8, [x19]
  404afc:	cbz	w8, 404b40 <ferror@plt+0x2e20>
  404b00:	add	x1, x29, #0x18
  404b04:	mov	w2, #0xa                   	// #10
  404b08:	mov	x0, x19
  404b0c:	bl	401b50 <strtol@plt>
  404b10:	ldr	w8, [x21]
  404b14:	cbnz	w8, 404b40 <ferror@plt+0x2e20>
  404b18:	ldr	x8, [x29, #24]
  404b1c:	cmp	x8, x19
  404b20:	b.eq	404b40 <ferror@plt+0x2e20>  // b.none
  404b24:	cbz	x8, 404b30 <ferror@plt+0x2e10>
  404b28:	ldrb	w8, [x8]
  404b2c:	cbnz	w8, 404b40 <ferror@plt+0x2e20>
  404b30:	ldp	x20, x19, [sp, #32]
  404b34:	ldr	x21, [sp, #16]
  404b38:	ldp	x29, x30, [sp], #48
  404b3c:	ret
  404b40:	ldr	w8, [x21]
  404b44:	adrp	x9, 417000 <ferror@plt+0x152e0>
  404b48:	ldr	w0, [x9, #648]
  404b4c:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404b50:	add	x1, x1, #0x580
  404b54:	mov	x2, x20
  404b58:	mov	x3, x19
  404b5c:	cmp	w8, #0x22
  404b60:	b.ne	404b68 <ferror@plt+0x2e48>  // b.any
  404b64:	bl	401cf0 <err@plt>
  404b68:	bl	401c70 <errx@plt>
  404b6c:	stp	x29, x30, [sp, #-48]!
  404b70:	mov	x29, sp
  404b74:	str	x21, [sp, #16]
  404b78:	stp	x20, x19, [sp, #32]
  404b7c:	mov	x20, x1
  404b80:	mov	x19, x0
  404b84:	str	xzr, [x29, #24]
  404b88:	bl	401cb0 <__errno_location@plt>
  404b8c:	mov	x21, x0
  404b90:	str	wzr, [x0]
  404b94:	cbz	x19, 404be0 <ferror@plt+0x2ec0>
  404b98:	ldrb	w8, [x19]
  404b9c:	cbz	w8, 404be0 <ferror@plt+0x2ec0>
  404ba0:	add	x1, x29, #0x18
  404ba4:	mov	w2, #0xa                   	// #10
  404ba8:	mov	x0, x19
  404bac:	bl	4018a0 <strtoul@plt>
  404bb0:	ldr	w8, [x21]
  404bb4:	cbnz	w8, 404be0 <ferror@plt+0x2ec0>
  404bb8:	ldr	x8, [x29, #24]
  404bbc:	cmp	x8, x19
  404bc0:	b.eq	404be0 <ferror@plt+0x2ec0>  // b.none
  404bc4:	cbz	x8, 404bd0 <ferror@plt+0x2eb0>
  404bc8:	ldrb	w8, [x8]
  404bcc:	cbnz	w8, 404be0 <ferror@plt+0x2ec0>
  404bd0:	ldp	x20, x19, [sp, #32]
  404bd4:	ldr	x21, [sp, #16]
  404bd8:	ldp	x29, x30, [sp], #48
  404bdc:	ret
  404be0:	ldr	w8, [x21]
  404be4:	adrp	x9, 417000 <ferror@plt+0x152e0>
  404be8:	ldr	w0, [x9, #648]
  404bec:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404bf0:	add	x1, x1, #0x580
  404bf4:	mov	x2, x20
  404bf8:	mov	x3, x19
  404bfc:	cmp	w8, #0x22
  404c00:	b.ne	404c08 <ferror@plt+0x2ee8>  // b.any
  404c04:	bl	401cf0 <err@plt>
  404c08:	bl	401c70 <errx@plt>
  404c0c:	sub	sp, sp, #0x30
  404c10:	stp	x20, x19, [sp, #32]
  404c14:	mov	x20, x1
  404c18:	add	x1, sp, #0x8
  404c1c:	stp	x29, x30, [sp, #16]
  404c20:	add	x29, sp, #0x10
  404c24:	mov	x19, x0
  404c28:	bl	404498 <ferror@plt+0x2778>
  404c2c:	cbnz	w0, 404c44 <ferror@plt+0x2f24>
  404c30:	ldr	x0, [sp, #8]
  404c34:	ldp	x20, x19, [sp, #32]
  404c38:	ldp	x29, x30, [sp, #16]
  404c3c:	add	sp, sp, #0x30
  404c40:	ret
  404c44:	bl	401cb0 <__errno_location@plt>
  404c48:	adrp	x9, 417000 <ferror@plt+0x152e0>
  404c4c:	ldr	w8, [x0]
  404c50:	ldr	w0, [x9, #648]
  404c54:	adrp	x1, 406000 <ferror@plt+0x42e0>
  404c58:	add	x1, x1, #0x580
  404c5c:	mov	x2, x20
  404c60:	mov	x3, x19
  404c64:	cbnz	w8, 404c6c <ferror@plt+0x2f4c>
  404c68:	bl	401c70 <errx@plt>
  404c6c:	bl	401cf0 <err@plt>
  404c70:	stp	x29, x30, [sp, #-32]!
  404c74:	str	x19, [sp, #16]
  404c78:	mov	x19, x1
  404c7c:	mov	x1, x2
  404c80:	mov	x29, sp
  404c84:	bl	404a30 <ferror@plt+0x2d10>
  404c88:	fcvtzs	x8, d0
  404c8c:	mov	x9, #0x848000000000        	// #145685290680320
  404c90:	movk	x9, #0x412e, lsl #48
  404c94:	scvtf	d1, x8
  404c98:	fmov	d2, x9
  404c9c:	fsub	d0, d0, d1
  404ca0:	fmul	d0, d0, d2
  404ca4:	fcvtzs	x9, d0
  404ca8:	stp	x8, x9, [x19]
  404cac:	ldr	x19, [sp, #16]
  404cb0:	ldp	x29, x30, [sp], #32
  404cb4:	ret
  404cb8:	and	w8, w0, #0xf000
  404cbc:	sub	w8, w8, #0x1, lsl #12
  404cc0:	lsr	w9, w8, #12
  404cc4:	cmp	w9, #0xb
  404cc8:	mov	w8, wzr
  404ccc:	b.hi	404d20 <ferror@plt+0x3000>  // b.pmore
  404cd0:	adrp	x10, 406000 <ferror@plt+0x42e0>
  404cd4:	add	x10, x10, #0x562
  404cd8:	adr	x11, 404cec <ferror@plt+0x2fcc>
  404cdc:	ldrb	w12, [x10, x9]
  404ce0:	add	x11, x11, x12, lsl #2
  404ce4:	mov	w9, #0x64                  	// #100
  404ce8:	br	x11
  404cec:	mov	w9, #0x70                  	// #112
  404cf0:	b	404d18 <ferror@plt+0x2ff8>
  404cf4:	mov	w9, #0x63                  	// #99
  404cf8:	b	404d18 <ferror@plt+0x2ff8>
  404cfc:	mov	w9, #0x62                  	// #98
  404d00:	b	404d18 <ferror@plt+0x2ff8>
  404d04:	mov	w9, #0x6c                  	// #108
  404d08:	b	404d18 <ferror@plt+0x2ff8>
  404d0c:	mov	w9, #0x73                  	// #115
  404d10:	b	404d18 <ferror@plt+0x2ff8>
  404d14:	mov	w9, #0x2d                  	// #45
  404d18:	mov	w8, #0x1                   	// #1
  404d1c:	strb	w9, [x1]
  404d20:	tst	w0, #0x100
  404d24:	mov	w9, #0x72                  	// #114
  404d28:	mov	w10, #0x2d                  	// #45
  404d2c:	add	x11, x1, x8
  404d30:	mov	w12, #0x77                  	// #119
  404d34:	csel	w17, w10, w9, eq  // eq = none
  404d38:	tst	w0, #0x80
  404d3c:	mov	w14, #0x53                  	// #83
  404d40:	mov	w15, #0x73                  	// #115
  404d44:	mov	w16, #0x78                  	// #120
  404d48:	strb	w17, [x11]
  404d4c:	csel	w17, w10, w12, eq  // eq = none
  404d50:	tst	w0, #0x40
  404d54:	orr	x13, x8, #0x2
  404d58:	strb	w17, [x11, #1]
  404d5c:	csel	w11, w15, w14, ne  // ne = any
  404d60:	csel	w17, w16, w10, ne  // ne = any
  404d64:	tst	w0, #0x800
  404d68:	csel	w11, w17, w11, eq  // eq = none
  404d6c:	add	x13, x13, x1
  404d70:	tst	w0, #0x20
  404d74:	strb	w11, [x13]
  404d78:	csel	w11, w10, w9, eq  // eq = none
  404d7c:	tst	w0, #0x10
  404d80:	strb	w11, [x13, #1]
  404d84:	csel	w11, w10, w12, eq  // eq = none
  404d88:	tst	w0, #0x8
  404d8c:	csel	w14, w15, w14, ne  // ne = any
  404d90:	csel	w15, w16, w10, ne  // ne = any
  404d94:	tst	w0, #0x400
  404d98:	orr	x8, x8, #0x6
  404d9c:	csel	w14, w15, w14, eq  // eq = none
  404da0:	tst	w0, #0x4
  404da4:	add	x8, x8, x1
  404da8:	csel	w9, w10, w9, eq  // eq = none
  404dac:	tst	w0, #0x2
  404db0:	mov	w17, #0x54                  	// #84
  404db4:	strb	w11, [x13, #2]
  404db8:	mov	w11, #0x74                  	// #116
  404dbc:	strb	w14, [x13, #3]
  404dc0:	strb	w9, [x8]
  404dc4:	csel	w9, w10, w12, eq  // eq = none
  404dc8:	tst	w0, #0x1
  404dcc:	strb	w9, [x8, #1]
  404dd0:	csel	w9, w11, w17, ne  // ne = any
  404dd4:	csel	w10, w16, w10, ne  // ne = any
  404dd8:	tst	w0, #0x200
  404ddc:	csel	w9, w10, w9, eq  // eq = none
  404de0:	mov	x0, x1
  404de4:	strb	w9, [x8, #2]
  404de8:	strb	wzr, [x8, #3]
  404dec:	ret
  404df0:	sub	sp, sp, #0x60
  404df4:	stp	x22, x21, [sp, #64]
  404df8:	stp	x20, x19, [sp, #80]
  404dfc:	mov	x21, x1
  404e00:	mov	w20, w0
  404e04:	add	x22, sp, #0x8
  404e08:	stp	x29, x30, [sp, #48]
  404e0c:	add	x29, sp, #0x30
  404e10:	tbz	w0, #1, 404e20 <ferror@plt+0x3100>
  404e14:	orr	x22, x22, #0x1
  404e18:	mov	w8, #0x20                  	// #32
  404e1c:	strb	w8, [sp, #8]
  404e20:	mov	x0, x21
  404e24:	bl	404fc0 <ferror@plt+0x32a0>
  404e28:	cbz	w0, 404e4c <ferror@plt+0x312c>
  404e2c:	mov	w8, #0x6667                	// #26215
  404e30:	movk	w8, #0x6666, lsl #16
  404e34:	smull	x8, w0, w8
  404e38:	lsr	x9, x8, #63
  404e3c:	asr	x8, x8, #34
  404e40:	add	w8, w8, w9
  404e44:	sxtw	x9, w8
  404e48:	b	404e50 <ferror@plt+0x3130>
  404e4c:	mov	x9, xzr
  404e50:	adrp	x8, 406000 <ferror@plt+0x42e0>
  404e54:	add	x8, x8, #0x589
  404e58:	ldrb	w11, [x8, x9]
  404e5c:	mov	x10, #0xffffffffffffffff    	// #-1
  404e60:	lsl	x8, x10, x0
  404e64:	bic	x8, x21, x8
  404e68:	cmp	w0, #0x0
  404e6c:	mov	x10, x22
  404e70:	lsr	x19, x21, x0
  404e74:	csel	x8, x8, xzr, ne  // ne = any
  404e78:	strb	w11, [x10], #1
  404e7c:	tbz	w20, #0, 404e90 <ferror@plt+0x3170>
  404e80:	cbz	x9, 404e90 <ferror@plt+0x3170>
  404e84:	mov	w9, #0x4269                	// #17001
  404e88:	add	x10, x22, #0x3
  404e8c:	sturh	w9, [x22, #1]
  404e90:	strb	wzr, [x10]
  404e94:	cbz	x8, 404edc <ferror@plt+0x31bc>
  404e98:	sub	w9, w0, #0xa
  404e9c:	lsr	x8, x8, x9
  404ea0:	tbnz	w20, #2, 404ee8 <ferror@plt+0x31c8>
  404ea4:	mov	x10, #0xf5c3                	// #62915
  404ea8:	movk	x10, #0x5c28, lsl #16
  404eac:	add	x9, x8, #0x32
  404eb0:	movk	x10, #0xc28f, lsl #32
  404eb4:	movk	x10, #0x28f5, lsl #48
  404eb8:	sub	x8, x8, #0x3b6
  404ebc:	lsr	x9, x9, #2
  404ec0:	cmp	x8, #0x64
  404ec4:	umulh	x8, x9, x10
  404ec8:	lsr	x8, x8, #2
  404ecc:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  404ed0:	cinc	w19, w19, cc  // cc = lo, ul, last
  404ed4:	cbnz	x20, 404f18 <ferror@plt+0x31f8>
  404ed8:	b	404f88 <ferror@plt+0x3268>
  404edc:	mov	x20, xzr
  404ee0:	cbnz	x20, 404f18 <ferror@plt+0x31f8>
  404ee4:	b	404f88 <ferror@plt+0x3268>
  404ee8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404eec:	add	x8, x8, #0x5
  404ef0:	movk	x9, #0xcccd
  404ef4:	umulh	x10, x8, x9
  404ef8:	lsr	x20, x10, #3
  404efc:	mul	x9, x20, x9
  404f00:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404f04:	ror	x9, x9, #1
  404f08:	movk	x10, #0x1999, lsl #48
  404f0c:	cmp	x9, x10
  404f10:	b.ls	404f68 <ferror@plt+0x3248>  // b.plast
  404f14:	cbz	x20, 404f88 <ferror@plt+0x3268>
  404f18:	bl	401990 <localeconv@plt>
  404f1c:	cbz	x0, 404f2c <ferror@plt+0x320c>
  404f20:	ldr	x4, [x0]
  404f24:	cbnz	x4, 404f34 <ferror@plt+0x3214>
  404f28:	b	404f3c <ferror@plt+0x321c>
  404f2c:	mov	x4, xzr
  404f30:	cbz	x4, 404f3c <ferror@plt+0x321c>
  404f34:	ldrb	w8, [x4]
  404f38:	cbnz	w8, 404f44 <ferror@plt+0x3224>
  404f3c:	adrp	x4, 406000 <ferror@plt+0x42e0>
  404f40:	add	x4, x4, #0x591
  404f44:	adrp	x2, 406000 <ferror@plt+0x42e0>
  404f48:	add	x2, x2, #0x593
  404f4c:	add	x0, sp, #0x10
  404f50:	add	x6, sp, #0x8
  404f54:	mov	w1, #0x20                  	// #32
  404f58:	mov	w3, w19
  404f5c:	mov	x5, x20
  404f60:	bl	401980 <snprintf@plt>
  404f64:	b	404fa4 <ferror@plt+0x3284>
  404f68:	mov	x9, #0xf5c3                	// #62915
  404f6c:	movk	x9, #0x5c28, lsl #16
  404f70:	movk	x9, #0xc28f, lsl #32
  404f74:	lsr	x8, x8, #2
  404f78:	movk	x9, #0x28f5, lsl #48
  404f7c:	umulh	x8, x8, x9
  404f80:	lsr	x20, x8, #2
  404f84:	cbnz	x20, 404f18 <ferror@plt+0x31f8>
  404f88:	adrp	x2, 406000 <ferror@plt+0x42e0>
  404f8c:	add	x2, x2, #0x59d
  404f90:	add	x0, sp, #0x10
  404f94:	add	x4, sp, #0x8
  404f98:	mov	w1, #0x20                  	// #32
  404f9c:	mov	w3, w19
  404fa0:	bl	401980 <snprintf@plt>
  404fa4:	add	x0, sp, #0x10
  404fa8:	bl	401a60 <strdup@plt>
  404fac:	ldp	x20, x19, [sp, #80]
  404fb0:	ldp	x22, x21, [sp, #64]
  404fb4:	ldp	x29, x30, [sp, #48]
  404fb8:	add	sp, sp, #0x60
  404fbc:	ret
  404fc0:	mov	w8, #0xa                   	// #10
  404fc4:	lsr	x9, x0, x8
  404fc8:	cbz	x9, 404fdc <ferror@plt+0x32bc>
  404fcc:	cmp	x8, #0x33
  404fd0:	add	x8, x8, #0xa
  404fd4:	b.cc	404fc4 <ferror@plt+0x32a4>  // b.lo, b.ul, b.last
  404fd8:	mov	w8, #0x46                  	// #70
  404fdc:	sub	w0, w8, #0xa
  404fe0:	ret
  404fe4:	stp	x29, x30, [sp, #-80]!
  404fe8:	stp	x26, x25, [sp, #16]
  404fec:	stp	x24, x23, [sp, #32]
  404ff0:	stp	x22, x21, [sp, #48]
  404ff4:	stp	x20, x19, [sp, #64]
  404ff8:	mov	x29, sp
  404ffc:	cbz	x0, 4050e0 <ferror@plt+0x33c0>
  405000:	mov	x20, x3
  405004:	mov	w19, #0xffffffff            	// #-1
  405008:	cbz	x3, 4050fc <ferror@plt+0x33dc>
  40500c:	mov	x21, x2
  405010:	cbz	x2, 4050fc <ferror@plt+0x33dc>
  405014:	mov	x22, x1
  405018:	cbz	x1, 4050fc <ferror@plt+0x33dc>
  40501c:	ldrb	w8, [x0]
  405020:	cbz	w8, 4050fc <ferror@plt+0x33dc>
  405024:	ldrb	w8, [x0]
  405028:	cbz	w8, 4050e8 <ferror@plt+0x33c8>
  40502c:	mov	x24, xzr
  405030:	mov	x23, xzr
  405034:	add	x25, x0, #0x1
  405038:	b	405044 <ferror@plt+0x3324>
  40503c:	ldrb	w8, [x25], #1
  405040:	cbz	w8, 4050f8 <ferror@plt+0x33d8>
  405044:	cmp	x24, x21
  405048:	b.cs	4050b8 <ferror@plt+0x3398>  // b.hs, b.nlast
  40504c:	ldrb	w10, [x25]
  405050:	sub	x9, x25, #0x1
  405054:	cmp	x23, #0x0
  405058:	and	w8, w8, #0xff
  40505c:	csel	x23, x9, x23, eq  // eq = none
  405060:	cmp	w8, #0x2c
  405064:	csel	x8, x9, xzr, eq  // eq = none
  405068:	cmp	w10, #0x0
  40506c:	csel	x26, x25, x8, eq  // eq = none
  405070:	mov	w8, #0x4                   	// #4
  405074:	cbz	x23, 4050c0 <ferror@plt+0x33a0>
  405078:	cbz	x26, 4050c0 <ferror@plt+0x33a0>
  40507c:	subs	x1, x26, x23
  405080:	b.ls	4050d0 <ferror@plt+0x33b0>  // b.plast
  405084:	mov	x0, x23
  405088:	blr	x20
  40508c:	cmn	w0, #0x1
  405090:	b.eq	4050d0 <ferror@plt+0x33b0>  // b.none
  405094:	str	w0, [x22, x24, lsl #2]
  405098:	ldrb	w8, [x26]
  40509c:	mov	x23, xzr
  4050a0:	add	x24, x24, #0x1
  4050a4:	cmp	w8, #0x0
  4050a8:	cset	w8, eq  // eq = none
  4050ac:	lsl	w8, w8, #1
  4050b0:	cbnz	w8, 4050c4 <ferror@plt+0x33a4>
  4050b4:	b	40503c <ferror@plt+0x331c>
  4050b8:	mov	w19, #0xfffffffe            	// #-2
  4050bc:	mov	w8, #0x1                   	// #1
  4050c0:	cbz	w8, 40503c <ferror@plt+0x331c>
  4050c4:	cmp	w8, #0x4
  4050c8:	b.eq	40503c <ferror@plt+0x331c>  // b.none
  4050cc:	b	4050f0 <ferror@plt+0x33d0>
  4050d0:	mov	w19, #0xffffffff            	// #-1
  4050d4:	mov	w8, #0x1                   	// #1
  4050d8:	cbnz	w8, 4050c4 <ferror@plt+0x33a4>
  4050dc:	b	40503c <ferror@plt+0x331c>
  4050e0:	mov	w19, #0xffffffff            	// #-1
  4050e4:	b	4050fc <ferror@plt+0x33dc>
  4050e8:	mov	x24, xzr
  4050ec:	b	4050f8 <ferror@plt+0x33d8>
  4050f0:	cmp	w8, #0x2
  4050f4:	b.ne	4050fc <ferror@plt+0x33dc>  // b.any
  4050f8:	mov	w19, w24
  4050fc:	mov	w0, w19
  405100:	ldp	x20, x19, [sp, #64]
  405104:	ldp	x22, x21, [sp, #48]
  405108:	ldp	x24, x23, [sp, #32]
  40510c:	ldp	x26, x25, [sp, #16]
  405110:	ldp	x29, x30, [sp], #80
  405114:	ret
  405118:	stp	x29, x30, [sp, #-32]!
  40511c:	str	x19, [sp, #16]
  405120:	mov	x29, sp
  405124:	cbz	x0, 405148 <ferror@plt+0x3428>
  405128:	mov	x19, x3
  40512c:	mov	w8, #0xffffffff            	// #-1
  405130:	cbz	x3, 40514c <ferror@plt+0x342c>
  405134:	ldrb	w9, [x0]
  405138:	cbz	w9, 40514c <ferror@plt+0x342c>
  40513c:	ldr	x8, [x19]
  405140:	cmp	x8, x2
  405144:	b.ls	40515c <ferror@plt+0x343c>  // b.plast
  405148:	mov	w8, #0xffffffff            	// #-1
  40514c:	ldr	x19, [sp, #16]
  405150:	mov	w0, w8
  405154:	ldp	x29, x30, [sp], #32
  405158:	ret
  40515c:	cmp	w9, #0x2b
  405160:	b.ne	40516c <ferror@plt+0x344c>  // b.any
  405164:	add	x0, x0, #0x1
  405168:	b	405170 <ferror@plt+0x3450>
  40516c:	str	xzr, [x19]
  405170:	ldr	x8, [x19]
  405174:	mov	x3, x4
  405178:	add	x1, x1, x8, lsl #2
  40517c:	sub	x2, x2, x8
  405180:	bl	404fe4 <ferror@plt+0x32c4>
  405184:	mov	w8, w0
  405188:	cmp	w0, #0x1
  40518c:	b.lt	40514c <ferror@plt+0x342c>  // b.tstop
  405190:	ldr	x9, [x19]
  405194:	add	x9, x9, w8, sxtw
  405198:	str	x9, [x19]
  40519c:	b	40514c <ferror@plt+0x342c>
  4051a0:	stp	x29, x30, [sp, #-80]!
  4051a4:	stp	x22, x21, [sp, #48]
  4051a8:	mov	w21, #0xffffffea            	// #-22
  4051ac:	str	x25, [sp, #16]
  4051b0:	stp	x24, x23, [sp, #32]
  4051b4:	stp	x20, x19, [sp, #64]
  4051b8:	mov	x29, sp
  4051bc:	cbz	x1, 4052a8 <ferror@plt+0x3588>
  4051c0:	cbz	x0, 4052a8 <ferror@plt+0x3588>
  4051c4:	mov	x19, x2
  4051c8:	cbz	x2, 4052a8 <ferror@plt+0x3588>
  4051cc:	ldrb	w8, [x0]
  4051d0:	cbz	w8, 4052a4 <ferror@plt+0x3584>
  4051d4:	mov	x20, x1
  4051d8:	mov	x22, xzr
  4051dc:	add	x23, x0, #0x1
  4051e0:	mov	w24, #0x1                   	// #1
  4051e4:	b	4051f0 <ferror@plt+0x34d0>
  4051e8:	ldrb	w8, [x23], #1
  4051ec:	cbz	w8, 4052a4 <ferror@plt+0x3584>
  4051f0:	mov	x9, x23
  4051f4:	ldrb	w10, [x9], #-1
  4051f8:	cmp	x22, #0x0
  4051fc:	and	w8, w8, #0xff
  405200:	csel	x22, x9, x22, eq  // eq = none
  405204:	cmp	w8, #0x2c
  405208:	csel	x8, x9, xzr, eq  // eq = none
  40520c:	cmp	w10, #0x0
  405210:	csel	x25, x23, x8, eq  // eq = none
  405214:	mov	w8, #0x4                   	// #4
  405218:	cbz	x22, 40527c <ferror@plt+0x355c>
  40521c:	cbz	x25, 40527c <ferror@plt+0x355c>
  405220:	subs	x1, x25, x22
  405224:	b.ls	405274 <ferror@plt+0x3554>  // b.plast
  405228:	mov	x0, x22
  40522c:	blr	x19
  405230:	tbnz	w0, #31, 40528c <ferror@plt+0x356c>
  405234:	add	w8, w0, #0x7
  405238:	cmp	w0, #0x0
  40523c:	csel	w8, w8, w0, lt  // lt = tstop
  405240:	sbfx	x8, x8, #3, #29
  405244:	ldrb	w9, [x20, x8]
  405248:	and	w10, w0, #0x7
  40524c:	lsl	w10, w24, w10
  405250:	mov	x22, xzr
  405254:	orr	w9, w9, w10
  405258:	strb	w9, [x20, x8]
  40525c:	ldrb	w8, [x25]
  405260:	cmp	w8, #0x0
  405264:	cset	w8, eq  // eq = none
  405268:	lsl	w8, w8, #1
  40526c:	cbnz	w8, 405280 <ferror@plt+0x3560>
  405270:	b	4051e8 <ferror@plt+0x34c8>
  405274:	mov	w21, #0xffffffff            	// #-1
  405278:	mov	w8, #0x1                   	// #1
  40527c:	cbz	w8, 4051e8 <ferror@plt+0x34c8>
  405280:	cmp	w8, #0x4
  405284:	b.eq	4051e8 <ferror@plt+0x34c8>  // b.none
  405288:	b	40529c <ferror@plt+0x357c>
  40528c:	mov	w8, #0x1                   	// #1
  405290:	mov	w21, w0
  405294:	cbnz	w8, 405280 <ferror@plt+0x3560>
  405298:	b	4051e8 <ferror@plt+0x34c8>
  40529c:	cmp	w8, #0x2
  4052a0:	b.ne	4052a8 <ferror@plt+0x3588>  // b.any
  4052a4:	mov	w21, wzr
  4052a8:	mov	w0, w21
  4052ac:	ldp	x20, x19, [sp, #64]
  4052b0:	ldp	x22, x21, [sp, #48]
  4052b4:	ldp	x24, x23, [sp, #32]
  4052b8:	ldr	x25, [sp, #16]
  4052bc:	ldp	x29, x30, [sp], #80
  4052c0:	ret
  4052c4:	stp	x29, x30, [sp, #-64]!
  4052c8:	stp	x22, x21, [sp, #32]
  4052cc:	mov	w21, #0xffffffea            	// #-22
  4052d0:	stp	x24, x23, [sp, #16]
  4052d4:	stp	x20, x19, [sp, #48]
  4052d8:	mov	x29, sp
  4052dc:	cbz	x1, 4053ac <ferror@plt+0x368c>
  4052e0:	cbz	x0, 4053ac <ferror@plt+0x368c>
  4052e4:	mov	x19, x2
  4052e8:	cbz	x2, 4053ac <ferror@plt+0x368c>
  4052ec:	ldrb	w8, [x0]
  4052f0:	cbz	w8, 4053a8 <ferror@plt+0x3688>
  4052f4:	mov	x20, x1
  4052f8:	mov	x22, xzr
  4052fc:	add	x23, x0, #0x1
  405300:	b	40530c <ferror@plt+0x35ec>
  405304:	ldrb	w8, [x23], #1
  405308:	cbz	w8, 4053a8 <ferror@plt+0x3688>
  40530c:	mov	x9, x23
  405310:	ldrb	w10, [x9], #-1
  405314:	cmp	x22, #0x0
  405318:	and	w8, w8, #0xff
  40531c:	csel	x22, x9, x22, eq  // eq = none
  405320:	cmp	w8, #0x2c
  405324:	csel	x8, x9, xzr, eq  // eq = none
  405328:	cmp	w10, #0x0
  40532c:	csel	x24, x23, x8, eq  // eq = none
  405330:	mov	w8, #0x4                   	// #4
  405334:	cbz	x22, 405380 <ferror@plt+0x3660>
  405338:	cbz	x24, 405380 <ferror@plt+0x3660>
  40533c:	subs	x1, x24, x22
  405340:	b.ls	405378 <ferror@plt+0x3658>  // b.plast
  405344:	mov	x0, x22
  405348:	blr	x19
  40534c:	tbnz	x0, #63, 405390 <ferror@plt+0x3670>
  405350:	ldr	x8, [x20]
  405354:	mov	x22, xzr
  405358:	orr	x8, x8, x0
  40535c:	str	x8, [x20]
  405360:	ldrb	w8, [x24]
  405364:	cmp	w8, #0x0
  405368:	cset	w8, eq  // eq = none
  40536c:	lsl	w8, w8, #1
  405370:	cbnz	w8, 405384 <ferror@plt+0x3664>
  405374:	b	405304 <ferror@plt+0x35e4>
  405378:	mov	w21, #0xffffffff            	// #-1
  40537c:	mov	w8, #0x1                   	// #1
  405380:	cbz	w8, 405304 <ferror@plt+0x35e4>
  405384:	cmp	w8, #0x4
  405388:	b.eq	405304 <ferror@plt+0x35e4>  // b.none
  40538c:	b	4053a0 <ferror@plt+0x3680>
  405390:	mov	w8, #0x1                   	// #1
  405394:	mov	w21, w0
  405398:	cbnz	w8, 405384 <ferror@plt+0x3664>
  40539c:	b	405304 <ferror@plt+0x35e4>
  4053a0:	cmp	w8, #0x2
  4053a4:	b.ne	4053ac <ferror@plt+0x368c>  // b.any
  4053a8:	mov	w21, wzr
  4053ac:	mov	w0, w21
  4053b0:	ldp	x20, x19, [sp, #48]
  4053b4:	ldp	x22, x21, [sp, #32]
  4053b8:	ldp	x24, x23, [sp, #16]
  4053bc:	ldp	x29, x30, [sp], #64
  4053c0:	ret
  4053c4:	stp	x29, x30, [sp, #-64]!
  4053c8:	mov	x29, sp
  4053cc:	str	x23, [sp, #16]
  4053d0:	stp	x22, x21, [sp, #32]
  4053d4:	stp	x20, x19, [sp, #48]
  4053d8:	str	xzr, [x29, #24]
  4053dc:	cbz	x0, 4054cc <ferror@plt+0x37ac>
  4053e0:	mov	w21, w3
  4053e4:	mov	x19, x2
  4053e8:	mov	x23, x1
  4053ec:	mov	x22, x0
  4053f0:	str	w3, [x1]
  4053f4:	str	w3, [x2]
  4053f8:	bl	401cb0 <__errno_location@plt>
  4053fc:	str	wzr, [x0]
  405400:	ldrb	w8, [x22]
  405404:	mov	x20, x0
  405408:	cmp	w8, #0x3a
  40540c:	b.ne	405454 <ferror@plt+0x3734>  // b.any
  405410:	add	x21, x22, #0x1
  405414:	add	x1, x29, #0x18
  405418:	mov	w2, #0xa                   	// #10
  40541c:	mov	x0, x21
  405420:	bl	401b50 <strtol@plt>
  405424:	str	w0, [x19]
  405428:	ldr	w8, [x20]
  40542c:	mov	w0, #0xffffffff            	// #-1
  405430:	cbnz	w8, 4054cc <ferror@plt+0x37ac>
  405434:	ldr	x8, [x29, #24]
  405438:	cbz	x8, 4054cc <ferror@plt+0x37ac>
  40543c:	cmp	x8, x21
  405440:	mov	w0, #0xffffffff            	// #-1
  405444:	b.eq	4054cc <ferror@plt+0x37ac>  // b.none
  405448:	ldrb	w8, [x8]
  40544c:	cbz	w8, 4054c8 <ferror@plt+0x37a8>
  405450:	b	4054cc <ferror@plt+0x37ac>
  405454:	add	x1, x29, #0x18
  405458:	mov	w2, #0xa                   	// #10
  40545c:	mov	x0, x22
  405460:	bl	401b50 <strtol@plt>
  405464:	str	w0, [x23]
  405468:	str	w0, [x19]
  40546c:	ldr	x8, [x29, #24]
  405470:	mov	w0, #0xffffffff            	// #-1
  405474:	cmp	x8, x22
  405478:	b.eq	4054cc <ferror@plt+0x37ac>  // b.none
  40547c:	ldr	w9, [x20]
  405480:	cbnz	w9, 4054cc <ferror@plt+0x37ac>
  405484:	cbz	x8, 4054cc <ferror@plt+0x37ac>
  405488:	ldrb	w9, [x8]
  40548c:	cmp	w9, #0x2d
  405490:	b.eq	4054b4 <ferror@plt+0x3794>  // b.none
  405494:	cmp	w9, #0x3a
  405498:	b.ne	4054c8 <ferror@plt+0x37a8>  // b.any
  40549c:	ldrb	w10, [x8, #1]
  4054a0:	cbz	w10, 4054c4 <ferror@plt+0x37a4>
  4054a4:	cmp	w9, #0x3a
  4054a8:	b.eq	4054b4 <ferror@plt+0x3794>  // b.none
  4054ac:	cmp	w9, #0x2d
  4054b0:	b.ne	4054c8 <ferror@plt+0x37a8>  // b.any
  4054b4:	add	x21, x8, #0x1
  4054b8:	str	xzr, [x29, #24]
  4054bc:	str	wzr, [x20]
  4054c0:	b	405414 <ferror@plt+0x36f4>
  4054c4:	str	w21, [x19]
  4054c8:	mov	w0, wzr
  4054cc:	ldp	x20, x19, [sp, #48]
  4054d0:	ldp	x22, x21, [sp, #32]
  4054d4:	ldr	x23, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #64
  4054dc:	ret
  4054e0:	sub	sp, sp, #0x50
  4054e4:	stp	x20, x19, [sp, #64]
  4054e8:	mov	x20, x1
  4054ec:	mov	x19, x0
  4054f0:	stp	x29, x30, [sp, #16]
  4054f4:	stp	x24, x23, [sp, #32]
  4054f8:	stp	x22, x21, [sp, #48]
  4054fc:	add	x29, sp, #0x10
  405500:	mov	w0, wzr
  405504:	cbz	x20, 4055d0 <ferror@plt+0x38b0>
  405508:	cbz	x19, 4055d0 <ferror@plt+0x38b0>
  40550c:	add	x1, sp, #0x8
  405510:	mov	x0, x19
  405514:	bl	4055e8 <ferror@plt+0x38c8>
  405518:	mov	x21, x0
  40551c:	mov	x1, sp
  405520:	mov	x0, x20
  405524:	bl	4055e8 <ferror@plt+0x38c8>
  405528:	ldp	x24, x22, [sp]
  40552c:	adds	x8, x24, x22
  405530:	b.eq	40555c <ferror@plt+0x383c>  // b.none
  405534:	mov	x23, x0
  405538:	cmp	x8, #0x1
  40553c:	b.ne	405584 <ferror@plt+0x3864>  // b.any
  405540:	cbz	x21, 405568 <ferror@plt+0x3848>
  405544:	ldrb	w8, [x21]
  405548:	cmp	w8, #0x2f
  40554c:	b.ne	405568 <ferror@plt+0x3848>  // b.any
  405550:	mov	w0, #0x1                   	// #1
  405554:	cbnz	w0, 4055c4 <ferror@plt+0x38a4>
  405558:	b	405500 <ferror@plt+0x37e0>
  40555c:	mov	w0, #0x1                   	// #1
  405560:	cbnz	w0, 4055c4 <ferror@plt+0x38a4>
  405564:	b	405500 <ferror@plt+0x37e0>
  405568:	cbz	x23, 405584 <ferror@plt+0x3864>
  40556c:	ldrb	w8, [x23]
  405570:	cmp	w8, #0x2f
  405574:	b.ne	405584 <ferror@plt+0x3864>  // b.any
  405578:	mov	w0, #0x1                   	// #1
  40557c:	cbnz	w0, 4055c4 <ferror@plt+0x38a4>
  405580:	b	405500 <ferror@plt+0x37e0>
  405584:	mov	w0, #0x3                   	// #3
  405588:	cbz	x21, 4055b0 <ferror@plt+0x3890>
  40558c:	cbz	x23, 4055b0 <ferror@plt+0x3890>
  405590:	cmp	x22, x24
  405594:	b.ne	4055b0 <ferror@plt+0x3890>  // b.any
  405598:	mov	x0, x21
  40559c:	mov	x1, x23
  4055a0:	mov	x2, x22
  4055a4:	bl	401a00 <strncmp@plt>
  4055a8:	cbz	w0, 4055b8 <ferror@plt+0x3898>
  4055ac:	mov	w0, #0x3                   	// #3
  4055b0:	cbnz	w0, 4055c4 <ferror@plt+0x38a4>
  4055b4:	b	405500 <ferror@plt+0x37e0>
  4055b8:	add	x19, x21, x22
  4055bc:	add	x20, x23, x24
  4055c0:	cbz	w0, 405500 <ferror@plt+0x37e0>
  4055c4:	cmp	w0, #0x3
  4055c8:	b.ne	4055d0 <ferror@plt+0x38b0>  // b.any
  4055cc:	mov	w0, wzr
  4055d0:	ldp	x20, x19, [sp, #64]
  4055d4:	ldp	x22, x21, [sp, #48]
  4055d8:	ldp	x24, x23, [sp, #32]
  4055dc:	ldp	x29, x30, [sp, #16]
  4055e0:	add	sp, sp, #0x50
  4055e4:	ret
  4055e8:	mov	x8, x0
  4055ec:	str	xzr, [x1]
  4055f0:	mov	x0, x8
  4055f4:	cbz	x8, 40563c <ferror@plt+0x391c>
  4055f8:	ldrb	w9, [x0]
  4055fc:	cmp	w9, #0x2f
  405600:	b.ne	405614 <ferror@plt+0x38f4>  // b.any
  405604:	mov	x8, x0
  405608:	ldrb	w10, [x8, #1]!
  40560c:	cmp	w10, #0x2f
  405610:	b.eq	4055f0 <ferror@plt+0x38d0>  // b.none
  405614:	cbz	w9, 405638 <ferror@plt+0x3918>
  405618:	mov	w8, #0x1                   	// #1
  40561c:	str	x8, [x1]
  405620:	ldrb	w9, [x0, x8]
  405624:	cbz	w9, 40563c <ferror@plt+0x391c>
  405628:	cmp	w9, #0x2f
  40562c:	b.eq	40563c <ferror@plt+0x391c>  // b.none
  405630:	add	x8, x8, #0x1
  405634:	b	40561c <ferror@plt+0x38fc>
  405638:	mov	x0, xzr
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-64]!
  405644:	orr	x8, x0, x1
  405648:	stp	x24, x23, [sp, #16]
  40564c:	stp	x22, x21, [sp, #32]
  405650:	stp	x20, x19, [sp, #48]
  405654:	mov	x29, sp
  405658:	cbz	x8, 40568c <ferror@plt+0x396c>
  40565c:	mov	x19, x1
  405660:	mov	x22, x0
  405664:	mov	x20, x2
  405668:	cbz	x0, 4056a0 <ferror@plt+0x3980>
  40566c:	cbz	x19, 4056b4 <ferror@plt+0x3994>
  405670:	mov	x0, x22
  405674:	bl	4018b0 <strlen@plt>
  405678:	mvn	x8, x0
  40567c:	cmp	x8, x20
  405680:	b.cs	4056bc <ferror@plt+0x399c>  // b.hs, b.nlast
  405684:	mov	x21, xzr
  405688:	b	4056f8 <ferror@plt+0x39d8>
  40568c:	adrp	x0, 406000 <ferror@plt+0x42e0>
  405690:	add	x0, x0, #0x304
  405694:	bl	401a60 <strdup@plt>
  405698:	mov	x21, x0
  40569c:	b	4056f8 <ferror@plt+0x39d8>
  4056a0:	mov	x0, x19
  4056a4:	mov	x1, x20
  4056a8:	bl	401b90 <strndup@plt>
  4056ac:	mov	x21, x0
  4056b0:	b	4056f8 <ferror@plt+0x39d8>
  4056b4:	mov	x0, x22
  4056b8:	b	405694 <ferror@plt+0x3974>
  4056bc:	add	x24, x0, x20
  4056c0:	mov	x23, x0
  4056c4:	add	x0, x24, #0x1
  4056c8:	bl	4019c0 <malloc@plt>
  4056cc:	mov	x21, x0
  4056d0:	cbz	x0, 4056f8 <ferror@plt+0x39d8>
  4056d4:	mov	x0, x21
  4056d8:	mov	x1, x22
  4056dc:	mov	x2, x23
  4056e0:	bl	401880 <memcpy@plt>
  4056e4:	add	x0, x21, x23
  4056e8:	mov	x1, x19
  4056ec:	mov	x2, x20
  4056f0:	bl	401880 <memcpy@plt>
  4056f4:	strb	wzr, [x21, x24]
  4056f8:	mov	x0, x21
  4056fc:	ldp	x20, x19, [sp, #48]
  405700:	ldp	x22, x21, [sp, #32]
  405704:	ldp	x24, x23, [sp, #16]
  405708:	ldp	x29, x30, [sp], #64
  40570c:	ret
  405710:	stp	x29, x30, [sp, #-32]!
  405714:	stp	x20, x19, [sp, #16]
  405718:	mov	x19, x1
  40571c:	mov	x20, x0
  405720:	mov	x29, sp
  405724:	cbz	x1, 405738 <ferror@plt+0x3a18>
  405728:	mov	x0, x19
  40572c:	bl	4018b0 <strlen@plt>
  405730:	mov	x2, x0
  405734:	b	40573c <ferror@plt+0x3a1c>
  405738:	mov	x2, xzr
  40573c:	mov	x0, x20
  405740:	mov	x1, x19
  405744:	bl	405640 <ferror@plt+0x3920>
  405748:	ldp	x20, x19, [sp, #16]
  40574c:	ldp	x29, x30, [sp], #32
  405750:	ret
  405754:	sub	sp, sp, #0x120
  405758:	stp	x29, x30, [sp, #256]
  40575c:	add	x29, sp, #0x100
  405760:	add	x9, sp, #0x80
  405764:	mov	x10, sp
  405768:	mov	x11, #0xffffffffffffffd0    	// #-48
  40576c:	add	x8, x29, #0x20
  405770:	movk	x11, #0xff80, lsl #32
  405774:	add	x9, x9, #0x30
  405778:	add	x10, x10, #0x80
  40577c:	stp	x8, x9, [x29, #-32]
  405780:	stp	x10, x11, [x29, #-16]
  405784:	stp	q1, q2, [sp, #16]
  405788:	str	q0, [sp]
  40578c:	ldp	q0, q1, [x29, #-32]
  405790:	stp	x28, x19, [sp, #272]
  405794:	mov	x19, x0
  405798:	stp	x2, x3, [sp, #128]
  40579c:	sub	x0, x29, #0x28
  4057a0:	sub	x2, x29, #0x50
  4057a4:	stp	x4, x5, [sp, #144]
  4057a8:	stp	x6, x7, [sp, #160]
  4057ac:	stp	q3, q4, [sp, #48]
  4057b0:	stp	q5, q6, [sp, #80]
  4057b4:	str	q7, [sp, #112]
  4057b8:	stp	q0, q1, [x29, #-80]
  4057bc:	bl	401b80 <vasprintf@plt>
  4057c0:	tbnz	w0, #31, 4057e8 <ferror@plt+0x3ac8>
  4057c4:	ldur	x1, [x29, #-40]
  4057c8:	sxtw	x2, w0
  4057cc:	mov	x0, x19
  4057d0:	bl	405640 <ferror@plt+0x3920>
  4057d4:	ldur	x8, [x29, #-40]
  4057d8:	mov	x19, x0
  4057dc:	mov	x0, x8
  4057e0:	bl	401b60 <free@plt>
  4057e4:	b	4057ec <ferror@plt+0x3acc>
  4057e8:	mov	x19, xzr
  4057ec:	mov	x0, x19
  4057f0:	ldp	x28, x19, [sp, #272]
  4057f4:	ldp	x29, x30, [sp, #256]
  4057f8:	add	sp, sp, #0x120
  4057fc:	ret
  405800:	stp	x29, x30, [sp, #-80]!
  405804:	stp	x24, x23, [sp, #32]
  405808:	stp	x22, x21, [sp, #48]
  40580c:	stp	x20, x19, [sp, #64]
  405810:	ldr	x19, [x0]
  405814:	str	x25, [sp, #16]
  405818:	mov	x29, sp
  40581c:	ldrb	w8, [x19]
  405820:	cbz	w8, 405920 <ferror@plt+0x3c00>
  405824:	mov	x20, x0
  405828:	mov	x22, x1
  40582c:	mov	x0, x19
  405830:	mov	x1, x2
  405834:	mov	w23, w3
  405838:	mov	x21, x2
  40583c:	bl	401ba0 <strspn@plt>
  405840:	add	x19, x19, x0
  405844:	ldrb	w8, [x19]
  405848:	cbz	x8, 40591c <ferror@plt+0x3bfc>
  40584c:	cbz	w23, 4058d4 <ferror@plt+0x3bb4>
  405850:	cmp	w8, #0x3f
  405854:	b.hi	4058ec <ferror@plt+0x3bcc>  // b.pmore
  405858:	mov	w9, #0x1                   	// #1
  40585c:	lsl	x8, x9, x8
  405860:	mov	x9, #0x1                   	// #1
  405864:	movk	x9, #0x84, lsl #32
  405868:	and	x8, x8, x9
  40586c:	cbz	x8, 4058ec <ferror@plt+0x3bcc>
  405870:	mov	x23, x19
  405874:	ldrb	w25, [x23], #1
  405878:	add	x1, x29, #0x1c
  40587c:	strb	wzr, [x29, #29]
  405880:	mov	x0, x23
  405884:	strb	w25, [x29, #28]
  405888:	bl	405958 <ferror@plt+0x3c38>
  40588c:	str	x0, [x22]
  405890:	add	x8, x0, x19
  405894:	ldrb	w9, [x8, #1]
  405898:	mov	w8, wzr
  40589c:	cbz	w9, 405944 <ferror@plt+0x3c24>
  4058a0:	cmp	w9, w25
  4058a4:	b.ne	405944 <ferror@plt+0x3c24>  // b.any
  4058a8:	add	x8, x0, x19
  4058ac:	ldrsb	w1, [x8, #2]
  4058b0:	mov	x24, x0
  4058b4:	cbz	w1, 4058c4 <ferror@plt+0x3ba4>
  4058b8:	mov	x0, x21
  4058bc:	bl	401bb0 <strchr@plt>
  4058c0:	cbz	x0, 405940 <ferror@plt+0x3c20>
  4058c4:	add	x8, x19, x24
  4058c8:	add	x19, x8, #0x2
  4058cc:	mov	w8, #0x1                   	// #1
  4058d0:	b	405948 <ferror@plt+0x3c28>
  4058d4:	mov	x0, x19
  4058d8:	mov	x1, x21
  4058dc:	bl	401c90 <strcspn@plt>
  4058e0:	str	x0, [x22]
  4058e4:	add	x22, x19, x0
  4058e8:	b	405914 <ferror@plt+0x3bf4>
  4058ec:	mov	x0, x19
  4058f0:	mov	x1, x21
  4058f4:	bl	405958 <ferror@plt+0x3c38>
  4058f8:	str	x0, [x22]
  4058fc:	add	x22, x19, x0
  405900:	ldrsb	w1, [x22]
  405904:	cbz	w1, 405914 <ferror@plt+0x3bf4>
  405908:	mov	x0, x21
  40590c:	bl	401bb0 <strchr@plt>
  405910:	cbz	x0, 40591c <ferror@plt+0x3bfc>
  405914:	str	x22, [x20]
  405918:	b	405924 <ferror@plt+0x3c04>
  40591c:	str	x19, [x20]
  405920:	mov	x19, xzr
  405924:	mov	x0, x19
  405928:	ldp	x20, x19, [sp, #64]
  40592c:	ldp	x22, x21, [sp, #48]
  405930:	ldp	x24, x23, [sp, #32]
  405934:	ldr	x25, [sp, #16]
  405938:	ldp	x29, x30, [sp], #80
  40593c:	ret
  405940:	mov	w8, wzr
  405944:	mov	x23, x19
  405948:	str	x19, [x20]
  40594c:	mov	x19, x23
  405950:	tbz	w8, #0, 405920 <ferror@plt+0x3c00>
  405954:	b	405924 <ferror@plt+0x3c04>
  405958:	stp	x29, x30, [sp, #-48]!
  40595c:	stp	x22, x21, [sp, #16]
  405960:	stp	x20, x19, [sp, #32]
  405964:	ldrb	w8, [x0]
  405968:	mov	x29, sp
  40596c:	cbz	w8, 4059bc <ferror@plt+0x3c9c>
  405970:	mov	x19, x1
  405974:	mov	x22, xzr
  405978:	mov	w20, wzr
  40597c:	add	x21, x0, #0x1
  405980:	b	4059a4 <ferror@plt+0x3c84>
  405984:	sxtb	w1, w8
  405988:	mov	x0, x19
  40598c:	bl	401bb0 <strchr@plt>
  405990:	cbnz	x0, 4059c8 <ferror@plt+0x3ca8>
  405994:	mov	w20, wzr
  405998:	ldrb	w8, [x21, x22]
  40599c:	add	x22, x22, #0x1
  4059a0:	cbz	w8, 4059c8 <ferror@plt+0x3ca8>
  4059a4:	cbnz	w20, 405994 <ferror@plt+0x3c74>
  4059a8:	and	w9, w8, #0xff
  4059ac:	cmp	w9, #0x5c
  4059b0:	b.ne	405984 <ferror@plt+0x3c64>  // b.any
  4059b4:	mov	w20, #0x1                   	// #1
  4059b8:	b	405998 <ferror@plt+0x3c78>
  4059bc:	mov	w20, wzr
  4059c0:	mov	w22, wzr
  4059c4:	b	4059c8 <ferror@plt+0x3ca8>
  4059c8:	sub	w8, w22, w20
  4059cc:	ldp	x20, x19, [sp, #32]
  4059d0:	ldp	x22, x21, [sp, #16]
  4059d4:	sxtw	x0, w8
  4059d8:	ldp	x29, x30, [sp], #48
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-32]!
  4059e4:	str	x19, [sp, #16]
  4059e8:	mov	x19, x0
  4059ec:	mov	x29, sp
  4059f0:	mov	x0, x19
  4059f4:	bl	401a30 <fgetc@plt>
  4059f8:	cmn	w0, #0x1
  4059fc:	b.eq	405a10 <ferror@plt+0x3cf0>  // b.none
  405a00:	cmp	w0, #0xa
  405a04:	b.ne	4059f0 <ferror@plt+0x3cd0>  // b.any
  405a08:	mov	w0, wzr
  405a0c:	b	405a14 <ferror@plt+0x3cf4>
  405a10:	mov	w0, #0x1                   	// #1
  405a14:	ldr	x19, [sp, #16]
  405a18:	ldp	x29, x30, [sp], #32
  405a1c:	ret
  405a20:	stp	x29, x30, [sp, #-64]!
  405a24:	mov	x29, sp
  405a28:	stp	x19, x20, [sp, #16]
  405a2c:	adrp	x20, 416000 <ferror@plt+0x142e0>
  405a30:	add	x20, x20, #0xde0
  405a34:	stp	x21, x22, [sp, #32]
  405a38:	adrp	x21, 416000 <ferror@plt+0x142e0>
  405a3c:	add	x21, x21, #0xdd8
  405a40:	sub	x20, x20, x21
  405a44:	mov	w22, w0
  405a48:	stp	x23, x24, [sp, #48]
  405a4c:	mov	x23, x1
  405a50:	mov	x24, x2
  405a54:	bl	401848 <memcpy@plt-0x38>
  405a58:	cmp	xzr, x20, asr #3
  405a5c:	b.eq	405a88 <ferror@plt+0x3d68>  // b.none
  405a60:	asr	x20, x20, #3
  405a64:	mov	x19, #0x0                   	// #0
  405a68:	ldr	x3, [x21, x19, lsl #3]
  405a6c:	mov	x2, x24
  405a70:	add	x19, x19, #0x1
  405a74:	mov	x1, x23
  405a78:	mov	w0, w22
  405a7c:	blr	x3
  405a80:	cmp	x20, x19
  405a84:	b.ne	405a68 <ferror@plt+0x3d48>  // b.any
  405a88:	ldp	x19, x20, [sp, #16]
  405a8c:	ldp	x21, x22, [sp, #32]
  405a90:	ldp	x23, x24, [sp, #48]
  405a94:	ldp	x29, x30, [sp], #64
  405a98:	ret
  405a9c:	nop
  405aa0:	ret
  405aa4:	nop
  405aa8:	adrp	x2, 417000 <ferror@plt+0x152e0>
  405aac:	mov	x1, #0x0                   	// #0
  405ab0:	ldr	x2, [x2, #608]
  405ab4:	b	401940 <__cxa_atexit@plt>
  405ab8:	mov	x2, x1
  405abc:	mov	x1, x0
  405ac0:	mov	w0, #0x0                   	// #0
  405ac4:	b	401cc0 <__xstat@plt>
  405ac8:	mov	x2, x1
  405acc:	mov	w1, w0
  405ad0:	mov	w0, #0x0                   	// #0
  405ad4:	b	401c40 <__fxstat@plt>
  405ad8:	stp	x29, x30, [sp, #-32]!
  405adc:	mov	w4, w1
  405ae0:	mov	x1, x0
  405ae4:	mov	x29, sp
  405ae8:	add	x3, sp, #0x18
  405aec:	mov	w0, #0x0                   	// #0
  405af0:	str	x2, [sp, #24]
  405af4:	mov	w2, w4
  405af8:	bl	401930 <__xmknod@plt>
  405afc:	ldp	x29, x30, [sp], #32
  405b00:	ret

Disassembly of section .fini:

0000000000405b04 <.fini>:
  405b04:	stp	x29, x30, [sp, #-16]!
  405b08:	mov	x29, sp
  405b0c:	ldp	x29, x30, [sp], #16
  405b10:	ret
