# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/adc_module.vhd" \
"../../../../factor2_vhdl_test1.srcs/sim_1/new/adc_module_tb.vhd" \

# Do not sort compile order
nosort
