0.6
2019.1
May 24 2019
15:06:07
F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz.v,1674656251,verilog,,,,DCLK_125MHz,,,../../../../AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz,,,,,
F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz_clk_wiz.v,1674656251,verilog,,F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz.v,,DCLK_125MHz_clk_wiz,,,../../../../AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz,,,,,
F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/new/Master.vhd,1674663341,vhdl,F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/new/Master_tb.vhd,,,master,,,,,,,,
F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/new/Master_tb.vhd,1674665448,vhdl,,,,master_tb,,,,,,,,
