Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 26 21:02:01 2023
| Host         : woosh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.067        0.000                      0                   59        0.168        0.000                      0                   59        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.067        0.000                      0                   59        0.168        0.000                      0                   59        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.924ns (17.311%)  route 4.414ns (82.689%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X37Y49         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.821     6.364    T1/state_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.488 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     7.034    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.158 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.732    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.856 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.576    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.753    10.425    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 T1/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.924ns (17.329%)  route 4.408ns (82.671%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[21]/Q
                         net (fo=2, routed)           0.792     6.323    T1/state_reg_n_0_[21]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.447 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     6.993    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.117 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.691    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.815 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.535    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.631 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.776    10.407    T1/SR[0]
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446    14.787    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 T1/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.924ns (17.329%)  route 4.408ns (82.671%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[21]/Q
                         net (fo=2, routed)           0.792     6.323    T1/state_reg_n_0_[21]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.447 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     6.993    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.117 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.691    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.815 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.535    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.631 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.776    10.407    T1/SR[0]
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446    14.787    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 T1/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.924ns (17.329%)  route 4.408ns (82.671%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[21]/Q
                         net (fo=2, routed)           0.792     6.323    T1/state_reg_n_0_[21]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.447 f  T1/state[27]_i_5/O
                         net (fo=1, routed)           0.546     6.993    T1/state[27]_i_5_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.117 f  T1/state[27]_i_3/O
                         net (fo=1, routed)           0.574     7.691    T1/state[27]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.815 r  T1/state[27]_i_2/O
                         net (fo=1, routed)           0.720     8.535    T1_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.631 r  state_reg[27]_i_1/O
                         net (fo=41, routed)          1.776    10.407    T1/SR[0]
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446    14.787    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.995%)  route 0.146ns (27.005%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  T1/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.987    T1/state0_carry__4_n_7
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.405ns (73.534%)  route 0.146ns (26.466%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  T1/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.998    T1/state0_carry__4_n_5
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.683%)  route 0.146ns (25.317%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  T1/state0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.023    T1/state0_carry__4_n_6
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.683%)  route 0.146ns (25.317%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  T1/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.023    T1/state0_carry__4_n_4
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.433ns (74.814%)  route 0.146ns (25.186%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  T1/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  T1/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.026    T1/state0_carry__5_n_7
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.444ns (75.284%)  route 0.146ns (24.716%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  T1/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  T1/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.037    T1/state0_carry__5_n_5
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.469ns (76.289%)  route 0.146ns (23.711%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.145     1.733    T1/state_reg_n_0_[15]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.893    T1/state0_carry__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.932 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    T1/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  T1/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.062 r  T1/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.062    T1/state0_carry__5_n_6
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/tffc/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffc/Q_reg/Q
                         net (fo=8, routed)           0.168     1.756    T1/tffc/Q_reg_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  T1/tffc/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    T1/tffc/Q_i_1__1_n_0
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    T1/tffc/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T1/tffd/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/tffd/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    T1/tffd/CLK
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  T1/tffd/Q_reg/Q
                         net (fo=11, routed)          0.175     1.785    T1/tffd/Q_reg_0
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  T1/tffd/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    T1/tffd/Q_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    T1/tffd/CLK
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    T1/tffd/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 T1/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    T1/CLK
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/state_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    T1/state_reg_n_0_[7]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  T1/state0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.831    T1/state0_carry__0_n_5
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    T1/CLK
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    T1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   T1/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   T1/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   T1/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   T1/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   T1/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   T1/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   T1/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   T1/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   T1/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   T1/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   T1/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   T1/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   T1/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   T1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   T1/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   T1/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   T1/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.987ns  (logic 4.752ns (47.582%)  route 5.235ns (52.418%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T1/first_reg[3]/Q
                         net (fo=7, routed)           1.006     1.524    T1/first[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.154     1.678 f  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     2.516    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.357     2.873 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.391     6.264    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     9.987 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.987    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 4.530ns (45.368%)  route 5.455ns (54.632%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  T1/first_reg[3]/Q
                         net (fo=7, routed)           1.006     1.524    T1/first[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.154     1.678 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843     2.521    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.327     2.848 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.607     6.454    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.986 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.986    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.970ns  (logic 4.813ns (48.281%)  route 5.156ns (51.719%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=10, routed)          0.884     1.303    T1/third_reg_n_0_[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.322     1.625 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     2.469    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.360     2.829 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.428     6.257    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     9.970 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.970    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 4.839ns (50.060%)  route 4.827ns (49.940%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=10, routed)          0.884     1.303    T1/third_reg_n_0_[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.322     1.625 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     2.467    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.360     2.827 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.101     5.928    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.666 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.666    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.534ns (47.143%)  route 5.084ns (52.857%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T1/first_reg[3]/Q
                         net (fo=7, routed)           1.006     1.524    T1/first[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.154     1.678 f  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     2.516    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.327     2.843 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.240     6.083    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.618 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.618    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 4.584ns (48.264%)  route 4.913ns (51.736%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=10, routed)          0.884     1.303    T1/third_reg_n_0_[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.322     1.625 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     2.467    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.332     2.799 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188     5.986    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.497 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.497    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 4.602ns (48.928%)  route 4.804ns (51.072%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=10, routed)          0.884     1.303    T1/third_reg_n_0_[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.322     1.625 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     2.469    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.801 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076     5.877    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.406 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.406    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/is_timeout_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 3.981ns (57.688%)  route 2.920ns (42.312%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDSE                         0.000     0.000 r  T1/is_timeout_reg/C
    SLICE_X39Y47         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  T1/is_timeout_reg/Q
                         net (fo=1, routed)           2.920     3.376    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.902 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.902    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/is_timeout_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 1.505ns (22.866%)  route 5.077ns (77.134%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  T1/first_reg[1]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  T1/first_reg[1]/Q
                         net (fo=7, routed)           0.870     1.348    T1/first[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.323     1.671 r  T1/second[2]_i_7/O
                         net (fo=8, routed)           0.996     2.668    T1/tffu/second_reg[2]_3
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.000 f  T1/tffu/second[2]_i_3/O
                         net (fo=6, routed)           0.819     3.818    T1/tffu/second[2]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.942 f  T1/tffu/first[3]_i_2/O
                         net (fo=10, routed)          1.034     4.976    T1/tffu/Q_reg_2
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.100 f  T1/tffu/is_timeout_i_4/O
                         net (fo=1, routed)           0.819     5.919    T1/tffu/is_timeout_i_4_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.043 r  T1/tffu/is_timeout_i_1/O
                         net (fo=1, routed)           0.539     6.582    T1/is_timeout_0
    SLICE_X39Y47         FDSE                                         r  T1/is_timeout_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 1.381ns (24.902%)  route 4.165ns (75.098%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  T1/first_reg[1]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  T1/first_reg[1]/Q
                         net (fo=7, routed)           0.870     1.348    T1/first[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.323     1.671 r  T1/second[2]_i_7/O
                         net (fo=8, routed)           0.996     2.668    T1/tffu/second_reg[2]_3
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.000 r  T1/tffu/second[2]_i_3/O
                         net (fo=6, routed)           0.819     3.818    T1/tffu/second[2]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.942 r  T1/tffu/first[3]_i_2/O
                         net (fo=10, routed)          0.859     4.801    T1/tffd/third_reg[1]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.925 r  T1/tffd/third[1]_i_1/O
                         net (fo=1, routed)           0.621     5.546    T1/third[1]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.209ns (39.720%)  route 0.317ns (60.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.118     0.282    T1/tffd/first_reg[2]_0[0]
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.327 r  T1/tffd/first[1]_i_1/O
                         net (fo=2, routed)           0.200     0.526    T1/first_1[1]
    SLICE_X38Y47         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.319ns (54.689%)  route 0.264ns (45.311%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.117     0.281    T1/tffd/first_reg[2]_0[0]
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.048     0.329 r  T1/tffd/first[0]_i_2/O
                         net (fo=1, routed)           0.148     0.476    T1/tffu/first_reg[0]
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.107     0.583 r  T1/tffu/first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.583    T1/first_1[0]
    SLICE_X38Y47         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.803%)  route 0.397ns (63.197%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=11, routed)          0.223     0.364    T1/tffd/first[3]_i_3[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  T1/tffd/first[3]_i_4/O
                         net (fo=11, routed)          0.174     0.583    T1/tffu/second_reg[0]_1
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.628 r  T1/tffu/third[0]_i_1/O
                         net (fo=1, routed)           0.000     0.628    T1/third[0]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.235ns (37.203%)  route 0.397ns (62.797%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=11, routed)          0.223     0.364    T1/tffd/first[3]_i_3[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  T1/tffd/first[3]_i_4/O
                         net (fo=11, routed)          0.174     0.583    T1/tffu/second_reg[0]_1
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.049     0.632 r  T1/tffu/third[2]_i_1/O
                         net (fo=1, routed)           0.000     0.632    T1/third[2]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.257ns (39.867%)  route 0.388ns (60.133%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.117     0.281    T1/tffd/first_reg[2]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.326 r  T1/tffd/first[2]_i_3/O
                         net (fo=1, routed)           0.137     0.463    T1/tffd/first[2]_i_3_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.048     0.511 r  T1/tffd/first[2]_i_1/O
                         net (fo=2, routed)           0.134     0.645    T1/first_1[2]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.231ns (34.400%)  route 0.441ns (65.600%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=11, routed)          0.223     0.364    T1/tffd/first[3]_i_3[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  T1/tffd/first[3]_i_4/O
                         net (fo=11, routed)          0.218     0.627    T1/tffu/second_reg[0]_1
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  T1/tffu/second[3]_i_1/O
                         net (fo=1, routed)           0.000     0.672    T1/second__0[3]
    SLICE_X41Y48         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.231ns (31.371%)  route 0.505ns (68.629%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=11, routed)          0.223     0.364    T1/tffd/first[3]_i_3[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  T1/tffd/first[3]_i_4/O
                         net (fo=11, routed)          0.283     0.691    T1/tffu/second_reg[0]_1
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.736 r  T1/tffu/first[3]_i_1/O
                         net (fo=1, routed)           0.000     0.736    T1/first_1[3]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.233ns (31.211%)  route 0.514ns (68.789%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    T1/tffd/Q[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  T1/tffd/second[2]_i_2/O
                         net (fo=7, routed)           0.218     0.584    T1/tffu/second_reg[0]_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I1_O)        0.047     0.631 r  T1/tffu/second[2]_i_1/O
                         net (fo=1, routed)           0.116     0.747    T1/second__0[2]
    SLICE_X42Y48         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.817%)  route 0.571ns (71.183%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    T1/tffd/Q[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  T1/tffd/second[2]_i_2/O
                         net (fo=7, routed)           0.225     0.591    T1/tffu/second_reg[0]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.636 r  T1/tffu/second[0]_i_1/O
                         net (fo=2, routed)           0.166     0.802    T1/second__0[0]
    SLICE_X41Y47         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.231ns (28.769%)  route 0.572ns (71.231%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    T1/tffd/Q[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  T1/tffd/second[2]_i_2/O
                         net (fo=7, routed)           0.218     0.584    T1/tffu/second_reg[0]_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.629 r  T1/tffu/second[1]_i_1/O
                         net (fo=2, routed)           0.174     0.803    T1/second__0[1]
    SLICE_X40Y47         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.680ns (46.377%)  route 5.412ns (53.623%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.140     6.683    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.835 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     7.679    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.360     8.039 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.428    11.467    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.179 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.179    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.689ns (46.471%)  route 5.401ns (53.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.172     6.716    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     6.869 f  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     7.706    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.357     8.063 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.391    11.454    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    15.177 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.177    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 4.467ns (44.280%)  route 5.622ns (55.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.172     6.716    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     6.869 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843     7.711    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.327     8.038 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.607    11.645    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.176 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.176    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.698ns (47.972%)  route 5.095ns (52.028%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.137     6.680    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.832 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     7.689    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.352     8.041 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.101    11.142    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.880 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.880    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.471ns (45.995%)  route 5.250ns (54.005%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.172     6.716    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     6.869 f  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     7.706    T1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.327     8.033 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.240    11.273    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.808 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.808    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.445ns (46.174%)  route 5.181ns (53.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.137     6.680    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.832 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     7.689    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.326     8.015 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    11.203    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.713 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.713    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.469ns (46.904%)  route 5.059ns (53.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.140     6.683    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.835 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     7.679    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.332     8.011 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076    11.086    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.616 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.616    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.090ns (48.529%)  route 4.338ns (51.471%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.172     6.716    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.166    10.006    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.516 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.516    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.103ns (49.711%)  route 4.151ns (50.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.140     6.683    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  T1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.011     9.818    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.341 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.341    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.079ns (49.674%)  route 4.133ns (50.326%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.137     6.680    T1/state_reg_n_0_[15]
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.804 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.996     9.800    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.299 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.299    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/is_timeout_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.465%)  route 0.150ns (51.535%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffc/Q_reg/Q
                         net (fo=8, routed)           0.150     1.738    T1/tffc_n_0
    SLICE_X39Y47         FDSE                                         r  T1/is_timeout_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.369%)  route 0.150ns (44.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffc/Q_reg/Q
                         net (fo=8, routed)           0.150     1.738    T1/tffu/first_reg[0]_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  T1/tffu/first[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    T1/first_1[0]
    SLICE_X38Y47         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.186ns (30.263%)  route 0.429ns (69.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffc/Q_reg/Q
                         net (fo=8, routed)           0.229     1.817    T1/tffd/first_reg[1]_1
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  T1/tffd/first[1]_i_1/O
                         net (fo=2, routed)           0.200     2.062    T1/first_1[1]
    SLICE_X38Y47         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.231ns (30.566%)  route 0.525ns (69.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  T1/tffc/Q_reg/Q
                         net (fo=8, routed)           0.210     1.798    T1/tffu/first_reg[0]_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  T1/tffu/first[3]_i_6/O
                         net (fo=2, routed)           0.315     2.158    T1/tffu/Q_reg_3
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.203 r  T1/tffu/first[3]_i_1/O
                         net (fo=1, routed)           0.000     2.203    T1/first_1[3]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.231ns (30.503%)  route 0.526ns (69.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.253     1.842    T1/tffu/Q_reg_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  T1/tffu/first[3]_i_3/O
                         net (fo=10, routed)          0.273     2.159    T1/tffu/third_reg[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.204 r  T1/tffu/third[0]_i_1/O
                         net (fo=1, routed)           0.000     2.204    T1/third[0]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.231ns (30.503%)  route 0.526ns (69.497%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.253     1.842    T1/tffu/Q_reg_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  T1/tffu/first[3]_i_3/O
                         net (fo=10, routed)          0.273     2.159    T1/tffu/third_reg[1]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.204 r  T1/tffu/third[2]_i_1/O
                         net (fo=1, routed)           0.000     2.204    T1/third[2]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffd/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.257ns (33.363%)  route 0.513ns (66.637%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    T1/tffd/CLK
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  T1/tffd/Q_reg/Q
                         net (fo=11, routed)          0.242     1.852    T1/tffd/Q_reg_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  T1/tffd/first[2]_i_3/O
                         net (fo=1, routed)           0.137     2.035    T1/tffd/first[2]_i_3_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.048     2.083 r  T1/tffd/first[2]_i_1/O
                         net (fo=2, routed)           0.134     2.216    T1/first_1[2]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.231ns (29.794%)  route 0.544ns (70.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.198     1.786    T1/tffd/first_reg[1]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  T1/tffd/third[1]_i_3/O
                         net (fo=2, routed)           0.126     1.957    T1/tffd/third[1]_i_3_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  T1/tffd/third[1]_i_1/O
                         net (fo=1, routed)           0.221     2.222    T1/third[1]
    SLICE_X41Y47         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.231ns (29.023%)  route 0.565ns (70.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.253     1.842    T1/tffu/Q_reg_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  T1/tffu/first[3]_i_3/O
                         net (fo=10, routed)          0.146     2.032    T1/tffu/third_reg[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045     2.077 r  T1/tffu/second[0]_i_1/O
                         net (fo=2, routed)           0.166     2.243    T1/second__0[0]
    SLICE_X41Y47         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.231ns (26.520%)  route 0.640ns (73.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.422     2.011    T1/tffd/first_reg[1]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.056 r  T1/tffd/first[3]_i_4/O
                         net (fo=11, routed)          0.218     2.273    T1/tffu/second_reg[0]_1
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.318 r  T1/tffu/second[3]_i_1/O
                         net (fo=1, routed)           0.000     2.318    T1/second__0[3]
    SLICE_X41Y48         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffu/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.606ns (29.641%)  route 3.812ns (70.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.466     4.919    T1/tffu/btnU_IBUF
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.071 r  T1/tffu/Q_i_1/O
                         net (fo=1, routed)           0.346     5.417    T1/tffu/Q_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448     4.789    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffd/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 1.576ns (32.159%)  route 3.326ns (67.841%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.326     4.778    T1/tffd/btnD_IBUF
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.902 r  T1/tffd/Q_i_1__0/O
                         net (fo=1, routed)           0.000     4.902    T1/tffd/Q_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.445     4.786    T1/tffd/CLK
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffc/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.565ns (35.979%)  route 2.785ns (64.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.785     4.227    T1/tffc/btnC_IBUF
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.351 r  T1/tffc/Q_i_1__1/O
                         net (fo=1, routed)           0.000     4.351    T1/tffc/Q_i_1__1_n_0
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffc/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.255ns (16.703%)  route 1.269ns (83.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.269     1.479    T1/tffc/btnC_IBUF
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.524 r  T1/tffc/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.524    T1/tffc/Q_i_1__1_n_0
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffc/CLK
    SLICE_X37Y47         FDRE                                         r  T1/tffc/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffd/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.266ns (15.456%)  route 1.453ns (84.544%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.453     1.673    T1/tffd/btnD_IBUF
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.718 r  T1/tffd/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.718    T1/tffd/Q_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    T1/tffd/CLK
    SLICE_X38Y46         FDRE                                         r  T1/tffd/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffu/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.265ns (13.995%)  route 1.628ns (86.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.502     1.723    T1/tffu/btnU_IBUF
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.043     1.766 r  T1/tffu/Q_i_1/O
                         net (fo=1, routed)           0.126     1.893    T1/tffu/Q_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    T1/tffu/CLK
    SLICE_X40Y48         FDRE                                         r  T1/tffu/Q_reg/C





