INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-311] analyzing module mac_temporal_0
INFO: [VRFC 10-311] analyzing module mac_temporal_1
INFO: [VRFC 10-311] analyzing module mac_temporal_10
INFO: [VRFC 10-311] analyzing module mac_temporal_11
INFO: [VRFC 10-311] analyzing module mac_temporal_12
INFO: [VRFC 10-311] analyzing module mac_temporal_13
INFO: [VRFC 10-311] analyzing module mac_temporal_14
INFO: [VRFC 10-311] analyzing module mac_temporal_15
INFO: [VRFC 10-311] analyzing module mac_temporal_16
INFO: [VRFC 10-311] analyzing module mac_temporal_17
INFO: [VRFC 10-311] analyzing module mac_temporal_18
INFO: [VRFC 10-311] analyzing module mac_temporal_19
INFO: [VRFC 10-311] analyzing module mac_temporal_2
INFO: [VRFC 10-311] analyzing module mac_temporal_20
INFO: [VRFC 10-311] analyzing module mac_temporal_21
INFO: [VRFC 10-311] analyzing module mac_temporal_22
INFO: [VRFC 10-311] analyzing module mac_temporal_23
INFO: [VRFC 10-311] analyzing module mac_temporal_24
INFO: [VRFC 10-311] analyzing module mac_temporal_25
INFO: [VRFC 10-311] analyzing module mac_temporal_26
INFO: [VRFC 10-311] analyzing module mac_temporal_27
INFO: [VRFC 10-311] analyzing module mac_temporal_28
INFO: [VRFC 10-311] analyzing module mac_temporal_29
INFO: [VRFC 10-311] analyzing module mac_temporal_3
INFO: [VRFC 10-311] analyzing module mac_temporal_30
INFO: [VRFC 10-311] analyzing module mac_temporal_31
INFO: [VRFC 10-311] analyzing module mac_temporal_32
INFO: [VRFC 10-311] analyzing module mac_temporal_33
INFO: [VRFC 10-311] analyzing module mac_temporal_34
INFO: [VRFC 10-311] analyzing module mac_temporal_35
INFO: [VRFC 10-311] analyzing module mac_temporal_36
INFO: [VRFC 10-311] analyzing module mac_temporal_37
INFO: [VRFC 10-311] analyzing module mac_temporal_38
INFO: [VRFC 10-311] analyzing module mac_temporal_39
INFO: [VRFC 10-311] analyzing module mac_temporal_4
INFO: [VRFC 10-311] analyzing module mac_temporal_40
INFO: [VRFC 10-311] analyzing module mac_temporal_41
INFO: [VRFC 10-311] analyzing module mac_temporal_42
INFO: [VRFC 10-311] analyzing module mac_temporal_43
INFO: [VRFC 10-311] analyzing module mac_temporal_44
INFO: [VRFC 10-311] analyzing module mac_temporal_45
INFO: [VRFC 10-311] analyzing module mac_temporal_46
INFO: [VRFC 10-311] analyzing module mac_temporal_47
INFO: [VRFC 10-311] analyzing module mac_temporal_48
INFO: [VRFC 10-311] analyzing module mac_temporal_49
INFO: [VRFC 10-311] analyzing module mac_temporal_5
INFO: [VRFC 10-311] analyzing module mac_temporal_50
INFO: [VRFC 10-311] analyzing module mac_temporal_51
INFO: [VRFC 10-311] analyzing module mac_temporal_52
INFO: [VRFC 10-311] analyzing module mac_temporal_53
INFO: [VRFC 10-311] analyzing module mac_temporal_54
INFO: [VRFC 10-311] analyzing module mac_temporal_55
INFO: [VRFC 10-311] analyzing module mac_temporal_56
INFO: [VRFC 10-311] analyzing module mac_temporal_57
INFO: [VRFC 10-311] analyzing module mac_temporal_58
INFO: [VRFC 10-311] analyzing module mac_temporal_59
INFO: [VRFC 10-311] analyzing module mac_temporal_6
INFO: [VRFC 10-311] analyzing module mac_temporal_60
INFO: [VRFC 10-311] analyzing module mac_temporal_61
INFO: [VRFC 10-311] analyzing module mac_temporal_62
INFO: [VRFC 10-311] analyzing module mac_temporal_7
INFO: [VRFC 10-311] analyzing module mac_temporal_8
INFO: [VRFC 10-311] analyzing module mac_temporal_9
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_100
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_101
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_102
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_103
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_104
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_105
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_106
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_107
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_108
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_109
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_110
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_111
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_112
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_113
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_114
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_115
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_116
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_117
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_118
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_119
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_120
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_121
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_122
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_123
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_124
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_125
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_63
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_64
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_65
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_66
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_67
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_68
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_69
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_70
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_71
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_72
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_73
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_74
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_75
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_76
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_77
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_78
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_79
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_80
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_81
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_82
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_83
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_84
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_85
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_86
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_87
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_88
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_89
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_90
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_91
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_92
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_93
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_94
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_95
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_96
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_97
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_98
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_99
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
