Protel Design System Design Rule Check
PCB File : C:\Users\Vinh\Desktop\Altium\inverter\inverter_pcb.PcbDoc
Date     : 20-Apr-19
Time     : 02:42:30 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad XTAL_32-1(22775mil,1120mil) on Multi-Layer And Pad XTAL_32-2(22875mil,1120mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (3185.002mil,3677mil)(3284.189mil,3677mil) on Top Layer And Pad R5-1(3185.002mil,3677mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (3185.002mil,3677mil)(3284.189mil,3677mil) on Top Layer And Pad Q1-3(3284.787mil,3676.402mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-2(1530mil,3247.48mil) on Top Layer And Pad STM32-1(1530mil,3267.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-3(1530mil,3227.795mil) on Top Layer And Pad STM32-2(1530mil,3247.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-4(1530mil,3208.11mil) on Top Layer And Pad STM32-3(1530mil,3227.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-5(1530mil,3188.425mil) on Top Layer And Pad STM32-4(1530mil,3208.11mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-6(1530mil,3168.74mil) on Top Layer And Pad STM32-5(1530mil,3188.425mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-7(1530mil,3149.055mil) on Top Layer And Pad STM32-6(1530mil,3168.74mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-8(1530mil,3129.37mil) on Top Layer And Pad STM32-7(1530mil,3149.055mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-9(1530mil,3109.685mil) on Top Layer And Pad STM32-8(1530mil,3129.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-10(1530mil,3090mil) on Top Layer And Pad STM32-9(1530mil,3109.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-11(1530mil,3070.315mil) on Top Layer And Pad STM32-10(1530mil,3090mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-12(1530mil,3050.63mil) on Top Layer And Pad STM32-11(1530mil,3070.315mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-23(1785.906mil,2991.575mil) on Top Layer And Pad STM32-24(1805.591mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-22(1766.22mil,2991.575mil) on Top Layer And Pad STM32-23(1785.906mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-21(1746.535mil,2991.575mil) on Top Layer And Pad STM32-22(1766.22mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-20(1726.85mil,2991.575mil) on Top Layer And Pad STM32-21(1746.535mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-19(1707.165mil,2991.575mil) on Top Layer And Pad STM32-20(1726.85mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-18(1687.48mil,2991.575mil) on Top Layer And Pad STM32-19(1707.165mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-17(1667.795mil,2991.575mil) on Top Layer And Pad STM32-18(1687.48mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-16(1648.11mil,2991.575mil) on Top Layer And Pad STM32-17(1667.795mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-15(1628.425mil,2991.575mil) on Top Layer And Pad STM32-16(1648.11mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-14(1608.74mil,2991.575mil) on Top Layer And Pad STM32-15(1628.425mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-13(1589.055mil,2991.575mil) on Top Layer And Pad STM32-14(1608.74mil,2991.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-35(1864.646mil,3247.48mil) on Top Layer And Pad STM32-36(1864.646mil,3267.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-34(1864.646mil,3227.795mil) on Top Layer And Pad STM32-35(1864.646mil,3247.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-33(1864.646mil,3208.11mil) on Top Layer And Pad STM32-34(1864.646mil,3227.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-32(1864.646mil,3188.425mil) on Top Layer And Pad STM32-33(1864.646mil,3208.11mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-31(1864.646mil,3168.74mil) on Top Layer And Pad STM32-32(1864.646mil,3188.425mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-30(1864.646mil,3149.055mil) on Top Layer And Pad STM32-31(1864.646mil,3168.74mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-29(1864.646mil,3129.37mil) on Top Layer And Pad STM32-30(1864.646mil,3149.055mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-28(1864.646mil,3109.685mil) on Top Layer And Pad STM32-29(1864.646mil,3129.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-27(1864.646mil,3090mil) on Top Layer And Pad STM32-28(1864.646mil,3109.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-26(1864.646mil,3070.315mil) on Top Layer And Pad STM32-27(1864.646mil,3090mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-25(1864.646mil,3050.63mil) on Top Layer And Pad STM32-26(1864.646mil,3070.315mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-47(1608.74mil,3326.221mil) on Top Layer And Pad STM32-48(1589.055mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-46(1628.425mil,3326.221mil) on Top Layer And Pad STM32-47(1608.74mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-45(1648.11mil,3326.221mil) on Top Layer And Pad STM32-46(1628.425mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-44(1667.795mil,3326.221mil) on Top Layer And Pad STM32-45(1648.11mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-43(1687.48mil,3326.221mil) on Top Layer And Pad STM32-44(1667.795mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-42(1707.165mil,3326.221mil) on Top Layer And Pad STM32-43(1687.48mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-41(1726.85mil,3326.221mil) on Top Layer And Pad STM32-42(1707.165mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-40(1746.535mil,3326.221mil) on Top Layer And Pad STM32-41(1726.85mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-39(1766.22mil,3326.221mil) on Top Layer And Pad STM32-40(1746.535mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-38(1785.905mil,3326.221mil) on Top Layer And Pad STM32-39(1766.22mil,3326.221mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad STM32-37(1805.591mil,3326.221mil) on Top Layer And Pad STM32-38(1785.905mil,3326.221mil) on Top Layer 
Rule Violations :47

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad XTAL_32-1(22775mil,1120mil) on Multi-Layer And Pad XTAL_32-2(22875mil,1120mil) on Multi-Layer Location : [X = 22825mil][Y = 1120mil]
   Violation between Short-Circuit Constraint: Between Track (3185.002mil,3677mil)(3284.189mil,3677mil) on Top Layer And Pad R5-1(3185.002mil,3677mil) on Top Layer Location : [X = 3192.295mil][Y = 3677mil]
   Violation between Short-Circuit Constraint: Between Track (3185.002mil,3677mil)(3284.189mil,3677mil) on Top Layer And Pad Q1-3(3284.787mil,3676.402mil) on Top Layer Location : [X = 3275.226mil][Y = 3677mil]
Rule Violations :3

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (20785.079mil,1495mil) on Top Overlay And Pad Q14-1(20787mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (20615.079mil,1495mil) on Top Overlay And Pad Q8-1(20617mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (3517mil,3561.921mil) on Top Overlay And Pad Q2-1(3478mil,3560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (17580.079mil,1495mil) on Top Overlay And Pad Q13-1(17582mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (17410.079mil,1495mil) on Top Overlay And Pad Q7-1(17412mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (3324mil,3603.921mil) on Top Overlay And Pad Q1-1(3285mil,3602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16995mil,1425mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.261mil < 10mil) Between Arc (16995mil,1395mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16995mil,1395mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16995mil,1425mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16600mil,1425mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.261mil < 10mil) Between Arc (16600mil,1395mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16600mil,1395mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (16600mil,1425mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (3868mil,3937mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.261mil < 10mil) Between Arc (3838mil,3937mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (3838mil,3937mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (3868mil,3937mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (15830.079mil,1495mil) on Top Overlay And Pad Q15-1(15832mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (15660.079mil,1495mil) on Top Overlay And Pad Q9-1(15662mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (3512mil,3351.079mil) on Top Overlay And Pad Q3-1(3551mil,3353mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (12200.079mil,1495mil) on Top Overlay And Pad Q16-1(12202mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (11980.079mil,1495mil) on Top Overlay And Pad Q10-1(11982mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (11810.079mil,1495mil) on Top Overlay And Pad Q4-1(11812mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (10060.079mil,1495mil) on Top Overlay And Pad Q18-1(10062mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (9840.079mil,1495mil) on Top Overlay And Pad Q12-1(9842mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (9670.079mil,1495mil) on Top Overlay And Pad Q6-1(9672mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (9450.079mil,1495mil) on Top Overlay And Pad Q17-1(9452mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (9250.079mil,1495mil) on Top Overlay And Pad Q11-1(9252mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (9080.079mil,1495mil) on Top Overlay And Pad Q5-1(9082mil,1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.007mil < 10mil) Between Track (25091mil,1380mil)(25091mil,1410mil) on Top Overlay And Pad XTAL-2(25090mil,1460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Track (25091mil,1308mil)(25091mil,1339mil) on Top Overlay And Pad XTAL-1(25090mil,1260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22875mil,1170mil)(22875mil,1220mil) on Top Overlay And Pad XTAL_32-2(22875mil,1120mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22775mil,1170mil)(22775mil,1220mil) on Top Overlay And Pad XTAL_32-1(22775mil,1120mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.475mil < 10mil) Between Track (22185mil,1080mil)(22185mil,1580mil) on Top Overlay And Pad OUT-1(22250mil,1180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.475mil < 10mil) Between Track (22185mil,1080mil)(22185mil,1580mil) on Top Overlay And Pad OUT-2(22250mil,1330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.975mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad OUT-2(22250mil,1330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.475mil < 10mil) Between Track (22185mil,1080mil)(22185mil,1580mil) on Top Overlay And Pad OUT-3(22250mil,1480mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (16950mil,1390mil)(16950mil,1440mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.096mil < 10mil) Between Track (16945mil,1435mil)(16950mil,1435mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (16945mil,1245mil)(16945mil,1575mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (17040mil,1390mil)(17040mil,1425mil) on Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad CP3-2(16995mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (16755mil,1410mil)(16800mil,1410mil) on Top Overlay And Pad CP3-1(16845mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (16645mil,1390mil)(16645mil,1425mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (16550mil,1245mil)(16550mil,1575mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (16555mil,1390mil)(16555mil,1440mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.096mil < 10mil) Between Track (16550mil,1435mil)(16555mil,1435mil) on Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad CP2-2(16600mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (16360mil,1410mil)(16405mil,1410mil) on Top Overlay And Pad CP2-1(16450mil,1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.096mil < 10mil) Between Track (3878mil,3982mil)(3878mil,3987mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (3833mil,3892mil)(3868mil,3892mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (3833mil,3982mil)(3883mil,3982mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3688mil,3987mil)(4018mil,3987mil) on Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad CP1-2(3853mil,3937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3853mil,4132mil)(3853mil,4177mil) on Top Overlay And Pad CP1-1(3853mil,4087mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (3446mil,3435mil)(3446mil,3502mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3499.002mil,3493mil)(3533.002mil,3493mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3499.002mil,3443mil)(3533.002mil,3443mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q3" (3435mil,3405mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3446mil,3435mil)(3586mil,3435mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3446mil,3502mil)(3586mil,3502mil) on Top Overlay And Pad R8-2(3471.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (3586mil,3435mil)(3586mil,3502mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3499.002mil,3493mil)(3533.002mil,3493mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3499.002mil,3443mil)(3533.002mil,3443mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Text "Q3" (3435mil,3405mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3446mil,3435mil)(3586mil,3435mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3446mil,3502mil)(3586mil,3502mil) on Top Overlay And Pad R8-1(3561.002mil,3468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3554mil)(3157.002mil,3554mil) on Top Overlay And Pad R7-2(3095.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3604mil)(3157.002mil,3604mil) on Top Overlay And Pad R7-2(3095.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (3070mil,3546mil)(3070mil,3613mil) on Top Overlay And Pad R7-2(3095.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3070mil,3546mil)(3210mil,3546mil) on Top Overlay And Pad R7-2(3095.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3070mil,3613mil)(3210mil,3613mil) on Top Overlay And Pad R7-2(3095.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3554mil)(3157.002mil,3554mil) on Top Overlay And Pad R7-1(3185.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3604mil)(3157.002mil,3604mil) on Top Overlay And Pad R7-1(3185.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (3210mil,3546mil)(3210mil,3613mil) on Top Overlay And Pad R7-1(3185.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3070mil,3546mil)(3210mil,3546mil) on Top Overlay And Pad R7-1(3185.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3070mil,3613mil)(3210mil,3613mil) on Top Overlay And Pad R7-1(3185.002mil,3579mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3652mil)(3157.002mil,3652mil) on Top Overlay And Pad R5-2(3095.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3702mil)(3157.002mil,3702mil) on Top Overlay And Pad R5-2(3095.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (3070mil,3644mil)(3070mil,3711mil) on Top Overlay And Pad R5-2(3095.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3070mil,3644mil)(3210mil,3644mil) on Top Overlay And Pad R5-2(3095.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3070mil,3711mil)(3210mil,3711mil) on Top Overlay And Pad R5-2(3095.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3652mil)(3157.002mil,3652mil) on Top Overlay And Pad R5-1(3185.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3123.002mil,3702mil)(3157.002mil,3702mil) on Top Overlay And Pad R5-1(3185.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (3210mil,3644mil)(3210mil,3711mil) on Top Overlay And Pad R5-1(3185.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3070mil,3644mil)(3210mil,3644mil) on Top Overlay And Pad R5-1(3185.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3070mil,3711mil)(3210mil,3711mil) on Top Overlay And Pad R5-1(3185.002mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3317.002mil,3517mil)(3351.002mil,3517mil) on Top Overlay And Pad R6-2(3289.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3317.002mil,3467mil)(3351.002mil,3467mil) on Top Overlay And Pad R6-2(3289.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (3264mil,3459mil)(3264mil,3526mil) on Top Overlay And Pad R6-2(3289.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3264mil,3459mil)(3404mil,3459mil) on Top Overlay And Pad R6-2(3289.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3264mil,3526mil)(3404mil,3526mil) on Top Overlay And Pad R6-2(3289.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3317.002mil,3517mil)(3351.002mil,3517mil) on Top Overlay And Pad R6-1(3379.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3317.002mil,3467mil)(3351.002mil,3467mil) on Top Overlay And Pad R6-1(3379.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (3404mil,3459mil)(3404mil,3526mil) on Top Overlay And Pad R6-1(3379.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3264mil,3459mil)(3404mil,3459mil) on Top Overlay And Pad R6-1(3379.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3264mil,3526mil)(3404mil,3526mil) on Top Overlay And Pad R6-1(3379.002mil,3492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (26293mil,1570mil)(26327mil,1570mil) on Top Overlay And Pad C4-1(26270.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (26240mil,1511mil)(26240mil,1578mil) on Top Overlay And Pad C4-1(26270.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (26293mil,1520mil)(26327mil,1520mil) on Top Overlay And Pad C4-1(26270.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (26240mil,1511mil)(26380mil,1511mil) on Top Overlay And Pad C4-1(26270.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (26240mil,1578mil)(26380mil,1578mil) on Top Overlay And Pad C4-1(26270.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (26380mil,1511mil)(26380mil,1578mil) on Top Overlay And Pad C4-2(26349.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (26293mil,1570mil)(26327mil,1570mil) on Top Overlay And Pad C4-2(26349.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (26293mil,1520mil)(26327mil,1520mil) on Top Overlay And Pad C4-2(26349.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (26240mil,1511mil)(26380mil,1511mil) on Top Overlay And Pad C4-2(26349.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (26240mil,1578mil)(26380mil,1578mil) on Top Overlay And Pad C4-2(26349.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (26097.998mil,1570mil)(26131.998mil,1570mil) on Top Overlay And Pad R4-2(26159.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (26097.998mil,1520mil)(26131.998mil,1520mil) on Top Overlay And Pad R4-2(26159.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (26185mil,1511mil)(26185mil,1578mil) on Top Overlay And Pad R4-2(26159.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (26045mil,1511mil)(26185mil,1511mil) on Top Overlay And Pad R4-2(26159.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (26045mil,1578mil)(26185mil,1578mil) on Top Overlay And Pad R4-2(26159.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (26097.998mil,1570mil)(26131.998mil,1570mil) on Top Overlay And Pad R4-1(26069.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (26045mil,1511mil)(26045mil,1578mil) on Top Overlay And Pad R4-1(26069.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (26097.998mil,1520mil)(26131.998mil,1520mil) on Top Overlay And Pad R4-1(26069.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (26045mil,1511mil)(26185mil,1511mil) on Top Overlay And Pad R4-1(26069.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (26045mil,1578mil)(26185mil,1578mil) on Top Overlay And Pad R4-1(26069.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (25990mil,1511mil)(25990mil,1578mil) on Top Overlay And Pad R1-2(25964.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (25902.998mil,1570mil)(25936.998mil,1570mil) on Top Overlay And Pad R1-2(25964.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (25902.998mil,1520mil)(25936.998mil,1520mil) on Top Overlay And Pad R1-2(25964.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (25850mil,1511mil)(25990mil,1511mil) on Top Overlay And Pad R1-2(25964.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (25850mil,1578mil)(25990mil,1578mil) on Top Overlay And Pad R1-2(25964.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (25850mil,1511mil)(25850mil,1578mil) on Top Overlay And Pad R1-1(25874.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (25902.998mil,1570mil)(25936.998mil,1570mil) on Top Overlay And Pad R1-1(25874.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (25902.998mil,1520mil)(25936.998mil,1520mil) on Top Overlay And Pad R1-1(25874.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (25850mil,1511mil)(25990mil,1511mil) on Top Overlay And Pad R1-1(25874.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (25850mil,1578mil)(25990mil,1578mil) on Top Overlay And Pad R1-1(25874.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (25580mil,1555mil)(25585mil,1555mil) on Top Overlay And Pad LED1-2(25615mil,1555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (25645mil,1555mil)(25650mil,1555mil) on Top Overlay And Pad LED1-2(25615mil,1555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (25580mil,1465mil)(25580mil,1555mil) on Top Overlay And Pad LED1-2(25615mil,1555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (25650mil,1465mil)(25650mil,1555mil) on Top Overlay And Pad LED1-2(25615mil,1555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (25580mil,1465mil)(25585mil,1465mil) on Top Overlay And Pad LED1-1(25615mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (25645mil,1465mil)(25650mil,1465mil) on Top Overlay And Pad LED1-1(25615mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (25580mil,1465mil)(25580mil,1555mil) on Top Overlay And Pad LED1-1(25615mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (25650mil,1465mil)(25650mil,1555mil) on Top Overlay And Pad LED1-1(25615mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (24805mil,1511mil)(24805mil,1578mil) on Top Overlay And Pad C3-1(24835.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (24805mil,1511mil)(24945mil,1511mil) on Top Overlay And Pad C3-1(24835.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24858mil,1570mil)(24892mil,1570mil) on Top Overlay And Pad C3-1(24835.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (24805mil,1578mil)(24945mil,1578mil) on Top Overlay And Pad C3-1(24835.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24858mil,1520mil)(24892mil,1520mil) on Top Overlay And Pad C3-1(24835.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (24945mil,1511mil)(24945mil,1578mil) on Top Overlay And Pad C3-2(24914.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (24805mil,1511mil)(24945mil,1511mil) on Top Overlay And Pad C3-2(24914.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24858mil,1570mil)(24892mil,1570mil) on Top Overlay And Pad C3-2(24914.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (24805mil,1578mil)(24945mil,1578mil) on Top Overlay And Pad C3-2(24914.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24858mil,1520mil)(24892mil,1520mil) on Top Overlay And Pad C3-2(24914.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24663mil,1570mil)(24697mil,1570mil) on Top Overlay And Pad C5-1(24640.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (24610mil,1511mil)(24610mil,1578mil) on Top Overlay And Pad C5-1(24640.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24663mil,1520mil)(24697mil,1520mil) on Top Overlay And Pad C5-1(24640.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (24610mil,1511mil)(24750mil,1511mil) on Top Overlay And Pad C5-1(24640.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (24610mil,1578mil)(24750mil,1578mil) on Top Overlay And Pad C5-1(24640.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24663mil,1570mil)(24697mil,1570mil) on Top Overlay And Pad C5-2(24719.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (24663mil,1520mil)(24697mil,1520mil) on Top Overlay And Pad C5-2(24719.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (24750mil,1511mil)(24750mil,1578mil) on Top Overlay And Pad C5-2(24719.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (24610mil,1511mil)(24750mil,1511mil) on Top Overlay And Pad C5-2(24719.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (24610mil,1578mil)(24750mil,1578mil) on Top Overlay And Pad C5-2(24719.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (24503mil,1304mil)(24548mil,1304mil) on Top Overlay And Pad SW1-1(24475mil,1277.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (24402mil,1304mil)(24447mil,1304mil) on Top Overlay And Pad SW1-1(24475mil,1277.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (24503mil,1526mil)(24548mil,1526mil) on Top Overlay And Pad SW1-2(24475mil,1552.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (24402mil,1526mil)(24447mil,1526mil) on Top Overlay And Pad SW1-2(24475mil,1552.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24257.998mil,1570mil)(24291.998mil,1570mil) on Top Overlay And Pad R3-2(24319.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24257.998mil,1520mil)(24291.998mil,1520mil) on Top Overlay And Pad R3-2(24319.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (24345mil,1511mil)(24345mil,1578mil) on Top Overlay And Pad R3-2(24319.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (24205mil,1511mil)(24345mil,1511mil) on Top Overlay And Pad R3-2(24319.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (24205mil,1578mil)(24345mil,1578mil) on Top Overlay And Pad R3-2(24319.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24257.998mil,1570mil)(24291.998mil,1570mil) on Top Overlay And Pad R3-1(24229.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (24205mil,1511mil)(24205mil,1578mil) on Top Overlay And Pad R3-1(24229.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24257.998mil,1520mil)(24291.998mil,1520mil) on Top Overlay And Pad R3-1(24229.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (24205mil,1511mil)(24345mil,1511mil) on Top Overlay And Pad R3-1(24229.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (24205mil,1578mil)(24345mil,1578mil) on Top Overlay And Pad R3-1(24229.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (24150mil,1511mil)(24150mil,1578mil) on Top Overlay And Pad R2-2(24124.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24062.998mil,1570mil)(24096.998mil,1570mil) on Top Overlay And Pad R2-2(24124.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24062.998mil,1520mil)(24096.998mil,1520mil) on Top Overlay And Pad R2-2(24124.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (24010mil,1511mil)(24150mil,1511mil) on Top Overlay And Pad R2-2(24124.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (24010mil,1578mil)(24150mil,1578mil) on Top Overlay And Pad R2-2(24124.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (24010mil,1511mil)(24010mil,1578mil) on Top Overlay And Pad R2-1(24034.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24062.998mil,1570mil)(24096.998mil,1570mil) on Top Overlay And Pad R2-1(24034.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (24062.998mil,1520mil)(24096.998mil,1520mil) on Top Overlay And Pad R2-1(24034.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (24010mil,1511mil)(24150mil,1511mil) on Top Overlay And Pad R2-1(24034.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (24010mil,1578mil)(24150mil,1578mil) on Top Overlay And Pad R2-1(24034.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23633mil,1570mil)(23667mil,1570mil) on Top Overlay And Pad C1-1(23610.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (23580mil,1511mil)(23580mil,1578mil) on Top Overlay And Pad C1-1(23610.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23633mil,1520mil)(23667mil,1520mil) on Top Overlay And Pad C1-1(23610.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23580mil,1511mil)(23720mil,1511mil) on Top Overlay And Pad C1-1(23610.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23580mil,1578mil)(23720mil,1578mil) on Top Overlay And Pad C1-1(23610.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23633mil,1570mil)(23667mil,1570mil) on Top Overlay And Pad C1-2(23689.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23633mil,1520mil)(23667mil,1520mil) on Top Overlay And Pad C1-2(23689.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (23720mil,1511mil)(23720mil,1578mil) on Top Overlay And Pad C1-2(23689.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23580mil,1511mil)(23720mil,1511mil) on Top Overlay And Pad C1-2(23689.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23580mil,1578mil)(23720mil,1578mil) on Top Overlay And Pad C1-2(23689.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (23385mil,1511mil)(23385mil,1578mil) on Top Overlay And Pad C6-1(23415.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23438mil,1570mil)(23472mil,1570mil) on Top Overlay And Pad C6-1(23415.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23438mil,1520mil)(23472mil,1520mil) on Top Overlay And Pad C6-1(23415.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23385mil,1511mil)(23525mil,1511mil) on Top Overlay And Pad C6-1(23415.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23385mil,1578mil)(23525mil,1578mil) on Top Overlay And Pad C6-1(23415.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (23525mil,1511mil)(23525mil,1578mil) on Top Overlay And Pad C6-2(23494.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23438mil,1570mil)(23472mil,1570mil) on Top Overlay And Pad C6-2(23494.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23438mil,1520mil)(23472mil,1520mil) on Top Overlay And Pad C6-2(23494.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23385mil,1511mil)(23525mil,1511mil) on Top Overlay And Pad C6-2(23494.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23385mil,1578mil)(23525mil,1578mil) on Top Overlay And Pad C6-2(23494.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23243mil,1570mil)(23277mil,1570mil) on Top Overlay And Pad C2-1(23220.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (23190mil,1511mil)(23190mil,1578mil) on Top Overlay And Pad C2-1(23220.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23243mil,1520mil)(23277mil,1520mil) on Top Overlay And Pad C2-1(23220.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23190mil,1511mil)(23330mil,1511mil) on Top Overlay And Pad C2-1(23220.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23190mil,1578mil)(23330mil,1578mil) on Top Overlay And Pad C2-1(23220.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23243mil,1570mil)(23277mil,1570mil) on Top Overlay And Pad C2-2(23299.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (23243mil,1520mil)(23277mil,1520mil) on Top Overlay And Pad C2-2(23299.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (23330mil,1511mil)(23330mil,1578mil) on Top Overlay And Pad C2-2(23299.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (23190mil,1511mil)(23330mil,1511mil) on Top Overlay And Pad C2-2(23299.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (23190mil,1578mil)(23330mil,1578mil) on Top Overlay And Pad C2-2(23299.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22578mil,1570mil)(22612mil,1570mil) on Top Overlay And Pad C7-1(22555.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (22525mil,1511mil)(22525mil,1578mil) on Top Overlay And Pad C7-1(22555.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22578mil,1520mil)(22612mil,1520mil) on Top Overlay And Pad C7-1(22555.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (22525mil,1511mil)(22665mil,1511mil) on Top Overlay And Pad C7-1(22555.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (22525mil,1578mil)(22665mil,1578mil) on Top Overlay And Pad C7-1(22555.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22578mil,1570mil)(22612mil,1570mil) on Top Overlay And Pad C7-2(22634.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22578mil,1520mil)(22612mil,1520mil) on Top Overlay And Pad C7-2(22634.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (22665mil,1511mil)(22665mil,1578mil) on Top Overlay And Pad C7-2(22634.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (22525mil,1511mil)(22665mil,1511mil) on Top Overlay And Pad C7-2(22634.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (22525mil,1578mil)(22665mil,1578mil) on Top Overlay And Pad C7-2(22634.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (21900mil,1325mil)(21910mil,1315mil) on Top Overlay And Pad D6-2(21955mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21900mil,1325mil)(21900mil,1402.756mil) on Top Overlay And Pad D6-2(21955mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (22010mil,1325mil)(22010mil,1402.756mil) on Top Overlay And Pad D6-2(21955mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22000mil,1315mil)(22010mil,1325mil) on Top Overlay And Pad D6-2(21955mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (21910mil,1315mil)(22000mil,1315mil) on Top Overlay And Pad D6-2(21955mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21900mil,1497.244mil)(21900mil,1580mil) on Top Overlay And Pad D6-1(21955mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (22010mil,1497.244mil)(22010mil,1580mil) on Top Overlay And Pad D6-1(21955mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (21900mil,1580mil)(22010mil,1580mil) on Top Overlay And Pad D6-1(21955mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (21730mil,1325mil)(21740mil,1315mil) on Top Overlay And Pad D4-2(21785mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21730mil,1325mil)(21730mil,1402.756mil) on Top Overlay And Pad D4-2(21785mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (21830mil,1315mil)(21840mil,1325mil) on Top Overlay And Pad D4-2(21785mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21840mil,1325mil)(21840mil,1402.756mil) on Top Overlay And Pad D4-2(21785mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (21740mil,1315mil)(21830mil,1315mil) on Top Overlay And Pad D4-2(21785mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21730mil,1497.244mil)(21730mil,1580mil) on Top Overlay And Pad D4-1(21785mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (21840mil,1497.244mil)(21840mil,1580mil) on Top Overlay And Pad D4-1(21785mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (21730mil,1580mil)(21840mil,1580mil) on Top Overlay And Pad D4-1(21785mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3620mil,3973mil)(3630mil,3983mil) on Top Overlay And Pad D2-2(3580mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3620mil,4083mil)(3630mil,4073mil) on Top Overlay And Pad D2-2(3580mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (3630mil,3983mil)(3630mil,4073mil) on Top Overlay And Pad D2-2(3580mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3542.244mil,3973mil)(3620mil,3973mil) on Top Overlay And Pad D2-2(3580mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3542.244mil,4083mil)(3620mil,4083mil) on Top Overlay And Pad D2-2(3580mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3365mil,3973mil)(3365mil,4083mil) on Top Overlay And Pad D2-1(3420mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3365mil,3973mil)(3447.756mil,3973mil) on Top Overlay And Pad D2-1(3420mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3365mil,4083mil)(3447.756mil,4083mil) on Top Overlay And Pad D2-1(3420mil,4028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (21327mil,1440mil)(21327mil,1580mil) on Top Overlay And Pad R24-2(21360mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21335mil,1492.998mil)(21335mil,1526.998mil) on Top Overlay And Pad R24-2(21360mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (21394mil,1440mil)(21394mil,1580mil) on Top Overlay And Pad R24-2(21360mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21385mil,1492.998mil)(21385mil,1526.998mil) on Top Overlay And Pad R24-2(21360mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (21327mil,1580mil)(21394mil,1580mil) on Top Overlay And Pad R24-2(21360mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (21327mil,1440mil)(21327mil,1580mil) on Top Overlay And Pad R24-1(21360mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21335mil,1492.998mil)(21335mil,1526.998mil) on Top Overlay And Pad R24-1(21360mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (21394mil,1440mil)(21394mil,1580mil) on Top Overlay And Pad R24-1(21360mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21385mil,1492.998mil)(21385mil,1526.998mil) on Top Overlay And Pad R24-1(21360mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (21327mil,1440mil)(21394mil,1440mil) on Top Overlay And Pad R24-1(21360mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21162.998mil,1570mil)(21196.998mil,1570mil) on Top Overlay And Pad R15-2(21224.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21162.998mil,1520mil)(21196.998mil,1520mil) on Top Overlay And Pad R15-2(21224.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (21250mil,1511mil)(21250mil,1578mil) on Top Overlay And Pad R15-2(21224.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (21110mil,1511mil)(21250mil,1511mil) on Top Overlay And Pad R15-2(21224.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (21110mil,1578mil)(21250mil,1578mil) on Top Overlay And Pad R15-2(21224.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21162.998mil,1570mil)(21196.998mil,1570mil) on Top Overlay And Pad R15-1(21134.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (21110mil,1511mil)(21110mil,1578mil) on Top Overlay And Pad R15-1(21134.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (21162.998mil,1520mil)(21196.998mil,1520mil) on Top Overlay And Pad R15-1(21134.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (21110mil,1511mil)(21250mil,1511mil) on Top Overlay And Pad R15-1(21134.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (21110mil,1578mil)(21250mil,1578mil) on Top Overlay And Pad R15-1(21134.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R8" (3591mil,3594mil) on Top Overlay And Pad Q2-1(3478mil,3560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R8" (3591mil,3594mil) on Top Overlay And Pad Q2-2(3576.213mil,3597mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19335mil,1325mil)(19345mil,1315mil) on Top Overlay And Pad D5-2(19390mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19335mil,1325mil)(19335mil,1402.756mil) on Top Overlay And Pad D5-2(19390mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19445mil,1325mil)(19445mil,1402.756mil) on Top Overlay And Pad D5-2(19390mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19435mil,1315mil)(19445mil,1325mil) on Top Overlay And Pad D5-2(19390mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (19345mil,1315mil)(19435mil,1315mil) on Top Overlay And Pad D5-2(19390mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19335mil,1497.244mil)(19335mil,1580mil) on Top Overlay And Pad D5-1(19390mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19445mil,1497.244mil)(19445mil,1580mil) on Top Overlay And Pad D5-1(19390mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (19335mil,1580mil)(19445mil,1580mil) on Top Overlay And Pad D5-1(19390mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19165mil,1325mil)(19175mil,1315mil) on Top Overlay And Pad D3-2(19220mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19265mil,1315mil)(19275mil,1325mil) on Top Overlay And Pad D3-2(19220mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19165mil,1325mil)(19165mil,1402.756mil) on Top Overlay And Pad D3-2(19220mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19275mil,1325mil)(19275mil,1402.756mil) on Top Overlay And Pad D3-2(19220mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (19175mil,1315mil)(19265mil,1315mil) on Top Overlay And Pad D3-2(19220mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19165mil,1497.244mil)(19165mil,1580mil) on Top Overlay And Pad D3-1(19220mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (19275mil,1497.244mil)(19275mil,1580mil) on Top Overlay And Pad D3-1(19220mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (19165mil,1580mil)(19275mil,1580mil) on Top Overlay And Pad D3-1(19220mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3641mil,3103mil)(3651mil,3093mil) on Top Overlay And Pad D1-2(3691mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3641mil,3193mil)(3651mil,3203mil) on Top Overlay And Pad D1-2(3691mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (3641mil,3103mil)(3641mil,3193mil) on Top Overlay And Pad D1-2(3691mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3651mil,3093mil)(3728.756mil,3093mil) on Top Overlay And Pad D1-2(3691mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3651mil,3203mil)(3728.756mil,3203mil) on Top Overlay And Pad D1-2(3691mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3906mil,3093mil)(3906mil,3203mil) on Top Overlay And Pad D1-1(3851mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3823.244mil,3093mil)(3906mil,3093mil) on Top Overlay And Pad D1-1(3851mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (3823.244mil,3203mil)(3906mil,3203mil) on Top Overlay And Pad D1-1(3851mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18767mil,1440mil)(18767mil,1580mil) on Top Overlay And Pad R27-2(18800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18775mil,1492.998mil)(18775mil,1526.998mil) on Top Overlay And Pad R27-2(18800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18834mil,1440mil)(18834mil,1580mil) on Top Overlay And Pad R27-2(18800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18825mil,1492.998mil)(18825mil,1526.998mil) on Top Overlay And Pad R27-2(18800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (18767mil,1580mil)(18834mil,1580mil) on Top Overlay And Pad R27-2(18800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18767mil,1440mil)(18767mil,1580mil) on Top Overlay And Pad R27-1(18800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18775mil,1492.998mil)(18775mil,1526.998mil) on Top Overlay And Pad R27-1(18800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18834mil,1440mil)(18834mil,1580mil) on Top Overlay And Pad R27-1(18800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18825mil,1492.998mil)(18825mil,1526.998mil) on Top Overlay And Pad R27-1(18800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (18767mil,1440mil)(18834mil,1440mil) on Top Overlay And Pad R27-1(18800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18597.998mil,1570mil)(18631.998mil,1570mil) on Top Overlay And Pad R18-2(18659.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18597.998mil,1520mil)(18631.998mil,1520mil) on Top Overlay And Pad R18-2(18659.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (18685mil,1511mil)(18685mil,1578mil) on Top Overlay And Pad R18-2(18659.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18545mil,1511mil)(18685mil,1511mil) on Top Overlay And Pad R18-2(18659.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18545mil,1578mil)(18685mil,1578mil) on Top Overlay And Pad R18-2(18659.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18597.998mil,1570mil)(18631.998mil,1570mil) on Top Overlay And Pad R18-1(18569.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (18545mil,1511mil)(18545mil,1578mil) on Top Overlay And Pad R18-1(18569.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18597.998mil,1520mil)(18631.998mil,1520mil) on Top Overlay And Pad R18-1(18569.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18545mil,1511mil)(18685mil,1511mil) on Top Overlay And Pad R18-1(18569.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18545mil,1578mil)(18685mil,1578mil) on Top Overlay And Pad R18-1(18569.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3801.998mil,3547mil)(3835.998mil,3547mil) on Top Overlay And Pad R9-2(3863.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3801.998mil,3597mil)(3835.998mil,3597mil) on Top Overlay And Pad R9-2(3863.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (3889mil,3538mil)(3889mil,3605mil) on Top Overlay And Pad R9-2(3863.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3538mil)(3889mil,3538mil) on Top Overlay And Pad R9-2(3863.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3749mil,3605mil)(3889mil,3605mil) on Top Overlay And Pad R9-2(3863.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3801.998mil,3547mil)(3835.998mil,3547mil) on Top Overlay And Pad R9-1(3773.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (3801.998mil,3597mil)(3835.998mil,3597mil) on Top Overlay And Pad R9-1(3773.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (3749mil,3538mil)(3749mil,3605mil) on Top Overlay And Pad R9-1(3773.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3538mil)(3889mil,3538mil) on Top Overlay And Pad R9-1(3773.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3749mil,3605mil)(3889mil,3605mil) on Top Overlay And Pad R9-1(3773.998mil,3572mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18122mil,1440mil)(18122mil,1580mil) on Top Overlay And Pad R23-2(18155mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18130mil,1492.998mil)(18130mil,1526.998mil) on Top Overlay And Pad R23-2(18155mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18189mil,1440mil)(18189mil,1580mil) on Top Overlay And Pad R23-2(18155mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18180mil,1492.998mil)(18180mil,1526.998mil) on Top Overlay And Pad R23-2(18155mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (18122mil,1580mil)(18189mil,1580mil) on Top Overlay And Pad R23-2(18155mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (18122mil,1440mil)(18122mil,1580mil) on Top Overlay And Pad R23-1(18155mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18130mil,1492.998mil)(18130mil,1526.998mil) on Top Overlay And Pad R23-1(18155mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (18189mil,1440mil)(18189mil,1580mil) on Top Overlay And Pad R23-1(18155mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (18180mil,1492.998mil)(18180mil,1526.998mil) on Top Overlay And Pad R23-1(18155mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (18122mil,1440mil)(18189mil,1440mil) on Top Overlay And Pad R23-1(18155mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (17952.998mil,1570mil)(17986.998mil,1570mil) on Top Overlay And Pad R14-2(18014.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (17952.998mil,1520mil)(17986.998mil,1520mil) on Top Overlay And Pad R14-2(18014.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (18040mil,1511mil)(18040mil,1578mil) on Top Overlay And Pad R14-2(18014.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (17900mil,1511mil)(18040mil,1511mil) on Top Overlay And Pad R14-2(18014.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (17900mil,1578mil)(18040mil,1578mil) on Top Overlay And Pad R14-2(18014.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (17952.998mil,1570mil)(17986.998mil,1570mil) on Top Overlay And Pad R14-1(17924.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (17900mil,1511mil)(17900mil,1578mil) on Top Overlay And Pad R14-1(17924.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (17952.998mil,1520mil)(17986.998mil,1520mil) on Top Overlay And Pad R14-1(17924.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (17900mil,1511mil)(18040mil,1511mil) on Top Overlay And Pad R14-1(17924.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (17900mil,1578mil)(18040mil,1578mil) on Top Overlay And Pad R14-1(17924.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15228mil,1570mil)(15262mil,1570mil) on Top Overlay And Pad C12-1(15205.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (15175mil,1511mil)(15175mil,1578mil) on Top Overlay And Pad C12-1(15205.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15228mil,1520mil)(15262mil,1520mil) on Top Overlay And Pad C12-1(15205.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (15175mil,1511mil)(15315mil,1511mil) on Top Overlay And Pad C12-1(15205.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (15175mil,1578mil)(15315mil,1578mil) on Top Overlay And Pad C12-1(15205.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15228mil,1570mil)(15262mil,1570mil) on Top Overlay And Pad C12-2(15284.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15228mil,1520mil)(15262mil,1520mil) on Top Overlay And Pad C12-2(15284.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (15315mil,1511mil)(15315mil,1578mil) on Top Overlay And Pad C12-2(15284.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (15175mil,1511mil)(15315mil,1511mil) on Top Overlay And Pad C12-2(15284.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (15175mil,1578mil)(15315mil,1578mil) on Top Overlay And Pad C12-2(15284.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (14955mil,1511mil)(14955mil,1578mil) on Top Overlay And Pad C10-1(14985.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15008mil,1570mil)(15042mil,1570mil) on Top Overlay And Pad C10-1(14985.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15008mil,1520mil)(15042mil,1520mil) on Top Overlay And Pad C10-1(14985.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (14955mil,1511mil)(15095mil,1511mil) on Top Overlay And Pad C10-1(14985.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (14955mil,1578mil)(15095mil,1578mil) on Top Overlay And Pad C10-1(14985.635mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (15095mil,1511mil)(15095mil,1578mil) on Top Overlay And Pad C10-2(15064.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15008mil,1570mil)(15042mil,1570mil) on Top Overlay And Pad C10-2(15064.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15008mil,1520mil)(15042mil,1520mil) on Top Overlay And Pad C10-2(15064.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (14955mil,1511mil)(15095mil,1511mil) on Top Overlay And Pad C10-2(15064.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (14955mil,1578mil)(15095mil,1578mil) on Top Overlay And Pad C10-2(15064.374mil,1545.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (3907mil,3686mil)(3907mil,3753mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3820mil,3694mil)(3854mil,3694mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3820mil,3744mil)(3854mil,3744mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R9" (3756.5mil,3637.5mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (3767mil,3753mil)(3907mil,3753mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (3767mil,3686mil)(3907mil,3686mil) on Top Overlay And Pad C8-1(3876.365mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (3767mil,3686mil)(3767mil,3753mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3820mil,3694mil)(3854mil,3694mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3820mil,3744mil)(3854mil,3744mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R9" (3756.5mil,3637.5mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (3767mil,3753mil)(3907mil,3753mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (3767mil,3686mil)(3907mil,3686mil) on Top Overlay And Pad C8-2(3797.626mil,3718.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14532mil,1440mil)(14532mil,1580mil) on Top Overlay And Pad R26-2(14565mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14540mil,1492.998mil)(14540mil,1526.998mil) on Top Overlay And Pad R26-2(14565mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14599mil,1440mil)(14599mil,1580mil) on Top Overlay And Pad R26-2(14565mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14590mil,1492.998mil)(14590mil,1526.998mil) on Top Overlay And Pad R26-2(14565mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (14532mil,1580mil)(14599mil,1580mil) on Top Overlay And Pad R26-2(14565mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14532mil,1440mil)(14532mil,1580mil) on Top Overlay And Pad R26-1(14565mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14540mil,1492.998mil)(14540mil,1526.998mil) on Top Overlay And Pad R26-1(14565mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14599mil,1440mil)(14599mil,1580mil) on Top Overlay And Pad R26-1(14565mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14590mil,1492.998mil)(14590mil,1526.998mil) on Top Overlay And Pad R26-1(14565mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (14532mil,1440mil)(14599mil,1440mil) on Top Overlay And Pad R26-1(14565mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14302mil,1440mil)(14302mil,1580mil) on Top Overlay And Pad R25-2(14335mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14310mil,1492.998mil)(14310mil,1526.998mil) on Top Overlay And Pad R25-2(14335mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14369mil,1440mil)(14369mil,1580mil) on Top Overlay And Pad R25-2(14335mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14360mil,1492.998mil)(14360mil,1526.998mil) on Top Overlay And Pad R25-2(14335mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (14302mil,1580mil)(14369mil,1580mil) on Top Overlay And Pad R25-2(14335mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14302mil,1440mil)(14302mil,1580mil) on Top Overlay And Pad R25-1(14335mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14310mil,1492.998mil)(14310mil,1526.998mil) on Top Overlay And Pad R25-1(14335mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14369mil,1440mil)(14369mil,1580mil) on Top Overlay And Pad R25-1(14335mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14360mil,1492.998mil)(14360mil,1526.998mil) on Top Overlay And Pad R25-1(14335mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (14302mil,1440mil)(14369mil,1440mil) on Top Overlay And Pad R25-1(14335mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (14220mil,1511mil)(14220mil,1578mil) on Top Overlay And Pad R17-2(14194.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14132.998mil,1570mil)(14166.998mil,1570mil) on Top Overlay And Pad R17-2(14194.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14132.998mil,1520mil)(14166.998mil,1520mil) on Top Overlay And Pad R17-2(14194.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14080mil,1511mil)(14220mil,1511mil) on Top Overlay And Pad R17-2(14194.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14080mil,1578mil)(14220mil,1578mil) on Top Overlay And Pad R17-2(14194.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14132.998mil,1570mil)(14166.998mil,1570mil) on Top Overlay And Pad R17-1(14104.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (14080mil,1511mil)(14080mil,1578mil) on Top Overlay And Pad R17-1(14104.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (14132.998mil,1520mil)(14166.998mil,1520mil) on Top Overlay And Pad R17-1(14104.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (14080mil,1511mil)(14220mil,1511mil) on Top Overlay And Pad R17-1(14104.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (14080mil,1578mil)(14220mil,1578mil) on Top Overlay And Pad R17-1(14104.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (13860mil,1511mil)(14000mil,1511mil) on Top Overlay And Pad R16-2(13974.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (13860mil,1578mil)(14000mil,1578mil) on Top Overlay And Pad R16-2(13974.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (13912.998mil,1570mil)(13946.998mil,1570mil) on Top Overlay And Pad R16-2(13974.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (14000mil,1511mil)(14000mil,1578mil) on Top Overlay And Pad R16-2(13974.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (13912.998mil,1520mil)(13946.998mil,1520mil) on Top Overlay And Pad R16-2(13974.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (13860mil,1511mil)(13860mil,1578mil) on Top Overlay And Pad R16-1(13884.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (13860mil,1511mil)(14000mil,1511mil) on Top Overlay And Pad R16-1(13884.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (13860mil,1578mil)(14000mil,1578mil) on Top Overlay And Pad R16-1(13884.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (13912.998mil,1570mil)(13946.998mil,1570mil) on Top Overlay And Pad R16-1(13884.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (13912.998mil,1520mil)(13946.998mil,1520mil) on Top Overlay And Pad R16-1(13884.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12767mil,1440mil)(12767mil,1580mil) on Top Overlay And Pad R28-2(12800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12775mil,1492.998mil)(12775mil,1526.998mil) on Top Overlay And Pad R28-2(12800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12834mil,1440mil)(12834mil,1580mil) on Top Overlay And Pad R28-2(12800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12825mil,1492.998mil)(12825mil,1526.998mil) on Top Overlay And Pad R28-2(12800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (12767mil,1580mil)(12834mil,1580mil) on Top Overlay And Pad R28-2(12800mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12767mil,1440mil)(12767mil,1580mil) on Top Overlay And Pad R28-1(12800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12775mil,1492.998mil)(12775mil,1526.998mil) on Top Overlay And Pad R28-1(12800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12834mil,1440mil)(12834mil,1580mil) on Top Overlay And Pad R28-1(12800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12825mil,1492.998mil)(12825mil,1526.998mil) on Top Overlay And Pad R28-1(12800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (12767mil,1440mil)(12834mil,1440mil) on Top Overlay And Pad R28-1(12800mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12602.998mil,1570mil)(12636.998mil,1570mil) on Top Overlay And Pad R19-2(12664.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12602.998mil,1520mil)(12636.998mil,1520mil) on Top Overlay And Pad R19-2(12664.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (12690mil,1511mil)(12690mil,1578mil) on Top Overlay And Pad R19-2(12664.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12550mil,1511mil)(12690mil,1511mil) on Top Overlay And Pad R19-2(12664.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12550mil,1578mil)(12690mil,1578mil) on Top Overlay And Pad R19-2(12664.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12602.998mil,1570mil)(12636.998mil,1570mil) on Top Overlay And Pad R19-1(12574.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (12550mil,1511mil)(12550mil,1578mil) on Top Overlay And Pad R19-1(12574.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12602.998mil,1520mil)(12636.998mil,1520mil) on Top Overlay And Pad R19-1(12574.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12550mil,1511mil)(12690mil,1511mil) on Top Overlay And Pad R19-1(12574.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12550mil,1578mil)(12690mil,1578mil) on Top Overlay And Pad R19-1(12574.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (12470mil,1511mil)(12470mil,1578mil) on Top Overlay And Pad R10-2(12444.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12330mil,1511mil)(12470mil,1511mil) on Top Overlay And Pad R10-2(12444.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12330mil,1578mil)(12470mil,1578mil) on Top Overlay And Pad R10-2(12444.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12382.998mil,1570mil)(12416.998mil,1570mil) on Top Overlay And Pad R10-2(12444.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12382.998mil,1520mil)(12416.998mil,1520mil) on Top Overlay And Pad R10-2(12444.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Track (12330mil,1511mil)(12330mil,1578mil) on Top Overlay And Pad R10-1(12354.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (12330mil,1511mil)(12470mil,1511mil) on Top Overlay And Pad R10-1(12354.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (12330mil,1578mil)(12470mil,1578mil) on Top Overlay And Pad R10-1(12354.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12382.998mil,1570mil)(12416.998mil,1570mil) on Top Overlay And Pad R10-1(12354.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (12382.998mil,1520mil)(12416.998mil,1520mil) on Top Overlay And Pad R10-1(12354.998mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (10617mil,1440mil)(10617mil,1580mil) on Top Overlay And Pad R30-2(10650mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (10625mil,1492.998mil)(10625mil,1526.998mil) on Top Overlay And Pad R30-2(10650mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (10684mil,1440mil)(10684mil,1580mil) on Top Overlay And Pad R30-2(10650mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (10675mil,1492.998mil)(10675mil,1526.998mil) on Top Overlay And Pad R30-2(10650mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Track (10617mil,1580mil)(10684mil,1580mil) on Top Overlay And Pad R30-2(10650mil,1554.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (10617mil,1440mil)(10617mil,1580mil) on Top Overlay And Pad R30-1(10650mil,1464.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
Rule Violations :448

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (3591mil,3594mil) on Top Overlay And Arc (3517mil,3561.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (3775mil,3785mil) on Top Overlay And Arc (3853mil,4012mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room inverter_sch (Bounding Region = (7045mil, 1060mil, 26390mil, 1690mil) (InComponentClass('inverter_sch'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01