--------------- Build Started: 06/01/2015 18:14:39 Project: QuadDecoder2, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\kit\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\kit\Documents\PSoC Creator\Design03\QuadDecoder2.cydsn\QuadDecoder2.cyprj" -d CY8C4245AXI-483 -s "C:\Users\kit\Documents\PSoC Creator\Design03\QuadDecoder2.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 12 pin(s) will be assigned a location by the fitter: phiA_In(0), phiA_In_1(0), phiA_In_2(0), phiA_In_3(0), phiA_Out(0), phiA_Out_1(0), phiA_Out_2(0), phiA_Out_3(0), phiB_In(0), phiB_In_1(0), phiB_In_2(0), phiB_In_3(0)
Error: mpr.M0014: Resource limit: Maximum number of UDB Macrocells exceeded (max=32, needed=36). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of UDB Status Cells exceeded (max=4, needed=6). (App=cydsfit)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 06/01/2015 18:15:50 ---------------
