
State Machine - |Verilog_Final|screen_state
Name screen_state.0000 screen_state.0010 screen_state.0001 
screen_state.0000 0 0 0 
screen_state.0001 1 0 1 
screen_state.0010 1 1 0 
