<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: STM8TL5X</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_m8_t_l5_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8TL5X</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM8TL5X:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m8_t_l5_x.png" border="0" alt="" usemap="#group______s__t__m8__t__l5__x"/>
<map name="group______s__t__m8__t__l5__x" id="group______s__t__m8__t__l5__x">
<area shape="rect" id="node2" href="group___s_t_m8_a_f___s_t_m8_s.html" title="STM8AF_STM8S" alt="" coords="244,157,369,184"/>
<area shape="rect" id="node3" href="group___s_t_m8_l10_x.html" title="STM8L10X" alt="" coords="263,349,350,376"/>
<area shape="rect" id="node4" href="group___s_t_l_u_x___s_t_n_r_g.html" title="STLUX_STNRG" alt="" coords="247,541,366,568"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_o_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in port mode (_PORTx, x=0..1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx output data register (_PORTx_ODR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx input data register (_PORTx_IDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (_FLASH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (_FLASH_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (_FLASH_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t.NCR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash control register 2 (_FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t.FPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register (_FLASH_FPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t.NFPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash protection register (_FLASH_NFPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (_FLASH_IAPSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (_FLASH_PUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (_FLASH_DUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">_FLASH_t.WAIT</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">_SYSCFG_t</a></td></tr>
<tr class="memdesc:struct___s_y_s_c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for System configuration control (_SYSCFG)  <a href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">_SYSCFG_t.RMPCR</a></td></tr>
<tr class="memdesc:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSCFG remap control register (_SYSCFG_RMPCR)  <a href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (_EXTI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t.CR1</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (_EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t.CR2</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (_EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">_EXTI_t.CR3</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (_EXTI_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">_EXTI_t.SR1</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (_EXTI_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">_EXTI_t.SR2</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (_EXTI_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_o_n_f"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">_EXTI_t.CONF</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_o_n_f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (_EXTI_CONF)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_o_n_f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></td></tr>
<tr class="memdesc:struct___r_s_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (_RST)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t.CR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a></td></tr>
<tr class="memdesc:struct___c_l_k__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (_CLK)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_i_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r">_CLK_t.ICKR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_i_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (_CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_i_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_e_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r">_CLK_t.ECKR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_e_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (_CLK_ECKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_e_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_m_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r">_CLK_t.CMSR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_m_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (_CLK_CMSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_m_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r">_CLK_t.SWR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (_CLK_SWR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r">_CLK_t.SWCR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (_CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">_CLK_t.CKDIVR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (_CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">_CLK_t.PCKENR1</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (_CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_s_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r">_CLK_t.CSSR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_s_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (_CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_s_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">_CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (_CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">_CLK_t.PCKENR2</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (_CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">_CLK_t.HSITRIMR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (_CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r">_CLK_t.SWIMCCR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (_CLK_SWIMCCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t">WWDG_t</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (_WWDG)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r">WWDG_t.CR</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDG Control register (_WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t_8___w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r">WWDG_t._WR</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t_8___w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDR Window register (_WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t_8___w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (_IWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t.KR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key register (_IWDG_KR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t.PR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Prescaler register (_IWDG_PR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_r_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t.RLR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_r_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Reload register (_IWDG_RLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_r_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></td></tr>
<tr class="memdesc:struct___a_w_u__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (_AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Control/status register (_AWU_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_a_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t.APR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_a_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Asynchronous prescaler register (_AWU_APR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_a_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_t_b_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t.TBR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_t_b_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Timebase selection register (_AWU_TBR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_t_b_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (_BEEP)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t.CSR</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (_BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a></td></tr>
<tr class="memdesc:struct___s_p_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (_SPI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t.CR1</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1 (_SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t.CR2</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2 (_SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_i_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t.ICR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_i_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register (_SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_i_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t.SR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register (_SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t.DR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register (_SPI_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r_c_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r">_SPI_t.CRCPR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r_c_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register (_SPI_CRCPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r_c_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r">_SPI_t.RXCRCR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register (_SPI_RXCRCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r">_SPI_t.TXCRCR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register (_SPI_TXCRCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></td></tr>
<tr class="memdesc:struct___i2_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (_I2C)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t.CR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (_I2C_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t.CR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (_I2C_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_f_r_e_q_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t.FREQR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_f_r_e_q_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (_I2C_FREQR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_f_r_e_q_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t.OARL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (_I2C_OARL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t.OARH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (_I2C_OARH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t.DR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (_I2C_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t.SR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (_I2C_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t.SR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (_I2C_SR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t.SR3</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (_I2C_SR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_i_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t.ITR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_i_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (_I2C_ITR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_i_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t.CCRL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (_I2C_CCRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t.CCRH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (_I2C_CCRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t.TRISER</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_t_r_i_s_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (_I2C_TRISER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">_I2C_t.OAR1L</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte (_I2C_OAR1L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">_I2C_t.OAR1H</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte (_I2C_OAR1H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">_I2C_t.OAR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 (_I2C_OAR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (_USART)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">_USART_t.SR</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register (_USART_SR)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">_USART_t.DR</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register (_USART_DR)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">_USART_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 (_USART_BRR1)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">_USART_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 (_USART_BRR2)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">_USART_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 (_USART_CR1)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">_USART_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 (_USART_CR2)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">_USART_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 (_USART_CR3)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">_USART_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 (_USART_CR4)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a></td></tr>
<tr class="memdesc:struct___w_f_e__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to configure interrupt sources as external interrupts or wake events (_WFE)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">_WFE_t.CR1</a></td></tr>
<tr class="memdesc:struct___w_f_e__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE control register 1 (_WFE_CR1)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">_WFE_t.CR2</a></td></tr>
<tr class="memdesc:struct___w_f_e__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE control register 2 (_WFE_CR2)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">_TIM2_3_t</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">_TIM2_3_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 1 (_TIM2/3_CR1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">_TIM2_3_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 2 (_TIM2/3_CR2)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">_TIM2_3_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Slave mode control register (_TIM2/3_SMCR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_e_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">_TIM2_3_t.ETR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_e_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 External trigger register (_TIM2/3_ETR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_e_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">_TIM2_3_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Interrupt enable register (_TIM2/3_IER)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">_TIM2_3_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 1 (_TIM2/3_SR1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">_TIM2_3_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 2 (_TIM2/3_SR2)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">_TIM2_3_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Event generation register (_TIM2/3_EGR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__3__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">_TIM2_3_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m2__3__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1)  <a href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__3__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">_TIM2_3_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">_TIM2_3_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__3__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">_TIM2_3_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m2__3__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2)  <a href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__3__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">_TIM2_3_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">_TIM2_3_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">_TIM2_3_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">_TIM2_3_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">_TIM2_3_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">_TIM2_3_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit prescaler (_TIM2/3_PSCR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">_TIM2_3_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">_TIM2_3_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">_TIM2_3_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">_TIM2_3_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">_TIM2_3_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">_TIM2_3_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_b_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">_TIM2_3_t.BKR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_b_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Break register (_TIM2/3_BKR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_b_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_o_i_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">_TIM2_3_t.OISR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_o_i_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Output idle state register (_TIM2/3_OISR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_o_i_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (_TIM4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r">_TIM4_t.CR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register (_TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved registers on selected devices (2B)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r">_TIM4_t.SR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (_TIM4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Event Generation (_TIM4_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_n_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t.CNTR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_n_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit counter register (_TIM4_CNTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_n_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler (_TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_a_r_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t.ARR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_a_r_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit auto-reload register (_TIM4_ARR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_a_r_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">_TIM4_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 1 (_TIM4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">_TIM4_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 2 (_TIM4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">_TIM4_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register (_TIM4_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">_TIM4_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (_TIM4_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t">PXS_t</a></td></tr>
<tr class="memdesc:struct_p_x_s__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Proximity Sense registers (_PXS)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1">PXS_t.CR1</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 (_PXS_CR1)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2">PXS_t.CR2</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 (_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3">PXS_t.CR3</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 (_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_i_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r">PXS_t.ISR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_i_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register (_PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_i_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_k_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1">PXS_t.CKCR1</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_k_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 (_PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_k_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_k_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2">PXS_t.CKCR2</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_k_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 (_PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_k_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h">PXS_t.RXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte (_PXS_RXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l">PXS_t.RXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte (_PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h">PXS_t.RXCR1H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l">PXS_t.RXCR1L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h">PXS_t.RXCR2H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l">PXS_t.RXCR2L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h">PXS_t.RXCR3H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l">PXS_t.RXCR3L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h">PXS_t.RXINSRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l">PXS_t.RXINSRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h">PXS_t.TXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte (_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l">PXS_t.TXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte (_PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h">PXS_t.MAXRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l">PXS_t.MAXRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h">PXS_t.MAXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l">PXS_t.MAXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h">PXS_t.RXSRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte (_PXS_RXSRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l">PXS_t.RXSRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte (_PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h">PXS_t.RX0CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l">PXS_t.RX0CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h">PXS_t.RX1CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l">PXS_t.RX1CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h">PXS_t.RX2CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l">PXS_t.RX2CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h">PXS_t.RX3CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l">PXS_t.RX3CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h">PXS_t.RX4CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l">PXS_t.RX4CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h">PXS_t.RX5CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l">PXS_t.RX5CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h">PXS_t.RX6CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l">PXS_t.RX6CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h">PXS_t.RX7CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l">PXS_t.RX7CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h">PXS_t.RX8CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l">PXS_t.RX8CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h">PXS_t.RX9CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l">PXS_t.RX9CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">PXS_t.RX0CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">PXS_t.RX1CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">PXS_t.RX2CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">PXS_t.RX3CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">PXS_t.RX4CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">PXS_t.RX5CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">PXS_t.RX6CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">PXS_t.RX7CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">PXS_t.RX8CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">PXS_t.RX9CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">PXS_t.RX0EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">PXS_t.RX1EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">PXS_t.RX2EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">PXS_t.RX3EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">PXS_t.RX4EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">PXS_t.RX5EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">PXS_t.RX6EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">PXS_t.RX7EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">PXS_t.RX8EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">PXS_t.RX9EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></td></tr>
<tr class="memdesc:struct___c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t_8_g_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t.GCR</a></td></tr>
<tr class="memdesc:struct___c_f_g__t_8_g_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (_CFG_GCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t_8_g_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t">ITC_t</a></td></tr>
<tr class="memdesc:struct_i_t_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (_ITC)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1">ITC_t.SPR1</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (_ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2">ITC_t.SPR2</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (_ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3">ITC_t.SPR3</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (_ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4">ITC_t.SPR4</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (_ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5">ITC_t.SPR5</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (_ITC_SPR5)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6">ITC_t.SPR6</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (_ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7">ITC_t.SPR7</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (_ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8">ITC_t.SPR8</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (_ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06a48a0dc40e9bb39e1cd3dc745a1f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga06a48a0dc40e9bb39e1cd3dc745a1f5c">STM8TL52F4</a></td></tr>
<tr class="separator:ga06a48a0dc40e9bb39e1cd3dc745a1f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d0c0a543b0419dc5dbbb8484874359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26d0c0a543b0419dc5dbbb8484874359">STM8TL52G4</a></td></tr>
<tr class="separator:ga26d0c0a543b0419dc5dbbb8484874359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f7ef4400abb98b461d7deb4d1b592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac60f7ef4400abb98b461d7deb4d1b592">STM8TL53C4</a></td></tr>
<tr class="separator:gac60f7ef4400abb98b461d7deb4d1b592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f8d611d9b07c68da9a025caa8b76bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21f8d611d9b07c68da9a025caa8b76bc">STM8TL53F4</a></td></tr>
<tr class="separator:ga21f8d611d9b07c68da9a025caa8b76bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0">STM8TL53G4</a></td></tr>
<tr class="separator:ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1536</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;0xBFFF</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a> - <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> + 1)</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM (part of P-flash, configure via option byte)  <a href="#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWDG module  <a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">_UID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">read unique identifier byte N  <a href="#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">More...</a><br /></td></tr>
<tr class="separator:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472466b02bdb1482aba206e4d597180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6472466b02bdb1482aba206e4d597180">_DEVID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:ga6472466b02bdb1482aba206e4d597180"><td class="mdescLeft">&#160;</td><td class="mdescRight">read device identifier byte N  <a href="#ga6472466b02bdb1482aba206e4d597180">More...</a><br /></td></tr>
<tr class="separator:ga6472466b02bdb1482aba206e4d597180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - flash interrupt  <a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">__PXS_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga600250d7d930ed7df93f793b2f3f82a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - proximity sense interrupt  <a href="#ga600250d7d930ed7df93f793b2f3f82a9">More...</a><br /></td></tr>
<tr class="separator:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auto Wake Up from Halt interrupt (AWU)  <a href="#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt port B  <a href="#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt port D  <a href="#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">__EXTI0_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - External interrupt 0  <a href="#gaf6148eef019f1ea304e7dfc8bf42841a">More...</a><br /></td></tr>
<tr class="separator:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48657a8267e692029bb17fcc87846d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">__EXTI1_VECTOR__</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gab48657a8267e692029bb17fcc87846d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq9 - External interrupt 1  <a href="#gab48657a8267e692029bb17fcc87846d3">More...</a><br /></td></tr>
<tr class="separator:gab48657a8267e692029bb17fcc87846d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">__EXTI2_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - External interrupt 2  <a href="#gac55df58e0e9ea508e1e21bf2273bafdb">More...</a><br /></td></tr>
<tr class="separator:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">__EXTI3_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - External interrupt 3  <a href="#ga98d113b20d6bdfcdb9fa2874f9c0b025">More...</a><br /></td></tr>
<tr class="separator:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10f88f30365d08e14f88ffec0ee617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">__EXTI4_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gadd10f88f30365d08e14f88ffec0ee617"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - External interrupt 4  <a href="#gadd10f88f30365d08e14f88ffec0ee617">More...</a><br /></td></tr>
<tr class="separator:gadd10f88f30365d08e14f88ffec0ee617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83220066afab4ff333e0776eae2e99f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">__EXTI5_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga83220066afab4ff333e0776eae2e99f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - External interrupt 5  <a href="#ga83220066afab4ff333e0776eae2e99f4">More...</a><br /></td></tr>
<tr class="separator:ga83220066afab4ff333e0776eae2e99f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb033ae980135e18fbe319ff6f09275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">__EXTI6_VECTOR__</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fb033ae980135e18fbe319ff6f09275"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq14 - External interrupt 6  <a href="#ga4fb033ae980135e18fbe319ff6f09275">More...</a><br /></td></tr>
<tr class="separator:ga4fb033ae980135e18fbe319ff6f09275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">__EXTI7_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - External interrupt 7  <a href="#gaca4e7bd10888963c0369d23b3f35e5f3">More...</a><br /></td></tr>
<tr class="separator:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">__TIM2_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - TIM2 Update/overflow/trigger/break interrupt  <a href="#gad5e2d410ea9a4bb9d5089a493c02cbdc">More...</a><br /></td></tr>
<tr class="separator:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">__TIM2_CAPCOM_VECTOR__</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq20 - TIM2 Capture/Compare interrupt  <a href="#ga97c4a27daf181403bfc42fb4a22d6aab">More...</a><br /></td></tr>
<tr class="separator:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb52b427591bce91ab11ad4d683b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">__TIM3_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga1bb52b427591bce91ab11ad4d683b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq21 - TIM3 Update/overflow/break interrupt  <a href="#ga1bb52b427591bce91ab11ad4d683b415">More...</a><br /></td></tr>
<tr class="separator:ga1bb52b427591bce91ab11ad4d683b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554a332f0d8e5c044b2567869e6a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">__TIM3_CAPCOM_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2554a332f0d8e5c044b2567869e6a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - TIM3 Capture/Compare interrupt  <a href="#ga2554a332f0d8e5c044b2567869e6a375">More...</a><br /></td></tr>
<tr class="separator:ga2554a332f0d8e5c044b2567869e6a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">__TIM4_UPD_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - TIM4 Update/trigger interrupt  <a href="#ga00b1051199d0f0b888cc0238e57bc2ab">More...</a><br /></td></tr>
<tr class="separator:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SPI End of transfer interrupt  <a href="#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">__USART_TXE_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - USART send (TX empty) interrupt  <a href="#ga3b9c86310b1edd3af3f87b96f6252c44">More...</a><br /></td></tr>
<tr class="separator:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">__USART_RXF_VECTOR__</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq28 - USART receive (RX full) interrupt  <a href="#ga9004f711692a9e3a67f0d8d9b0e6e1cd">More...</a><br /></td></tr>
<tr class="separator:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq29 - I2C interrupt  <a href="#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c135f66cd3457c165de8417c8ce30f3">_PORT_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c135f66cd3457c165de8417c8ce30f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="#ga6c135f66cd3457c165de8417c8ce30f3">More...</a><br /></td></tr>
<tr class="separator:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaab54fa8da2b3f5774fda6c37d0f4326">_PORT_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="#gaaab54fa8da2b3f5774fda6c37d0f4326">More...</a><br /></td></tr>
<tr class="separator:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e9923c7a6fdc9555d181bba675084a8">_PORT_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e9923c7a6fdc9555d181bba675084a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="#ga7e9923c7a6fdc9555d181bba675084a8">More...</a><br /></td></tr>
<tr class="separator:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90f640195df00b22a5c2dc2aada9b0ce">_PORT_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="#ga90f640195df00b22a5c2dc2aada9b0ce">More...</a><br /></td></tr>
<tr class="separator:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafdf0fd8e95a02859b5dddebc0c6888b5">_PORT_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gafdf0fd8e95a02859b5dddebc0c6888b5">More...</a><br /></td></tr>
<tr class="separator:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1630e28e272ab2583f2818775b267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c1630e28e272ab2583f2818775b267c">_PORT_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c1630e28e272ab2583f2818775b267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga3c1630e28e272ab2583f2818775b267c">More...</a><br /></td></tr>
<tr class="separator:ga3c1630e28e272ab2583f2818775b267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1dc29d07f2f157b3379f6fb8793966c0">_PORT_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga1dc29d07f2f157b3379f6fb8793966c0">More...</a><br /></td></tr>
<tr class="separator:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297ba2a0f728978270068f807151d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac297ba2a0f728978270068f807151d33">_PORT_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac297ba2a0f728978270068f807151d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gac297ba2a0f728978270068f807151d33">More...</a><br /></td></tr>
<tr class="separator:gac297ba2a0f728978270068f807151d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">_PORT_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">More...</a><br /></td></tr>
<tr class="separator:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06906795786eb83d272ba6ef5632aa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga06906795786eb83d272ba6ef5632aa3d">_PORT_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga06906795786eb83d272ba6ef5632aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga06906795786eb83d272ba6ef5632aa3d">More...</a><br /></td></tr>
<tr class="separator:ga06906795786eb83d272ba6ef5632aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed70079bee0ac10eb65de61a40e30384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed70079bee0ac10eb65de61a40e30384">_PORT_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed70079bee0ac10eb65de61a40e30384"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gaed70079bee0ac10eb65de61a40e30384">More...</a><br /></td></tr>
<tr class="separator:gaed70079bee0ac10eb65de61a40e30384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f30db839768da616bc9d7674b6ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae95f30db839768da616bc9d7674b6ff3">_PORT_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae95f30db839768da616bc9d7674b6ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gae95f30db839768da616bc9d7674b6ff3">More...</a><br /></td></tr>
<tr class="separator:gae95f30db839768da616bc9d7674b6ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1.  <a href="#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2.  <a href="#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register.  <a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register.  <a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register.  <a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2306166e4c273545023d9641c70b7339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2306166e4c273545023d9641c70b7339">_FLASH_CR1_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2306166e4c273545023d9641c70b7339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0].  <a href="#ga2306166e4c273545023d9641c70b7339">More...</a><br /></td></tr>
<tr class="separator:ga2306166e4c273545023d9641c70b7339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">_FLASH_CR1_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0].  <a href="#gaf3a272d9f682bdb1d4c8a295d00ceb5c">More...</a><br /></td></tr>
<tr class="separator:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad58fcc102c73ee55f180f5987a47ae4a">_FLASH_CR2_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad58fcc102c73ee55f180f5987a47ae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#gad58fcc102c73ee55f180f5987a47ae4a">More...</a><br /></td></tr>
<tr class="separator:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bbc994af06896b2fe331b589821879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48bbc994af06896b2fe331b589821879">_FLASH_CR2_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga48bbc994af06896b2fe331b589821879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga48bbc994af06896b2fe331b589821879">More...</a><br /></td></tr>
<tr class="separator:ga48bbc994af06896b2fe331b589821879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a225aeb948a35602582787254e67d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a225aeb948a35602582787254e67d78">_FLASH_CR2_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6a225aeb948a35602582787254e67d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga6a225aeb948a35602582787254e67d78">More...</a><br /></td></tr>
<tr class="separator:ga6a225aeb948a35602582787254e67d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bfac4b26f23b23bfb4f563af4e393eb">_FLASH_CR2_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga5bfac4b26f23b23bfb4f563af4e393eb">More...</a><br /></td></tr>
<tr class="separator:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146141b80bb74607bda14db306953ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7146141b80bb74607bda14db306953ea">_FLASH_CR2_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7146141b80bb74607bda14db306953ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga7146141b80bb74607bda14db306953ea">More...</a><br /></td></tr>
<tr class="separator:ga7146141b80bb74607bda14db306953ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92afd00d0e8ad957255aa9387e779e0b">_FLASH_IAPSR_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92afd00d0e8ad957255aa9387e779e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0].  <a href="#ga92afd00d0e8ad957255aa9387e779e0b">More...</a><br /></td></tr>
<tr class="separator:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85e2ce4e13c29128ef780e241eac06f8">_FLASH_IAPSR_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga85e2ce4e13c29128ef780e241eac06f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0].  <a href="#ga85e2ce4e13c29128ef780e241eac06f8">More...</a><br /></td></tr>
<tr class="separator:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88ee1ee94759812ec3b3a279d9d741e3">_FLASH_IAPSR_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0].  <a href="#ga88ee1ee94759812ec3b3a279d9d741e3">More...</a><br /></td></tr>
<tr class="separator:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga80704c60b5af853d5b1f16faa2d96b2d">_FLASH_IAPSR_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0].  <a href="#ga80704c60b5af853d5b1f16faa2d96b2d">More...</a><br /></td></tr>
<tr class="separator:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">_SYSCFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">_SYSCFG_t</a>,RMPCR_AddressBase)</td></tr>
<tr class="memdesc:ga22670b243de9c7dd5d4352d9a88e1848"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller struct/bit access.  <a href="#ga22670b243de9c7dd5d4352d9a88e1848">More...</a><br /></td></tr>
<tr class="separator:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">_SYSCFG_RMPCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td></tr>
<tr class="memdesc:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register.  <a href="#gaaaaf67924aa4e2de3f2e2f8827d70bc5">More...</a><br /></td></tr>
<tr class="separator:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac403030c2e943822680e601fa87bde46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">_SYSCFG_RMPCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:gac403030c2e943822680e601fa87bde46"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register reset value.  <a href="#gac403030c2e943822680e601fa87bde46">More...</a><br /></td></tr>
<tr class="separator:gac403030c2e943822680e601fa87bde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace798e0f1445582cb4f5d0cf22846398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace798e0f1445582cb4f5d0cf22846398">_SYSCFG_RMPCR_TIM3_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gace798e0f1445582cb4f5d0cf22846398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 1 mapping [0].  <a href="#gace798e0f1445582cb4f5d0cf22846398">More...</a><br /></td></tr>
<tr class="separator:gace798e0f1445582cb4f5d0cf22846398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91923707c22f82da9de766275396c6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91923707c22f82da9de766275396c6cb">_SYSCFG_RMPCR_TIM3_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga91923707c22f82da9de766275396c6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 2 mapping [0].  <a href="#ga91923707c22f82da9de766275396c6cb">More...</a><br /></td></tr>
<tr class="separator:ga91923707c22f82da9de766275396c6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1.  <a href="#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2.  <a href="#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">_EXTI_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3.  <a href="#gaa6d64b6995f66ca7a1e3792f8ecfe257">More...</a><br /></td></tr>
<tr class="separator:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">_EXTI_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1.  <a href="#ga77d3a1c8abe609873a8a3625a6bc42ca">More...</a><br /></td></tr>
<tr class="separator:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c15e078b7be549a7590a9edb67e629d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">_EXTI_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8c15e078b7be549a7590a9edb67e629d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2.  <a href="#ga8c15e078b7be549a7590a9edb67e629d">More...</a><br /></td></tr>
<tr class="separator:ga8c15e078b7be549a7590a9edb67e629d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">_EXTI_CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector.  <a href="#ga72b0c346fa5c9b7f35a57027fc05986e">More...</a><br /></td></tr>
<tr class="separator:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">_EXTI_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6eeb82c3030cc99589bd0846ded324ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 reset value.  <a href="#ga6eeb82c3030cc99589bd0846ded324ce">More...</a><br /></td></tr>
<tr class="separator:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">_EXTI_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 reset value.  <a href="#ga68e92a2e5016a76f6245f248bb67b6d1">More...</a><br /></td></tr>
<tr class="separator:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">_EXTI_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 reset value.  <a href="#ga02b625e9ff3ad4a1eefd9669789ffb9a">More...</a><br /></td></tr>
<tr class="separator:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">_EXTI_CONF_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector reset value.  <a href="#gadc3e954841ddab33c0f5017f7eb7e95f">More...</a><br /></td></tr>
<tr class="separator:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8927f30c07f065fd93d40acec932aa53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8927f30c07f065fd93d40acec932aa53">_EXTI_CR1_P0IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8927f30c07f065fd93d40acec932aa53"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [1:0].  <a href="#ga8927f30c07f065fd93d40acec932aa53">More...</a><br /></td></tr>
<tr class="separator:ga8927f30c07f065fd93d40acec932aa53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd4fbf0c3327948ac6e13f57b9e5be78">_EXTI_CR1_P0IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [0].  <a href="#gacd4fbf0c3327948ac6e13f57b9e5be78">More...</a><br /></td></tr>
<tr class="separator:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a55c3e7f80e8f89c8b146a28506704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66a55c3e7f80e8f89c8b146a28506704">_EXTI_CR1_P0IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga66a55c3e7f80e8f89c8b146a28506704"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [1].  <a href="#ga66a55c3e7f80e8f89c8b146a28506704">More...</a><br /></td></tr>
<tr class="separator:ga66a55c3e7f80e8f89c8b146a28506704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a52ee67fa2ea97490c24fe58361f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75a52ee67fa2ea97490c24fe58361f40">_EXTI_CR1_P1IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga75a52ee67fa2ea97490c24fe58361f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [1:0].  <a href="#ga75a52ee67fa2ea97490c24fe58361f40">More...</a><br /></td></tr>
<tr class="separator:ga75a52ee67fa2ea97490c24fe58361f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83840751101de4e1cf9d81296692322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf83840751101de4e1cf9d81296692322">_EXTI_CR1_P1IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf83840751101de4e1cf9d81296692322"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [0].  <a href="#gaf83840751101de4e1cf9d81296692322">More...</a><br /></td></tr>
<tr class="separator:gaf83840751101de4e1cf9d81296692322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26259372bb7275a78e9f55133e3805a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26259372bb7275a78e9f55133e3805a6">_EXTI_CR1_P1IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga26259372bb7275a78e9f55133e3805a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [1].  <a href="#ga26259372bb7275a78e9f55133e3805a6">More...</a><br /></td></tr>
<tr class="separator:ga26259372bb7275a78e9f55133e3805a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">_EXTI_CR1_P2IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [1:0].  <a href="#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">More...</a><br /></td></tr>
<tr class="separator:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga528a0a4e694ef3da04ecb3b1fb48fa3c">_EXTI_CR1_P2IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [0].  <a href="#ga528a0a4e694ef3da04ecb3b1fb48fa3c">More...</a><br /></td></tr>
<tr class="separator:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga000bd6e1d6f61533e03064baa3b4e40d">_EXTI_CR1_P2IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [1].  <a href="#ga000bd6e1d6f61533e03064baa3b4e40d">More...</a><br /></td></tr>
<tr class="separator:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8549aa2813d55b8ce24f9ca696981a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8549aa2813d55b8ce24f9ca696981a73">_EXTI_CR1_P3IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8549aa2813d55b8ce24f9ca696981a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [1:0].  <a href="#ga8549aa2813d55b8ce24f9ca696981a73">More...</a><br /></td></tr>
<tr class="separator:ga8549aa2813d55b8ce24f9ca696981a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742d6c104f65106415b8e83bc951f714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga742d6c104f65106415b8e83bc951f714">_EXTI_CR1_P3IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga742d6c104f65106415b8e83bc951f714"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [0].  <a href="#ga742d6c104f65106415b8e83bc951f714">More...</a><br /></td></tr>
<tr class="separator:ga742d6c104f65106415b8e83bc951f714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga868a55d30fafa9c60e71bc0429a6d64c">_EXTI_CR1_P3IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [1].  <a href="#ga868a55d30fafa9c60e71bc0429a6d64c">More...</a><br /></td></tr>
<tr class="separator:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa15246193a66aa0e9024a8ef48bbe5e6">_EXTI_CR2_P4IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [1:0].  <a href="#gaa15246193a66aa0e9024a8ef48bbe5e6">More...</a><br /></td></tr>
<tr class="separator:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab3d11f0ca2fe67d3b1958565ad80f35">_EXTI_CR2_P4IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [0].  <a href="#gaab3d11f0ca2fe67d3b1958565ad80f35">More...</a><br /></td></tr>
<tr class="separator:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58c57e514320c767057f0692d2a176e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae58c57e514320c767057f0692d2a176e">_EXTI_CR2_P4IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae58c57e514320c767057f0692d2a176e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [1].  <a href="#gae58c57e514320c767057f0692d2a176e">More...</a><br /></td></tr>
<tr class="separator:gae58c57e514320c767057f0692d2a176e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gada325f31aa9470c3fbd1c7a6fbda8eca">_EXTI_CR2_P5IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [1:0].  <a href="#gada325f31aa9470c3fbd1c7a6fbda8eca">More...</a><br /></td></tr>
<tr class="separator:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2644c86e1e48b815022db012d13e9bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2644c86e1e48b815022db012d13e9bd3">_EXTI_CR2_P5IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2644c86e1e48b815022db012d13e9bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [0].  <a href="#ga2644c86e1e48b815022db012d13e9bd3">More...</a><br /></td></tr>
<tr class="separator:ga2644c86e1e48b815022db012d13e9bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4809d29adb627629234f9f179fce8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a4809d29adb627629234f9f179fce8f">_EXTI_CR2_P5IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1a4809d29adb627629234f9f179fce8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [1].  <a href="#ga1a4809d29adb627629234f9f179fce8f">More...</a><br /></td></tr>
<tr class="separator:ga1a4809d29adb627629234f9f179fce8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5eb78087b34e26e172d19aa630c113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafc5eb78087b34e26e172d19aa630c113">_EXTI_CR2_P6IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafc5eb78087b34e26e172d19aa630c113"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [1:0].  <a href="#gafc5eb78087b34e26e172d19aa630c113">More...</a><br /></td></tr>
<tr class="separator:gafc5eb78087b34e26e172d19aa630c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf142a37d52e84b21657ee38a29bdb1bb">_EXTI_CR2_P6IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [0].  <a href="#gaf142a37d52e84b21657ee38a29bdb1bb">More...</a><br /></td></tr>
<tr class="separator:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4125e222423dd2bdaff201536e26b3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4125e222423dd2bdaff201536e26b3ff">_EXTI_CR2_P6IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4125e222423dd2bdaff201536e26b3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [1].  <a href="#ga4125e222423dd2bdaff201536e26b3ff">More...</a><br /></td></tr>
<tr class="separator:ga4125e222423dd2bdaff201536e26b3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac996027f6fc0ee8e27d679dfcac14ed8">_EXTI_CR2_P7IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [1:0].  <a href="#gac996027f6fc0ee8e27d679dfcac14ed8">More...</a><br /></td></tr>
<tr class="separator:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac96a87f6b161aa6a1e1b6c1f340bc114">_EXTI_CR2_P7IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [0].  <a href="#gac96a87f6b161aa6a1e1b6c1f340bc114">More...</a><br /></td></tr>
<tr class="separator:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1e08a11c47176d72c2a740baf0a368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c1e08a11c47176d72c2a740baf0a368">_EXTI_CR2_P7IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2c1e08a11c47176d72c2a740baf0a368"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [1].  <a href="#ga2c1e08a11c47176d72c2a740baf0a368">More...</a><br /></td></tr>
<tr class="separator:ga2c1e08a11c47176d72c2a740baf0a368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a403cab0f6fb9307d1bbc7ec2fb234">_EXTI_CR3_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [1:0].  <a href="#ga16a403cab0f6fb9307d1bbc7ec2fb234">More...</a><br /></td></tr>
<tr class="separator:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908b98b14524d88800241e59d7bafe56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga908b98b14524d88800241e59d7bafe56">_EXTI_CR3_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga908b98b14524d88800241e59d7bafe56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [0].  <a href="#ga908b98b14524d88800241e59d7bafe56">More...</a><br /></td></tr>
<tr class="separator:ga908b98b14524d88800241e59d7bafe56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga719916b0b5c9beaddd1d015f0f0391a6">_EXTI_CR3_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [1].  <a href="#ga719916b0b5c9beaddd1d015f0f0391a6">More...</a><br /></td></tr>
<tr class="separator:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401df609b6afd632567dbfb6a7cd37d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401df609b6afd632567dbfb6a7cd37d6">_EXTI_CR3_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga401df609b6afd632567dbfb6a7cd37d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [1:0].  <a href="#ga401df609b6afd632567dbfb6a7cd37d6">More...</a><br /></td></tr>
<tr class="separator:ga401df609b6afd632567dbfb6a7cd37d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8921068e5e823fb5886ecad04859a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8921068e5e823fb5886ecad04859a12">_EXTI_CR3_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8921068e5e823fb5886ecad04859a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [0].  <a href="#gaa8921068e5e823fb5886ecad04859a12">More...</a><br /></td></tr>
<tr class="separator:gaa8921068e5e823fb5886ecad04859a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c0327af748d5c51a1589a24ea2ca03f">_EXTI_CR3_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [1].  <a href="#ga1c0327af748d5c51a1589a24ea2ca03f">More...</a><br /></td></tr>
<tr class="separator:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga472fd0c60fbf538a35f8e7d2da85ddfd">_EXTI_SR1_P0F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 external interrupt flag  <a href="#ga472fd0c60fbf538a35f8e7d2da85ddfd">More...</a><br /></td></tr>
<tr class="separator:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92919a06107e7c087dc9d896a8dabf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92919a06107e7c087dc9d896a8dabf29">_EXTI_SR1_P1F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92919a06107e7c087dc9d896a8dabf29"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 external interrupt flag  <a href="#ga92919a06107e7c087dc9d896a8dabf29">More...</a><br /></td></tr>
<tr class="separator:ga92919a06107e7c087dc9d896a8dabf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32761778ae81ad946781d2feb1f552dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga32761778ae81ad946781d2feb1f552dc">_EXTI_SR1_P2F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga32761778ae81ad946781d2feb1f552dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 external interrupt flag  <a href="#ga32761778ae81ad946781d2feb1f552dc">More...</a><br /></td></tr>
<tr class="separator:ga32761778ae81ad946781d2feb1f552dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b48cd69a3577b045071fdff7130f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9b48cd69a3577b045071fdff7130f58">_EXTI_SR1_P3F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad9b48cd69a3577b045071fdff7130f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 3 external interrupt flag  <a href="#gad9b48cd69a3577b045071fdff7130f58">More...</a><br /></td></tr>
<tr class="separator:gad9b48cd69a3577b045071fdff7130f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ecb54ebe99714f94838aad7c8dbd2c5">_EXTI_SR1_P4F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 4 external interrupt flag  <a href="#ga8ecb54ebe99714f94838aad7c8dbd2c5">More...</a><br /></td></tr>
<tr class="separator:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ceae158bd938f67d07ed90a1f21490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3ceae158bd938f67d07ed90a1f21490">_EXTI_SR1_P5F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab3ceae158bd938f67d07ed90a1f21490"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 5 external interrupt flag  <a href="#gab3ceae158bd938f67d07ed90a1f21490">More...</a><br /></td></tr>
<tr class="separator:gab3ceae158bd938f67d07ed90a1f21490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9915f563a2b252508b61e53f583bc928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9915f563a2b252508b61e53f583bc928">_EXTI_SR1_P6F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9915f563a2b252508b61e53f583bc928"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 6 external interrupt flag  <a href="#ga9915f563a2b252508b61e53f583bc928">More...</a><br /></td></tr>
<tr class="separator:ga9915f563a2b252508b61e53f583bc928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga199a999bc49e9b5e91499b0acbbab3e9">_EXTI_SR1_P7F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 7 external interrupt flag  <a href="#ga199a999bc49e9b5e91499b0acbbab3e9">More...</a><br /></td></tr>
<tr class="separator:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb3b4532d9c6736a4f30cfe2bf665935">_EXTI_SR2_PBF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag.  <a href="#gafb3b4532d9c6736a4f30cfe2bf665935">More...</a><br /></td></tr>
<tr class="separator:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf247453cc8e7603240e8da28f0bb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2cf247453cc8e7603240e8da28f0bb38">_EXTI_SR2_PDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2cf247453cc8e7603240e8da28f0bb38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag.  <a href="#ga2cf247453cc8e7603240e8da28f0bb38">More...</a><br /></td></tr>
<tr class="separator:ga2cf247453cc8e7603240e8da28f0bb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4561a3c5e0fc181713ac7f87604fe5cb">_EXTI_CONF_PBLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select.  <a href="#ga4561a3c5e0fc181713ac7f87604fe5cb">More...</a><br /></td></tr>
<tr class="separator:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b791df87864ce05b52bc2803c6c5b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b791df87864ce05b52bc2803c6c5b10">_EXTI_CONF_PBHIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5b791df87864ce05b52bc2803c6c5b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select.  <a href="#ga5b791df87864ce05b52bc2803c6c5b10">More...</a><br /></td></tr>
<tr class="separator:ga5b791df87864ce05b52bc2803c6c5b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6b2cded724e197b84189ff903db41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d6b2cded724e197b84189ff903db41b">_EXTI_CONF_PDLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9d6b2cded724e197b84189ff903db41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select.  <a href="#ga9d6b2cded724e197b84189ff903db41b">More...</a><br /></td></tr>
<tr class="separator:ga9d6b2cded724e197b84189ff903db41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703fc68793715e07c81377e64e2e293b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga703fc68793715e07c81377e64e2e293b">_EXTI_CONF_PDHIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga703fc68793715e07c81377e64e2e293b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select.  <a href="#ga703fc68793715e07c81377e64e2e293b">More...</a><br /></td></tr>
<tr class="separator:ga703fc68793715e07c81377e64e2e293b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">_RST_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga92f3fa42ef7e15cc935e1f0600203422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pin configuration register.  <a href="#ga92f3fa42ef7e15cc935e1f0600203422">More...</a><br /></td></tr>
<tr class="separator:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register.  <a href="#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb1a765385692cf3ff7f886d173d8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffb1a765385692cf3ff7f886d173d8e5">_RST_CR_PIN_KEY</a>&#160;&#160;&#160;((uint8_t) 0xD0)</td></tr>
<tr class="memdesc:gaffb1a765385692cf3ff7f886d173d8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PA1 as GPIO, else NRST.  <a href="#gaffb1a765385692cf3ff7f886d173d8e5">More...</a><br /></td></tr>
<tr class="separator:gaffb1a765385692cf3ff7f886d173d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3416c53b6213feeca2aa41f8d03b9ad3">_RST_SR_PORF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-on reset (POR) flag [0].  <a href="#ga3416c53b6213feeca2aa41f8d03b9ad3">More...</a><br /></td></tr>
<tr class="separator:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae558a0a7c561385ae7f81a761df74679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae558a0a7c561385ae7f81a761df74679">_RST_SR_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae558a0a7c561385ae7f81a761df74679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0].  <a href="#gae558a0a7c561385ae7f81a761df74679">More...</a><br /></td></tr>
<tr class="separator:gae558a0a7c561385ae7f81a761df74679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88b0bf6035d9c4ae2dc6950627e7672e">_RST_SR_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0].  <a href="#ga88b0bf6035d9c4ae2dc6950627e7672e">More...</a><br /></td></tr>
<tr class="separator:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d6c75d076581476b7cf54426e7b7eb">_RST_SR_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01d6c75d076581476b7cf54426e7b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0].  <a href="#ga01d6c75d076581476b7cf54426e7b7eb">More...</a><br /></td></tr>
<tr class="separator:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">_RST_SR_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0].  <a href="#ga0c4a9b04f8f89f096ba180f63bb78f0d">More...</a><br /></td></tr>
<tr class="separator:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divider Register.  <a href="#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x10)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">_CLK_CKDIVR_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0].  <a href="#ga3ba6f2643a33fbe53cb81f13867f7cb4">More...</a><br /></td></tr>
<tr class="separator:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8fdb156345b1b53469a33d7a03792e6">_CLK_CKDIVR_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8fdb156345b1b53469a33d7a03792e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0].  <a href="#gaa8fdb156345b1b53469a33d7a03792e6">More...</a><br /></td></tr>
<tr class="separator:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga790ba1bf4f9ff362d307b131e2163f3d">_CLK_CKDIVR_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1].  <a href="#ga790ba1bf4f9ff362d307b131e2163f3d">More...</a><br /></td></tr>
<tr class="separator:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376d2d03c6030386b245141d751a667f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga376d2d03c6030386b245141d751a667f">_CLK_CKDIVR_HSIDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga376d2d03c6030386b245141d751a667f"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1  <a href="#ga376d2d03c6030386b245141d751a667f">More...</a><br /></td></tr>
<tr class="separator:ga376d2d03c6030386b245141d751a667f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe03b061282492d851ea6bcd1b39ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeefe03b061282492d851ea6bcd1b39ae">_CLK_CKDIVR_HSIDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeefe03b061282492d851ea6bcd1b39ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/2  <a href="#gaeefe03b061282492d851ea6bcd1b39ae">More...</a><br /></td></tr>
<tr class="separator:gaeefe03b061282492d851ea6bcd1b39ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f96fe89934a635282a5597f000636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga592f96fe89934a635282a5597f000636">_CLK_CKDIVR_HSIDIV_DIV4</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga592f96fe89934a635282a5597f000636"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/4  <a href="#ga592f96fe89934a635282a5597f000636">More...</a><br /></td></tr>
<tr class="separator:ga592f96fe89934a635282a5597f000636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7137e98bd297710d4074c5ae9b80271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7137e98bd297710d4074c5ae9b80271">_CLK_CKDIVR_HSIDIV_DIV8</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae7137e98bd297710d4074c5ae9b80271"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/8  <a href="#gae7137e98bd297710d4074c5ae9b80271">More...</a><br /></td></tr>
<tr class="separator:gae7137e98bd297710d4074c5ae9b80271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039b31afe5724e6e850941511de09ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga039b31afe5724e6e850941511de09ca8">_CLK_PCKENR1_TIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga039b31afe5724e6e850941511de09ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2 [0]  <a href="#ga039b31afe5724e6e850941511de09ca8">More...</a><br /></td></tr>
<tr class="separator:ga039b31afe5724e6e850941511de09ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7b78002f3d91e0a141916dd9db20e8b">_CLK_PCKENR1_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0]  <a href="#gaf7b78002f3d91e0a141916dd9db20e8b">More...</a><br /></td></tr>
<tr class="separator:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e04ced7115a2ff8bc98c7313c19418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83e04ced7115a2ff8bc98c7313c19418">_CLK_PCKENR1_TIM4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga83e04ced7115a2ff8bc98c7313c19418"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4 [0]  <a href="#ga83e04ced7115a2ff8bc98c7313c19418">More...</a><br /></td></tr>
<tr class="separator:ga83e04ced7115a2ff8bc98c7313c19418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e2841604029c57eb242339e7cf2cb6b">_CLK_PCKENR1_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6e2841604029c57eb242339e7cf2cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0]  <a href="#ga6e2841604029c57eb242339e7cf2cb6b">More...</a><br /></td></tr>
<tr class="separator:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301b2a4edf109c4438285a1010a51d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga301b2a4edf109c4438285a1010a51d61">_CLK_PCKENR1_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga301b2a4edf109c4438285a1010a51d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0]  <a href="#ga301b2a4edf109c4438285a1010a51d61">More...</a><br /></td></tr>
<tr class="separator:ga301b2a4edf109c4438285a1010a51d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5384245abbab12d8fe271399f068175a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5384245abbab12d8fe271399f068175a">_CLK_PCKENR1_USART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5384245abbab12d8fe271399f068175a"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable USART [0]  <a href="#ga5384245abbab12d8fe271399f068175a">More...</a><br /></td></tr>
<tr class="separator:ga5384245abbab12d8fe271399f068175a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e286de6e097f273bed855ab938de8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1e286de6e097f273bed855ab938de8b">_CLK_PCKENR1_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab1e286de6e097f273bed855ab938de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0]  <a href="#gab1e286de6e097f273bed855ab938de8b">More...</a><br /></td></tr>
<tr class="separator:gab1e286de6e097f273bed855ab938de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a954693ea07e040a15d0d7750a12ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a954693ea07e040a15d0d7750a12ca6">_CLK_PCKENR1_PXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4a954693ea07e040a15d0d7750a12ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PXS [0]  <a href="#ga4a954693ea07e040a15d0d7750a12ca6">More...</a><br /></td></tr>
<tr class="separator:ga4a954693ea07e040a15d0d7750a12ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11d2f6da4a5acae7ccc134f2f3c5ddc2">_CLK_PCKENR2_WWDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable WWDG [0]  <a href="#ga11d2f6da4a5acae7ccc134f2f3c5ddc2">More...</a><br /></td></tr>
<tr class="separator:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fa2cf91fe8a8dd214873e1e75936fb">_CLK_CCOR_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0].  <a href="#gac8fa2cf91fe8a8dd214873e1e75936fb">More...</a><br /></td></tr>
<tr class="separator:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f110d1f104e00bf7b911ddb3ff54b32">_CLK_CCOR_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2:0].  <a href="#ga6f110d1f104e00bf7b911ddb3ff54b32">More...</a><br /></td></tr>
<tr class="separator:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f53500beab6dda4185cfb94a8a82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab37f53500beab6dda4185cfb94a8a82c">_CLK_CCOR_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab37f53500beab6dda4185cfb94a8a82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0].  <a href="#gab37f53500beab6dda4185cfb94a8a82c">More...</a><br /></td></tr>
<tr class="separator:gab37f53500beab6dda4185cfb94a8a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">_CLK_CCOR_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1].  <a href="#ga8d16774962aaab8be0e6d9f7cbb6dc88">More...</a><br /></td></tr>
<tr class="separator:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c265ce26f6bd652495abf0c7ad7af5a">_CLK_CCOR_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2].  <a href="#ga6c265ce26f6bd652495abf0c7ad7af5a">More...</a><br /></td></tr>
<tr class="separator:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0ce5be8966f712bc3fc992edf3e9675c">_CLK_CCOR_CCOSLP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1:0].  <a href="#ga0ce5be8966f712bc3fc992edf3e9675c">More...</a><br /></td></tr>
<tr class="separator:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12510bbbfcecb6906dbb4e426050f837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12510bbbfcecb6906dbb4e426050f837">_CLK_CCOR_CCOSLP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12510bbbfcecb6906dbb4e426050f837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [0].  <a href="#ga12510bbbfcecb6906dbb4e426050f837">More...</a><br /></td></tr>
<tr class="separator:ga12510bbbfcecb6906dbb4e426050f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf21b98512ec899b9c3e4d0453656a1d4">_CLK_CCOR_CCOSLP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1].  <a href="#gaf21b98512ec899b9c3e4d0453656a1d4">More...</a><br /></td></tr>
<tr class="separator:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register.  <a href="#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register.  <a href="#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a89008a9601c8712cb6e0e97f68227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1a89008a9601c8712cb6e0e97f68227">_WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae1a89008a9601c8712cb6e0e97f68227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0].  <a href="#gae1a89008a9601c8712cb6e0e97f68227">More...</a><br /></td></tr>
<tr class="separator:gae1a89008a9601c8712cb6e0e97f68227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">_WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0].  <a href="#ga1bb9f8fb4a51c23c33789409ce6be2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44ab241783523ad708ef74db47abc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4c44ab241783523ad708ef74db47abc4">_WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4c44ab241783523ad708ef74db47abc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1].  <a href="#ga4c44ab241783523ad708ef74db47abc4">More...</a><br /></td></tr>
<tr class="separator:ga4c44ab241783523ad708ef74db47abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c67b558adccb49ec77219b080fd25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5c67b558adccb49ec77219b080fd25d">_WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5c67b558adccb49ec77219b080fd25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2].  <a href="#gaf5c67b558adccb49ec77219b080fd25d">More...</a><br /></td></tr>
<tr class="separator:gaf5c67b558adccb49ec77219b080fd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">_WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3].  <a href="#gabd98d8f572af1ba11d13f6c8a66ebe4b">More...</a><br /></td></tr>
<tr class="separator:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4a9a4e65fda2a56fad4828820c2bc6a">_WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4].  <a href="#gad4a9a4e65fda2a56fad4828820c2bc6a">More...</a><br /></td></tr>
<tr class="separator:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e312dfd0e3a5411bf1434d0589d865f">_WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5].  <a href="#ga2e312dfd0e3a5411bf1434d0589d865f">More...</a><br /></td></tr>
<tr class="separator:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf22f95fb2caba9f7992b64e018ad247e">_WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf22f95fb2caba9f7992b64e018ad247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6].  <a href="#gaf22f95fb2caba9f7992b64e018ad247e">More...</a><br /></td></tr>
<tr class="separator:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation (n/a if WWDG enabled by option byte) [0].  <a href="#gadb4ce57fbd4daeb110d66fef96a2b011">More...</a><br /></td></tr>
<tr class="separator:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2070d65d667434ce7bc9fcb08730746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac2070d65d667434ce7bc9fcb08730746">_WWDG_WR_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2070d65d667434ce7bc9fcb08730746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0].  <a href="#gac2070d65d667434ce7bc9fcb08730746">More...</a><br /></td></tr>
<tr class="separator:gac2070d65d667434ce7bc9fcb08730746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga797aa2eeae09906f1a5348c54e5a03ea">_WWDG_WR_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0].  <a href="#ga797aa2eeae09906f1a5348c54e5a03ea">More...</a><br /></td></tr>
<tr class="separator:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8b36ea81e6195ce86820fc6f9605c89">_WWDG_WR_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8b36ea81e6195ce86820fc6f9605c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1].  <a href="#gae8b36ea81e6195ce86820fc6f9605c89">More...</a><br /></td></tr>
<tr class="separator:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab96faefe5894b72b6b38a573881c902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab96faefe5894b72b6b38a573881c902">_WWDG_WR_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab96faefe5894b72b6b38a573881c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2].  <a href="#gaab96faefe5894b72b6b38a573881c902">More...</a><br /></td></tr>
<tr class="separator:gaab96faefe5894b72b6b38a573881c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c21752e3816f7aa6e390abed80fc4c9">_WWDG_WR_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3].  <a href="#ga9c21752e3816f7aa6e390abed80fc4c9">More...</a><br /></td></tr>
<tr class="separator:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600e693341add0dde237eb19775f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4600e693341add0dde237eb19775f725">_WWDG_WR_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4600e693341add0dde237eb19775f725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4].  <a href="#ga4600e693341add0dde237eb19775f725">More...</a><br /></td></tr>
<tr class="separator:ga4600e693341add0dde237eb19775f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf7d80024f200c2896c9bfb5320aafa4">_WWDG_WR_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf7d80024f200c2896c9bfb5320aafa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5].  <a href="#gacf7d80024f200c2896c9bfb5320aafa4">More...</a><br /></td></tr>
<tr class="separator:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2ea6bd408380593cd73abba7b03fc5">_WWDG_WR_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6].  <a href="#ga9a2ea6bd408380593cd73abba7b03fc5">More...</a><br /></td></tr>
<tr class="separator:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register.  <a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register.  <a href="#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register.  <a href="#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadcbdb8461dab29c7c57082b27d4410f">_IWDG_KR_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gaadcbdb8461dab29c7c57082b27d4410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable.  <a href="#gaadcbdb8461dab29c7c57082b27d4410f">More...</a><br /></td></tr>
<tr class="separator:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528dd431d16c44bc5617b969e62f200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga528dd431d16c44bc5617b969e62f200d">_IWDG_KR_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga528dd431d16c44bc5617b969e62f200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh.  <a href="#ga528dd431d16c44bc5617b969e62f200d">More...</a><br /></td></tr>
<tr class="separator:ga528dd431d16c44bc5617b969e62f200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897c65f7befd920ae94773a9e23f13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac897c65f7befd920ae94773a9e23f13d">_IWDG_KR_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gac897c65f7befd920ae94773a9e23f13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR.  <a href="#gac897c65f7befd920ae94773a9e23f13d">More...</a><br /></td></tr>
<tr class="separator:gac897c65f7befd920ae94773a9e23f13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab3a38adcbc39ff111eeabe25941b35d">_IWDG_PR_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3a38adcbc39ff111eeabe25941b35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0].  <a href="#gaab3a38adcbc39ff111eeabe25941b35d">More...</a><br /></td></tr>
<tr class="separator:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc6debdf40469bcf2a2242253fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafabc6debdf40469bcf2a2242253fdb42">_IWDG_PR_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafabc6debdf40469bcf2a2242253fdb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0].  <a href="#gafabc6debdf40469bcf2a2242253fdb42">More...</a><br /></td></tr>
<tr class="separator:gafabc6debdf40469bcf2a2242253fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3135f28c42b81733a637fc16be9675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3135f28c42b81733a637fc16be9675f">_IWDG_PR_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa3135f28c42b81733a637fc16be9675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1].  <a href="#gaa3135f28c42b81733a637fc16be9675f">More...</a><br /></td></tr>
<tr class="separator:gaa3135f28c42b81733a637fc16be9675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2a82614b5287a2c84a9ff56dca001b41">_IWDG_PR_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2a82614b5287a2c84a9ff56dca001b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2].  <a href="#ga2a82614b5287a2c84a9ff56dca001b41">More...</a><br /></td></tr>
<tr class="separator:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register.  <a href="#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register.  <a href="#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register.  <a href="#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4553dab46277fcab418470bc34aaf2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4553dab46277fcab418470bc34aaf2a1">_AWU_CSR_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4553dab46277fcab418470bc34aaf2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0].  <a href="#ga4553dab46277fcab418470bc34aaf2a1">More...</a><br /></td></tr>
<tr class="separator:ga4553dab46277fcab418470bc34aaf2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c42056ed265e946adba2b478a243cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07c42056ed265e946adba2b478a243cf">_AWU_CSR_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07c42056ed265e946adba2b478a243cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0].  <a href="#ga07c42056ed265e946adba2b478a243cf">More...</a><br /></td></tr>
<tr class="separator:ga07c42056ed265e946adba2b478a243cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e1b412dd116893aeea9c0c3d1040e22">_AWU_CSR_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0].  <a href="#ga5e1b412dd116893aeea9c0c3d1040e22">More...</a><br /></td></tr>
<tr class="separator:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994a90fb10793c60f352009a16abb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7994a90fb10793c60f352009a16abb87">_AWU_APR_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7994a90fb10793c60f352009a16abb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0].  <a href="#ga7994a90fb10793c60f352009a16abb87">More...</a><br /></td></tr>
<tr class="separator:ga7994a90fb10793c60f352009a16abb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">_AWU_APR_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0].  <a href="#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">More...</a><br /></td></tr>
<tr class="separator:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">_AWU_APR_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1].  <a href="#gaf7f9f206af5f3c0621dcb3f516c7eae8">More...</a><br /></td></tr>
<tr class="separator:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">_AWU_APR_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2].  <a href="#ga97e9e06d9c6cdc20f39edcea34ec9f08">More...</a><br /></td></tr>
<tr class="separator:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e86ad9022b619b28732c5aee34772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac84e86ad9022b619b28732c5aee34772">_AWU_APR_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac84e86ad9022b619b28732c5aee34772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3].  <a href="#gac84e86ad9022b619b28732c5aee34772">More...</a><br /></td></tr>
<tr class="separator:gac84e86ad9022b619b28732c5aee34772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab05b097a7448bca341a702c59b503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafab05b097a7448bca341a702c59b503f">_AWU_APR_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafab05b097a7448bca341a702c59b503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4].  <a href="#gafab05b097a7448bca341a702c59b503f">More...</a><br /></td></tr>
<tr class="separator:gafab05b097a7448bca341a702c59b503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3cc3b91117baf4b6161893094254f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c3cc3b91117baf4b6161893094254f6">_AWU_APR_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c3cc3b91117baf4b6161893094254f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5].  <a href="#ga2c3cc3b91117baf4b6161893094254f6">More...</a><br /></td></tr>
<tr class="separator:ga2c3cc3b91117baf4b6161893094254f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b682460b56131e96dbfd501343cc955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b682460b56131e96dbfd501343cc955">_AWU_APR_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b682460b56131e96dbfd501343cc955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0].  <a href="#ga0b682460b56131e96dbfd501343cc955">More...</a><br /></td></tr>
<tr class="separator:ga0b682460b56131e96dbfd501343cc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69f3c63b5a9d7408b1eda043fc85357b">_AWU_APR_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0].  <a href="#ga69f3c63b5a9d7408b1eda043fc85357b">More...</a><br /></td></tr>
<tr class="separator:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga485dbc46b98db4dd3030ac7c96e92820">_AWU_APR_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga485dbc46b98db4dd3030ac7c96e92820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1].  <a href="#ga485dbc46b98db4dd3030ac7c96e92820">More...</a><br /></td></tr>
<tr class="separator:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ed0bfea98a726e4bac6a62cade4c930">_AWU_APR_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2].  <a href="#ga7ed0bfea98a726e4bac6a62cade4c930">More...</a><br /></td></tr>
<tr class="separator:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fd54206553519805c72f72d42b0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4fd54206553519805c72f72d42b0dd6">_AWU_APR_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4fd54206553519805c72f72d42b0dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3].  <a href="#gaf4fd54206553519805c72f72d42b0dd6">More...</a><br /></td></tr>
<tr class="separator:gaf4fd54206553519805c72f72d42b0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register.  <a href="#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf46ce0526c747ed991ffe09d33e51a6a">_BEEP_CSR_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0].  <a href="#gaf46ce0526c747ed991ffe09d33e51a6a">More...</a><br /></td></tr>
<tr class="separator:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff6c56e81be94a9e9ddda95e8024f91d">_BEEP_CSR_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0].  <a href="#gaff6c56e81be94a9e9ddda95e8024f91d">More...</a><br /></td></tr>
<tr class="separator:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">_BEEP_CSR_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1].  <a href="#gaf7d70dbd7f30c6dcd2826af98cbceb4d">More...</a><br /></td></tr>
<tr class="separator:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25df36ff10a652bc826445ebe95595e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf25df36ff10a652bc826445ebe95595e">_BEEP_CSR_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf25df36ff10a652bc826445ebe95595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2].  <a href="#gaf25df36ff10a652bc826445ebe95595e">More...</a><br /></td></tr>
<tr class="separator:gaf25df36ff10a652bc826445ebe95595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0ce849d6370e000c55897196a9b63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e0ce849d6370e000c55897196a9b63f">_BEEP_CSR_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0e0ce849d6370e000c55897196a9b63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3].  <a href="#ga0e0ce849d6370e000c55897196a9b63f">More...</a><br /></td></tr>
<tr class="separator:ga0e0ce849d6370e000c55897196a9b63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27f8989bced22f797e8a843034cbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed27f8989bced22f797e8a843034cbc8">_BEEP_CSR_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaed27f8989bced22f797e8a843034cbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4].  <a href="#gaed27f8989bced22f797e8a843034cbc8">More...</a><br /></td></tr>
<tr class="separator:gaed27f8989bced22f797e8a843034cbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga305dc261df136d12b1d0a44f0c5dda83">_BEEP_CSR_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga305dc261df136d12b1d0a44f0c5dda83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0].  <a href="#ga305dc261df136d12b1d0a44f0c5dda83">More...</a><br /></td></tr>
<tr class="separator:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">_BEEP_CSR_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0].  <a href="#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">More...</a><br /></td></tr>
<tr class="separator:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0245420a1c9f45affdece8477638d125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0245420a1c9f45affdece8477638d125">_BEEP_CSR_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0245420a1c9f45affdece8477638d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0].  <a href="#ga0245420a1c9f45affdece8477638d125">More...</a><br /></td></tr>
<tr class="separator:ga0245420a1c9f45affdece8477638d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a1fc840cac7f4e01758ca93a37f2329">_BEEP_CSR_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1].  <a href="#ga6a1fc840cac7f4e01758ca93a37f2329">More...</a><br /></td></tr>
<tr class="separator:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad">_SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0].  <a href="#ga7ef9aad7cb7e94d8a2d98de927dd46ad">More...</a><br /></td></tr>
<tr class="separator:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga588fe61442f36d0f3c8ea64bfa585095">_SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga588fe61442f36d0f3c8ea64bfa585095"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0].  <a href="#ga588fe61442f36d0f3c8ea64bfa585095">More...</a><br /></td></tr>
<tr class="separator:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34da153795a9f8647ae7ca236d13b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae34da153795a9f8647ae7ca236d13b20">_SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae34da153795a9f8647ae7ca236d13b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0].  <a href="#gae34da153795a9f8647ae7ca236d13b20">More...</a><br /></td></tr>
<tr class="separator:gae34da153795a9f8647ae7ca236d13b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc180124171f24eb1045d351f9f41da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadc180124171f24eb1045d351f9f41da">_SPI_CR1_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaadc180124171f24eb1045d351f9f41da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0].  <a href="#gaadc180124171f24eb1045d351f9f41da">More...</a><br /></td></tr>
<tr class="separator:gaadc180124171f24eb1045d351f9f41da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ad2e94bf86f2d55f47344157cc6f4ca">_SPI_CR1_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0].  <a href="#ga9ad2e94bf86f2d55f47344157cc6f4ca">More...</a><br /></td></tr>
<tr class="separator:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9a1e42da70789b7012fdb7c5c958439">_SPI_CR1_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa9a1e42da70789b7012fdb7c5c958439"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1].  <a href="#gaa9a1e42da70789b7012fdb7c5c958439">More...</a><br /></td></tr>
<tr class="separator:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40eafa5a049e972b468233f91cb0bcc8">_SPI_CR1_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40eafa5a049e972b468233f91cb0bcc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2].  <a href="#ga40eafa5a049e972b468233f91cb0bcc8">More...</a><br /></td></tr>
<tr class="separator:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d2aebe2c60c5721d262a2a992c2caea">_SPI_CR1_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0].  <a href="#ga4d2aebe2c60c5721d262a2a992c2caea">More...</a><br /></td></tr>
<tr class="separator:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cb30b5826ea1f46500014e99566fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc3cb30b5826ea1f46500014e99566fc">_SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabc3cb30b5826ea1f46500014e99566fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0].  <a href="#gabc3cb30b5826ea1f46500014e99566fc">More...</a><br /></td></tr>
<tr class="separator:gabc3cb30b5826ea1f46500014e99566fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e34b787bc40f7f21200388f5e40386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78e34b787bc40f7f21200388f5e40386">_SPI_CR2_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78e34b787bc40f7f21200388f5e40386"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0].  <a href="#ga78e34b787bc40f7f21200388f5e40386">More...</a><br /></td></tr>
<tr class="separator:ga78e34b787bc40f7f21200388f5e40386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56da2d7306e8cc8360e5b839795076f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56da2d7306e8cc8360e5b839795076f3">_SPI_CR2_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56da2d7306e8cc8360e5b839795076f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0].  <a href="#ga56da2d7306e8cc8360e5b839795076f3">More...</a><br /></td></tr>
<tr class="separator:ga56da2d7306e8cc8360e5b839795076f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7903fa54bc4354adec4f3353e9f7227">_SPI_CR2_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf7903fa54bc4354adec4f3353e9f7227"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0].  <a href="#gaf7903fa54bc4354adec4f3353e9f7227">More...</a><br /></td></tr>
<tr class="separator:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3">_SPI_CR2_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0].  <a href="#ga2de8ed2cf15b8c1e1272e89cc1a135b3">More...</a><br /></td></tr>
<tr class="separator:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7d70e78c35779166254d225ce7192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba7d70e78c35779166254d225ce7192e">_SPI_CR2_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaba7d70e78c35779166254d225ce7192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0].  <a href="#gaba7d70e78c35779166254d225ce7192e">More...</a><br /></td></tr>
<tr class="separator:gaba7d70e78c35779166254d225ce7192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga011f03816944bfc8f06ea9c2eb5f2b16">_SPI_ICR_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0].  <a href="#ga011f03816944bfc8f06ea9c2eb5f2b16">More...</a><br /></td></tr>
<tr class="separator:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b780a05eaca1f4235457ad7df4449c8">_SPI_ICR_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9b780a05eaca1f4235457ad7df4449c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0].  <a href="#ga9b780a05eaca1f4235457ad7df4449c8">More...</a><br /></td></tr>
<tr class="separator:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668c53b67ae78282331adae0d7819c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga668c53b67ae78282331adae0d7819c4c">_SPI_ICR_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga668c53b67ae78282331adae0d7819c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0].  <a href="#ga668c53b67ae78282331adae0d7819c4c">More...</a><br /></td></tr>
<tr class="separator:ga668c53b67ae78282331adae0d7819c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a3dddaf384bf9c154737a504a25c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga308a3dddaf384bf9c154737a504a25c1">_SPI_ICR_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga308a3dddaf384bf9c154737a504a25c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0].  <a href="#ga308a3dddaf384bf9c154737a504a25c1">More...</a><br /></td></tr>
<tr class="separator:ga308a3dddaf384bf9c154737a504a25c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e0134daac285f3c3da958cd32c7ad9a">_SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0].  <a href="#ga7e0134daac285f3c3da958cd32c7ad9a">More...</a><br /></td></tr>
<tr class="separator:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094f171c674370855aa2348ce0c51591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga094f171c674370855aa2348ce0c51591">_SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga094f171c674370855aa2348ce0c51591"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0].  <a href="#ga094f171c674370855aa2348ce0c51591">More...</a><br /></td></tr>
<tr class="separator:ga094f171c674370855aa2348ce0c51591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdd1382d15b51656e12dffc514af3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bdd1382d15b51656e12dffc514af3df">_SPI_SR_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5bdd1382d15b51656e12dffc514af3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0].  <a href="#ga5bdd1382d15b51656e12dffc514af3df">More...</a><br /></td></tr>
<tr class="separator:ga5bdd1382d15b51656e12dffc514af3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed3acd83dab34fba14777e96be22e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafed3acd83dab34fba14777e96be22e3a">_SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafed3acd83dab34fba14777e96be22e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0].  <a href="#gafed3acd83dab34fba14777e96be22e3a">More...</a><br /></td></tr>
<tr class="separator:gafed3acd83dab34fba14777e96be22e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df">_SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0].  <a href="#ga34dcd0a1f8b3b3d3031ccc0b61d078df">More...</a><br /></td></tr>
<tr class="separator:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac522ac74babd33253b4de7f73e39749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac522ac74babd33253b4de7f73e39749e">_SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac522ac74babd33253b4de7f73e39749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0].  <a href="#gac522ac74babd33253b4de7f73e39749e">More...</a><br /></td></tr>
<tr class="separator:gac522ac74babd33253b4de7f73e39749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">_I2C_OAR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte.  <a href="#gad54b1e15a1e7d472512cd44a53b1ffeb">More...</a><br /></td></tr>
<tr class="separator:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d64888be43da117a63d2b33ded17214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">_I2C_OAR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7d64888be43da117a63d2b33ded17214"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte.  <a href="#ga7d64888be43da117a63d2b33ded17214">More...</a><br /></td></tr>
<tr class="separator:ga7d64888be43da117a63d2b33ded17214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dcbcb2121e463c3988d921ba365200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">_I2C_OAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga45dcbcb2121e463c3988d921ba365200"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2.  <a href="#ga45dcbcb2121e463c3988d921ba365200">More...</a><br /></td></tr>
<tr class="separator:ga45dcbcb2121e463c3988d921ba365200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271efecc19ade61af8495b9b9567bcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">_I2C_OAR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga271efecc19ade61af8495b9b9567bcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte reset value.  <a href="#ga271efecc19ade61af8495b9b9567bcf2">More...</a><br /></td></tr>
<tr class="separator:ga271efecc19ade61af8495b9b9567bcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264a7ecc47b81208274d51326022b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">_I2C_OAR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf264a7ecc47b81208274d51326022b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte reset value.  <a href="#gaf264a7ecc47b81208274d51326022b32">More...</a><br /></td></tr>
<tr class="separator:gaf264a7ecc47b81208274d51326022b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">_I2C_OAR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2aa29ed4a665d60b19d11202fa88552b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 reset value.  <a href="#ga2aa29ed4a665d60b19d11202fa88552b">More...</a><br /></td></tr>
<tr class="separator:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57fc2e5ea5c5692229ced4a19949d963">_I2C_CR1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga57fc2e5ea5c5692229ced4a19949d963"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0].  <a href="#ga57fc2e5ea5c5692229ced4a19949d963">More...</a><br /></td></tr>
<tr class="separator:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05da5ea41075c0658b5f7260bee2f8df">_I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga05da5ea41075c0658b5f7260bee2f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0].  <a href="#ga05da5ea41075c0658b5f7260bee2f8df">More...</a><br /></td></tr>
<tr class="separator:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a4b817794bd6659af808acb3d029a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53a4b817794bd6659af808acb3d029a7">_I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga53a4b817794bd6659af808acb3d029a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0].  <a href="#ga53a4b817794bd6659af808acb3d029a7">More...</a><br /></td></tr>
<tr class="separator:ga53a4b817794bd6659af808acb3d029a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c58c6c090c567a316aa95d2013a7fb6">_I2C_CR2_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0].  <a href="#ga9c58c6c090c567a316aa95d2013a7fb6">More...</a><br /></td></tr>
<tr class="separator:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">_I2C_CR2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0].  <a href="#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">More...</a><br /></td></tr>
<tr class="separator:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6465d48fb5d146b171f8d75182c4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab6465d48fb5d146b171f8d75182c4199">_I2C_CR2_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab6465d48fb5d146b171f8d75182c4199"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0].  <a href="#gab6465d48fb5d146b171f8d75182c4199">More...</a><br /></td></tr>
<tr class="separator:gab6465d48fb5d146b171f8d75182c4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">_I2C_CR2_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0].  <a href="#ga20d38185ad6d8d9985d6e68c0c1b9dba">More...</a><br /></td></tr>
<tr class="separator:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bd73cb458867d9c5a388ea1787d0743">_I2C_CR2_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9bd73cb458867d9c5a388ea1787d0743"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0].  <a href="#ga9bd73cb458867d9c5a388ea1787d0743">More...</a><br /></td></tr>
<tr class="separator:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e0309b921d45e1e64edb125bdc9c16">_I2C_FREQR_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55e0309b921d45e1e64edb125bdc9c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0].  <a href="#ga55e0309b921d45e1e64edb125bdc9c16">More...</a><br /></td></tr>
<tr class="separator:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6715171647d87e10b58085e765c7ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6715171647d87e10b58085e765c7ab39">_I2C_FREQR_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6715171647d87e10b58085e765c7ab39"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0].  <a href="#ga6715171647d87e10b58085e765c7ab39">More...</a><br /></td></tr>
<tr class="separator:ga6715171647d87e10b58085e765c7ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c148caf699520646d8e266adb31777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4c148caf699520646d8e266adb31777">_I2C_FREQR_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c148caf699520646d8e266adb31777"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1].  <a href="#gae4c148caf699520646d8e266adb31777">More...</a><br /></td></tr>
<tr class="separator:gae4c148caf699520646d8e266adb31777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854ac07ddb027af4932fb91794e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac1854ac07ddb027af4932fb91794e6a9">_I2C_FREQR_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1854ac07ddb027af4932fb91794e6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2].  <a href="#gac1854ac07ddb027af4932fb91794e6a9">More...</a><br /></td></tr>
<tr class="separator:gac1854ac07ddb027af4932fb91794e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff75f68d3481a4bb8b951ac13716f9ba">_I2C_FREQR_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3].  <a href="#gaff75f68d3481a4bb8b951ac13716f9ba">More...</a><br /></td></tr>
<tr class="separator:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96299b1afc8d432666ed4f8689efd5c8">_I2C_FREQR_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96299b1afc8d432666ed4f8689efd5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4].  <a href="#ga96299b1afc8d432666ed4f8689efd5c8">More...</a><br /></td></tr>
<tr class="separator:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabf5a10c7c14ba26471d421bc2b7fd268">_I2C_FREQR_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5].  <a href="#gabf5a10c7c14ba26471d421bc2b7fd268">More...</a><br /></td></tr>
<tr class="separator:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3fac2afa343d4ca3c9067f4a38a35f0">_I2C_OAR1L_ADD1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [0] (in 10-bit address mode)  <a href="#gad3fac2afa343d4ca3c9067f4a38a35f0">More...</a><br /></td></tr>
<tr class="separator:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8783448d39b656d48f6f9c3cb53eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad8783448d39b656d48f6f9c3cb53eda">_I2C_OAR1L_ADD1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad8783448d39b656d48f6f9c3cb53eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [1].  <a href="#gaad8783448d39b656d48f6f9c3cb53eda">More...</a><br /></td></tr>
<tr class="separator:gaad8783448d39b656d48f6f9c3cb53eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09326a9839bcc0d6d1a2c5eeda4cc882">_I2C_OAR1L_ADD1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [2].  <a href="#ga09326a9839bcc0d6d1a2c5eeda4cc882">More...</a><br /></td></tr>
<tr class="separator:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f92a503a4c0199ab1c6cc21a862512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28f92a503a4c0199ab1c6cc21a862512">_I2C_OAR1L_ADD1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga28f92a503a4c0199ab1c6cc21a862512"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [3].  <a href="#ga28f92a503a4c0199ab1c6cc21a862512">More...</a><br /></td></tr>
<tr class="separator:ga28f92a503a4c0199ab1c6cc21a862512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7021955af97811c3483f658688c88e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7021955af97811c3483f658688c88e80">_I2C_OAR1L_ADD1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7021955af97811c3483f658688c88e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [4].  <a href="#ga7021955af97811c3483f658688c88e80">More...</a><br /></td></tr>
<tr class="separator:ga7021955af97811c3483f658688c88e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63072edf0b530c6920b86beb9fc6498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf63072edf0b530c6920b86beb9fc6498">_I2C_OAR1L_ADD1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf63072edf0b530c6920b86beb9fc6498"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [5].  <a href="#gaf63072edf0b530c6920b86beb9fc6498">More...</a><br /></td></tr>
<tr class="separator:gaf63072edf0b530c6920b86beb9fc6498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab07a426c7cbca4efe29b3f97efb7dc99">_I2C_OAR1L_ADD1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [6].  <a href="#gab07a426c7cbca4efe29b3f97efb7dc99">More...</a><br /></td></tr>
<tr class="separator:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa986701d5af2ea99c9424fa9ffddb445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa986701d5af2ea99c9424fa9ffddb445">_I2C_OAR1L_ADD1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa986701d5af2ea99c9424fa9ffddb445"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [7].  <a href="#gaa986701d5af2ea99c9424fa9ffddb445">More...</a><br /></td></tr>
<tr class="separator:gaa986701d5af2ea99c9424fa9ffddb445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c3c0bfe67dc17e198fa73e551dc461e">_I2C_OAR1H_ADD1_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9:8] (in 10-bit address mode)  <a href="#ga2c3c0bfe67dc17e198fa73e551dc461e">More...</a><br /></td></tr>
<tr class="separator:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfe5c1601dce1f103ec5d0d260810a3f">_I2C_OAR1H_ADD1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [8].  <a href="#gadfe5c1601dce1f103ec5d0d260810a3f">More...</a><br /></td></tr>
<tr class="separator:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95c72dc9f311b39e60200149e27835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c95c72dc9f311b39e60200149e27835">_I2C_OAR1H_ADD1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c95c72dc9f311b39e60200149e27835"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9].  <a href="#ga2c95c72dc9f311b39e60200149e27835">More...</a><br /></td></tr>
<tr class="separator:ga2c95c72dc9f311b39e60200149e27835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a384031d086de8e4d916ed864f7433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8a384031d086de8e4d916ed864f7433">_I2C_OAR1H_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae8a384031d086de8e4d916ed864f7433"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0].  <a href="#gae8a384031d086de8e4d916ed864f7433">More...</a><br /></td></tr>
<tr class="separator:gae8a384031d086de8e4d916ed864f7433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga403ef69ccbf2c7d84a195e9df131a0be">_I2C_OAR1H_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0].  <a href="#ga403ef69ccbf2c7d84a195e9df131a0be">More...</a><br /></td></tr>
<tr class="separator:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee85662fc752a5bd811b274a0593405a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee85662fc752a5bd811b274a0593405a">_I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee85662fc752a5bd811b274a0593405a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Dual addressing mode enable.  <a href="#gaee85662fc752a5bd811b274a0593405a">More...</a><br /></td></tr>
<tr class="separator:gaee85662fc752a5bd811b274a0593405a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaddfa7437cff47c7bfca69e96e9f479c6">_I2C_OAR2_ADD2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [1].  <a href="#gaddfa7437cff47c7bfca69e96e9f479c6">More...</a><br /></td></tr>
<tr class="separator:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fa7e7bb900897561bb08c10793fe9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga65fa7e7bb900897561bb08c10793fe9e">_I2C_OAR2_ADD2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga65fa7e7bb900897561bb08c10793fe9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [2].  <a href="#ga65fa7e7bb900897561bb08c10793fe9e">More...</a><br /></td></tr>
<tr class="separator:ga65fa7e7bb900897561bb08c10793fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cb876ee27cce66ee877dd49713330c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0cb876ee27cce66ee877dd49713330c">_I2C_OAR2_ADD2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0cb876ee27cce66ee877dd49713330c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [3].  <a href="#gae0cb876ee27cce66ee877dd49713330c">More...</a><br /></td></tr>
<tr class="separator:gae0cb876ee27cce66ee877dd49713330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecdcae1a0790401db8610f7c438da066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecdcae1a0790401db8610f7c438da066">_I2C_OAR2_ADD2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaecdcae1a0790401db8610f7c438da066"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [4].  <a href="#gaecdcae1a0790401db8610f7c438da066">More...</a><br /></td></tr>
<tr class="separator:gaecdcae1a0790401db8610f7c438da066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabfbeeaae07f6cb2932d0a4144e4001c1">_I2C_OAR2_ADD2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [5].  <a href="#gabfbeeaae07f6cb2932d0a4144e4001c1">More...</a><br /></td></tr>
<tr class="separator:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf4e21d9fb9dcb152f1cc3756db27962">_I2C_OAR2_ADD2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [6].  <a href="#gaaf4e21d9fb9dcb152f1cc3756db27962">More...</a><br /></td></tr>
<tr class="separator:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83b4ebc0cbefa0cc4187ec6df09fb8eb">_I2C_OAR2_ADD2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [7].  <a href="#ga83b4ebc0cbefa0cc4187ec6df09fb8eb">More...</a><br /></td></tr>
<tr class="separator:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">_I2C_SR1_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0].  <a href="#ga8dfd8349f9803d6b9cd5dfa19cda9f31">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f4fcca0d3569670102866047b93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga151f4fcca0d3569670102866047b93ca">_I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151f4fcca0d3569670102866047b93ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0].  <a href="#ga151f4fcca0d3569670102866047b93ca">More...</a><br /></td></tr>
<tr class="separator:ga151f4fcca0d3569670102866047b93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">_I2C_SR1_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0].  <a href="#ga153b9f25f8cc0e90fea7dced9ba3fd47">More...</a><br /></td></tr>
<tr class="separator:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea03d1541e84f0972d634857f78599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bea03d1541e84f0972d634857f78599">_I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2bea03d1541e84f0972d634857f78599"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0].  <a href="#ga2bea03d1541e84f0972d634857f78599">More...</a><br /></td></tr>
<tr class="separator:ga2bea03d1541e84f0972d634857f78599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c77e9be83e7587aad4c61e055672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119c77e9be83e7587aad4c61e055672d">_I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga119c77e9be83e7587aad4c61e055672d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0].  <a href="#ga119c77e9be83e7587aad4c61e055672d">More...</a><br /></td></tr>
<tr class="separator:ga119c77e9be83e7587aad4c61e055672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7e95ef4e19a51972ea94537a46293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1f7e95ef4e19a51972ea94537a46293">_I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad1f7e95ef4e19a51972ea94537a46293"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0].  <a href="#gad1f7e95ef4e19a51972ea94537a46293">More...</a><br /></td></tr>
<tr class="separator:gad1f7e95ef4e19a51972ea94537a46293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">_I2C_SR1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0].  <a href="#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">More...</a><br /></td></tr>
<tr class="separator:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3981da9c4f9f92781f9cbf04b946a97b">_I2C_SR2_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0].  <a href="#ga3981da9c4f9f92781f9cbf04b946a97b">More...</a><br /></td></tr>
<tr class="separator:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d56385a8363fbddd16affd82129ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga879d56385a8363fbddd16affd82129ca">_I2C_SR2_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga879d56385a8363fbddd16affd82129ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0].  <a href="#ga879d56385a8363fbddd16affd82129ca">More...</a><br /></td></tr>
<tr class="separator:ga879d56385a8363fbddd16affd82129ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fdbf23fc678f8647e52915c75efa69d">_I2C_SR2_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fdbf23fc678f8647e52915c75efa69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0].  <a href="#ga8fdbf23fc678f8647e52915c75efa69d">More...</a><br /></td></tr>
<tr class="separator:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga121aba1dba1dfd0f13d8d26512c60266">_I2C_SR2_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga121aba1dba1dfd0f13d8d26512c60266"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0].  <a href="#ga121aba1dba1dfd0f13d8d26512c60266">More...</a><br /></td></tr>
<tr class="separator:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb32aaa99872c646020f778ec5f3face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb32aaa99872c646020f778ec5f3face">_I2C_SR2_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb32aaa99872c646020f778ec5f3face"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0].  <a href="#gafb32aaa99872c646020f778ec5f3face">More...</a><br /></td></tr>
<tr class="separator:gafb32aaa99872c646020f778ec5f3face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71c9c886881a13c39224836392bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e71c9c886881a13c39224836392bbc0">_I2C_SR3_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e71c9c886881a13c39224836392bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0].  <a href="#ga5e71c9c886881a13c39224836392bbc0">More...</a><br /></td></tr>
<tr class="separator:ga5e71c9c886881a13c39224836392bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec0da1f47bea2dca015372635a9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02ec0da1f47bea2dca015372635a9699">_I2C_SR3_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga02ec0da1f47bea2dca015372635a9699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0].  <a href="#ga02ec0da1f47bea2dca015372635a9699">More...</a><br /></td></tr>
<tr class="separator:ga02ec0da1f47bea2dca015372635a9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2815e70b85db023afd663e0b000f19c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2815e70b85db023afd663e0b000f19c8">_I2C_SR3_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2815e70b85db023afd663e0b000f19c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0].  <a href="#ga2815e70b85db023afd663e0b000f19c8">More...</a><br /></td></tr>
<tr class="separator:ga2815e70b85db023afd663e0b000f19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaafbf7fd5045de678e44dd37cbebfc9a4">_I2C_SR3_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slave mode) [0].  <a href="#gaafbf7fd5045de678e44dd37cbebfc9a4">More...</a><br /></td></tr>
<tr class="separator:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4746414bd3d3f891d96706aa167513e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4746414bd3d3f891d96706aa167513e6">_I2C_SR3_DUALF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4746414bd3d3f891d96706aa167513e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual flag (Slave mode) [0].  <a href="#ga4746414bd3d3f891d96706aa167513e6">More...</a><br /></td></tr>
<tr class="separator:ga4746414bd3d3f891d96706aa167513e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga960d89d9b78c102d7a64bddc67c68dff">_I2C_ITR_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga960d89d9b78c102d7a64bddc67c68dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0].  <a href="#ga960d89d9b78c102d7a64bddc67c68dff">More...</a><br /></td></tr>
<tr class="separator:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga787cd254e3eec54ae18dabb3cd3cd225">_I2C_ITR_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0].  <a href="#ga787cd254e3eec54ae18dabb3cd3cd225">More...</a><br /></td></tr>
<tr class="separator:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaefcbdf00caf2a1c2197bb051737ac787">_I2C_ITR_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaefcbdf00caf2a1c2197bb051737ac787"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0].  <a href="#gaefcbdf00caf2a1c2197bb051737ac787">More...</a><br /></td></tr>
<tr class="separator:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa222c8fa7baaccab63e53d8923de1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa222c8fa7baaccab63e53d8923de1962">_I2C_CCRH_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa222c8fa7baaccab63e53d8923de1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0].  <a href="#gaa222c8fa7baaccab63e53d8923de1962">More...</a><br /></td></tr>
<tr class="separator:gaa222c8fa7baaccab63e53d8923de1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">_I2C_CCRH_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0].  <a href="#gabd90bf57d31e7a0fc8253c12a86f8ee7">More...</a><br /></td></tr>
<tr class="separator:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f55b305c4da1f1514840a2b33a21fa1">_I2C_CCRH_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1].  <a href="#ga7f55b305c4da1f1514840a2b33a21fa1">More...</a><br /></td></tr>
<tr class="separator:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa1043a16eb2d56e74495ce7f524c28a5">_I2C_CCRH_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2].  <a href="#gaa1043a16eb2d56e74495ce7f524c28a5">More...</a><br /></td></tr>
<tr class="separator:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840dba751431a29cd4c45ac61a138a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga840dba751431a29cd4c45ac61a138a22">_I2C_CCRH_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga840dba751431a29cd4c45ac61a138a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3].  <a href="#ga840dba751431a29cd4c45ac61a138a22">More...</a><br /></td></tr>
<tr class="separator:ga840dba751431a29cd4c45ac61a138a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fd6de89963a3814050fd69b19fe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07fd6de89963a3814050fd69b19fe64b">_I2C_CCRH_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07fd6de89963a3814050fd69b19fe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0].  <a href="#ga07fd6de89963a3814050fd69b19fe64b">More...</a><br /></td></tr>
<tr class="separator:ga07fd6de89963a3814050fd69b19fe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e58fa58597e36f566cde770a4ce70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e58fa58597e36f566cde770a4ce70df">_I2C_CCRH_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0e58fa58597e36f566cde770a4ce70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0].  <a href="#ga0e58fa58597e36f566cde770a4ce70df">More...</a><br /></td></tr>
<tr class="separator:ga0e58fa58597e36f566cde770a4ce70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2c03c6a8d86c08878bd9139e83e87ae">_I2C_TRISER_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0].  <a href="#gaa2c03c6a8d86c08878bd9139e83e87ae">More...</a><br /></td></tr>
<tr class="separator:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0add208d1d531725fd7d5e6e76121c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0add208d1d531725fd7d5e6e76121c6">_I2C_TRISER_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae0add208d1d531725fd7d5e6e76121c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0].  <a href="#gae0add208d1d531725fd7d5e6e76121c6">More...</a><br /></td></tr>
<tr class="separator:gae0add208d1d531725fd7d5e6e76121c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7abd21e01e15964504fc86fa235bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae3a7abd21e01e15964504fc86fa235bb">_I2C_TRISER_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3a7abd21e01e15964504fc86fa235bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1].  <a href="#gae3a7abd21e01e15964504fc86fa235bb">More...</a><br /></td></tr>
<tr class="separator:gae3a7abd21e01e15964504fc86fa235bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ed96705f9efe1355f0355d454fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga51c1ed96705f9efe1355f0355d454fed">_I2C_TRISER_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51c1ed96705f9efe1355f0355d454fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2].  <a href="#ga51c1ed96705f9efe1355f0355d454fed">More...</a><br /></td></tr>
<tr class="separator:ga51c1ed96705f9efe1355f0355d454fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1e90e7b9426527ff254f6a8be3be1a89">_I2C_TRISER_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3].  <a href="#ga1e90e7b9426527ff254f6a8be3be1a89">More...</a><br /></td></tr>
<tr class="separator:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20711891c3aa173021391eaca6e78c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa20711891c3aa173021391eaca6e78c2">_I2C_TRISER_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa20711891c3aa173021391eaca6e78c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4].  <a href="#gaa20711891c3aa173021391eaca6e78c2">More...</a><br /></td></tr>
<tr class="separator:gaa20711891c3aa173021391eaca6e78c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac07bc8c9fe49f1fa6d7c012cdee94163">_I2C_TRISER_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5].  <a href="#gac07bc8c9fe49f1fa6d7c012cdee94163">More...</a><br /></td></tr>
<tr class="separator:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f8180518da65e41da9183b51e3e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">_USART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td></tr>
<tr class="memdesc:ga721f8180518da65e41da9183b51e3e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART struct/bit access.  <a href="#ga721f8180518da65e41da9183b51e3e8f">More...</a><br /></td></tr>
<tr class="separator:ga721f8180518da65e41da9183b51e3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad878b2edc99ef758f3852cc055bd5da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">_USART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad878b2edc99ef758f3852cc055bd5da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register.  <a href="#gad878b2edc99ef758f3852cc055bd5da1">More...</a><br /></td></tr>
<tr class="separator:gad878b2edc99ef758f3852cc055bd5da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aed88d7d255006f2295f74b572615d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">_USART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4aed88d7d255006f2295f74b572615d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register.  <a href="#ga4aed88d7d255006f2295f74b572615d7">More...</a><br /></td></tr>
<tr class="separator:ga4aed88d7d255006f2295f74b572615d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6622905a98b61a1f366cdfd335097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">_USART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5b6622905a98b61a1f366cdfd335097b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1.  <a href="#ga5b6622905a98b61a1f366cdfd335097b">More...</a><br /></td></tr>
<tr class="separator:ga5b6622905a98b61a1f366cdfd335097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">_USART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2.  <a href="#gac6ce4b0a7e5bd03aab6b8b226b547d41">More...</a><br /></td></tr>
<tr class="separator:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab345d7bb557c418fb0754f8d79742b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">_USART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaeab345d7bb557c418fb0754f8d79742b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1.  <a href="#gaeab345d7bb557c418fb0754f8d79742b">More...</a><br /></td></tr>
<tr class="separator:gaeab345d7bb557c418fb0754f8d79742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">_USART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2.  <a href="#ga9e8b32cb2f12a0aa89a31461c86e5a80">More...</a><br /></td></tr>
<tr class="separator:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f42c7a552816b8ad44fb9192462739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">_USART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga76f42c7a552816b8ad44fb9192462739"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3.  <a href="#ga76f42c7a552816b8ad44fb9192462739">More...</a><br /></td></tr>
<tr class="separator:ga76f42c7a552816b8ad44fb9192462739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c82378abaef6ef16b0acbf72ce519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">_USART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga020c82378abaef6ef16b0acbf72ce519"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4.  <a href="#ga020c82378abaef6ef16b0acbf72ce519">More...</a><br /></td></tr>
<tr class="separator:ga020c82378abaef6ef16b0acbf72ce519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2999a5c4c5271977acf3513051e226e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">_USART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga2999a5c4c5271977acf3513051e226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register reset value.  <a href="#ga2999a5c4c5271977acf3513051e226e0">More...</a><br /></td></tr>
<tr class="separator:ga2999a5c4c5271977acf3513051e226e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">_USART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 reset value.  <a href="#ga9a6a4ea3093800686ef0f399a2ae4aec">More...</a><br /></td></tr>
<tr class="separator:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3364b75a2048aa7df77610cb2341fab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">_USART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3364b75a2048aa7df77610cb2341fab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 reset value.  <a href="#ga3364b75a2048aa7df77610cb2341fab0">More...</a><br /></td></tr>
<tr class="separator:ga3364b75a2048aa7df77610cb2341fab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37375101a852a352f643218d34c7f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">_USART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37375101a852a352f643218d34c7f6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 reset value.  <a href="#ga37375101a852a352f643218d34c7f6c9">More...</a><br /></td></tr>
<tr class="separator:ga37375101a852a352f643218d34c7f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">_USART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c55306ea816a5dcb44b50adea6a5652"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 reset value.  <a href="#ga7c55306ea816a5dcb44b50adea6a5652">More...</a><br /></td></tr>
<tr class="separator:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89294a1f60a490c66c7744f21065d602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">_USART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga89294a1f60a490c66c7744f21065d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 reset value.  <a href="#ga89294a1f60a490c66c7744f21065d602">More...</a><br /></td></tr>
<tr class="separator:ga89294a1f60a490c66c7744f21065d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd0b3437334818d6ec76335bac8c790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">_USART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacbd0b3437334818d6ec76335bac8c790"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 reset value.  <a href="#gacbd0b3437334818d6ec76335bac8c790">More...</a><br /></td></tr>
<tr class="separator:gacbd0b3437334818d6ec76335bac8c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99684192916d335f45ba09fa8b806515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga99684192916d335f45ba09fa8b806515">_USART_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga99684192916d335f45ba09fa8b806515"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity error [0].  <a href="#ga99684192916d335f45ba09fa8b806515">More...</a><br /></td></tr>
<tr class="separator:ga99684192916d335f45ba09fa8b806515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2be79b8d7ee624cbe5a65b0c21cc54ca">_USART_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Framing error [0].  <a href="#ga2be79b8d7ee624cbe5a65b0c21cc54ca">More...</a><br /></td></tr>
<tr class="separator:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b43942bdb1d4afff567b1691bb5e50e">_USART_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Noise flag [0].  <a href="#ga2b43942bdb1d4afff567b1691bb5e50e">More...</a><br /></td></tr>
<tr class="separator:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c91cbe718faabb3e863d732f817d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1c91cbe718faabb3e863d732f817d43">_USART_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1c91cbe718faabb3e863d732f817d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART LIN Header Error (LIN Slave mode) / Overrun error [0].  <a href="#gab1c91cbe718faabb3e863d732f817d43">More...</a><br /></td></tr>
<tr class="separator:gab1c91cbe718faabb3e863d732f817d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacfe78f3c5b79b7447fd92d6cd13520ce">_USART_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE line detected [0].  <a href="#gacfe78f3c5b79b7447fd92d6cd13520ce">More...</a><br /></td></tr>
<tr class="separator:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a24883f82ced55c379cf961dc22f6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7a24883f82ced55c379cf961dc22f6b0">_USART_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7a24883f82ced55c379cf961dc22f6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Read data register not empty [0].  <a href="#ga7a24883f82ced55c379cf961dc22f6b0">More...</a><br /></td></tr>
<tr class="separator:ga7a24883f82ced55c379cf961dc22f6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b7c3f7a55700701bd1f9fcede0bf928">_USART_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete [0].  <a href="#ga9b7c3f7a55700701bd1f9fcede0bf928">More...</a><br /></td></tr>
<tr class="separator:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d6667db6f64ed28745e5794dd9f0d6b">_USART_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit data register empty [0].  <a href="#ga2d6667db6f64ed28745e5794dd9f0d6b">More...</a><br /></td></tr>
<tr class="separator:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55432757c85fc2cc1e66f54371a87962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55432757c85fc2cc1e66f54371a87962">_USART_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55432757c85fc2cc1e66f54371a87962"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity interrupt enable [0].  <a href="#ga55432757c85fc2cc1e66f54371a87962">More...</a><br /></td></tr>
<tr class="separator:ga55432757c85fc2cc1e66f54371a87962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dc341cac8385704e4ca2c1ed677cb4e">_USART_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity selection [0].  <a href="#ga6dc341cac8385704e4ca2c1ed677cb4e">More...</a><br /></td></tr>
<tr class="separator:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad616f0f30dddfa2fbd8316cec260fec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad616f0f30dddfa2fbd8316cec260fec0">_USART_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad616f0f30dddfa2fbd8316cec260fec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity control enable [0].  <a href="#gad616f0f30dddfa2fbd8316cec260fec0">More...</a><br /></td></tr>
<tr class="separator:gad616f0f30dddfa2fbd8316cec260fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf3c5cb21e5bbd60d3ee524c6fb3e13e">_USART_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Wakeup method [0].  <a href="#gacf3c5cb21e5bbd60d3ee524c6fb3e13e">More...</a><br /></td></tr>
<tr class="separator:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46d5ca20b585a578b92aedf7de97ddf2">_USART_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART word length [0].  <a href="#ga46d5ca20b585a578b92aedf7de97ddf2">More...</a><br /></td></tr>
<tr class="separator:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32de6333a297172a0a6bc029f35a17cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga32de6333a297172a0a6bc029f35a17cc">_USART_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga32de6333a297172a0a6bc029f35a17cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (for low power consumption) [0].  <a href="#ga32de6333a297172a0a6bc029f35a17cc">More...</a><br /></td></tr>
<tr class="separator:ga32de6333a297172a0a6bc029f35a17cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2afee656df3c3f54ea4a23272c0e8ce1">_USART_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit Data bit 8 (in 9-bit mode) [0].  <a href="#ga2afee656df3c3f54ea4a23272c0e8ce1">More...</a><br /></td></tr>
<tr class="separator:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa3291ae7f21ad028bcc65c5ab07712b">_USART_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receive Data bit 8 (in 9-bit mode) [0].  <a href="#gafa3291ae7f21ad028bcc65c5ab07712b">More...</a><br /></td></tr>
<tr class="separator:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8066a4d9fe905151bc1f37049f703f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8066a4d9fe905151bc1f37049f703f6">_USART_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8066a4d9fe905151bc1f37049f703f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Send break [0].  <a href="#gac8066a4d9fe905151bc1f37049f703f6">More...</a><br /></td></tr>
<tr class="separator:gac8066a4d9fe905151bc1f37049f703f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc330903c135a3b3a30e9093601c226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fc330903c135a3b3a30e9093601c226">_USART_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3fc330903c135a3b3a30e9093601c226"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver wakeup [0].  <a href="#ga3fc330903c135a3b3a30e9093601c226">More...</a><br /></td></tr>
<tr class="separator:ga3fc330903c135a3b3a30e9093601c226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3079b9c62ce1c2873375061e9763c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8f3079b9c62ce1c2873375061e9763c1">_USART_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8f3079b9c62ce1c2873375061e9763c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver enable [0].  <a href="#ga8f3079b9c62ce1c2873375061e9763c1">More...</a><br /></td></tr>
<tr class="separator:ga8f3079b9c62ce1c2873375061e9763c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ee82226874c70a461ddf3095e649c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29ee82226874c70a461ddf3095e649c8">_USART_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga29ee82226874c70a461ddf3095e649c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter enable [0].  <a href="#ga29ee82226874c70a461ddf3095e649c8">More...</a><br /></td></tr>
<tr class="separator:ga29ee82226874c70a461ddf3095e649c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6078d80d473c7ee000050352b1687b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b6078d80d473c7ee000050352b1687b">_USART_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2b6078d80d473c7ee000050352b1687b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE Line interrupt enable [0].  <a href="#ga2b6078d80d473c7ee000050352b1687b">More...</a><br /></td></tr>
<tr class="separator:ga2b6078d80d473c7ee000050352b1687b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d838a066c00ed014bf58189277f20c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d838a066c00ed014bf58189277f20c3">_USART_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8d838a066c00ed014bf58189277f20c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver interrupt enable [0].  <a href="#ga8d838a066c00ed014bf58189277f20c3">More...</a><br /></td></tr>
<tr class="separator:ga8d838a066c00ed014bf58189277f20c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5149b78be04a0f6513c6efa6b8a41784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5149b78be04a0f6513c6efa6b8a41784">_USART_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5149b78be04a0f6513c6efa6b8a41784"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete interrupt enable [0].  <a href="#ga5149b78be04a0f6513c6efa6b8a41784">More...</a><br /></td></tr>
<tr class="separator:ga5149b78be04a0f6513c6efa6b8a41784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae3a06b0b008ba2ea99e955bd21c4eabf">_USART_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter interrupt enable [0].  <a href="#gae3a06b0b008ba2ea99e955bd21c4eabf">More...</a><br /></td></tr>
<tr class="separator:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5911860082f52b9d94e1c70d7e7a5c3">_USART_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Last bit clock pulse [0].  <a href="#gae5911860082f52b9d94e1c70d7e7a5c3">More...</a><br /></td></tr>
<tr class="separator:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5f7f420412886a6d850ca573623b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d5f7f420412886a6d850ca573623b9b">_USART_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d5f7f420412886a6d850ca573623b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock phase [0].  <a href="#ga1d5f7f420412886a6d850ca573623b9b">More...</a><br /></td></tr>
<tr class="separator:ga1d5f7f420412886a6d850ca573623b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938853f9707670853cb5d6f08a9c73ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga938853f9707670853cb5d6f08a9c73ad">_USART_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga938853f9707670853cb5d6f08a9c73ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock polarity [0].  <a href="#ga938853f9707670853cb5d6f08a9c73ad">More...</a><br /></td></tr>
<tr class="separator:ga938853f9707670853cb5d6f08a9c73ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40e10c4ea5ec8e1b6e1db1821ce184fc">_USART_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock enable [0].  <a href="#ga40e10c4ea5ec8e1b6e1db1821ce184fc">More...</a><br /></td></tr>
<tr class="separator:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d40b47a4ffcd739a619a884a34cc987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d40b47a4ffcd739a619a884a34cc987">_USART_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6d40b47a4ffcd739a619a884a34cc987"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1:0].  <a href="#ga6d40b47a4ffcd739a619a884a34cc987">More...</a><br /></td></tr>
<tr class="separator:ga6d40b47a4ffcd739a619a884a34cc987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26be23cdca189760d04fc4dd2b9df93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab26be23cdca189760d04fc4dd2b9df93">_USART_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab26be23cdca189760d04fc4dd2b9df93"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [0].  <a href="#gab26be23cdca189760d04fc4dd2b9df93">More...</a><br /></td></tr>
<tr class="separator:gab26be23cdca189760d04fc4dd2b9df93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fbf2b0f742ccee9bb1886a2f6bb4e1">_USART_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1].  <a href="#gad2fbf2b0f742ccee9bb1886a2f6bb4e1">More...</a><br /></td></tr>
<tr class="separator:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2662fecac1945b9ab7542c5906049d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a2662fecac1945b9ab7542c5906049d">_USART_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3a2662fecac1945b9ab7542c5906049d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3:0].  <a href="#ga3a2662fecac1945b9ab7542c5906049d">More...</a><br /></td></tr>
<tr class="separator:ga3a2662fecac1945b9ab7542c5906049d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b36e1e24814aba165000bbe14592c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf0b36e1e24814aba165000bbe14592c4">_USART_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0b36e1e24814aba165000bbe14592c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [0].  <a href="#gaf0b36e1e24814aba165000bbe14592c4">More...</a><br /></td></tr>
<tr class="separator:gaf0b36e1e24814aba165000bbe14592c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19d9613ab8268ae1e5ebc52e78863cf8">_USART_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [1].  <a href="#ga19d9613ab8268ae1e5ebc52e78863cf8">More...</a><br /></td></tr>
<tr class="separator:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd9f0aeebbeb200abdc139158a02c3bd">_USART_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [2].  <a href="#gacd9f0aeebbeb200abdc139158a02c3bd">More...</a><br /></td></tr>
<tr class="separator:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68e1308ddecc3e794fd654b505a5a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad68e1308ddecc3e794fd654b505a5a48">_USART_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad68e1308ddecc3e794fd654b505a5a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3].  <a href="#gad68e1308ddecc3e794fd654b505a5a48">More...</a><br /></td></tr>
<tr class="separator:gad68e1308ddecc3e794fd654b505a5a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc029d96eb787df8749eeadd0736e093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">_WFE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td></tr>
<tr class="memdesc:gacc029d96eb787df8749eeadd0736e093"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE struct/bit access.  <a href="#gacc029d96eb787df8749eeadd0736e093">More...</a><br /></td></tr>
<tr class="separator:gacc029d96eb787df8749eeadd0736e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8529494e7a96b32d511b5211f7116ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">_WFE_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8529494e7a96b32d511b5211f7116ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1.  <a href="#ga8529494e7a96b32d511b5211f7116ef2">More...</a><br /></td></tr>
<tr class="separator:ga8529494e7a96b32d511b5211f7116ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa362445098419126f12b0c3b3007b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">_WFE_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa362445098419126f12b0c3b3007b04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2.  <a href="#gaa362445098419126f12b0c3b3007b04e">More...</a><br /></td></tr>
<tr class="separator:gaa362445098419126f12b0c3b3007b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">_WFE_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:gab44f0afab633ebf65ca2ac9360c61d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1 reset value.  <a href="#gab44f0afab633ebf65ca2ac9360c61d93">More...</a><br /></td></tr>
<tr class="separator:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">_WFE_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2 reset value.  <a href="#gac600d5c3e7d52711a185e9b7ea36a94e">More...</a><br /></td></tr>
<tr class="separator:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab806b2fe1c56d594841c13bd35fa2e2f">_WFE_CR1_TIM2_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 update, trigger or break event [0].  <a href="#gab806b2fe1c56d594841c13bd35fa2e2f">More...</a><br /></td></tr>
<tr class="separator:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9032b7ec26b87bb044789ef88544ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9032b7ec26b87bb044789ef88544ece">_WFE_CR1_TIM2_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad9032b7ec26b87bb044789ef88544ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 capture or compare event [0].  <a href="#gad9032b7ec26b87bb044789ef88544ece">More...</a><br /></td></tr>
<tr class="separator:gad9032b7ec26b87bb044789ef88544ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0daefd31122d4b9e540a19763ed1bcc2">_WFE_CR1_PXS_EV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on proximity sense event [0].  <a href="#ga0daefd31122d4b9e540a19763ed1bcc2">More...</a><br /></td></tr>
<tr class="separator:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga583c69c85c1ccd8766dd32f83b591c9b">_WFE_CR1_EXTI_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 0 of all ports event [0].  <a href="#ga583c69c85c1ccd8766dd32f83b591c9b">More...</a><br /></td></tr>
<tr class="separator:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d0a8c7496975791440a20aebad67d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22d0a8c7496975791440a20aebad67d4">_WFE_CR1_EXTI_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga22d0a8c7496975791440a20aebad67d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 1 of all ports event [0].  <a href="#ga22d0a8c7496975791440a20aebad67d4">More...</a><br /></td></tr>
<tr class="separator:ga22d0a8c7496975791440a20aebad67d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga034cb4df02e4ad2089d85ae4e16e609b">_WFE_CR1_EXTI_EV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 2 of all ports event [0].  <a href="#ga034cb4df02e4ad2089d85ae4e16e609b">More...</a><br /></td></tr>
<tr class="separator:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a703efe46be6044c9c9f31e39b8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga811a703efe46be6044c9c9f31e39b8eb">_WFE_CR1_EXTI_EV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga811a703efe46be6044c9c9f31e39b8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 3 of all ports event [0].  <a href="#ga811a703efe46be6044c9c9f31e39b8eb">More...</a><br /></td></tr>
<tr class="separator:ga811a703efe46be6044c9c9f31e39b8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae3556ded7734a30bca96fae61273a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5ae3556ded7734a30bca96fae61273a5">_WFE_CR2_EXTI_EV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ae3556ded7734a30bca96fae61273a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 4 of all ports event [0].  <a href="#ga5ae3556ded7734a30bca96fae61273a5">More...</a><br /></td></tr>
<tr class="separator:ga5ae3556ded7734a30bca96fae61273a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339059e6de5a395186f9d6d151fe7f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga339059e6de5a395186f9d6d151fe7f7d">_WFE_CR2_EXTI_EV5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga339059e6de5a395186f9d6d151fe7f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 5 of all ports event [0].  <a href="#ga339059e6de5a395186f9d6d151fe7f7d">More...</a><br /></td></tr>
<tr class="separator:ga339059e6de5a395186f9d6d151fe7f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fd48cc515d457831aa5b03f6f8ef2f0">_WFE_CR2_EXTI_EV6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 6 of all ports event [0].  <a href="#ga8fd48cc515d457831aa5b03f6f8ef2f0">More...</a><br /></td></tr>
<tr class="separator:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b21fe4734c475109b1bbfbe6adb9a14">_WFE_CR2_EXTI_EV7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 7 of all ports event [0].  <a href="#ga8b21fe4734c475109b1bbfbe6adb9a14">More...</a><br /></td></tr>
<tr class="separator:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae411fe9829c223ecdb87155e6194d2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae411fe9829c223ecdb87155e6194d2e1">_WFE_CR2_EXTI_EVB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae411fe9829c223ecdb87155e6194d2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port B event [0].  <a href="#gae411fe9829c223ecdb87155e6194d2e1">More...</a><br /></td></tr>
<tr class="separator:gae411fe9829c223ecdb87155e6194d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b631b4348d6bdac49a94144e6d8780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15b631b4348d6bdac49a94144e6d8780">_WFE_CR2_EXTI_EVD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga15b631b4348d6bdac49a94144e6d8780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port D event [0].  <a href="#ga15b631b4348d6bdac49a94144e6d8780">More...</a><br /></td></tr>
<tr class="separator:ga15b631b4348d6bdac49a94144e6d8780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9bd5423297cae3314e289b5f3a870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">_TIM4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0af9bd5423297cae3314e289b5f3a870"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1.  <a href="#ga0af9bd5423297cae3314e289b5f3a870">More...</a><br /></td></tr>
<tr class="separator:ga0af9bd5423297cae3314e289b5f3a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">_TIM4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2.  <a href="#gabc2a311339e7fabdcbc8409dac70fa9d">More...</a><br /></td></tr>
<tr class="separator:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">_TIM4_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register.  <a href="#gac4683d1b5b9ebe23d07936f8b9a8d1ad">More...</a><br /></td></tr>
<tr class="separator:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">_TIM4_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="#ga9a897743dd8105b3d92c6f247ee39bc3">More...</a><br /></td></tr>
<tr class="separator:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">_TIM4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1 reset value.  <a href="#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">More...</a><br /></td></tr>
<tr class="separator:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42b8fa9180c8400b77e599a89279427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">_TIM4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad42b8fa9180c8400b77e599a89279427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2 reset value.  <a href="#gad42b8fa9180c8400b77e599a89279427">More...</a><br /></td></tr>
<tr class="separator:gad42b8fa9180c8400b77e599a89279427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">_TIM4_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register reset value.  <a href="#ga0c5d0a5a47698d45bed4ff3025fdb8ae">More...</a><br /></td></tr>
<tr class="separator:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">_TIM4_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="#gaf9b6398f1e326221b4d85c33d1b93b34">More...</a><br /></td></tr>
<tr class="separator:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ed6d5673ec8a136ccad11a59bb6f398">_TIM4_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0].  <a href="#ga2ed6d5673ec8a136ccad11a59bb6f398">More...</a><br /></td></tr>
<tr class="separator:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5681dbd1f909d8e18f814adbd7b7da5b">_TIM4_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0].  <a href="#ga5681dbd1f909d8e18f814adbd7b7da5b">More...</a><br /></td></tr>
<tr class="separator:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9554171014a67c7c4c70dfdf5be142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9554171014a67c7c4c70dfdf5be142">_TIM4_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3b9554171014a67c7c4c70dfdf5be142"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0].  <a href="#ga3b9554171014a67c7c4c70dfdf5be142">More...</a><br /></td></tr>
<tr class="separator:ga3b9554171014a67c7c4c70dfdf5be142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dcbc866272ba5081286c5cac96db7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4dcbc866272ba5081286c5cac96db7d">_TIM4_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae4dcbc866272ba5081286c5cac96db7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0].  <a href="#gae4dcbc866272ba5081286c5cac96db7d">More...</a><br /></td></tr>
<tr class="separator:gae4dcbc866272ba5081286c5cac96db7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga441a045dbb6719c93c52d3e34e4e6f83">_TIM4_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0].  <a href="#ga441a045dbb6719c93c52d3e34e4e6f83">More...</a><br /></td></tr>
<tr class="separator:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c5784e668a02e750e808f52306ac2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c5784e668a02e750e808f52306ac2a">_TIM4_CR2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga71c5784e668a02e750e808f52306ac2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2:0].  <a href="#ga71c5784e668a02e750e808f52306ac2a">More...</a><br /></td></tr>
<tr class="separator:ga71c5784e668a02e750e808f52306ac2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705b74e750b9325e6fe04176196bd1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga705b74e750b9325e6fe04176196bd1bb">_TIM4_CR2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga705b74e750b9325e6fe04176196bd1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [0].  <a href="#ga705b74e750b9325e6fe04176196bd1bb">More...</a><br /></td></tr>
<tr class="separator:ga705b74e750b9325e6fe04176196bd1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75555d260f6bbd7fdae33150f56f828e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75555d260f6bbd7fdae33150f56f828e">_TIM4_CR2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga75555d260f6bbd7fdae33150f56f828e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [1].  <a href="#ga75555d260f6bbd7fdae33150f56f828e">More...</a><br /></td></tr>
<tr class="separator:ga75555d260f6bbd7fdae33150f56f828e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b42012bc70a56d3aa6c3435b953696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82b42012bc70a56d3aa6c3435b953696">_TIM4_CR2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga82b42012bc70a56d3aa6c3435b953696"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2].  <a href="#ga82b42012bc70a56d3aa6c3435b953696">More...</a><br /></td></tr>
<tr class="separator:ga82b42012bc70a56d3aa6c3435b953696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47af0027eb4bdc65fd372ad52baed428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47af0027eb4bdc65fd372ad52baed428">_TIM4_SMCR_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga47af0027eb4bdc65fd372ad52baed428"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2:0].  <a href="#ga47af0027eb4bdc65fd372ad52baed428">More...</a><br /></td></tr>
<tr class="separator:ga47af0027eb4bdc65fd372ad52baed428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e064247328b99e401e61d298cd785f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e064247328b99e401e61d298cd785f7">_TIM4_SMCR_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0e064247328b99e401e61d298cd785f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [0].  <a href="#ga0e064247328b99e401e61d298cd785f7">More...</a><br /></td></tr>
<tr class="separator:ga0e064247328b99e401e61d298cd785f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea2578a62ce48fd7511960a9f030562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ea2578a62ce48fd7511960a9f030562">_TIM4_SMCR_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7ea2578a62ce48fd7511960a9f030562"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [1].  <a href="#ga7ea2578a62ce48fd7511960a9f030562">More...</a><br /></td></tr>
<tr class="separator:ga7ea2578a62ce48fd7511960a9f030562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa187df7f2efd7be8d5cd40a551256b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa187df7f2efd7be8d5cd40a551256b02">_TIM4_SMCR_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa187df7f2efd7be8d5cd40a551256b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2].  <a href="#gaa187df7f2efd7be8d5cd40a551256b02">More...</a><br /></td></tr>
<tr class="separator:gaa187df7f2efd7be8d5cd40a551256b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7d8144f4b41d462dc03cd695fc166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad7d8144f4b41d462dc03cd695fc166c">_TIM4_SMCR_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad7d8144f4b41d462dc03cd695fc166c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2:0].  <a href="#gaad7d8144f4b41d462dc03cd695fc166c">More...</a><br /></td></tr>
<tr class="separator:gaad7d8144f4b41d462dc03cd695fc166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6437dd8c3fdfe489d309e619966ca5f2">_TIM4_SMCR_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [0].  <a href="#ga6437dd8c3fdfe489d309e619966ca5f2">More...</a><br /></td></tr>
<tr class="separator:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4819c44706006c131a518369c7ecce6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4819c44706006c131a518369c7ecce6d">_TIM4_SMCR_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4819c44706006c131a518369c7ecce6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [1].  <a href="#ga4819c44706006c131a518369c7ecce6d">More...</a><br /></td></tr>
<tr class="separator:ga4819c44706006c131a518369c7ecce6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661f198776b79b1eb780c6e1947dbc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga661f198776b79b1eb780c6e1947dbc6d">_TIM4_SMCR_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga661f198776b79b1eb780c6e1947dbc6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2].  <a href="#ga661f198776b79b1eb780c6e1947dbc6d">More...</a><br /></td></tr>
<tr class="separator:ga661f198776b79b1eb780c6e1947dbc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db655bd6ea6ad0806625b02daa53835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db655bd6ea6ad0806625b02daa53835">_TIM4_SMCR_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9db655bd6ea6ad0806625b02daa53835"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master/slave mode [0].  <a href="#ga9db655bd6ea6ad0806625b02daa53835">More...</a><br /></td></tr>
<tr class="separator:ga9db655bd6ea6ad0806625b02daa53835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f">_TIM4_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0].  <a href="#gaa18f9c5fc7745611a1ffc7672d0f9d9f">More...</a><br /></td></tr>
<tr class="separator:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfb846918130dddb422ea90922f2e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecfb846918130dddb422ea90922f2e58">_TIM4_IER_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaecfb846918130dddb422ea90922f2e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt enable [0].  <a href="#gaecfb846918130dddb422ea90922f2e58">More...</a><br /></td></tr>
<tr class="separator:gaecfb846918130dddb422ea90922f2e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd91128eb68aeb2a57a6dcd77070efaf">_TIM4_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0].  <a href="#gafd91128eb68aeb2a57a6dcd77070efaf">More...</a><br /></td></tr>
<tr class="separator:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b471e740ae1bb3cbb232705b2a2740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4b471e740ae1bb3cbb232705b2a2740">_TIM4_SR1_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae4b471e740ae1bb3cbb232705b2a2740"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt flag [0].  <a href="#gae4b471e740ae1bb3cbb232705b2a2740">More...</a><br /></td></tr>
<tr class="separator:gae4b471e740ae1bb3cbb232705b2a2740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25993e1e6acb06bb309626e6af0c7a65">_TIM4_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25993e1e6acb06bb309626e6af0c7a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0].  <a href="#ga25993e1e6acb06bb309626e6af0c7a65">More...</a><br /></td></tr>
<tr class="separator:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab56b5a3eb6fb96b341f8acdf90350bfe">_TIM4_EGR_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger generation [0].  <a href="#gab56b5a3eb6fb96b341f8acdf90350bfe">More...</a><br /></td></tr>
<tr class="separator:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2565077c1d908fe7f47603c8627476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b2565077c1d908fe7f47603c8627476">_TIM4_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b2565077c1d908fe7f47603c8627476"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3:0].  <a href="#ga3b2565077c1d908fe7f47603c8627476">More...</a><br /></td></tr>
<tr class="separator:ga3b2565077c1d908fe7f47603c8627476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120f14afa2d82cd79c767cc5185798c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga120f14afa2d82cd79c767cc5185798c5">_TIM4_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga120f14afa2d82cd79c767cc5185798c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0].  <a href="#ga120f14afa2d82cd79c767cc5185798c5">More...</a><br /></td></tr>
<tr class="separator:ga120f14afa2d82cd79c767cc5185798c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcc2b152cc176c694def974725e4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1dcc2b152cc176c694def974725e4a0a">_TIM4_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1dcc2b152cc176c694def974725e4a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1].  <a href="#ga1dcc2b152cc176c694def974725e4a0a">More...</a><br /></td></tr>
<tr class="separator:ga1dcc2b152cc176c694def974725e4a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f2682f0877b740ff929e8f62d4b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6f2682f0877b740ff929e8f62d4b223">_TIM4_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac6f2682f0877b740ff929e8f62d4b223"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2].  <a href="#gac6f2682f0877b740ff929e8f62d4b223">More...</a><br /></td></tr>
<tr class="separator:gac6f2682f0877b740ff929e8f62d4b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456f4694cd2a5a0ad10e486f469ef9a9">_TIM4_PSCR_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3].  <a href="#ga456f4694cd2a5a0ad10e486f469ef9a9">More...</a><br /></td></tr>
<tr class="separator:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef30a65b7daa456f9368396c29f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">_PXS</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(_PXS_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td></tr>
<tr class="memdesc:gab1eef30a65b7daa456f9368396c29f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense struct/bit access.  <a href="#gab1eef30a65b7daa456f9368396c29f00">More...</a><br /></td></tr>
<tr class="separator:gab1eef30a65b7daa456f9368396c29f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc41beb2795879628a3cfdf7d29735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">_PXS_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga53bc41beb2795879628a3cfdf7d29735"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1.  <a href="#ga53bc41beb2795879628a3cfdf7d29735">More...</a><br /></td></tr>
<tr class="separator:ga53bc41beb2795879628a3cfdf7d29735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce5722d39ae5a6560912785c33272cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">_PXS_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga8ce5722d39ae5a6560912785c33272cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2.  <a href="#ga8ce5722d39ae5a6560912785c33272cd">More...</a><br /></td></tr>
<tr class="separator:ga8ce5722d39ae5a6560912785c33272cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">_PXS_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3.  <a href="#gafbcc019be1b08ba2cbeb31d7362f5d80">More...</a><br /></td></tr>
<tr class="separator:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">_PXS_ISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register.  <a href="#ga231dead82c0c533fa0d7bf00f27fd56d">More...</a><br /></td></tr>
<tr class="separator:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">_PXS_CKCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1.  <a href="#ga00e0d65d3e85f6d4712800cecd3a892c">More...</a><br /></td></tr>
<tr class="separator:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfacb4630f12ed77380030af40d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">_PXS_CKCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad7bfacb4630f12ed77380030af40d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2.  <a href="#gad7bfacb4630f12ed77380030af40d036">More...</a><br /></td></tr>
<tr class="separator:gad7bfacb4630f12ed77380030af40d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">_PXS_RXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7aad9ee0c55681fbf488e21bef11c077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte.  <a href="#ga7aad9ee0c55681fbf488e21bef11c077">More...</a><br /></td></tr>
<tr class="separator:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">_PXS_RXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte.  <a href="#ga192e71f1a11db60fe3a7ab8fe2a28a9f">More...</a><br /></td></tr>
<tr class="separator:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">_PXS_RXCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte.  <a href="#ga20e13cf4f04e84df00d8a07da5bed4e0">More...</a><br /></td></tr>
<tr class="separator:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">_PXS_RXCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf50de75145c6df3b7fbe957eeca905e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte.  <a href="#gaf50de75145c6df3b7fbe957eeca905e8">More...</a><br /></td></tr>
<tr class="separator:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">_PXS_RXCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte.  <a href="#ga3a6b89f03599b3933fc31930ca7d86d7">More...</a><br /></td></tr>
<tr class="separator:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98164b73466ff2a1552c425c30dfb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">_PXS_RXCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga98164b73466ff2a1552c425c30dfb7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte.  <a href="#ga98164b73466ff2a1552c425c30dfb7da">More...</a><br /></td></tr>
<tr class="separator:ga98164b73466ff2a1552c425c30dfb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">_PXS_RXCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga76f7b955201652e9daee1f80abf9f7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte.  <a href="#ga76f7b955201652e9daee1f80abf9f7d8">More...</a><br /></td></tr>
<tr class="separator:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">_PXS_RXCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte.  <a href="#ga9616860e01fbc038aa1a79d1e1f2975f">More...</a><br /></td></tr>
<tr class="separator:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">_PXS_RXINSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte.  <a href="#ga7b56fad67efbf7b2ae51d16c817e3651">More...</a><br /></td></tr>
<tr class="separator:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb80b2bf39bbcd278012a228418d720b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">_PXS_RXINSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gafb80b2bf39bbcd278012a228418d720b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte.  <a href="#gafb80b2bf39bbcd278012a228418d720b">More...</a><br /></td></tr>
<tr class="separator:gafb80b2bf39bbcd278012a228418d720b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab279620671464cc04d4caa8d8e8d69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">_PXS_TXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gab279620671464cc04d4caa8d8e8d69a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte.  <a href="#gab279620671464cc04d4caa8d8e8d69a6">More...</a><br /></td></tr>
<tr class="separator:gab279620671464cc04d4caa8d8e8d69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">_PXS_TXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte.  <a href="#gad0bb989c1d8f1653bf9352d7e61a8ad3">More...</a><br /></td></tr>
<tr class="separator:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c56eb611f77bc50c24785a4a817bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">_PXS_MAXRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga76c56eb611f77bc50c24785a4a817bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte.  <a href="#ga76c56eb611f77bc50c24785a4a817bde">More...</a><br /></td></tr>
<tr class="separator:ga76c56eb611f77bc50c24785a4a817bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">_PXS_MAXRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte.  <a href="#ga3a6a17c66c3ff0d179d5755edb74d3e0">More...</a><br /></td></tr>
<tr class="separator:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7a10646f248585618c7c2605bf9a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">_PXS_MAXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga3f7a10646f248585618c7c2605bf9a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte.  <a href="#ga3f7a10646f248585618c7c2605bf9a75">More...</a><br /></td></tr>
<tr class="separator:ga3f7a10646f248585618c7c2605bf9a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">_PXS_MAXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga0a986453cce2c1cdd12b5896f77c633f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte.  <a href="#ga0a986453cce2c1cdd12b5896f77c633f">More...</a><br /></td></tr>
<tr class="separator:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91a00d2d056caf66696d0478d468b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">_PXS_RXSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:gab91a00d2d056caf66696d0478d468b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte.  <a href="#gab91a00d2d056caf66696d0478d468b5f">More...</a><br /></td></tr>
<tr class="separator:gab91a00d2d056caf66696d0478d468b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">_PXS_RXSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte.  <a href="#ga3bd6e9c5f504edff72fe57f39c2f7152">More...</a><br /></td></tr>
<tr class="separator:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">_PXS_RX0CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga425f13baa5ddc49b3820403dbb0b6729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 high byte.  <a href="#ga425f13baa5ddc49b3820403dbb0b6729">More...</a><br /></td></tr>
<tr class="separator:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">_PXS_RX0CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gadcfdfdcd1e7ca241965e99e816453e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 low byte.  <a href="#gadcfdfdcd1e7ca241965e99e816453e03">More...</a><br /></td></tr>
<tr class="separator:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">_PXS_RX1CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 high byte.  <a href="#gaee6ad4253dea5f66e3cadf4fd23a77dd">More...</a><br /></td></tr>
<tr class="separator:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">_PXS_RX1CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 low byte.  <a href="#gaa8e46914eb640efd49f3494bb0d56b2a">More...</a><br /></td></tr>
<tr class="separator:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fecb75bcb2c489f3348537c24780cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">_PXS_RX2CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:gac8fecb75bcb2c489f3348537c24780cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 high byte.  <a href="#gac8fecb75bcb2c489f3348537c24780cf">More...</a><br /></td></tr>
<tr class="separator:gac8fecb75bcb2c489f3348537c24780cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4118ef8e8b04f7833871789e6fa66728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">_PXS_RX2CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga4118ef8e8b04f7833871789e6fa66728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 low byte.  <a href="#ga4118ef8e8b04f7833871789e6fa66728">More...</a><br /></td></tr>
<tr class="separator:ga4118ef8e8b04f7833871789e6fa66728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">_PXS_RX3CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gae654b0b12b5d1cfe3daa4912aada343c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 high byte.  <a href="#gae654b0b12b5d1cfe3daa4912aada343c">More...</a><br /></td></tr>
<tr class="separator:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44998b0e38c87a0e9931e3a759d34548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">_PXS_RX3CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga44998b0e38c87a0e9931e3a759d34548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 low byte.  <a href="#ga44998b0e38c87a0e9931e3a759d34548">More...</a><br /></td></tr>
<tr class="separator:ga44998b0e38c87a0e9931e3a759d34548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e1997c8b44f8152177a43211f2ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">_PXS_RX4CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:ga020e1997c8b44f8152177a43211f2ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 high byte.  <a href="#ga020e1997c8b44f8152177a43211f2ec0">More...</a><br /></td></tr>
<tr class="separator:ga020e1997c8b44f8152177a43211f2ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401905484ce0deb77805d862174f1d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">_PXS_RX4CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:ga401905484ce0deb77805d862174f1d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 low byte.  <a href="#ga401905484ce0deb77805d862174f1d5a">More...</a><br /></td></tr>
<tr class="separator:ga401905484ce0deb77805d862174f1d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">_PXS_RX5CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 high byte.  <a href="#gaf5238f810e4de2c1841c3d1acdf0d11e">More...</a><br /></td></tr>
<tr class="separator:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079e2ff31d930852728d30c6ee9140cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">_PXS_RX5CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga079e2ff31d930852728d30c6ee9140cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 low byte.  <a href="#ga079e2ff31d930852728d30c6ee9140cf">More...</a><br /></td></tr>
<tr class="separator:ga079e2ff31d930852728d30c6ee9140cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">_PXS_RX6CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga28a872594d0fc4a52bd121534db7b7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 high byte.  <a href="#ga28a872594d0fc4a52bd121534db7b7b2">More...</a><br /></td></tr>
<tr class="separator:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621eacb1732459236c48ed9fe2070f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">_PXS_RX6CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga621eacb1732459236c48ed9fe2070f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 low byte.  <a href="#ga621eacb1732459236c48ed9fe2070f68">More...</a><br /></td></tr>
<tr class="separator:ga621eacb1732459236c48ed9fe2070f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6090570e3cc9b0969e971785b403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">_PXS_RX7CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:gae5d6090570e3cc9b0969e971785b403d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 high byte.  <a href="#gae5d6090570e3cc9b0969e971785b403d">More...</a><br /></td></tr>
<tr class="separator:gae5d6090570e3cc9b0969e971785b403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a057f8f1626a909d0553daa87671db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">_PXS_RX7CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga1a057f8f1626a909d0553daa87671db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 low byte.  <a href="#ga1a057f8f1626a909d0553daa87671db7">More...</a><br /></td></tr>
<tr class="separator:ga1a057f8f1626a909d0553daa87671db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">_PXS_RX8CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td></tr>
<tr class="memdesc:ga462ae392a7ce8af435f0fee6a43286cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 high byte.  <a href="#ga462ae392a7ce8af435f0fee6a43286cb">More...</a><br /></td></tr>
<tr class="separator:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340b17ed898731976d84f613ddbb71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">_PXS_RX8CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td></tr>
<tr class="memdesc:ga7340b17ed898731976d84f613ddbb71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 low byte.  <a href="#ga7340b17ed898731976d84f613ddbb71e">More...</a><br /></td></tr>
<tr class="separator:ga7340b17ed898731976d84f613ddbb71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">_PXS_RX9CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td></tr>
<tr class="memdesc:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 high byte.  <a href="#gae1aeb822c7fb807a5d348b9627e1ea11">More...</a><br /></td></tr>
<tr class="separator:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58988349f0fe4d06c6d014881ea751ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">_PXS_RX9CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td></tr>
<tr class="memdesc:ga58988349f0fe4d06c6d014881ea751ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 low byte.  <a href="#ga58988349f0fe4d06c6d014881ea751ad">More...</a><br /></td></tr>
<tr class="separator:ga58988349f0fe4d06c6d014881ea751ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">_PXS_RX0CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td></tr>
<tr class="memdesc:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0.  <a href="#ga3bd7a8d282b6c74fc7861b17242f1e4f">More...</a><br /></td></tr>
<tr class="separator:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">_PXS_RX1CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td></tr>
<tr class="memdesc:ga47b5883dd59d2ca14f10820b246d6e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1.  <a href="#ga47b5883dd59d2ca14f10820b246d6e65">More...</a><br /></td></tr>
<tr class="separator:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">_PXS_RX2CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td></tr>
<tr class="memdesc:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2.  <a href="#ga0dfcdc2b43b1ea1da0eae91101ce971c">More...</a><br /></td></tr>
<tr class="separator:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83096c8b5ecb2651c090a49971959fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">_PXS_RX3CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td></tr>
<tr class="memdesc:ga83096c8b5ecb2651c090a49971959fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3.  <a href="#ga83096c8b5ecb2651c090a49971959fb9">More...</a><br /></td></tr>
<tr class="separator:ga83096c8b5ecb2651c090a49971959fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">_PXS_RX4CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td></tr>
<tr class="memdesc:gaadd69a003fe2b694d5ae151a133e64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4.  <a href="#gaadd69a003fe2b694d5ae151a133e64d0">More...</a><br /></td></tr>
<tr class="separator:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db5f2f01adfd24294418a3191bb22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">_PXS_RX5CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td></tr>
<tr class="memdesc:ga16db5f2f01adfd24294418a3191bb22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5.  <a href="#ga16db5f2f01adfd24294418a3191bb22d">More...</a><br /></td></tr>
<tr class="separator:ga16db5f2f01adfd24294418a3191bb22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">_PXS_RX6CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td></tr>
<tr class="memdesc:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6.  <a href="#ga11cbb82366cdc22a57c9bc5284bdb2c6">More...</a><br /></td></tr>
<tr class="separator:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4949dae2083a8fe84ecde934841e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">_PXS_RX7CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td></tr>
<tr class="memdesc:ga2d4949dae2083a8fe84ecde934841e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7.  <a href="#ga2d4949dae2083a8fe84ecde934841e58">More...</a><br /></td></tr>
<tr class="separator:ga2d4949dae2083a8fe84ecde934841e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">_PXS_RX8CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td></tr>
<tr class="memdesc:ga9a95e0dadb3958d018bbafcab39adc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8.  <a href="#ga9a95e0dadb3958d018bbafcab39adc10">More...</a><br /></td></tr>
<tr class="separator:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">_PXS_RX9CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td></tr>
<tr class="memdesc:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9.  <a href="#gaa2a3ab17f94f6f3fd215515dcee23cb9">More...</a><br /></td></tr>
<tr class="separator:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844021259b5f304e9434f020f992d148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">_PXS_RX0EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td></tr>
<tr class="memdesc:ga844021259b5f304e9434f020f992d148"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0.  <a href="#ga844021259b5f304e9434f020f992d148">More...</a><br /></td></tr>
<tr class="separator:ga844021259b5f304e9434f020f992d148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">_PXS_RX1EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td></tr>
<tr class="memdesc:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1.  <a href="#ga8834b50c4498397ce6a1920ae8a0bf44">More...</a><br /></td></tr>
<tr class="separator:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a3a5016db0b21b551796e971d2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">_PXS_RX2EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td></tr>
<tr class="memdesc:gad781a3a5016db0b21b551796e971d2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2.  <a href="#gad781a3a5016db0b21b551796e971d2c5">More...</a><br /></td></tr>
<tr class="separator:gad781a3a5016db0b21b551796e971d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">_PXS_RX3EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td></tr>
<tr class="memdesc:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3.  <a href="#ga2bd9e138ae6e5fde54cb303858af5f47">More...</a><br /></td></tr>
<tr class="separator:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a554deff6e1573abd131812239c410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">_PXS_RX4EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td></tr>
<tr class="memdesc:ga25a554deff6e1573abd131812239c410"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4.  <a href="#ga25a554deff6e1573abd131812239c410">More...</a><br /></td></tr>
<tr class="separator:ga25a554deff6e1573abd131812239c410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e995eaf2c6cafb327707968d9431939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">_PXS_RX5EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td></tr>
<tr class="memdesc:ga6e995eaf2c6cafb327707968d9431939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5.  <a href="#ga6e995eaf2c6cafb327707968d9431939">More...</a><br /></td></tr>
<tr class="separator:ga6e995eaf2c6cafb327707968d9431939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e04dff592faf450e119d890c94d6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">_PXS_RX6EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td></tr>
<tr class="memdesc:ga79e04dff592faf450e119d890c94d6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6.  <a href="#ga79e04dff592faf450e119d890c94d6e5">More...</a><br /></td></tr>
<tr class="separator:ga79e04dff592faf450e119d890c94d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">_PXS_RX7EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td></tr>
<tr class="memdesc:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7.  <a href="#gaa076d17d61ef2b5e334c03c95e3e2673">More...</a><br /></td></tr>
<tr class="separator:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">_PXS_RX8EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td></tr>
<tr class="memdesc:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8.  <a href="#gaa740e5fb6f5a770ae4bbf209c3ff4e53">More...</a><br /></td></tr>
<tr class="separator:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">_PXS_RX9EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td></tr>
<tr class="memdesc:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9.  <a href="#ga0819c1a065e794596b42e1c85cd2fbe7">More...</a><br /></td></tr>
<tr class="separator:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e3858884cecfad04860600333affb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">_PXS_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga98e3858884cecfad04860600333affb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 reset value.  <a href="#ga98e3858884cecfad04860600333affb6">More...</a><br /></td></tr>
<tr class="separator:ga98e3858884cecfad04860600333affb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">_PXS_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 reset value.  <a href="#ga55e4a2bcfb5cfee7a0b420b454b48d50">More...</a><br /></td></tr>
<tr class="separator:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">_PXS_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 reset value.  <a href="#ga3494beea6b4c819fe76cc6977d23aa9d">More...</a><br /></td></tr>
<tr class="separator:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">_PXS_ISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register reset value.  <a href="#gaa114a7a4b2625b4ff38fe74abf156c9a">More...</a><br /></td></tr>
<tr class="separator:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5febf067988d309e93bc3d3b1f927790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">_PXS_CKCR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="memdesc:ga5febf067988d309e93bc3d3b1f927790"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 reset value.  <a href="#ga5febf067988d309e93bc3d3b1f927790">More...</a><br /></td></tr>
<tr class="separator:ga5febf067988d309e93bc3d3b1f927790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c05dab340d641e2b1ab25f4833150db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">_PXS_CKCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr class="memdesc:ga6c05dab340d641e2b1ab25f4833150db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 reset value.  <a href="#ga6c05dab340d641e2b1ab25f4833150db">More...</a><br /></td></tr>
<tr class="separator:ga6c05dab340d641e2b1ab25f4833150db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">_PXS_RXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga920e54ccf13e7291d8693ca68ad7e473"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte reset value.  <a href="#ga920e54ccf13e7291d8693ca68ad7e473">More...</a><br /></td></tr>
<tr class="separator:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebac82d0736166b16e727893c6e9796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">_PXS_RXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga2ebac82d0736166b16e727893c6e9796"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte reset value.  <a href="#ga2ebac82d0736166b16e727893c6e9796">More...</a><br /></td></tr>
<tr class="separator:ga2ebac82d0736166b16e727893c6e9796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">_PXS_RXCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte reset value.  <a href="#ga1726ccab72dcad0f2cfb35fbdd807b1f">More...</a><br /></td></tr>
<tr class="separator:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae945a7af8dd5c1756605363b228c09b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">_PXS_RXCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae945a7af8dd5c1756605363b228c09b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte reset value.  <a href="#gae945a7af8dd5c1756605363b228c09b9">More...</a><br /></td></tr>
<tr class="separator:gae945a7af8dd5c1756605363b228c09b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58956a3626eceee77c424ab6c9138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">_PXS_RXCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadf58956a3626eceee77c424ab6c9138d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte reset value.  <a href="#gadf58956a3626eceee77c424ab6c9138d">More...</a><br /></td></tr>
<tr class="separator:gadf58956a3626eceee77c424ab6c9138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">_PXS_RXCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte reset value.  <a href="#ga23c1d83a5fab726e21c6d94283e3eb8b">More...</a><br /></td></tr>
<tr class="separator:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">_PXS_RXCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte reset value.  <a href="#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">More...</a><br /></td></tr>
<tr class="separator:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">_PXS_RXCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga30822a4f4b69bbcb507daf877a793c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte reset value.  <a href="#ga30822a4f4b69bbcb507daf877a793c5d">More...</a><br /></td></tr>
<tr class="separator:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b23f41c034cabf915e39757238cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">_PXS_RXINSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad27b23f41c034cabf915e39757238cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte reset value.  <a href="#gad27b23f41c034cabf915e39757238cf4">More...</a><br /></td></tr>
<tr class="separator:gad27b23f41c034cabf915e39757238cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">_PXS_RXINSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte reset value.  <a href="#ga15bc1a5fcfda01641462cd5edcc70a8c">More...</a><br /></td></tr>
<tr class="separator:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68af9c8332074a4842ab262669c56c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">_PXS_TXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga68af9c8332074a4842ab262669c56c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte reset value.  <a href="#ga68af9c8332074a4842ab262669c56c4f">More...</a><br /></td></tr>
<tr class="separator:ga68af9c8332074a4842ab262669c56c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea79920f2314c3a7d50d170c6771708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">_PXS_TXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaea79920f2314c3a7d50d170c6771708d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte reset value.  <a href="#gaea79920f2314c3a7d50d170c6771708d">More...</a><br /></td></tr>
<tr class="separator:gaea79920f2314c3a7d50d170c6771708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">_PXS_MAXRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte reset value.  <a href="#gad14a38d3a06ea5ade56b3bd8acecd289">More...</a><br /></td></tr>
<tr class="separator:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">_PXS_MAXRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte reset value.  <a href="#ga53dc83e8e6e42c8ae26d23b4f2984051">More...</a><br /></td></tr>
<tr class="separator:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c272278264b519d007b0b565f700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">_PXS_MAXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa86c272278264b519d007b0b565f700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte reset value.  <a href="#gaa86c272278264b519d007b0b565f700f">More...</a><br /></td></tr>
<tr class="separator:gaa86c272278264b519d007b0b565f700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">_PXS_MAXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte reset value.  <a href="#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">More...</a><br /></td></tr>
<tr class="separator:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">_PXS_RXSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte reset value.  <a href="#gae2a3a04b07dcc2c7170a90b0541e147c">More...</a><br /></td></tr>
<tr class="separator:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4334ced9e7500292bd9b8b0824322ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">_PXS_RXSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab4334ced9e7500292bd9b8b0824322ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte reset value.  <a href="#gab4334ced9e7500292bd9b8b0824322ac">More...</a><br /></td></tr>
<tr class="separator:gab4334ced9e7500292bd9b8b0824322ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">_PXS_RXNCNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) high byte reset value.  <a href="#ga59be8a633de81ff0ec6139bd40fc3c8e">More...</a><br /></td></tr>
<tr class="separator:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">_PXS_RXNCNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) low byte reset value.  <a href="#gac0f962d8a18ee14d0f7223d4544b25f2">More...</a><br /></td></tr>
<tr class="separator:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc667712792f46b5df96573dec320ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">_PXS_RXNCSSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fc667712792f46b5df96573dec320ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value.  <a href="#ga8fc667712792f46b5df96573dec320ff">More...</a><br /></td></tr>
<tr class="separator:ga8fc667712792f46b5df96573dec320ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">_PXS_RXNEPCCSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value.  <a href="#ga66b401aaf0aa41d74f17f9981ce0ee9e">More...</a><br /></td></tr>
<tr class="separator:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77333ec32af3c78773693387fe0d79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad77333ec32af3c78773693387fe0d79a">_PXS_CR1_LOW_POWER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad77333ec32af3c78773693387fe0d79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Low power mode [0].  <a href="#gad77333ec32af3c78773693387fe0d79a">More...</a><br /></td></tr>
<tr class="separator:gad77333ec32af3c78773693387fe0d79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a8cc6651739df13c01e589058befc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9a8cc6651739df13c01e589058befc0">_PXS_CR1_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad9a8cc6651739df13c01e589058befc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Start conversion [0].  <a href="#gad9a8cc6651739df13c01e589058befc0">More...</a><br /></td></tr>
<tr class="separator:gad9a8cc6651739df13c01e589058befc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb120936b950a174bcaaff36ea5349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaabb120936b950a174bcaaff36ea5349">_PXS_CR1_PXSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaabb120936b950a174bcaaff36ea5349"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enable [0].  <a href="#gaaabb120936b950a174bcaaff36ea5349">More...</a><br /></td></tr>
<tr class="separator:gaaabb120936b950a174bcaaff36ea5349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5019129b4c7073f620372264d77babd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5019129b4c7073f620372264d77babd">_PXS_CR2_SYNCEDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae5019129b4c7073f620372264d77babd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization edge selection [0].  <a href="#gae5019129b4c7073f620372264d77babd">More...</a><br /></td></tr>
<tr class="separator:gae5019129b4c7073f620372264d77babd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22b764a8a8fe402b0bfa9adc37da824f">_PXS_CR2_SYNCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable synchronization (SYNC) feature [0].  <a href="#ga22b764a8a8fe402b0bfa9adc37da824f">More...</a><br /></td></tr>
<tr class="separator:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa707424628c20810683fe5b0d6c8a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa707424628c20810683fe5b0d6c8a4af">_PXS_CR2_RXCOUPLING</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa707424628c20810683fe5b0d6c8a4af"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Reduce coupling between receiver lines [0].  <a href="#gaa707424628c20810683fe5b0d6c8a4af">More...</a><br /></td></tr>
<tr class="separator:gaa707424628c20810683fe5b0d6c8a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc669d3cb93ba2f8269b1028d2699bb">_PXS_CR2_RXGROUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Rx group selection [0].  <a href="#ga8fc669d3cb93ba2f8269b1028d2699bb">More...</a><br /></td></tr>
<tr class="separator:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga36728e3c8bb85ea8e2142ab8ed40af38">_PXS_CR2_NOISEDETEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection enable [0].  <a href="#ga36728e3c8bb85ea8e2142ab8ed40af38">More...</a><br /></td></tr>
<tr class="separator:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01f6baf42183571c20f89815a442da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b01f6baf42183571c20f89815a442da">_PXS_CR2_FCCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2b01f6baf42183571c20f89815a442da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion interrupt enable [0].  <a href="#ga2b01f6baf42183571c20f89815a442da">More...</a><br /></td></tr>
<tr class="separator:ga2b01f6baf42183571c20f89815a442da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd40920636a334a66814f52becdf549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffd40920636a334a66814f52becdf549">_PXS_CR2_EOCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaffd40920636a334a66814f52becdf549"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion interrupt enable [0].  <a href="#gaffd40920636a334a66814f52becdf549">More...</a><br /></td></tr>
<tr class="separator:gaffd40920636a334a66814f52becdf549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf860ee6440ac977398791ed999dad63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf860ee6440ac977398791ed999dad63">_PXS_CR3_VTHR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf860ee6440ac977398791ed999dad63"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3:0].  <a href="#gacf860ee6440ac977398791ed999dad63">More...</a><br /></td></tr>
<tr class="separator:gacf860ee6440ac977398791ed999dad63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga766df8408e6c6cefac2a46bcb1ac1a25">_PXS_CR3_VTHR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [0].  <a href="#ga766df8408e6c6cefac2a46bcb1ac1a25">More...</a><br /></td></tr>
<tr class="separator:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62a678c12f8dd3d484ea1ccee155dd68">_PXS_CR3_VTHR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [1].  <a href="#ga62a678c12f8dd3d484ea1ccee155dd68">More...</a><br /></td></tr>
<tr class="separator:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4edd8274e6106b1e4dcfd16c0609d5ac">_PXS_CR3_VTHR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [2].  <a href="#ga4edd8274e6106b1e4dcfd16c0609d5ac">More...</a><br /></td></tr>
<tr class="separator:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2552eaf4024996baed3c07d5848a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca2552eaf4024996baed3c07d5848a2a">_PXS_CR3_VTHR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaca2552eaf4024996baed3c07d5848a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3].  <a href="#gaca2552eaf4024996baed3c07d5848a2a">More...</a><br /></td></tr>
<tr class="separator:gaca2552eaf4024996baed3c07d5848a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafad5ee2f20b8578de17cadff4bdbe6a2">_PXS_CR3_BIAS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1:0].  <a href="#gafad5ee2f20b8578de17cadff4bdbe6a2">More...</a><br /></td></tr>
<tr class="separator:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc26171d012fab3b7f297d18917d6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1cc26171d012fab3b7f297d18917d6e4">_PXS_CR3_BIAS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1cc26171d012fab3b7f297d18917d6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [0].  <a href="#ga1cc26171d012fab3b7f297d18917d6e4">More...</a><br /></td></tr>
<tr class="separator:ga1cc26171d012fab3b7f297d18917d6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5fb0a7d5c160b55c44e368c741bf6eb">_PXS_CR3_BIAS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1].  <a href="#gae5fb0a7d5c160b55c44e368c741bf6eb">More...</a><br /></td></tr>
<tr class="separator:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5607b836ad6ef673fb725dec386067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a5607b836ad6ef673fb725dec386067">_PXS_CR3_STAB</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4a5607b836ad6ef673fb725dec386067"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1:0].  <a href="#ga4a5607b836ad6ef673fb725dec386067">More...</a><br /></td></tr>
<tr class="separator:ga4a5607b836ad6ef673fb725dec386067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5a4c4188737c6aad01e1f17e8a3f27dc">_PXS_CR3_STAB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [0].  <a href="#ga5a4c4188737c6aad01e1f17e8a3f27dc">More...</a><br /></td></tr>
<tr class="separator:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bcce6b8786888d55cb2741fd5d0f5d4">_PXS_CR3_STAB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1].  <a href="#ga6bcce6b8786888d55cb2741fd5d0f5d4">More...</a><br /></td></tr>
<tr class="separator:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebaf832e19973d1bba687b3c8d4d9966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebaf832e19973d1bba687b3c8d4d9966">_PXS_ISR_SYNC_OVRF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaebaf832e19973d1bba687b3c8d4d9966"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) overflow flag [0].  <a href="#gaebaf832e19973d1bba687b3c8d4d9966">More...</a><br /></td></tr>
<tr class="separator:gaebaf832e19973d1bba687b3c8d4d9966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c37d2fa52caae5353e372158dea0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6c37d2fa52caae5353e372158dea0be">_PXS_ISR_SYNCPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad6c37d2fa52caae5353e372158dea0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) pending flag [0].  <a href="#gad6c37d2fa52caae5353e372158dea0be">More...</a><br /></td></tr>
<tr class="separator:gad6c37d2fa52caae5353e372158dea0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6a3c7fd41963878e746094be93bf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d6a3c7fd41963878e746094be93bf74">_PXS_ISR_CIPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9d6a3c7fd41963878e746094be93bf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0].  <a href="#ga9d6a3c7fd41963878e746094be93bf74">More...</a><br /></td></tr>
<tr class="separator:ga9d6a3c7fd41963878e746094be93bf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5496ee5c9d062ccc176e8ac8e4388701">_PXS_ISR_NOISEDETF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection flag [0].  <a href="#ga5496ee5c9d062ccc176e8ac8e4388701">More...</a><br /></td></tr>
<tr class="separator:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1569850996e774581d8fc331d60c607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1569850996e774581d8fc331d60c607">_PXS_ISR_FCCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf1569850996e774581d8fc331d60c607"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion flag [0].  <a href="#gaf1569850996e774581d8fc331d60c607">More...</a><br /></td></tr>
<tr class="separator:gaf1569850996e774581d8fc331d60c607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6249f10ad6655f13432a5ab332173679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6249f10ad6655f13432a5ab332173679">_PXS_ISR_EOCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6249f10ad6655f13432a5ab332173679"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion flag [0].  <a href="#ga6249f10ad6655f13432a5ab332173679">More...</a><br /></td></tr>
<tr class="separator:ga6249f10ad6655f13432a5ab332173679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e7b0271dfd7ad09650640434191598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38e7b0271dfd7ad09650640434191598">_PXS_CKCR1_INCPHASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga38e7b0271dfd7ad09650640434191598"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Increase length of UP and PASS by 1/2 clock cycle [0].  <a href="#ga38e7b0271dfd7ad09650640434191598">More...</a><br /></td></tr>
<tr class="separator:ga38e7b0271dfd7ad09650640434191598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecf92eb51bf4f0903863f1eefffd24aa">_PXS_CKCR1_ANADEAD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense ensure UP-PASS deadtime using analog delay [0].  <a href="#gaecf92eb51bf4f0903863f1eefffd24aa">More...</a><br /></td></tr>
<tr class="separator:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086329160b154471111f15ff76ca99f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga086329160b154471111f15ff76ca99f5">_PXS_CKCR1_PRESC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga086329160b154471111f15ff76ca99f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2:0].  <a href="#ga086329160b154471111f15ff76ca99f5">More...</a><br /></td></tr>
<tr class="separator:ga086329160b154471111f15ff76ca99f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad0be8328d6dbea16bb7713e6d86e5cc">_PXS_CKCR1_PRESC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0].  <a href="#gaad0be8328d6dbea16bb7713e6d86e5cc">More...</a><br /></td></tr>
<tr class="separator:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b1f35379b7988df520430719999fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3b1f35379b7988df520430719999fa4">_PXS_CKCR1_PRESC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf3b1f35379b7988df520430719999fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [1].  <a href="#gaf3b1f35379b7988df520430719999fa4">More...</a><br /></td></tr>
<tr class="separator:gaf3b1f35379b7988df520430719999fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458b5bc1ef205b187d73bb6b277631ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga458b5bc1ef205b187d73bb6b277631ce">_PXS_CKCR1_PRESC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga458b5bc1ef205b187d73bb6b277631ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2].  <a href="#ga458b5bc1ef205b187d73bb6b277631ce">More...</a><br /></td></tr>
<tr class="separator:ga458b5bc1ef205b187d73bb6b277631ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3128d0855a63c14d2046afe81ce8cd3b">_PXS_CKCR2_PASSLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2:0].  <a href="#ga3128d0855a63c14d2046afe81ce8cd3b">More...</a><br /></td></tr>
<tr class="separator:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ff7f7ece0773c522b6066d68927836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga73ff7f7ece0773c522b6066d68927836">_PXS_CKCR2_PASSLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga73ff7f7ece0773c522b6066d68927836"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [0].  <a href="#ga73ff7f7ece0773c522b6066d68927836">More...</a><br /></td></tr>
<tr class="separator:ga73ff7f7ece0773c522b6066d68927836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15a68713b9e80413422863a0ba986f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa15a68713b9e80413422863a0ba986f9">_PXS_CKCR2_PASSLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa15a68713b9e80413422863a0ba986f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [1].  <a href="#gaa15a68713b9e80413422863a0ba986f9">More...</a><br /></td></tr>
<tr class="separator:gaa15a68713b9e80413422863a0ba986f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94eec2af15e0178d3e0c0de6a40fe0d5">_PXS_CKCR2_PASSLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2].  <a href="#ga94eec2af15e0178d3e0c0de6a40fe0d5">More...</a><br /></td></tr>
<tr class="separator:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b3796e5b709d8bd52617707d761a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75b3796e5b709d8bd52617707d761a60">_PXS_CKCR2_UPLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga75b3796e5b709d8bd52617707d761a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2:0].  <a href="#ga75b3796e5b709d8bd52617707d761a60">More...</a><br /></td></tr>
<tr class="separator:ga75b3796e5b709d8bd52617707d761a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88664f3496216515306c49117d34d92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88664f3496216515306c49117d34d92b">_PXS_CKCR2_UPLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga88664f3496216515306c49117d34d92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [0].  <a href="#ga88664f3496216515306c49117d34d92b">More...</a><br /></td></tr>
<tr class="separator:ga88664f3496216515306c49117d34d92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5be906532c315732558a11917ee6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb5be906532c315732558a11917ee6ff">_PXS_CKCR2_UPLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadb5be906532c315732558a11917ee6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [1].  <a href="#gadb5be906532c315732558a11917ee6ff">More...</a><br /></td></tr>
<tr class="separator:gadb5be906532c315732558a11917ee6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3283c59bd2aa596ee47b2fc5f02ed301">_PXS_CKCR2_UPLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2].  <a href="#ga3283c59bd2aa596ee47b2fc5f02ed301">More...</a><br /></td></tr>
<tr class="separator:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4b48b1d91a8a09b54bcb962310a2ab1c">_PXS_RXENRH_RXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 8 [0].  <a href="#ga4b48b1d91a8a09b54bcb962310a2ab1c">More...</a><br /></td></tr>
<tr class="separator:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e436fe5c2be880c4f59d11e94cd669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96e436fe5c2be880c4f59d11e94cd669">_PXS_RXENRH_RXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga96e436fe5c2be880c4f59d11e94cd669"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 9 [0].  <a href="#ga96e436fe5c2be880c4f59d11e94cd669">More...</a><br /></td></tr>
<tr class="separator:ga96e436fe5c2be880c4f59d11e94cd669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e5988f6bede715b10b0f7340af398d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86e5988f6bede715b10b0f7340af398d">_PXS_RXENRL_RXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga86e5988f6bede715b10b0f7340af398d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 0 [0].  <a href="#ga86e5988f6bede715b10b0f7340af398d">More...</a><br /></td></tr>
<tr class="separator:ga86e5988f6bede715b10b0f7340af398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05a5a3c279b353c1d68e83e0258fe9fc">_PXS_RXENRL_RXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 1 [0].  <a href="#ga05a5a3c279b353c1d68e83e0258fe9fc">More...</a><br /></td></tr>
<tr class="separator:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc21baddfe13a43920fc35ceb3910091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc21baddfe13a43920fc35ceb3910091">_PXS_RXENRL_RXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc21baddfe13a43920fc35ceb3910091"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 2 [0].  <a href="#gabc21baddfe13a43920fc35ceb3910091">More...</a><br /></td></tr>
<tr class="separator:gabc21baddfe13a43920fc35ceb3910091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff15884d526209a6e3622064bade47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2ff15884d526209a6e3622064bade47">_PXS_RXENRL_RXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae2ff15884d526209a6e3622064bade47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 3 [0].  <a href="#gae2ff15884d526209a6e3622064bade47">More...</a><br /></td></tr>
<tr class="separator:gae2ff15884d526209a6e3622064bade47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbadc1cbb155cb314e0cd8c85b33e4dc">_PXS_RXENRL_RXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 4 [0].  <a href="#gacbadc1cbb155cb314e0cd8c85b33e4dc">More...</a><br /></td></tr>
<tr class="separator:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7777cc1477d88b67b7870105d654549a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7777cc1477d88b67b7870105d654549a">_PXS_RXENRL_RXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7777cc1477d88b67b7870105d654549a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 5 [0].  <a href="#ga7777cc1477d88b67b7870105d654549a">More...</a><br /></td></tr>
<tr class="separator:ga7777cc1477d88b67b7870105d654549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3621b10a569fd9286ace287485127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50e3621b10a569fd9286ace287485127">_PXS_RXENRL_RXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga50e3621b10a569fd9286ace287485127"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 6 [0].  <a href="#ga50e3621b10a569fd9286ace287485127">More...</a><br /></td></tr>
<tr class="separator:ga50e3621b10a569fd9286ace287485127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa5f91fc91a35c8ca23af7841c59b16e">_PXS_RXENRL_RXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 7 [0].  <a href="#gafa5f91fc91a35c8ca23af7841c59b16e">More...</a><br /></td></tr>
<tr class="separator:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea23bade389e0662b91b7709e7f5a0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea23bade389e0662b91b7709e7f5a0f3">_PXS_RXCR1H_RXCR1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaea23bade389e0662b91b7709e7f5a0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 8 [0].  <a href="#gaea23bade389e0662b91b7709e7f5a0f3">More...</a><br /></td></tr>
<tr class="separator:gaea23bade389e0662b91b7709e7f5a0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382caa55166aaa1a85d63acf0a8041c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga382caa55166aaa1a85d63acf0a8041c3">_PXS_RXCR1H_RXCR1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga382caa55166aaa1a85d63acf0a8041c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 9 [0].  <a href="#ga382caa55166aaa1a85d63acf0a8041c3">More...</a><br /></td></tr>
<tr class="separator:ga382caa55166aaa1a85d63acf0a8041c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9577a2d1a1bdc6e7adf561250861084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9577a2d1a1bdc6e7adf561250861084d">_PXS_RXCR1L_RXCR1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9577a2d1a1bdc6e7adf561250861084d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 0 [0].  <a href="#ga9577a2d1a1bdc6e7adf561250861084d">More...</a><br /></td></tr>
<tr class="separator:ga9577a2d1a1bdc6e7adf561250861084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363eec2d90d33853c4385b9b403df02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga363eec2d90d33853c4385b9b403df02e">_PXS_RXCR1L_RXCR1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga363eec2d90d33853c4385b9b403df02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 1 [0].  <a href="#ga363eec2d90d33853c4385b9b403df02e">More...</a><br /></td></tr>
<tr class="separator:ga363eec2d90d33853c4385b9b403df02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf403aec96da9114a8b5fa53cbe18fc1a">_PXS_RXCR1L_RXCR1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 2 [0].  <a href="#gaf403aec96da9114a8b5fa53cbe18fc1a">More...</a><br /></td></tr>
<tr class="separator:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747474851729e59e5d1a90845f90c4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga747474851729e59e5d1a90845f90c4e1">_PXS_RXCR1L_RXCR1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga747474851729e59e5d1a90845f90c4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 3 [0].  <a href="#ga747474851729e59e5d1a90845f90c4e1">More...</a><br /></td></tr>
<tr class="separator:ga747474851729e59e5d1a90845f90c4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29afd0b7a2c38d5a7137005b6cd443d2">_PXS_RXCR1L_RXCR1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 4 [0].  <a href="#ga29afd0b7a2c38d5a7137005b6cd443d2">More...</a><br /></td></tr>
<tr class="separator:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d7d6d76c23fecffb76040ba6f2c33eb">_PXS_RXCR1L_RXCR1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 5 [0].  <a href="#ga9d7d6d76c23fecffb76040ba6f2c33eb">More...</a><br /></td></tr>
<tr class="separator:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7c21fc12e83363e377dc5e6e837774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e7c21fc12e83363e377dc5e6e837774">_PXS_RXCR1L_RXCR1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4e7c21fc12e83363e377dc5e6e837774"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 6 [0].  <a href="#ga4e7c21fc12e83363e377dc5e6e837774">More...</a><br /></td></tr>
<tr class="separator:ga4e7c21fc12e83363e377dc5e6e837774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e2a2cb8002d629c5e069463deb72bfc">_PXS_RXCR1L_RXCR1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 7 [0].  <a href="#ga5e2a2cb8002d629c5e069463deb72bfc">More...</a><br /></td></tr>
<tr class="separator:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98cadcc75d384e6154fa4819c96451b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac98cadcc75d384e6154fa4819c96451b">_PXS_RXCR2H_RXCR2_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac98cadcc75d384e6154fa4819c96451b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 8 [0].  <a href="#gac98cadcc75d384e6154fa4819c96451b">More...</a><br /></td></tr>
<tr class="separator:gac98cadcc75d384e6154fa4819c96451b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6e38adbeffcb15f5b82ac049382d9f7">_PXS_RXCR2H_RXCR2_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 9 [0].  <a href="#gad6e38adbeffcb15f5b82ac049382d9f7">More...</a><br /></td></tr>
<tr class="separator:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1b317fcb307b35825550bd994a34ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f1b317fcb307b35825550bd994a34ad">_PXS_RXCR2L_RXCR2_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6f1b317fcb307b35825550bd994a34ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 0 [0].  <a href="#ga6f1b317fcb307b35825550bd994a34ad">More...</a><br /></td></tr>
<tr class="separator:ga6f1b317fcb307b35825550bd994a34ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b6d4c055fffda469e3de321fef5112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28b6d4c055fffda469e3de321fef5112">_PXS_RXCR2L_RXCR2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28b6d4c055fffda469e3de321fef5112"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 1 [0].  <a href="#ga28b6d4c055fffda469e3de321fef5112">More...</a><br /></td></tr>
<tr class="separator:ga28b6d4c055fffda469e3de321fef5112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3e41fb42e5a1894695ee0d774a76e68">_PXS_RXCR2L_RXCR2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 2 [0].  <a href="#gaa3e41fb42e5a1894695ee0d774a76e68">More...</a><br /></td></tr>
<tr class="separator:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73e5414a2c21931f0af9b453780fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa73e5414a2c21931f0af9b453780fcdc">_PXS_RXCR2L_RXCR2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa73e5414a2c21931f0af9b453780fcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 3 [0].  <a href="#gaa73e5414a2c21931f0af9b453780fcdc">More...</a><br /></td></tr>
<tr class="separator:gaa73e5414a2c21931f0af9b453780fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5422602d2e2e3d5a6a774b393a6d3fd3">_PXS_RXCR2L_RXCR2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 4 [0].  <a href="#ga5422602d2e2e3d5a6a774b393a6d3fd3">More...</a><br /></td></tr>
<tr class="separator:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326749213841029e5046d4e10c55606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2326749213841029e5046d4e10c55606">_PXS_RXCR2L_RXCR2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2326749213841029e5046d4e10c55606"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 5 [0].  <a href="#ga2326749213841029e5046d4e10c55606">More...</a><br /></td></tr>
<tr class="separator:ga2326749213841029e5046d4e10c55606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264c932be980de01b0d8ad0817d6823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264c932be980de01b0d8ad0817d6823">_PXS_RXCR2L_RXCR2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf264c932be980de01b0d8ad0817d6823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 6 [0].  <a href="#gaf264c932be980de01b0d8ad0817d6823">More...</a><br /></td></tr>
<tr class="separator:gaf264c932be980de01b0d8ad0817d6823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96d5d3b2bc09e775a444e89980027d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae96d5d3b2bc09e775a444e89980027d7">_PXS_RXCR2L_RXCR2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae96d5d3b2bc09e775a444e89980027d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 7 [0].  <a href="#gae96d5d3b2bc09e775a444e89980027d7">More...</a><br /></td></tr>
<tr class="separator:gae96d5d3b2bc09e775a444e89980027d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee871e81c3f48e3978101b11318862f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ee871e81c3f48e3978101b11318862f">_PXS_RXCR3H_RXCR3_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1ee871e81c3f48e3978101b11318862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 8 [0].  <a href="#ga1ee871e81c3f48e3978101b11318862f">More...</a><br /></td></tr>
<tr class="separator:ga1ee871e81c3f48e3978101b11318862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e10b6b88cbb3749ecac88cde88b0098">_PXS_RXCR3H_RXCR3_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 9 [0].  <a href="#ga7e10b6b88cbb3749ecac88cde88b0098">More...</a><br /></td></tr>
<tr class="separator:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b055bc9aa978e57d8dd9a23f42bbc87">_PXS_RXCR3L_RXCR3_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 0 [0].  <a href="#ga2b055bc9aa978e57d8dd9a23f42bbc87">More...</a><br /></td></tr>
<tr class="separator:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7befb6d06dd0b0df81de8ecb0566c88">_PXS_RXCR3L_RXCR3_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 1 [0].  <a href="#gae7befb6d06dd0b0df81de8ecb0566c88">More...</a><br /></td></tr>
<tr class="separator:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468f80a6a420a718ac050ff28b2dda22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga468f80a6a420a718ac050ff28b2dda22">_PXS_RXCR3L_RXCR3_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga468f80a6a420a718ac050ff28b2dda22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 2 [0].  <a href="#ga468f80a6a420a718ac050ff28b2dda22">More...</a><br /></td></tr>
<tr class="separator:ga468f80a6a420a718ac050ff28b2dda22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cec23e41f3e5ea724e82f3fc2d3f33c">_PXS_RXCR3L_RXCR3_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 3 [0].  <a href="#ga8cec23e41f3e5ea724e82f3fc2d3f33c">More...</a><br /></td></tr>
<tr class="separator:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7689b6ee3a2c1a5c874c94e721b1ae8a">_PXS_RXCR3L_RXCR3_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 4 [0].  <a href="#ga7689b6ee3a2c1a5c874c94e721b1ae8a">More...</a><br /></td></tr>
<tr class="separator:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d80cc12baa30ac512f776b5878bfa7f">_PXS_RXCR3L_RXCR3_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 5 [0].  <a href="#ga5d80cc12baa30ac512f776b5878bfa7f">More...</a><br /></td></tr>
<tr class="separator:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fe48442a98349c40ccdd161953df80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9fe48442a98349c40ccdd161953df80">_PXS_RXCR3L_RXCR3_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa9fe48442a98349c40ccdd161953df80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 6 [0].  <a href="#gaa9fe48442a98349c40ccdd161953df80">More...</a><br /></td></tr>
<tr class="separator:gaa9fe48442a98349c40ccdd161953df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb87b2a0b770051cea90c1846b135b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb87b2a0b770051cea90c1846b135b7e">_PXS_RXCR3L_RXCR3_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacb87b2a0b770051cea90c1846b135b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 7 [0].  <a href="#gacb87b2a0b770051cea90c1846b135b7e">More...</a><br /></td></tr>
<tr class="separator:gacb87b2a0b770051cea90c1846b135b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7ebc225bda549a0eeddf99226de239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a7ebc225bda549a0eeddf99226de239">_PXS_RXINSRH_RXINS_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6a7ebc225bda549a0eeddf99226de239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 8 inactive state selection [0].  <a href="#ga6a7ebc225bda549a0eeddf99226de239">More...</a><br /></td></tr>
<tr class="separator:ga6a7ebc225bda549a0eeddf99226de239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa9003a98c51b8352d6cf4a1b3acf40b">_PXS_RXINSRH_RXINS_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 9 inactive state selection [0].  <a href="#gafa9003a98c51b8352d6cf4a1b3acf40b">More...</a><br /></td></tr>
<tr class="separator:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb49be749d52d9b15503dae8cea24fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cb49be749d52d9b15503dae8cea24fd">_PXS_RXINSRL_RXINS_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0cb49be749d52d9b15503dae8cea24fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 0 inactive state selection [0].  <a href="#ga0cb49be749d52d9b15503dae8cea24fd">More...</a><br /></td></tr>
<tr class="separator:ga0cb49be749d52d9b15503dae8cea24fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63cef0c8b1c9e4236f200d28b4ca40c8">_PXS_RXINSRL_RXINS_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 inactive state selection [0].  <a href="#ga63cef0c8b1c9e4236f200d28b4ca40c8">More...</a><br /></td></tr>
<tr class="separator:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90cc139b3104f5f02ce8a1b5aa6ef506">_PXS_RXINSRL_RXINS_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 inactive state selection [0].  <a href="#ga90cc139b3104f5f02ce8a1b5aa6ef506">More...</a><br /></td></tr>
<tr class="separator:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141dc9c6bcf08e43a154d734770c7849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga141dc9c6bcf08e43a154d734770c7849">_PXS_RXINSRL_RXINS_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga141dc9c6bcf08e43a154d734770c7849"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 inactive state selection [0].  <a href="#ga141dc9c6bcf08e43a154d734770c7849">More...</a><br /></td></tr>
<tr class="separator:ga141dc9c6bcf08e43a154d734770c7849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31c367062ebd99b5851466bd81ec467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae31c367062ebd99b5851466bd81ec467">_PXS_RXINSRL_RXINS_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae31c367062ebd99b5851466bd81ec467"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 4 inactive state selection [0].  <a href="#gae31c367062ebd99b5851466bd81ec467">More...</a><br /></td></tr>
<tr class="separator:gae31c367062ebd99b5851466bd81ec467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881b4c84b6e2664291e655ccbf3b8327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga881b4c84b6e2664291e655ccbf3b8327">_PXS_RXINSRL_RXINS_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga881b4c84b6e2664291e655ccbf3b8327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 5 inactive state selection [0].  <a href="#ga881b4c84b6e2664291e655ccbf3b8327">More...</a><br /></td></tr>
<tr class="separator:ga881b4c84b6e2664291e655ccbf3b8327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8657cd889b60e37e806f3ad8401cf125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8657cd889b60e37e806f3ad8401cf125">_PXS_RXINSRL_RXINS_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8657cd889b60e37e806f3ad8401cf125"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 6 inactive state selection [0].  <a href="#ga8657cd889b60e37e806f3ad8401cf125">More...</a><br /></td></tr>
<tr class="separator:ga8657cd889b60e37e806f3ad8401cf125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9de7d57d192263de2d0870391bbdbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9de7d57d192263de2d0870391bbdbf3">_PXS_RXINSRL_RXINS_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad9de7d57d192263de2d0870391bbdbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 7 inactive state selection [0].  <a href="#gad9de7d57d192263de2d0870391bbdbf3">More...</a><br /></td></tr>
<tr class="separator:gad9de7d57d192263de2d0870391bbdbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed47110302f70d7b4317f75f1d09e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaed47110302f70d7b4317f75f1d09e68">_PXS_TXENRH_TXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaed47110302f70d7b4317f75f1d09e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 8 function enable [0].  <a href="#gaaed47110302f70d7b4317f75f1d09e68">More...</a><br /></td></tr>
<tr class="separator:gaaed47110302f70d7b4317f75f1d09e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0a0abf28c2b439805fb3f7a0b767fb3">_PXS_TXENRH_TXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 9 function enable [0].  <a href="#gac0a0abf28c2b439805fb3f7a0b767fb3">More...</a><br /></td></tr>
<tr class="separator:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e912f66f92e988f3813026fae4b3144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e912f66f92e988f3813026fae4b3144">_PXS_TXENRH_TXEN10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6e912f66f92e988f3813026fae4b3144"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 10 function enable [0].  <a href="#ga6e912f66f92e988f3813026fae4b3144">More...</a><br /></td></tr>
<tr class="separator:ga6e912f66f92e988f3813026fae4b3144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb914f1f347631983ca27219eef10c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0eb914f1f347631983ca27219eef10c9">_PXS_TXENRH_TXEN11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0eb914f1f347631983ca27219eef10c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 11 function enable [0].  <a href="#ga0eb914f1f347631983ca27219eef10c9">More...</a><br /></td></tr>
<tr class="separator:ga0eb914f1f347631983ca27219eef10c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ed7108a07d88643049a7163fa83709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00ed7108a07d88643049a7163fa83709">_PXS_TXENRH_TXEN12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga00ed7108a07d88643049a7163fa83709"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 12 function enable [0].  <a href="#ga00ed7108a07d88643049a7163fa83709">More...</a><br /></td></tr>
<tr class="separator:ga00ed7108a07d88643049a7163fa83709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12ebf56182b91110e1ff3b9d66fc4f2d">_PXS_TXENRH_TXEN13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 13 function enable [0].  <a href="#ga12ebf56182b91110e1ff3b9d66fc4f2d">More...</a><br /></td></tr>
<tr class="separator:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31428c0975c88e6f2a0f449c086032cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31428c0975c88e6f2a0f449c086032cf">_PXS_TXENRH_TXEN14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31428c0975c88e6f2a0f449c086032cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 14 function enable [0].  <a href="#ga31428c0975c88e6f2a0f449c086032cf">More...</a><br /></td></tr>
<tr class="separator:ga31428c0975c88e6f2a0f449c086032cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c849a5bb2fcaf93cad5871ecd5d3091">_PXS_TXENRH_TXEN15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 15 function enable [0].  <a href="#ga9c849a5bb2fcaf93cad5871ecd5d3091">More...</a><br /></td></tr>
<tr class="separator:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6cc74648239a08895517482e05ce3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e6cc74648239a08895517482e05ce3c">_PXS_TXENRL_TXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3e6cc74648239a08895517482e05ce3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 0 function enable [0].  <a href="#ga3e6cc74648239a08895517482e05ce3c">More...</a><br /></td></tr>
<tr class="separator:ga3e6cc74648239a08895517482e05ce3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacf32dd435f3c3c96268591389faad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaacf32dd435f3c3c96268591389faad7">_PXS_TXENRL_TXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaacf32dd435f3c3c96268591389faad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 1 function enable [0].  <a href="#gaaacf32dd435f3c3c96268591389faad7">More...</a><br /></td></tr>
<tr class="separator:gaaacf32dd435f3c3c96268591389faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bb8ec313c70ff007a58b0ec7edb8dfd">_PXS_TXENRL_TXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 2 function enable [0].  <a href="#ga5bb8ec313c70ff007a58b0ec7edb8dfd">More...</a><br /></td></tr>
<tr class="separator:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffaebf3ee36895e311ffd6c9e4596e32">_PXS_TXENRL_TXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 3 function enable [0].  <a href="#gaffaebf3ee36895e311ffd6c9e4596e32">More...</a><br /></td></tr>
<tr class="separator:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2633bb12cf8ee8458c96cc88771d579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2633bb12cf8ee8458c96cc88771d579">_PXS_TXENRL_TXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa2633bb12cf8ee8458c96cc88771d579"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 4 function enable [0].  <a href="#gaa2633bb12cf8ee8458c96cc88771d579">More...</a><br /></td></tr>
<tr class="separator:gaa2633bb12cf8ee8458c96cc88771d579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0bbc9eb958f15e71f3ec3576e2e05e0e">_PXS_TXENRL_TXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 5 function enable [0].  <a href="#ga0bbc9eb958f15e71f3ec3576e2e05e0e">More...</a><br /></td></tr>
<tr class="separator:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4eeaeff9ef99ba7108fa4f2414e9d40a">_PXS_TXENRL_TXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 6 function enable [0].  <a href="#ga4eeaeff9ef99ba7108fa4f2414e9d40a">More...</a><br /></td></tr>
<tr class="separator:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aa3b9a2f187d38940d93ae6e7d60950">_PXS_TXENRL_TXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 7 function enable [0].  <a href="#ga7aa3b9a2f187d38940d93ae6e7d60950">More...</a><br /></td></tr>
<tr class="separator:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0af356cbb158b56bf2b384e650ce81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0af356cbb158b56bf2b384e650ce81a">_PXS_MAXENRH_MAXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad0af356cbb158b56bf2b384e650ce81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 8 [0].  <a href="#gad0af356cbb158b56bf2b384e650ce81a">More...</a><br /></td></tr>
<tr class="separator:gad0af356cbb158b56bf2b384e650ce81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc2d0eae10f187da2913a53067edc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91dc2d0eae10f187da2913a53067edc1">_PXS_MAXENRH_MAXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga91dc2d0eae10f187da2913a53067edc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 9 [0].  <a href="#ga91dc2d0eae10f187da2913a53067edc1">More...</a><br /></td></tr>
<tr class="separator:ga91dc2d0eae10f187da2913a53067edc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ebf1aee9a042587fa7a0e0e2f92fb79">_PXS_MAXENRL_MAXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 0 [0].  <a href="#ga3ebf1aee9a042587fa7a0e0e2f92fb79">More...</a><br /></td></tr>
<tr class="separator:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0100c2e312a24b66b1d640857d23a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0100c2e312a24b66b1d640857d23a886">_PXS_MAXENRL_MAXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0100c2e312a24b66b1d640857d23a886"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 1 [0].  <a href="#ga0100c2e312a24b66b1d640857d23a886">More...</a><br /></td></tr>
<tr class="separator:ga0100c2e312a24b66b1d640857d23a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19eba954890c168c3d32f37a57a4ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac19eba954890c168c3d32f37a57a4ddb">_PXS_MAXENRL_MAXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac19eba954890c168c3d32f37a57a4ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 2 [0].  <a href="#gac19eba954890c168c3d32f37a57a4ddb">More...</a><br /></td></tr>
<tr class="separator:gac19eba954890c168c3d32f37a57a4ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5272857498565332bd1fea46f5b47b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5272857498565332bd1fea46f5b47b8b">_PXS_MAXENRL_MAXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5272857498565332bd1fea46f5b47b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 3 [0].  <a href="#ga5272857498565332bd1fea46f5b47b8b">More...</a><br /></td></tr>
<tr class="separator:ga5272857498565332bd1fea46f5b47b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84575c2efcb3e0212f3f4531781bd8d4">_PXS_MAXENRL_MAXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 4 [0].  <a href="#ga84575c2efcb3e0212f3f4531781bd8d4">More...</a><br /></td></tr>
<tr class="separator:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e76528d328a02a05daf75f6af8a4697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e76528d328a02a05daf75f6af8a4697">_PXS_MAXENRL_MAXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3e76528d328a02a05daf75f6af8a4697"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 5 [0].  <a href="#ga3e76528d328a02a05daf75f6af8a4697">More...</a><br /></td></tr>
<tr class="separator:ga3e76528d328a02a05daf75f6af8a4697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e4c22246d8a13fa66add2e129255b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31e4c22246d8a13fa66add2e129255b5">_PXS_MAXENRL_MAXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31e4c22246d8a13fa66add2e129255b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 6 [0].  <a href="#ga31e4c22246d8a13fa66add2e129255b5">More...</a><br /></td></tr>
<tr class="separator:ga31e4c22246d8a13fa66add2e129255b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac19f2a83fc93fbb715dbcc841102687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac19f2a83fc93fbb715dbcc841102687">_PXS_MAXENRL_MAXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaac19f2a83fc93fbb715dbcc841102687"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 7 [0].  <a href="#gaac19f2a83fc93fbb715dbcc841102687">More...</a><br /></td></tr>
<tr class="separator:gaac19f2a83fc93fbb715dbcc841102687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09671fbe5922888986cc31a2ccb04019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09671fbe5922888986cc31a2ccb04019">_PXS_RXSRH_VALID8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga09671fbe5922888986cc31a2ccb04019"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 8 is valid [0].  <a href="#ga09671fbe5922888986cc31a2ccb04019">More...</a><br /></td></tr>
<tr class="separator:ga09671fbe5922888986cc31a2ccb04019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64adcdf05db008368905907eeb485f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga64adcdf05db008368905907eeb485f93">_PXS_RXSRH_VALID9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga64adcdf05db008368905907eeb485f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 9 is valid [0].  <a href="#ga64adcdf05db008368905907eeb485f93">More...</a><br /></td></tr>
<tr class="separator:ga64adcdf05db008368905907eeb485f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c2225c6c3b54d200557bbb2a24a101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c2225c6c3b54d200557bbb2a24a101">_PXS_RXSRL_VALID0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga87c2225c6c3b54d200557bbb2a24a101"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 0 is valid [0].  <a href="#ga87c2225c6c3b54d200557bbb2a24a101">More...</a><br /></td></tr>
<tr class="separator:ga87c2225c6c3b54d200557bbb2a24a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4112ddac9e564a711f54220bb6a73c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4112ddac9e564a711f54220bb6a73c0">_PXS_RXSRL_VALID1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab4112ddac9e564a711f54220bb6a73c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 1 is valid [0].  <a href="#gab4112ddac9e564a711f54220bb6a73c0">More...</a><br /></td></tr>
<tr class="separator:gab4112ddac9e564a711f54220bb6a73c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921547cb561840d70a353fe5c33a71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1921547cb561840d70a353fe5c33a71c">_PXS_RXSRL_VALID2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1921547cb561840d70a353fe5c33a71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 2 is valid [0].  <a href="#ga1921547cb561840d70a353fe5c33a71c">More...</a><br /></td></tr>
<tr class="separator:ga1921547cb561840d70a353fe5c33a71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfddc677adec175693842a09abf74f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cfddc677adec175693842a09abf74f6">_PXS_RXSRL_VALID3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0cfddc677adec175693842a09abf74f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 3 is valid [0].  <a href="#ga0cfddc677adec175693842a09abf74f6">More...</a><br /></td></tr>
<tr class="separator:ga0cfddc677adec175693842a09abf74f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa71df4988f4b9d0b581ef4b41e1174ea">_PXS_RXSRL_VALID4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 4 is valid [0].  <a href="#gaa71df4988f4b9d0b581ef4b41e1174ea">More...</a><br /></td></tr>
<tr class="separator:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257e911956a0cf559f8950f56f51fe4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga257e911956a0cf559f8950f56f51fe4a">_PXS_RXSRL_VALID5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga257e911956a0cf559f8950f56f51fe4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 5 is valid [0].  <a href="#ga257e911956a0cf559f8950f56f51fe4a">More...</a><br /></td></tr>
<tr class="separator:ga257e911956a0cf559f8950f56f51fe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10c528482f42e20f2c68ee71e15746b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad10c528482f42e20f2c68ee71e15746b">_PXS_RXSRL_VALID6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad10c528482f42e20f2c68ee71e15746b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 6 is valid [0].  <a href="#gad10c528482f42e20f2c68ee71e15746b">More...</a><br /></td></tr>
<tr class="separator:gad10c528482f42e20f2c68ee71e15746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d79ee98259937f0555e4dbc1cf84088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d79ee98259937f0555e4dbc1cf84088">_PXS_RXSRL_VALID7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6d79ee98259937f0555e4dbc1cf84088"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 7 is valid [0].  <a href="#ga6d79ee98259937f0555e4dbc1cf84088">More...</a><br /></td></tr>
<tr class="separator:ga6d79ee98259937f0555e4dbc1cf84088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab12dcc2a74b857c0bfb65010c18aa33e">_PXS_RXnCSSELR_RXnCSSEL</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4:0].  <a href="#gab12dcc2a74b857c0bfb65010c18aa33e">More...</a><br /></td></tr>
<tr class="separator:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00a615f6691b8ec5fafa9ef953f7bc40">_PXS_RXnCSSELR_RXnCSSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [0].  <a href="#ga00a615f6691b8ec5fafa9ef953f7bc40">More...</a><br /></td></tr>
<tr class="separator:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c0eb6293be8987cfd620a04ab7f990d">_PXS_RXnCSSELR_RXnCSSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [1].  <a href="#ga3c0eb6293be8987cfd620a04ab7f990d">More...</a><br /></td></tr>
<tr class="separator:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e69d21865d3ad64a51eb055a280bc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e69d21865d3ad64a51eb055a280bc76">_PXS_RXnCSSELR_RXnCSSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9e69d21865d3ad64a51eb055a280bc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [2].  <a href="#ga9e69d21865d3ad64a51eb055a280bc76">More...</a><br /></td></tr>
<tr class="separator:ga9e69d21865d3ad64a51eb055a280bc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0182b278461d8ad2799a44cdd3db339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0182b278461d8ad2799a44cdd3db339">_PXS_RXnCSSELR_RXnCSSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0182b278461d8ad2799a44cdd3db339"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [3].  <a href="#gae0182b278461d8ad2799a44cdd3db339">More...</a><br /></td></tr>
<tr class="separator:gae0182b278461d8ad2799a44cdd3db339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c752cc2cfc04e8770b56e3677734da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c752cc2cfc04e8770b56e3677734da1">_PXS_RXnCSSELR_RXnCSSEL4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8c752cc2cfc04e8770b56e3677734da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4].  <a href="#ga8c752cc2cfc04e8770b56e3677734da1">More...</a><br /></td></tr>
<tr class="separator:ga8c752cc2cfc04e8770b56e3677734da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register.  <a href="#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1ac998e464bee8246900227f404dd76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register reset value.  <a href="#ga1ac998e464bee8246900227f404dd76a">More...</a><br /></td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0700f3c22f626ab13f7111d2d27e397e">_CFG_GCR_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0700f3c22f626ab13f7111d2d27e397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="#ga0700f3c22f626ab13f7111d2d27e397e">More...</a><br /></td></tr>
<tr class="separator:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ce51b7addc9df6bac66f471e26616d9">_CFG_GCR_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3ce51b7addc9df6bac66f471e26616d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="#ga3ce51b7addc9df6bac66f471e26616d9">More...</a><br /></td></tr>
<tr class="separator:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20b3f2fc312c3c2a4a587933d3a2456e">_ITC_SPR1_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0].  <a href="#ga20b3f2fc312c3c2a4a587933d3a2456e">More...</a><br /></td></tr>
<tr class="separator:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga684c8ef814e8d92ebde894ed8e2f26ee">_ITC_SPR1_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0].  <a href="#ga684c8ef814e8d92ebde894ed8e2f26ee">More...</a><br /></td></tr>
<tr class="separator:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c42a8de663194ab4fe73e672b55963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c42a8de663194ab4fe73e672b55963f">_ITC_SPR1_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3c42a8de663194ab4fe73e672b55963f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1].  <a href="#ga3c42a8de663194ab4fe73e672b55963f">More...</a><br /></td></tr>
<tr class="separator:ga3c42a8de663194ab4fe73e672b55963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e01c187e0733153b06d27add42122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad80e01c187e0733153b06d27add42122">_ITC_SPR1_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad80e01c187e0733153b06d27add42122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0].  <a href="#gad80e01c187e0733153b06d27add42122">More...</a><br /></td></tr>
<tr class="separator:gad80e01c187e0733153b06d27add42122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9cc670aeb2e09d3a92234f613e03bace">_ITC_SPR1_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc670aeb2e09d3a92234f613e03bace"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0].  <a href="#ga9cc670aeb2e09d3a92234f613e03bace">More...</a><br /></td></tr>
<tr class="separator:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477957244846dfd69e3eeb845797755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4477957244846dfd69e3eeb845797755">_ITC_SPR1_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4477957244846dfd69e3eeb845797755"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1].  <a href="#ga4477957244846dfd69e3eeb845797755">More...</a><br /></td></tr>
<tr class="separator:ga4477957244846dfd69e3eeb845797755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a740f514634089ee3cb04fa985c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb5a740f514634089ee3cb04fa985c5d">_ITC_SPR2_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb5a740f514634089ee3cb04fa985c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0].  <a href="#gabb5a740f514634089ee3cb04fa985c5d">More...</a><br /></td></tr>
<tr class="separator:gabb5a740f514634089ee3cb04fa985c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1539c97921a10240573de8595527338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1539c97921a10240573de8595527338">_ITC_SPR2_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf1539c97921a10240573de8595527338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0].  <a href="#gaf1539c97921a10240573de8595527338">More...</a><br /></td></tr>
<tr class="separator:gaf1539c97921a10240573de8595527338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c61b6c73086e891b241ad47cd2737a7">_ITC_SPR2_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8c61b6c73086e891b241ad47cd2737a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1].  <a href="#ga8c61b6c73086e891b241ad47cd2737a7">More...</a><br /></td></tr>
<tr class="separator:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c91deffcd4776dd71dee8ca38aecb99">_ITC_SPR2_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0].  <a href="#ga9c91deffcd4776dd71dee8ca38aecb99">More...</a><br /></td></tr>
<tr class="separator:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7741807231037b413a5af4dbc5f3a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7741807231037b413a5af4dbc5f3a513">_ITC_SPR2_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7741807231037b413a5af4dbc5f3a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0].  <a href="#ga7741807231037b413a5af4dbc5f3a513">More...</a><br /></td></tr>
<tr class="separator:ga7741807231037b413a5af4dbc5f3a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5ab75c9fbb51272edbe71faddb1335e">_ITC_SPR2_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac5ab75c9fbb51272edbe71faddb1335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1].  <a href="#gac5ab75c9fbb51272edbe71faddb1335e">More...</a><br /></td></tr>
<tr class="separator:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5703611bae568ed4e46d770aa6e9bb64">_ITC_SPR2_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5703611bae568ed4e46d770aa6e9bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0].  <a href="#ga5703611bae568ed4e46d770aa6e9bb64">More...</a><br /></td></tr>
<tr class="separator:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5728d5bb45962853e42e6ed007ffd6c">_ITC_SPR2_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0].  <a href="#gaa5728d5bb45962853e42e6ed007ffd6c">More...</a><br /></td></tr>
<tr class="separator:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">_ITC_SPR2_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1].  <a href="#ga3f8edaa494acb78b2f2f15b3c9edf74d">More...</a><br /></td></tr>
<tr class="separator:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10fdbc731fa381539d260d263267d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e10fdbc731fa381539d260d263267d5">_ITC_SPR3_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e10fdbc731fa381539d260d263267d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0].  <a href="#ga4e10fdbc731fa381539d260d263267d5">More...</a><br /></td></tr>
<tr class="separator:ga4e10fdbc731fa381539d260d263267d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8dfafa9ce773617f414c2f4f8627bede">_ITC_SPR3_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfafa9ce773617f414c2f4f8627bede"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0].  <a href="#ga8dfafa9ce773617f414c2f4f8627bede">More...</a><br /></td></tr>
<tr class="separator:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef977e61be38ee567e548b8dd85af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ef977e61be38ee567e548b8dd85af37">_ITC_SPR3_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ef977e61be38ee567e548b8dd85af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1].  <a href="#ga2ef977e61be38ee567e548b8dd85af37">More...</a><br /></td></tr>
<tr class="separator:ga2ef977e61be38ee567e548b8dd85af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81103aca38189a00e03fc69eed40fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81103aca38189a00e03fc69eed40fb9a">_ITC_SPR3_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81103aca38189a00e03fc69eed40fb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0].  <a href="#ga81103aca38189a00e03fc69eed40fb9a">More...</a><br /></td></tr>
<tr class="separator:ga81103aca38189a00e03fc69eed40fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">_ITC_SPR3_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0].  <a href="#gaf5b1aeefc0dc2f21f6f2beafbab70050">More...</a><br /></td></tr>
<tr class="separator:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657bd48c1982a779ff09413893883649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga657bd48c1982a779ff09413893883649">_ITC_SPR3_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga657bd48c1982a779ff09413893883649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1].  <a href="#ga657bd48c1982a779ff09413893883649">More...</a><br /></td></tr>
<tr class="separator:ga657bd48c1982a779ff09413893883649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d46eb9d96707d2013613a2a39d64783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d46eb9d96707d2013613a2a39d64783">_ITC_SPR3_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2d46eb9d96707d2013613a2a39d64783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0].  <a href="#ga2d46eb9d96707d2013613a2a39d64783">More...</a><br /></td></tr>
<tr class="separator:ga2d46eb9d96707d2013613a2a39d64783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eeafc047c880119c1d5ef669d98e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga39eeafc047c880119c1d5ef669d98e50">_ITC_SPR3_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39eeafc047c880119c1d5ef669d98e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0].  <a href="#ga39eeafc047c880119c1d5ef669d98e50">More...</a><br /></td></tr>
<tr class="separator:ga39eeafc047c880119c1d5ef669d98e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8048512d5900e6dad02e1a59f4f23a96">_ITC_SPR3_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8048512d5900e6dad02e1a59f4f23a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1].  <a href="#ga8048512d5900e6dad02e1a59f4f23a96">More...</a><br /></td></tr>
<tr class="separator:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686adf2602c3496df317ae70d56ac869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga686adf2602c3496df317ae70d56ac869">_ITC_SPR3_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga686adf2602c3496df317ae70d56ac869"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0].  <a href="#ga686adf2602c3496df317ae70d56ac869">More...</a><br /></td></tr>
<tr class="separator:ga686adf2602c3496df317ae70d56ac869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf91c8e599db8fb13d834e92bb246e1f0">_ITC_SPR3_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0].  <a href="#gaf91c8e599db8fb13d834e92bb246e1f0">More...</a><br /></td></tr>
<tr class="separator:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b7fec6ca31586d8de402ecf0cc08e89">_ITC_SPR3_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1].  <a href="#ga6b7fec6ca31586d8de402ecf0cc08e89">More...</a><br /></td></tr>
<tr class="separator:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c12947e79fc99755f78be561cc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga788c12947e79fc99755f78be561cc6da">_ITC_SPR4_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga788c12947e79fc99755f78be561cc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0].  <a href="#ga788c12947e79fc99755f78be561cc6da">More...</a><br /></td></tr>
<tr class="separator:ga788c12947e79fc99755f78be561cc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507faf88fd2e5528f88851ac9fb58640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga507faf88fd2e5528f88851ac9fb58640">_ITC_SPR4_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga507faf88fd2e5528f88851ac9fb58640"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0].  <a href="#ga507faf88fd2e5528f88851ac9fb58640">More...</a><br /></td></tr>
<tr class="separator:ga507faf88fd2e5528f88851ac9fb58640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde8839face988174f38c5c129ccdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8bde8839face988174f38c5c129ccdf3">_ITC_SPR4_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8bde8839face988174f38c5c129ccdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1].  <a href="#ga8bde8839face988174f38c5c129ccdf3">More...</a><br /></td></tr>
<tr class="separator:ga8bde8839face988174f38c5c129ccdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e876f3eb0392f94bd278a2569d922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga255e876f3eb0392f94bd278a2569d922">_ITC_SPR4_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga255e876f3eb0392f94bd278a2569d922"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0].  <a href="#ga255e876f3eb0392f94bd278a2569d922">More...</a><br /></td></tr>
<tr class="separator:ga255e876f3eb0392f94bd278a2569d922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d4c84b06c8ce434e28ab2f418090aa3">_ITC_SPR4_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0].  <a href="#ga6d4c84b06c8ce434e28ab2f418090aa3">More...</a><br /></td></tr>
<tr class="separator:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9590854ab8fffbaaa0eaead3565d529c">_ITC_SPR4_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9590854ab8fffbaaa0eaead3565d529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1].  <a href="#ga9590854ab8fffbaaa0eaead3565d529c">More...</a><br /></td></tr>
<tr class="separator:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">_ITC_SPR4_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0].  <a href="#ga3bf8c36061ce0d799cdb68b9a7ef3f12">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc018c6829fd741532d8ed28c354547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaacc018c6829fd741532d8ed28c354547">_ITC_SPR4_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaacc018c6829fd741532d8ed28c354547"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0].  <a href="#gaacc018c6829fd741532d8ed28c354547">More...</a><br /></td></tr>
<tr class="separator:gaacc018c6829fd741532d8ed28c354547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1643f99876955751bab330299befc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6cf1643f99876955751bab330299befc">_ITC_SPR4_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6cf1643f99876955751bab330299befc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1].  <a href="#ga6cf1643f99876955751bab330299befc">More...</a><br /></td></tr>
<tr class="separator:ga6cf1643f99876955751bab330299befc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a9034b7a1a6a326df6134c73436941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69a9034b7a1a6a326df6134c73436941">_ITC_SPR4_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga69a9034b7a1a6a326df6134c73436941"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0].  <a href="#ga69a9034b7a1a6a326df6134c73436941">More...</a><br /></td></tr>
<tr class="separator:ga69a9034b7a1a6a326df6134c73436941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf885ca8b9d889f0294871dd2cec5dbe5">_ITC_SPR4_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0].  <a href="#gaf885ca8b9d889f0294871dd2cec5dbe5">More...</a><br /></td></tr>
<tr class="separator:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7eb8122c0b04795b530cd3005fd861c8">_ITC_SPR4_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7eb8122c0b04795b530cd3005fd861c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1].  <a href="#ga7eb8122c0b04795b530cd3005fd861c8">More...</a><br /></td></tr>
<tr class="separator:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91553df8bba8e364881ba05b3e5dfd74">_ITC_SPR5_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga91553df8bba8e364881ba05b3e5dfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0].  <a href="#ga91553df8bba8e364881ba05b3e5dfd74">More...</a><br /></td></tr>
<tr class="separator:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a0a367a7ec947969ace1b22aa341e98">_ITC_SPR5_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0a0a367a7ec947969ace1b22aa341e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0].  <a href="#ga0a0a367a7ec947969ace1b22aa341e98">More...</a><br /></td></tr>
<tr class="separator:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c79ab702fa418cc5345acf5666a05c">_ITC_SPR5_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3c79ab702fa418cc5345acf5666a05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1].  <a href="#gaa3c79ab702fa418cc5345acf5666a05c">More...</a><br /></td></tr>
<tr class="separator:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45220e487702efe5e4e62b2c22a3e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45220e487702efe5e4e62b2c22a3e286">_ITC_SPR6_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga45220e487702efe5e4e62b2c22a3e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0].  <a href="#ga45220e487702efe5e4e62b2c22a3e286">More...</a><br /></td></tr>
<tr class="separator:ga45220e487702efe5e4e62b2c22a3e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">_ITC_SPR6_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0].  <a href="#gab3f9d1e7094ac9e05c619bd4f6ae552c">More...</a><br /></td></tr>
<tr class="separator:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752e4a664caa59118f628dcef7d81f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga752e4a664caa59118f628dcef7d81f92">_ITC_SPR6_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga752e4a664caa59118f628dcef7d81f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1].  <a href="#ga752e4a664caa59118f628dcef7d81f92">More...</a><br /></td></tr>
<tr class="separator:ga752e4a664caa59118f628dcef7d81f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1bf9b062d181ea7ec6ce464de84042">_ITC_SPR6_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0].  <a href="#ga7e1bf9b062d181ea7ec6ce464de84042">More...</a><br /></td></tr>
<tr class="separator:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31c818420132f1c1252ab6a16964d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa31c818420132f1c1252ab6a16964d31">_ITC_SPR6_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa31c818420132f1c1252ab6a16964d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0].  <a href="#gaa31c818420132f1c1252ab6a16964d31">More...</a><br /></td></tr>
<tr class="separator:gaa31c818420132f1c1252ab6a16964d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga891e8bbd278220ec0c119f6f1c72a515">_ITC_SPR6_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga891e8bbd278220ec0c119f6f1c72a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1].  <a href="#ga891e8bbd278220ec0c119f6f1c72a515">More...</a><br /></td></tr>
<tr class="separator:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6f192bd1ae0d9dc343c6f9593be09">_ITC_SPR6_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0].  <a href="#gae5d6f192bd1ae0d9dc343c6f9593be09">More...</a><br /></td></tr>
<tr class="separator:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07922029668d1e5cd7b54327c6d8bd5c">_ITC_SPR6_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0].  <a href="#ga07922029668d1e5cd7b54327c6d8bd5c">More...</a><br /></td></tr>
<tr class="separator:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ead1d02078362b22810b9877b3494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8ead1d02078362b22810b9877b3494a">_ITC_SPR6_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8ead1d02078362b22810b9877b3494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1].  <a href="#gaa8ead1d02078362b22810b9877b3494a">More...</a><br /></td></tr>
<tr class="separator:gaa8ead1d02078362b22810b9877b3494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94ac28cf8e66e23e0d775ebdcf18d434">_ITC_SPR7_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0].  <a href="#ga94ac28cf8e66e23e0d775ebdcf18d434">More...</a><br /></td></tr>
<tr class="separator:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf80fc7db3c7e8118820177475b3f0b9e">_ITC_SPR7_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0].  <a href="#gaf80fc7db3c7e8118820177475b3f0b9e">More...</a><br /></td></tr>
<tr class="separator:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">_ITC_SPR7_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1].  <a href="#ga0b8ffb6f75c3a95de74a9eb2fff26829">More...</a><br /></td></tr>
<tr class="separator:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d9205ba54d2cc25816c100d6c4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga558d9205ba54d2cc25816c100d6c4823">_ITC_SPR7_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga558d9205ba54d2cc25816c100d6c4823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0].  <a href="#ga558d9205ba54d2cc25816c100d6c4823">More...</a><br /></td></tr>
<tr class="separator:ga558d9205ba54d2cc25816c100d6c4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61d41a1cd2c283edebbe43c9ad85fb00">_ITC_SPR7_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0].  <a href="#ga61d41a1cd2c283edebbe43c9ad85fb00">More...</a><br /></td></tr>
<tr class="separator:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bc96be209517a3af3c348fc3482fdcf">_ITC_SPR7_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9bc96be209517a3af3c348fc3482fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1].  <a href="#ga9bc96be209517a3af3c348fc3482fdcf">More...</a><br /></td></tr>
<tr class="separator:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga42e55c11a1eae803624c4a7e38cd79c6">_ITC_SPR7_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0].  <a href="#ga42e55c11a1eae803624c4a7e38cd79c6">More...</a><br /></td></tr>
<tr class="separator:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7e8395146065c304f285ee6fb7b3a8a">_ITC_SPR7_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad7e8395146065c304f285ee6fb7b3a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0].  <a href="#gad7e8395146065c304f285ee6fb7b3a8a">More...</a><br /></td></tr>
<tr class="separator:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b12f2779e9bd3a72087a505c5f0460">_ITC_SPR7_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga95b12f2779e9bd3a72087a505c5f0460"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1].  <a href="#ga95b12f2779e9bd3a72087a505c5f0460">More...</a><br /></td></tr>
<tr class="separator:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64405073e520d2492ad07763a778632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac64405073e520d2492ad07763a778632">_ITC_SPR8_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac64405073e520d2492ad07763a778632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0].  <a href="#gac64405073e520d2492ad07763a778632">More...</a><br /></td></tr>
<tr class="separator:gac64405073e520d2492ad07763a778632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94072efe17587735b616c44e4995cf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94072efe17587735b616c44e4995cf9f">_ITC_SPR8_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94072efe17587735b616c44e4995cf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0].  <a href="#ga94072efe17587735b616c44e4995cf9f">More...</a><br /></td></tr>
<tr class="separator:ga94072efe17587735b616c44e4995cf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d74a148e3d49fd15d34daec2647ecdc">_ITC_SPR8_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1].  <a href="#ga1d74a148e3d49fd15d34daec2647ecdc">More...</a><br /></td></tr>
<tr class="separator:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b05aaf18f65b0246dea0362ac8beffe">_ITC_SPR8_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0].  <a href="#ga7b05aaf18f65b0246dea0362ac8beffe">More...</a><br /></td></tr>
<tr class="separator:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac167fd77d4dfc0efbb2de61b482e2a2d">_ITC_SPR8_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0].  <a href="#gac167fd77d4dfc0efbb2de61b482e2a2d">More...</a><br /></td></tr>
<tr class="separator:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8380bb80a46ecbec30708acab512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5fd8380bb80a46ecbec30708acab512f">_ITC_SPR8_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fd8380bb80a46ecbec30708acab512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1].  <a href="#ga5fd8380bb80a46ecbec30708acab512f">More...</a><br /></td></tr>
<tr class="separator:ga5fd8380bb80a46ecbec30708acab512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct___p_o_r_t__t" id="struct___p_o_r_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t">&#9670;&nbsp;</a></span>_PORT_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>structure for controlling pins in port mode (_PORTx, x=0..1) </p>
<p>structure for controlling pins in PORT mode (_PORTx</p>
<p>structure for controlling pins in PORT mode (_PORTx) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00290">290</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa8429380d3e6f8d3bbdc30688061ca7a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
PORTx control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a95ee2dbb08e76c78b1abbd9f7573d5dd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="ac61ba316644db4c77f7c478e35df7ec1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="adf3e153c34ad0348b19f918fa32e43f2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a34c981d1533f6bc55abeadf4d05eaab2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
PORTx control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="ad973ca1b50cdb6ea62b02e06a04718f1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a60d15fcbc791d136f6573c5bc71558af"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a2ef589a32fbcd6c220ead06afe311be9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a0b91d39a24675030313c698b6827bef9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="a94465b9af106fe47508619123b62f1d4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="aac3b920b242ce4ad73fe752b0b468ec6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="ac8e4be230e9dd37e43f56a370299615d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="a698c475cbed86071a2e5e024f69c5c40"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
PORTx input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="a11abb4d11f7b610e640cc10c7e8fb38f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="a97bc30538ac5352a2048e345904c8977"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="ae46261484ba14fc6f30aa13c452512a6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="aa6758a5b1f5464755b9b7e7cea44df39"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
PORTx output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="abdbc3664306d4c14c6d47431bb4636db"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="adbafba35c0de1e6a9f88ea137b56863e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="a7052fc53647316ab6c81fdd0d923407e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_o_d_r" id="struct___p_o_r_t__t_8_o_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_o_d_r">&#9670;&nbsp;</a></span>_PORT_t.ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx output data register (_PORTx_ODR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00293">293</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 output control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 output control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 output control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 output control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 output control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 output control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 output control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 output control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_i_d_r" id="struct___p_o_r_t__t_8_i_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_i_d_r">&#9670;&nbsp;</a></span>_PORT_t.IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx input data register (_PORTx_IDR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00305">305</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 input control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 input control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 input control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 input control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 input control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 input control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 input control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 input control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_d_d_r" id="struct___p_o_r_t__t_8_d_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_d_d_r">&#9670;&nbsp;</a></span>_PORT_t.DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.DDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx data direction data register (_PORTx_DDR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00317">317</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 direction control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_c_r1" id="struct___p_o_r_t__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_c_r1">&#9670;&nbsp;</a></span>_PORT_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx control register 1 (_PORTx_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00329">329</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 control register 1 </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_c_r2" id="struct___p_o_r_t__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_c_r2">&#9670;&nbsp;</a></span>_PORT_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx control register 1 (_PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00341">341</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 control register 2 </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t" id="struct___f_l_a_s_h__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t">&#9670;&nbsp;</a></span>_FLASH_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct to control write/erase of flash memory (_FLASH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01363">1363</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1399a16ab49e3b8e1f12d2bc7693ba66"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a87c0f37d91a094f0617c6569db547486"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a24f94269730ca6454ead3d15b51a571e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a2a330633eabbeae6d51adb434019367e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a911ee14c6a2cc3fdc7080ed25dda77ff"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="aca53cf5ee6af15b1d26af06a4a641593"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a160365b8002d3697a937220876b396ab"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="af03533657b01df8e193c586b0ad36dfd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a1d2647950e41f0e5eae5c0d6f8e15f30"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="af847a5d93f7eaa0ec6a1f7549025b43a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a10bb9996ee3d87a9ce15dc27e43f8a0f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a23a5e130845733edce9e0db3edebd8e4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a80be81ed6623c3d0201cdcb902011a48"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
FPR</td>
<td class="fielddoc">
Flash protection register (_FLASH_FPR) </td></tr>
<tr><td class="fieldtype">
<a id="a62fb4bed1f614b31c1b6fa279e461a7e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
FPR</td>
<td class="fielddoc">
Flash protection register (_FLASH_FPR) </td></tr>
<tr><td class="fieldtype">
<a id="af105e73a6c8000f7c430c3f93faa01f7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="ab051abda307247fec83851c5e3fcdb12"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="ab472e43cc72a54beff08f4473941acc8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="a93d07c25b4f84802c44d40053729ef44"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="a9554e327c194a724de65c37254822280"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t</a></td>
<td class="fieldname">
NCR2</td>
<td class="fielddoc">
Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr><td class="fieldtype">
<a id="ad69dd7f274589d29bc50d0b6489869eb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t</a></td>
<td class="fieldname">
NCR2</td>
<td class="fielddoc">
Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr><td class="fieldtype">
<a id="a914b5bc37e25dd6823931564612fc388"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
NFPR</td>
<td class="fielddoc">
Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr><td class="fieldtype">
<a id="aff51a327590f21424f5ab805e20683f4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
NFPR</td>
<td class="fielddoc">
Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr><td class="fieldtype">
<a id="adf381a40de5013fc11f0aff3d6695706"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a80f4b499e70f6f7195d11b7fe3b63688"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a0b1d5aef0fa343c5f92c94e2759a0fdc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a541c72b6bbd765c7a878e0e58b1ddad3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="add2bf628463e42e924cfd4caceda608e"></a>uint8_t</td>
<td class="fieldname">
res[2]</td>
<td class="fielddoc">
Reserved registers (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a76549939ee6762e16d8c18d7f73e6c2c"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a57c28571bf180eb575c5afb0a1b713ec"></a>uint8_t</td>
<td class="fieldname">
res3[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a01043a68271da82763b6e55af3b7d2fe"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">_FLASH_t</a></td>
<td class="fieldname">
WAIT</td>
<td class="fielddoc">
Flash wait state register (_FLASH_WAIT) </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_c_r1" id="struct___f_l_a_s_h__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_c_r1">&#9670;&nbsp;</a></span>_FLASH_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash control register 1 (_FLASH_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a89aba13baf0a988c089a5a1fbdeeb447"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AHALT: 1</td>
<td class="fielddoc">
Power-down in Active-halt mode. </td></tr>
<tr><td class="fieldtype">
<a id="a6aaac758332a8320840ac0e5f8fc28e2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FIX: 1</td>
<td class="fielddoc">
Fixed Byte programming time. </td></tr>
<tr><td class="fieldtype">
<a id="abf2d798abfe8267da4f101692b6cfecd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HALT: 1</td>
<td class="fielddoc">
Power-down in Halt mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad2cb7bbc0d23f34c4255d924076e902f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IE: 1</td>
<td class="fielddoc">
Flash Interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_c_r2" id="struct___f_l_a_s_h__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_c_r2">&#9670;&nbsp;</a></span>_FLASH_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash control register 2 (_FLASH_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01376">1376</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab6e3cc3e31aee770c3fb88b25fc68b6e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ERASE: 1</td>
<td class="fielddoc">
Block erasing. </td></tr>
<tr><td class="fieldtype">
<a id="ab03aa3586d77efb6bc635d187f736241"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FPRG: 1</td>
<td class="fielddoc">
Fast block programming. </td></tr>
<tr><td class="fieldtype">
<a id="ad64669882d28591f1a0fe0926f80e751"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPT: 1</td>
<td class="fielddoc">
Write option bytes. </td></tr>
<tr><td class="fieldtype">
<a id="addad6c0b99dde50514e9cccf3e56e8e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PRG: 1</td>
<td class="fielddoc">
Standard block programming. </td></tr>
<tr><td class="fieldtype">
<a id="a52e4453befa56668b063ab3913e2f37c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WPRG: 1</td>
<td class="fielddoc">
Word programming. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_n_c_r2" id="struct___f_l_a_s_h__t_8_n_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_n_c_r2">&#9670;&nbsp;</a></span>_FLASH_t.NCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.NCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Complementary flash control register 2 (_FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae258d764ffacc40c5a1b79f2855cc93e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NERASE: 1</td>
<td class="fielddoc">
Block erasing. </td></tr>
<tr><td class="fieldtype">
<a id="aab2327b74dac43e0c89f4240f48560dc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NFPRG: 1</td>
<td class="fielddoc">
Fast block programming. </td></tr>
<tr><td class="fieldtype">
<a id="ab48560e9e77c7919775615914c475a36"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOPT: 1</td>
<td class="fielddoc">
Write option bytes. </td></tr>
<tr><td class="fieldtype">
<a id="a51244ce497ab3d4cc16c195899246c82"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NPRG: 1</td>
<td class="fielddoc">
Standard block programming. </td></tr>
<tr><td class="fieldtype">
<a id="af5bb899cd67f619fcb086b53a471c681"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NWPRG: 1</td>
<td class="fielddoc">
Word programming. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_f_p_r" id="struct___f_l_a_s_h__t_8_f_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_f_p_r">&#9670;&nbsp;</a></span>_FLASH_t.FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.FPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash protection register (_FLASH_FPR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01398">1398</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7002fe929ab66ae17b75c25e49325e31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WPB: 8</td>
<td class="fielddoc">
User boot code area protection. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_n_f_p_r" id="struct___f_l_a_s_h__t_8_n_f_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_n_f_p_r">&#9670;&nbsp;</a></span>_FLASH_t.NFPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.NFPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Complementary flash protection register (_FLASH_NFPR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01404">1404</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a35e75306d088c8a1fd2a8cd15633979d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NWPB: 8</td>
<td class="fielddoc">
User boot code area protection. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_i_a_p_s_r" id="struct___f_l_a_s_h__t_8_i_a_p_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_i_a_p_s_r">&#9670;&nbsp;</a></span>_FLASH_t.IAPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.IAPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash status register (_FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01410">1410</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abfa22b2f9321a4663b7aa14dd9fa620a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DUL: 1</td>
<td class="fielddoc">
Data EEPROM area unlocked flag. </td></tr>
<tr><td class="fieldtype">
<a id="a79dd6578a06740bc2e0d72f5e2a3729a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOP: 1</td>
<td class="fielddoc">
End of programming (write or erase operation) flag. </td></tr>
<tr><td class="fieldtype">
<a id="af4099d6a2dfd2fdea501918858fa3a8c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HVOFF: 1</td>
<td class="fielddoc">
End of high voltage flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1b840cc787310b2aeec1c8111d0dbbdf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PUL: 1</td>
<td class="fielddoc">
Flash Program memory unlocked flag. </td></tr>
<tr><td class="fieldtype">
<a id="a673095e26aee9c199f6877822f44fa90"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WR_PG_DIS: 1</td>
<td class="fielddoc">
Write attempted to protected page flag. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_p_u_k_r" id="struct___f_l_a_s_h__t_8_p_u_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_p_u_k_r">&#9670;&nbsp;</a></span>_FLASH_t.PUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.PUKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash program memory unprotecting key register (_FLASH_PUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01426">1426</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a84aee62cd1bc3644a3a81a8352b36d4f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WP: 8</td>
<td class="fielddoc">
Program memory write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_d_u_k_r" id="struct___f_l_a_s_h__t_8_d_u_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_d_u_k_r">&#9670;&nbsp;</a></span>_FLASH_t.DUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.DUKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Data EEPROM unprotection key register (_FLASH_DUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01436">1436</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa8522b770693a6c14a26f3aeeec134a9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WD: 8</td>
<td class="fielddoc">
Data EEPROM write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_w_a_i_t" id="struct___f_l_a_s_h__t_8_w_a_i_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_w_a_i_t">&#9670;&nbsp;</a></span>_FLASH_t.WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.WAIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash wait state register (_FLASH_WAIT) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01446">1446</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5cc6a0064b5c25ba37826aa3fda910c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WAIT: 2</td>
<td class="fielddoc">
Data EEPROM write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_c_f_g__t" id="struct___s_y_s_c_f_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_c_f_g__t">&#9670;&nbsp;</a></span>_SYSCFG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSCFG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for System configuration control (_SYSCFG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00504">504</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a23a04b130a5540cec763e9d9d8b8836c"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">_SYSCFG_t</a></td>
<td class="fieldname">
RMPCR</td>
<td class="fielddoc">
SYSCFG remap control register (_SYSCFG_RMPCR) </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_c_f_g__t_8_r_m_p_c_r" id="struct___s_y_s_c_f_g__t_8_r_m_p_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">&#9670;&nbsp;</a></span>_SYSCFG_t.RMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSCFG_t.RMPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSCFG remap control register (_SYSCFG_RMPCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00507">507</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a71f10cb7231ff6619f538ea2f79c8583"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM3_CH1: 1</td>
<td class="fielddoc">
Timer3 channel 1 mapping. </td></tr>
<tr><td class="fieldtype">
<a id="ae7943a4b65c17d6d9f75367cf8782ba2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM3_CH2: 1</td>
<td class="fielddoc">
Timer3 channel 2 mapping. </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t" id="struct___e_x_t_i__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t">&#9670;&nbsp;</a></span>_EXTI_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for configuring external port interrupts (_EXTI) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00662">662</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab04c65e5a35185d5d320a1ab82e397ba"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">_EXTI_t</a></td>
<td class="fieldname">
CONF</td>
<td class="fielddoc">
External interrupt port selector (_EXTI_CONF) </td></tr>
<tr><td class="fieldtype">
<a id="a4ccd4e6009b7409d73531540bf96c1b5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">_EXTI_t</a></td>
<td class="fieldname">
CONF</td>
<td class="fielddoc">
External interrupt port selector (_EXTI_CONF) </td></tr>
<tr><td class="fieldtype">
<a id="ad5d4ebea8abf7132268c67debb7e440b"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="aad659bc1d04b62605ef6c338d7483a72"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a180b2b8068d2d4edfa899cd3252723e3"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
External interrupt control register 1 (_EXTI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a79744406fa3ad77fd82af99d4d7d8311"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a928f56c07c9dd2c4990c0b3104b27c0e"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a658da185ed696a539981aaba14ec97b5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
External interrupt control register 2 (_EXTI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="aa3fece5ee58f8aeafd4b40288a7cd8a1"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">_EXTI_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
External interrupt control register 3 (_EXTI_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="a6f951aabd6b209d2468b09c9e0ee50c7"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">_EXTI_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
External interrupt control register 3 (_EXTI_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="a2cc1b9973e738b3b04db546cea4d711d"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">_EXTI_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
External interrupt status register 1 (_EXTI_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a67e71aa0d299b78b5079435330bb2bdb"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">_EXTI_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
External interrupt status register 1 (_EXTI_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a9834bd7250b7a89cb892556a22148f35"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">_EXTI_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
External interrupt status register 2 (_EXTI_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="aed1043e904bf88416a3a704915e5729e"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">_EXTI_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
External interrupt status register 2 (_EXTI_SR2) </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_c_r1" id="struct___e_x_t_i__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_c_r1">&#9670;&nbsp;</a></span>_EXTI_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt control register 1 (_EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00665">665</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9dc45ea71480d7910b64cdfa866d1449"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PAIS: 2</td>
<td class="fielddoc">
Port A external interrupt sensitivity. </td></tr>
<tr><td class="fieldtype">
<a id="a6138f0231c29fc889c9978d33bc940fc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PBIS: 2</td>
<td class="fielddoc">
Port B external interrupt sensitivity. </td></tr>
<tr><td class="fieldtype">
<a id="acc71ca2daece79841af04ae1b80ed41c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCIS: 2</td>
<td class="fielddoc">
Port C external interrupt sensitivity. </td></tr>
<tr><td class="fieldtype">
<a id="a638cb3a01756d2afe7cf99f7007a665f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PDIS: 2</td>
<td class="fielddoc">
Port D external interrupt sensitivity. </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_c_r2" id="struct___e_x_t_i__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_c_r2">&#9670;&nbsp;</a></span>_EXTI_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt control register 2 (_EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00674">674</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8ce50e6224eea25d7a58380b9a7d09ae"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PEIS: 2</td>
<td class="fielddoc">
Port E external interrupt sensitivity. </td></tr>
<tr><td class="fieldtype">
<a id="a6cc31af181b5343cb15f3740890d721d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TLIS: 1</td>
<td class="fielddoc">
Top level interrupt sensitivity. </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_c_r3" id="struct___e_x_t_i__t_8_c_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_c_r3">&#9670;&nbsp;</a></span>_EXTI_t.CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt control register 3 (_EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00535">535</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6138f0231c29fc889c9978d33bc940fc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PBIS: 2</td>
<td class="fielddoc">
Port B external interrupt sensitivity. </td></tr>
<tr><td class="fieldtype">
<a id="a638cb3a01756d2afe7cf99f7007a665f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PDIS: 2</td>
<td class="fielddoc">
Port D external interrupt sensitivity. </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_s_r1" id="struct___e_x_t_i__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_s_r1">&#9670;&nbsp;</a></span>_EXTI_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt status register 1 (_EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00543">543</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a763283bb2b25a7ebbdc6f5470faa195a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P0F: 1</td>
<td class="fielddoc">
port 0 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="ac5023627229aaa70cec6f0a0d85b61e5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P1F: 1</td>
<td class="fielddoc">
port 1 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="a7147b3e4df683e871739f2cc1fdb0924"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P2F: 1</td>
<td class="fielddoc">
port 2 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="a08299bbf137d3009a190ae4632e3ca3a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P3F: 1</td>
<td class="fielddoc">
port 3 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="af957a90283557562224abb80b938de6e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P4F: 1</td>
<td class="fielddoc">
port 4 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="ab7066279d436b8c398106f1196d66411"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P5F: 1</td>
<td class="fielddoc">
port 5 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="af2cc57eb6b1d11df4d9535acfddff680"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P6F: 1</td>
<td class="fielddoc">
port 6 external interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="a9f7890e83637d31e6cd523ae7a161a28"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
P7F: 1</td>
<td class="fielddoc">
port 7 external interrupt flag </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_s_r2" id="struct___e_x_t_i__t_8_s_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_s_r2">&#9670;&nbsp;</a></span>_EXTI_t.SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt status register 2 (_EXTI_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00556">556</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af1ec481677fe12dbacaee045a9591a09"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PBF: 1</td>
<td class="fielddoc">
Port B external interrupt flag. </td></tr>
<tr><td class="fieldtype">
<a id="abcd1b68617759b1dfcff0403a6b5a8d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PDF: 1</td>
<td class="fielddoc">
Port D external interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct___e_x_t_i__t_8_c_o_n_f" id="struct___e_x_t_i__t_8_c_o_n_f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___e_x_t_i__t_8_c_o_n_f">&#9670;&nbsp;</a></span>_EXTI_t.CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _EXTI_t.CONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External interrupt port selector (_EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00564">564</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa98f2f4b3ecb787fb051006bf4489ccf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PBHIS: 1</td>
<td class="fielddoc">
Port B, pins 4..7 external interrupt select. </td></tr>
<tr><td class="fieldtype">
<a id="a1c4cd728b7c23f623b45a9efd18de714"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PBLIS: 1</td>
<td class="fielddoc">
Port B, pins 0..3 external interrupt select. </td></tr>
<tr><td class="fieldtype">
<a id="a5911fcd58aeb232b4fce913af4f97c43"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PDHIS: 1</td>
<td class="fielddoc">
Port D, pins 4..7 external interrupt select. </td></tr>
<tr><td class="fieldtype">
<a id="a00e39305a928f6cf6eba0d527cb7e0f2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PDLIS: 1</td>
<td class="fielddoc">
Port D, pins 0..3 external interrupt select. </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t" id="struct___r_s_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t">&#9670;&nbsp;</a></span>_RST_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for determining reset source (_RST) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01521">1521</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a99e9e943bff434f571bb947aacaec36d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
Reset pin configuration register (_RST_CR) </td></tr>
<tr><td class="fieldtype">
<a id="ab229f532d660c4728f32ea384dce71bd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
Reset pin configuration register (_RST_CR) </td></tr>
<tr><td class="fieldtype">
<a id="a22eaf625a59a3d34b7c4accbd19aff10"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a0b9e3f26dd71e82c9e8f4569ef718722"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="ab77e3aa9cea99d86df986e9363b46677"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a1d735821b86dcf405bc210f09686f849"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t_8_s_r" id="struct___r_s_t__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t_8_s_r">&#9670;&nbsp;</a></span>_RST_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reset status register (_RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a508bb1e251308614fe00506dd0bc2f8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EMCF: 1</td>
<td class="fielddoc">
EMC reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a450f2faae4b65482c6b00f250c204fe5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILLOPF: 1</td>
<td class="fielddoc">
Illegal opcode reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="adfa9cb623e462fab0abe964e916f95f6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IWDGF: 1</td>
<td class="fielddoc">
Independent Watchdog reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab7a284065b89bef9144e4a4ee803cf45"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMF: 1</td>
<td class="fielddoc">
SWIM reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a51cf4ff49c63b09034b0044c84dda17a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WWDGF: 1</td>
<td class="fielddoc">
Window Watchdog reset flag. </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t_8_c_r" id="struct___r_s_t__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t_8_c_r">&#9670;&nbsp;</a></span>_RST_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reset status register (_RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a508bb1e251308614fe00506dd0bc2f8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EMCF: 1</td>
<td class="fielddoc">
EMC reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a450f2faae4b65482c6b00f250c204fe5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILLOPF: 1</td>
<td class="fielddoc">
Illegal opcode reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="adfa9cb623e462fab0abe964e916f95f6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IWDGF: 1</td>
<td class="fielddoc">
Independent Watchdog reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab7a284065b89bef9144e4a4ee803cf45"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMF: 1</td>
<td class="fielddoc">
SWIM reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a51cf4ff49c63b09034b0044c84dda17a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WWDGF: 1</td>
<td class="fielddoc">
Window Watchdog reset flag. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t" id="struct___c_l_k__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t">&#9670;&nbsp;</a></span>_CLK_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for configuring/monitoring clock module (_CLK) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00761">761</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="abaccd15e7570c72c79e9ce236d48b977"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">_CLK_t</a></td>
<td class="fieldname">
CCOR</td>
<td class="fielddoc">
Configurable clock output register (_CLK_CCOR) </td></tr>
<tr><td class="fieldtype">
<a id="a3165adfe334ddb99afee1a2e180d932b"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">_CLK_t</a></td>
<td class="fieldname">
CCOR</td>
<td class="fielddoc">
Configurable clock output register (_CLK_CCOR) </td></tr>
<tr><td class="fieldtype">
<a id="a0af6d9e84bfe2b45d98e29d9c23db437"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">_CLK_t</a></td>
<td class="fieldname">
CKDIVR</td>
<td class="fielddoc">
Internal clock register (_CLK_ICKR) </td></tr>
<tr><td class="fieldtype">
<a id="a94a776d9887db85daf6419ae505fc03b"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">_CLK_t</a></td>
<td class="fieldname">
CKDIVR</td>
<td class="fielddoc">
Clock divider register (_CLK_CKDIVR) </td></tr>
<tr><td class="fieldtype">
<a id="af7df5b7f795b208e1f10e6d5db641e8d"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r">_CLK_t</a></td>
<td class="fieldname">
CMSR</td>
<td class="fielddoc">
Clock master status register (_CLK_CMSR) </td></tr>
<tr><td class="fieldtype">
<a id="a1fa251bff4349b8ae1f93b855f0dfd89"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r">_CLK_t</a></td>
<td class="fieldname">
CSSR</td>
<td class="fielddoc">
Clock security system register (_CLK_CSSR) </td></tr>
<tr><td class="fieldtype">
<a id="a35d1d235e50e2069aa21f22a0371af54"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r">_CLK_t</a></td>
<td class="fieldname">
ECKR</td>
<td class="fielddoc">
External clock register (_CLK_ECKR) </td></tr>
<tr><td class="fieldtype">
<a id="a8d0316815d30202fc8b19e70e7e0abfb"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">_CLK_t</a></td>
<td class="fieldname">
HSITRIMR</td>
<td class="fielddoc">
HSI clock calibration trimming register (_CLK_HSITRIMR) </td></tr>
<tr><td class="fieldtype">
<a id="affe466ba24e7bab785a7aff02a06af75"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r">_CLK_t</a></td>
<td class="fieldname">
ICKR</td>
<td class="fielddoc">
Internal clock register (_CLK_ICKR) </td></tr>
<tr><td class="fieldtype">
<a id="a23140edfbfd0f676e786766c92c53af0"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">_CLK_t</a></td>
<td class="fieldname">
PCKENR1</td>
<td class="fielddoc">
Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr><td class="fieldtype">
<a id="ad27cf99fff74ab3a51918f21f249a6db"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">_CLK_t</a></td>
<td class="fieldname">
PCKENR1</td>
<td class="fielddoc">
Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr><td class="fieldtype">
<a id="abb62099425965494829971f8c478f86a"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">_CLK_t</a></td>
<td class="fieldname">
PCKENR2</td>
<td class="fielddoc">
Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr><td class="fieldtype">
<a id="a06d8dad353fc8434fc9e7b76420fe69a"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">_CLK_t</a></td>
<td class="fieldname">
PCKENR2</td>
<td class="fielddoc">
Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr><td class="fieldtype">
<a id="a5c2819cd98f365335c5fe36cbb8246e4"></a>uint8_t</td>
<td class="fieldname">
res[1]</td>
<td class="fielddoc">
Reserved register (1B) <p>Reserved register (2B) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a688a976b8afa6dba3b2fe2e77ca78899"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) </td></tr>
<tr><td class="fieldtype">
<a id="a1ce0e3bba6c6194d14e20ba660a03842"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r">_CLK_t</a></td>
<td class="fieldname">
SWCR</td>
<td class="fielddoc">
Switch control register (_CLK_SWCR) </td></tr>
<tr><td class="fieldtype">
<a id="a4ca52c6152da86ca11e0830f4c1b7c84"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r">_CLK_t</a></td>
<td class="fieldname">
SWIMCCR</td>
<td class="fielddoc">
SWIM clock control register (_CLK_SWIMCCR) </td></tr>
<tr><td class="fieldtype">
<a id="a3fa00320aee0877d91a5c6c9460b5da5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r">_CLK_t</a></td>
<td class="fieldname">
SWR</td>
<td class="fielddoc">
Clock master switch register (_CLK_SWR) </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_i_c_k_r" id="struct___c_l_k__t_8_i_c_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_i_c_k_r">&#9670;&nbsp;</a></span>_CLK_t.ICKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.ICKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Internal clock register (_CLK_ICKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00764">764</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9e391700c2f3a79a7864e4db0e986531"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FHWU: 1</td>
<td class="fielddoc">
Fast wakeup from Halt/Active-halt modes enable. </td></tr>
<tr><td class="fieldtype">
<a id="a9c0ac9112709e203f7c2708403be15c2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIEN: 1</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="aa4e2ddd7ba7da80bf51c585b1ad073dc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIRDY: 1</td>
<td class="fielddoc">
High speed internal oscillator ready flag. </td></tr>
<tr><td class="fieldtype">
<a id="a76e7803a4309cfb65b5f0cce31757a6e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LSIEN: 1</td>
<td class="fielddoc">
Low speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae33f31534a46bbba915a236e95600026"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LSIRDY: 1</td>
<td class="fielddoc">
Low speed internal oscillator ready flag. </td></tr>
<tr><td class="fieldtype">
<a id="aa4ad644c7bdc40d1a4963e16504f2303"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REGAH: 1</td>
<td class="fielddoc">
Regulator power off in Active-halt mode enable. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_e_c_k_r" id="struct___c_l_k__t_8_e_c_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_e_c_k_r">&#9670;&nbsp;</a></span>_CLK_t.ECKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.ECKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External clock register (_CLK_ECKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00776">776</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a280a6c0cca9e6ac0162666a60e89f917"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSEEN: 1</td>
<td class="fielddoc">
High speed external crystal oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2cde17c2747297f240dddd231e855c7f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSERDY: 1</td>
<td class="fielddoc">
High speed external crystal oscillator ready. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_c_m_s_r" id="struct___c_l_k__t_8_c_m_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_c_m_s_r">&#9670;&nbsp;</a></span>_CLK_t.CMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.CMSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock master status register (_CLK_CMSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00788">788</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a72988a19811bc5d99b6bbf5750783e50"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CKM: 8</td>
<td class="fielddoc">
Clock master status. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_s_w_r" id="struct___c_l_k__t_8_s_w_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_s_w_r">&#9670;&nbsp;</a></span>_CLK_t.SWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.SWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock master switch register (_CLK_SWR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00794">794</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9088dd63dc503fab6949a52da00f0190"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWI: 8</td>
<td class="fielddoc">
Clock master selection. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_s_w_c_r" id="struct___c_l_k__t_8_s_w_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_s_w_c_r">&#9670;&nbsp;</a></span>_CLK_t.SWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.SWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Switch control register (_CLK_SWCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00800">800</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a793b78053145a43a3bd161674286c70c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWBSY: 1</td>
<td class="fielddoc">
Switch busy flag. </td></tr>
<tr><td class="fieldtype">
<a id="a33ffcd84173bc0ed35368acba8408a13"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWEN: 1</td>
<td class="fielddoc">
Switch start/stop enable. </td></tr>
<tr><td class="fieldtype">
<a id="ac57d83056e06d479476ed3c69be131ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIEN: 1</td>
<td class="fielddoc">
Clock switch interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2bbb794684935c17f7bc204448d12277"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIF: 1</td>
<td class="fielddoc">
Clock switch interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_c_k_d_i_v_r" id="struct___c_l_k__t_8_c_k_d_i_v_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_c_k_d_i_v_r">&#9670;&nbsp;</a></span>_CLK_t.CKDIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.CKDIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock divider register (_CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00810">810</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2990737ef3b989dd878417c650f8be12"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPUDIV: 3</td>
<td class="fielddoc">
CPU clock prescaler. </td></tr>
<tr><td class="fieldtype">
<a id="a6e73b9bff7d671d1c60c0df374f47344"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIDIV: 2</td>
<td class="fielddoc">
High speed internal clock prescaler. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_p_c_k_e_n_r1" id="struct___c_l_k__t_8_p_c_k_e_n_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_p_c_k_e_n_r1">&#9670;&nbsp;</a></span>_CLK_t.PCKENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.PCKENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Peripheral clock gating register 1 (_CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00818">818</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1b6c67930c465a1a972f26a74609e91a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_I2C: 1</td>
<td class="fielddoc">
clock enable I2C </td></tr>
<tr><td class="fieldtype">
<a id="a51c3305bc4e01da7f92365b9605431cb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SPI: 1</td>
<td class="fielddoc">
clock enable SPI </td></tr>
<tr><td class="fieldtype">
<a id="ab472e225c46c8192ca95eaa8b307ba11"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_TIM1: 1</td>
<td class="fielddoc">
clock enable TIM1 </td></tr>
<tr><td class="fieldtype">
<a id="ad85fe8c40618cce3a8779687674de761"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_TIM2_TIM5: 1</td>
<td class="fielddoc">
clock enable TIM4/TIM6 </td></tr>
<tr><td class="fieldtype">
<a id="a2ff1be75ab49b869bd5e8d85038b22a9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_TIM3: 1</td>
<td class="fielddoc">
clock enable TIM3 </td></tr>
<tr><td class="fieldtype">
<a id="aff4e249e5314372695386758370a0856"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_TIM4_TIM6: 1</td>
<td class="fielddoc">
clock enable TIM4/TIM6 </td></tr>
<tr><td class="fieldtype">
<a id="a7891049d2dc5582d231cd75c14394fd0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_UART1: 1</td>
<td class="fielddoc">
clock enable UART1 </td></tr>
<tr><td class="fieldtype">
<a id="acf7c72499ae11480b15ad42d18174bbf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_UART2: 1</td>
<td class="fielddoc">
clock enable UART2 </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_c_s_s_r" id="struct___c_l_k__t_8_c_s_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_c_s_s_r">&#9670;&nbsp;</a></span>_CLK_t.CSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.CSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock security system register (_CLK_CSSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00831">831</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad22b2d6890a5e46ef1adfd9a5b631097"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AUX: 1</td>
<td class="fielddoc">
Auxiliary oscillator connected to master clock. </td></tr>
<tr><td class="fieldtype">
<a id="a2c6f3a9df509175fc33847add1faf6a6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSD: 1</td>
<td class="fielddoc">
Clock security system detection. </td></tr>
<tr><td class="fieldtype">
<a id="a1a51fa981cbf12586c609b1e42f6e4e8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSDIE: 1</td>
<td class="fielddoc">
Clock security system detection interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a7b452cda2ed7571c186cb64b9c6141f3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSEN: 1</td>
<td class="fielddoc">
Clock security system enable. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_c_c_o_r" id="struct___c_l_k__t_8_c_c_o_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_c_c_o_r">&#9670;&nbsp;</a></span>_CLK_t.CCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.CCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Configurable clock output register (_CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00841">841</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a495b6a706d5774a15dd82d30f426867f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOBSY: 1</td>
<td class="fielddoc">
Configurable clock output busy. </td></tr>
<tr><td class="fieldtype">
<a id="a9b652efe3e8c840482795b6885c0646f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOEN: 1</td>
<td class="fielddoc">
Configurable clock output enable. </td></tr>
<tr><td class="fieldtype">
<a id="a37d14bf32060eb5292ea12abd54e03a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCORDY: 1</td>
<td class="fielddoc">
Configurable clock output ready. </td></tr>
<tr><td class="fieldtype">
<a id="a93ff2f9192e425bb5a5f03a1f8714283"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOSEL: 4</td>
<td class="fielddoc">
Configurable clock output selection. </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_p_c_k_e_n_r2" id="struct___c_l_k__t_8_p_c_k_e_n_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_p_c_k_e_n_r2">&#9670;&nbsp;</a></span>_CLK_t.PCKENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.PCKENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Peripheral clock gating register 2 (_CLK_PCKENR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00851">851</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8fbce4e25b4acb0f68434c4bba297c1a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_ADC: 1</td>
<td class="fielddoc">
clock enable ADC </td></tr>
<tr><td class="fieldtype">
<a id="a1ac49471d5cda1acafc9d254e412518e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_AWU: 1</td>
<td class="fielddoc">
clock enable AWU </td></tr>
<tr><td class="fieldtype">
<a id="a9ec92dd5df7990ef0b7150e1b6c1d309"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_CAN: 1</td>
<td class="fielddoc">
clock enable CAN </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_h_s_i_t_r_i_m_r" id="struct___c_l_k__t_8_h_s_i_t_r_i_m_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">&#9670;&nbsp;</a></span>_CLK_t.HSITRIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.HSITRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>HSI clock calibration trimming register (_CLK_HSITRIMR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00865">865</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8cab47714d471621f28955277641d9c0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSITRIM: 4</td>
<td class="fielddoc">
HSI trimming value (some devices only support 3 bits, see DS!) </td></tr>
</table>

</div>
</div>
<a name="struct___c_l_k__t_8_s_w_i_m_c_c_r" id="struct___c_l_k__t_8_s_w_i_m_c_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_l_k__t_8_s_w_i_m_c_c_r">&#9670;&nbsp;</a></span>_CLK_t.SWIMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CLK_t.SWIMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SWIM clock control register (_CLK_SWIMCCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00872">872</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a981767910ff036b6f077f797613e2f5a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMCLK: 1</td>
<td class="fielddoc">
SWIM clock divider. </td></tr>
</table>

</div>
</div>
<a name="struct_w_w_d_g__t" id="struct_w_w_d_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_w_w_d_g__t">&#9670;&nbsp;</a></span>WWDG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct WWDG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for access to Window Watchdog registers (_WWDG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00834">834</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a607e26b6f57ec9bca6a91153f130bd6c"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r">WWDG_t</a></td>
<td class="fieldname">
_WR</td>
<td class="fielddoc">
WWDR Window register (_WWDG_WR) </td></tr>
<tr><td class="fieldtype">
<a id="a438532bb7079a683a0b5ba958cbb5de3"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r">WWDG_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
WWDG Control register (_WWDG_CR) </td></tr>
</table>

</div>
</div>
<a name="struct_w_w_d_g__t_8_c_r" id="struct_w_w_d_g__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_w_w_d_g__t_8_c_r">&#9670;&nbsp;</a></span>WWDG_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct WWDG_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WWDG Control register (_WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00837">837</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab9ece18c950afbfa6b0fdbfa4ff731d3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T: 7</td>
<td class="fielddoc">
7-bit WWDG counter </td></tr>
<tr><td class="fieldtype">
<a id="af0b3c15fb6117510b2ec760aadd89240"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WDGA: 1</td>
<td class="fielddoc">
WWDG activation (n/a if WWDG enabled by option byte) </td></tr>
</table>

</div>
</div>
<a name="struct_w_w_d_g__t_8___w_r" id="struct_w_w_d_g__t_8___w_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_w_w_d_g__t_8___w_r">&#9670;&nbsp;</a></span>WWDG_t._WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct WWDG_t._WR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WWDR Window register (_WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00844">844</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a61e9c06ea9a85a5088a499df6458d276"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
W: 7</td>
<td class="fielddoc">
7-bit window value </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t" id="struct___i_w_d_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t">&#9670;&nbsp;</a></span>_IWDG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for access to Independent Timeout Watchdog registers (_IWDG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02037">2037</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a224bed251c54aa055db8414d9d7aea39"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a7653890c14c2e2bad215a036c0563ef1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a5cf4a259734d397274933a4c6ef55f80"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a2cfddf78a0840b8d0bef74894145776e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="ac5b484f65ebe6dc61250bcd92c5f69e9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="aefb1366994b2416887de12031e3a1e37"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="a891125f1abc1f5c8fb2fdc394e1aac42"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
<tr><td class="fieldtype">
<a id="a23d347fe29e151ee8089d6f7613fd889"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
<tr><td class="fieldtype">
<a id="a259540f0323989d0b261cc78c5a6ea48"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_k_r" id="struct___i_w_d_g__t_8_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_k_r">&#9670;&nbsp;</a></span>_IWDG_t.KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Key register (_IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02040">2040</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3b5949e0c26b87767a4752a276de9570"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
KEY: 8</td>
<td class="fielddoc">
IWDG Key. </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_p_r" id="struct___i_w_d_g__t_8_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_p_r">&#9670;&nbsp;</a></span>_IWDG_t.PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Prescaler register (_IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02046">2046</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5b582ed9ed4002bf2bcb386a68519cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PRE: 3</td>
<td class="fielddoc">
Prescaler divider. </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_r_l_r" id="struct___i_w_d_g__t_8_r_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_r_l_r">&#9670;&nbsp;</a></span>_IWDG_t.RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Reload register (_IWDG_RLR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02053">2053</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f49bbe2f0af1edb6c6cee353d3e204b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RL: 8</td>
<td class="fielddoc">
IWDG Reload value. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t" id="struct___a_w_u__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t">&#9670;&nbsp;</a></span>_AWU_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for cofiguring the Auto Wake-Up Module (_AWU) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02093">2093</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2413e12a133191c8624716460cc4d9d3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="aaaff2d59b79f74d9e2ee32cba61c1374"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="a6986e32e31cfc255649a5f56d4a1e04b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="aa2ae1947464ab9dc4b6c1371849cf34b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="acb98d76d2d9296dec8d48b8385d794a7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="a0c19363bb4877095b66490c81313a349"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="ae623101af20bc20566252744866ba94e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="ad3bb3d055074cc84080aa31d6f1ec0bb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="acf83589deff954c9a1d4b9d394662a18"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="ab061e390e2c03b1299cfaeaa9e079fb7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="af85fa94e52f0b8222c1b69c3c642d94b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="ab6fa0ab10125d0a2f7ef2cfcf74053e6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_c_s_r" id="struct___a_w_u__t_8_c_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_c_s_r">&#9670;&nbsp;</a></span>_AWU_t.CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Control/status register (_AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02096">2096</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae995890ebf65e2696b3480f15794b84d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUEN: 1</td>
<td class="fielddoc">
Auto-wakeup enable. </td></tr>
<tr><td class="fieldtype">
<a id="a3b2ba06cafa9e218fb52a7a38f451569"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUF: 1</td>
<td class="fielddoc">
Auto-wakeup flag. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_a_p_r" id="struct___a_w_u__t_8_a_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_a_p_r">&#9670;&nbsp;</a></span>_AWU_t.APR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.APR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Asynchronous prescaler register (_AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02105">2105</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9a8f76c498d057f2377b05a35baa6936"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
APRE: 6</td>
<td class="fielddoc">
Asynchronous prescaler divider. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_t_b_r" id="struct___a_w_u__t_8_t_b_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_t_b_r">&#9670;&nbsp;</a></span>_AWU_t.TBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.TBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Timebase selection register (_AWU_TBR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02112">2112</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3b6d014fbc3c36df9e7da3e5d97f6ff3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUTB: 4</td>
<td class="fielddoc">
Auto-wakeup timebase selection. </td></tr>
</table>

</div>
</div>
<a name="struct___b_e_e_p__t" id="struct___b_e_e_p__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___b_e_e_p__t">&#9670;&nbsp;</a></span>_BEEP_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _BEEP_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for beeper control (_BEEP) </p>
<p>struct for beeper control (BEEP) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01196">1196</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aee29ae88caf01fb6f74bca1338ab6fd2"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
Beeper control/status register (_BEEP_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="a8de9470c2c9001074af1f794bdb0c8d7"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
Beeper control/status register (_BEEP_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="a57561ac733fbaabe5ea49bf3b8403b02"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
Beeper control/status register (_BEEP_CSR) </td></tr>
</table>

</div>
</div>
<a name="struct___b_e_e_p__t_8_c_s_r" id="struct___b_e_e_p__t_8_c_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___b_e_e_p__t_8_c_s_r">&#9670;&nbsp;</a></span>_BEEP_t.CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _BEEP_t.CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Beeper control/status register (_BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01199">1199</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4d09b317a2ad1e1fea03326d56724e8b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BEEPDIV: 5</td>
<td class="fielddoc">
Beep clock prescaler divider. </td></tr>
<tr><td class="fieldtype">
<a id="a236c652af6ebae9ea243ce3b578c03c8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BEEPEN: 1</td>
<td class="fielddoc">
Beep enable. </td></tr>
<tr><td class="fieldtype">
<a id="aea49c5cefa8aafcc9fe281258b7018b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BEEPSEL: 2</td>
<td class="fielddoc">
Beeper frequency selection. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t" id="struct___s_p_i__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t">&#9670;&nbsp;</a></span>_SPI_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling SPI module (_SPI) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01238">1238</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7a5e49e2fd5674935ba5ce5e3e637eec"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
SPI control register 1 (_SPI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a7c2d69ee9854b2e8084e84f19c9f3e8a"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
SPI control register 1 (_SPI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="abdd403500bcc73fca612172f56eef9c6"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
SPI control register 1 (_SPI_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="af23478ff82b5a545e03a04b11975231e"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
SPI control register 2 (_SPI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="ac38584ed2eb216882042021afb1a8caa"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
SPI control register 2 (_SPI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="aea5985322553df0cd7b18a047437a6c8"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
SPI control register 2 (_SPI_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a760af45a2c4a5b306ff6ef0446adbed9"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r">_SPI_t</a></td>
<td class="fieldname">
CRCPR</td>
<td class="fielddoc">
SPI CRC polynomial register (_SPI_CRCPR) </td></tr>
<tr><td class="fieldtype">
<a id="afebe509515df04c0f9a20098657a9fe0"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
SPI data register (_SPI_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a347355a2342618f6cf4e8128ad56551d"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
SPI data register (_SPI_DR) </td></tr>
<tr><td class="fieldtype">
<a id="af6301ea7b9da9aab5e9127c7becd7609"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
SPI data register (_SPI_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a3865f38d94d0cfaae026eacecc628ae5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t</a></td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
SPI interrupt control register (_SPI_ICR) </td></tr>
<tr><td class="fieldtype">
<a id="a7248d300854864d713cf7c57cf87ab8a"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t</a></td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
SPI interrupt control register (_SPI_ICR) </td></tr>
<tr><td class="fieldtype">
<a id="a0f3d0159e3bc6d1c98c68806f7588d08"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t</a></td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
SPI interrupt control register (_SPI_ICR) </td></tr>
<tr><td class="fieldtype">
<a id="a843a5718f4118a1bcaaf7b3f96868745"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r">_SPI_t</a></td>
<td class="fieldname">
RXCRCR</td>
<td class="fielddoc">
SPI Rx CRC register (_SPI_RXCRCR) </td></tr>
<tr><td class="fieldtype">
<a id="aa6dcc77492f83ebb0445aafbcd1d59ec"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
SPI status register (_SPI_SR) </td></tr>
<tr><td class="fieldtype">
<a id="ad17d8df7660dd9a2538eec82cee53776"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
SPI status register (_SPI_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a75ce833cc9341240efdef62bc23c5ac1"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
SPI status register (_SPI_SR) </td></tr>
<tr><td class="fieldtype">
<a id="af85b8642ef29091306f586b8ce1e52f5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r">_SPI_t</a></td>
<td class="fieldname">
TXCRCR</td>
<td class="fielddoc">
SPI Tx CRC register (_SPI_TXCRCR) </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_c_r1" id="struct___s_p_i__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_c_r1">&#9670;&nbsp;</a></span>_SPI_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI control register 1 (_SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01241">1241</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a19d3326f3137cbadd21ce901a9bed4a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BR: 3</td>
<td class="fielddoc">
Baudrate control. </td></tr>
<tr><td class="fieldtype">
<a id="a19bb9e402f73729e04e716ecc2a2ad49"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPHA: 1</td>
<td class="fielddoc">
Clock phase. </td></tr>
<tr><td class="fieldtype">
<a id="ac37b2b840f91ff3bccdb5e0d16d84e61"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPOL: 1</td>
<td class="fielddoc">
Clock polarity. </td></tr>
<tr><td class="fieldtype">
<a id="a491ec856587bfa38fe302e29469db247"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LSBFIRST: 1</td>
<td class="fielddoc">
Frame format. </td></tr>
<tr><td class="fieldtype">
<a id="ade1ea7677a661fa088ae72a03e814b2b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MSTR: 1</td>
<td class="fielddoc">
Master/slave selection. </td></tr>
<tr><td class="fieldtype">
<a id="a846b392d9cff38537477aae1e4a53395"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SPE: 1</td>
<td class="fielddoc">
SPI enable. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_c_r2" id="struct___s_p_i__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_c_r2">&#9670;&nbsp;</a></span>_SPI_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI control register 2 (_SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01252">1252</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a50da550c18cc55d6202d622223fb407d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BDM: 1</td>
<td class="fielddoc">
Bidirectional data mode enable. </td></tr>
<tr><td class="fieldtype">
<a id="a802bd79fed715e0904f7fadad752e124"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BDOE: 1</td>
<td class="fielddoc">
Input/Output enable in bidirectional mode. </td></tr>
<tr><td class="fieldtype">
<a id="a9700a49dc3c0457cb1364688b0a43a25"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CRCEN: 1</td>
<td class="fielddoc">
Hardware CRC calculation enable. </td></tr>
<tr><td class="fieldtype">
<a id="af294302ae0687238bf553a8bb58729d6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CRCNEXT: 1</td>
<td class="fielddoc">
Transmit CRC next. </td></tr>
<tr><td class="fieldtype">
<a id="afdf78ba00b43f2426c8b40d84bb63fed"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXONLY: 1</td>
<td class="fielddoc">
Receive only. </td></tr>
<tr><td class="fieldtype">
<a id="a24d51605899fc94c021ddc25d19a2982"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SSI: 1</td>
<td class="fielddoc">
Internal slave select. </td></tr>
<tr><td class="fieldtype">
<a id="aa7885c51c567427cd74513f0c6e0d563"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SSM: 1</td>
<td class="fielddoc">
Software slave management. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_i_c_r" id="struct___s_p_i__t_8_i_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_i_c_r">&#9670;&nbsp;</a></span>_SPI_t.ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI interrupt control register (_SPI_ICR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01265">1265</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad352a43b693e506071003585a1759772"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ERRIE: 1</td>
<td class="fielddoc">
Error interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a9b366fe4f3476f8a62907089b0f03087"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXIE: 1</td>
<td class="fielddoc">
Rx buffer not empty interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a84cca683c222b878392971a0c93b1b8b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXIE: 1</td>
<td class="fielddoc">
Tx buffer empty interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="afd61f7bc3a2faff49d338cc925ca0821"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WKIE: 1</td>
<td class="fielddoc">
Wakeup interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_s_r" id="struct___s_p_i__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_s_r">&#9670;&nbsp;</a></span>_SPI_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI status register (_SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01275">1275</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a42016a86e1c02aa797db49485f896887"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BSY: 1</td>
<td class="fielddoc">
Busy flag. </td></tr>
<tr><td class="fieldtype">
<a id="a76493e1978cd6e3cb741b8f7d814f0fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CRCERR: 1</td>
<td class="fielddoc">
CRC error flag. </td></tr>
<tr><td class="fieldtype">
<a id="a91878509fb81342b00185ddabe606b87"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MODF: 1</td>
<td class="fielddoc">
Mode fault. </td></tr>
<tr><td class="fieldtype">
<a id="a5454e7edaaa12e3d5761aaa2cdbc75df"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OVR: 1</td>
<td class="fielddoc">
Overrun flag. </td></tr>
<tr><td class="fieldtype">
<a id="a12f4c74cc30e5176bff19aba2fc3dbf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXNE: 1</td>
<td class="fielddoc">
Receive buffer not empty. </td></tr>
<tr><td class="fieldtype">
<a id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXE: 1</td>
<td class="fielddoc">
Transmit buffer empty. </td></tr>
<tr><td class="fieldtype">
<a id="a14ca4663f5efc2ebdff245314fc15188"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WKUP: 1</td>
<td class="fielddoc">
Wakeup flag. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_d_r" id="struct___s_p_i__t_8_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_d_r">&#9670;&nbsp;</a></span>_SPI_t.DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI data register (_SPI_DR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01288">1288</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
SPI data. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_c_r_c_p_r" id="struct___s_p_i__t_8_c_r_c_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_c_r_c_p_r">&#9670;&nbsp;</a></span>_SPI_t.CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI CRC polynomial register (_SPI_CRCPR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01294">1294</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5d6598968ae136ce45549220e7a2e413"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CRCPOLY: 8</td>
<td class="fielddoc">
CRC polynomial register. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_r_x_c_r_c_r" id="struct___s_p_i__t_8_r_x_c_r_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_r_x_c_r_c_r">&#9670;&nbsp;</a></span>_SPI_t.RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI Rx CRC register (_SPI_RXCRCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01300">1300</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac045cc9d8de40ae8642c00acb57c96c2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RxCRC: 8</td>
<td class="fielddoc">
Rx CRC Register. </td></tr>
</table>

</div>
</div>
<a name="struct___s_p_i__t_8_t_x_c_r_c_r" id="struct___s_p_i__t_8_t_x_c_r_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_p_i__t_8_t_x_c_r_c_r">&#9670;&nbsp;</a></span>_SPI_t.TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_t.TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SPI Tx CRC register (_SPI_TXCRCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01306">1306</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1ac7d9ae4b1f02e5b94e0ba3542a6fe7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TxCRC: 8</td>
<td class="fielddoc">
Tx CRC register. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t" id="struct___i2_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t">&#9670;&nbsp;</a></span>_I2C_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling I2C module (_I2C) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02166">2166</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad2a1a623f5587f9f898539d385c7b81c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a50642e4fc00482c64bdac5faa74ed52e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a183ffaea33b696c245266df1842dbdb5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a8da5f21fa29e01e588badbc9a2060874"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a35b98f891a6c9e6e7022d67968fbae8d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a5f17dd21defd4dcdb15361af42e50daf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a36c7f94b1f7fd6598685cdd0f970b494"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a25c6795aed95e3393159f757f98908f2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a86dd6454f1a90f5bbad04d00504e9dc3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a86ae6f068a27488a3db1536258bffb82"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a21218c2e559213af4e325b8fa99b4c1e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a8dbf1e6ff297bd56f122ac464a9d00cf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a1cb4b72ef59c109b15aa5e03c55bc6c5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a9cda420b0e33f9c5d18b64351c5fee96"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a379b5d8be48740bd04f3c046d5439bbe"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="abe26f7a84ea4fbfd9af27c410118bdcf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a8794815e0e7fa48c6d844b223b3c1a97"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a4d93e222b8874bdb839ddbd538cdfaea"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a828afbcdd592f64c296b47b87a5d9b9a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a7157990ac833f2aab6b112e557298faf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="aab16a065a3c02a1c851a2a349c8f6010"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="abd78bf00be1237f9c9487f98b694ec03"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a46379aeee60efff638169b1d195eea77"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a276ca56e72331a8ac6cab3489d97fea3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a8f38b8365a40de33f26774b73beefcf8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="a93bb01cf683706dcdc88876c0aeefc31"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="a31b3dfde3ef0babb2d776b873bdc67dc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="ae87bbbdffd32ccfbe6c172c25d890bf5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="acc3235af56a2ec5ddbd1b41a20ac7b85"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">_I2C_t</a></td>
<td class="fieldname">
OAR1H</td>
<td class="fielddoc">
I2C own address register 1 high byte (_I2C_OAR1H) </td></tr>
<tr><td class="fieldtype">
<a id="a415c53f4538ec85b73fb263476351485"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">_I2C_t</a></td>
<td class="fieldname">
OAR1L</td>
<td class="fielddoc">
I2C own address register 1 low byte (_I2C_OAR1L) </td></tr>
<tr><td class="fieldtype">
<a id="a5e8b5f4629124874f79325733dd0a4ad"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">_I2C_t</a></td>
<td class="fieldname">
OAR2</td>
<td class="fielddoc">
I2C own address register 2 (_I2C_OAR2) </td></tr>
<tr><td class="fieldtype">
<a id="afb4a4f29f1daedd5f0af9f51426cc24a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="ad5148d0a9ee472c1ab93b64dd161220b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="a481b9b34ce0d5e86bc11704e238ced51"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="a06c3a033db5d79884e3151f93a66e675"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a5ca9b35c92f902d23981e7e5f9336395"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a8941ec280d8a0deb35d24e4151276814"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a2f3b86dbe1ca09b5a5c8f8485033bbfd"></a>uint8_t</td>
<td class="fieldname">
res[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a38aa37cf7df5a85a338ecb26d0963320"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) </td></tr>
<tr><td class="fieldtype">
<a id="a74fce2a46b58b94bc6ec35d4b0cda7b8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="afbe856a78ddb221fad267263d467ff41"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a7dcdc02e4e50d00f2ff81ccf7553f125"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="aba78d21e05214d5db38217790db491f3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="aabbcad6ade291e8ffd918974d4148df4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a9e4022b78ee5317b45f00cdb38a8645b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="af990176c0f42a9c7835fbb7bd912f070"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a2bb7348fad67109f4f94b14986b8831f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a381abe16947b75452e3cebdef7233aad"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a155ce9a920ab6b17e01b1d8589359fe5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a1e829bfa09027c700429e77b99807996"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="ab7781824951879aca8b591e625648e59"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a7c3b2a3ce8dde6776e091dbe786aabaf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a0316aa1e44639ae66565921934392c34"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a955ad7cca8f7ad3d4ed24d9db2e52f15"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a27e9107bd964240d565229b5fda2cb6e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_r1" id="struct___i2_c__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_r1">&#9670;&nbsp;</a></span>_I2C_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Control register 1 (_I2C_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02169">2169</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a19f93032857a8b8721837ac982c0cf10"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ENGC: 1</td>
<td class="fielddoc">
General call enable. </td></tr>
<tr><td class="fieldtype">
<a id="a95cb4b1bcee7c19ff696a681844e7abc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOSTRETCH: 1</td>
<td class="fielddoc">
Clock stretching disable (Slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Peripheral enable. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_r2" id="struct___i2_c__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_r2">&#9670;&nbsp;</a></span>_I2C_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Control register 2 (_I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02178">2178</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0fc437bc317835cad5faafc12a83fad5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ACK: 1</td>
<td class="fielddoc">
Acknowledge enable. </td></tr>
<tr><td class="fieldtype">
<a id="a1903f54cd46d54aa3200a4508c948db0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
POS: 1</td>
<td class="fielddoc">
Acknowledge position (for data reception) </td></tr>
<tr><td class="fieldtype">
<a id="ab078ffd28db767c502ac367053f6e0ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
START: 1</td>
<td class="fielddoc">
Start generation. </td></tr>
<tr><td class="fieldtype">
<a id="a615a46af313786fc4e349f34118be111"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOP: 1</td>
<td class="fielddoc">
Stop generation. </td></tr>
<tr><td class="fieldtype">
<a id="ae91c26157fbdff20e0a19b2e3c3d34fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWRST: 1</td>
<td class="fielddoc">
Software reset. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_f_r_e_q_r" id="struct___i2_c__t_8_f_r_e_q_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_f_r_e_q_r">&#9670;&nbsp;</a></span>_I2C_t.FREQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.FREQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Frequency register (_I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02189">2189</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a982d003c979c5ca88fba657032c9b301"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FREQ: 6</td>
<td class="fielddoc">
Peripheral clock frequency. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r_l" id="struct___i2_c__t_8_o_a_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r_l">&#9670;&nbsp;</a></span>_I2C_t.OARL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OARL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register low byte (_I2C_OARL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02196">2196</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a58043cae1a7b1eb3be4914cc91fa2e98"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD0: 1</td>
<td class="fielddoc">
Interface address [0] (in 10-bit address mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r_h" id="struct___i2_c__t_8_o_a_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r_h">&#9670;&nbsp;</a></span>_I2C_t.OARH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OARH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register high byte (_I2C_OARH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02203">2203</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 2</td>
<td class="fielddoc">
Interface address [9:8] (in 10-bit address mode) </td></tr>
<tr><td class="fieldtype">
<a id="a06305788972cbdac98fd72264b0f44d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDCONF: 1</td>
<td class="fielddoc">
Address mode configuration (must always be written as 1) </td></tr>
<tr><td class="fieldtype">
<a id="abf6d759e6b0125dafb919d9e4caa96ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDMODE: 1</td>
<td class="fielddoc">
7-/10-bit addressing mode (Slave mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_d_r" id="struct___i2_c__t_8_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_d_r">&#9670;&nbsp;</a></span>_I2C_t.DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C data register (_I2C_DR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02217">2217</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
I2C data. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r1" id="struct___i2_c__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r1">&#9670;&nbsp;</a></span>_I2C_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 1 (_I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02223">2223</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae0c64c6fed9776e73d55004644f2c569"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD10: 1</td>
<td class="fielddoc">
10-bit header sent (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="ae9c57f970b06b5e4e71eb298eb76a70b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDR: 1</td>
<td class="fielddoc">
Address sent (Master mode) / matched (slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="aa7b5609dbac25246713aebdfccacb2ea"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BTF: 1</td>
<td class="fielddoc">
Byte transfer finished. </td></tr>
<tr><td class="fieldtype">
<a id="a12f4c74cc30e5176bff19aba2fc3dbf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXNE: 1</td>
<td class="fielddoc">
Data register not empty (receivers) </td></tr>
<tr><td class="fieldtype">
<a id="aa06b33d1ea28e90733617ec889d4e76e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SB: 1</td>
<td class="fielddoc">
Start bit (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="ab6c047e1f9cf6f82de9c6e0fe641fb85"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOPF: 1</td>
<td class="fielddoc">
Stop detection (Slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXE: 1</td>
<td class="fielddoc">
Data register empty (transmitters) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r2" id="struct___i2_c__t_8_s_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r2">&#9670;&nbsp;</a></span>_I2C_t.SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 2 (_I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02236">2236</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Acknowledge failure. </td></tr>
<tr><td class="fieldtype">
<a id="a695fc4ceb5733c86b76c5813d35c02ad"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARLO: 1</td>
<td class="fielddoc">
Arbitration lost (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="a49b05888444e28e5320044dc9a61bfaf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BERR: 1</td>
<td class="fielddoc">
Bus error. </td></tr>
<tr><td class="fieldtype">
<a id="a5454e7edaaa12e3d5761aaa2cdbc75df"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OVR: 1</td>
<td class="fielddoc">
Overrun/underrun. </td></tr>
<tr><td class="fieldtype">
<a id="a524471c1a9932b5ded0a8d0eb6a7d308"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WUFH: 1</td>
<td class="fielddoc">
Wakeup from Halt. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r3" id="struct___i2_c__t_8_s_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r3">&#9670;&nbsp;</a></span>_I2C_t.SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 3 (_I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02248">2248</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a802706a9238e2928077f97736854bad4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BUSY: 1</td>
<td class="fielddoc">
Bus busy. </td></tr>
<tr><td class="fieldtype">
<a id="a2813173449bfb4331166288618020c16"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
GENCALL: 1</td>
<td class="fielddoc">
General call header (Slavemode) </td></tr>
<tr><td class="fieldtype">
<a id="a1d2d3ecb9e838586939bb4e26a603666"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MSL: 1</td>
<td class="fielddoc">
Master/Slave. </td></tr>
<tr><td class="fieldtype">
<a id="ace9c422e452ca1bc19243af6cb43b054"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TRA: 1</td>
<td class="fielddoc">
Transmitter/Receiver. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_i_t_r" id="struct___i2_c__t_8_i_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_i_t_r">&#9670;&nbsp;</a></span>_I2C_t.ITR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.ITR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Interrupt register (_I2C_ITR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02259">2259</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="afd3876d3959ab0155eb9cd16e28b6ad4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITBUFEN: 1</td>
<td class="fielddoc">
Buffer interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a7e83155db98914fb889a6ff2c189a97a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITERREN: 1</td>
<td class="fielddoc">
Error interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a8c6198c3e80611960b8d799b70eab453"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITEVTEN: 1</td>
<td class="fielddoc">
Event interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_c_r_l" id="struct___i2_c__t_8_c_c_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_c_r_l">&#9670;&nbsp;</a></span>_I2C_t.CCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CCRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Clock control register low byte (_I2C_CCRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02268">2268</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac5b965da416da324ae4d31433eac30d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR: 8</td>
<td class="fielddoc">
Clock control register (Master mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_c_r_h" id="struct___i2_c__t_8_c_c_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_c_r_h">&#9670;&nbsp;</a></span>_I2C_t.CCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Clock control register high byte (_I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02274">2274</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac5b965da416da324ae4d31433eac30d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR: 4</td>
<td class="fielddoc">
Clock control register in Fast/Standard mode (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="a275dc8645c7b4c2f456a7d961152c93a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DUTY: 1</td>
<td class="fielddoc">
Fast mode duty cycle. </td></tr>
<tr><td class="fieldtype">
<a id="a4a436c564cf21ff91983ab79399fa185"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FS: 1</td>
<td class="fielddoc">
I2C Master mode selection. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_t_r_i_s_e_r" id="struct___i2_c__t_8_t_r_i_s_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_t_r_i_s_e_r">&#9670;&nbsp;</a></span>_I2C_t.TRISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.TRISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C rise time register (_I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02283">2283</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0de9ed24f36a2d083cbcc829326cb295"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TRISE: 6</td>
<td class="fielddoc">
Maximum rise time in Fast/Standard mode (Master mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r1_l" id="struct___i2_c__t_8_o_a_r1_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r1_l">&#9670;&nbsp;</a></span>_I2C_t.OAR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 1 low byte (_I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01206">1206</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a58043cae1a7b1eb3be4914cc91fa2e98"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD0: 1</td>
<td class="fielddoc">
Interface address [0] (in 10-bit address mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r1_h" id="struct___i2_c__t_8_o_a_r1_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r1_h">&#9670;&nbsp;</a></span>_I2C_t.OAR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 1 high byte (_I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01213">1213</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 2</td>
<td class="fielddoc">
Interface address [9:8] (in 10-bit address mode) </td></tr>
<tr><td class="fieldtype">
<a id="a06305788972cbdac98fd72264b0f44d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDCONF: 1</td>
<td class="fielddoc">
Address mode configuration (must always be written as 1) </td></tr>
<tr><td class="fieldtype">
<a id="abf6d759e6b0125dafb919d9e4caa96ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDMODE: 1</td>
<td class="fielddoc">
7-/10-bit addressing mode (Slave mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r2" id="struct___i2_c__t_8_o_a_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r2">&#9670;&nbsp;</a></span>_I2C_t.OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 2 (_I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01223">1223</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address in Dual addressing mode [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a4049be1965ed6fed9eeb7508e99e3bb9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ENDUAL: 1</td>
<td class="fielddoc">
Dual addressing mode enable. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t" id="struct___u_s_a_r_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t">&#9670;&nbsp;</a></span>_USART_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling Universal Asynchronous Receiver Transmitter (_USART) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01350">1350</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9ff50d2ec7b3022ce88c4e2a348ab8b6"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">_USART_t</a></td>
<td class="fieldname">
BRR1</td>
<td class="fielddoc">
USART Baud rate register 1 (_USART_BRR1) </td></tr>
<tr><td class="fieldtype">
<a id="ac62e114fd7db75569410382923439777"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">_USART_t</a></td>
<td class="fieldname">
BRR1</td>
<td class="fielddoc">
USART Baud rate register 1 (_USART_BRR1) </td></tr>
<tr><td class="fieldtype">
<a id="a61a2ecc252210d49cb61ec312c71580c"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">_USART_t</a></td>
<td class="fieldname">
BRR2</td>
<td class="fielddoc">
USART Baud rate register 2 (_USART_BRR2) </td></tr>
<tr><td class="fieldtype">
<a id="a1a3956b5a0654feeaa34c9114828d421"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">_USART_t</a></td>
<td class="fieldname">
BRR2</td>
<td class="fielddoc">
USART Baud rate register 2 (_USART_BRR2) </td></tr>
<tr><td class="fieldtype">
<a id="ab0630c30786c5bdbb98237739605ecc4"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">_USART_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
USART Control register 1 (_USART_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="acecd998e7db583d54c1ad5b10bad29b1"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">_USART_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
USART Control register 1 (_USART_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="ade8b7919aa44ba03a5b976a296f255c4"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">_USART_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
USART Control register 2 (_USART_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a5ea481d81e508ee6f77583122c11096b"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">_USART_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
USART Control register 2 (_USART_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a09795d3f381a6f6056eee5d518d94929"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">_USART_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
USART Control register 3 (_USART_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="a45d41619953c4255fb27253bcdee20a8"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">_USART_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
USART Control register 3 (_USART_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="af44bb16459b96eec70726cef82d5450d"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">_USART_t</a></td>
<td class="fieldname">
CR4</td>
<td class="fielddoc">
USART Control register 4 (_USART_CR4) </td></tr>
<tr><td class="fieldtype">
<a id="a9881613fd1ef28b19f2f7d3ff378d3ff"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">_USART_t</a></td>
<td class="fieldname">
CR4</td>
<td class="fielddoc">
USART Control register 4 (_USART_CR4) </td></tr>
<tr><td class="fieldtype">
<a id="a5d7d407a17a9536bbaba76dad1ef7839"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">_USART_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
USART data register (_USART_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a97ffa852dcf8a2b2bf18d52c4c1df76a"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">_USART_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
USART data register (_USART_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a674800dcff177abfa51924e38413231f"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">_USART_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
USART Status register (_USART_SR) </td></tr>
<tr><td class="fieldtype">
<a id="ad16e0258499361e8b209198b535aac7f"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">_USART_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
USART Status register (_USART_SR) </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_s_r" id="struct___u_s_a_r_t__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_s_r">&#9670;&nbsp;</a></span>_USART_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Status register (_USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01353">1353</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6515f66056b8cbcaa61ca9e02efb3698"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FE: 1</td>
<td class="fielddoc">
Framing error. </td></tr>
<tr><td class="fieldtype">
<a id="aa5daf7f2ebbba4975d61dab1c40188c7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IDLE: 1</td>
<td class="fielddoc">
IDLE line detected. </td></tr>
<tr><td class="fieldtype">
<a id="a227dc251e1411f6b6fffcd1c30486f4d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NF: 1</td>
<td class="fielddoc">
Noise flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1d00e7dce692e8dc3f6877f035e3a616"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OR: 1</td>
<td class="fielddoc">
LIN Header Error (LIN Slave mode) / Overrun error. </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Parity error. </td></tr>
<tr><td class="fieldtype">
<a id="a12f4c74cc30e5176bff19aba2fc3dbf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXNE: 1</td>
<td class="fielddoc">
Read data register not empty. </td></tr>
<tr><td class="fieldtype">
<a id="aff9c072d42a94d0a5112613019b54eae"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TC: 1</td>
<td class="fielddoc">
Transmission complete. </td></tr>
<tr><td class="fieldtype">
<a id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXE: 1</td>
<td class="fielddoc">
Transmit data register empty. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_d_r" id="struct___u_s_a_r_t__t_8_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_d_r">&#9670;&nbsp;</a></span>_USART_t.DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART data register (_USART_DR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
USART data. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_b_r_r1" id="struct___u_s_a_r_t__t_8_b_r_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_b_r_r1">&#9670;&nbsp;</a></span>_USART_t.BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.BRR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Baud rate register 1 (_USART_BRR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01372">1372</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a80a35dee1767821fad2ed8562eadc614"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_4_11: 8</td>
<td class="fielddoc">
UART_DIV [11:4]. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_b_r_r2" id="struct___u_s_a_r_t__t_8_b_r_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_b_r_r2">&#9670;&nbsp;</a></span>_USART_t.BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.BRR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Baud rate register 2 (_USART_BRR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01378">1378</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4231a2c6fa0b0b406c66e52e9907d2e7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_0_3: 4</td>
<td class="fielddoc">
UART_DIV [3:0]. </td></tr>
<tr><td class="fieldtype">
<a id="a6c787b019ca691eda04e1dd6c32f26ae"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_12_15: 4</td>
<td class="fielddoc">
UART_DIV [15:12]. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_c_r1" id="struct___u_s_a_r_t__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_c_r1">&#9670;&nbsp;</a></span>_USART_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Control register 1 (_USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01385">1385</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a69691c7bdcc3ce6d5d8a1361f22d04ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
M: 1</td>
<td class="fielddoc">
word length </td></tr>
<tr><td class="fieldtype">
<a id="a1db67de06542edc27c0a98a23d701ce1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCEN: 1</td>
<td class="fielddoc">
Parity control enable. </td></tr>
<tr><td class="fieldtype">
<a id="a843c7a47f08ef40d0532bd93eef07fef"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIEN: 1</td>
<td class="fielddoc">
Parity interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad3d4c5deb455ac79dd5ff47c88bd65d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PS: 1</td>
<td class="fielddoc">
Parity selection. </td></tr>
<tr><td class="fieldtype">
<a id="acfff813d86d447fa2a9c858650ebbb90"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
R8: 1</td>
<td class="fielddoc">
Receive Data bit 8 (in 9-bit mode) </td></tr>
<tr><td class="fieldtype">
<a id="a001cf4576062cc35bbdae2b0f81d1dce"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T8: 1</td>
<td class="fielddoc">
Transmit Data bit 8 (in 9-bit mode) </td></tr>
<tr><td class="fieldtype">
<a id="a7a0281a4d5cd45ba437b2322d1e97bdc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UARTD: 1</td>
<td class="fielddoc">
UART Disable (for low power consumption) </td></tr>
<tr><td class="fieldtype">
<a id="ab275d6bfcd179f9ffb5011008e30cb48"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WAKE: 1</td>
<td class="fielddoc">
Wakeup method. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_c_r2" id="struct___u_s_a_r_t__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_c_r2">&#9670;&nbsp;</a></span>_USART_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Control register 2 (_USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01398">1398</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a174e872a85a3201b28a1894d1511fb5e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILIEN: 1</td>
<td class="fielddoc">
IDLE Line interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a752e4d6a7e4e334e4771d6255b069462"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REN: 1</td>
<td class="fielddoc">
Receiver enable. </td></tr>
<tr><td class="fieldtype">
<a id="a8ef5a095299c2dfcea711a9d1d1afa82"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RIEN: 1</td>
<td class="fielddoc">
Receiver interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a34d253137f8a6f61afad0404dda0eea6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RWU: 1</td>
<td class="fielddoc">
Receiver wakeup. </td></tr>
<tr><td class="fieldtype">
<a id="acc414e20d96e75cf518a4401d527377c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SBK: 1</td>
<td class="fielddoc">
Send break. </td></tr>
<tr><td class="fieldtype">
<a id="a469b9787e3a48bd02c0aed18a2e93beb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TCIEN: 1</td>
<td class="fielddoc">
Transmission complete interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a25e822c5a6128d9e957062a9ec28a29d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TEN: 1</td>
<td class="fielddoc">
Transmitter enable. </td></tr>
<tr><td class="fieldtype">
<a id="a3ae4271653a9c59d29936dff2d1d1af7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIEN: 1</td>
<td class="fielddoc">
Transmitter interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_c_r3" id="struct___u_s_a_r_t__t_8_c_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_c_r3">&#9670;&nbsp;</a></span>_USART_t.CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Control register 3 (_USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01411">1411</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1c6c7a31e80e6a3dd5bb81098b85a48a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CKEN: 1</td>
<td class="fielddoc">
Clock enable. </td></tr>
<tr><td class="fieldtype">
<a id="a19bb9e402f73729e04e716ecc2a2ad49"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPHA: 1</td>
<td class="fielddoc">
Clock phase. </td></tr>
<tr><td class="fieldtype">
<a id="ac37b2b840f91ff3bccdb5e0d16d84e61"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPOL: 1</td>
<td class="fielddoc">
Clock polarity. </td></tr>
<tr><td class="fieldtype">
<a id="aed3a43258e32eaee6a254ee05c753b4b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LBCL: 1</td>
<td class="fielddoc">
Last bit clock pulse. </td></tr>
<tr><td class="fieldtype">
<a id="a615a46af313786fc4e349f34118be111"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOP: 2</td>
<td class="fielddoc">
STOP bits. </td></tr>
</table>

</div>
</div>
<a name="struct___u_s_a_r_t__t_8_c_r4" id="struct___u_s_a_r_t__t_8_c_r4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_s_a_r_t__t_8_c_r4">&#9670;&nbsp;</a></span>_USART_t.CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _USART_t.CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USART Control register 4 (_USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01422">1422</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 4</td>
<td class="fielddoc">
Address of the UART node. </td></tr>
</table>

</div>
</div>
<a name="struct___w_f_e__t" id="struct___w_f_e__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_f_e__t">&#9670;&nbsp;</a></span>_WFE_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WFE_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct to configure interrupt sources as external interrupts or wake events (_WFE) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01509">1509</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a790bbe4d574c9c8e8c5663e8a597bddc"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">_WFE_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
WFE control register 1 (_WFE_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a1655ca5c37187c813589c19581636913"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">_WFE_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
WFE control register 1 (_WFE_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="af28438a8c318cf0cf4927cf0779da2e6"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">_WFE_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
WFE control register 2 (_WFE_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a7e3d720c5ee301bbbff447c705e16176"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">_WFE_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
WFE control register 2 (_WFE_CR2) </td></tr>
</table>

</div>
</div>
<a name="struct___w_f_e__t_8_c_r1" id="struct___w_f_e__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_f_e__t_8_c_r1">&#9670;&nbsp;</a></span>_WFE_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WFE_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WFE control register 1 (_WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01512">1512</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae8e91526878aab199ab2c49203650d9c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV0: 1</td>
<td class="fielddoc">
Interrupt on pin 0 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="ab4826bc8ce4963f8a02733246611aa57"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV1: 1</td>
<td class="fielddoc">
Interrupt on pin 1 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="ae49dba9ae05027f141b113325c568a56"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV2: 1</td>
<td class="fielddoc">
Interrupt on pin 2 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="ae4ba641b75fcdbebee36e95783222721"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV3: 1</td>
<td class="fielddoc">
Interrupt on pin 3 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="ac51a237754e9714b6061442140d7714f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM2_EV0: 1</td>
<td class="fielddoc">
TIM2 update, trigger or break event. </td></tr>
<tr><td class="fieldtype">
<a id="ab01d7b4d52664dbb721f46da4e66b2b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM2_EV1: 1</td>
<td class="fielddoc">
TIM2 capture or compare event. </td></tr>
</table>

</div>
</div>
<a name="struct___w_f_e__t_8_c_r2" id="struct___w_f_e__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_f_e__t_8_c_r2">&#9670;&nbsp;</a></span>_WFE_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WFE_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WFE control register 2 (_WFE_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ebd52a211e6dc802bd50f52f72c7461"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV4: 1</td>
<td class="fielddoc">
Interrupt on pin 4 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="a06fced0e267cb71f437f0f30bcc24d4c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV5: 1</td>
<td class="fielddoc">
Interrupt on pin 5 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="a992f459a6dcd16dbb590a9c8cfb2ca69"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV6: 1</td>
<td class="fielddoc">
Interrupt on pin 6 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="a11f975e605ce58ead8fbbd41b90900c3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EV7: 1</td>
<td class="fielddoc">
Interrupt on pin 7 of all ports event. </td></tr>
<tr><td class="fieldtype">
<a id="a11783eafb801e8619f571b035263e90c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EVB: 1</td>
<td class="fielddoc">
Interrupt on port B event. </td></tr>
<tr><td class="fieldtype">
<a id="a3ed1dec98f4dbc5daf76519f0eb172bb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXTI_EVD: 1</td>
<td class="fielddoc">
Interrupt on port D event. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t" id="struct___t_i_m2__3__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t">&#9670;&nbsp;</a></span>_TIM2_3_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01575">1575</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a89752af2b7c1c1928f69332c7c16a70b"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">_TIM2_3_t</a></td>
<td class="fieldname">
ARRH</td>
<td class="fielddoc">
TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) </td></tr>
<tr><td class="fieldtype">
<a id="a4e1914cdd1321dea22ff1adbf2268274"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">_TIM2_3_t</a></td>
<td class="fieldname">
ARRH</td>
<td class="fielddoc">
TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) </td></tr>
<tr><td class="fieldtype">
<a id="a4217ba654b367094d0e8e413495eea7a"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">_TIM2_3_t</a></td>
<td class="fieldname">
ARRL</td>
<td class="fielddoc">
TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) </td></tr>
<tr><td class="fieldtype">
<a id="a01421851cfc15b5cb6b6fe3096959b6e"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">_TIM2_3_t</a></td>
<td class="fieldname">
ARRL</td>
<td class="fielddoc">
TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) </td></tr>
<tr><td class="fieldtype">
<a id="a5ae7b1240836fca4997962d30130c3cf"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">_TIM2_3_t</a></td>
<td class="fieldname">
BKR</td>
<td class="fielddoc">
TIM2/3 Break register (_TIM2/3_BKR) </td></tr>
<tr><td class="fieldtype">
<a id="a9d3ed3e38a30dde79f99fd1a4b854462"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">_TIM2_3_t</a></td>
<td class="fieldname">
BKR</td>
<td class="fielddoc">
TIM2/3 Break register (_TIM2/3_BKR) </td></tr>
<tr><td class="fieldtype">
<a id="a8640b2f558427e43c78b7d6f5ca8d0bb"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CCER1</td>
<td class="fielddoc">
TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) </td></tr>
<tr><td class="fieldtype">
<a id="a8bddc4b1928540c47ac9503cd2096868"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CCER1</td>
<td class="fielddoc">
TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) </td></tr>
<tr><td class="fieldtype">
<a id="a5eeeb20f6044c21edfbf6c70cf257147"></a>union <a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CCMR1</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) </td></tr>
<tr><td class="fieldtype">
<a id="a7c04c59fdf186cb901c62ff39f7a8b06"></a>union <a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CCMR1</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) </td></tr>
<tr><td class="fieldtype">
<a id="a73a4027ae78f6d4c1d185adf6b618e30"></a>union <a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">_TIM2_3_t</a></td>
<td class="fieldname">
CCMR2</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) </td></tr>
<tr><td class="fieldtype">
<a id="a7ec99be89a0cb4870788ec8769733646"></a>union <a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">_TIM2_3_t</a></td>
<td class="fieldname">
CCMR2</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) </td></tr>
<tr><td class="fieldtype">
<a id="a009bdc1fb5256ceda1b4873fef2878c8"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">_TIM2_3_t</a></td>
<td class="fieldname">
CCR1H</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) </td></tr>
<tr><td class="fieldtype">
<a id="a98551e750604ed8254906403d2006653"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">_TIM2_3_t</a></td>
<td class="fieldname">
CCR1H</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) </td></tr>
<tr><td class="fieldtype">
<a id="a72bac7205b0f4b4b98371bb34e22c4c8"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">_TIM2_3_t</a></td>
<td class="fieldname">
CCR1L</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) </td></tr>
<tr><td class="fieldtype">
<a id="ab58bfcd7ee88710fdba06459ad5b64f9"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">_TIM2_3_t</a></td>
<td class="fieldname">
CCR1L</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) </td></tr>
<tr><td class="fieldtype">
<a id="a1f0082b0493af4bba876b7d0d03fd27e"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">_TIM2_3_t</a></td>
<td class="fieldname">
CCR2H</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) </td></tr>
<tr><td class="fieldtype">
<a id="a24fa73e2c1b54bad223af088473b8dd0"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">_TIM2_3_t</a></td>
<td class="fieldname">
CCR2H</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) </td></tr>
<tr><td class="fieldtype">
<a id="ab4e568280888d21cf4cd673acf662a7c"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">_TIM2_3_t</a></td>
<td class="fieldname">
CCR2L</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) </td></tr>
<tr><td class="fieldtype">
<a id="a77bfabdc5dd430e96c085bbc87a0d81b"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">_TIM2_3_t</a></td>
<td class="fieldname">
CCR2L</td>
<td class="fielddoc">
TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) </td></tr>
<tr><td class="fieldtype">
<a id="af8914bb805ee471eba2378632b77d790"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">_TIM2_3_t</a></td>
<td class="fieldname">
CNTRH</td>
<td class="fielddoc">
TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a17bf3a3f586cfb558c3ffda87c4e7124"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">_TIM2_3_t</a></td>
<td class="fieldname">
CNTRH</td>
<td class="fielddoc">
TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a8e6de0adac1136d940511bbead07eeb0"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">_TIM2_3_t</a></td>
<td class="fieldname">
CNTRL</td>
<td class="fielddoc">
TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a0f4c6efd69e9e7ec22bc456e82fdde80"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">_TIM2_3_t</a></td>
<td class="fieldname">
CNTRL</td>
<td class="fielddoc">
TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a8d2feb6d0abb0e5495f7ed2e9bfea2ff"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
TIM2/3 Control register 1 (_TIM2/3_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a5ccc12abf8f6474ae5dab15e54a0693c"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">_TIM2_3_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
TIM2/3 Control register 1 (_TIM2/3_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a720a24ea55c7a5716665bfc1a4b0055a"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">_TIM2_3_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
TIM2/3 Control register 2 (_TIM2/3_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a2d5305db79244a53992799c0f2424ca2"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">_TIM2_3_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
TIM2/3 Control register 2 (_TIM2/3_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a6e530b96a9bb6a2c224763df87142210"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">_TIM2_3_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
TIM2/3 Event generation register (_TIM2/3_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="ae90527ac675e877d2b39245065417fcb"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">_TIM2_3_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
TIM2/3 Event generation register (_TIM2/3_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="af0d7599ed1b8bdaefef71797df5c2409"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">_TIM2_3_t</a></td>
<td class="fieldname">
ETR</td>
<td class="fielddoc">
TIM2/3 External trigger register (_TIM2/3_ETR) </td></tr>
<tr><td class="fieldtype">
<a id="af61aaf25d83ce60433ecaa4e3666c4bf"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">_TIM2_3_t</a></td>
<td class="fieldname">
ETR</td>
<td class="fielddoc">
TIM2/3 External trigger register (_TIM2/3_ETR) </td></tr>
<tr><td class="fieldtype">
<a id="a7211358ead32284b59b6b0ac306be68f"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">_TIM2_3_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
TIM2/3 Interrupt enable register (_TIM2/3_IER) </td></tr>
<tr><td class="fieldtype">
<a id="ac49b345168c693a666c8b17e354ef74b"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">_TIM2_3_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
TIM2/3 Interrupt enable register (_TIM2/3_IER) </td></tr>
<tr><td class="fieldtype">
<a id="ac63971079984844dce341a728bff4158"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">_TIM2_3_t</a></td>
<td class="fieldname">
OISR</td>
<td class="fielddoc">
TIM2/3 Output idle state register (_TIM2/3_OISR) </td></tr>
<tr><td class="fieldtype">
<a id="a6f95d9255bf089a094b5873ec7393844"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">_TIM2_3_t</a></td>
<td class="fieldname">
OISR</td>
<td class="fielddoc">
TIM2/3 Output idle state register (_TIM2/3_OISR) </td></tr>
<tr><td class="fieldtype">
<a id="af2c8f05dda74aa60817b1cfecaf768d8"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">_TIM2_3_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
TIM2/3 16-bit prescaler (_TIM2/3_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="a09cea4dd0b0ad162ee11a8bd9e980ee9"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">_TIM2_3_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
TIM2/3 16-bit prescaler (_TIM2/3_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="a3ddf9bf530d76cc44963ef6aec2e17cc"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">_TIM2_3_t</a></td>
<td class="fieldname">
SMCR</td>
<td class="fielddoc">
TIM2/3 Slave mode control register (_TIM2/3_SMCR) </td></tr>
<tr><td class="fieldtype">
<a id="adde20f5ff03d05414763c56612434473"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">_TIM2_3_t</a></td>
<td class="fieldname">
SMCR</td>
<td class="fielddoc">
TIM2/3 Slave mode control register (_TIM2/3_SMCR) </td></tr>
<tr><td class="fieldtype">
<a id="a25d40d231b48bbd01c5940443080f073"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">_TIM2_3_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
TIM2/3 Status register 1 (_TIM2/3_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="ad01db84465908850d04923f693f97a6e"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">_TIM2_3_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
TIM2/3 Status register 1 (_TIM2/3_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a2c1b03dfb56b4a690f422ec1c41f5dea"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">_TIM2_3_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
TIM2/3 Status register 2 (_TIM2/3_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a8eeb8f76b84fe4564dbd9d7f87bb9738"></a>struct <a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">_TIM2_3_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
TIM2/3 Status register 2 (_TIM2/3_SR2) </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_r1" id="struct___t_i_m2__3__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_r1">&#9670;&nbsp;</a></span>_TIM2_3_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Control register 1 (_TIM2/3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01578">1578</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2fd9f5994e8c09bb45a0e3b15baa6efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARPE: 1</td>
<td class="fielddoc">
Auto-reload preload enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad9434c3c9d9a321ea4e6f00e5f358a31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEN: 1</td>
<td class="fielddoc">
Counter enable. </td></tr>
<tr><td class="fieldtype">
<a id="ac1561b120842fabe1310417083827590"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIR: 1</td>
<td class="fielddoc">
Direction. </td></tr>
<tr><td class="fieldtype">
<a id="a343020fcca002354b4c942d39b02c803"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPM: 1</td>
<td class="fielddoc">
One-pulse mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac46d802eed266d92af32c11b9a307cb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UDIS: 1</td>
<td class="fielddoc">
Update disable. </td></tr>
<tr><td class="fieldtype">
<a id="aa861596d4af027504035acada6889ff0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
URS: 1</td>
<td class="fielddoc">
Update request source. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_r2" id="struct___t_i_m2__3__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_r2">&#9670;&nbsp;</a></span>_TIM2_3_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Control register 2 (_TIM2/3_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01590">1590</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0692f35ea0022e41dc0c23ee3b12ab9f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MMS: 3</td>
<td class="fielddoc">
Master mode selection. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_s_m_c_r" id="struct___t_i_m2__3__t_8_s_m_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_s_m_c_r">&#9670;&nbsp;</a></span>_TIM2_3_t.SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Slave mode control register (_TIM2/3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01598">1598</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a26613c4fc90339724655c3057b984e8f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MSM: 1</td>
<td class="fielddoc">
Master/slave mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4cecb21b44628b17c436739bf6301af2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMS: 3</td>
<td class="fielddoc">
Clock/trigger/slave mode selection. </td></tr>
<tr><td class="fieldtype">
<a id="a6ba89ab41823af9b65ea5d233031b9f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TS: 3</td>
<td class="fielddoc">
Trigger selection. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_e_t_r" id="struct___t_i_m2__3__t_8_e_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_e_t_r">&#9670;&nbsp;</a></span>_TIM2_3_t.ETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.ETR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 External trigger register (_TIM2/3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01607">1607</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a411a9a1b1519ebd6c96cd25a5b2ecdd5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ECE: 1</td>
<td class="fielddoc">
External clock enable. </td></tr>
<tr><td class="fieldtype">
<a id="a19fc538eb480c4d3637226e3f7dcfb2f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ETF: 4</td>
<td class="fielddoc">
External trigger filter. </td></tr>
<tr><td class="fieldtype">
<a id="a88478def8b3a89aee4ca62590f178d5d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ETP: 1</td>
<td class="fielddoc">
External trigger polarity. </td></tr>
<tr><td class="fieldtype">
<a id="a4fe330696edf5957a54c0a3798a51bab"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ETPS: 2</td>
<td class="fielddoc">
External trigger prescaler. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_i_e_r" id="struct___t_i_m2__3__t_8_i_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_i_e_r">&#9670;&nbsp;</a></span>_TIM2_3_t.IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Interrupt enable register (_TIM2/3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01616">1616</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a90310a9395999ab9f1d94f588eaaf4ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BIE: 1</td>
<td class="fielddoc">
Break interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="aa39c3b9d815c5217fe0739996f74c616"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1IE: 1</td>
<td class="fielddoc">
Capture/compare 1 interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad5f16d7d88931122a3e48e6bc70170c5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2IE: 1</td>
<td class="fielddoc">
Capture/compare 2 interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a8eb6c56ba51924a4cf185ec29e22be22"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIE: 1</td>
<td class="fielddoc">
Trigger interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a19d0eb5684f079e2b13389bc58dad0f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIE: 1</td>
<td class="fielddoc">
Update interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_s_r1" id="struct___t_i_m2__3__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_s_r1">&#9670;&nbsp;</a></span>_TIM2_3_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Status register 1 (_TIM2/3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01627">1627</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1ab83ebbe58d1885632b175f762eb77a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BIF: 1</td>
<td class="fielddoc">
Break interrupt flag. </td></tr>
<tr><td class="fieldtype">
<a id="a4ddb711ac4d2b5493a33eff952d6f9a1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1IF: 1</td>
<td class="fielddoc">
Capture/compare 1 interrupt flag(TIM2. </td></tr>
<tr><td class="fieldtype">
<a id="a62c4654fe67c442d941bc3d7ec4870e7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2IF: 1</td>
<td class="fielddoc">
Capture/compare 2 interrupt flag. </td></tr>
<tr><td class="fieldtype">
<a id="a9442880680eb5d7fb60d15f422004547"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIF: 1</td>
<td class="fielddoc">
Trigger interrupt flag. </td></tr>
<tr><td class="fieldtype">
<a id="ad8895f1b8bcf3758e3d9ccc2ace82816"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIF: 1</td>
<td class="fielddoc">
Update interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_s_r2" id="struct___t_i_m2__3__t_8_s_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_s_r2">&#9670;&nbsp;</a></span>_TIM2_3_t.SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Status register 2 (_TIM2/3_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01638">1638</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae9e46f01652c4393e4c2b79057a8c445"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1OF: 1</td>
<td class="fielddoc">
Capture/compare 1 overcapture flag. </td></tr>
<tr><td class="fieldtype">
<a id="ae1ef2946a6e0b3ffd32727480702e7f4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2OF: 1</td>
<td class="fielddoc">
Capture/compare 2 overcapture flag. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_e_g_r" id="struct___t_i_m2__3__t_8_e_g_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_e_g_r">&#9670;&nbsp;</a></span>_TIM2_3_t.EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Event generation register (_TIM2/3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01647">1647</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a461b1990fe86af962cd15a16a26dceb8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BG: 1</td>
<td class="fielddoc">
Break generation. </td></tr>
<tr><td class="fieldtype">
<a id="a297f2cc7fc953af5affdb6c115201855"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1G: 1</td>
<td class="fielddoc">
Capture/compare 1 generation. </td></tr>
<tr><td class="fieldtype">
<a id="a6472c42dd70976786fabddc7f1290750"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2G: 1</td>
<td class="fielddoc">
Capture/compare 2 generation. </td></tr>
<tr><td class="fieldtype">
<a id="a2de960c6ab3cef39a9a2298fb58e503d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TG: 1</td>
<td class="fielddoc">
Trigger generation. </td></tr>
<tr><td class="fieldtype">
<a id="a1db208cbcff273e672b3acc7a3a37a3e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UG: 1</td>
<td class="fielddoc">
Update generation. </td></tr>
</table>

</div>
</div>
<a name="union___t_i_m2__3__t_8_c_c_m_r1" id="union___t_i_m2__3__t_8_c_c_m_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#union___t_i_m2__3__t_8_c_c_m_r1">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union _TIM2_3_t.CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01658">1658</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac86ee0d9d7ed3e7b4fdbf486fa6c0ebb"></a><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">CCMR1</a></td>
<td class="fieldname">
IN</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) </td></tr>
<tr><td class="fieldtype">
<a id="aef373774188a51f80463f37b6bd9e83a"></a><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">CCMR1</a></td>
<td class="fieldname">
OUT</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t" id="struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR1.OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCMR1.OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01661">1661</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae09bf90fabf650af469ec06ceceb6902"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1S: 2</td>
<td class="fielddoc">
Compare 1 selection. </td></tr>
<tr><td class="fieldtype">
<a id="a8fa869f6e4b5cf41bfc1cfd2b7fdbd8f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC1FE: 1</td>
<td class="fielddoc">
Output compare 1 fast enable. </td></tr>
<tr><td class="fieldtype">
<a id="a393774efd130b41dce1a4e1f4855ebca"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC1M: 3</td>
<td class="fielddoc">
Output compare 1 mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad21cb2f0b44a9759cf61c0e99f62265b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC1PE: 1</td>
<td class="fielddoc">
Output compare 1 preload enable. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n" id="struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR1.IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCMR1.IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01670">1670</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae09bf90fabf650af469ec06ceceb6902"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1S: 2</td>
<td class="fielddoc">
Capture 1 selection. </td></tr>
<tr><td class="fieldtype">
<a id="a378c69712bfc79436e567c4db4d21016"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IC1F: 4</td>
<td class="fielddoc">
Input capture 1 filter. </td></tr>
<tr><td class="fieldtype">
<a id="a72d52328d734803643269f5e5ebf847f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IC1PSC: 2</td>
<td class="fielddoc">
Input capture 1 prescaler. </td></tr>
</table>

</div>
</div>
<a name="union___t_i_m2__3__t_8_c_c_m_r2" id="union___t_i_m2__3__t_8_c_c_m_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#union___t_i_m2__3__t_8_c_c_m_r2">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union _TIM2_3_t.CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01680">1680</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac86ee0d9d7ed3e7b4fdbf486fa6c0ebb"></a><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">CCMR2</a></td>
<td class="fieldname">
IN</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) </td></tr>
<tr><td class="fieldtype">
<a id="aef373774188a51f80463f37b6bd9e83a"></a><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">CCMR2</a></td>
<td class="fieldname">
OUT</td>
<td class="fielddoc">
TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t" id="struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR2.OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCMR2.OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01683">1683</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0204bd1e85b31a66a774207c73f7d634"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2S: 2</td>
<td class="fielddoc">
Compare 2 selection. </td></tr>
<tr><td class="fieldtype">
<a id="aaf24ac4d8733a83f50a2eeed0089f9f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC2FE: 1</td>
<td class="fielddoc">
Output compare 2 fast enable. </td></tr>
<tr><td class="fieldtype">
<a id="a1038ceb1a128f327df151fc968818a37"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC2M: 3</td>
<td class="fielddoc">
Output compare 2 mode. </td></tr>
<tr><td class="fieldtype">
<a id="a93fe10519201259b869aded032cf34f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OC2PE: 1</td>
<td class="fielddoc">
Output compare 2 preload enable. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n" id="struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">&#9670;&nbsp;</a></span>_TIM2_3_t.CCMR2.IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCMR2.IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01692">1692</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0204bd1e85b31a66a774207c73f7d634"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2S: 2</td>
<td class="fielddoc">
Capture/compare 2 selection. </td></tr>
<tr><td class="fieldtype">
<a id="a6da9fe4832c49bd73f8bc03c169a4a9e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IC2F: 4</td>
<td class="fielddoc">
Input capture 2 filter. </td></tr>
<tr><td class="fieldtype">
<a id="ae9b9e2aeefb5c1000c50f840c74f61ad"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IC2PSC: 2</td>
<td class="fielddoc">
Input capture 2 prescaler. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_e_r1" id="struct___t_i_m2__3__t_8_c_c_e_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_e_r1">&#9670;&nbsp;</a></span>_TIM2_3_t.CCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01702">1702</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a5fd9e4b0c21467dc69ad3c82fb9197d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1E: 1</td>
<td class="fielddoc">
Capture/compare 1 output enable. </td></tr>
<tr><td class="fieldtype">
<a id="ac2475e3dbd2d707a70f475dec6df73f3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC1P: 1</td>
<td class="fielddoc">
Capture/compare 1 output polarity. </td></tr>
<tr><td class="fieldtype">
<a id="a0ad8f675d4ec5f4d4f8b91b8bac77195"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2E: 1</td>
<td class="fielddoc">
Capture/compare 2 output enable. </td></tr>
<tr><td class="fieldtype">
<a id="a062434346395aae95d66803b01b0e6b1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CC2P: 1</td>
<td class="fielddoc">
Capture/compare 2 output polarity. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_n_t_r_h" id="struct___t_i_m2__3__t_8_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_n_t_r_h">&#9670;&nbsp;</a></span>_TIM2_3_t.CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01713">1713</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
16-bit counter [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_n_t_r_l" id="struct___t_i_m2__3__t_8_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_n_t_r_l">&#9670;&nbsp;</a></span>_TIM2_3_t.CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01719">1719</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
16-bit counter [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_p_s_c_r" id="struct___t_i_m2__3__t_8_p_s_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_p_s_c_r">&#9670;&nbsp;</a></span>_TIM2_3_t.PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit prescaler (_TIM2/3_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01725">1725</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a79ebd5d2c77fb9a2a47cd341d84f96a4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PSC: 3</td>
<td class="fielddoc">
prescaler [2:0] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_a_r_r_h" id="struct___t_i_m2__3__t_8_a_r_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_a_r_r_h">&#9670;&nbsp;</a></span>_TIM2_3_t.ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.ARRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01732">1732</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac703eb65f968f2a9c9145fd07132f72b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARR: 8</td>
<td class="fielddoc">
16-bit auto-reload value [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_a_r_r_l" id="struct___t_i_m2__3__t_8_a_r_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_a_r_r_l">&#9670;&nbsp;</a></span>_TIM2_3_t.ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.ARRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01738">1738</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac703eb65f968f2a9c9145fd07132f72b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARR: 8</td>
<td class="fielddoc">
16-bit auto-reload value [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_r1_h" id="struct___t_i_m2__3__t_8_c_c_r1_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_r1_h">&#9670;&nbsp;</a></span>_TIM2_3_t.CCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01744">1744</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22cb8ccf574c8ef91c8f4f03a4a891de"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR1: 8</td>
<td class="fielddoc">
16-bit capture/compare value 1 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_r1_l" id="struct___t_i_m2__3__t_8_c_c_r1_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_r1_l">&#9670;&nbsp;</a></span>_TIM2_3_t.CCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01750">1750</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22cb8ccf574c8ef91c8f4f03a4a891de"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR1: 8</td>
<td class="fielddoc">
16-bit capture/compare value 1 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_r2_h" id="struct___t_i_m2__3__t_8_c_c_r2_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_r2_h">&#9670;&nbsp;</a></span>_TIM2_3_t.CCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01756">1756</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a18417c3e30541bbc1e3df54c4225bd1a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR2: 8</td>
<td class="fielddoc">
16-bit capture/compare value 2 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_c_c_r2_l" id="struct___t_i_m2__3__t_8_c_c_r2_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_c_c_r2_l">&#9670;&nbsp;</a></span>_TIM2_3_t.CCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.CCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01762">1762</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a18417c3e30541bbc1e3df54c4225bd1a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR2: 8</td>
<td class="fielddoc">
16-bit capture/compare value 2 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_b_k_r" id="struct___t_i_m2__3__t_8_b_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_b_k_r">&#9670;&nbsp;</a></span>_TIM2_3_t.BKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.BKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Break register (_TIM2/3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01768">1768</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a95d1f66a657d5e79ada6e54c0b6f8de2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AOE: 1</td>
<td class="fielddoc">
Automatic output enable. </td></tr>
<tr><td class="fieldtype">
<a id="a0b7146f07c4e0cca22dcc3f73a4ad46d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BKE: 1</td>
<td class="fielddoc">
Break enable. </td></tr>
<tr><td class="fieldtype">
<a id="aa5c6bb069daaa5e4e9fdd6dee8cf388b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BKP: 1</td>
<td class="fielddoc">
Break polarity. </td></tr>
<tr><td class="fieldtype">
<a id="af510b97de4ace11844b85f23d0fc012f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LOCK: 2</td>
<td class="fielddoc">
Lock configuration. </td></tr>
<tr><td class="fieldtype">
<a id="acc70e113067b0a4faa2dc0cc89f2ebd1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MOE: 1</td>
<td class="fielddoc">
Main output enable. </td></tr>
<tr><td class="fieldtype">
<a id="a1695260d3a0424301b47aa3167a5b6ed"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OSSI: 1</td>
<td class="fielddoc">
Off state selection for idle mode. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m2__3__t_8_o_i_s_r" id="struct___t_i_m2__3__t_8_o_i_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m2__3__t_8_o_i_s_r">&#9670;&nbsp;</a></span>_TIM2_3_t.OISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM2_3_t.OISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM2/3 Output idle state register (_TIM2/3_OISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01780">1780</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a99e46e3dc0c8e9f1f1a3db3aea87fb54"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OIS1: 1</td>
<td class="fielddoc">
Output idle state 1 (OC1 output) </td></tr>
<tr><td class="fieldtype">
<a id="ac758224f508453be3dc6aa21ec22189f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OIS2: 1</td>
<td class="fielddoc">
Output idle state 2 (OC2 output) </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t" id="struct___t_i_m4__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t">&#9670;&nbsp;</a></span>_TIM4_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling 8-Bit Timer 4 (_TIM4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03862">3862</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a18dcc805c20061d9a366ef925dd043fb"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t</a></td>
<td class="fieldname">
ARR</td>
<td class="fielddoc">
TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr><td class="fieldtype">
<a id="a19eb34740e8948178c32e272a13e2d5c"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t</a></td>
<td class="fieldname">
ARR</td>
<td class="fielddoc">
TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr><td class="fieldtype">
<a id="afdfc2a35a17db30705bb622359b983f5"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t</a></td>
<td class="fieldname">
ARR</td>
<td class="fielddoc">
TIM4 8-bit auto-reload register (_TIM4_ARR) </td></tr>
<tr><td class="fieldtype">
<a id="ac1f2d45a764e1e125b2a05864c107012"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t</a></td>
<td class="fieldname">
CNTR</td>
<td class="fielddoc">
TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr><td class="fieldtype">
<a id="a9be6d7e5381b67f2b38382f20c7eadcc"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t</a></td>
<td class="fieldname">
CNTR</td>
<td class="fielddoc">
TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr><td class="fieldtype">
<a id="ad734ffb5ca250814602585023d29dbcf"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t</a></td>
<td class="fieldname">
CNTR</td>
<td class="fielddoc">
TIM4 8-bit counter register (_TIM4_CNTR) </td></tr>
<tr><td class="fieldtype">
<a id="a3676b4e9bcda215f2f0b25f1f4f6f996"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r">_TIM4_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
TIM4 Control register (_TIM4_CR) </td></tr>
<tr><td class="fieldtype">
<a id="a47fbe35e05f6521d184ebc66edf91763"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">_TIM4_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
TIM4 Control register 1 (_TIM4_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a30aed5a406e487dc23b6140ec1408a3d"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">_TIM4_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
TIM4 Control register 1 (_TIM4_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a4c1280dc34fa8be1fb1f14b67170ebc6"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">_TIM4_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
TIM4 Control register 2 (_TIM4_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a23b80065c81ef4b997120b7e840fc32d"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">_TIM4_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
TIM4 Control register 2 (_TIM4_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="afc7bc1f860711339c024c3ed1ee8b007"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="a9ebf01ec3525a617cac12e14c41f2bee"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="a5ded9efff3f9790b55a97c5760240b24"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
TIM4 Event Generation (_TIM4_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="a8d176cbe00d94b558984074dcf776b6f"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
TIM4 Interrupt enable (_TIM4_IER) </td></tr>
<tr><td class="fieldtype">
<a id="a721cda5eb27444f37f41e294a2c4c8e7"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
TIM4 Interrupt enable (_TIM4_IER) </td></tr>
<tr><td class="fieldtype">
<a id="a01e65840e70dbdaf97e32dfdb9326727"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
Reserved registers on selected devices (2B) <p>TIM4 Interrupt enable (_TIM4_IER) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a479389841d5f07a4d344153e39866aae"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="aaa475c95aecf09f268ae4614f13fdd1c"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="ac6a6a138fa42b6acb17d62621e9bca5b"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
TIM4 clock prescaler (_TIM4_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="abea0949382d1f7d064753210d7549d10"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">_TIM4_t</a></td>
<td class="fieldname">
SMCR</td>
<td class="fielddoc">
TIM4 Slave mode control register (_TIM4_SMCR) </td></tr>
<tr><td class="fieldtype">
<a id="ad206302845c10acb2f120a25c9f86ec7"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">_TIM4_t</a></td>
<td class="fieldname">
SMCR</td>
<td class="fielddoc">
TIM4 Slave mode control register (_TIM4_SMCR) </td></tr>
<tr><td class="fieldtype">
<a id="ae09f83a4cdc574ab996fa2d97b5db76a"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r">_TIM4_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
TIM4 Status register (_TIM4_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a49b8d3f0bf9fb8f6452884efa8e57b05"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">_TIM4_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
TIM4 Status register (_TIM4_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a554d21e6b73da91a66c5f011a12861c9"></a>struct <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">_TIM4_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
TIM4 Status register (_TIM4_SR1) </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_c_r" id="struct___t_i_m4__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_c_r">&#9670;&nbsp;</a></span>_TIM4_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Control register (_TIM4_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03865">3865</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2fd9f5994e8c09bb45a0e3b15baa6efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARPE: 1</td>
<td class="fielddoc">
Auto-reload preload enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad9434c3c9d9a321ea4e6f00e5f358a31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEN: 1</td>
<td class="fielddoc">
Counter enable. </td></tr>
<tr><td class="fieldtype">
<a id="a343020fcca002354b4c942d39b02c803"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPM: 1</td>
<td class="fielddoc">
One-pulse mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac46d802eed266d92af32c11b9a307cb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UDIS: 1</td>
<td class="fielddoc">
Update disable. </td></tr>
<tr><td class="fieldtype">
<a id="aa861596d4af027504035acada6889ff0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
URS: 1</td>
<td class="fielddoc">
Update request source. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_i_e_r" id="struct___t_i_m4__t_8_i_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_i_e_r">&#9670;&nbsp;</a></span>_TIM4_t.IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reserved registers on selected devices (2B) </p>
<p>TIM4 Interrupt enable (_TIM4_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03882">3882</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a19d0eb5684f079e2b13389bc58dad0f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIE: 1</td>
<td class="fielddoc">
Update interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_s_r" id="struct___t_i_m4__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_s_r">&#9670;&nbsp;</a></span>_TIM4_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Status register (_TIM4_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03889">3889</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad8895f1b8bcf3758e3d9ccc2ace82816"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIF: 1</td>
<td class="fielddoc">
Update interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_e_g_r" id="struct___t_i_m4__t_8_e_g_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_e_g_r">&#9670;&nbsp;</a></span>_TIM4_t.EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Event Generation (_TIM4_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03896">3896</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1db208cbcff273e672b3acc7a3a37a3e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UG: 1</td>
<td class="fielddoc">
Update generation. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_c_n_t_r" id="struct___t_i_m4__t_8_c_n_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_c_n_t_r">&#9670;&nbsp;</a></span>_TIM4_t.CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 8-bit counter register (_TIM4_CNTR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03903">3903</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
8-bit counter </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_p_s_c_r" id="struct___t_i_m4__t_8_p_s_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_p_s_c_r">&#9670;&nbsp;</a></span>_TIM4_t.PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 clock prescaler (_TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03908">3908</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a79ebd5d2c77fb9a2a47cd341d84f96a4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PSC: 3</td>
<td class="fielddoc">
clock prescaler </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_a_r_r" id="struct___t_i_m4__t_8_a_r_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_a_r_r">&#9670;&nbsp;</a></span>_TIM4_t.ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 8-bit auto-reload register (_TIM4_ARR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03915">3915</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac703eb65f968f2a9c9145fd07132f72b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARR: 8</td>
<td class="fielddoc">
auto-reload value </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_c_r1" id="struct___t_i_m4__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_c_r1">&#9670;&nbsp;</a></span>_TIM4_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Control register 1 (_TIM4_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02211">2211</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2fd9f5994e8c09bb45a0e3b15baa6efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARPE: 1</td>
<td class="fielddoc">
Auto-reload preload enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad9434c3c9d9a321ea4e6f00e5f358a31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEN: 1</td>
<td class="fielddoc">
Counter enable. </td></tr>
<tr><td class="fieldtype">
<a id="a343020fcca002354b4c942d39b02c803"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPM: 1</td>
<td class="fielddoc">
One-pulse mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac46d802eed266d92af32c11b9a307cb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UDIS: 1</td>
<td class="fielddoc">
Update disable. </td></tr>
<tr><td class="fieldtype">
<a id="aa861596d4af027504035acada6889ff0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
URS: 1</td>
<td class="fielddoc">
Update request source. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_c_r2" id="struct___t_i_m4__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_c_r2">&#9670;&nbsp;</a></span>_TIM4_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Control register 2 (_TIM4_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02222">2222</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0692f35ea0022e41dc0c23ee3b12ab9f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MMS: 3</td>
<td class="fielddoc">
Master mode selection. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_s_m_c_r" id="struct___t_i_m4__t_8_s_m_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_s_m_c_r">&#9670;&nbsp;</a></span>_TIM4_t.SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Slave mode control register (_TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02230">2230</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a26613c4fc90339724655c3057b984e8f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MSM: 1</td>
<td class="fielddoc">
Master/slave mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4cecb21b44628b17c436739bf6301af2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMS: 3</td>
<td class="fielddoc">
Clock/trigger/slave mode selection. </td></tr>
<tr><td class="fieldtype">
<a id="a6ba89ab41823af9b65ea5d233031b9f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TS: 3</td>
<td class="fielddoc">
Trigger selection. </td></tr>
</table>

</div>
</div>
<a name="struct___t_i_m4__t_8_s_r1" id="struct___t_i_m4__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___t_i_m4__t_8_s_r1">&#9670;&nbsp;</a></span>_TIM4_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _TIM4_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM4 Status register (_TIM4_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02248">2248</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9442880680eb5d7fb60d15f422004547"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIF: 1</td>
<td class="fielddoc">
Trigger interrupt flag. </td></tr>
<tr><td class="fieldtype">
<a id="ad8895f1b8bcf3758e3d9ccc2ace82816"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIF: 1</td>
<td class="fielddoc">
Update interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t" id="struct_p_x_s__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t">&#9670;&nbsp;</a></span>PXS_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for Proximity Sense registers (_PXS) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02485">2485</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1c259378c5be1ebee78ace102ef188cd"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1">PXS_t</a></td>
<td class="fieldname">
CKCR1</td>
<td class="fielddoc">
ProxSense Clock Control Register 1 (_PXS_CKCR1) </td></tr>
<tr><td class="fieldtype">
<a id="add7bf3931dcbb6c0bc923503aac31e55"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2">PXS_t</a></td>
<td class="fieldname">
CKCR2</td>
<td class="fielddoc">
ProxSense Clock Control Register 2 (_PXS_CKCR2) </td></tr>
<tr><td class="fieldtype">
<a id="a747a3e3984fc1499327cb9c188ff759c"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1">PXS_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
ProxSense Control Register 1 (_PXS_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="ae978d2fa2ff4bce53d6fd64364234f40"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2">PXS_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
ProxSense Control Register 2 (_PXS_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a5163de559e627c146e47fae6773dbd6a"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3">PXS_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
ProxSense Control Register 3 (_PXS_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="a4b04fefa9eaee7807b8bfdba80d8b605"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r">PXS_t</a></td>
<td class="fieldname">
ISR</td>
<td class="fielddoc">
ProxSense Interrupt and Status Register (_PXS_ISR) </td></tr>
<tr><td class="fieldtype">
<a id="a55e996281de680224897a9ad8e03dd57"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h">PXS_t</a></td>
<td class="fieldname">
MAXENRH</td>
<td class="fielddoc">
ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH) </td></tr>
<tr><td class="fieldtype">
<a id="ace226b1f4f4e55438cb9596ccbfd0685"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l">PXS_t</a></td>
<td class="fieldname">
MAXENRL</td>
<td class="fielddoc">
ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL) </td></tr>
<tr><td class="fieldtype">
<a id="a1fc9f4ae3a162ce7cf57c25fe868fde0"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h">PXS_t</a></td>
<td class="fieldname">
MAXRH</td>
<td class="fielddoc">
ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH) </td></tr>
<tr><td class="fieldtype">
<a id="abf32fdb0094656d5af51331173a28002"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l">PXS_t</a></td>
<td class="fieldname">
MAXRL</td>
<td class="fielddoc">
ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL) </td></tr>
<tr><td class="fieldtype">
<a id="a17f256aca80deec3977efc2164027ec8"></a>uint8_t</td>
<td class="fieldname">
res[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a4bac4f3d2e61da9d4beddd3507bbbef7"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a404ab04b61c4e00c516bd2fb2998f202"></a>uint8_t</td>
<td class="fieldname">
res3[2]</td>
<td class="fielddoc">
Reserved register (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a5698803b33a08acb9ef2c68f536de7ff"></a>uint8_t</td>
<td class="fieldname">
res4[2]</td>
<td class="fielddoc">
Reserved register (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a6609cf0810f357800b160947eac0ade1"></a>uint8_t</td>
<td class="fieldname">
res5[2]</td>
<td class="fielddoc">
Reserved register (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a59d7e3046e4e69901a3c5f95731f2a1a"></a>uint8_t</td>
<td class="fieldname">
res6[12]</td>
<td class="fielddoc">
Reserved register (12B) </td></tr>
<tr><td class="fieldtype">
<a id="aa73e7711cdc15f1793a824e1f4992bb5"></a>uint8_t</td>
<td class="fieldname">
res7[6]</td>
<td class="fielddoc">
Reserved register (6B) </td></tr>
<tr><td class="fieldtype">
<a id="a49bd513eb3a511f7d4a38c8f53c0483d"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX0CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a1aa8e14bbb52a1e451c938abe40c221e"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX0CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a74e28e653d48e2d19edc354ab9fdc2c9"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX0CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="adb6f8a45f398f15fc740acf4ebd3c6e0"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX0EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a1e2badee34d42ec642f46540cde5e0e1"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX1CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a473b54331f3265d5004e2582d2857fb4"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX1CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a1c15150323970bd10839ba965c81fbe2"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX1CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a32a7fe8686568fe54e3dde5932efdffc"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX1EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="acaa1dcb5d43b1b7f2c0bc30dc4079d0d"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX2CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a40e877c764f07aa37d54dde0c5bb1a35"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX2CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="ad7548e7fdbad14f309e73fc0cdf91270"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX2CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="ad03a561d9f50e1614a300a3a57fc92d7"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX2EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a08ddec2a5494faa87c0872588098d798"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX3CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="aa834db0b9704b0168ac53ce9f34a38b6"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX3CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a209d57028bedc8266cfcbdb39d507dc8"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX3CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="ace6524fb8997e2511e28d268cb319acb"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX3EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a9200c8358dc551d5bd845b70ba46b31d"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX4CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a1905ff5b1fa3a8a4fb4fafc5c1427aee"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX4CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="ac51885ffd46f5161b845e20664fa4fbd"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX4CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a7ab886fa9e306a7f8f0898ce189bf178"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX4EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a92d168a34c1cbf35839fd32f67cb0192"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX5CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="ace3484ab9a493db75673cbc5952cbffa"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX5CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a227ac8298b16078f81b5b4d0a8c3106e"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX5CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="aa36f96112743164d064d23ede3a70dcd"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX5EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a8781c657310142ce84785cd995d579f0"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX6CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a30420aed25d0d3adba121744d5c4e61b"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX6CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a82702725ee75be85c418564b753404a7"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX6CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="ac2f705f45dd652007c9416ed49c27d3f"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX6EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a8b1988c091c92285ab8882289b01df4a"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX7CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="aa88c563a70ce5a10253b69909c0aa2ae"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX7CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="aa27db773580a2bd62dd4e02f818ac20b"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX7CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a1301ef559b48efe1773f667035260ae8"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX7EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a9c6dfe1b81cd10b2c3082d9fc2ae9106"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX8CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a9814477a70cf1a14ff2e68687d128b3e"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX8CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="ad42c849fe31bea228079acc577d9ac92"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX8CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a3d91fa0267aea6cf332295faeca03e47"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX8EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="acb2b243f2bad6d23d28b2f77c2fe0757"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h">PXS_t</a></td>
<td class="fieldname">
RX9CNTRH</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="a568186fd836900ee0fdd0400897d0398"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l">PXS_t</a></td>
<td class="fieldname">
RX9CNTRL</td>
<td class="fielddoc">
ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a66214b86c1e4af7b67912a33db4b46d6"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX9CSSELR</td>
<td class="fielddoc">
ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a13d97d44bdb226fb24671b069bfb0f49"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">PXS_t</a></td>
<td class="fieldname">
RX9EPCCSELR</td>
<td class="fielddoc">
ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR) </td></tr>
<tr><td class="fieldtype">
<a id="a8265028885b86487174834e4c591446b"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h">PXS_t</a></td>
<td class="fieldname">
RXCR1H</td>
<td class="fielddoc">
ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H) </td></tr>
<tr><td class="fieldtype">
<a id="acf8973cb19d88a4e351f7db2a4a44ed7"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l">PXS_t</a></td>
<td class="fieldname">
RXCR1L</td>
<td class="fielddoc">
ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L) </td></tr>
<tr><td class="fieldtype">
<a id="a9ebae04844da1785c202480578962b80"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h">PXS_t</a></td>
<td class="fieldname">
RXCR2H</td>
<td class="fielddoc">
ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H) </td></tr>
<tr><td class="fieldtype">
<a id="a8ae197d86efe2b8ff2f2d6b22a58f7be"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l">PXS_t</a></td>
<td class="fieldname">
RXCR2L</td>
<td class="fielddoc">
ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L) </td></tr>
<tr><td class="fieldtype">
<a id="af63f97ab20935f43bb9030e47afacc43"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h">PXS_t</a></td>
<td class="fieldname">
RXCR3H</td>
<td class="fielddoc">
ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H) </td></tr>
<tr><td class="fieldtype">
<a id="a6389f80adc7ed2ec4aa2b4603e4c4be3"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l">PXS_t</a></td>
<td class="fieldname">
RXCR3L</td>
<td class="fielddoc">
ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L) </td></tr>
<tr><td class="fieldtype">
<a id="a36a0c9ce74aacf0797a02769c17c905e"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h">PXS_t</a></td>
<td class="fieldname">
RXENRH</td>
<td class="fielddoc">
ProxSense Receiver Enable Register high byte (_PXS_RXENRH) </td></tr>
<tr><td class="fieldtype">
<a id="af6435b926a56ec650b300ead232f7dd2"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l">PXS_t</a></td>
<td class="fieldname">
RXENRL</td>
<td class="fielddoc">
ProxSense Receiver Enable Register low byte (_PXS_RXENRL) </td></tr>
<tr><td class="fieldtype">
<a id="a5d77c02f9fbf637b7b6b3c734fe7eb11"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h">PXS_t</a></td>
<td class="fieldname">
RXINSRH</td>
<td class="fielddoc">
ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH) </td></tr>
<tr><td class="fieldtype">
<a id="a234416a6215b26d81c7aae7542439f51"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l">PXS_t</a></td>
<td class="fieldname">
RXINSRL</td>
<td class="fielddoc">
ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL) </td></tr>
<tr><td class="fieldtype">
<a id="a87bd8c989de2ce8e1177a38976a8c41a"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h">PXS_t</a></td>
<td class="fieldname">
RXSRH</td>
<td class="fielddoc">
ProxSense Receiver Status Register high byte (_PXS_RXSRH) </td></tr>
<tr><td class="fieldtype">
<a id="a6e4c29044c6a02baf63b17c2173fefb9"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l">PXS_t</a></td>
<td class="fieldname">
RXSRL</td>
<td class="fielddoc">
ProxSense Receiver Status Register low byte (_PXS_RXSRL) </td></tr>
<tr><td class="fieldtype">
<a id="a986d02a959e7fc2bc80e354d73a1020c"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h">PXS_t</a></td>
<td class="fieldname">
TXENRH</td>
<td class="fielddoc">
ProxSense Transmit Enable Register high byte (_PXS_TXENRH) </td></tr>
<tr><td class="fieldtype">
<a id="a3dac5ef463410b2878061dea879c9dad"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l">PXS_t</a></td>
<td class="fieldname">
TXENRL</td>
<td class="fielddoc">
ProxSense Transmit Enable Register low byte (_PXS_TXENRL) </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_c_r1" id="struct_p_x_s__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_c_r1">&#9670;&nbsp;</a></span>PXS_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Control Register 1 (_PXS_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02488">2488</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a21126880bb1dc4bb1274024d012272a0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LOW_POWER: 1</td>
<td class="fielddoc">
Low power mode. </td></tr>
<tr><td class="fieldtype">
<a id="a818ab13eb35196c6a6d3576d682722a0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PXSEN: 1</td>
<td class="fielddoc">
ProxSense enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab078ffd28db767c502ac367053f6e0ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
START: 1</td>
<td class="fielddoc">
Start conversion. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_c_r2" id="struct_p_x_s__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_c_r2">&#9670;&nbsp;</a></span>PXS_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Control Register 2 (_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02496">2496</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2b18f22febc0e8c02c1978d408544bc1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOCITEN: 1</td>
<td class="fielddoc">
End of conversion interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a9fd84d3a186c015f6ffc44edb0a02672"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FCCITEN: 1</td>
<td class="fielddoc">
First conversion completion interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a830774b0890f48fd28028f3f84905d89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOISEDETEN: 1</td>
<td class="fielddoc">
Noise detection enable. </td></tr>
<tr><td class="fieldtype">
<a id="a4527da9441b5fce9a38c87c066f04c5a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCOUPLING: 1</td>
<td class="fielddoc">
Reduce coupling between receiver lines. </td></tr>
<tr><td class="fieldtype">
<a id="a697e8049bd6af0293a40104b9040f786"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXGROUP: 1</td>
<td class="fielddoc">
Rx group selection. </td></tr>
<tr><td class="fieldtype">
<a id="a8e0be8a0ab8ee3685cc0af1905453c3c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SYNCEDGE: 1</td>
<td class="fielddoc">
Synchronization edge selection. </td></tr>
<tr><td class="fieldtype">
<a id="a1056f407d3ea236066d79c4f1bab1861"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SYNCEN: 1</td>
<td class="fielddoc">
Enable synchronization (SYNC) feature. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_c_r3" id="struct_p_x_s__t_8_c_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_c_r3">&#9670;&nbsp;</a></span>PXS_t.CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Control Register 3 (_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02508">2508</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab8d9b53a9ce0cd78a9c3813faa792bbf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BIAS: 2</td>
<td class="fielddoc">
Sample and hold strength selection. </td></tr>
<tr><td class="fieldtype">
<a id="a1a7a24f97f9c13cb2b12e6a1f4ecc064"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STAB: 2</td>
<td class="fielddoc">
Selection for stabilization time after ProxSense power-on. </td></tr>
<tr><td class="fieldtype">
<a id="a6920605607d836976b3fb8a33de64e30"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VTHR: 4</td>
<td class="fielddoc">
Threshold voltage (Vthr) selection. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_i_s_r" id="struct_p_x_s__t_8_i_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_i_s_r">&#9670;&nbsp;</a></span>PXS_t.ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Interrupt and Status Register (_PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02518">2518</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab60da6853b1fc05128c549e11615fb1a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CIPF: 1</td>
<td class="fielddoc">
Conversion in progress flag. </td></tr>
<tr><td class="fieldtype">
<a id="a9d1e73764f8ea8510b8d71361582a200"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOCF: 1</td>
<td class="fielddoc">
End of conversion flag. </td></tr>
<tr><td class="fieldtype">
<a id="adbd625e11a232dbd321a6bafc9749008"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FCCF: 1</td>
<td class="fielddoc">
First conversion completion flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1ccd362d9428c5f9dd20b187d9136ec0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOISEDETF: 1</td>
<td class="fielddoc">
Noise detection flag. </td></tr>
<tr><td class="fieldtype">
<a id="acc5127053686b92536124634b29372ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SYNC_OVRF: 1</td>
<td class="fielddoc">
Synchronization (SYNC) overflow flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac563f2aaee87eea5e018c9926a7b9bb9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SYNCPF: 1</td>
<td class="fielddoc">
Synchronization (SYNC) pending flag. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_c_k_c_r1" id="struct_p_x_s__t_8_c_k_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_c_k_c_r1">&#9670;&nbsp;</a></span>PXS_t.CKCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.CKCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Clock Control Register 1 (_PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02532">2532</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7b459de338140cec9e4119966a2b5702"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ANADEAD: 1</td>
<td class="fielddoc">
ensure UP-PASS deadtime using analog delay </td></tr>
<tr><td class="fieldtype">
<a id="a9ae3030ca0d5474c970a8466f0c84bba"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INCPHASE: 1</td>
<td class="fielddoc">
Increase length of UP and PASS by 1/2 clock cycle. </td></tr>
<tr><td class="fieldtype">
<a id="add80a4e1c9fab8edf50e8c43f245fb58"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PRESC: 3</td>
<td class="fielddoc">
Frequency selection for ProxSense clock. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_c_k_c_r2" id="struct_p_x_s__t_8_c_k_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_c_k_c_r2">&#9670;&nbsp;</a></span>PXS_t.CKCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.CKCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Clock Control Register 2 (_PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02541">2541</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad70f46186a7e274dcb8440b8ed7fb148"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PASSLEN: 3</td>
<td class="fielddoc">
Length of PASS phase. </td></tr>
<tr><td class="fieldtype">
<a id="a0b39370d3ded23a22dfd7ef831878ad1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UPLEN: 3</td>
<td class="fielddoc">
Length of UP phase. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_e_n_r_h" id="struct_p_x_s__t_8_r_x_e_n_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_e_n_r_h">&#9670;&nbsp;</a></span>PXS_t.RXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Enable Register high byte (_PXS_RXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02549">2549</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1c054b5f2a95a6a8538133e8969572f2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN8: 1</td>
<td class="fielddoc">
Enable receiver channel 8. </td></tr>
<tr><td class="fieldtype">
<a id="a67e6fa60418eafe4debec78d0a09a62b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN9: 1</td>
<td class="fielddoc">
Enable receiver channel 9. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_e_n_r_l" id="struct_p_x_s__t_8_r_x_e_n_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_e_n_r_l">&#9670;&nbsp;</a></span>PXS_t.RXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Enable Register low byte (_PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02556">2556</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af4be92cb8465e4f38a4772df1fa859bf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN0: 1</td>
<td class="fielddoc">
Enable receiver channel 0. </td></tr>
<tr><td class="fieldtype">
<a id="a884364225943db71ac36c9a4ed22bd5f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN1: 1</td>
<td class="fielddoc">
Enable receiver channel 1. </td></tr>
<tr><td class="fieldtype">
<a id="a29219aa2d35db1242e346e8fe13fcc87"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN2: 1</td>
<td class="fielddoc">
Enable receiver channel 2. </td></tr>
<tr><td class="fieldtype">
<a id="a32f0bb906ee77088ea18e8bf8e9867f0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN3: 1</td>
<td class="fielddoc">
Enable receiver channel 3. </td></tr>
<tr><td class="fieldtype">
<a id="a973ebaf9201f7f8dfddab781d9514fcf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN4: 1</td>
<td class="fielddoc">
Enable receiver channel 4. </td></tr>
<tr><td class="fieldtype">
<a id="aeffc75e640d11d91be1a5de9503c64ab"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN5: 1</td>
<td class="fielddoc">
Enable receiver channel 5. </td></tr>
<tr><td class="fieldtype">
<a id="a762ac73192b1cd7c634f83eb7a1f8274"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN6: 1</td>
<td class="fielddoc">
Enable receiver channel 6. </td></tr>
<tr><td class="fieldtype">
<a id="a301d7f6426b88feec9b856f6858473c4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXEN7: 1</td>
<td class="fielddoc">
Enable receiver channel 7. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r1_h" id="struct_p_x_s__t_8_r_x_c_r1_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r1_h">&#9670;&nbsp;</a></span>PXS_t.RXCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02568">2568</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3c4fa1eca4b8266ffbf90498f9219cc5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_8: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 8. </td></tr>
<tr><td class="fieldtype">
<a id="add5c4b1d7acf322154591434066b4982"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_9: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 9. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r1_l" id="struct_p_x_s__t_8_r_x_c_r1_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r1_l">&#9670;&nbsp;</a></span>PXS_t.RXCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02575">2575</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a73cddbd731ae29c4a26e9fdce17720a8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_0: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 0. </td></tr>
<tr><td class="fieldtype">
<a id="acaa5cd42f408c1b6b1a06a1f9390855c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_1: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 1. </td></tr>
<tr><td class="fieldtype">
<a id="a3796782e9e75703fdb7b239357a7662a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_2: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 2. </td></tr>
<tr><td class="fieldtype">
<a id="a890f7f09a6d7c5544456e9aced0f8d03"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_3: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 3. </td></tr>
<tr><td class="fieldtype">
<a id="ab3adb455813ef7ab861c1766b3fcecf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_4: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 4. </td></tr>
<tr><td class="fieldtype">
<a id="af8431aace1ed175b6c00947ccb0ca9cd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_5: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 5. </td></tr>
<tr><td class="fieldtype">
<a id="a5e4cb456ca0274c2accf44c385c1ebf6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_6: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 6. </td></tr>
<tr><td class="fieldtype">
<a id="a6a32b0350ccf145959fbc9d209e00159"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR1_7: 1</td>
<td class="fielddoc">
Receiver channel 1 Conversion mode 7. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r2_h" id="struct_p_x_s__t_8_r_x_c_r2_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r2_h">&#9670;&nbsp;</a></span>PXS_t.RXCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02587">2587</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a558810f44c7b7878da11c50edb0c3172"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_8: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 8. </td></tr>
<tr><td class="fieldtype">
<a id="a3c0be811bb0602ead25e0a1f31544a2f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_9: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 9. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r2_l" id="struct_p_x_s__t_8_r_x_c_r2_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r2_l">&#9670;&nbsp;</a></span>PXS_t.RXCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02594">2594</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a31139703e3acb7d27b7653ffd5512afe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_0: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 0. </td></tr>
<tr><td class="fieldtype">
<a id="a858df784b278b1f901179ac0e9ed8350"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_1: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 1. </td></tr>
<tr><td class="fieldtype">
<a id="afa1e6d6048fabdec514e36aa1038ffb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_2: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 2. </td></tr>
<tr><td class="fieldtype">
<a id="aa987a3f753ab81d31a2096aec8b0df36"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_3: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 3. </td></tr>
<tr><td class="fieldtype">
<a id="aceda108154f96e1e062fd73f843aa553"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_4: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 4. </td></tr>
<tr><td class="fieldtype">
<a id="a8bfd9a50bf1ed47d55c5a011c1aa0ea0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_5: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 5. </td></tr>
<tr><td class="fieldtype">
<a id="ad99df1376ab081a767f1bc8348531bd9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_6: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 6. </td></tr>
<tr><td class="fieldtype">
<a id="ac7c3ea2560afe7a824e1a4cfcb5c5d5d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR2_7: 1</td>
<td class="fielddoc">
Receiver channel 2 Conversion mode 7. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r3_h" id="struct_p_x_s__t_8_r_x_c_r3_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r3_h">&#9670;&nbsp;</a></span>PXS_t.RXCR3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02606">2606</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1417083729e01816156a9aaf258bd014"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_8: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 8. </td></tr>
<tr><td class="fieldtype">
<a id="adcc49ea7c2556ec85a5c8f0d63ddcbed"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_9: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 9. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_c_r3_l" id="struct_p_x_s__t_8_r_x_c_r3_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_c_r3_l">&#9670;&nbsp;</a></span>PXS_t.RXCR3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02613">2613</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ace587d91df27ff188f01cc86af5741cc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_0: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 0. </td></tr>
<tr><td class="fieldtype">
<a id="a052af8aeeccaf8d4723721617603a624"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_1: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 1. </td></tr>
<tr><td class="fieldtype">
<a id="ad63f87b958ecb39696ceb4dfcbbb43d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_2: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 2. </td></tr>
<tr><td class="fieldtype">
<a id="a0cd757e9d967731e2147f32652fb5360"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_3: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 3. </td></tr>
<tr><td class="fieldtype">
<a id="a1523b8303e6b8d030b596b8143cf7888"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_4: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 4. </td></tr>
<tr><td class="fieldtype">
<a id="a8f232c74429ea26579986a3164d62ba1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_5: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 5. </td></tr>
<tr><td class="fieldtype">
<a id="adc27252adf4d90665089b4b813f8ecef"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_6: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 6. </td></tr>
<tr><td class="fieldtype">
<a id="a9c6e31db89febafb0e594b40d92e64b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXCR3_7: 1</td>
<td class="fielddoc">
Receiver channel 3 Conversion mode 7. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_i_n_s_r_h" id="struct_p_x_s__t_8_r_x_i_n_s_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_i_n_s_r_h">&#9670;&nbsp;</a></span>PXS_t.RXINSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXINSRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02628">2628</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aac7ba533e50a58296ae09af33c84f3c9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS8: 1</td>
<td class="fielddoc">
Receiver channel 8 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="ae35dc8b7e11f559fb2529bf4283a1eca"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS9: 1</td>
<td class="fielddoc">
Receiver channel 9 inactive state selection. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_i_n_s_r_l" id="struct_p_x_s__t_8_r_x_i_n_s_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_i_n_s_r_l">&#9670;&nbsp;</a></span>PXS_t.RXINSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXINSRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02635">2635</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a718bf30710b57d1ee07b6ab7c72b6755"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS0: 1</td>
<td class="fielddoc">
Receiver channel 0 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a90a323e116871452df0ec3cad2dcc6ff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS1: 1</td>
<td class="fielddoc">
Receiver channel 1 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a0dfb92a05f9e1782f5319d9a7431a8f2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS2: 1</td>
<td class="fielddoc">
Receiver channel 2 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a3ea3f87683191c0d41e5fc42e4a87286"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS3: 1</td>
<td class="fielddoc">
Receiver channel 3 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a82c7c774212deb456d8b1c2aa13f82ea"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS4: 1</td>
<td class="fielddoc">
Receiver channel 4 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="ac10db611d3e6c1ffaf98aeeadeb35b55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS5: 1</td>
<td class="fielddoc">
Receiver channel 5 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a456e75e0b6d15c02c85ada323f154e83"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS6: 1</td>
<td class="fielddoc">
Receiver channel 6 inactive state selection. </td></tr>
<tr><td class="fieldtype">
<a id="a51b8578801850ea942a7c7749f7bc57e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXINS7: 1</td>
<td class="fielddoc">
Receiver channel 7 inactive state selection. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_t_x_e_n_r_h" id="struct_p_x_s__t_8_t_x_e_n_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_t_x_e_n_r_h">&#9670;&nbsp;</a></span>PXS_t.TXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.TXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Transmit Enable Register high byte (_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02650">2650</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5ca5c260eb258f7f6e5708d3d8dfbbde"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN10: 1</td>
<td class="fielddoc">
Transmit output 10 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6a5fc556c655717535e0f126e5cdc0b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN11: 1</td>
<td class="fielddoc">
Transmit output 11 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a4ded1de5b0872b4c166fcb96a343c19f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN12: 1</td>
<td class="fielddoc">
Transmit output 12 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="adf1a0dc3578d85d20b0e6b3e492d0427"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN13: 1</td>
<td class="fielddoc">
Transmit output 13 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad9b06c40fbb165d77c9ea46fd9a8e288"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN14: 1</td>
<td class="fielddoc">
Transmit output 14 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="abe12eedd09c83cb04244c84eb963e930"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN15: 1</td>
<td class="fielddoc">
Transmit output 15 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a28988699eca058dba3651858bb44076c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN8: 1</td>
<td class="fielddoc">
Transmit output 8 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad24a040e91a96f5f07463ba3b4cb703b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN9: 1</td>
<td class="fielddoc">
Transmit output 9 function enable. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_t_x_e_n_r_l" id="struct_p_x_s__t_8_t_x_e_n_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_t_x_e_n_r_l">&#9670;&nbsp;</a></span>PXS_t.TXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.TXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Transmit Enable Register low byte (_PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02662">2662</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5e51e9b06ed0786f8456f0856c895396"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN0: 1</td>
<td class="fielddoc">
Transmit output 0 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a23fe96fa77f40bc6c114a195fbeb443c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN1: 1</td>
<td class="fielddoc">
Transmit output 1 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a5cf8ea72a49f3d2de2c492bf7cae774b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN2: 1</td>
<td class="fielddoc">
Transmit output 2 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab35d12dd53dc1a73d7181a13b7ba4c1e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN3: 1</td>
<td class="fielddoc">
Transmit output 3 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a0c8263d1dcab04a5c28ac50f5d255906"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN4: 1</td>
<td class="fielddoc">
Transmit output 4 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="acc1788dea4b7ec3f78e2e2e5349d401f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN5: 1</td>
<td class="fielddoc">
Transmit output 5 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab57ddf8cf29ca6bb0bf5813d6f5ce77e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN6: 1</td>
<td class="fielddoc">
Transmit output 6 function enable. </td></tr>
<tr><td class="fieldtype">
<a id="a7fcd3b5427c40a5d97ef6e19ad57a7ee"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXEN7: 1</td>
<td class="fielddoc">
Transmit output 7 function enable. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_m_a_x_r_h" id="struct_p_x_s__t_8_m_a_x_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_m_a_x_r_h">&#9670;&nbsp;</a></span>PXS_t.MAXRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.MAXRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02677">2677</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a26a4b44a837bf97b972628509912b4a5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAX: 8</td>
<td class="fielddoc">
maximum allowed value for conversion data [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_m_a_x_r_l" id="struct_p_x_s__t_8_m_a_x_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_m_a_x_r_l">&#9670;&nbsp;</a></span>PXS_t.MAXRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.MAXRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02682">2682</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a26a4b44a837bf97b972628509912b4a5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAX: 8</td>
<td class="fielddoc">
maximum allowed value for conversion data [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_m_a_x_e_n_r_h" id="struct_p_x_s__t_8_m_a_x_e_n_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_m_a_x_e_n_r_h">&#9670;&nbsp;</a></span>PXS_t.MAXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.MAXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02687">2687</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a556f3972ddad4e779fecc413999d94fd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN8: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 8 </td></tr>
<tr><td class="fieldtype">
<a id="ad4bb263bf374e6afb96980c64a28723c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN9: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 9 </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_m_a_x_e_n_r_l" id="struct_p_x_s__t_8_m_a_x_e_n_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_m_a_x_e_n_r_l">&#9670;&nbsp;</a></span>PXS_t.MAXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.MAXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02694">2694</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8a35dbe9936347ae151d4942a9d1083f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN0: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 0 </td></tr>
<tr><td class="fieldtype">
<a id="ad0a81ad22cf6c1ed9f26fd31c0209fef"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN1: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 1 </td></tr>
<tr><td class="fieldtype">
<a id="a2962980e10aef8b2dd65ef9a32e93dd2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN2: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 2 </td></tr>
<tr><td class="fieldtype">
<a id="ae707e2fba21bd7ac42767b8c71f6870a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN3: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 3 </td></tr>
<tr><td class="fieldtype">
<a id="a9df62f9db85320d3841825bcc1fa97b3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN4: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 4 </td></tr>
<tr><td class="fieldtype">
<a id="a1119e371c075fbb8b5536834ecee83d3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN5: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 5 </td></tr>
<tr><td class="fieldtype">
<a id="a1d26d570b090e115a4ce9a4e08f62ca2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN6: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 6 </td></tr>
<tr><td class="fieldtype">
<a id="a893b2152d23d6d19864eb8566e8d434c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MAXEN7: 1</td>
<td class="fielddoc">
enabled counter limit for Receive channel 7 </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_s_r_h" id="struct_p_x_s__t_8_r_x_s_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_s_r_h">&#9670;&nbsp;</a></span>PXS_t.RXSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXSRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Status Register high byte (_PXS_RXSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02706">2706</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae1e0910f242a3a898008e0f5fa4384ed"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID8: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 8 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="a951cb29689d94709365292aec2c2ab5e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID9: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 9 is valid. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x_s_r_l" id="struct_p_x_s__t_8_r_x_s_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x_s_r_l">&#9670;&nbsp;</a></span>PXS_t.RXSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RXSRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Status Register low byte (_PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02713">2713</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a43336540e822ad75099db556185c2ce3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID0: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 0 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="a52af156dd6b28278c455cc77af501044"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID1: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 1 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="a37c704e6dd4cf215537716f8d40533b7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID2: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 2 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="ab4e6cba16e80c98392a3e24d0916d87b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID3: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 3 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="ac7bcc645a5c603a1affc4f4ceffe01b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID4: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 4 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="a093d5e52c8b083ddc6a74b95fbfc6dc8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID5: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 5 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="ad13671cac9b8c75f52c79cbffe5b81f1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID6: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 6 is valid. </td></tr>
<tr><td class="fieldtype">
<a id="a9fd0866a6d64377b42cbe11a78fb3608"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VALID7: 1</td>
<td class="fielddoc">
Valid bit for conversion data for receiver channel 7 is valid. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x0_c_n_t_r_h" id="struct_p_x_s__t_8_r_x0_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x0_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX0CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX0CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02725">2725</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af9ba11f0fa9fa7a5d5de9b0d6b27ada9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX0CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 0 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x0_c_n_t_r_l" id="struct_p_x_s__t_8_r_x0_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x0_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX0CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX0CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02730">2730</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af9ba11f0fa9fa7a5d5de9b0d6b27ada9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX0CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 0 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x1_c_n_t_r_h" id="struct_p_x_s__t_8_r_x1_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x1_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX1CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX1CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02735">2735</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a492b445bcc831fe97df35c0ef2122e8c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX1CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 1 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x1_c_n_t_r_l" id="struct_p_x_s__t_8_r_x1_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x1_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX1CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX1CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02740">2740</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a492b445bcc831fe97df35c0ef2122e8c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX1CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 1 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x2_c_n_t_r_h" id="struct_p_x_s__t_8_r_x2_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x2_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX2CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX2CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02745">2745</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac7715a8ba206a4a15afd60fcee46e1cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX2CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 2 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x2_c_n_t_r_l" id="struct_p_x_s__t_8_r_x2_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x2_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX2CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX2CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02750">2750</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac7715a8ba206a4a15afd60fcee46e1cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX2CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 2 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x3_c_n_t_r_h" id="struct_p_x_s__t_8_r_x3_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x3_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX3CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX3CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02755">2755</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f3c33f1bd94276674e4423115cb0cba"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX3CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 3 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x3_c_n_t_r_l" id="struct_p_x_s__t_8_r_x3_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x3_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX3CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX3CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02760">2760</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f3c33f1bd94276674e4423115cb0cba"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX3CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 3 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x4_c_n_t_r_h" id="struct_p_x_s__t_8_r_x4_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x4_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX4CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX4CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02765">2765</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a82f7092e39674fda0ed2a01b6a8ed3da"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX4CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 4 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x4_c_n_t_r_l" id="struct_p_x_s__t_8_r_x4_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x4_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX4CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX4CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02770">2770</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a82f7092e39674fda0ed2a01b6a8ed3da"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX4CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 4 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x5_c_n_t_r_h" id="struct_p_x_s__t_8_r_x5_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x5_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX5CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX5CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02775">2775</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a36e6a7b83297a4584f9650f45f913076"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX5CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 5 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x5_c_n_t_r_l" id="struct_p_x_s__t_8_r_x5_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x5_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX5CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX5CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02780">2780</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a36e6a7b83297a4584f9650f45f913076"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX5CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 5 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x6_c_n_t_r_h" id="struct_p_x_s__t_8_r_x6_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x6_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX6CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX6CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02785">2785</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a51991911dff000623228bed69d419f7c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX6CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 6 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x6_c_n_t_r_l" id="struct_p_x_s__t_8_r_x6_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x6_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX6CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX6CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02790">2790</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a51991911dff000623228bed69d419f7c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX6CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 6 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x7_c_n_t_r_h" id="struct_p_x_s__t_8_r_x7_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x7_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX7CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX7CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02795">2795</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab06992afd7bc8b3d289779c1d0e98745"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX7CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 7 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x7_c_n_t_r_l" id="struct_p_x_s__t_8_r_x7_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x7_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX7CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX7CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02800">2800</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab06992afd7bc8b3d289779c1d0e98745"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX7CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 7 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x8_c_n_t_r_h" id="struct_p_x_s__t_8_r_x8_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x8_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX8CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX8CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02805">2805</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a42e0b0d4c9d55e842dc3df67a07f40fd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX8CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 8 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x8_c_n_t_r_l" id="struct_p_x_s__t_8_r_x8_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x8_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX8CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX8CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02810">2810</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a42e0b0d4c9d55e842dc3df67a07f40fd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX8CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 8 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x9_c_n_t_r_h" id="struct_p_x_s__t_8_r_x9_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x9_c_n_t_r_h">&#9670;&nbsp;</a></span>PXS_t.RX9CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX9CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02815">2815</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae05b99523403acbe1fdb4ed539c2f2ce"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX9CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 9 [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x9_c_n_t_r_l" id="struct_p_x_s__t_8_r_x9_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x9_c_n_t_r_l">&#9670;&nbsp;</a></span>PXS_t.RX9CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX9CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02820">2820</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae05b99523403acbe1fdb4ed539c2f2ce"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX9CNT: 8</td>
<td class="fielddoc">
measurement value Receiver Channel 9 [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x0_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX0CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX0CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02828">2828</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a93dc37bcc2d3698b8b98f483389b3beb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX0CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 0 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x1_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX1CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX1CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02834">2834</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aeb3052cbfe2feda1bbe9320e539819d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX1CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 1 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x2_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX2CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX2CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02840">2840</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a966a842f9c75a734252fb2dc45ec641b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX2CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 2 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x3_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX3CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX3CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02846">2846</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a14f580c801fb33d31d2b0f01c6c2037c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX3CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 3 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x4_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX4CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX4CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02852">2852</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4fca7c6558fb5c0fbe10d2c305ff780b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX4CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 4 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x5_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX5CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX5CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02858">2858</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1474a99d8760e7fd5b81f8f04b68f5e3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX5CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 5 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x6_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX6CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX6CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02864">2864</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a03df719ad346da4b601631dc24347d4a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX6CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 6 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x7_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX7CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX7CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02870">2870</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a615fbebb261ca0ceb14ffc5cc881a20b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX7CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 7 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x8_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX8CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX8CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02876">2876</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5f4ab29dbe5ca5942e9452cf54bb603"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX8CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 8 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x9_c_s_s_e_l_r" id="struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX9CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX9CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02882">2882</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6d40f8e8912921e4fc5251b8c4acaf61"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX9CSSEL: 5</td>
<td class="fielddoc">
Sampling capacitor size of Receiver Channel 9 [4:0]. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX0EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX0EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02891">2891</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7a13fac1438fccb2b7f2723d749b82e5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX0EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 0. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX1EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX1EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02896">2896</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a807ef1160efdb610430030de894ebc4e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX1EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 1. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX2EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX2EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02901">2901</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a867b6b1f39dcc4076055db846b4c96ff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX2EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 2. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX3EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX3EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02906">2906</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0304521adf4ad5e3908eb88adc55dbb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX3EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 3. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX4EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX4EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02911">2911</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac7ea0ad3fde4899903ba26cbe35eecfe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX4EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 4. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX5EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX5EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02916">2916</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad7b52e763c4c4c034a04dd06cb169152"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX5EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 5. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX6EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX6EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02921">2921</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a12feea3802163db58518534af2ffc21f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX6EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 6. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX7EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX7EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02926">2926</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="abf37a87230de6994a62e7472da83f2ef"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX7EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 7. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX8EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX8EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02931">2931</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae97894866cbfd7028e033739bbb5251d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX8EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 8. </td></tr>
</table>

</div>
</div>
<a name="struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r" id="struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">&#9670;&nbsp;</a></span>PXS_t.RX9EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PXS_t.RX9EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02936">2936</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1643bba28534cf9ecfbb313cf7ddfa9b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RX9EPCC: 8</td>
<td class="fielddoc">
Parasitic compensation capacitor of Receiver Channel 9. </td></tr>
</table>

</div>
</div>
<a name="struct___c_f_g__t" id="struct___c_f_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_f_g__t">&#9670;&nbsp;</a></span>_CFG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CFG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for Global Configuration registers (_CFG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03810">3810</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa79b37675a4d7b0f06db29fb2ab63aae"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="ab895d12d83d2de6b39f1ce69123a10af"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="a6143b7f90d6a09db236d4871cd78c08e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="a5476eadba21e81a05e50fb9211074164"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
</table>

</div>
</div>
<a name="struct___c_f_g__t_8_g_c_r" id="struct___c_f_g__t_8_g_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_f_g__t_8_g_c_r">&#9670;&nbsp;</a></span>_CFG_t.GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CFG_t.GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Global configuration register (_CFG_GCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03813">3813</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae892e780304dc3ef15e69b9f3fed3669"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AL: 1</td>
<td class="fielddoc">
Activation level. </td></tr>
<tr><td class="fieldtype">
<a id="a3501993c59cb54ba9d1c2c9e5536cb22"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIT: 1</td>
<td class="fielddoc">
High-speed oscillator trimmed. </td></tr>
<tr><td class="fieldtype">
<a id="a08fee22f63bb68c1f2787d17ddbeaa6a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWD: 1</td>
<td class="fielddoc">
SWIM disable. </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t" id="struct_i_t_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t">&#9670;&nbsp;</a></span>ITC_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for setting interrupt Priority (_ITC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03287">3287</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad76aef50b473b118be9a8b6ed061e7b2"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1">ITC_t</a></td>
<td class="fieldname">
SPR1</td>
<td class="fielddoc">
interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr><td class="fieldtype">
<a id="a4d4de50a7e1e0beb997736a5ba347a2f"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2">ITC_t</a></td>
<td class="fieldname">
SPR2</td>
<td class="fielddoc">
interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr><td class="fieldtype">
<a id="a54e25d0559bf5a8ce942ecfe226d5d1b"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3">ITC_t</a></td>
<td class="fieldname">
SPR3</td>
<td class="fielddoc">
interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr><td class="fieldtype">
<a id="abe61660a3bf27531481abb0a5a0cf109"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4">ITC_t</a></td>
<td class="fieldname">
SPR4</td>
<td class="fielddoc">
interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr><td class="fieldtype">
<a id="a73bda3285ece4c147b2051b5b8c6e0b9"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5">ITC_t</a></td>
<td class="fieldname">
SPR5</td>
<td class="fielddoc">
interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr><td class="fieldtype">
<a id="a32adf9eec2cdd76728370b6be7589b39"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6">ITC_t</a></td>
<td class="fieldname">
SPR6</td>
<td class="fielddoc">
interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr><td class="fieldtype">
<a id="a2e2ce77fdca3fc3388b1de8642c2dbbd"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7">ITC_t</a></td>
<td class="fieldname">
SPR7</td>
<td class="fielddoc">
interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr><td class="fieldtype">
<a id="a7b2b7c2a29847e5624173ef5ab7ba7e5"></a>struct <a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8">ITC_t</a></td>
<td class="fieldname">
SPR8</td>
<td class="fielddoc">
interrupt priority register 8 (_ITC_SPR8) </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r1" id="struct_i_t_c__t_8_s_p_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r1">&#9670;&nbsp;</a></span>ITC_t.SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 1 (_ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03290">3290</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab229606be8659b4e636fde017296ab66"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT1SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 1 </td></tr>
<tr><td class="fieldtype">
<a id="a905b360989ec3ab3026c7db437ae3798"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT2SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 2 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r2" id="struct_i_t_c__t_8_s_p_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r2">&#9670;&nbsp;</a></span>ITC_t.SPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 2 (_ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03299">3299</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4f580ec64849fded255843aec0552d99"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT4SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 4 </td></tr>
<tr><td class="fieldtype">
<a id="a8a95df5d3dd1751d19445162a131d97e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT6SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 6 </td></tr>
<tr><td class="fieldtype">
<a id="a2657d2027e1b153248acc917afa52970"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT7SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 7 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r3" id="struct_i_t_c__t_8_s_p_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r3">&#9670;&nbsp;</a></span>ITC_t.SPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 3 (_ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03308">3308</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1f804f776c207db0e837088072317438"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT10SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 10 </td></tr>
<tr><td class="fieldtype">
<a id="a56a3b5e9fbf85450d7801654db3d5eb6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT11SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 11 </td></tr>
<tr><td class="fieldtype">
<a id="aeb6fe4515ea326e6acca7ad12a35058a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT8SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 8 </td></tr>
<tr><td class="fieldtype">
<a id="a5e45d1207282079d875b8b5beafc0df2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT9SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 9 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r4" id="struct_i_t_c__t_8_s_p_r4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r4">&#9670;&nbsp;</a></span>ITC_t.SPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 4 (_ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03317">3317</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a77e3a42faf9346f25b9e9ddeef6a4472"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT12SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 12 </td></tr>
<tr><td class="fieldtype">
<a id="af8a8ea91a9d8e821dcae772b7027cf52"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT13SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 13 </td></tr>
<tr><td class="fieldtype">
<a id="ad86569f9ad8cd3351067f5b76c52d0af"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT14SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 14 </td></tr>
<tr><td class="fieldtype">
<a id="a2ace711b236588e62090f1df8c0e9735"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT15SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 15 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r5" id="struct_i_t_c__t_8_s_p_r5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r5">&#9670;&nbsp;</a></span>ITC_t.SPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 5 (_ITC_SPR5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03326">3326</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a96e99a80da3d0fa352fe9339d7b86a4c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT19SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 19 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r6" id="struct_i_t_c__t_8_s_p_r6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r6">&#9670;&nbsp;</a></span>ITC_t.SPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 6 (_ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03333">3333</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a66ad8ee1dde9ef686b181b94986c7a2b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT20SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 20 </td></tr>
<tr><td class="fieldtype">
<a id="a214b43b06ac20af4c38ab10b31fc5da2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT21SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 21 </td></tr>
<tr><td class="fieldtype">
<a id="ae16b4eb495f0b9d3a04fa9797be63413"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT22SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 22 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r7" id="struct_i_t_c__t_8_s_p_r7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r7">&#9670;&nbsp;</a></span>ITC_t.SPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 7 (_ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03342">3342</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad274cc7ef7690dd7a83e965163aabf66"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT25SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 25 </td></tr>
<tr><td class="fieldtype">
<a id="aae8a7d639e2822679fa9e339ef30b426"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT26SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 26 </td></tr>
<tr><td class="fieldtype">
<a id="aa9f4af19823d3de69d14c0ea8f27398a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT27SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 27 </td></tr>
</table>

</div>
</div>
<a name="struct_i_t_c__t_8_s_p_r8" id="struct_i_t_c__t_8_s_p_r8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_i_t_c__t_8_s_p_r8">&#9670;&nbsp;</a></span>ITC_t.SPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ITC_t.SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 8 (_ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03351">3351</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab5766157835832d0f1dd8aa3448cd5bf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT28SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 28 </td></tr>
<tr><td class="fieldtype">
<a id="a13510eeb9bcaf6648f296cc63e991c64"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT29SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 29 </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1c8939b36783781bcad22591f9140724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8939b36783781bcad22591f9140724">&#9670;&nbsp;</a></span>__AWU_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AWU_VECTOR__&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq4 - Auto Wake Up from Halt interrupt (AWU) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00252">252</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf6148eef019f1ea304e7dfc8bf42841a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6148eef019f1ea304e7dfc8bf42841a">&#9670;&nbsp;</a></span>__EXTI0_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI0_VECTOR__&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq8 - External interrupt 0 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00256">256</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab48657a8267e692029bb17fcc87846d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48657a8267e692029bb17fcc87846d3">&#9670;&nbsp;</a></span>__EXTI1_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI1_VECTOR__&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq9 - External interrupt 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00257">257</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac55df58e0e9ea508e1e21bf2273bafdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55df58e0e9ea508e1e21bf2273bafdb">&#9670;&nbsp;</a></span>__EXTI2_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI2_VECTOR__&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq10 - External interrupt 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00258">258</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98d113b20d6bdfcdb9fa2874f9c0b025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d113b20d6bdfcdb9fa2874f9c0b025">&#9670;&nbsp;</a></span>__EXTI3_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI3_VECTOR__&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq11 - External interrupt 3 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00259">259</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadd10f88f30365d08e14f88ffec0ee617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd10f88f30365d08e14f88ffec0ee617">&#9670;&nbsp;</a></span>__EXTI4_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI4_VECTOR__&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq12 - External interrupt 4 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00260">260</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83220066afab4ff333e0776eae2e99f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83220066afab4ff333e0776eae2e99f4">&#9670;&nbsp;</a></span>__EXTI5_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI5_VECTOR__&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq13 - External interrupt 5 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00261">261</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4fb033ae980135e18fbe319ff6f09275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb033ae980135e18fbe319ff6f09275">&#9670;&nbsp;</a></span>__EXTI6_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI6_VECTOR__&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq14 - External interrupt 6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00262">262</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca4e7bd10888963c0369d23b3f35e5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4e7bd10888963c0369d23b3f35e5f3">&#9670;&nbsp;</a></span>__EXTI7_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI7_VECTOR__&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq15 - External interrupt 7 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00263">263</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2fa9842adeda8fdb5e6d550adbb7aaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">&#9670;&nbsp;</a></span>__FLASH_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FLASH_VECTOR__&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq1 - flash interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00249">249</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5f5f7f387ab84a66166d97d86313fc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f5f7f387ab84a66166d97d86313fc02">&#9670;&nbsp;</a></span>__I2C_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C_VECTOR__&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq29 - I2C interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00277">277</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83532626326ed14f1bbda7d7a0fad37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83532626326ed14f1bbda7d7a0fad37a">&#9670;&nbsp;</a></span>__PORTB_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORTB_VECTOR__&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq6 - External interrupt port B </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00254">254</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae699cbd2f9f65abd748948082e0de8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae699cbd2f9f65abd748948082e0de8e4">&#9670;&nbsp;</a></span>__PORTD_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORTD_VECTOR__&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq7 - External interrupt port D </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00255">255</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga600250d7d930ed7df93f793b2f3f82a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600250d7d930ed7df93f793b2f3f82a9">&#9670;&nbsp;</a></span>__PXS_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PXS_VECTOR__&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq2 - proximity sense interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00250">250</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga329ec716ed4f8b967e6144f111c133f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga329ec716ed4f8b967e6144f111c133f7">&#9670;&nbsp;</a></span>__SPI_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI_VECTOR__&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq26 - SPI End of transfer interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00274">274</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga97c4a27daf181403bfc42fb4a22d6aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c4a27daf181403bfc42fb4a22d6aab">&#9670;&nbsp;</a></span>__TIM2_CAPCOM_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CAPCOM_VECTOR__&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq20 - TIM2 Capture/Compare interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00268">268</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad5e2d410ea9a4bb9d5089a493c02cbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e2d410ea9a4bb9d5089a493c02cbdc">&#9670;&nbsp;</a></span>__TIM2_UPD_OVF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_UPD_OVF_VECTOR__&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq19 - TIM2 Update/overflow/trigger/break interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00267">267</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2554a332f0d8e5c044b2567869e6a375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2554a332f0d8e5c044b2567869e6a375">&#9670;&nbsp;</a></span>__TIM3_CAPCOM_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CAPCOM_VECTOR__&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq22 - TIM3 Capture/Compare interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00270">270</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1bb52b427591bce91ab11ad4d683b415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb52b427591bce91ab11ad4d683b415">&#9670;&nbsp;</a></span>__TIM3_UPD_OVF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_UPD_OVF_VECTOR__&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq21 - TIM3 Update/overflow/break interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00269">269</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00b1051199d0f0b888cc0238e57bc2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b1051199d0f0b888cc0238e57bc2ab">&#9670;&nbsp;</a></span>__TIM4_UPD_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_UPD_VECTOR__&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq25 - TIM4 Update/trigger interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00273">273</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9004f711692a9e3a67f0d8d9b0e6e1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9004f711692a9e3a67f0d8d9b0e6e1cd">&#9670;&nbsp;</a></span>__USART_RXF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART_RXF_VECTOR__&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq28 - USART receive (RX full) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00276">276</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b9c86310b1edd3af3f87b96f6252c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9c86310b1edd3af3f87b96f6252c44">&#9670;&nbsp;</a></span>__USART_TXE_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART_TXE_VECTOR__&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>irq27 - USART send (TX empty) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00275">275</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad33730d8b3d5d35cd03539b7daddd369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33730d8b3d5d35cd03539b7daddd369">&#9670;&nbsp;</a></span>_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00974">974</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga69e00aa258ea4a7ad643252b3e8ec779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e00aa258ea4a7ad643252b3e8ec779">&#9670;&nbsp;</a></span>_AWU_APR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Asynchronous prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00976">976</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7994a90fb10793c60f352009a16abb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7994a90fb10793c60f352009a16abb87">&#9670;&nbsp;</a></span>_AWU_APR_APRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00994">994</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">&#9670;&nbsp;</a></span>_AWU_APR_APRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00995">995</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7f9f206af5f3c0621dcb3f516c7eae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f9f206af5f3c0621dcb3f516c7eae8">&#9670;&nbsp;</a></span>_AWU_APR_APRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00996">996</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga97e9e06d9c6cdc20f39edcea34ec9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e9e06d9c6cdc20f39edcea34ec9f08">&#9670;&nbsp;</a></span>_AWU_APR_APRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00997">997</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac84e86ad9022b619b28732c5aee34772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84e86ad9022b619b28732c5aee34772">&#9670;&nbsp;</a></span>_AWU_APR_APRE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00998">998</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafab05b097a7448bca341a702c59b503f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab05b097a7448bca341a702c59b503f">&#9670;&nbsp;</a></span>_AWU_APR_APRE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00999">999</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2c3cc3b91117baf4b6161893094254f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c3cc3b91117baf4b6161893094254f6">&#9670;&nbsp;</a></span>_AWU_APR_APRE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01000">1000</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0b682460b56131e96dbfd501343cc955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b682460b56131e96dbfd501343cc955">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01004">1004</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga69f3c63b5a9d7408b1eda043fc85357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69f3c63b5a9d7408b1eda043fc85357b">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01005">1005</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga485dbc46b98db4dd3030ac7c96e92820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga485dbc46b98db4dd3030ac7c96e92820">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01006">1006</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ed0bfea98a726e4bac6a62cade4c930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed0bfea98a726e4bac6a62cade4c930">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01007">1007</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf4fd54206553519805c72f72d42b0dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fd54206553519805c72f72d42b0dd6">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01008">1008</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad271f680cb4d73b020a13bac440a56fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad271f680cb4d73b020a13bac440a56fa">&#9670;&nbsp;</a></span>_AWU_APR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Asynchronous prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00982">982</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaded9e5807774aa0dd0077e056c5622ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded9e5807774aa0dd0077e056c5622ca">&#9670;&nbsp;</a></span>_AWU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Control/status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00975">975</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga07c42056ed265e946adba2b478a243cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c42056ed265e946adba2b478a243cf">&#9670;&nbsp;</a></span>_AWU_CSR_AWUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_AWUEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00989">989</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5e1b412dd116893aeea9c0c3d1040e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1b412dd116893aeea9c0c3d1040e22">&#9670;&nbsp;</a></span>_AWU_CSR_AWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_AWUF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto-wakeup status flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00990">990</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4553dab46277fcab418470bc34aaf2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4553dab46277fcab418470bc34aaf2a1">&#9670;&nbsp;</a></span>_AWU_CSR_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_MSR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up LSI measurement enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00987">987</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf9b1517f28801a70a24c9322b182f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9b1517f28801a70a24c9322b182f03">&#9670;&nbsp;</a></span>_AWU_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Control/status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00981">981</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9966791d20b224abd1b21ef11e7504c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9966791d20b224abd1b21ef11e7504c">&#9670;&nbsp;</a></span>_AWU_TBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Timebase selection register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00977">977</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga57561fdf166636c49380e227e742554b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57561fdf166636c49380e227e742554b">&#9670;&nbsp;</a></span>_AWU_TBR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Auto Wake-Up Timebase selection register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00983">983</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0edfa48316e450aaa370938de228fd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edfa48316e450aaa370938de228fd25">&#9670;&nbsp;</a></span>_BEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01033">1033</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga986ddf0035c4ab7eb8a85a00108ed618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ddf0035c4ab7eb8a85a00108ed618">&#9670;&nbsp;</a></span>_BEEP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper control/status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01034">1034</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf46ce0526c747ed991ffe09d33e51a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf46ce0526c747ed991ffe09d33e51a6a">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01040">1040</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff6c56e81be94a9e9ddda95e8024f91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6c56e81be94a9e9ddda95e8024f91d">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01041">1041</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7d70dbd7f30c6dcd2826af98cbceb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d70dbd7f30c6dcd2826af98cbceb4d">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01042">1042</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf25df36ff10a652bc826445ebe95595e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf25df36ff10a652bc826445ebe95595e">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01043">1043</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e0ce849d6370e000c55897196a9b63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0ce849d6370e000c55897196a9b63f">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01044">1044</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed27f8989bced22f797e8a843034cbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed27f8989bced22f797e8a843034cbc8">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPDIV4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper clock prescaler divider [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01045">1045</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga305dc261df136d12b1d0a44f0c5dda83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305dc261df136d12b1d0a44f0c5dda83">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01046">1046</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPSEL&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper frequency selection [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01047">1047</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0245420a1c9f45affdece8477638d125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0245420a1c9f45affdece8477638d125">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper frequency selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01048">1048</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6a1fc840cac7f4e01758ca93a37f2329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a1fc840cac7f4e01758ca93a37f2329">&#9670;&nbsp;</a></span>_BEEP_CSR_BEEPSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_BEEPSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper frequency selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01049">1049</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga865e42dd546ae89cc22f516211414b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865e42dd546ae89cc22f516211414b00">&#9670;&nbsp;</a></span>_BEEP_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Beeper control/status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01037">1037</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga71c13b591e31e775a43f76d75390ad66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c13b591e31e775a43f76d75390ad66">&#9670;&nbsp;</a></span>_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BITS&#160;&#160;&#160;unsigned int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>data type in bit structs (follow C90 standard) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00177">177</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3c73e4690ae9a4f2d8dafe9930e6331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">&#9670;&nbsp;</a></span>_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>CFG struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03264">3264</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7679b5517847c80083efb7f9df207c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7679b5517847c80083efb7f9df207c1">&#9670;&nbsp;</a></span>_CFG_GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Global configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03265">3265</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3ce51b7addc9df6bac66f471e26616d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce51b7addc9df6bac66f471e26616d9">&#9670;&nbsp;</a></span>_CFG_GCR_AL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_AL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Activation level [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03274">3274</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ac998e464bee8246900227f404dd76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac998e464bee8246900227f404dd76a">&#9670;&nbsp;</a></span>_CFG_GCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Global configuration register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03269">3269</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0700f3c22f626ab13f7111d2d27e397e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0700f3c22f626ab13f7111d2d27e397e">&#9670;&nbsp;</a></span>_CFG_GCR_SWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_SWD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SWIM disable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03273">3273</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga14a9340046e00525071a3099825538c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a9340046e00525071a3099825538c6">&#9670;&nbsp;</a></span>_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Clock module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00773">773</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac4418b427c51ffc0c1a8828641f55519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4418b427c51ffc0c1a8828641f55519">&#9670;&nbsp;</a></span>_CLK_CCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00778">778</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8fa2cf91fe8a8dd214873e1e75936fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fa2cf91fe8a8dd214873e1e75936fb">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00814">814</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f110d1f104e00bf7b911ddb3ff54b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f110d1f104e00bf7b911ddb3ff54b32">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output selection [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00815">815</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab37f53500beab6dda4185cfb94a8a82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37f53500beab6dda4185cfb94a8a82c">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00816">816</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d16774962aaab8be0e6d9f7cbb6dc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d16774962aaab8be0e6d9f7cbb6dc88">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00817">817</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c265ce26f6bd652495abf0c7ad7af5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c265ce26f6bd652495abf0c7ad7af5a">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00818">818</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0ce5be8966f712bc3fc992edf3e9675c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce5be8966f712bc3fc992edf3e9675c">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSLP&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output buffer slope [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00819">819</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga12510bbbfcecb6906dbb4e426050f837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12510bbbfcecb6906dbb4e426050f837">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSLP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output buffer slope [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00820">820</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf21b98512ec899b9c3e4d0453656a1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21b98512ec899b9c3e4d0453656a1d4">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSLP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output buffer slope [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00821">821</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5cd1ab223328ce8f83928607bec6ab49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd1ab223328ce8f83928607bec6ab49">&#9670;&nbsp;</a></span>_CLK_CCOR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configurable clock output register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00785">785</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac7a526ae03eae4cbb2c289cae8799d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a526ae03eae4cbb2c289cae8799d23">&#9670;&nbsp;</a></span>_CLK_CKDIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Clock Divider Register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00774">774</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3ba6f2643a33fbe53cb81f13867f7cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba6f2643a33fbe53cb81f13867f7cb4">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00789">789</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8fdb156345b1b53469a33d7a03792e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8fdb156345b1b53469a33d7a03792e6">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00790">790</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga790ba1bf4f9ff362d307b131e2163f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790ba1bf4f9ff362d307b131e2163f3d">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00791">791</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga376d2d03c6030386b245141d751a667f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga376d2d03c6030386b245141d751a667f">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV_DIV1&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>set HSI prescaler to 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00794">794</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeefe03b061282492d851ea6bcd1b39ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefe03b061282492d851ea6bcd1b39ae">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV_DIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>set HSI prescaler to 1/2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00795">795</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga592f96fe89934a635282a5597f000636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592f96fe89934a635282a5597f000636">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV_DIV4&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>set HSI prescaler to 1/4 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00796">796</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae7137e98bd297710d4074c5ae9b80271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7137e98bd297710d4074c5ae9b80271">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV_DIV8&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>set HSI prescaler to 1/8 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00797">797</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89837a77d8dfb37b6e450ebca0d86ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">&#9670;&nbsp;</a></span>_CLK_CKDIVR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Clock divider register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00782">782</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7215ff37307f028d95a08ac66f0c95ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7215ff37307f028d95a08ac66f0c95ce">&#9670;&nbsp;</a></span>_CLK_PCKENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Peripheral clock gating register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00776">776</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1e286de6e097f273bed855ab938de8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e286de6e097f273bed855ab938de8b">&#9670;&nbsp;</a></span>_CLK_PCKENR1_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_AWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable AWU [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00806">806</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e2841604029c57eb242339e7cf2cb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2841604029c57eb242339e7cf2cb6b">&#9670;&nbsp;</a></span>_CLK_PCKENR1_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_I2C&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable I2C [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00803">803</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a954693ea07e040a15d0d7750a12ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a954693ea07e040a15d0d7750a12ca6">&#9670;&nbsp;</a></span>_CLK_PCKENR1_PXS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_PXS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable PXS [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00807">807</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c85eb48efcda576e5c891f12400a3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c85eb48efcda576e5c891f12400a3d9">&#9670;&nbsp;</a></span>_CLK_PCKENR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Peripheral clock gating register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00783">783</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga301b2a4edf109c4438285a1010a51d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301b2a4edf109c4438285a1010a51d61">&#9670;&nbsp;</a></span>_CLK_PCKENR1_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_SPI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable SPI [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00804">804</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga039b31afe5724e6e850941511de09ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga039b31afe5724e6e850941511de09ca8">&#9670;&nbsp;</a></span>_CLK_PCKENR1_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_TIM2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable TIM2 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00800">800</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7b78002f3d91e0a141916dd9db20e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b78002f3d91e0a141916dd9db20e8b">&#9670;&nbsp;</a></span>_CLK_PCKENR1_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_TIM3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable TIM3 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00801">801</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83e04ced7115a2ff8bc98c7313c19418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83e04ced7115a2ff8bc98c7313c19418">&#9670;&nbsp;</a></span>_CLK_PCKENR1_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_TIM4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable TIM4 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00802">802</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5384245abbab12d8fe271399f068175a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5384245abbab12d8fe271399f068175a">&#9670;&nbsp;</a></span>_CLK_PCKENR1_USART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_USART&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable USART [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00805">805</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5b40782bfcfbdafafa0fdc0ebc2f767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">&#9670;&nbsp;</a></span>_CLK_PCKENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Peripheral clock gating register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00777">777</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa29b8ab9a967c3780897778aa870947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa29b8ab9a967c3780897778aa870947">&#9670;&nbsp;</a></span>_CLK_PCKENR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Peripheral clock gating register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00784">784</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga11d2f6da4a5acae7ccc134f2f3c5ddc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11d2f6da4a5acae7ccc134f2f3c5ddc2">&#9670;&nbsp;</a></span>_CLK_PCKENR2_WWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_WWDG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>clock enable WWDG [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00810">810</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6472466b02bdb1482aba206e4d597180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6472466b02bdb1482aba206e4d597180">&#9670;&nbsp;</a></span>_DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DEVID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>read device identifier byte N </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00192">192</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f895fc1fd37e0eaed06028750d86dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f895fc1fd37e0eaed06028750d86dfd">&#9670;&nbsp;</a></span>_EXTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00602">602</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72b0c346fa5c9b7f35a57027fc05986e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b0c346fa5c9b7f35a57027fc05986e">&#9670;&nbsp;</a></span>_EXTI_CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt port selector. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00608">608</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b791df87864ce05b52bc2803c6c5b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b791df87864ce05b52bc2803c6c5b10">&#9670;&nbsp;</a></span>_EXTI_CONF_PBHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_PBHIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B, pins 4..7 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00673">673</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4561a3c5e0fc181713ac7f87604fe5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4561a3c5e0fc181713ac7f87604fe5cb">&#9670;&nbsp;</a></span>_EXTI_CONF_PBLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_PBLIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B, pins 0..3 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00672">672</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga703fc68793715e07c81377e64e2e293b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703fc68793715e07c81377e64e2e293b">&#9670;&nbsp;</a></span>_EXTI_CONF_PDHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_PDHIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D, pins 4..7 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00675">675</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d6b2cded724e197b84189ff903db41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6b2cded724e197b84189ff903db41b">&#9670;&nbsp;</a></span>_EXTI_CONF_PDLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_PDLIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D, pins 0..3 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00674">674</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadc3e954841ddab33c0f5017f7eb7e95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3e954841ddab33c0f5017f7eb7e95f">&#9670;&nbsp;</a></span>_EXTI_CONF_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt port selector reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00617">617</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1a99e285d96d7449adfb7d227983223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a99e285d96d7449adfb7d227983223">&#9670;&nbsp;</a></span>_EXTI_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00603">603</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8927f30c07f065fd93d40acec932aa53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8927f30c07f065fd93d40acec932aa53">&#9670;&nbsp;</a></span>_EXTI_CR1_P0IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P0IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 0 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00620">620</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd4fbf0c3327948ac6e13f57b9e5be78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4fbf0c3327948ac6e13f57b9e5be78">&#9670;&nbsp;</a></span>_EXTI_CR1_P0IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P0IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00621">621</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga66a55c3e7f80e8f89c8b146a28506704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a55c3e7f80e8f89c8b146a28506704">&#9670;&nbsp;</a></span>_EXTI_CR1_P0IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P0IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 0 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00622">622</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga75a52ee67fa2ea97490c24fe58361f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75a52ee67fa2ea97490c24fe58361f40">&#9670;&nbsp;</a></span>_EXTI_CR1_P1IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P1IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 1 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00623">623</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf83840751101de4e1cf9d81296692322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83840751101de4e1cf9d81296692322">&#9670;&nbsp;</a></span>_EXTI_CR1_P1IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P1IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00624">624</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga26259372bb7275a78e9f55133e3805a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26259372bb7275a78e9f55133e3805a6">&#9670;&nbsp;</a></span>_EXTI_CR1_P1IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P1IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 1 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00625">625</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4da5eb9f2f5cb39e2e577b9aa1255fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">&#9670;&nbsp;</a></span>_EXTI_CR1_P2IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P2IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 2 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00626">626</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga528a0a4e694ef3da04ecb3b1fb48fa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga528a0a4e694ef3da04ecb3b1fb48fa3c">&#9670;&nbsp;</a></span>_EXTI_CR1_P2IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P2IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00627">627</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga000bd6e1d6f61533e03064baa3b4e40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga000bd6e1d6f61533e03064baa3b4e40d">&#9670;&nbsp;</a></span>_EXTI_CR1_P2IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P2IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 2 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00628">628</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8549aa2813d55b8ce24f9ca696981a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8549aa2813d55b8ce24f9ca696981a73">&#9670;&nbsp;</a></span>_EXTI_CR1_P3IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P3IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 3 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00629">629</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga742d6c104f65106415b8e83bc951f714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742d6c104f65106415b8e83bc951f714">&#9670;&nbsp;</a></span>_EXTI_CR1_P3IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P3IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00630">630</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga868a55d30fafa9c60e71bc0429a6d64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868a55d30fafa9c60e71bc0429a6d64c">&#9670;&nbsp;</a></span>_EXTI_CR1_P3IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_P3IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 3 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00631">631</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a1f2667ecf89a34b02a1635e1929bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1f2667ecf89a34b02a1635e1929bed">&#9670;&nbsp;</a></span>_EXTI_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00612">612</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf83b47df9818c05cceb75d7ed8bc6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf83b47df9818c05cceb75d7ed8bc6d2">&#9670;&nbsp;</a></span>_EXTI_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00604">604</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa15246193a66aa0e9024a8ef48bbe5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15246193a66aa0e9024a8ef48bbe5e6">&#9670;&nbsp;</a></span>_EXTI_CR2_P4IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P4IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 4 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00634">634</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab3d11f0ca2fe67d3b1958565ad80f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3d11f0ca2fe67d3b1958565ad80f35">&#9670;&nbsp;</a></span>_EXTI_CR2_P4IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P4IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00635">635</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae58c57e514320c767057f0692d2a176e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58c57e514320c767057f0692d2a176e">&#9670;&nbsp;</a></span>_EXTI_CR2_P4IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P4IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 4 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00636">636</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gada325f31aa9470c3fbd1c7a6fbda8eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada325f31aa9470c3fbd1c7a6fbda8eca">&#9670;&nbsp;</a></span>_EXTI_CR2_P5IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P5IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 5 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00637">637</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2644c86e1e48b815022db012d13e9bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2644c86e1e48b815022db012d13e9bd3">&#9670;&nbsp;</a></span>_EXTI_CR2_P5IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P5IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00638">638</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1a4809d29adb627629234f9f179fce8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4809d29adb627629234f9f179fce8f">&#9670;&nbsp;</a></span>_EXTI_CR2_P5IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P5IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 5 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00639">639</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafc5eb78087b34e26e172d19aa630c113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5eb78087b34e26e172d19aa630c113">&#9670;&nbsp;</a></span>_EXTI_CR2_P6IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P6IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 6 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00640">640</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf142a37d52e84b21657ee38a29bdb1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf142a37d52e84b21657ee38a29bdb1bb">&#9670;&nbsp;</a></span>_EXTI_CR2_P6IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P6IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00641">641</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4125e222423dd2bdaff201536e26b3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4125e222423dd2bdaff201536e26b3ff">&#9670;&nbsp;</a></span>_EXTI_CR2_P6IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P6IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 6 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00642">642</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac996027f6fc0ee8e27d679dfcac14ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac996027f6fc0ee8e27d679dfcac14ed8">&#9670;&nbsp;</a></span>_EXTI_CR2_P7IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P7IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 7 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00643">643</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac96a87f6b161aa6a1e1b6c1f340bc114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac96a87f6b161aa6a1e1b6c1f340bc114">&#9670;&nbsp;</a></span>_EXTI_CR2_P7IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P7IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00644">644</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2c1e08a11c47176d72c2a740baf0a368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1e08a11c47176d72c2a740baf0a368">&#9670;&nbsp;</a></span>_EXTI_CR2_P7IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_P7IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt sensitivity for port 7 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00645">645</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaef67152e39dfb527795e0ae2286e1950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef67152e39dfb527795e0ae2286e1950">&#9670;&nbsp;</a></span>_EXTI_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00613">613</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa6d64b6995f66ca7a1e3792f8ecfe257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d64b6995f66ca7a1e3792f8ecfe257">&#9670;&nbsp;</a></span>_EXTI_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00605">605</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16a403cab0f6fb9307d1bbc7ec2fb234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a403cab0f6fb9307d1bbc7ec2fb234">&#9670;&nbsp;</a></span>_EXTI_CR3_PBIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PBIS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B external interrupt sensitivity [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00648">648</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga908b98b14524d88800241e59d7bafe56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908b98b14524d88800241e59d7bafe56">&#9670;&nbsp;</a></span>_EXTI_CR3_PBIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PBIS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B external interrupt sensitivity [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00649">649</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga719916b0b5c9beaddd1d015f0f0391a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga719916b0b5c9beaddd1d015f0f0391a6">&#9670;&nbsp;</a></span>_EXTI_CR3_PBIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PBIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B external interrupt sensitivity [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00650">650</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga401df609b6afd632567dbfb6a7cd37d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401df609b6afd632567dbfb6a7cd37d6">&#9670;&nbsp;</a></span>_EXTI_CR3_PDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PDIS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D external interrupt sensitivity [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00651">651</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8921068e5e823fb5886ecad04859a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8921068e5e823fb5886ecad04859a12">&#9670;&nbsp;</a></span>_EXTI_CR3_PDIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PDIS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D external interrupt sensitivity [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00652">652</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1c0327af748d5c51a1589a24ea2ca03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c0327af748d5c51a1589a24ea2ca03f">&#9670;&nbsp;</a></span>_EXTI_CR3_PDIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_PDIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D external interrupt sensitivity [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00653">653</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6eeb82c3030cc99589bd0846ded324ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eeb82c3030cc99589bd0846ded324ce">&#9670;&nbsp;</a></span>_EXTI_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt control register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00614">614</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga77d3a1c8abe609873a8a3625a6bc42ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d3a1c8abe609873a8a3625a6bc42ca">&#9670;&nbsp;</a></span>_EXTI_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00606">606</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga472fd0c60fbf538a35f8e7d2da85ddfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472fd0c60fbf538a35f8e7d2da85ddfd">&#9670;&nbsp;</a></span>_EXTI_SR1_P0F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P0F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 0 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00657">657</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92919a06107e7c087dc9d896a8dabf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92919a06107e7c087dc9d896a8dabf29">&#9670;&nbsp;</a></span>_EXTI_SR1_P1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P1F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 1 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00658">658</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga32761778ae81ad946781d2feb1f552dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32761778ae81ad946781d2feb1f552dc">&#9670;&nbsp;</a></span>_EXTI_SR1_P2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P2F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 2 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00659">659</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9b48cd69a3577b045071fdff7130f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b48cd69a3577b045071fdff7130f58">&#9670;&nbsp;</a></span>_EXTI_SR1_P3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P3F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 3 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00660">660</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ecb54ebe99714f94838aad7c8dbd2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecb54ebe99714f94838aad7c8dbd2c5">&#9670;&nbsp;</a></span>_EXTI_SR1_P4F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P4F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 4 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00661">661</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3ceae158bd938f67d07ed90a1f21490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ceae158bd938f67d07ed90a1f21490">&#9670;&nbsp;</a></span>_EXTI_SR1_P5F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P5F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 5 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00662">662</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9915f563a2b252508b61e53f583bc928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9915f563a2b252508b61e53f583bc928">&#9670;&nbsp;</a></span>_EXTI_SR1_P6F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P6F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 6 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00663">663</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga199a999bc49e9b5e91499b0acbbab3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199a999bc49e9b5e91499b0acbbab3e9">&#9670;&nbsp;</a></span>_EXTI_SR1_P7F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_P7F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port 7 external interrupt flag </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00664">664</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68e92a2e5016a76f6245f248bb67b6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e92a2e5016a76f6245f248bb67b6d1">&#9670;&nbsp;</a></span>_EXTI_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00615">615</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c15e078b7be549a7590a9edb67e629d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c15e078b7be549a7590a9edb67e629d">&#9670;&nbsp;</a></span>_EXTI_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00607">607</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb3b4532d9c6736a4f30cfe2bf665935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3b4532d9c6736a4f30cfe2bf665935">&#9670;&nbsp;</a></span>_EXTI_SR2_PBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2_PBF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port B external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00667">667</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2cf247453cc8e7603240e8da28f0bb38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf247453cc8e7603240e8da28f0bb38">&#9670;&nbsp;</a></span>_EXTI_SR2_PDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2_PDF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Port D external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00668">668</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02b625e9ff3ad4a1eefd9669789ffb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b625e9ff3ad4a1eefd9669789ffb9a">&#9670;&nbsp;</a></span>_EXTI_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>External interrupt status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00616">616</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95b02c9549c0b2c0ffd21407561ec99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b02c9549c0b2c0ffd21407561ec99c">&#9670;&nbsp;</a></span>_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00458">458</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga641b9b38321993351e4a909a9fb0806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641b9b38321993351e4a909a9fb0806e">&#9670;&nbsp;</a></span>_FLASH_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00459">459</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2306166e4c273545023d9641c70b7339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2306166e4c273545023d9641c70b7339">&#9670;&nbsp;</a></span>_FLASH_CR1_FIX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_FIX&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Fixed Byte programming time [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00475">475</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf3a272d9f682bdb1d4c8a295d00ceb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a272d9f682bdb1d4c8a295d00ceb5c">&#9670;&nbsp;</a></span>_FLASH_CR1_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash Interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00476">476</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa6e5036159de774257d6ca677df91813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e5036159de774257d6ca677df91813">&#9670;&nbsp;</a></span>_FLASH_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00467">467</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3fff078309f8c4b04d498ddc146d9a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fff078309f8c4b04d498ddc146d9a20">&#9670;&nbsp;</a></span>_FLASH_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00460">460</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6a225aeb948a35602582787254e67d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a225aeb948a35602582787254e67d78">&#9670;&nbsp;</a></span>_FLASH_CR2_ERASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_ERASE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00483">483</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48bbc994af06896b2fe331b589821879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48bbc994af06896b2fe331b589821879">&#9670;&nbsp;</a></span>_FLASH_CR2_FPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_FPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00482">482</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7146141b80bb74607bda14db306953ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7146141b80bb74607bda14db306953ea">&#9670;&nbsp;</a></span>_FLASH_CR2_OPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_OPT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00485">485</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad58fcc102c73ee55f180f5987a47ae4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58fcc102c73ee55f180f5987a47ae4a">&#9670;&nbsp;</a></span>_FLASH_CR2_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_PRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00480">480</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga47675a162c7237544c9dd2499da51618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47675a162c7237544c9dd2499da51618">&#9670;&nbsp;</a></span>_FLASH_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00468">468</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5bfac4b26f23b23bfb4f563af4e393eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfac4b26f23b23bfb4f563af4e393eb">&#9670;&nbsp;</a></span>_FLASH_CR2_WPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_WPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00484">484</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf2cbee7ac10c6492d2fa3b9d2796d3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">&#9670;&nbsp;</a></span>_FLASH_DUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Data EEPROM unprotection key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00462">462</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e220dc48a0b8c12bf0ff819f4f994d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">&#9670;&nbsp;</a></span>_FLASH_DUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Data EEPROM unprotection key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00470">470</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2f2c0f361a341a0e8ae7b7699768f6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">&#9670;&nbsp;</a></span>_FLASH_IAPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00463">463</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga80704c60b5af853d5b1f16faa2d96b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80704c60b5af853d5b1f16faa2d96b2d">&#9670;&nbsp;</a></span>_FLASH_IAPSR_DUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_DUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Data EEPROM area unlocked flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00491">491</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga88ee1ee94759812ec3b3a279d9d741e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ee1ee94759812ec3b3a279d9d741e3">&#9670;&nbsp;</a></span>_FLASH_IAPSR_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_EOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>End of programming (write or erase operation) flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00490">490</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga85e2ce4e13c29128ef780e241eac06f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85e2ce4e13c29128ef780e241eac06f8">&#9670;&nbsp;</a></span>_FLASH_IAPSR_PUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_PUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash Program memory unlocked flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00489">489</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga10c09fdeac27aea39eeb49d42dc595d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c09fdeac27aea39eeb49d42dc595d5">&#9670;&nbsp;</a></span>_FLASH_IAPSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00471">471</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92afd00d0e8ad957255aa9387e779e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92afd00d0e8ad957255aa9387e779e0b">&#9670;&nbsp;</a></span>_FLASH_IAPSR_WR_PG_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_WR_PG_DIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Write attempted to protected page flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00488">488</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga659a44fd0291bd3b0ff615c0fb9f18af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">&#9670;&nbsp;</a></span>_FLASH_PUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash program memory unprotecting key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00461">461</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d17c0ad7272143724c535369189f937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d17c0ad7272143724c535369189f937">&#9670;&nbsp;</a></span>_FLASH_PUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Flash program memory unprotecting key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00469">469</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga652434952edf35361b67df1e7c003cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652434952edf35361b67df1e7c003cf1">&#9670;&nbsp;</a></span>_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>register for SPI control </p>
<p>I2C struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01305">1305</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1a166db6841a2da3b5326a1c85d2dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a166db6841a2da3b5326a1c85d2dae">&#9670;&nbsp;</a></span>_I2C_CCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01318">1318</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa222c8fa7baaccab63e53d8923de1962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa222c8fa7baaccab63e53d8923de1962">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01427">1427</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabd90bf57d31e7a0fc8253c12a86f8ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd90bf57d31e7a0fc8253c12a86f8ee7">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01428">1428</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7f55b305c4da1f1514840a2b33a21fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f55b305c4da1f1514840a2b33a21fa1">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01429">1429</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa1043a16eb2d56e74495ce7f524c28a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1043a16eb2d56e74495ce7f524c28a5">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01430">1430</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga840dba751431a29cd4c45ac61a138a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga840dba751431a29cd4c45ac61a138a22">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01431">1431</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga07fd6de89963a3814050fd69b19fe64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07fd6de89963a3814050fd69b19fe64b">&#9670;&nbsp;</a></span>_I2C_CCRH_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_DUTY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Fast mode duty cycle [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01433">1433</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e58fa58597e36f566cde770a4ce70df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e58fa58597e36f566cde770a4ce70df">&#9670;&nbsp;</a></span>_I2C_CCRH_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_FS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Master mode selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01434">1434</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3195eafb353b4fa0fb318321b94074cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3195eafb353b4fa0fb318321b94074cb">&#9670;&nbsp;</a></span>_I2C_CCRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01335">1335</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff34045e4691af531348744328f8f19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff34045e4691af531348744328f8f19a">&#9670;&nbsp;</a></span>_I2C_CCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01317">1317</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0d600a878a58f3ce77af6502787d9db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d600a878a58f3ce77af6502787d9db5">&#9670;&nbsp;</a></span>_I2C_CCRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock control register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01334">1334</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f2931a5b93d432193b1c694ff8a30b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2931a5b93d432193b1c694ff8a30b9">&#9670;&nbsp;</a></span>_I2C_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01306">1306</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga05da5ea41075c0658b5f7260bee2f8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05da5ea41075c0658b5f7260bee2f8df">&#9670;&nbsp;</a></span>_I2C_CR1_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_ENGC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C General call enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01342">1342</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53a4b817794bd6659af808acb3d029a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a4b817794bd6659af808acb3d029a7">&#9670;&nbsp;</a></span>_I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_NOSTRETCH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Clock stretching disable (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01343">1343</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga57fc2e5ea5c5692229ced4a19949d963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57fc2e5ea5c5692229ced4a19949d963">&#9670;&nbsp;</a></span>_I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01340">1340</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga717418aca058678340babf80920fcd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717418aca058678340babf80920fcd48">&#9670;&nbsp;</a></span>_I2C_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01323">1323</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga70111f44c2d04e68b193ccd1ea2c0fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">&#9670;&nbsp;</a></span>_I2C_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01307">1307</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab6465d48fb5d146b171f8d75182c4199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6465d48fb5d146b171f8d75182c4199">&#9670;&nbsp;</a></span>_I2C_CR2_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_ACK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Acknowledge enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01348">1348</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20d38185ad6d8d9985d6e68c0c1b9dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20d38185ad6d8d9985d6e68c0c1b9dba">&#9670;&nbsp;</a></span>_I2C_CR2_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_POS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Acknowledge position (for data reception) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01349">1349</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0d83eb7669d4e4248be3dfe4ec60bfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">&#9670;&nbsp;</a></span>_I2C_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01324">1324</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c58c6c090c567a316aa95d2013a7fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c58c6c090c567a316aa95d2013a7fb6">&#9670;&nbsp;</a></span>_I2C_CR2_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_START&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Start generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01346">1346</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1f7ef1e831e69d4e2dabc7ec22d01dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">&#9670;&nbsp;</a></span>_I2C_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_STOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Stop generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01347">1347</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9bd73cb458867d9c5a388ea1787d0743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd73cb458867d9c5a388ea1787d0743">&#9670;&nbsp;</a></span>_I2C_CR2_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_SWRST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Software reset [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01351">1351</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8918e9208528a94e457c29fcb46db4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8918e9208528a94e457c29fcb46db4f">&#9670;&nbsp;</a></span>_I2C_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01312">1312</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad54a55d3f2d409dad7434aa1aa9ba0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">&#9670;&nbsp;</a></span>_I2C_DR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C data register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01329">1329</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf8d48c46a717b1cee08069dbc9903ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d48c46a717b1cee08069dbc9903ad6">&#9670;&nbsp;</a></span>_I2C_FREQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Frequency register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01308">1308</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55e0309b921d45e1e64edb125bdc9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e0309b921d45e1e64edb125bdc9c16">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01354">1354</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6715171647d87e10b58085e765c7ab39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6715171647d87e10b58085e765c7ab39">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01355">1355</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4c148caf699520646d8e266adb31777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c148caf699520646d8e266adb31777">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01356">1356</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac1854ac07ddb027af4932fb91794e6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1854ac07ddb027af4932fb91794e6a9">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01357">1357</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff75f68d3481a4bb8b951ac13716f9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff75f68d3481a4bb8b951ac13716f9ba">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01358">1358</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga96299b1afc8d432666ed4f8689efd5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96299b1afc8d432666ed4f8689efd5c8">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01359">1359</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabf5a10c7c14ba26471d421bc2b7fd268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5a10c7c14ba26471d421bc2b7fd268">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01360">1360</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e29ba197771d0483a654ffd555d6ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e29ba197771d0483a654ffd555d6ef7">&#9670;&nbsp;</a></span>_I2C_FREQR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Frequency register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01325">1325</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3136622895b986271aba1e3a4d4c0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3136622895b986271aba1e3a4d4c0f0">&#9670;&nbsp;</a></span>_I2C_ITR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interrupt register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01316">1316</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaefcbdf00caf2a1c2197bb051737ac787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefcbdf00caf2a1c2197bb051737ac787">&#9670;&nbsp;</a></span>_I2C_ITR_ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITBUFEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Buffer interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01423">1423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga960d89d9b78c102d7a64bddc67c68dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960d89d9b78c102d7a64bddc67c68dff">&#9670;&nbsp;</a></span>_I2C_ITR_ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITERREN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Error interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01421">1421</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga787cd254e3eec54ae18dabb3cd3cd225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787cd254e3eec54ae18dabb3cd3cd225">&#9670;&nbsp;</a></span>_I2C_ITR_ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITEVTEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Event interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01422">1422</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga145eedd92c93ccc2bdaba27220e447c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145eedd92c93ccc2bdaba27220e447c3">&#9670;&nbsp;</a></span>_I2C_ITR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interrupt register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01333">1333</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7d64888be43da117a63d2b33ded17214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d64888be43da117a63d2b33ded17214">&#9670;&nbsp;</a></span>_I2C_OAR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01310">1310</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadfe5c1601dce1f103ec5d0d260810a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe5c1601dce1f103ec5d0d260810a3f">&#9670;&nbsp;</a></span>_I2C_OAR1H_ADD1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_ADD1_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [8]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01376">1376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2c3c0bfe67dc17e198fa73e551dc461e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c3c0bfe67dc17e198fa73e551dc461e">&#9670;&nbsp;</a></span>_I2C_OAR1H_ADD1_8_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_ADD1_8_9&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [9:8] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01375">1375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2c95c72dc9f311b39e60200149e27835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c95c72dc9f311b39e60200149e27835">&#9670;&nbsp;</a></span>_I2C_OAR1H_ADD1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_ADD1_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [9]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01377">1377</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8a384031d086de8e4d916ed864f7433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8a384031d086de8e4d916ed864f7433">&#9670;&nbsp;</a></span>_I2C_OAR1H_ADDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_ADDCONF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Address mode configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01379">1379</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga403ef69ccbf2c7d84a195e9df131a0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403ef69ccbf2c7d84a195e9df131a0be">&#9670;&nbsp;</a></span>_I2C_OAR1H_ADDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_ADDMODE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C 7-/10-bit addressing mode (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01380">1380</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf264a7ecc47b81208274d51326022b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf264a7ecc47b81208274d51326022b32">&#9670;&nbsp;</a></span>_I2C_OAR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01327">1327</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad54b1e15a1e7d472512cd44a53b1ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54b1e15a1e7d472512cd44a53b1ffeb">&#9670;&nbsp;</a></span>_I2C_OAR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01309">1309</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3fac2afa343d4ca3c9067f4a38a35f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3fac2afa343d4ca3c9067f4a38a35f0">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [0] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01364">1364</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad8783448d39b656d48f6f9c3cb53eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad8783448d39b656d48f6f9c3cb53eda">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01365">1365</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga09326a9839bcc0d6d1a2c5eeda4cc882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09326a9839bcc0d6d1a2c5eeda4cc882">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28f92a503a4c0199ab1c6cc21a862512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f92a503a4c0199ab1c6cc21a862512">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01367">1367</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7021955af97811c3483f658688c88e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7021955af97811c3483f658688c88e80">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01368">1368</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf63072edf0b530c6920b86beb9fc6498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf63072edf0b530c6920b86beb9fc6498">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01369">1369</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab07a426c7cbca4efe29b3f97efb7dc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07a426c7cbca4efe29b3f97efb7dc99">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01370">1370</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa986701d5af2ea99c9424fa9ffddb445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa986701d5af2ea99c9424fa9ffddb445">&#9670;&nbsp;</a></span>_I2C_OAR1L_ADD1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_ADD1_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 1 [7]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01371">1371</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga271efecc19ade61af8495b9b9567bcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga271efecc19ade61af8495b9b9567bcf2">&#9670;&nbsp;</a></span>_I2C_OAR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01326">1326</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga45dcbcb2121e463c3988d921ba365200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45dcbcb2121e463c3988d921ba365200">&#9670;&nbsp;</a></span>_I2C_OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01311">1311</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaddfa7437cff47c7bfca69e96e9f479c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddfa7437cff47c7bfca69e96e9f479c6">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01384">1384</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga65fa7e7bb900897561bb08c10793fe9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65fa7e7bb900897561bb08c10793fe9e">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01385">1385</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae0cb876ee27cce66ee877dd49713330c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cb876ee27cce66ee877dd49713330c">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01386">1386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaecdcae1a0790401db8610f7c438da066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecdcae1a0790401db8610f7c438da066">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabfbeeaae07f6cb2932d0a4144e4001c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbeeaae07f6cb2932d0a4144e4001c1">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01388">1388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf4e21d9fb9dcb152f1cc3756db27962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4e21d9fb9dcb152f1cc3756db27962">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01389">1389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83b4ebc0cbefa0cc4187ec6df09fb8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b4ebc0cbefa0cc4187ec6df09fb8eb">&#9670;&nbsp;</a></span>_I2C_OAR2_ADD2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ADD2_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Interface address 2 [7]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01390">1390</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee85662fc752a5bd811b274a0593405a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee85662fc752a5bd811b274a0593405a">&#9670;&nbsp;</a></span>_I2C_OAR2_ENDUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_ENDUAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Dual addressing mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01383">1383</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2aa29ed4a665d60b19d11202fa88552b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa29ed4a665d60b19d11202fa88552b">&#9670;&nbsp;</a></span>_I2C_OAR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C own address register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01328">1328</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a2eb9d4c886151585978f66fd80f4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a2eb9d4c886151585978f66fd80f4d2">&#9670;&nbsp;</a></span>_I2C_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01313">1313</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2bea03d1541e84f0972d634857f78599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bea03d1541e84f0972d634857f78599">&#9670;&nbsp;</a></span>_I2C_SR1_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_ADD10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C 10-bit header sent (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01396">1396</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga151f4fcca0d3569670102866047b93ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151f4fcca0d3569670102866047b93ca">&#9670;&nbsp;</a></span>_I2C_SR1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_ADDR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Address sent (Master mode) / matched (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01394">1394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga153b9f25f8cc0e90fea7dced9ba3fd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153b9f25f8cc0e90fea7dced9ba3fd47">&#9670;&nbsp;</a></span>_I2C_SR1_BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_BTF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Byte transfer finished [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01395">1395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab2867dfbe04d633919aa334bc17315b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2867dfbe04d633919aa334bc17315b6">&#9670;&nbsp;</a></span>_I2C_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01330">1330</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1f7e95ef4e19a51972ea94537a46293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f7e95ef4e19a51972ea94537a46293">&#9670;&nbsp;</a></span>_I2C_SR1_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Data register not empty (receivers) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01399">1399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8dfd8349f9803d6b9cd5dfa19cda9f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfd8349f9803d6b9cd5dfa19cda9f31">&#9670;&nbsp;</a></span>_I2C_SR1_SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_SB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Start bit (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01393">1393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga119c77e9be83e7587aad4c61e055672d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119c77e9be83e7587aad4c61e055672d">&#9670;&nbsp;</a></span>_I2C_SR1_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_STOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Stop detection (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01397">1397</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf9a9532cc7241e0c8289bbcfb3f7c7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">&#9670;&nbsp;</a></span>_I2C_SR1_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Data register empty (transmitters) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01400">1400</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafe3c89059c4294e39a47011444ae4a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3c89059c4294e39a47011444ae4a29">&#9670;&nbsp;</a></span>_I2C_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01314">1314</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8fdbf23fc678f8647e52915c75efa69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdbf23fc678f8647e52915c75efa69d">&#9670;&nbsp;</a></span>_I2C_SR2_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_AF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Acknowledge failure [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01405">1405</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga879d56385a8363fbddd16affd82129ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879d56385a8363fbddd16affd82129ca">&#9670;&nbsp;</a></span>_I2C_SR2_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_ARLO&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Arbitration lost (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01404">1404</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3981da9c4f9f92781f9cbf04b946a97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3981da9c4f9f92781f9cbf04b946a97b">&#9670;&nbsp;</a></span>_I2C_SR2_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_BERR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Bus error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01403">1403</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga121aba1dba1dfd0f13d8d26512c60266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121aba1dba1dfd0f13d8d26512c60266">&#9670;&nbsp;</a></span>_I2C_SR2_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_OVR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Overrun/underrun [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01406">1406</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed40504a91b659f709803ec2c644c9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed40504a91b659f709803ec2c644c9ed">&#9670;&nbsp;</a></span>_I2C_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01331">1331</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb32aaa99872c646020f778ec5f3face"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb32aaa99872c646020f778ec5f3face">&#9670;&nbsp;</a></span>_I2C_SR2_WUFH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_WUFH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Wakeup from Halt [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01408">1408</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab223d9454cd6f0158a216a4b9bbb9027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab223d9454cd6f0158a216a4b9bbb9027">&#9670;&nbsp;</a></span>_I2C_SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01315">1315</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02ec0da1f47bea2dca015372635a9699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ec0da1f47bea2dca015372635a9699">&#9670;&nbsp;</a></span>_I2C_SR3_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_BUSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Bus busy [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01413">1413</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4746414bd3d3f891d96706aa167513e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4746414bd3d3f891d96706aa167513e6">&#9670;&nbsp;</a></span>_I2C_SR3_DUALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_DUALF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Dual flag (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01418">1418</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaafbf7fd5045de678e44dd37cbebfc9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafbf7fd5045de678e44dd37cbebfc9a4">&#9670;&nbsp;</a></span>_I2C_SR3_GENCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_GENCALL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C General call header (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01416">1416</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5e71c9c886881a13c39224836392bbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e71c9c886881a13c39224836392bbc0">&#9670;&nbsp;</a></span>_I2C_SR3_MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_MSL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Master/Slave [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01412">1412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1104c7b3464a5cc2e608fc1efe01f977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1104c7b3464a5cc2e608fc1efe01f977">&#9670;&nbsp;</a></span>_I2C_SR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Status register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01332">1332</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2815e70b85db023afd663e0b000f19c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2815e70b85db023afd663e0b000f19c8">&#9670;&nbsp;</a></span>_I2C_SR3_TRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_TRA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Transmitter/Receiver [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01414">1414</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga618f31047ebb9762715495558836fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618f31047ebb9762715495558836fc5f">&#9670;&nbsp;</a></span>_I2C_TRISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C rise time register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01319">1319</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bc8f4690acc04eb606cad04b7915fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc8f4690acc04eb606cad04b7915fa5">&#9670;&nbsp;</a></span>_I2C_TRISER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C rise time register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01336">1336</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2c03c6a8d86c08878bd9139e83e87ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c03c6a8d86c08878bd9139e83e87ae">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01437">1437</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae0add208d1d531725fd7d5e6e76121c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0add208d1d531725fd7d5e6e76121c6">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01438">1438</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae3a7abd21e01e15964504fc86fa235bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a7abd21e01e15964504fc86fa235bb">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01439">1439</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga51c1ed96705f9efe1355f0355d454fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c1ed96705f9efe1355f0355d454fed">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01440">1440</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1e90e7b9426527ff254f6a8be3be1a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e90e7b9426527ff254f6a8be3be1a89">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01441">1441</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa20711891c3aa173021391eaca6e78c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20711891c3aa173021391eaca6e78c2">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01442">1442</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac07bc8c9fe49f1fa6d7c012cdee94163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac07bc8c9fe49f1fa6d7c012cdee94163">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01443">1443</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga698008bf28582986c8fe2f6447acdc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698008bf28582986c8fe2f6447acdc7c">&#9670;&nbsp;</a></span>_ITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03360">3360</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga367b681dc479c8ee39f4e76b5ed55af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367b681dc479c8ee39f4e76b5ed55af5">&#9670;&nbsp;</a></span>_ITC_SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 1/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03361">3361</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c6b7d75b0394e72f748257537f77c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c6b7d75b0394e72f748257537f77c3a">&#9670;&nbsp;</a></span>_ITC_SPR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 1/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03372">3372</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20b3f2fc312c3c2a4a587933d3a2456e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20b3f2fc312c3c2a4a587933d3a2456e">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03384">3384</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga684c8ef814e8d92ebde894ed8e2f26ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684c8ef814e8d92ebde894ed8e2f26ee">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03385">3385</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c42a8de663194ab4fe73e672b55963f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c42a8de663194ab4fe73e672b55963f">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03386">3386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad80e01c187e0733153b06d27add42122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80e01c187e0733153b06d27add42122">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03387">3387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9cc670aeb2e09d3a92234f613e03bace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc670aeb2e09d3a92234f613e03bace">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03388">3388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4477957244846dfd69e3eeb845797755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4477957244846dfd69e3eeb845797755">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03389">3389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga07eada758494172adef7affc15bafc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07eada758494172adef7affc15bafc23">&#9670;&nbsp;</a></span>_ITC_SPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 2/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03362">3362</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a68033a4995662ffe1eb6f4a1bba41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">&#9670;&nbsp;</a></span>_ITC_SPR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 2/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03373">3373</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabb5a740f514634089ee3cb04fa985c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5a740f514634089ee3cb04fa985c5d">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03393">3393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf1539c97921a10240573de8595527338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1539c97921a10240573de8595527338">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03394">3394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c61b6c73086e891b241ad47cd2737a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c61b6c73086e891b241ad47cd2737a7">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03395">3395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c91deffcd4776dd71dee8ca38aecb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c91deffcd4776dd71dee8ca38aecb99">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03397">3397</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7741807231037b413a5af4dbc5f3a513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7741807231037b413a5af4dbc5f3a513">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03398">3398</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac5ab75c9fbb51272edbe71faddb1335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ab75c9fbb51272edbe71faddb1335e">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03399">3399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5703611bae568ed4e46d770aa6e9bb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5703611bae568ed4e46d770aa6e9bb64">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03400">3400</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa5728d5bb45962853e42e6ed007ffd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5728d5bb45962853e42e6ed007ffd6c">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03401">3401</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f8edaa494acb78b2f2f15b3c9edf74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8edaa494acb78b2f2f15b3c9edf74d">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03402">3402</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5d81daa3a39664da4b2460f6e2d6aa02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">&#9670;&nbsp;</a></span>_ITC_SPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 3/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03363">3363</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf31d3e75b89b5bd0efdf2ac12faca114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">&#9670;&nbsp;</a></span>_ITC_SPR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 3/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03374">3374</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d46eb9d96707d2013613a2a39d64783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d46eb9d96707d2013613a2a39d64783">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03411">3411</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga39eeafc047c880119c1d5ef669d98e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39eeafc047c880119c1d5ef669d98e50">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03412">3412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8048512d5900e6dad02e1a59f4f23a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8048512d5900e6dad02e1a59f4f23a96">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03413">3413</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga686adf2602c3496df317ae70d56ac869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686adf2602c3496df317ae70d56ac869">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03414">3414</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf91c8e599db8fb13d834e92bb246e1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91c8e599db8fb13d834e92bb246e1f0">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03415">3415</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6b7fec6ca31586d8de402ecf0cc08e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b7fec6ca31586d8de402ecf0cc08e89">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03416">3416</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e10fdbc731fa381539d260d263267d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e10fdbc731fa381539d260d263267d5">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03405">3405</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8dfafa9ce773617f414c2f4f8627bede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfafa9ce773617f414c2f4f8627bede">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03406">3406</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2ef977e61be38ee567e548b8dd85af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef977e61be38ee567e548b8dd85af37">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03407">3407</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga81103aca38189a00e03fc69eed40fb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81103aca38189a00e03fc69eed40fb9a">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03408">3408</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf5b1aeefc0dc2f21f6f2beafbab70050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5b1aeefc0dc2f21f6f2beafbab70050">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03409">3409</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga657bd48c1982a779ff09413893883649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657bd48c1982a779ff09413893883649">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03410">3410</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ddc1ed491c3fd780418d592f14247b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddc1ed491c3fd780418d592f14247b8">&#9670;&nbsp;</a></span>_ITC_SPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 4/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03364">3364</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaba9e7b662438863dc20111d417353b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9e7b662438863dc20111d417353b13">&#9670;&nbsp;</a></span>_ITC_SPR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 4/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03375">3375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga788c12947e79fc99755f78be561cc6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga788c12947e79fc99755f78be561cc6da">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03419">3419</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga507faf88fd2e5528f88851ac9fb58640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga507faf88fd2e5528f88851ac9fb58640">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03420">3420</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8bde8839face988174f38c5c129ccdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bde8839face988174f38c5c129ccdf3">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03421">3421</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga255e876f3eb0392f94bd278a2569d922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga255e876f3eb0392f94bd278a2569d922">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03422">3422</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6d4c84b06c8ce434e28ab2f418090aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4c84b06c8ce434e28ab2f418090aa3">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03423">3423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9590854ab8fffbaaa0eaead3565d529c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9590854ab8fffbaaa0eaead3565d529c">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03424">3424</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bf8c36061ce0d799cdb68b9a7ef3f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf8c36061ce0d799cdb68b9a7ef3f12">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03425">3425</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaacc018c6829fd741532d8ed28c354547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc018c6829fd741532d8ed28c354547">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03426">3426</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6cf1643f99876955751bab330299befc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf1643f99876955751bab330299befc">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03427">3427</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga69a9034b7a1a6a326df6134c73436941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a9034b7a1a6a326df6134c73436941">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03428">3428</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf885ca8b9d889f0294871dd2cec5dbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf885ca8b9d889f0294871dd2cec5dbe5">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03429">3429</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7eb8122c0b04795b530cd3005fd861c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb8122c0b04795b530cd3005fd861c8">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03430">3430</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48ccf0ac1f9ea89dbe1fa37de67426b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">&#9670;&nbsp;</a></span>_ITC_SPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 5/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03365">3365</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac032a4c32fbbe53d913ef2e7baa127e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac032a4c32fbbe53d913ef2e7baa127e4">&#9670;&nbsp;</a></span>_ITC_SPR5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 5/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03376">3376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga91553df8bba8e364881ba05b3e5dfd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91553df8bba8e364881ba05b3e5dfd74">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03434">3434</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0a0a367a7ec947969ace1b22aa341e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0a367a7ec947969ace1b22aa341e98">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03435">3435</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3c79ab702fa418cc5345acf5666a05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c79ab702fa418cc5345acf5666a05c">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03436">3436</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga420d208dc3cb9c70b1a12bfd77da474b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420d208dc3cb9c70b1a12bfd77da474b">&#9670;&nbsp;</a></span>_ITC_SPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 6/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03366">3366</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga933e07fe969af04d1788bde095d544ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga933e07fe969af04d1788bde095d544ad">&#9670;&nbsp;</a></span>_ITC_SPR6_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 6/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03377">3377</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga45220e487702efe5e4e62b2c22a3e286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45220e487702efe5e4e62b2c22a3e286">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03439">3439</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3f9d1e7094ac9e05c619bd4f6ae552c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f9d1e7094ac9e05c619bd4f6ae552c">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03440">3440</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga752e4a664caa59118f628dcef7d81f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga752e4a664caa59118f628dcef7d81f92">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03441">3441</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e1bf9b062d181ea7ec6ce464de84042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1bf9b062d181ea7ec6ce464de84042">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03442">3442</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa31c818420132f1c1252ab6a16964d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa31c818420132f1c1252ab6a16964d31">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03443">3443</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga891e8bbd278220ec0c119f6f1c72a515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891e8bbd278220ec0c119f6f1c72a515">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03444">3444</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5d6f192bd1ae0d9dc343c6f9593be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d6f192bd1ae0d9dc343c6f9593be09">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03445">3445</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga07922029668d1e5cd7b54327c6d8bd5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07922029668d1e5cd7b54327c6d8bd5c">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03446">3446</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8ead1d02078362b22810b9877b3494a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ead1d02078362b22810b9877b3494a">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03447">3447</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga328e92977f925591fb57f5b918bbd456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328e92977f925591fb57f5b918bbd456">&#9670;&nbsp;</a></span>_ITC_SPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 7/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03367">3367</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ebd827cc7c14075cfde917df65afc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebd827cc7c14075cfde917df65afc64">&#9670;&nbsp;</a></span>_ITC_SPR7_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 7/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03378">3378</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga94ac28cf8e66e23e0d775ebdcf18d434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ac28cf8e66e23e0d775ebdcf18d434">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03452">3452</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf80fc7db3c7e8118820177475b3f0b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80fc7db3c7e8118820177475b3f0b9e">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03453">3453</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0b8ffb6f75c3a95de74a9eb2fff26829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8ffb6f75c3a95de74a9eb2fff26829">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03454">3454</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga558d9205ba54d2cc25816c100d6c4823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558d9205ba54d2cc25816c100d6c4823">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03455">3455</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga61d41a1cd2c283edebbe43c9ad85fb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61d41a1cd2c283edebbe43c9ad85fb00">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03456">3456</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9bc96be209517a3af3c348fc3482fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc96be209517a3af3c348fc3482fdcf">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03457">3457</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga42e55c11a1eae803624c4a7e38cd79c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e55c11a1eae803624c4a7e38cd79c6">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03458">3458</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad7e8395146065c304f285ee6fb7b3a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8395146065c304f285ee6fb7b3a8a">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03459">3459</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95b12f2779e9bd3a72087a505c5f0460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b12f2779e9bd3a72087a505c5f0460">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03460">3460</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga52a4cc4405f1e3ce8d1763d5da488b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">&#9670;&nbsp;</a></span>_ITC_SPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 8/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03368">3368</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59420d1c7bde78f40459a4387d07c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59420d1c7bde78f40459a4387d07c4a6">&#9670;&nbsp;</a></span>_ITC_SPR8_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt priority register 8/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03379">3379</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac64405073e520d2492ad07763a778632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64405073e520d2492ad07763a778632">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03463">3463</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga94072efe17587735b616c44e4995cf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94072efe17587735b616c44e4995cf9f">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03464">3464</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d74a148e3d49fd15d34daec2647ecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d74a148e3d49fd15d34daec2647ecdc">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03465">3465</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7b05aaf18f65b0246dea0362ac8beffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b05aaf18f65b0246dea0362ac8beffe">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03466">3466</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac167fd77d4dfc0efbb2de61b482e2a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac167fd77d4dfc0efbb2de61b482e2a2d">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03467">3467</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5fd8380bb80a46ecbec30708acab512f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd8380bb80a46ecbec30708acab512f">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03468">3468</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeab11bc629203f764f7b31ee4d07aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab11bc629203f764f7b31ee4d07aa6d">&#9670;&nbsp;</a></span>_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00915">915</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f911b06b6c2ea8bf5e72f7561c2ef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">&#9670;&nbsp;</a></span>_IWDG_KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00916">916</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac897c65f7befd920ae94773a9e23f13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac897c65f7befd920ae94773a9e23f13d">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_ACCESS&#160;&#160;&#160;((uint8_t) 0x55)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00927">927</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaadcbdb8461dab29c7c57082b27d4410f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadcbdb8461dab29c7c57082b27d4410f">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_ENABLE&#160;&#160;&#160;((uint8_t) 0xCC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00925">925</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga528dd431d16c44bc5617b969e62f200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga528dd431d16c44bc5617b969e62f200d">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_REFRESH&#160;&#160;&#160;((uint8_t) 0xAA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog refresh. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00926">926</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9db1f6ea905cc7afda429d913b90b2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db1f6ea905cc7afda429d913b90b2b9">&#9670;&nbsp;</a></span>_IWDG_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00917">917</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab3a38adcbc39ff111eeabe25941b35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3a38adcbc39ff111eeabe25941b35d">&#9670;&nbsp;</a></span>_IWDG_PR_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00930">930</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafabc6debdf40469bcf2a2242253fdb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabc6debdf40469bcf2a2242253fdb42">&#9670;&nbsp;</a></span>_IWDG_PR_PRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00931">931</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3135f28c42b81733a637fc16be9675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3135f28c42b81733a637fc16be9675f">&#9670;&nbsp;</a></span>_IWDG_PR_PRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00932">932</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2a82614b5287a2c84a9ff56dca001b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a82614b5287a2c84a9ff56dca001b41">&#9670;&nbsp;</a></span>_IWDG_PR_PRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00933">933</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3e308017bceb71e0a744efe4d34de6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e308017bceb71e0a744efe4d34de6a5">&#9670;&nbsp;</a></span>_IWDG_PR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00921">921</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b9a49f1bb7940087c77b12304fe9364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9a49f1bb7940087c77b12304fe9364">&#9670;&nbsp;</a></span>_IWDG_RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Reload register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00918">918</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga656171bb413ef9421fdc289808a4ebe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656171bb413ef9421fdc289808a4ebe9">&#9670;&nbsp;</a></span>_IWDG_RLR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Reload register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00922">922</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e9923c7a6fdc9555d181bba675084a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9923c7a6fdc9555d181bba675084a8">&#9670;&nbsp;</a></span>_PORT_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port control register 1 reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00389">389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga90f640195df00b22a5c2dc2aada9b0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f640195df00b22a5c2dc2aada9b0ce">&#9670;&nbsp;</a></span>_PORT_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port control register 2 reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00390">390</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaab54fa8da2b3f5774fda6c37d0f4326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab54fa8da2b3f5774fda6c37d0f4326">&#9670;&nbsp;</a></span>_PORT_DDR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_DDR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port direction register reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00388">388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c135f66cd3457c165de8417c8ce30f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c135f66cd3457c165de8417c8ce30f3">&#9670;&nbsp;</a></span>_PORT_ODR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_ODR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port output register reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00387">387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafdf0fd8e95a02859b5dddebc0c6888b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf0fd8e95a02859b5dddebc0c6888b5">&#9670;&nbsp;</a></span>_PORT_PIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00394">394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c1630e28e272ab2583f2818775b267c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1630e28e272ab2583f2818775b267c">&#9670;&nbsp;</a></span>_PORT_PIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00395">395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1dc29d07f2f157b3379f6fb8793966c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc29d07f2f157b3379f6fb8793966c0">&#9670;&nbsp;</a></span>_PORT_PIN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00396">396</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac297ba2a0f728978270068f807151d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac297ba2a0f728978270068f807151d33">&#9670;&nbsp;</a></span>_PORT_PIN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00397">397</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">&#9670;&nbsp;</a></span>_PORT_PIN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00398">398</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga06906795786eb83d272ba6ef5632aa3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06906795786eb83d272ba6ef5632aa3d">&#9670;&nbsp;</a></span>_PORT_PIN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00399">399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed70079bee0ac10eb65de61a40e30384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed70079bee0ac10eb65de61a40e30384">&#9670;&nbsp;</a></span>_PORT_PIN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00400">400</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae95f30db839768da616bc9d7674b6ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95f30db839768da616bc9d7674b6ff3">&#9670;&nbsp;</a></span>_PORT_PIN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00401">401</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1eef30a65b7daa456f9368396c29f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1eef30a65b7daa456f9368396c29f00">&#9670;&nbsp;</a></span>_PXS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(_PXS_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02943">2943</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00e0d65d3e85f6d4712800cecd3a892c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e0d65d3e85f6d4712800cecd3a892c">&#9670;&nbsp;</a></span>_PXS_CKCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Clock Control Register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02950">2950</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaecf92eb51bf4f0903863f1eefffd24aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf92eb51bf4f0903863f1eefffd24aa">&#9670;&nbsp;</a></span>_PXS_CKCR1_ANADEAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_ANADEAD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense ensure UP-PASS deadtime using analog delay [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03088">3088</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga38e7b0271dfd7ad09650640434191598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e7b0271dfd7ad09650640434191598">&#9670;&nbsp;</a></span>_PXS_CKCR1_INCPHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_INCPHASE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Increase length of UP and PASS by 1/2 clock cycle [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03087">3087</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga086329160b154471111f15ff76ca99f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086329160b154471111f15ff76ca99f5">&#9670;&nbsp;</a></span>_PXS_CKCR1_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_PRESC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Conversion in progress flag [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03090">3090</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad0be8328d6dbea16bb7713e6d86e5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0be8328d6dbea16bb7713e6d86e5cc">&#9670;&nbsp;</a></span>_PXS_CKCR1_PRESC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_PRESC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Conversion in progress flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03091">3091</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf3b1f35379b7988df520430719999fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b1f35379b7988df520430719999fa4">&#9670;&nbsp;</a></span>_PXS_CKCR1_PRESC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_PRESC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Conversion in progress flag [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03092">3092</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga458b5bc1ef205b187d73bb6b277631ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458b5bc1ef205b187d73bb6b277631ce">&#9670;&nbsp;</a></span>_PXS_CKCR1_PRESC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_PRESC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Conversion in progress flag [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03093">3093</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5febf067988d309e93bc3d3b1f927790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5febf067988d309e93bc3d3b1f927790">&#9670;&nbsp;</a></span>_PXS_CKCR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Clock Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03022">3022</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad7bfacb4630f12ed77380030af40d036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7bfacb4630f12ed77380030af40d036">&#9670;&nbsp;</a></span>_PXS_CKCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Clock Control Register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02951">2951</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3128d0855a63c14d2046afe81ce8cd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3128d0855a63c14d2046afe81ce8cd3b">&#9670;&nbsp;</a></span>_PXS_CKCR2_PASSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_PASSLEN&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of PASS phase [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03097">3097</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga73ff7f7ece0773c522b6066d68927836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ff7f7ece0773c522b6066d68927836">&#9670;&nbsp;</a></span>_PXS_CKCR2_PASSLEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_PASSLEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of PASS phase [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03098">3098</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa15a68713b9e80413422863a0ba986f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15a68713b9e80413422863a0ba986f9">&#9670;&nbsp;</a></span>_PXS_CKCR2_PASSLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_PASSLEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of PASS phase [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03099">3099</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga94eec2af15e0178d3e0c0de6a40fe0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94eec2af15e0178d3e0c0de6a40fe0d5">&#9670;&nbsp;</a></span>_PXS_CKCR2_PASSLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_PASSLEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of PASS phase [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03100">3100</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c05dab340d641e2b1ab25f4833150db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c05dab340d641e2b1ab25f4833150db">&#9670;&nbsp;</a></span>_PXS_CKCR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Clock Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03023">3023</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga75b3796e5b709d8bd52617707d761a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b3796e5b709d8bd52617707d761a60">&#9670;&nbsp;</a></span>_PXS_CKCR2_UPLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_UPLEN&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of UP phase [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03102">3102</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga88664f3496216515306c49117d34d92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88664f3496216515306c49117d34d92b">&#9670;&nbsp;</a></span>_PXS_CKCR2_UPLEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_UPLEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of UP phase [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03103">3103</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadb5be906532c315732558a11917ee6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb5be906532c315732558a11917ee6ff">&#9670;&nbsp;</a></span>_PXS_CKCR2_UPLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_UPLEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of UP phase [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03104">3104</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3283c59bd2aa596ee47b2fc5f02ed301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3283c59bd2aa596ee47b2fc5f02ed301">&#9670;&nbsp;</a></span>_PXS_CKCR2_UPLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_UPLEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Length of UP phase [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03105">3105</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53bc41beb2795879628a3cfdf7d29735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53bc41beb2795879628a3cfdf7d29735">&#9670;&nbsp;</a></span>_PXS_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02944">2944</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad77333ec32af3c78773693387fe0d79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad77333ec32af3c78773693387fe0d79a">&#9670;&nbsp;</a></span>_PXS_CR1_LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1_LOW_POWER&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Low power mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03050">3050</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaabb120936b950a174bcaaff36ea5349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabb120936b950a174bcaaff36ea5349">&#9670;&nbsp;</a></span>_PXS_CR1_PXSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1_PXSEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03052">3052</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98e3858884cecfad04860600333affb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e3858884cecfad04860600333affb6">&#9670;&nbsp;</a></span>_PXS_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03018">3018</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9a8cc6651739df13c01e589058befc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a8cc6651739df13c01e589058befc0">&#9670;&nbsp;</a></span>_PXS_CR1_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1_START&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Start conversion [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03051">3051</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ce5722d39ae5a6560912785c33272cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ce5722d39ae5a6560912785c33272cd">&#9670;&nbsp;</a></span>_PXS_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02945">2945</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffd40920636a334a66814f52becdf549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd40920636a334a66814f52becdf549">&#9670;&nbsp;</a></span>_PXS_CR2_EOCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_EOCITEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense End of conversion interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03062">3062</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2b01f6baf42183571c20f89815a442da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b01f6baf42183571c20f89815a442da">&#9670;&nbsp;</a></span>_PXS_CR2_FCCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_FCCITEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense First conversion completion interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03061">3061</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga36728e3c8bb85ea8e2142ab8ed40af38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36728e3c8bb85ea8e2142ab8ed40af38">&#9670;&nbsp;</a></span>_PXS_CR2_NOISEDETEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_NOISEDETEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Noise detection enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03060">3060</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55e4a2bcfb5cfee7a0b420b454b48d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e4a2bcfb5cfee7a0b420b454b48d50">&#9670;&nbsp;</a></span>_PXS_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03019">3019</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa707424628c20810683fe5b0d6c8a4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa707424628c20810683fe5b0d6c8a4af">&#9670;&nbsp;</a></span>_PXS_CR2_RXCOUPLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_RXCOUPLING&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Reduce coupling between receiver lines [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03057">3057</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8fc669d3cb93ba2f8269b1028d2699bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc669d3cb93ba2f8269b1028d2699bb">&#9670;&nbsp;</a></span>_PXS_CR2_RXGROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_RXGROUP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Rx group selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03058">3058</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5019129b4c7073f620372264d77babd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5019129b4c7073f620372264d77babd">&#9670;&nbsp;</a></span>_PXS_CR2_SYNCEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_SYNCEDGE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Synchronization edge selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03055">3055</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga22b764a8a8fe402b0bfa9adc37da824f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b764a8a8fe402b0bfa9adc37da824f">&#9670;&nbsp;</a></span>_PXS_CR2_SYNCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_SYNCEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable synchronization (SYNC) feature [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03056">3056</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafbcc019be1b08ba2cbeb31d7362f5d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcc019be1b08ba2cbeb31d7362f5d80">&#9670;&nbsp;</a></span>_PXS_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02946">2946</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafad5ee2f20b8578de17cadff4bdbe6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafad5ee2f20b8578de17cadff4bdbe6a2">&#9670;&nbsp;</a></span>_PXS_CR3_BIAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_BIAS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sample and hold strength selection [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03070">3070</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1cc26171d012fab3b7f297d18917d6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc26171d012fab3b7f297d18917d6e4">&#9670;&nbsp;</a></span>_PXS_CR3_BIAS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_BIAS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sample and hold strength selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03071">3071</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5fb0a7d5c160b55c44e368c741bf6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5fb0a7d5c160b55c44e368c741bf6eb">&#9670;&nbsp;</a></span>_PXS_CR3_BIAS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_BIAS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sample and hold strength selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03072">3072</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3494beea6b4c819fe76cc6977d23aa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3494beea6b4c819fe76cc6977d23aa9d">&#9670;&nbsp;</a></span>_PXS_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Control Register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03020">3020</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a5607b836ad6ef673fb725dec386067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5607b836ad6ef673fb725dec386067">&#9670;&nbsp;</a></span>_PXS_CR3_STAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_STAB&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Selection for stabilization time after ProxSense power-on [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03073">3073</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5a4c4188737c6aad01e1f17e8a3f27dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4c4188737c6aad01e1f17e8a3f27dc">&#9670;&nbsp;</a></span>_PXS_CR3_STAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_STAB0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Selection for stabilization time after ProxSense power-on [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03074">3074</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bcce6b8786888d55cb2741fd5d0f5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcce6b8786888d55cb2741fd5d0f5d4">&#9670;&nbsp;</a></span>_PXS_CR3_STAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_STAB1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Selection for stabilization time after ProxSense power-on [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03075">3075</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacf860ee6440ac977398791ed999dad63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf860ee6440ac977398791ed999dad63">&#9670;&nbsp;</a></span>_PXS_CR3_VTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_VTHR&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Threshold voltage (Vthr) selection [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03065">3065</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga766df8408e6c6cefac2a46bcb1ac1a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766df8408e6c6cefac2a46bcb1ac1a25">&#9670;&nbsp;</a></span>_PXS_CR3_VTHR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_VTHR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Threshold voltage (Vthr) selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03066">3066</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga62a678c12f8dd3d484ea1ccee155dd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62a678c12f8dd3d484ea1ccee155dd68">&#9670;&nbsp;</a></span>_PXS_CR3_VTHR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_VTHR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Threshold voltage (Vthr) selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03067">3067</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4edd8274e6106b1e4dcfd16c0609d5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4edd8274e6106b1e4dcfd16c0609d5ac">&#9670;&nbsp;</a></span>_PXS_CR3_VTHR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_VTHR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Threshold voltage (Vthr) selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03068">3068</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca2552eaf4024996baed3c07d5848a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca2552eaf4024996baed3c07d5848a2a">&#9670;&nbsp;</a></span>_PXS_CR3_VTHR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_VTHR3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Threshold voltage (Vthr) selection [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03069">3069</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga231dead82c0c533fa0d7bf00f27fd56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga231dead82c0c533fa0d7bf00f27fd56d">&#9670;&nbsp;</a></span>_PXS_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Interrupt and Status Register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02948">2948</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d6a3c7fd41963878e746094be93bf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6a3c7fd41963878e746094be93bf74">&#9670;&nbsp;</a></span>_PXS_ISR_CIPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_CIPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Conversion in progress flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03081">3081</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6249f10ad6655f13432a5ab332173679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6249f10ad6655f13432a5ab332173679">&#9670;&nbsp;</a></span>_PXS_ISR_EOCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_EOCF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense End of conversion flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03084">3084</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf1569850996e774581d8fc331d60c607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1569850996e774581d8fc331d60c607">&#9670;&nbsp;</a></span>_PXS_ISR_FCCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_FCCF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense First conversion completion flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03083">3083</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5496ee5c9d062ccc176e8ac8e4388701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5496ee5c9d062ccc176e8ac8e4388701">&#9670;&nbsp;</a></span>_PXS_ISR_NOISEDETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_NOISEDETF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Noise detection flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03082">3082</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa114a7a4b2625b4ff38fe74abf156c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa114a7a4b2625b4ff38fe74abf156c9a">&#9670;&nbsp;</a></span>_PXS_ISR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Interrupt and Status Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03021">3021</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaebaf832e19973d1bba687b3c8d4d9966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebaf832e19973d1bba687b3c8d4d9966">&#9670;&nbsp;</a></span>_PXS_ISR_SYNC_OVRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_SYNC_OVRF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Synchronization (SYNC) overflow flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03079">3079</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad6c37d2fa52caae5353e372158dea0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c37d2fa52caae5353e372158dea0be">&#9670;&nbsp;</a></span>_PXS_ISR_SYNCPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_SYNCPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Synchronization (SYNC) pending flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03080">3080</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f7a10646f248585618c7c2605bf9a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7a10646f248585618c7c2605bf9a75">&#9670;&nbsp;</a></span>_PXS_MAXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02969">2969</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad0af356cbb158b56bf2b384e650ce81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0af356cbb158b56bf2b384e650ce81a">&#9670;&nbsp;</a></span>_PXS_MAXENRH_MAXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH_MAXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03204">3204</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga91dc2d0eae10f187da2913a53067edc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91dc2d0eae10f187da2913a53067edc1">&#9670;&nbsp;</a></span>_PXS_MAXENRH_MAXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH_MAXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03205">3205</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa86c272278264b519d007b0b565f700f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86c272278264b519d007b0b565f700f">&#9670;&nbsp;</a></span>_PXS_MAXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03038">3038</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0a986453cce2c1cdd12b5896f77c633f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a986453cce2c1cdd12b5896f77c633f">&#9670;&nbsp;</a></span>_PXS_MAXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02970">2970</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3ebf1aee9a042587fa7a0e0e2f92fb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ebf1aee9a042587fa7a0e0e2f92fb79">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03209">3209</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0100c2e312a24b66b1d640857d23a886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0100c2e312a24b66b1d640857d23a886">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03210">3210</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac19eba954890c168c3d32f37a57a4ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19eba954890c168c3d32f37a57a4ddb">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03211">3211</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5272857498565332bd1fea46f5b47b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5272857498565332bd1fea46f5b47b8b">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03212">3212</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga84575c2efcb3e0212f3f4531781bd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84575c2efcb3e0212f3f4531781bd8d4">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03213">3213</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3e76528d328a02a05daf75f6af8a4697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e76528d328a02a05daf75f6af8a4697">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03214">3214</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga31e4c22246d8a13fa66add2e129255b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e4c22246d8a13fa66add2e129255b5">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03215">3215</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaac19f2a83fc93fbb715dbcc841102687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac19f2a83fc93fbb715dbcc841102687">&#9670;&nbsp;</a></span>_PXS_MAXENRL_MAXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_MAXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense enabled counter limit for Receive channel 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03216">3216</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadfbc90ba6f54cc23aa6f5f0c1af43f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">&#9670;&nbsp;</a></span>_PXS_MAXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03039">3039</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76c56eb611f77bc50c24785a4a817bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c56eb611f77bc50c24785a4a817bde">&#9670;&nbsp;</a></span>_PXS_MAXRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Value Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02967">2967</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad14a38d3a06ea5ade56b3bd8acecd289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14a38d3a06ea5ade56b3bd8acecd289">&#9670;&nbsp;</a></span>_PXS_MAXRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Value Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03036">3036</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a6a17c66c3ff0d179d5755edb74d3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6a17c66c3ff0d179d5755edb74d3e0">&#9670;&nbsp;</a></span>_PXS_MAXRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Value Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02968">2968</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53dc83e8e6e42c8ae26d23b4f2984051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53dc83e8e6e42c8ae26d23b4f2984051">&#9670;&nbsp;</a></span>_PXS_MAXRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Maximum Counter Value Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03037">3037</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga425f13baa5ddc49b3820403dbb0b6729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425f13baa5ddc49b3820403dbb0b6729">&#9670;&nbsp;</a></span>_PXS_RX0CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 0 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02973">2973</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadcfdfdcd1e7ca241965e99e816453e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfdfdcd1e7ca241965e99e816453e03">&#9670;&nbsp;</a></span>_PXS_RX0CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 0 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02974">2974</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bd7a8d282b6c74fc7861b17242f1e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd7a8d282b6c74fc7861b17242f1e4f">&#9670;&nbsp;</a></span>_PXS_RX0CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02994">2994</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga844021259b5f304e9434f020f992d148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844021259b5f304e9434f020f992d148">&#9670;&nbsp;</a></span>_PXS_RX0EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03005">3005</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee6ad4253dea5f66e3cadf4fd23a77dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6ad4253dea5f66e3cadf4fd23a77dd">&#9670;&nbsp;</a></span>_PXS_RX1CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02975">2975</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8e46914eb640efd49f3494bb0d56b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e46914eb640efd49f3494bb0d56b2a">&#9670;&nbsp;</a></span>_PXS_RX1CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02976">2976</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga47b5883dd59d2ca14f10820b246d6e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b5883dd59d2ca14f10820b246d6e65">&#9670;&nbsp;</a></span>_PXS_RX1CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02995">2995</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8834b50c4498397ce6a1920ae8a0bf44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8834b50c4498397ce6a1920ae8a0bf44">&#9670;&nbsp;</a></span>_PXS_RX1EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03006">3006</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8fecb75bcb2c489f3348537c24780cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fecb75bcb2c489f3348537c24780cf">&#9670;&nbsp;</a></span>_PXS_RX2CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02977">2977</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4118ef8e8b04f7833871789e6fa66728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4118ef8e8b04f7833871789e6fa66728">&#9670;&nbsp;</a></span>_PXS_RX2CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02978">2978</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0dfcdc2b43b1ea1da0eae91101ce971c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dfcdc2b43b1ea1da0eae91101ce971c">&#9670;&nbsp;</a></span>_PXS_RX2CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02996">2996</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad781a3a5016db0b21b551796e971d2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad781a3a5016db0b21b551796e971d2c5">&#9670;&nbsp;</a></span>_PXS_RX2EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03007">3007</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae654b0b12b5d1cfe3daa4912aada343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae654b0b12b5d1cfe3daa4912aada343c">&#9670;&nbsp;</a></span>_PXS_RX3CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 3 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02979">2979</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44998b0e38c87a0e9931e3a759d34548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44998b0e38c87a0e9931e3a759d34548">&#9670;&nbsp;</a></span>_PXS_RX3CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 3 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02980">2980</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83096c8b5ecb2651c090a49971959fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83096c8b5ecb2651c090a49971959fb9">&#9670;&nbsp;</a></span>_PXS_RX3CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02997">2997</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2bd9e138ae6e5fde54cb303858af5f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd9e138ae6e5fde54cb303858af5f47">&#9670;&nbsp;</a></span>_PXS_RX3EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03008">3008</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga020e1997c8b44f8152177a43211f2ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020e1997c8b44f8152177a43211f2ec0">&#9670;&nbsp;</a></span>_PXS_RX4CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 4 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02981">2981</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga401905484ce0deb77805d862174f1d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401905484ce0deb77805d862174f1d5a">&#9670;&nbsp;</a></span>_PXS_RX4CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 4 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02982">2982</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaadd69a003fe2b694d5ae151a133e64d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd69a003fe2b694d5ae151a133e64d0">&#9670;&nbsp;</a></span>_PXS_RX4CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02998">2998</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25a554deff6e1573abd131812239c410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a554deff6e1573abd131812239c410">&#9670;&nbsp;</a></span>_PXS_RX4EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03009">3009</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf5238f810e4de2c1841c3d1acdf0d11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5238f810e4de2c1841c3d1acdf0d11e">&#9670;&nbsp;</a></span>_PXS_RX5CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 5 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02983">2983</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga079e2ff31d930852728d30c6ee9140cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079e2ff31d930852728d30c6ee9140cf">&#9670;&nbsp;</a></span>_PXS_RX5CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 5 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02984">2984</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16db5f2f01adfd24294418a3191bb22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16db5f2f01adfd24294418a3191bb22d">&#9670;&nbsp;</a></span>_PXS_RX5CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02999">2999</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e995eaf2c6cafb327707968d9431939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e995eaf2c6cafb327707968d9431939">&#9670;&nbsp;</a></span>_PXS_RX5EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03010">3010</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28a872594d0fc4a52bd121534db7b7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a872594d0fc4a52bd121534db7b7b2">&#9670;&nbsp;</a></span>_PXS_RX6CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 6 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02985">2985</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga621eacb1732459236c48ed9fe2070f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621eacb1732459236c48ed9fe2070f68">&#9670;&nbsp;</a></span>_PXS_RX6CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 6 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02986">2986</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga11cbb82366cdc22a57c9bc5284bdb2c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cbb82366cdc22a57c9bc5284bdb2c6">&#9670;&nbsp;</a></span>_PXS_RX6CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03000">3000</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga79e04dff592faf450e119d890c94d6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e04dff592faf450e119d890c94d6e5">&#9670;&nbsp;</a></span>_PXS_RX6EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03011">3011</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5d6090570e3cc9b0969e971785b403d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d6090570e3cc9b0969e971785b403d">&#9670;&nbsp;</a></span>_PXS_RX7CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 7 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02987">2987</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1a057f8f1626a909d0553daa87671db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a057f8f1626a909d0553daa87671db7">&#9670;&nbsp;</a></span>_PXS_RX7CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 7 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02988">2988</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d4949dae2083a8fe84ecde934841e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4949dae2083a8fe84ecde934841e58">&#9670;&nbsp;</a></span>_PXS_RX7CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03001">3001</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa076d17d61ef2b5e334c03c95e3e2673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa076d17d61ef2b5e334c03c95e3e2673">&#9670;&nbsp;</a></span>_PXS_RX7EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03012">3012</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga462ae392a7ce8af435f0fee6a43286cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462ae392a7ce8af435f0fee6a43286cb">&#9670;&nbsp;</a></span>_PXS_RX8CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 8 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02989">2989</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7340b17ed898731976d84f613ddbb71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7340b17ed898731976d84f613ddbb71e">&#9670;&nbsp;</a></span>_PXS_RX8CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 8 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02990">2990</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a95e0dadb3958d018bbafcab39adc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a95e0dadb3958d018bbafcab39adc10">&#9670;&nbsp;</a></span>_PXS_RX8CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03002">3002</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa740e5fb6f5a770ae4bbf209c3ff4e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa740e5fb6f5a770ae4bbf209c3ff4e53">&#9670;&nbsp;</a></span>_PXS_RX8EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03013">3013</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae1aeb822c7fb807a5d348b9627e1ea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1aeb822c7fb807a5d348b9627e1ea11">&#9670;&nbsp;</a></span>_PXS_RX9CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 9 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02991">2991</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga58988349f0fe4d06c6d014881ea751ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58988349f0fe4d06c6d014881ea751ad">&#9670;&nbsp;</a></span>_PXS_RX9CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel 9 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02992">2992</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2a3ab17f94f6f3fd215515dcee23cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a3ab17f94f6f3fd215515dcee23cb9">&#9670;&nbsp;</a></span>_PXS_RX9CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03003">3003</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0819c1a065e794596b42e1c85cd2fbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0819c1a065e794596b42e1c85cd2fbe7">&#9670;&nbsp;</a></span>_PXS_RX9EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03014">3014</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20e13cf4f04e84df00d8a07da5bed4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e13cf4f04e84df00d8a07da5bed4e0">&#9670;&nbsp;</a></span>_PXS_RXCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02954">2954</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1726ccab72dcad0f2cfb35fbdd807b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1726ccab72dcad0f2cfb35fbdd807b1f">&#9670;&nbsp;</a></span>_PXS_RXCR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03026">3026</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea23bade389e0662b91b7709e7f5a0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea23bade389e0662b91b7709e7f5a0f3">&#9670;&nbsp;</a></span>_PXS_RXCR1H_RXCR1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H_RXCR1_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03124">3124</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga382caa55166aaa1a85d63acf0a8041c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382caa55166aaa1a85d63acf0a8041c3">&#9670;&nbsp;</a></span>_PXS_RXCR1H_RXCR1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H_RXCR1_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03125">3125</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf50de75145c6df3b7fbe957eeca905e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50de75145c6df3b7fbe957eeca905e8">&#9670;&nbsp;</a></span>_PXS_RXCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02955">2955</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae945a7af8dd5c1756605363b228c09b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae945a7af8dd5c1756605363b228c09b9">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03027">3027</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9577a2d1a1bdc6e7adf561250861084d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9577a2d1a1bdc6e7adf561250861084d">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03129">3129</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga363eec2d90d33853c4385b9b403df02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363eec2d90d33853c4385b9b403df02e">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03130">3130</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf403aec96da9114a8b5fa53cbe18fc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf403aec96da9114a8b5fa53cbe18fc1a">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03131">3131</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga747474851729e59e5d1a90845f90c4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga747474851729e59e5d1a90845f90c4e1">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03132">3132</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga29afd0b7a2c38d5a7137005b6cd443d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29afd0b7a2c38d5a7137005b6cd443d2">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03133">3133</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d7d6d76c23fecffb76040ba6f2c33eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d7d6d76c23fecffb76040ba6f2c33eb">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03134">3134</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e7c21fc12e83363e377dc5e6e837774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7c21fc12e83363e377dc5e6e837774">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03135">3135</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5e2a2cb8002d629c5e069463deb72bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2a2cb8002d629c5e069463deb72bfc">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RXCR1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RXCR1_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 Conversion mode 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03136">3136</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a6b89f03599b3933fc31930ca7d86d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6b89f03599b3933fc31930ca7d86d7">&#9670;&nbsp;</a></span>_PXS_RXCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02956">2956</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf58956a3626eceee77c424ab6c9138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf58956a3626eceee77c424ab6c9138d">&#9670;&nbsp;</a></span>_PXS_RXCR2H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 2 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03028">3028</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac98cadcc75d384e6154fa4819c96451b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac98cadcc75d384e6154fa4819c96451b">&#9670;&nbsp;</a></span>_PXS_RXCR2H_RXCR2_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H_RXCR2_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03139">3139</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad6e38adbeffcb15f5b82ac049382d9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e38adbeffcb15f5b82ac049382d9f7">&#9670;&nbsp;</a></span>_PXS_RXCR2H_RXCR2_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H_RXCR2_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03140">3140</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98164b73466ff2a1552c425c30dfb7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98164b73466ff2a1552c425c30dfb7da">&#9670;&nbsp;</a></span>_PXS_RXCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02957">2957</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga23c1d83a5fab726e21c6d94283e3eb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23c1d83a5fab726e21c6d94283e3eb8b">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 2 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03029">3029</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f1b317fcb307b35825550bd994a34ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1b317fcb307b35825550bd994a34ad">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03144">3144</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28b6d4c055fffda469e3de321fef5112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b6d4c055fffda469e3de321fef5112">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03145">3145</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3e41fb42e5a1894695ee0d774a76e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e41fb42e5a1894695ee0d774a76e68">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03146">3146</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa73e5414a2c21931f0af9b453780fcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa73e5414a2c21931f0af9b453780fcdc">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03147">3147</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5422602d2e2e3d5a6a774b393a6d3fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5422602d2e2e3d5a6a774b393a6d3fd3">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03148">3148</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2326749213841029e5046d4e10c55606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2326749213841029e5046d4e10c55606">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03149">3149</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf264c932be980de01b0d8ad0817d6823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf264c932be980de01b0d8ad0817d6823">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03150">3150</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae96d5d3b2bc09e775a444e89980027d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae96d5d3b2bc09e775a444e89980027d7">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RXCR2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RXCR2_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 Conversion mode 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03151">3151</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76f7b955201652e9daee1f80abf9f7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f7b955201652e9daee1f80abf9f7d8">&#9670;&nbsp;</a></span>_PXS_RXCR3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 3 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02958">2958</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">&#9670;&nbsp;</a></span>_PXS_RXCR3H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 3 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03030">3030</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ee871e81c3f48e3978101b11318862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee871e81c3f48e3978101b11318862f">&#9670;&nbsp;</a></span>_PXS_RXCR3H_RXCR3_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H_RXCR3_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03154">3154</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e10b6b88cbb3749ecac88cde88b0098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e10b6b88cbb3749ecac88cde88b0098">&#9670;&nbsp;</a></span>_PXS_RXCR3H_RXCR3_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H_RXCR3_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03155">3155</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9616860e01fbc038aa1a79d1e1f2975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9616860e01fbc038aa1a79d1e1f2975f">&#9670;&nbsp;</a></span>_PXS_RXCR3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 3 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02959">2959</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga30822a4f4b69bbcb507daf877a793c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30822a4f4b69bbcb507daf877a793c5d">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Control Register 3 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03031">3031</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2b055bc9aa978e57d8dd9a23f42bbc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b055bc9aa978e57d8dd9a23f42bbc87">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03159">3159</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae7befb6d06dd0b0df81de8ecb0566c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7befb6d06dd0b0df81de8ecb0566c88">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03160">3160</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga468f80a6a420a718ac050ff28b2dda22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga468f80a6a420a718ac050ff28b2dda22">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03161">3161</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8cec23e41f3e5ea724e82f3fc2d3f33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cec23e41f3e5ea724e82f3fc2d3f33c">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03162">3162</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7689b6ee3a2c1a5c874c94e721b1ae8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7689b6ee3a2c1a5c874c94e721b1ae8a">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03163">3163</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5d80cc12baa30ac512f776b5878bfa7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d80cc12baa30ac512f776b5878bfa7f">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03164">3164</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa9fe48442a98349c40ccdd161953df80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9fe48442a98349c40ccdd161953df80">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03165">3165</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb87b2a0b770051cea90c1846b135b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb87b2a0b770051cea90c1846b135b7e">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RXCR3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RXCR3_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 Conversion mode 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03166">3166</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7aad9ee0c55681fbf488e21bef11c077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aad9ee0c55681fbf488e21bef11c077">&#9670;&nbsp;</a></span>_PXS_RXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02952">2952</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga920e54ccf13e7291d8693ca68ad7e473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920e54ccf13e7291d8693ca68ad7e473">&#9670;&nbsp;</a></span>_PXS_RXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03024">3024</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4b48b1d91a8a09b54bcb962310a2ab1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b48b1d91a8a09b54bcb962310a2ab1c">&#9670;&nbsp;</a></span>_PXS_RXENRH_RXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH_RXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03109">3109</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga96e436fe5c2be880c4f59d11e94cd669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e436fe5c2be880c4f59d11e94cd669">&#9670;&nbsp;</a></span>_PXS_RXENRH_RXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH_RXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03110">3110</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga192e71f1a11db60fe3a7ab8fe2a28a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga192e71f1a11db60fe3a7ab8fe2a28a9f">&#9670;&nbsp;</a></span>_PXS_RXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02953">2953</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2ebac82d0736166b16e727893c6e9796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ebac82d0736166b16e727893c6e9796">&#9670;&nbsp;</a></span>_PXS_RXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03025">3025</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga86e5988f6bede715b10b0f7340af398d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e5988f6bede715b10b0f7340af398d">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03114">3114</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga05a5a3c279b353c1d68e83e0258fe9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5a3c279b353c1d68e83e0258fe9fc">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03115">3115</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc21baddfe13a43920fc35ceb3910091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc21baddfe13a43920fc35ceb3910091">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03116">3116</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae2ff15884d526209a6e3622064bade47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ff15884d526209a6e3622064bade47">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03117">3117</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacbadc1cbb155cb314e0cd8c85b33e4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbadc1cbb155cb314e0cd8c85b33e4dc">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03118">3118</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7777cc1477d88b67b7870105d654549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7777cc1477d88b67b7870105d654549a">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03119">3119</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga50e3621b10a569fd9286ace287485127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e3621b10a569fd9286ace287485127">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03120">3120</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa5f91fc91a35c8ca23af7841c59b16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5f91fc91a35c8ca23af7841c59b16e">&#9670;&nbsp;</a></span>_PXS_RXENRL_RXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Enable receiver channel 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03121">3121</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7b56fad67efbf7b2ae51d16c817e3651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b56fad67efbf7b2ae51d16c817e3651">&#9670;&nbsp;</a></span>_PXS_RXINSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Inactive State Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02961">2961</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad27b23f41c034cabf915e39757238cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad27b23f41c034cabf915e39757238cf4">&#9670;&nbsp;</a></span>_PXS_RXINSRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Inactive State Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03032">3032</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6a7ebc225bda549a0eeddf99226de239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a7ebc225bda549a0eeddf99226de239">&#9670;&nbsp;</a></span>_PXS_RXINSRH_RXINS_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH_RXINS_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 8 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03169">3169</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa9003a98c51b8352d6cf4a1b3acf40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9003a98c51b8352d6cf4a1b3acf40b">&#9670;&nbsp;</a></span>_PXS_RXINSRH_RXINS_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH_RXINS_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 9 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03170">3170</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb80b2bf39bbcd278012a228418d720b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb80b2bf39bbcd278012a228418d720b">&#9670;&nbsp;</a></span>_PXS_RXINSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Inactive State Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02962">2962</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga15bc1a5fcfda01641462cd5edcc70a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bc1a5fcfda01641462cd5edcc70a8c">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Inactive State Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03033">3033</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0cb49be749d52d9b15503dae8cea24fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb49be749d52d9b15503dae8cea24fd">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 0 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03174">3174</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga63cef0c8b1c9e4236f200d28b4ca40c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63cef0c8b1c9e4236f200d28b4ca40c8">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 1 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03175">3175</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga90cc139b3104f5f02ce8a1b5aa6ef506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90cc139b3104f5f02ce8a1b5aa6ef506">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 2 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03176">3176</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga141dc9c6bcf08e43a154d734770c7849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga141dc9c6bcf08e43a154d734770c7849">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 3 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03177">3177</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae31c367062ebd99b5851466bd81ec467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae31c367062ebd99b5851466bd81ec467">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 4 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03178">3178</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga881b4c84b6e2664291e655ccbf3b8327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881b4c84b6e2664291e655ccbf3b8327">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 5 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03179">3179</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8657cd889b60e37e806f3ad8401cf125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8657cd889b60e37e806f3ad8401cf125">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 6 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03180">3180</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9de7d57d192263de2d0870391bbdbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9de7d57d192263de2d0870391bbdbf3">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RXINS_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RXINS_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver channel 7 inactive state selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03181">3181</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59be8a633de81ff0ec6139bd40fc3c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59be8a633de81ff0ec6139bd40fc3c8e">&#9670;&nbsp;</a></span>_PXS_RXNCNTRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCNTRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel n (0..9) high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03042">3042</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac0f962d8a18ee14d0f7223d4544b25f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f962d8a18ee14d0f7223d4544b25f2">&#9670;&nbsp;</a></span>_PXS_RXNCNTRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCNTRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Counter Register of Receiver Channel n (0..9) low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03043">3043</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8fc667712792f46b5df96573dec320ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc667712792f46b5df96573dec320ff">&#9670;&nbsp;</a></span>_PXS_RXNCSSELR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCSSELR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03044">3044</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab12dcc2a74b857c0bfb65010c18aa33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12dcc2a74b857c0bfb65010c18aa33e">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03234">3234</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00a615f6691b8ec5fafa9ef953f7bc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00a615f6691b8ec5fafa9ef953f7bc40">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03235">3235</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c0eb6293be8987cfd620a04ab7f990d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0eb6293be8987cfd620a04ab7f990d">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03236">3236</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9e69d21865d3ad64a51eb055a280bc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e69d21865d3ad64a51eb055a280bc76">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03237">3237</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae0182b278461d8ad2799a44cdd3db339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0182b278461d8ad2799a44cdd3db339">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03238">3238</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c752cc2cfc04e8770b56e3677734da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c752cc2cfc04e8770b56e3677734da1">&#9670;&nbsp;</a></span>_PXS_RXnCSSELR_RXnCSSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSELR_RXnCSSEL4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03239">3239</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga66b401aaf0aa41d74f17f9981ce0ee9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b401aaf0aa41d74f17f9981ce0ee9e">&#9670;&nbsp;</a></span>_PXS_RXNEPCCSELR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNEPCCSELR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03045">3045</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab91a00d2d056caf66696d0478d468b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91a00d2d056caf66696d0478d468b5f">&#9670;&nbsp;</a></span>_PXS_RXSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Status Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02971">2971</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae2a3a04b07dcc2c7170a90b0541e147c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a3a04b07dcc2c7170a90b0541e147c">&#9670;&nbsp;</a></span>_PXS_RXSRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Status Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03040">3040</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga09671fbe5922888986cc31a2ccb04019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09671fbe5922888986cc31a2ccb04019">&#9670;&nbsp;</a></span>_PXS_RXSRH_VALID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH_VALID8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 8 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03219">3219</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga64adcdf05db008368905907eeb485f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64adcdf05db008368905907eeb485f93">&#9670;&nbsp;</a></span>_PXS_RXSRH_VALID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH_VALID9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 9 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03220">3220</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bd6e9c5f504edff72fe57f39c2f7152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd6e9c5f504edff72fe57f39c2f7152">&#9670;&nbsp;</a></span>_PXS_RXSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Status Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02972">2972</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab4334ced9e7500292bd9b8b0824322ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4334ced9e7500292bd9b8b0824322ac">&#9670;&nbsp;</a></span>_PXS_RXSRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Receiver Status Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03041">3041</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga87c2225c6c3b54d200557bbb2a24a101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c2225c6c3b54d200557bbb2a24a101">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 0 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03224">3224</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab4112ddac9e564a711f54220bb6a73c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4112ddac9e564a711f54220bb6a73c0">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 1 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03225">3225</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1921547cb561840d70a353fe5c33a71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1921547cb561840d70a353fe5c33a71c">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 2 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03226">3226</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0cfddc677adec175693842a09abf74f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cfddc677adec175693842a09abf74f6">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 3 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03227">3227</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa71df4988f4b9d0b581ef4b41e1174ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71df4988f4b9d0b581ef4b41e1174ea">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 4 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03228">3228</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga257e911956a0cf559f8950f56f51fe4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257e911956a0cf559f8950f56f51fe4a">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 5 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03229">3229</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad10c528482f42e20f2c68ee71e15746b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10c528482f42e20f2c68ee71e15746b">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 6 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03230">3230</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6d79ee98259937f0555e4dbc1cf84088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d79ee98259937f0555e4dbc1cf84088">&#9670;&nbsp;</a></span>_PXS_RXSRL_VALID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_VALID7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Valid bit for conversion data for receiver channel 7 is valid [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03231">3231</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab279620671464cc04d4caa8d8e8d69a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab279620671464cc04d4caa8d8e8d69a6">&#9670;&nbsp;</a></span>_PXS_TXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02964">2964</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68af9c8332074a4842ab262669c56c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68af9c8332074a4842ab262669c56c4f">&#9670;&nbsp;</a></span>_PXS_TXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03034">3034</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e912f66f92e988f3813026fae4b3144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e912f66f92e988f3813026fae4b3144">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 10 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03186">3186</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0eb914f1f347631983ca27219eef10c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb914f1f347631983ca27219eef10c9">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN11&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 11 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03187">3187</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00ed7108a07d88643049a7163fa83709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ed7108a07d88643049a7163fa83709">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN12&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 12 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03188">3188</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga12ebf56182b91110e1ff3b9d66fc4f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ebf56182b91110e1ff3b9d66fc4f2d">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN13&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 13 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03189">3189</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga31428c0975c88e6f2a0f449c086032cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31428c0975c88e6f2a0f449c086032cf">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN14&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 14 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03190">3190</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c849a5bb2fcaf93cad5871ecd5d3091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c849a5bb2fcaf93cad5871ecd5d3091">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN15&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 15 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03191">3191</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaed47110302f70d7b4317f75f1d09e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaed47110302f70d7b4317f75f1d09e68">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 8 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03184">3184</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac0a0abf28c2b439805fb3f7a0b767fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a0abf28c2b439805fb3f7a0b767fb3">&#9670;&nbsp;</a></span>_PXS_TXENRH_TXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_TXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 9 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03185">3185</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad0bb989c1d8f1653bf9352d7e61a8ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0bb989c1d8f1653bf9352d7e61a8ad3">&#9670;&nbsp;</a></span>_PXS_TXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02965">2965</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea79920f2314c3a7d50d170c6771708d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea79920f2314c3a7d50d170c6771708d">&#9670;&nbsp;</a></span>_PXS_TXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03035">3035</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3e6cc74648239a08895517482e05ce3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6cc74648239a08895517482e05ce3c">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 0 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03194">3194</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaacf32dd435f3c3c96268591389faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaacf32dd435f3c3c96268591389faad7">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 1 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03195">3195</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5bb8ec313c70ff007a58b0ec7edb8dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb8ec313c70ff007a58b0ec7edb8dfd">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 2 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03196">3196</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffaebf3ee36895e311ffd6c9e4596e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffaebf3ee36895e311ffd6c9e4596e32">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 3 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03197">3197</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2633bb12cf8ee8458c96cc88771d579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2633bb12cf8ee8458c96cc88771d579">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 4 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03198">3198</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0bbc9eb958f15e71f3ec3576e2e05e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bbc9eb958f15e71f3ec3576e2e05e0e">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 5 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03199">3199</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4eeaeff9ef99ba7108fa4f2414e9d40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eeaeff9ef99ba7108fa4f2414e9d40a">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 6 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03200">3200</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7aa3b9a2f187d38940d93ae6e7d60950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aa3b9a2f187d38940d93ae6e7d60950">&#9670;&nbsp;</a></span>_PXS_TXENRL_TXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_TXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>ProxSense Transmit output 7 function enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03201">3201</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44f69a4146a141cb4830f44fe74a3b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f69a4146a141cb4830f44fe74a3b0b">&#9670;&nbsp;</a></span>_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Reset module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00708">708</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92f3fa42ef7e15cc935e1f0600203422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f3fa42ef7e15cc935e1f0600203422">&#9670;&nbsp;</a></span>_RST_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Reset pin configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00709">709</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffb1a765385692cf3ff7f886d173d8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb1a765385692cf3ff7f886d173d8e5">&#9670;&nbsp;</a></span>_RST_CR_PIN_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_CR_PIN_KEY&#160;&#160;&#160;((uint8_t) 0xD0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Configure PA1 as GPIO, else NRST. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00713">713</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8df0f3b5dc48d3a0af57126039f37ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8df0f3b5dc48d3a0af57126039f37ac">&#9670;&nbsp;</a></span>_RST_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Reset module status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00710">710</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga88b0bf6035d9c4ae2dc6950627e7672e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b0bf6035d9c4ae2dc6950627e7672e">&#9670;&nbsp;</a></span>_RST_SR_ILLOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_ILLOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Illegal opcode reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00718">718</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae558a0a7c561385ae7f81a761df74679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae558a0a7c561385ae7f81a761df74679">&#9670;&nbsp;</a></span>_RST_SR_IWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_IWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Independent Watchdog reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00717">717</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3416c53b6213feeca2aa41f8d03b9ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3416c53b6213feeca2aa41f8d03b9ad3">&#9670;&nbsp;</a></span>_RST_SR_PORF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_PORF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Power-on reset (POR) flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00716">716</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga01d6c75d076581476b7cf54426e7b7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d6c75d076581476b7cf54426e7b7eb">&#9670;&nbsp;</a></span>_RST_SR_SWIMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_SWIMF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SWIM reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00719">719</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0c4a9b04f8f89f096ba180f63bb78f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4a9b04f8f89f096ba180f63bb78f0d">&#9670;&nbsp;</a></span>_RST_SR_WWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_WWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00720">720</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2a3629fd36066aaa3b7191062dc9a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">&#9670;&nbsp;</a></span>_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((volatile type*) (addr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>peripheral register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00187">187</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa9e44ba356b97be27806db7f96ff527d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e44ba356b97be27806db7f96ff527d">&#9670;&nbsp;</a></span>_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>register for SPI control </p>
<p>SPI struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01116">1116</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d9fcc2e6142abdc27688f2499b9a4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9fcc2e6142abdc27688f2499b9a4e4">&#9670;&nbsp;</a></span>_SPI_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01117">1117</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaadc180124171f24eb1045d351f9f41da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc180124171f24eb1045d351f9f41da">&#9670;&nbsp;</a></span>_SPI_CR1_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_BR&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Baudrate control [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01134">1134</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ad2e94bf86f2d55f47344157cc6f4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad2e94bf86f2d55f47344157cc6f4ca">&#9670;&nbsp;</a></span>_SPI_CR1_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_BR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Baudrate control [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01135">1135</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa9a1e42da70789b7012fdb7c5c958439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a1e42da70789b7012fdb7c5c958439">&#9670;&nbsp;</a></span>_SPI_CR1_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_BR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Baudrate control [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01136">1136</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga40eafa5a049e972b468233f91cb0bcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40eafa5a049e972b468233f91cb0bcc8">&#9670;&nbsp;</a></span>_SPI_CR1_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_BR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Baudrate control [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01137">1137</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ef9aad7cb7e94d8a2d98de927dd46ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef9aad7cb7e94d8a2d98de927dd46ad">&#9670;&nbsp;</a></span>_SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_CPHA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Clock phase [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01131">1131</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga588fe61442f36d0f3c8ea64bfa585095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588fe61442f36d0f3c8ea64bfa585095">&#9670;&nbsp;</a></span>_SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_CPOL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Clock polarity [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01132">1132</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc3cb30b5826ea1f46500014e99566fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3cb30b5826ea1f46500014e99566fc">&#9670;&nbsp;</a></span>_SPI_CR1_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_LSBFIRST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Frame format [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01139">1139</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae34da153795a9f8647ae7ca236d13b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34da153795a9f8647ae7ca236d13b20">&#9670;&nbsp;</a></span>_SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_MSTR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Master/slave selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01133">1133</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga393c498f4f0c95becd749a0aa3b83696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393c498f4f0c95becd749a0aa3b83696">&#9670;&nbsp;</a></span>_SPI_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01124">1124</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4d2aebe2c60c5721d262a2a992c2caea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d2aebe2c60c5721d262a2a992c2caea">&#9670;&nbsp;</a></span>_SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_SPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01138">1138</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4f025b4cd374f51e9374903e35ecd5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f025b4cd374f51e9374903e35ecd5bc">&#9670;&nbsp;</a></span>_SPI_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01118">1118</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaba7d70e78c35779166254d225ce7192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7d70e78c35779166254d225ce7192e">&#9670;&nbsp;</a></span>_SPI_CR2_BDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_BDM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Bidirectional data mode enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01147">1147</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2de8ed2cf15b8c1e1272e89cc1a135b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de8ed2cf15b8c1e1272e89cc1a135b3">&#9670;&nbsp;</a></span>_SPI_CR2_BDOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_BDOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Input/Output enable in bidirectional mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01146">1146</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02528613772f477e86b6c3ffb660077a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02528613772f477e86b6c3ffb660077a">&#9670;&nbsp;</a></span>_SPI_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01125">1125</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7903fa54bc4354adec4f3353e9f7227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7903fa54bc4354adec4f3353e9f7227">&#9670;&nbsp;</a></span>_SPI_CR2_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_RXONLY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Receive only [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01144">1144</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga78e34b787bc40f7f21200388f5e40386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78e34b787bc40f7f21200388f5e40386">&#9670;&nbsp;</a></span>_SPI_CR2_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_SSI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Internal slave select [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01142">1142</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga56da2d7306e8cc8360e5b839795076f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56da2d7306e8cc8360e5b839795076f3">&#9670;&nbsp;</a></span>_SPI_CR2_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_SSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Software slave management [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01143">1143</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga46126584466df95dc574255363696bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46126584466df95dc574255363696bf2">&#9670;&nbsp;</a></span>_SPI_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01121">1121</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f53557c4a46029ab6fe567505971566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f53557c4a46029ab6fe567505971566">&#9670;&nbsp;</a></span>_SPI_DR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_DR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Data Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01128">1128</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa86c616f7196030be4f144e5c85a5102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86c616f7196030be4f144e5c85a5102">&#9670;&nbsp;</a></span>_SPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI interrupt control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01119">1119</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9b780a05eaca1f4235457ad7df4449c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b780a05eaca1f4235457ad7df4449c8">&#9670;&nbsp;</a></span>_SPI_ICR_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_ERRIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Error interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01152">1152</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafe4d0dd3006f3ce3796cfebb7ece5940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4d0dd3006f3ce3796cfebb7ece5940">&#9670;&nbsp;</a></span>_SPI_ICR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Interrupt Control Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01126">1126</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga668c53b67ae78282331adae0d7819c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga668c53b67ae78282331adae0d7819c4c">&#9670;&nbsp;</a></span>_SPI_ICR_RXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_RXIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Rx buffer not empty interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01153">1153</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga308a3dddaf384bf9c154737a504a25c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308a3dddaf384bf9c154737a504a25c1">&#9670;&nbsp;</a></span>_SPI_ICR_TXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_TXIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Tx buffer empty interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01154">1154</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga011f03816944bfc8f06ea9c2eb5f2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011f03816944bfc8f06ea9c2eb5f2b16">&#9670;&nbsp;</a></span>_SPI_ICR_WKIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_WKIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Wakeup interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01151">1151</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7bb3484d96be895cde965beae5cc3268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb3484d96be895cde965beae5cc3268">&#9670;&nbsp;</a></span>_SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01120">1120</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac522ac74babd33253b4de7f73e39749e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac522ac74babd33253b4de7f73e39749e">&#9670;&nbsp;</a></span>_SPI_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_BSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Busy flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01164">1164</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafed3acd83dab34fba14777e96be22e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafed3acd83dab34fba14777e96be22e3a">&#9670;&nbsp;</a></span>_SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_MODF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Mode fault [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01162">1162</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga34dcd0a1f8b3b3d3031ccc0b61d078df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34dcd0a1f8b3b3d3031ccc0b61d078df">&#9670;&nbsp;</a></span>_SPI_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_OVR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Overrun flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01163">1163</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6da01a65f0efbb1f0e085e2f6ea2801c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da01a65f0efbb1f0e085e2f6ea2801c">&#9670;&nbsp;</a></span>_SPI_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Status Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01127">1127</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e0134daac285f3c3da958cd32c7ad9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0134daac285f3c3da958cd32c7ad9a">&#9670;&nbsp;</a></span>_SPI_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Receive buffer not empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01157">1157</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga094f171c674370855aa2348ce0c51591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga094f171c674370855aa2348ce0c51591">&#9670;&nbsp;</a></span>_SPI_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Transmit buffer empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01158">1158</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5bdd1382d15b51656e12dffc514af3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bdd1382d15b51656e12dffc514af3df">&#9670;&nbsp;</a></span>_SPI_SR_WKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_WKUP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>SPI Wakeup flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01160">1160</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga22670b243de9c7dd5d4352d9a88e1848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22670b243de9c7dd5d4352d9a88e1848">&#9670;&nbsp;</a></span>_SYSCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">_SYSCFG_t</a>,RMPCR_AddressBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>System configuration controller struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00517">517</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaaaf67924aa4e2de3f2e2f8827d70bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaaf67924aa4e2de3f2e2f8827d70bc5">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>System configuration control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00518">518</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac403030c2e943822680e601fa87bde46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac403030c2e943822680e601fa87bde46">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>System configuration control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00522">522</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace798e0f1445582cb4f5d0cf22846398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace798e0f1445582cb4f5d0cf22846398">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR_TIM3_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR_TIM3_CH1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Timer3 channel 1 mapping [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00527">527</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga91923707c22f82da9de766275396c6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91923707c22f82da9de766275396c6cb">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR_TIM3_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR_TIM3_CH2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Timer3 channel 2 mapping [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00528">528</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4fd9fa5128a8c610790c9f6a48100c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd9fa5128a8c610790c9f6a48100c77">&#9670;&nbsp;</a></span>_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02397">2397</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8a1cfb8ec32d4a88c118d484b4d284d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a1cfb8ec32d4a88c118d484b4d284d4">&#9670;&nbsp;</a></span>_TIM4_ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_ARR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 auto-reload register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02406">2406</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga364fc317c2d1ec8dc221569f0b2ef51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga364fc317c2d1ec8dc221569f0b2ef51c">&#9670;&nbsp;</a></span>_TIM4_ARR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_ARR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 auto-reload register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02418">2418</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33796f0041d695cf74033910c0531d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33796f0041d695cf74033910c0531d33">&#9670;&nbsp;</a></span>_TIM4_CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CNTR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 counter register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02404">2404</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga24a0ae77488a3374ddb67dc7cd2e9686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a0ae77488a3374ddb67dc7cd2e9686">&#9670;&nbsp;</a></span>_TIM4_CNTR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CNTR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 counter register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02416">2416</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0af9bd5423297cae3314e289b5f3a870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af9bd5423297cae3314e289b5f3a870">&#9670;&nbsp;</a></span>_TIM4_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02398">2398</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga441a045dbb6719c93c52d3e34e4e6f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441a045dbb6719c93c52d3e34e4e6f83">&#9670;&nbsp;</a></span>_TIM4_CR1_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_ARPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Auto-reload preload enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02427">2427</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2ed6d5673ec8a136ccad11a59bb6f398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed6d5673ec8a136ccad11a59bb6f398">&#9670;&nbsp;</a></span>_TIM4_CR1_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_CEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Counter enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02422">2422</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4dcbc866272ba5081286c5cac96db7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dcbc866272ba5081286c5cac96db7d">&#9670;&nbsp;</a></span>_TIM4_CR1_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_OPM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 One-pulse mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02425">2425</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bda1ce7d7f0e677b6a23fecd7c72a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">&#9670;&nbsp;</a></span>_TIM4_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02410">2410</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5681dbd1f909d8e18f814adbd7b7da5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5681dbd1f909d8e18f814adbd7b7da5b">&#9670;&nbsp;</a></span>_TIM4_CR1_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_UDIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Update disable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02423">2423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b9554171014a67c7c4c70dfdf5be142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9554171014a67c7c4c70dfdf5be142">&#9670;&nbsp;</a></span>_TIM4_CR1_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_URS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Update request source [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02424">2424</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc2a311339e7fabdcbc8409dac70fa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2a311339e7fabdcbc8409dac70fa9d">&#9670;&nbsp;</a></span>_TIM4_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02399">2399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga71c5784e668a02e750e808f52306ac2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c5784e668a02e750e808f52306ac2a">&#9670;&nbsp;</a></span>_TIM4_CR2_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_MMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Master mode selection [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02431">2431</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga705b74e750b9325e6fe04176196bd1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga705b74e750b9325e6fe04176196bd1bb">&#9670;&nbsp;</a></span>_TIM4_CR2_MMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_MMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Master mode selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02432">2432</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga75555d260f6bbd7fdae33150f56f828e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75555d260f6bbd7fdae33150f56f828e">&#9670;&nbsp;</a></span>_TIM4_CR2_MMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_MMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Master mode selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02433">2433</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga82b42012bc70a56d3aa6c3435b953696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b42012bc70a56d3aa6c3435b953696">&#9670;&nbsp;</a></span>_TIM4_CR2_MMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_MMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Master mode selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02434">2434</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad42b8fa9180c8400b77e599a89279427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42b8fa9180c8400b77e599a89279427">&#9670;&nbsp;</a></span>_TIM4_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02411">2411</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33f26d7c6551d1d24d63177f9acaf903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f26d7c6551d1d24d63177f9acaf903">&#9670;&nbsp;</a></span>_TIM4_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 event generation register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02403">2403</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c1550dea4f111c3ce28e0997e7f49fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1550dea4f111c3ce28e0997e7f49fb">&#9670;&nbsp;</a></span>_TIM4_EGR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 event generation register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02415">2415</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab56b5a3eb6fb96b341f8acdf90350bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab56b5a3eb6fb96b341f8acdf90350bfe">&#9670;&nbsp;</a></span>_TIM4_EGR_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR_TG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02464">2464</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25993e1e6acb06bb309626e6af0c7a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25993e1e6acb06bb309626e6af0c7a65">&#9670;&nbsp;</a></span>_TIM4_EGR_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR_UG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Update generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02462">2462</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5214d829fd6feab45b8246ce5529797b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5214d829fd6feab45b8246ce5529797b">&#9670;&nbsp;</a></span>_TIM4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02401">2401</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacdc97542a8f9cf14866a208521f45cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc97542a8f9cf14866a208521f45cc0">&#9670;&nbsp;</a></span>_TIM4_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02413">2413</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaecfb846918130dddb422ea90922f2e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecfb846918130dddb422ea90922f2e58">&#9670;&nbsp;</a></span>_TIM4_IER_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER_TIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02452">2452</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa18f9c5fc7745611a1ffc7672d0f9d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa18f9c5fc7745611a1ffc7672d0f9d9f">&#9670;&nbsp;</a></span>_TIM4_IER_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER_UIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Update interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02450">2450</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2185e1a70be3e70465f34a4df26e8067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2185e1a70be3e70465f34a4df26e8067">&#9670;&nbsp;</a></span>_TIM4_PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02405">2405</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b2565077c1d908fe7f47603c8627476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2565077c1d908fe7f47603c8627476">&#9670;&nbsp;</a></span>_TIM4_PSCR_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_PSC&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02468">2468</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga120f14afa2d82cd79c767cc5185798c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga120f14afa2d82cd79c767cc5185798c5">&#9670;&nbsp;</a></span>_TIM4_PSCR_PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02469">2469</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1dcc2b152cc176c694def974725e4a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dcc2b152cc176c694def974725e4a0a">&#9670;&nbsp;</a></span>_TIM4_PSCR_PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02470">2470</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac6f2682f0877b740ff929e8f62d4b223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f2682f0877b740ff929e8f62d4b223">&#9670;&nbsp;</a></span>_TIM4_PSCR_PSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_PSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02471">2471</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga456f4694cd2a5a0ad10e486f469ef9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456f4694cd2a5a0ad10e486f469ef9a9">&#9670;&nbsp;</a></span>_TIM4_PSCR_PSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_PSC3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02472">2472</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea1624af99d76b9397c568f4bc262a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1624af99d76b9397c568f4bc262a92">&#9670;&nbsp;</a></span>_TIM4_PSCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 clock prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02417">2417</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac4683d1b5b9ebe23d07936f8b9a8d1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4683d1b5b9ebe23d07936f8b9a8d1ad">&#9670;&nbsp;</a></span>_TIM4_SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Slave mode control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02400">2400</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9db655bd6ea6ad0806625b02daa53835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db655bd6ea6ad0806625b02daa53835">&#9670;&nbsp;</a></span>_TIM4_SMCR_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_MSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Master/slave mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02447">2447</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0c5d0a5a47698d45bed4ff3025fdb8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5d0a5a47698d45bed4ff3025fdb8ae">&#9670;&nbsp;</a></span>_TIM4_SMCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Slave mode control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02412">2412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga47af0027eb4bdc65fd372ad52baed428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47af0027eb4bdc65fd372ad52baed428">&#9670;&nbsp;</a></span>_TIM4_SMCR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_SMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Clock/trigger/slave mode selection [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02438">2438</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e064247328b99e401e61d298cd785f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e064247328b99e401e61d298cd785f7">&#9670;&nbsp;</a></span>_TIM4_SMCR_SMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_SMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Clock/trigger/slave mode selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02439">2439</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ea2578a62ce48fd7511960a9f030562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea2578a62ce48fd7511960a9f030562">&#9670;&nbsp;</a></span>_TIM4_SMCR_SMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_SMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Clock/trigger/slave mode selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02440">2440</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa187df7f2efd7be8d5cd40a551256b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa187df7f2efd7be8d5cd40a551256b02">&#9670;&nbsp;</a></span>_TIM4_SMCR_SMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_SMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Clock/trigger/slave mode selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02441">2441</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad7d8144f4b41d462dc03cd695fc166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad7d8144f4b41d462dc03cd695fc166c">&#9670;&nbsp;</a></span>_TIM4_SMCR_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_TS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger selection [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02443">2443</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6437dd8c3fdfe489d309e619966ca5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6437dd8c3fdfe489d309e619966ca5f2">&#9670;&nbsp;</a></span>_TIM4_SMCR_TS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_TS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02444">2444</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4819c44706006c131a518369c7ecce6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4819c44706006c131a518369c7ecce6d">&#9670;&nbsp;</a></span>_TIM4_SMCR_TS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_TS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02445">2445</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga661f198776b79b1eb780c6e1947dbc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga661f198776b79b1eb780c6e1947dbc6d">&#9670;&nbsp;</a></span>_TIM4_SMCR_TS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_TS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02446">2446</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a897743dd8105b3d92c6f247ee39bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a897743dd8105b3d92c6f247ee39bc3">&#9670;&nbsp;</a></span>_TIM4_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02402">2402</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf9b6398f1e326221b4d85c33d1b93b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9b6398f1e326221b4d85c33d1b93b34">&#9670;&nbsp;</a></span>_TIM4_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02414">2414</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4b471e740ae1bb3cbb232705b2a2740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4b471e740ae1bb3cbb232705b2a2740">&#9670;&nbsp;</a></span>_TIM4_SR1_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1_TIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Trigger interrupt flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02458">2458</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafd91128eb68aeb2a57a6dcd77070efaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd91128eb68aeb2a57a6dcd77070efaf">&#9670;&nbsp;</a></span>_TIM4_SR1_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1_UIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM4 Update interrupt flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02456">2456</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab5cbd1e8b1d43a2bacbc0c7a9bea375e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">&#9670;&nbsp;</a></span>_UID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>read unique identifier byte N </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00189">189</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga721f8180518da65e41da9183b51e3e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721f8180518da65e41da9183b51e3e8f">&#9670;&nbsp;</a></span>_USART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01536">1536</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b6622905a98b61a1f366cdfd335097b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6622905a98b61a1f366cdfd335097b">&#9670;&nbsp;</a></span>_USART_BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Baud rate register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01539">1539</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a6a4ea3093800686ef0f399a2ae4aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a6a4ea3093800686ef0f399a2ae4aec">&#9670;&nbsp;</a></span>_USART_BRR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Baud rate register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01549">1549</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac6ce4b0a7e5bd03aab6b8b226b547d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6ce4b0a7e5bd03aab6b8b226b547d41">&#9670;&nbsp;</a></span>_USART_BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Baud rate register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01540">1540</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3364b75a2048aa7df77610cb2341fab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3364b75a2048aa7df77610cb2341fab0">&#9670;&nbsp;</a></span>_USART_BRR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Baud rate register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01550">1550</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeab345d7bb557c418fb0754f8d79742b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab345d7bb557c418fb0754f8d79742b">&#9670;&nbsp;</a></span>_USART_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01541">1541</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga46d5ca20b585a578b92aedf7de97ddf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46d5ca20b585a578b92aedf7de97ddf2">&#9670;&nbsp;</a></span>_USART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_M&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART word length [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01572">1572</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad616f0f30dddfa2fbd8316cec260fec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad616f0f30dddfa2fbd8316cec260fec0">&#9670;&nbsp;</a></span>_USART_CR1_PCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_PCEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Parity control enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01570">1570</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55432757c85fc2cc1e66f54371a87962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55432757c85fc2cc1e66f54371a87962">&#9670;&nbsp;</a></span>_USART_CR1_PIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_PIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Parity interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01568">1568</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6dc341cac8385704e4ca2c1ed677cb4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc341cac8385704e4ca2c1ed677cb4e">&#9670;&nbsp;</a></span>_USART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_PS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Parity selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01569">1569</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa3291ae7f21ad028bcc65c5ab07712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3291ae7f21ad028bcc65c5ab07712b">&#9670;&nbsp;</a></span>_USART_CR1_R8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_R8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Receive Data bit 8 (in 9-bit mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01575">1575</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37375101a852a352f643218d34c7f6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37375101a852a352f643218d34c7f6c9">&#9670;&nbsp;</a></span>_USART_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01551">1551</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2afee656df3c3f54ea4a23272c0e8ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2afee656df3c3f54ea4a23272c0e8ce1">&#9670;&nbsp;</a></span>_USART_CR1_T8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_T8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmit Data bit 8 (in 9-bit mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01574">1574</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga32de6333a297172a0a6bc029f35a17cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32de6333a297172a0a6bc029f35a17cc">&#9670;&nbsp;</a></span>_USART_CR1_UARTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_UARTD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Disable (for low power consumption) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01573">1573</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacf3c5cb21e5bbd60d3ee524c6fb3e13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3c5cb21e5bbd60d3ee524c6fb3e13e">&#9670;&nbsp;</a></span>_USART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_WAKE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Wakeup method [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01571">1571</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9e8b32cb2f12a0aa89a31461c86e5a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e8b32cb2f12a0aa89a31461c86e5a80">&#9670;&nbsp;</a></span>_USART_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01542">1542</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2b6078d80d473c7ee000050352b1687b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6078d80d473c7ee000050352b1687b">&#9670;&nbsp;</a></span>_USART_CR2_ILIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_ILIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART IDLE Line interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01582">1582</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8f3079b9c62ce1c2873375061e9763c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f3079b9c62ce1c2873375061e9763c1">&#9670;&nbsp;</a></span>_USART_CR2_REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_REN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Receiver enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01580">1580</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c55306ea816a5dcb44b50adea6a5652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c55306ea816a5dcb44b50adea6a5652">&#9670;&nbsp;</a></span>_USART_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01552">1552</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d838a066c00ed014bf58189277f20c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d838a066c00ed014bf58189277f20c3">&#9670;&nbsp;</a></span>_USART_CR2_RIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_RIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Receiver interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01583">1583</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3fc330903c135a3b3a30e9093601c226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc330903c135a3b3a30e9093601c226">&#9670;&nbsp;</a></span>_USART_CR2_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_RWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Receiver wakeup [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01579">1579</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8066a4d9fe905151bc1f37049f703f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8066a4d9fe905151bc1f37049f703f6">&#9670;&nbsp;</a></span>_USART_CR2_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_SBK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Send break [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01578">1578</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5149b78be04a0f6513c6efa6b8a41784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5149b78be04a0f6513c6efa6b8a41784">&#9670;&nbsp;</a></span>_USART_CR2_TCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_TCIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmission complete interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01584">1584</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga29ee82226874c70a461ddf3095e649c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ee82226874c70a461ddf3095e649c8">&#9670;&nbsp;</a></span>_USART_CR2_TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_TEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmitter enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01581">1581</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae3a06b0b008ba2ea99e955bd21c4eabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a06b0b008ba2ea99e955bd21c4eabf">&#9670;&nbsp;</a></span>_USART_CR2_TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_TIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmitter interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01585">1585</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76f42c7a552816b8ad44fb9192462739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f42c7a552816b8ad44fb9192462739">&#9670;&nbsp;</a></span>_USART_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01543">1543</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga40e10c4ea5ec8e1b6e1db1821ce184fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e10c4ea5ec8e1b6e1db1821ce184fc">&#9670;&nbsp;</a></span>_USART_CR3_CKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_CKEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Clock enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01591">1591</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d5f7f420412886a6d850ca573623b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5f7f420412886a6d850ca573623b9b">&#9670;&nbsp;</a></span>_USART_CR3_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_CPHA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Clock phase [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01589">1589</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga938853f9707670853cb5d6f08a9c73ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga938853f9707670853cb5d6f08a9c73ad">&#9670;&nbsp;</a></span>_USART_CR3_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_CPOL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Clock polarity [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01590">1590</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5911860082f52b9d94e1c70d7e7a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5911860082f52b9d94e1c70d7e7a5c3">&#9670;&nbsp;</a></span>_USART_CR3_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_LBCL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Last bit clock pulse [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01588">1588</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89294a1f60a490c66c7744f21065d602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89294a1f60a490c66c7744f21065d602">&#9670;&nbsp;</a></span>_USART_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01553">1553</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6d40b47a4ffcd739a619a884a34cc987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d40b47a4ffcd739a619a884a34cc987">&#9670;&nbsp;</a></span>_USART_CR3_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_STOP&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART STOP bits [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01592">1592</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab26be23cdca189760d04fc4dd2b9df93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26be23cdca189760d04fc4dd2b9df93">&#9670;&nbsp;</a></span>_USART_CR3_STOP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_STOP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART STOP bits [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01593">1593</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad2fbf2b0f742ccee9bb1886a2f6bb4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fbf2b0f742ccee9bb1886a2f6bb4e1">&#9670;&nbsp;</a></span>_USART_CR3_STOP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_STOP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART STOP bits [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01594">1594</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga020c82378abaef6ef16b0acbf72ce519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020c82378abaef6ef16b0acbf72ce519">&#9670;&nbsp;</a></span>_USART_CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01544">1544</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a2662fecac1945b9ab7542c5906049d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2662fecac1945b9ab7542c5906049d">&#9670;&nbsp;</a></span>_USART_CR4_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_ADD&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Address of the UART node [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01598">1598</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf0b36e1e24814aba165000bbe14592c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b36e1e24814aba165000bbe14592c4">&#9670;&nbsp;</a></span>_USART_CR4_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_ADD0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Address of the UART node [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01599">1599</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga19d9613ab8268ae1e5ebc52e78863cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d9613ab8268ae1e5ebc52e78863cf8">&#9670;&nbsp;</a></span>_USART_CR4_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_ADD1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Address of the UART node [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01600">1600</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd9f0aeebbeb200abdc139158a02c3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9f0aeebbeb200abdc139158a02c3bd">&#9670;&nbsp;</a></span>_USART_CR4_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_ADD2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Address of the UART node [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01601">1601</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad68e1308ddecc3e794fd654b505a5a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68e1308ddecc3e794fd654b505a5a48">&#9670;&nbsp;</a></span>_USART_CR4_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_ADD3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Address of the UART node [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01602">1602</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacbd0b3437334818d6ec76335bac8c790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd0b3437334818d6ec76335bac8c790">&#9670;&nbsp;</a></span>_USART_CR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Control register 4 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01554">1554</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4aed88d7d255006f2295f74b572615d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aed88d7d255006f2295f74b572615d7">&#9670;&nbsp;</a></span>_USART_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01538">1538</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad878b2edc99ef758f3852cc055bd5da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad878b2edc99ef758f3852cc055bd5da1">&#9670;&nbsp;</a></span>_USART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01537">1537</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2be79b8d7ee624cbe5a65b0c21cc54ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be79b8d7ee624cbe5a65b0c21cc54ca">&#9670;&nbsp;</a></span>_USART_SR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Framing error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01559">1559</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacfe78f3c5b79b7447fd92d6cd13520ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfe78f3c5b79b7447fd92d6cd13520ce">&#9670;&nbsp;</a></span>_USART_SR_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_IDLE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART IDLE line detected [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01562">1562</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2b43942bdb1d4afff567b1691bb5e50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b43942bdb1d4afff567b1691bb5e50e">&#9670;&nbsp;</a></span>_USART_SR_NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_NF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Noise flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01560">1560</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1c91cbe718faabb3e863d732f817d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c91cbe718faabb3e863d732f817d43">&#9670;&nbsp;</a></span>_USART_SR_OR_LHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_OR_LHE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART LIN Header Error (LIN Slave mode) / Overrun error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01561">1561</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga99684192916d335f45ba09fa8b806515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99684192916d335f45ba09fa8b806515">&#9670;&nbsp;</a></span>_USART_SR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Parity error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01558">1558</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2999a5c4c5271977acf3513051e226e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2999a5c4c5271977acf3513051e226e0">&#9670;&nbsp;</a></span>_USART_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01548">1548</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7a24883f82ced55c379cf961dc22f6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a24883f82ced55c379cf961dc22f6b0">&#9670;&nbsp;</a></span>_USART_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Read data register not empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01563">1563</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9b7c3f7a55700701bd1f9fcede0bf928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b7c3f7a55700701bd1f9fcede0bf928">&#9670;&nbsp;</a></span>_USART_SR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_TC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmission complete [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01564">1564</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d6667db6f64ed28745e5794dd9f0d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6667db6f64ed28745e5794dd9f0d6b">&#9670;&nbsp;</a></span>_USART_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>USART Transmit data register empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01565">1565</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacc029d96eb787df8749eeadd0736e093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc029d96eb787df8749eeadd0736e093">&#9670;&nbsp;</a></span>_WFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>WFE struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01644">1644</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8529494e7a96b32d511b5211f7116ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8529494e7a96b32d511b5211f7116ef2">&#9670;&nbsp;</a></span>_WFE_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>WFE Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01645">1645</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga583c69c85c1ccd8766dd32f83b591c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga583c69c85c1ccd8766dd32f83b591c9b">&#9670;&nbsp;</a></span>_WFE_CR1_EXTI_EV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_EXTI_EV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 0 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01659">1659</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga22d0a8c7496975791440a20aebad67d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d0a8c7496975791440a20aebad67d4">&#9670;&nbsp;</a></span>_WFE_CR1_EXTI_EV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_EXTI_EV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 1 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01660">1660</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga034cb4df02e4ad2089d85ae4e16e609b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034cb4df02e4ad2089d85ae4e16e609b">&#9670;&nbsp;</a></span>_WFE_CR1_EXTI_EV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_EXTI_EV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 2 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01661">1661</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga811a703efe46be6044c9c9f31e39b8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811a703efe46be6044c9c9f31e39b8eb">&#9670;&nbsp;</a></span>_WFE_CR1_EXTI_EV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_EXTI_EV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 3 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01662">1662</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0daefd31122d4b9e540a19763ed1bcc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0daefd31122d4b9e540a19763ed1bcc2">&#9670;&nbsp;</a></span>_WFE_CR1_PXS_EV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_PXS_EV&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on proximity sense event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01658">1658</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab44f0afab633ebf65ca2ac9360c61d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44f0afab633ebf65ca2ac9360c61d93">&#9670;&nbsp;</a></span>_WFE_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>WFE Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01650">1650</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab806b2fe1c56d594841c13bd35fa2e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab806b2fe1c56d594841c13bd35fa2e2f">&#9670;&nbsp;</a></span>_WFE_CR1_TIM2_EV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_TIM2_EV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM2 update, trigger or break event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01655">1655</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9032b7ec26b87bb044789ef88544ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9032b7ec26b87bb044789ef88544ece">&#9670;&nbsp;</a></span>_WFE_CR1_TIM2_EV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_TIM2_EV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>TIM2 capture or compare event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01656">1656</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa362445098419126f12b0c3b3007b04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa362445098419126f12b0c3b3007b04e">&#9670;&nbsp;</a></span>_WFE_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>WFE Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01646">1646</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5ae3556ded7734a30bca96fae61273a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae3556ded7734a30bca96fae61273a5">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EV4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 4 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01665">1665</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga339059e6de5a395186f9d6d151fe7f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339059e6de5a395186f9d6d151fe7f7d">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EV5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 5 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01666">1666</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8fd48cc515d457831aa5b03f6f8ef2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd48cc515d457831aa5b03f6f8ef2f0">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EV6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 6 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01667">1667</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8b21fe4734c475109b1bbfbe6adb9a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b21fe4734c475109b1bbfbe6adb9a14">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EV7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on pin 7 of all ports event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01668">1668</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae411fe9829c223ecdb87155e6194d2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae411fe9829c223ecdb87155e6194d2e1">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EVB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on port B event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01669">1669</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga15b631b4348d6bdac49a94144e6d8780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b631b4348d6bdac49a94144e6d8780">&#9670;&nbsp;</a></span>_WFE_CR2_EXTI_EVD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_EXTI_EVD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Interrupt on port D event [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01670">1670</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac600d5c3e7d52711a185e9b7ea36a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac600d5c3e7d52711a185e9b7ea36a94e">&#9670;&nbsp;</a></span>_WFE_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>WFE Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01651">1651</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0805659aa3ffd3f906b888b0d36a3e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0805659aa3ffd3f906b888b0d36a3e13">&#9670;&nbsp;</a></span>_WWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00852">852</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ab816af607b32f66b1546d9b24792f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab816af607b32f66b1546d9b24792f0">&#9670;&nbsp;</a></span>_WWDG_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog Control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00853">853</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeedd80791fab1a1faeea736ab0662c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedd80791fab1a1faeea736ab0662c13">&#9670;&nbsp;</a></span>_WWDG_CR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog Control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00857">857</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae1a89008a9601c8712cb6e0e97f68227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a89008a9601c8712cb6e0e97f68227">&#9670;&nbsp;</a></span>_WWDG_CR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [6:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00861">861</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1bb9f8fb4a51c23c33789409ce6be2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb9f8fb4a51c23c33789409ce6be2e2">&#9670;&nbsp;</a></span>_WWDG_CR_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00862">862</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4c44ab241783523ad708ef74db47abc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c44ab241783523ad708ef74db47abc4">&#9670;&nbsp;</a></span>_WWDG_CR_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00863">863</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf5c67b558adccb49ec77219b080fd25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c67b558adccb49ec77219b080fd25d">&#9670;&nbsp;</a></span>_WWDG_CR_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00864">864</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabd98d8f572af1ba11d13f6c8a66ebe4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd98d8f572af1ba11d13f6c8a66ebe4b">&#9670;&nbsp;</a></span>_WWDG_CR_T3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00865">865</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad4a9a4e65fda2a56fad4828820c2bc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a9a4e65fda2a56fad4828820c2bc6a">&#9670;&nbsp;</a></span>_WWDG_CR_T4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00866">866</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e312dfd0e3a5411bf1434d0589d865f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e312dfd0e3a5411bf1434d0589d865f">&#9670;&nbsp;</a></span>_WWDG_CR_T5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00867">867</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf22f95fb2caba9f7992b64e018ad247e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf22f95fb2caba9f7992b64e018ad247e">&#9670;&nbsp;</a></span>_WWDG_CR_T6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00868">868</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadb4ce57fbd4daeb110d66fef96a2b011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4ce57fbd4daeb110d66fef96a2b011">&#9670;&nbsp;</a></span>_WWDG_CR_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_WDGA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog activation (n/a if WWDG enabled by option byte) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00869">869</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafec6f0a093f5e8625f645f8d4e878228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec6f0a093f5e8625f645f8d4e878228">&#9670;&nbsp;</a></span>_WWDG_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog Window register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00854">854</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga01d0cc05896baaf6dab8214448728c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d0cc05896baaf6dab8214448728c5e">&#9670;&nbsp;</a></span>_WWDG_WR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog Window register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00858">858</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac2070d65d667434ce7bc9fcb08730746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2070d65d667434ce7bc9fcb08730746">&#9670;&nbsp;</a></span>_WWDG_WR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [6:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00872">872</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga797aa2eeae09906f1a5348c54e5a03ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797aa2eeae09906f1a5348c54e5a03ea">&#9670;&nbsp;</a></span>_WWDG_WR_W0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00873">873</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8b36ea81e6195ce86820fc6f9605c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8b36ea81e6195ce86820fc6f9605c89">&#9670;&nbsp;</a></span>_WWDG_WR_W1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00874">874</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab96faefe5894b72b6b38a573881c902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab96faefe5894b72b6b38a573881c902">&#9670;&nbsp;</a></span>_WWDG_WR_W2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00875">875</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c21752e3816f7aa6e390abed80fc4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c21752e3816f7aa6e390abed80fc4c9">&#9670;&nbsp;</a></span>_WWDG_WR_W3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00876">876</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4600e693341add0dde237eb19775f725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4600e693341add0dde237eb19775f725">&#9670;&nbsp;</a></span>_WWDG_WR_W4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00877">877</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacf7d80024f200c2896c9bfb5320aafa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7d80024f200c2896c9bfb5320aafa4">&#9670;&nbsp;</a></span>_WWDG_WR_W5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00878">878</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a2ea6bd408380593cd73abba7b03fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a2ea6bd408380593cd73abba7b03fc5">&#9670;&nbsp;</a></span>_WWDG_WR_W6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00879">879</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gac136489c5ba4794566532004267967f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac136489c5ba4794566532004267967f8">&#9670;&nbsp;</a></span>DISABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>disable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00169">169</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga7ca2cec1256c982e354114e155314354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca2cec1256c982e354114e155314354">&#9670;&nbsp;</a></span>ENABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>enable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00170">170</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga21e7cca4a83cfcfc857a55474fceeaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">&#9670;&nbsp;</a></span>ENTER_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTER_HALT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>put controller to HALT mode </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00173">173</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gac71ae9e2636f338ab99462fee142ff8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71ae9e2636f338ab99462fee142ff8a">&#9670;&nbsp;</a></span>ISR_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;void func(void) __interrupt(irq)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>handler for interrupt service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00160">160</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga81cb997f3c72f8b2329819e29af6fdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81cb997f3c72f8b2329819e29af6fdc5">&#9670;&nbsp;</a></span>ISR_HANDLER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER_TRAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func</td><td>)</td>
          <td>&#160;&#160;&#160;void func() __trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>handler for trap service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00162">162</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad99fda6bb7696991797c925f968234b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99fda6bb7696991797c925f968234b9">&#9670;&nbsp;</a></span>NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NOP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>perform a nop() operation (=minimum delay) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00168">168</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gab69180e63aeb3ba766d253dac3665dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69180e63aeb3ba766d253dac3665dd7">&#9670;&nbsp;</a></span>STM8_ADDR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_ADDR_WIDTH&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>width of address space </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00081">81</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga30a13026c4f9ac4f6002961283890245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a13026c4f9ac4f6002961283890245">&#9670;&nbsp;</a></span>STM8_EEPROM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_END&#160;&#160;&#160;0xBFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>last address in EEPROM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>size of data EEPROM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga84b778a23f09a07361e2f95160db6f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b778a23f09a07361e2f95160db6f7f">&#9670;&nbsp;</a></span>STM8_EEPROM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_START&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a> - <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>first address in EEPROM (part of P-flash, configure via option byte) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20f1e303fb20029fec7158f951171d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f1e303fb20029fec7158f951171d0d">&#9670;&nbsp;</a></span>STM8_MEM_POINTER_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_MEM_POINTER_T&#160;&#160;&#160;uint16_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>address variable type </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00082">82</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5590f8d60881132116ba80404493d5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5590f8d60881132116ba80404493d5b8">&#9670;&nbsp;</a></span>STM8_PFLASH_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>last address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>size of program flash [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4311d8e88619f08acaa5b8b556487cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4311d8e88619f08acaa5b8b556487cf">&#9670;&nbsp;</a></span>STM8_PFLASH_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_START&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>first address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga183be28d601434fa87e13b03b8f062a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183be28d601434fa87e13b03b8f062a3">&#9670;&nbsp;</a></span>STM8_RAM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>last address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;1536</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>size of RAM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5cd3410d769c6cdceddc07de03d90481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd3410d769c6cdceddc07de03d90481">&#9670;&nbsp;</a></span>STM8_RAM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_START&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>first address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga06a48a0dc40e9bb39e1cd3dc745a1f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a48a0dc40e9bb39e1cd3dc745a1f5c">&#9670;&nbsp;</a></span>STM8TL52F4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL52F4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga26d0c0a543b0419dc5dbbb8484874359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d0c0a543b0419dc5dbbb8484874359">&#9670;&nbsp;</a></span>STM8TL52G4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL52G4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gac60f7ef4400abb98b461d7deb4d1b592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f7ef4400abb98b461d7deb4d1b592">&#9670;&nbsp;</a></span>STM8TL53C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga21f8d611d9b07c68da9a025caa8b76bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f8d611d9b07c68da9a025caa8b76bc">&#9670;&nbsp;</a></span>STM8TL53F4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53F4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0">&#9670;&nbsp;</a></span>STM8TL53G4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53G4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5f3754e033deb3bae76086aa8c9d9ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">&#9670;&nbsp;</a></span>SW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>reset controller via WWDG module </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00174">174</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaa30e473ec4a616bd5bbbe41e014203a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30e473ec4a616bd5bbbe41e014203a2">&#9670;&nbsp;</a></span>TRIGGER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRIGGER_TRAP&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00171">171</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga005ed1b077a9da0cd4b368e52054120d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga005ed1b077a9da0cd4b368e52054120d">&#9670;&nbsp;</a></span>WAIT_FOR_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT_FOR_INTERRUPT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h</a>&gt;</code></p>

<p>stop code execution and wait for interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00172">172</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_c4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53C4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l52_f4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL52F4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l53_g4_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL53G4.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
