\hypertarget{struct_i_t_m___type}{}\section{I\+T\+M\+\_\+\+Type Struct Reference}
\label{struct_i_t_m___type}\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}


Structure type to access the Instrumentation Trace Macrocell Register (I\+TM).  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}864\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}{T\+ER}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}{T\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}15\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}{T\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}29\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}{I\+WR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}{I\+RR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}{I\+M\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}43\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}{L\+AR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}{L\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_a14f6f27ef518e4bf31aabb8f17cf4229}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}{D\+E\+V\+A\+R\+CH}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___type_ae2fb450d0636c855ffb24185aed7f726}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}4\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}{P\+I\+D4}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}{P\+I\+D5}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}{P\+I\+D6}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}{P\+I\+D7}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}{P\+I\+D0}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}{P\+I\+D1}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}{P\+I\+D2}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}{P\+I\+D3}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}{C\+I\+D0}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}{C\+I\+D1}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}{C\+I\+D2}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}{C\+I\+D3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a4dd271c6547424c13177ef24d7fc6881}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM} uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a826cda05b7aa0b6c6554793aba67d954}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\+TM). 

Definition at line 1086 of file core\+\_\+armv8mml.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}\label{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+I\+D0}{CID0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D0}

Offset\+: 0x\+F\+F0 (R/ ) I\+TM Component Identification Register \#0 

Definition at line 1118 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}\label{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+I\+D1}{CID1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D1}

Offset\+: 0x\+F\+F4 (R/ ) I\+TM Component Identification Register \#1 

Definition at line 1119 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}\label{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+I\+D2}{CID2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D2}

Offset\+: 0x\+F\+F8 (R/ ) I\+TM Component Identification Register \#2 

Definition at line 1120 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}\label{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+I\+D3}{CID3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D3}

Offset\+: 0x\+F\+FC (R/ ) I\+TM Component Identification Register \#3 

Definition at line 1121 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}\label{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!D\+E\+V\+A\+R\+CH@{D\+E\+V\+A\+R\+CH}}
\index{D\+E\+V\+A\+R\+CH@{D\+E\+V\+A\+R\+CH}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+A\+R\+CH}{DEVARCH}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+D\+E\+V\+A\+R\+CH}

Offset\+: 0x\+F\+BC (R/ ) I\+TM Device Architecture Register 

Definition at line 1108 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}\label{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+M\+CR@{I\+M\+CR}}
\index{I\+M\+CR@{I\+M\+CR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+M\+CR}{IMCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+M\+CR}

Offset\+: 0x\+F00 (R/W) I\+TM Integration Mode Control Register 

Definition at line 1103 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}\label{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+RR@{I\+RR}}
\index{I\+RR@{I\+RR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+RR}{IRR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+RR}

Offset\+: 0x\+E\+FC (R/ ) I\+TM Integration Read Register 

Definition at line 1102 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}\label{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+WR@{I\+WR}}
\index{I\+WR@{I\+WR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+WR}{IWR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+WR}

Offset\+: 0x\+E\+F8 ( /W) I\+TM Integration Write Register 

Definition at line 1101 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}\label{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!L\+AR@{L\+AR}}
\index{L\+AR@{L\+AR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{L\+AR}{LAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+AR}

Offset\+: 0x\+F\+B0 ( /W) I\+TM Lock Access Register 

Definition at line 1105 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}\label{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!L\+SR@{L\+SR}}
\index{L\+SR@{L\+SR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{L\+SR}{LSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+SR}

Offset\+: 0x\+F\+B4 (R/ ) I\+TM Lock Status Register 

Definition at line 1106 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}\label{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D0}{PID0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D0}

Offset\+: 0x\+F\+E0 (R/ ) I\+TM Peripheral Identification Register \#0 

Definition at line 1114 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}\label{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D1}{PID1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D1}

Offset\+: 0x\+F\+E4 (R/ ) I\+TM Peripheral Identification Register \#1 

Definition at line 1115 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}\label{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D2}{PID2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D2}

Offset\+: 0x\+F\+E8 (R/ ) I\+TM Peripheral Identification Register \#2 

Definition at line 1116 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}\label{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D3}{PID3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D3}

Offset\+: 0x\+F\+EC (R/ ) I\+TM Peripheral Identification Register \#3 

Definition at line 1117 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}\label{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D4}{PID4}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D4}

Offset\+: 0x\+F\+D0 (R/ ) I\+TM Peripheral Identification Register \#4 

Definition at line 1110 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}\label{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D5}{PID5}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D5}

Offset\+: 0x\+F\+D4 (R/ ) I\+TM Peripheral Identification Register \#5 

Definition at line 1111 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}\label{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D6}{PID6}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D6}

Offset\+: 0x\+F\+D8 (R/ ) I\+TM Peripheral Identification Register \#6 

Definition at line 1112 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}\label{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+I\+D7}{PID7}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D7}

Offset\+: 0x\+F\+DC (R/ ) I\+TM Peripheral Identification Register \#7 

Definition at line 1113 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a826cda05b7aa0b6c6554793aba67d954}\label{struct_i_t_m___type_a826cda05b7aa0b6c6554793aba67d954}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}\label{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}\label{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}\label{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a4dd271c6547424c13177ef24d7fc6881}\label{struct_i_t_m___type_a4dd271c6547424c13177ef24d7fc6881}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}\label{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}\label{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+O\+RT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}\label{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 1094 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}\label{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 1096 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}\label{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 1098 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}\label{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3}



Definition at line 1100 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}\label{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4}



Definition at line 1104 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a14f6f27ef518e4bf31aabb8f17cf4229}\label{struct_i_t_m___type_a14f6f27ef518e4bf31aabb8f17cf4229}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5}



Definition at line 1107 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ae2fb450d0636c855ffb24185aed7f726}\label{struct_i_t_m___type_ae2fb450d0636c855ffb24185aed7f726}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D6}



Definition at line 1109 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}\label{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+CR}{TCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+CR}

Offset\+: 0x\+E80 (R/W) I\+TM Trace Control Register 

Definition at line 1099 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}\label{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+ER@{T\+ER}}
\index{T\+ER@{T\+ER}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+ER}{TER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+ER}

Offset\+: 0x\+E00 (R/W) I\+TM Trace Enable Register 

Definition at line 1095 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}\label{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+PR}{TPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+PR}

Offset\+: 0x\+E40 (R/W) I\+TM Trace Privilege Register 

Definition at line 1097 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}\label{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u16@{u16}}
\index{u16@{u16}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{u16}{u16}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint16\+\_\+t I\+T\+M\+\_\+\+Type\+::u16}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 16-\/bit 

Definition at line 1091 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}\label{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u32@{u32}}
\index{u32@{u32}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{u32}{u32}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::u32}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 32-\/bit 

Definition at line 1092 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}\label{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}} 
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u8@{u8}}
\index{u8@{u8}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection{\texorpdfstring{u8}{u8}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint8\+\_\+t I\+T\+M\+\_\+\+Type\+::u8}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 8-\/bit 

Definition at line 1090 of file core\+\_\+armv8mml.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
