m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/ip_core_dpram/prj/simulation/questa
T_opt
!s110 1724900943
VaAzS1YNZCD@0C@VfhO3Td3
Z1 04 11 4 work dpram_v3_tb fast 0
=4-00d861e3bc76-66cfe64e-328-71f4
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2020.4;71
R0
T_opt1
!s110 1724901105
VYI5@9DAbhz6`mCL`<TjJU0
R1
=1-00d861e3bc76-66cfe6f1-156-7db4
R2
R3
n@_opt1
R4
vclk_gen
Z5 !s110 1724901103
!i10b 1
!s100 0SGh9miSAg[5W2D^6jF7i0
Z6 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:If@BHiIz=K0bjM3jlzbO3
R0
w1724898305
8D:/git-repository/fpga_training/ip_core_dpram/prj/clk_gen.v
FD:/git-repository/fpga_training/ip_core_dpram/prj/clk_gen.v
!i122 4
L0 40 132
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2020.4;71
r1
!s85 0
31
Z9 !s108 1724901103.000000
!s107 D:/git-repository/fpga_training/ip_core_dpram/prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/prj|D:/git-repository/fpga_training/ip_core_dpram/prj/clk_gen.v|
!i113 0
Z10 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_dpram/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vclk_gen_altpll
R5
!i10b 1
!s100 T4E1mhlRX45zP<2N2UF>b0
R6
IC^:VW0P1YzZLBhnk@`j^n2
R0
w1724899412
8D:/git-repository/fpga_training/ip_core_dpram/prj/db/clk_gen_altpll.v
FD:/git-repository/fpga_training/ip_core_dpram/prj/db/clk_gen_altpll.v
!i122 5
L0 31 83
R7
R8
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_dpram/prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/prj/db|D:/git-repository/fpga_training/ip_core_dpram/prj/db/clk_gen_altpll.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_dpram/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdpram_rd_ctrl
R5
!i10b 1
!s100 jF]N1K[gP]0gL?b7QIe[=1
R6
I<@dn]j4lTe0GG[cGFG8Kk2
R0
w1724899564
8D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_rd_ctrl.v
FD:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_rd_ctrl.v
!i122 2
L0 1 19
R7
R8
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_rd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/rtl|D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_rd_ctrl.v|
!i113 0
R10
Z12 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_dpram/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdpram_v3_tb
R5
!i10b 1
!s100 P^GbB521Lf^CCH77h5jb52
R6
IY=E>^;nSThiY2CiEQ^TYb0
R0
w1724900919
8D:/git-repository/fpga_training/ip_core_dpram/prj/../sim/dpram_v3_tb.v
FD:/git-repository/fpga_training/ip_core_dpram/prj/../sim/dpram_v3_tb.v
!i122 6
L0 3 20
R7
R8
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_dpram/prj/../sim/dpram_v3_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/prj/../sim|D:/git-repository/fpga_training/ip_core_dpram/prj/../sim/dpram_v3_tb.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_dpram/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdpram_v3_top
R5
!i10b 1
!s100 =o<TM=6=SI7ToC75P8Umd3
R6
IO1XZO:TSA_>:jn``gW3=V0
R0
w1724900928
8D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_v3_top.v
FD:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_v3_top.v
!i122 1
L0 1 49
R7
R8
r1
!s85 0
31
Z13 !s108 1724901102.000000
!s107 D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_v3_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/rtl|D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_v3_top.v|
!i113 0
R10
R12
R3
vdpram_wr_ctrl
!s110 1724901102
!i10b 1
!s100 EzJ[OLnEbC5^zekU?dU<=1
R6
IF8jWPKmehHB:iHAMe80mZ0
R0
w1724899556
8D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_wr_ctrl.v
FD:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_wr_ctrl.v
!i122 0
L0 1 23
R7
R8
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_wr_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/rtl|D:/git-repository/fpga_training/ip_core_dpram/rtl/dpram_wr_ctrl.v|
!i113 0
R10
R12
R3
vip_core_dpram_v2
R5
!i10b 1
!s100 d@T64J:naleE]F^=74_hX1
R6
IXP0z_]Q@;B19B]M_MOz>41
R0
w1724896853
8D:/git-repository/fpga_training/ip_core_dpram/prj/ip_core_dpram_v2.v
FD:/git-repository/fpga_training/ip_core_dpram/prj/ip_core_dpram_v2.v
!i122 3
L0 40 78
R7
R8
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_dpram/prj/ip_core_dpram_v2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_dpram/prj|D:/git-repository/fpga_training/ip_core_dpram/prj/ip_core_dpram_v2.v|
!i113 0
R10
R11
R3
