Generate the report at 2024-09-25T06:05:43, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+-----------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint        | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+-----------------+-------------+------------+------------+---------------+-------+-------+-----------+
| outfifo/_386_:D | core_clock  | max        | 0.505f     | 9.961         | 0.000 | 9.455 | 1836.207  |
| outfifo/_393_:D | core_clock  | max        | 0.505f     | 9.961         | 0.000 | 9.455 | 1836.207  |
| outfifo/_394_:D | core_clock  | max        | 0.505f     | 9.961         | 0.000 | 9.455 | 1836.207  |
| outfifo/_411_:D | core_clock  | min        | 0.134f     | 0.002         | 0.000 | 0.133 | NA        |
| infifo/_403_:D  | core_clock  | min        | 0.134f     | 0.002         | 0.000 | 0.133 | NA        |
| outfifo/_404_:D | core_clock  | min        | 0.134f     | 0.002         | 0.000 | 0.133 | NA        |
+-----------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| infifo/_384_:Q (DFF_X1)       |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| infifo$EMPTY_N (net)          | 2      |             |            |            | 0.000       |        |                 |
| _7_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| _7_:Z (BUF_X1)                |        | 0.004       | 0.000      | 0.012      |             | 0.028  | 0.114r          |
| _1_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _4_:A2 (AND2_X4)              |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.114r          |
| _4_:ZN (AND2_X4)              |        | 0.001       | 0.000      | 0.005      |             | 0.026  | 0.140r          |
| _0_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _8_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.140r          |
| _8_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.021  | 0.161r          |
| CAN_FIRE_RL_process (net)     | 2      |             |            |            | 0.000       |        |                 |
| outfifo/_295_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.161r          |
| outfifo/_295_:Z (BUF_X1)      |        | 0.065       | 0.000      | 0.153      |             | 0.176  | 0.338r          |
| outfifo/_105_ (net)           | 20     |             |            |            | 0.000       |        |                 |
| outfifo/_217_:A1 (NAND2_X2)   |        | 0.003       | 0.000      | 0.153      |             | 0.000  | 0.338r          |
| outfifo/_217_:ZN (NAND2_X2)   |        | 0.014       | 0.000      | 0.043      |             | 0.050  | 0.387f          |
| outfifo/_192_ (net)           | 7      |             |            |            | 0.000       |        |                 |
| outfifo/_218_:A (BUF_X4)      |        | 0.003       | 0.000      | 0.043      |             | 0.000  | 0.387f          |
| outfifo/_218_:Z (BUF_X4)      |        | 0.018       | 0.000      | 0.009      |             | 0.045  | 0.433f          |
| outfifo/_142_ (net)           | 10     |             |            |            | 0.000       |        |                 |
| outfifo/_219_:S (MUX2_X1)     |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.433f          |
| outfifo/_219_:Z (MUX2_X1)     |        | 0.001       | 0.000      | 0.009      |             | 0.045  | 0.478f          |
| outfifo/_068_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_304_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.478f          |
| outfifo/_304_:Z (BUF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.505f          |
| outfifo/_016_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_386_:D (DFF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.505f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_386_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| outfifo/_386_:CK (DFF_X1)     |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.961           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.505(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.961           |
| data arrival time             |        |             |            |            |             |        | 0.505           |
| slack (MET)                   |        |             |            |            |             |        | 9.455           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| infifo/_384_:Q (DFF_X1)       |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| infifo$EMPTY_N (net)          | 2      |             |            |            | 0.000       |        |                 |
| _7_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| _7_:Z (BUF_X1)                |        | 0.004       | 0.000      | 0.012      |             | 0.028  | 0.114r          |
| _1_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _4_:A2 (AND2_X4)              |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.114r          |
| _4_:ZN (AND2_X4)              |        | 0.001       | 0.000      | 0.005      |             | 0.026  | 0.140r          |
| _0_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _8_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.140r          |
| _8_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.021  | 0.161r          |
| CAN_FIRE_RL_process (net)     | 2      |             |            |            | 0.000       |        |                 |
| outfifo/_295_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.161r          |
| outfifo/_295_:Z (BUF_X1)      |        | 0.065       | 0.000      | 0.153      |             | 0.176  | 0.338r          |
| outfifo/_105_ (net)           | 20     |             |            |            | 0.000       |        |                 |
| outfifo/_217_:A1 (NAND2_X2)   |        | 0.003       | 0.000      | 0.153      |             | 0.000  | 0.338r          |
| outfifo/_217_:ZN (NAND2_X2)   |        | 0.014       | 0.000      | 0.043      |             | 0.050  | 0.387f          |
| outfifo/_192_ (net)           | 7      |             |            |            | 0.000       |        |                 |
| outfifo/_218_:A (BUF_X4)      |        | 0.003       | 0.000      | 0.043      |             | 0.000  | 0.387f          |
| outfifo/_218_:Z (BUF_X4)      |        | 0.018       | 0.000      | 0.009      |             | 0.045  | 0.433f          |
| outfifo/_142_ (net)           | 10     |             |            |            | 0.000       |        |                 |
| outfifo/_226_:S (MUX2_X1)     |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.433f          |
| outfifo/_226_:Z (MUX2_X1)     |        | 0.001       | 0.000      | 0.009      |             | 0.045  | 0.478f          |
| outfifo/_081_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_325_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.478f          |
| outfifo/_325_:Z (BUF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.505f          |
| outfifo/_029_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_393_:D (DFF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.505f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_393_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| outfifo/_393_:CK (DFF_X1)     |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.961           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.505(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.961           |
| data arrival time             |        |             |            |            |             |        | 0.505           |
| slack (MET)                   |        |             |            |            |             |        | 9.455           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| infifo/_384_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| infifo/_384_:Q (DFF_X1)       |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| infifo$EMPTY_N (net)          | 2      |             |            |            | 0.000       |        |                 |
| _7_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| _7_:Z (BUF_X1)                |        | 0.004       | 0.000      | 0.012      |             | 0.028  | 0.114r          |
| _1_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _4_:A2 (AND2_X4)              |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.114r          |
| _4_:ZN (AND2_X4)              |        | 0.001       | 0.000      | 0.005      |             | 0.026  | 0.140r          |
| _0_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _8_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.140r          |
| _8_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.021  | 0.161r          |
| CAN_FIRE_RL_process (net)     | 2      |             |            |            | 0.000       |        |                 |
| outfifo/_295_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.161r          |
| outfifo/_295_:Z (BUF_X1)      |        | 0.065       | 0.000      | 0.153      |             | 0.176  | 0.338r          |
| outfifo/_105_ (net)           | 20     |             |            |            | 0.000       |        |                 |
| outfifo/_217_:A1 (NAND2_X2)   |        | 0.003       | 0.000      | 0.153      |             | 0.000  | 0.338r          |
| outfifo/_217_:ZN (NAND2_X2)   |        | 0.014       | 0.000      | 0.043      |             | 0.050  | 0.387f          |
| outfifo/_192_ (net)           | 7      |             |            |            | 0.000       |        |                 |
| outfifo/_218_:A (BUF_X4)      |        | 0.003       | 0.000      | 0.043      |             | 0.000  | 0.387f          |
| outfifo/_218_:Z (BUF_X4)      |        | 0.018       | 0.000      | 0.009      |             | 0.045  | 0.433f          |
| outfifo/_142_ (net)           | 10     |             |            |            | 0.000       |        |                 |
| outfifo/_227_:S (MUX2_X1)     |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.433f          |
| outfifo/_227_:Z (MUX2_X1)     |        | 0.001       | 0.000      | 0.009      |             | 0.045  | 0.478f          |
| outfifo/_082_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_328_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.478f          |
| outfifo/_328_:Z (BUF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.505f          |
| outfifo/_030_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_394_:D (DFF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.505f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_394_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| outfifo/_394_:CK (DFF_X1)     |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.961           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.505(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.961           |
| data arrival time             |        |             |            |            |             |        | 0.505           |
| slack (MET)                   |        |             |            |            |             |        | 9.455           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_411_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| outfifo/_411_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| outfifo/_411_:QN (DFF_X1)     |        | 0.001       | 0.000      | 0.008      |             | 0.060  | 0.060r          |
| outfifo/_043_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_370_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.060r          |
| outfifo/_370_:Z (BUF_X1)      |        | 0.003       | 0.000      | 0.012      |             | 0.028  | 0.087r          |
| outfifo/_117_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_275_:C2 (OAI211_X2)  |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.087r          |
| outfifo/_275_:ZN (OAI211_X2)  |        | 0.001       | 0.000      | 0.009      |             | 0.019  | 0.107f          |
| outfifo/_067_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_371_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.107f          |
| outfifo/_371_:Z (BUF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.134f          |
| outfifo/_015_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_411_:D (DFF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.134f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_411_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| outfifo/_411_:CK (DFF_X1)     |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.002           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.134(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.002           |
| data arrival time             |        |             |            |            |             |        | 0.134           |
| slack (MET)                   |        |             |            |            |             |        | 0.133           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| infifo/_403_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| infifo/_403_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| infifo/_403_:QN (DFF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.060  | 0.060r          |
| infifo/_035_ (net)            | 1      |             |            |            | 0.000       |        |                 |
| infifo/_354_:A (BUF_X1)       |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.060r          |
| infifo/_354_:Z (BUF_X1)       |        | 0.003       | 0.000      | 0.012      |             | 0.028  | 0.087r          |
| infifo/_109_ (net)            | 1      |             |            |            | 0.000       |        |                 |
| infifo/_251_:C2 (OAI211_X2)   |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.087r          |
| infifo/_251_:ZN (OAI211_X2)   |        | 0.001       | 0.000      | 0.009      |             | 0.019  | 0.107f          |
| infifo/_059_ (net)            | 1      |             |            |            | 0.000       |        |                 |
| infifo/_355_:A (BUF_X1)       |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.107f          |
| infifo/_355_:Z (BUF_X1)       |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.134f          |
| infifo/_007_ (net)            | 1      |             |            |            | 0.000       |        |                 |
| infifo/_403_:D (DFF_X1)       |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.134f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| infifo/_403_:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| infifo/_403_:CK (DFF_X1)      |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.002           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.134(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.002           |
| data arrival time             |        |             |            |            |             |        | 0.134           |
| slack (MET)                   |        |             |            |            |             |        | 0.133           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_404_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| outfifo/_404_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| outfifo/_404_:QN (DFF_X1)     |        | 0.001       | 0.000      | 0.008      |             | 0.060  | 0.060r          |
| outfifo/_036_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_356_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.060r          |
| outfifo/_356_:Z (BUF_X1)      |        | 0.003       | 0.000      | 0.012      |             | 0.028  | 0.087r          |
| outfifo/_110_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_254_:C2 (OAI211_X2)  |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.087r          |
| outfifo/_254_:ZN (OAI211_X2)  |        | 0.001       | 0.000      | 0.009      |             | 0.019  | 0.107f          |
| outfifo/_060_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_357_:A (BUF_X1)      |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.107f          |
| outfifo/_357_:Z (BUF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.134f          |
| outfifo/_008_ (net)           | 1      |             |            |            | 0.000       |        |                 |
| outfifo/_404_:D (DFF_X1)      |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.134f          |
|                               |        |             |            |            |             |        |                 |
| CLK (port)                    |        | 0.065       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| CLK (clock net)               | 68     |             |            |            | NA          |        |                 |
| outfifo/_404_:CK (DFF_X1)     |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| outfifo/_404_:CK (DFF_X1)     |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.002           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.134(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.002           |
| data arrival time             |        |             |            |            |             |        | 0.134           |
| slack (MET)                   |        |             |            |            |             |        | 0.133           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
