--------------- Build Started: 10/07/2015 12:19:37 Project: Design12, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Digi-Key\AppData\Local\Cypress Semiconductor\PSoC Creator\3.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Digi-Key\Documents\PSoC Creator\Design12\Design12.cydsn\Design12.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Digi-Key\Documents\PSoC Creator\Design12\Design12.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 10/07/2015 12:19:45 ---------------
