// Seed: 381726528
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_11,
    input tri0 id_4,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input wor id_8,
    input tri0 id_9
);
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8,
    output supply1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input wand id_12,
    output tri1 id_13
);
  assign id_13 = 1'b0;
  module_0(
      id_8, id_10, id_6, id_7, id_5, id_2, id_13, id_5, id_4, id_2
  );
endmodule
