Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Oct  3 14:59:28 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.001        0.000                      0                  217        0.167        0.000                      0                  217        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.001        0.000                      0                  217        0.167        0.000                      0                  217        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.856ns (18.900%)  route 3.673ns (81.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 f  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 f  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  deb_btn1/duty_G[5]_i_2/O
                         net (fo=5, routed)           0.478     9.689    deb_btn1_n_1
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[1]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.690    duty_G_reg[1]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.856ns (18.900%)  route 3.673ns (81.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 f  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 f  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  deb_btn1/duty_G[5]_i_2/O
                         net (fo=5, routed)           0.478     9.689    deb_btn1_n_1
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[2]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.690    duty_G_reg[2]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.856ns (18.900%)  route 3.673ns (81.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 f  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 f  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  deb_btn1/duty_G[5]_i_2/O
                         net (fo=5, routed)           0.478     9.689    deb_btn1_n_1
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[3]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.690    duty_G_reg[3]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.856ns (18.900%)  route 3.673ns (81.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 f  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 f  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  deb_btn1/duty_G[5]_i_2/O
                         net (fo=5, routed)           0.478     9.689    deb_btn1_n_1
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[4]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.690    duty_G_reg[4]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.856ns (18.900%)  route 3.673ns (81.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 f  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 f  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  deb_btn1/duty_G[5]_i_2/O
                         net (fo=5, routed)           0.478     9.689    deb_btn1_n_1
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.690    duty_G_reg[5]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.828ns (18.940%)  route 3.544ns (81.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.184 r  deb_btn1/duty_G[5]_i_1/O
                         net (fo=5, routed)           0.348     9.532    duty_G
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[1]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_R)       -0.429    14.674    duty_G_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.828ns (18.940%)  route 3.544ns (81.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.184 r  deb_btn1/duty_G[5]_i_1/O
                         net (fo=5, routed)           0.348     9.532    duty_G
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[2]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_R)       -0.429    14.674    duty_G_reg[2]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.828ns (18.940%)  route 3.544ns (81.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.184 r  deb_btn1/duty_G[5]_i_1/O
                         net (fo=5, routed)           0.348     9.532    duty_G
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[3]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_R)       -0.429    14.674    duty_G_reg[3]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.828ns (18.940%)  route 3.544ns (81.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.184 r  deb_btn1/duty_G[5]_i_1/O
                         net (fo=5, routed)           0.348     9.532    duty_G
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[4]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_R)       -0.429    14.674    duty_G_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 deb_btn1/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.828ns (18.940%)  route 3.544ns (81.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.609     5.160    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  deb_btn1/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  deb_btn1/curr_state_reg/Q
                         net (fo=5, routed)           1.118     6.734    deb_btn1/curr_state_reg_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.858 r  deb_btn1/duty_G[5]_i_5/O
                         net (fo=1, routed)           0.938     7.796    deb_btn1/duty_G[5]_i_5_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  deb_btn1/duty_G[5]_i_4/O
                         net (fo=3, routed)           1.140     9.060    deb_btn1/duty_G[5]_i_4_n_0
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.184 r  deb_btn1/duty_G[5]_i_1/O
                         net (fo=5, routed)           0.348     9.532    duty_G
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.494    14.865    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y70         FDRE (Setup_fdre_C_R)       -0.429    14.674    duty_G_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 deb_btn1/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn1/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.577     1.490    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  deb_btn1/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb_btn1/sync0_reg/Q
                         net (fo=1, routed)           0.110     1.741    deb_btn1/sync0_reg_n_0
    SLICE_X61Y73         FDRE                                         r  deb_btn1/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.845     2.003    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  deb_btn1/sync1_reg/C
                         clock pessimism             -0.498     1.504    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.070     1.574    deb_btn1/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 duty_B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.580     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.621 r  duty_B_reg[4]/Q
                         net (fo=4, routed)           0.083     1.705    duty_B_reg__0[4]
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.099     1.804 r  duty_B[5]_i_3/O
                         net (fo=1, routed)           0.000     1.804    duty_B[5]_i_3_n_0
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.848     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[5]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.585    duty_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 duty_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.582     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  duty_R_reg[1]/Q
                         net (fo=7, routed)           0.133     1.769    duty_R_reg__0[1]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  duty_R[5]_i_3/O
                         net (fo=1, routed)           0.000     1.814    duty_R[5]_i_3_n_0
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.850     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[5]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.092     1.587    duty_R_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 deb_btn0/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn0/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.577     1.490    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  deb_btn0/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb_btn0/sync0_reg/Q
                         net (fo=1, routed)           0.174     1.805    deb_btn0/sync0
    SLICE_X58Y74         FDRE                                         r  deb_btn0/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.844     2.002    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  deb_btn0/sync1_reg/C
                         clock pessimism             -0.511     1.490    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.066     1.556    deb_btn0/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 duty_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.580     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  duty_B_reg[3]/Q
                         net (fo=5, routed)           0.179     1.814    duty_B_reg__0[3]
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.042     1.856 r  duty_B[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    duty_B[4]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.848     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  duty_B_reg[4]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     1.600    duty_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 duty_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.582     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  duty_R_reg[1]/Q
                         net (fo=7, routed)           0.181     1.818    duty_R_reg__0[1]
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.043     1.861 r  duty_R[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    duty_R[4]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.850     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  duty_R_reg[4]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.107     1.602    duty_R_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 duty_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.581     1.494    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  duty_G_reg[1]/Q
                         net (fo=7, routed)           0.166     1.802    duty_G_reg__0[1]
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  duty_G[5]_i_3/O
                         net (fo=1, routed)           0.000     1.847    duty_G[5]_i_3_n_0
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.849     2.007    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  duty_G_reg[5]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     1.586    duty_G_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 deb_btn2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.585     1.498    deb_btn2/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  deb_btn2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  deb_btn2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.757    deb_btn2/counter_reg[7]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  deb_btn2/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.865    deb_btn2/counter_reg[4]_i_1__1_n_4
    SLICE_X61Y66         FDRE                                         r  deb_btn2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.853     2.011    deb_btn2/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  deb_btn2/counter_reg[7]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105     1.603    deb_btn2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_btn0/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn0/curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.581     1.494    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  deb_btn0/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  deb_btn0/curr_state_reg/Q
                         net (fo=5, routed)           0.168     1.804    deb_btn0/curr_state__0
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  deb_btn0/curr_state_i_1/O
                         net (fo=1, routed)           0.000     1.849    deb_btn0/curr_state_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  deb_btn0/curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.849     2.007    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  deb_btn0/curr_state_reg/C
                         clock pessimism             -0.512     1.494    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.091     1.585    deb_btn0/curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_btn1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.587     1.500    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  deb_btn1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  deb_btn1/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.761    deb_btn1/counter_reg[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  deb_btn1/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.869    deb_btn1/counter_reg[0]_i_2__0_n_4
    SLICE_X63Y65         FDRE                                         r  deb_btn1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.855     2.014    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  deb_btn1/counter_reg[3]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.605    deb_btn1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67    deb_btn0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y69    deb_btn0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y69    deb_btn0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    deb_btn0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    deb_btn0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    deb_btn0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70    deb_btn0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71    deb_btn0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71    deb_btn0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    deb_btn0/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    deb_btn0/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    deb_btn0/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    deb_btn0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    deb_btn1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    deb_btn1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    deb_btn1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    deb_btn1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    deb_btn1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    deb_btn1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    deb_btn1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    deb_btn1/counter_reg[3]/C



