0.7
2020.2
Nov 18 2020
09:47:47
C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv,1748083260,systemVerilog,,,,tb_SPI_Master,,uvm,../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v,1748083023,verilog,,C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v,,SPI_Master,,uvm,../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v,1748158267,verilog,,,,SPI_Slave;SPI_Slave_Intf;SPI_Slave_Reg,,uvm,../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
