/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : T-2022.03-SP5
// Date      : Tue Dec 16 18:24:57 2025
/////////////////////////////////////////////////////////////


/*module RAM256 ( VPWR, VGND, CLK, WE0, EN0, A0, Di0, Do0 );
  input [3:0] WE0;
  input [7:0] A0;
  input [31:0] Di0;
  output [31:0] Do0;
  input CLK, EN0;
  inout VPWR,  VGND;


endmodule


module RAM128 ( CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0 );
  input [6:0] A0;
  input [31:0] Di0;
  output [31:0] Do0;
  input [3:0] WE0;
  input CLK, EN0, VGND, VPWR;


endmodule
*/

module dummy_scl180_conb_1_760 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_0 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_760 const_source (  );
endmodule


module dummy_scl180_conb_1_761 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_1 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_761 const_source (  );
endmodule


module dummy_scl180_conb_1_762 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_2 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_762 const_source (  );
endmodule


module dummy_scl180_conb_1_763 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_3 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_763 const_source (  );
endmodule


module dummy_scl180_conb_1_764 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_4 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_764 const_source (  );
endmodule


module dummy_scl180_conb_1_765 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_5 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_765 const_source (  );
endmodule


module dummy_scl180_conb_1_766 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module constant_block_6 ( vccd, vssd, one, zero );
  output one, zero;
  inout vccd,  vssd;

  assign one = 1'b1;
  assign zero = 1'b0;

  dummy_scl180_conb_1_766 const_source (  );
endmodule


module mprj_io ( vddio, vssio, vdda, vssa, vccd, vssd, vdda1, vdda2, vssa1, 
        vssa2, vddio_q, vssio_q, analog_a, analog_b, porb_h, vccd_conb, io, 
        io_out, oeb, enh, inp_dis, ib_mode_sel, vtrip_sel, slow_sel, holdover, 
        analog_en, analog_sel, analog_pol, dm, io_in, io_in_3v3, analog_io, 
        analog_noesd_io );
  input [37:0] vccd_conb;
  inout [37:0] io;
  input [37:0] io_out;
  input [37:0] oeb;
  input [37:0] enh;
  input [37:0] inp_dis;
  input [37:0] ib_mode_sel;
  input [37:0] vtrip_sel;
  input [37:0] slow_sel;
  input [37:0] holdover;
  input [37:0] analog_en;
  input [37:0] analog_sel;
  input [37:0] analog_pol;
  input [113:0] dm;
  output [37:0] io_in;
  output [37:0] io_in_3v3;
  inout [28:0] analog_io;
  inout [28:0] analog_noesd_io;
  input vddio_q, vssio_q, analog_a, analog_b, porb_h;
  inout vddio,  vssio,  vdda,  vssa,  vccd,  vssd,  vdda1,  vdda2,  vssa1, 
     vssa2;

  tri   [37:0] io;
  tri   [37:0] io_out;
  tri   [37:0] oeb;
  tri   [37:0] inp_dis;
  tri   [113:0] dm;
  tri   [37:0] io_in;

  /*pc3b03ed_wrapper area1_io_pad ( .IN(io_in[18:0]), .OUT(io_out[18:0]), .PAD(
        io[18:0]), .INPUT_DIS(inp_dis[18:0]), .OUT_EN_N(oeb[18:0]), .dm(
        dm[56:0]) );
  pc3b03ed_wrapper area2_io_pad ( .IN(io_in[37:19]), .OUT(io_out[37:19]), 
        .PAD(io[37:19]), .INPUT_DIS(inp_dis[37:19]), .OUT_EN_N(oeb[37:19]), 
        .dm(dm[113:57]) );*/
// Instance for io_in[0] to io_in[18], io_out[0] to io_out[18], etc.
pc3b03ed_wrapper area1_io_pad_0 (
    .IN(io_in[0]),
    .OUT(io_out[0]),
    .PAD(io[0]),
    .INPUT_DIS(inp_dis[0]),
    .OUT_EN_N(oeb[0]),
    .dm(dm[2:0])
);

pc3b03ed_wrapper area1_io_pad_1 (
    .IN(io_in[1]),
    .OUT(io_out[1]),
    .PAD(io[1]),
    .INPUT_DIS(inp_dis[1]),
    .OUT_EN_N(oeb[1]),
    .dm(dm[5:3])
);

pc3b03ed_wrapper area1_io_pad_2 (
    .IN(io_in[2]),
    .OUT(io_out[2]),
    .PAD(io[2]),
    .INPUT_DIS(inp_dis[2]),
    .OUT_EN_N(oeb[2]),
    .dm(dm[8:6])
);

pc3b03ed_wrapper area1_io_pad_3 (
    .IN(io_in[3]),
    .OUT(io_out[3]),
    .PAD(io[3]),
    .INPUT_DIS(inp_dis[3]),
    .OUT_EN_N(oeb[3]),
    .dm(dm[11:9])
);

pc3b03ed_wrapper area1_io_pad_4 (
    .IN(io_in[4]),
    .OUT(io_out[4]),
    .PAD(io[4]),
    .INPUT_DIS(inp_dis[4]),
    .OUT_EN_N(oeb[4]),
    .dm(dm[14:12])
);

pc3b03ed_wrapper area1_io_pad_5 (
    .IN(io_in[5]),
    .OUT(io_out[5]),
    .PAD(io[5]),
    .INPUT_DIS(inp_dis[5]),
    .OUT_EN_N(oeb[5]),
    .dm(dm[17:15])
);

pc3b03ed_wrapper area1_io_pad_6 (
    .IN(io_in[6]),
    .OUT(io_out[6]),
    .PAD(io[6]),
    .INPUT_DIS(inp_dis[6]),
    .OUT_EN_N(oeb[6]),
    .dm(dm[20:18])
);

pc3b03ed_wrapper area1_io_pad_7 (
    .IN(io_in[7]),
    .OUT(io_out[7]),
    .PAD(io[7]),
    .INPUT_DIS(inp_dis[7]),
    .OUT_EN_N(oeb[7]),
    .dm(dm[23:21])
);

pc3b03ed_wrapper area1_io_pad_8 (
    .IN(io_in[8]),
    .OUT(io_out[8]),
    .PAD(io[8]),
    .INPUT_DIS(inp_dis[8]),
    .OUT_EN_N(oeb[8]),
    .dm(dm[26:24])
);

pc3b03ed_wrapper area1_io_pad_9 (
    .IN(io_in[9]),
    .OUT(io_out[9]),
    .PAD(io[9]),
    .INPUT_DIS(inp_dis[9]),
    .OUT_EN_N(oeb[9]),
    .dm(dm[29:27])
);

pc3b03ed_wrapper area1_io_pad_10 (
    .IN(io_in[10]),
    .OUT(io_out[10]),
    .PAD(io[10]),
    .INPUT_DIS(inp_dis[10]),
    .OUT_EN_N(oeb[10]),
    .dm(dm[32:30])
);

pc3b03ed_wrapper area1_io_pad_11 (
    .IN(io_in[11]),
    .OUT(io_out[11]),
    .PAD(io[11]),
    .INPUT_DIS(inp_dis[11]),
    .OUT_EN_N(oeb[11]),
    .dm(dm[35:33])
);

pc3b03ed_wrapper area1_io_pad_12 (
    .IN(io_in[12]),
    .OUT(io_out[12]),
    .PAD(io[12]),
    .INPUT_DIS(inp_dis[12]),
    .OUT_EN_N(oeb[12]),
    .dm(dm[38:36])
);

pc3b03ed_wrapper area1_io_pad_13 (
    .IN(io_in[13]),
    .OUT(io_out[13]),
    .PAD(io[13]),
    .INPUT_DIS(inp_dis[13]),
    .OUT_EN_N(oeb[13]),
    .dm(dm[41:39])
);

pc3b03ed_wrapper area1_io_pad_14 (
    .IN(io_in[14]),
    .OUT(io_out[14]),
    .PAD(io[14]),
    .INPUT_DIS(inp_dis[14]),
    .OUT_EN_N(oeb[14]),
    .dm(dm[44:42])
);

pc3b03ed_wrapper area1_io_pad_15 (
    .IN(io_in[15]),
    .OUT(io_out[15]),
    .PAD(io[15]),
    .INPUT_DIS(inp_dis[15]),
    .OUT_EN_N(oeb[15]),
    .dm(dm[47:45])
);

pc3b03ed_wrapper area1_io_pad_16 (
    .IN(io_in[16]),
    .OUT(io_out[16]),
    .PAD(io[16]),
    .INPUT_DIS(inp_dis[16]),
    .OUT_EN_N(oeb[16]),
    .dm(dm[50:48])
);

pc3b03ed_wrapper area1_io_pad_17 (
    .IN(io_in[17]),
    .OUT(io_out[17]),
    .PAD(io[17]),
    .INPUT_DIS(inp_dis[17]),
    .OUT_EN_N(oeb[17]),
    .dm(dm[53:51])
);

pc3b03ed_wrapper area1_io_pad_18 (
    .IN(io_in[18]),
    .OUT(io_out[18]),
    .PAD(io[18]),
    .INPUT_DIS(inp_dis[18]),
    .OUT_EN_N(oeb[18]),
    .dm(dm[56:54])
);

// Similarly for the next range, io_in[19] to io_in[37]...
pc3b03ed_wrapper area2_io_pad_19 (
    .IN(io_in[19]),
    .OUT(io_out[19]),
    .PAD(io[19]),
    .INPUT_DIS(inp_dis[19]),
    .OUT_EN_N(oeb[19]),
    .dm(dm[59:57])
);

pc3b03ed_wrapper area2_io_pad_20 (
    .IN(io_in[20]),
    .OUT(io_out[20]),
    .PAD(io[20]),
    .INPUT_DIS(inp_dis[20]),
    .OUT_EN_N(oeb[20]),
    .dm(dm[62:60])
);

pc3b03ed_wrapper area2_io_pad_21 (
    .IN(io_in[21]),
    .OUT(io_out[21]),
    .PAD(io[21]),
    .INPUT_DIS(inp_dis[21]),
    .OUT_EN_N(oeb[21]),
    .dm(dm[65:63])
);

// Continue this pattern for each bit (i.e., from io_in[22] to io_in[37], io_out[22] to io_out[37], etc.)

// Continuing for io_in[22] to io_in[37], io_out[22] to io_out[37], etc.
pc3b03ed_wrapper area2_io_pad_22 (
    .IN(io_in[22]),
    .OUT(io_out[22]),
    .PAD(io[22]),
    .INPUT_DIS(inp_dis[22]),
    .OUT_EN_N(oeb[22]),
    .dm(dm[68:66])
);

pc3b03ed_wrapper area2_io_pad_23 (
    .IN(io_in[23]),
    .OUT(io_out[23]),
    .PAD(io[23]),
    .INPUT_DIS(inp_dis[23]),
    .OUT_EN_N(oeb[23]),
    .dm(dm[71:69])
);

pc3b03ed_wrapper area2_io_pad_24 (
    .IN(io_in[24]),
    .OUT(io_out[24]),
    .PAD(io[24]),
    .INPUT_DIS(inp_dis[24]),
    .OUT_EN_N(oeb[24]),
    .dm(dm[74:72])
);

pc3b03ed_wrapper area2_io_pad_25 (
    .IN(io_in[25]),
    .OUT(io_out[25]),
    .PAD(io[25]),
    .INPUT_DIS(inp_dis[25]),
    .OUT_EN_N(oeb[25]),
    .dm(dm[77:75])
);

pc3b03ed_wrapper area2_io_pad_26 (
    .IN(io_in[26]),
    .OUT(io_out[26]),
    .PAD(io[26]),
    .INPUT_DIS(inp_dis[26]),
    .OUT_EN_N(oeb[26]),
    .dm(dm[80:78])
);

pc3b03ed_wrapper area2_io_pad_27 (
    .IN(io_in[27]),
    .OUT(io_out[27]),
    .PAD(io[27]),
    .INPUT_DIS(inp_dis[27]),
    .OUT_EN_N(oeb[27]),
    .dm(dm[83:81])
);

pc3b03ed_wrapper area2_io_pad_28 (
    .IN(io_in[28]),
    .OUT(io_out[28]),
    .PAD(io[28]),
    .INPUT_DIS(inp_dis[28]),
    .OUT_EN_N(oeb[28]),
    .dm(dm[86:84])
);

pc3b03ed_wrapper area2_io_pad_29 (
    .IN(io_in[29]),
    .OUT(io_out[29]),
    .PAD(io[29]),
    .INPUT_DIS(inp_dis[29]),
    .OUT_EN_N(oeb[29]),
    .dm(dm[89:87])
);

pc3b03ed_wrapper area2_io_pad_30 (
    .IN(io_in[30]),
    .OUT(io_out[30]),
    .PAD(io[30]),
    .INPUT_DIS(inp_dis[30]),
    .OUT_EN_N(oeb[30]),
    .dm(dm[92:90])
);

pc3b03ed_wrapper area2_io_pad_31 (
    .IN(io_in[31]),
    .OUT(io_out[31]),
    .PAD(io[31]),
    .INPUT_DIS(inp_dis[31]),
    .OUT_EN_N(oeb[31]),
    .dm(dm[95:93])
);

pc3b03ed_wrapper area2_io_pad_32 (
    .IN(io_in[32]),
    .OUT(io_out[32]),
    .PAD(io[32]),
    .INPUT_DIS(inp_dis[32]),
    .OUT_EN_N(oeb[32]),
    .dm(dm[98:96])
);

pc3b03ed_wrapper area2_io_pad_33 (
    .IN(io_in[33]),
    .OUT(io_out[33]),
    .PAD(io[33]),
    .INPUT_DIS(inp_dis[33]),
    .OUT_EN_N(oeb[33]),
    .dm(dm[101:99])
);

pc3b03ed_wrapper area2_io_pad_34 (
    .IN(io_in[34]),
    .OUT(io_out[34]),
    .PAD(io[34]),
    .INPUT_DIS(inp_dis[34]),
    .OUT_EN_N(oeb[34]),
    .dm(dm[104:102])
);

pc3b03ed_wrapper area2_io_pad_35 (
    .IN(io_in[35]),
    .OUT(io_out[35]),
    .PAD(io[35]),
    .INPUT_DIS(inp_dis[35]),
    .OUT_EN_N(oeb[35]),
    .dm(dm[107:105])
);

pc3b03ed_wrapper area2_io_pad_36 (
    .IN(io_in[36]),
    .OUT(io_out[36]),
    .PAD(io[36]),
    .INPUT_DIS(inp_dis[36]),
    .OUT_EN_N(oeb[36]),
    .dm(dm[110:108])
);

pc3b03ed_wrapper area2_io_pad_37 (
    .IN(io_in[37]),
    .OUT(io_out[37]),
    .PAD(io[37]),
    .INPUT_DIS(inp_dis[37]),
    .OUT_EN_N(oeb[37]),
    .dm(dm[113:111])
);
endmodule


module chip_io ( vddio_pad, vddio_pad2, vssio_pad, vssio_pad2, vccd_pad, 
        vssd_pad, vdda_pad, vssa_pad, vdda1_pad, vdda1_pad2, vdda2_pad, 
        vssa1_pad, vssa1_pad2, vssa2_pad, vccd1_pad, vccd2_pad, vssd1_pad, 
        vssd2_pad, vddio, vssio, vccd, vssd, vdda, vssa, vdda1, vdda2, vssa1, 
        vssa2, vccd1, vccd2, vssd1, vssd2, gpio, clock, resetb, flash_csb, 
        flash_clk, flash_io0, flash_io1, porb_h, por, resetb_core_h, 
        clock_core, gpio_out_core, gpio_in_core, gpio_mode0_core, 
        gpio_mode1_core, gpio_outenb_core, gpio_inenb_core, flash_csb_core, 
        flash_clk_core, flash_csb_oeb_core, flash_clk_oeb_core, 
        flash_io0_oeb_core, flash_io1_oeb_core, flash_io0_ieb_core, 
        flash_io1_ieb_core, flash_io0_do_core, flash_io1_do_core, 
        flash_io0_di_core, flash_io1_di_core, mprj_io, mprj_io_out, 
        mprj_io_oeb, mprj_io_inp_dis, mprj_io_ib_mode_sel, mprj_io_vtrip_sel, 
        mprj_io_slow_sel, mprj_io_holdover, mprj_io_analog_en, 
        mprj_io_analog_sel, mprj_io_analog_pol, mprj_io_dm, mprj_io_in, 
        mprj_io_one, mprj_analog_io );
  inout [37:0] mprj_io;
  input [37:0] mprj_io_out;
  input [37:0] mprj_io_oeb;
  input [37:0] mprj_io_inp_dis;
  input [37:0] mprj_io_ib_mode_sel;
  input [37:0] mprj_io_vtrip_sel;
  input [37:0] mprj_io_slow_sel;
  input [37:0] mprj_io_holdover;
  input [37:0] mprj_io_analog_en;
  input [37:0] mprj_io_analog_sel;
  input [37:0] mprj_io_analog_pol;
  input [113:0] mprj_io_dm;
  output [37:0] mprj_io_in;
  input [37:0] mprj_io_one;
  inout [28:0] mprj_analog_io;
  input clock, resetb, porb_h, por, gpio_out_core, gpio_mode0_core,
         gpio_mode1_core, gpio_outenb_core, gpio_inenb_core,
         flash_csb_oeb_core, flash_clk_oeb_core, flash_io0_oeb_core,
         flash_io1_oeb_core, flash_io0_ieb_core, flash_io1_ieb_core,
         flash_io0_do_core, flash_io1_do_core;
  output flash_csb, flash_clk, resetb_core_h, clock_core, gpio_in_core,
         flash_io0_di_core, flash_io1_di_core;
  inout vddio_pad,  vddio_pad2,  vssio_pad,  vssio_pad2,  vccd_pad,  vssd_pad, 
     vdda_pad,  vssa_pad,  vdda1_pad,  vdda1_pad2,  vdda2_pad,  vssa1_pad, 
     vssa1_pad2,  vssa2_pad,  vccd1_pad,  vccd2_pad,  vssd1_pad,  vssd2_pad, 
     vddio,  vssio,  vccd,  vssd,  vdda,  vssa,  vdda1,  vdda2,  vssa1,  vssa2, 
     vccd1,  vccd2,  vssd1,  vssd2,  gpio,  flash_io0,  flash_io1, 
     flash_csb_core,  flash_clk_core;

  tri   vddio;
  tri   vssio;
  tri   vccd;
  tri   vssd;
  tri   vdda;
  tri   vssa;
  tri   vdda1;
  tri   vdda2;
  tri   vssa2;
  tri   vccd1;
  tri   vccd2;
  tri   vssd2;
  tri   gpio;
  tri   clock;
  tri   flash_csb;
  tri   flash_clk;
  tri   flash_io0;
  tri   flash_io1;
  tri   clock_core;
  tri   gpio_out_core;
  tri   gpio_in_core;
  tri   gpio_mode0_core;
  tri   gpio_mode1_core;
  tri   gpio_outenb_core;
  tri   gpio_inenb_core;
  tri   flash_csb_core;
  tri   flash_clk_core;
  tri   flash_csb_oeb_core;
  tri   flash_clk_oeb_core;
  tri   flash_io0_oeb_core;
  tri   flash_io1_oeb_core;
  tri   flash_io0_ieb_core;
  tri   flash_io1_ieb_core;
  tri   flash_io0_do_core;
  tri   flash_io1_do_core;
  tri   flash_io0_di_core;
  tri   flash_io1_di_core;
  tri   [37:0] mprj_io;
  tri   [37:0] mprj_io_out;
  tri   [37:0] mprj_io_oeb;
  tri   [37:0] mprj_io_inp_dis;
  tri   [113:0] mprj_io_dm;
  tri   [37:0] mprj_io_in;
  tran( vddio, vddio_pad2);
  tran( vddio, vddio_pad);
  tran( vssio, vssio_pad);
  tran( vccd, vccd_pad);
  tran( vssd, vssd_pad);
  tran( vdda, vdda_pad);
  tran( vssa, vssa_pad);
  tran( vdda1, vdda1_pad);
  tran( vdda2, vdda2_pad);
  tran( vssa2, vssa2_pad);
  tran( vccd1, vccd1_pad);
  tran( vccd2, vccd2_pad);
  tran( vssd2, vssd2_pad);

  pc3d21 resetb_pad ( .PAD(resetb), .CIN(resetb_core_h) );
  constant_block_0 \constant_value_inst[0]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_1 \constant_value_inst[1]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_2 \constant_value_inst[2]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_3 \constant_value_inst[3]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_4 \constant_value_inst[4]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_5 \constant_value_inst[5]  ( .vccd(vccd), .vssd(vssd) );
  constant_block_6 \constant_value_inst[6]  ( .vccd(vccd), .vssd(vssd) );
  pc3d01_wrapper clock_pad ( .IN(clock_core), .PAD(clock) );
  pc3b03ed_wrapper gpio_pad ( .IN(gpio_in_core), .OUT(gpio_out_core), .PAD(
        gpio), .INPUT_DIS(gpio_inenb_core), .OUT_EN_N(gpio_outenb_core), .dm({
        gpio_mode1_core, gpio_mode1_core, gpio_mode0_core}) );
  pc3b03ed_wrapper flash_io0_pad ( .IN(flash_io0_di_core), .OUT(
        flash_io0_do_core), .PAD(flash_io0), .INPUT_DIS(flash_io0_ieb_core), 
        .OUT_EN_N(flash_io0_oeb_core), .dm({flash_io0_ieb_core, 
        flash_io0_ieb_core, flash_io0_oeb_core}) );
  pc3b03ed_wrapper flash_io1_pad ( .IN(flash_io1_di_core), .OUT(
        flash_io1_do_core), .PAD(flash_io1), .INPUT_DIS(flash_io1_ieb_core), 
        .OUT_EN_N(flash_io1_oeb_core), .dm({flash_io1_ieb_core, 
        flash_io1_ieb_core, flash_io1_oeb_core}) );
  pt3b02_wrapper flash_csb_pad ( .PAD(flash_csb), .IN(flash_csb_core), .OE_N(
        flash_csb_oeb_core) );
  pt3b02_wrapper flash_clk_pad ( .PAD(flash_clk), .IN(flash_clk_core), .OE_N(
        flash_clk_oeb_core) );
  mprj_io mprj_pads ( .vddio(vddio), .vssio(vssio), .vccd(vccd), .vssd(vssd), 
        .vdda1(vdda1), .vdda2(vdda2), .vssa1(vssa1), .vssa2(vssa2), .vddio_q(
        1'b0), .vssio_q(1'b0), .analog_a(1'b0), .analog_b(1'b0), .porb_h(
        porb_h), .vccd_conb(mprj_io_one), .io(mprj_io), .io_out(mprj_io_out), 
        .oeb(mprj_io_oeb), .enh({porb_h, porb_h, porb_h, porb_h, porb_h, 
        porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, 
        porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, 
        porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, porb_h, 
        porb_h, porb_h, porb_h, porb_h, porb_h, porb_h}), .inp_dis(
        mprj_io_inp_dis), .ib_mode_sel(mprj_io_ib_mode_sel), .vtrip_sel(
        mprj_io_vtrip_sel), .slow_sel(mprj_io_slow_sel), .holdover(
        mprj_io_holdover), .analog_en(mprj_io_analog_en), .analog_sel(
        mprj_io_analog_sel), .analog_pol(mprj_io_analog_pol), .dm(mprj_io_dm), 
        .io_in(mprj_io_in), .analog_io(mprj_analog_io) );
endmodule


module mgmt_core_DW01_dec_0_DW01_dec_6 ( A, SUM );
  input [19:0] A;
  output [19:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20;

  aor21d1 U1 ( .B1(n1), .B2(A[9]), .A(n2), .Z(SUM[9]) );
  oaim21d1 U2 ( .B1(n3), .B2(A[8]), .A(n1), .ZN(SUM[8]) );
  oaim21d1 U3 ( .B1(n4), .B2(A[7]), .A(n3), .ZN(SUM[7]) );
  oaim21d1 U4 ( .B1(n5), .B2(A[6]), .A(n4), .ZN(SUM[6]) );
  oaim21d1 U5 ( .B1(n6), .B2(A[5]), .A(n5), .ZN(SUM[5]) );
  oaim21d1 U6 ( .B1(n7), .B2(A[4]), .A(n6), .ZN(SUM[4]) );
  oaim21d1 U7 ( .B1(n8), .B2(A[3]), .A(n7), .ZN(SUM[3]) );
  oaim21d1 U8 ( .B1(n9), .B2(A[2]), .A(n8), .ZN(SUM[2]) );
  oaim21d1 U9 ( .B1(A[0]), .B2(A[1]), .A(n9), .ZN(SUM[1]) );
  xr02d1 U10 ( .A1(A[19]), .A2(n10), .Z(SUM[19]) );
  nr02d0 U11 ( .A1(A[18]), .A2(n11), .ZN(n10) );
  xr02d1 U12 ( .A1(A[18]), .A2(n12), .Z(SUM[18]) );
  oaim21d1 U13 ( .B1(n13), .B2(A[17]), .A(n11), .ZN(SUM[17]) );
  inv0d0 U14 ( .I(n12), .ZN(n11) );
  nr02d0 U15 ( .A1(n13), .A2(A[17]), .ZN(n12) );
  oaim21d1 U16 ( .B1(n14), .B2(A[16]), .A(n13), .ZN(SUM[16]) );
  or02d0 U17 ( .A1(n14), .A2(A[16]), .Z(n13) );
  oaim21d1 U18 ( .B1(n15), .B2(A[15]), .A(n14), .ZN(SUM[15]) );
  or02d0 U19 ( .A1(n15), .A2(A[15]), .Z(n14) );
  oaim21d1 U20 ( .B1(n16), .B2(A[14]), .A(n15), .ZN(SUM[14]) );
  or02d0 U21 ( .A1(n16), .A2(A[14]), .Z(n15) );
  oaim21d1 U22 ( .B1(n17), .B2(A[13]), .A(n16), .ZN(SUM[13]) );
  or02d0 U23 ( .A1(n17), .A2(A[13]), .Z(n16) );
  oaim21d1 U24 ( .B1(n18), .B2(A[12]), .A(n17), .ZN(SUM[12]) );
  or02d0 U25 ( .A1(n18), .A2(A[12]), .Z(n17) );
  oaim21d1 U26 ( .B1(n19), .B2(A[11]), .A(n18), .ZN(SUM[11]) );
  or02d0 U27 ( .A1(n19), .A2(A[11]), .Z(n18) );
  oai21d1 U28 ( .B1(n2), .B2(n20), .A(n19), .ZN(SUM[10]) );
  nd02d0 U29 ( .A1(n2), .A2(n20), .ZN(n19) );
  inv0d0 U30 ( .I(A[10]), .ZN(n20) );
  nr02d0 U31 ( .A1(n1), .A2(A[9]), .ZN(n2) );
  or02d0 U32 ( .A1(n3), .A2(A[8]), .Z(n1) );
  or02d0 U33 ( .A1(n4), .A2(A[7]), .Z(n3) );
  or02d0 U34 ( .A1(n5), .A2(A[6]), .Z(n4) );
  or02d0 U35 ( .A1(n6), .A2(A[5]), .Z(n5) );
  or02d0 U36 ( .A1(n7), .A2(A[4]), .Z(n6) );
  or02d0 U37 ( .A1(n8), .A2(A[3]), .Z(n7) );
  or02d0 U38 ( .A1(n9), .A2(A[2]), .Z(n8) );
  or02d0 U39 ( .A1(A[1]), .A2(A[0]), .Z(n9) );
  inv0d0 U40 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_add_0_DW01_add_3 ( A, B, CI, SUM, CO );
  input [32:0] A;
  input [32:0] B;
  output [32:0] SUM;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31;
  wire   [32:1] carry;
  assign carry[1] = A[0];

  inv0d1 U1 ( .I(n1), .ZN(carry[26]) );
  nr02d2 U2 ( .A1(carry[25]), .A2(A[25]), .ZN(n1) );
  xn02d1 U3 ( .A1(A[25]), .A2(carry[25]), .ZN(SUM[25]) );
  inv0d1 U4 ( .I(n2), .ZN(carry[24]) );
  nr02d2 U5 ( .A1(carry[23]), .A2(A[23]), .ZN(n2) );
  xn02d1 U6 ( .A1(A[23]), .A2(carry[23]), .ZN(SUM[23]) );
  inv0d1 U7 ( .I(n3), .ZN(carry[23]) );
  nr02d2 U8 ( .A1(carry[22]), .A2(A[22]), .ZN(n3) );
  xn02d1 U9 ( .A1(A[22]), .A2(carry[22]), .ZN(SUM[22]) );
  inv0d1 U10 ( .I(n4), .ZN(carry[22]) );
  nr02d2 U11 ( .A1(carry[21]), .A2(A[21]), .ZN(n4) );
  xn02d1 U12 ( .A1(A[21]), .A2(carry[21]), .ZN(SUM[21]) );
  inv0d1 U13 ( .I(n5), .ZN(carry[21]) );
  nr02d2 U14 ( .A1(carry[20]), .A2(A[20]), .ZN(n5) );
  xn02d1 U15 ( .A1(A[20]), .A2(carry[20]), .ZN(SUM[20]) );
  inv0d1 U16 ( .I(n6), .ZN(carry[18]) );
  nr02d2 U17 ( .A1(carry[17]), .A2(A[17]), .ZN(n6) );
  xn02d1 U18 ( .A1(A[17]), .A2(carry[17]), .ZN(SUM[17]) );
  inv0d1 U19 ( .I(n7), .ZN(carry[16]) );
  nr02d2 U20 ( .A1(carry[15]), .A2(A[15]), .ZN(n7) );
  xn02d1 U21 ( .A1(A[15]), .A2(carry[15]), .ZN(SUM[15]) );
  inv0d1 U22 ( .I(n8), .ZN(carry[15]) );
  nr02d2 U23 ( .A1(carry[14]), .A2(A[14]), .ZN(n8) );
  xn02d1 U24 ( .A1(A[14]), .A2(carry[14]), .ZN(SUM[14]) );
  inv0d1 U25 ( .I(n9), .ZN(carry[14]) );
  nr02d2 U26 ( .A1(carry[13]), .A2(A[13]), .ZN(n9) );
  xn02d1 U27 ( .A1(A[13]), .A2(carry[13]), .ZN(SUM[13]) );
  inv0d1 U28 ( .I(n10), .ZN(carry[13]) );
  nr02d2 U29 ( .A1(carry[12]), .A2(A[12]), .ZN(n10) );
  xn02d1 U30 ( .A1(A[12]), .A2(carry[12]), .ZN(SUM[12]) );
  inv0d1 U31 ( .I(n11), .ZN(carry[12]) );
  nr02d2 U32 ( .A1(carry[11]), .A2(A[11]), .ZN(n11) );
  xn02d1 U33 ( .A1(A[11]), .A2(carry[11]), .ZN(SUM[11]) );
  inv0d1 U34 ( .I(n12), .ZN(carry[9]) );
  nr02d2 U35 ( .A1(carry[8]), .A2(A[8]), .ZN(n12) );
  xn02d1 U36 ( .A1(A[8]), .A2(carry[8]), .ZN(SUM[8]) );
  inv0d1 U37 ( .I(n13), .ZN(carry[8]) );
  nr02d2 U38 ( .A1(carry[7]), .A2(A[7]), .ZN(n13) );
  xn02d1 U39 ( .A1(A[7]), .A2(carry[7]), .ZN(SUM[7]) );
  inv0d1 U40 ( .I(n14), .ZN(carry[3]) );
  nr02d2 U41 ( .A1(carry[2]), .A2(A[2]), .ZN(n14) );
  xn02d1 U42 ( .A1(A[2]), .A2(carry[2]), .ZN(SUM[2]) );
  inv0d1 U43 ( .I(n15), .ZN(carry[2]) );
  nr02d2 U44 ( .A1(carry[1]), .A2(A[1]), .ZN(n15) );
  xn02d1 U45 ( .A1(A[1]), .A2(carry[1]), .ZN(SUM[1]) );
  xr02d1 U46 ( .A1(A[31]), .A2(carry[31]), .Z(SUM[31]) );
  nd02d1 U47 ( .A1(A[31]), .A2(carry[31]), .ZN(n16) );
  inv0d1 U48 ( .I(n16), .ZN(SUM[32]) );
  xr02d1 U49 ( .A1(A[30]), .A2(carry[30]), .Z(SUM[30]) );
  nd02d1 U50 ( .A1(A[30]), .A2(carry[30]), .ZN(n17) );
  inv0d1 U51 ( .I(n17), .ZN(carry[31]) );
  xr02d1 U52 ( .A1(A[29]), .A2(carry[29]), .Z(SUM[29]) );
  nd02d1 U53 ( .A1(A[29]), .A2(carry[29]), .ZN(n18) );
  inv0d1 U54 ( .I(n18), .ZN(carry[30]) );
  xr02d1 U55 ( .A1(A[28]), .A2(carry[28]), .Z(SUM[28]) );
  nd02d1 U56 ( .A1(A[28]), .A2(carry[28]), .ZN(n19) );
  inv0d1 U57 ( .I(n19), .ZN(carry[29]) );
  xr02d1 U58 ( .A1(A[27]), .A2(carry[27]), .Z(SUM[27]) );
  nd02d1 U59 ( .A1(A[27]), .A2(carry[27]), .ZN(n20) );
  inv0d1 U60 ( .I(n20), .ZN(carry[28]) );
  xr02d1 U61 ( .A1(A[26]), .A2(carry[26]), .Z(SUM[26]) );
  nd02d1 U62 ( .A1(A[26]), .A2(carry[26]), .ZN(n21) );
  inv0d1 U63 ( .I(n21), .ZN(carry[27]) );
  xr02d1 U64 ( .A1(A[24]), .A2(carry[24]), .Z(SUM[24]) );
  nd02d1 U65 ( .A1(A[24]), .A2(carry[24]), .ZN(n22) );
  inv0d1 U66 ( .I(n22), .ZN(carry[25]) );
  xr02d1 U67 ( .A1(A[19]), .A2(carry[19]), .Z(SUM[19]) );
  nd02d1 U68 ( .A1(A[19]), .A2(carry[19]), .ZN(n23) );
  inv0d1 U69 ( .I(n23), .ZN(carry[20]) );
  xr02d1 U70 ( .A1(A[18]), .A2(carry[18]), .Z(SUM[18]) );
  nd02d1 U71 ( .A1(A[18]), .A2(carry[18]), .ZN(n24) );
  inv0d1 U72 ( .I(n24), .ZN(carry[19]) );
  xr02d1 U73 ( .A1(A[16]), .A2(carry[16]), .Z(SUM[16]) );
  nd02d1 U74 ( .A1(A[16]), .A2(carry[16]), .ZN(n25) );
  inv0d1 U75 ( .I(n25), .ZN(carry[17]) );
  xr02d1 U76 ( .A1(A[10]), .A2(carry[10]), .Z(SUM[10]) );
  nd02d1 U77 ( .A1(A[10]), .A2(carry[10]), .ZN(n26) );
  inv0d1 U78 ( .I(n26), .ZN(carry[11]) );
  xr02d1 U79 ( .A1(A[9]), .A2(carry[9]), .Z(SUM[9]) );
  nd02d1 U80 ( .A1(A[9]), .A2(carry[9]), .ZN(n27) );
  inv0d1 U81 ( .I(n27), .ZN(carry[10]) );
  xr02d1 U82 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U83 ( .A1(A[6]), .A2(carry[6]), .ZN(n28) );
  inv0d1 U84 ( .I(n28), .ZN(carry[7]) );
  xr02d1 U85 ( .A1(A[5]), .A2(carry[5]), .Z(SUM[5]) );
  nd02d1 U86 ( .A1(A[5]), .A2(carry[5]), .ZN(n29) );
  inv0d1 U87 ( .I(n29), .ZN(carry[6]) );
  xr02d1 U88 ( .A1(A[4]), .A2(carry[4]), .Z(SUM[4]) );
  nd02d1 U89 ( .A1(A[4]), .A2(carry[4]), .ZN(n30) );
  inv0d1 U90 ( .I(n30), .ZN(carry[5]) );
  xr02d1 U91 ( .A1(A[3]), .A2(carry[3]), .Z(SUM[3]) );
  nd02d1 U92 ( .A1(A[3]), .A2(carry[3]), .ZN(n31) );
  inv0d1 U93 ( .I(n31), .ZN(carry[4]) );
  inv0d0 U94 ( .I(carry[1]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_add_1_DW01_add_4 ( A, B, CI, SUM, CO );
  input [32:0] A;
  input [32:0] B;
  output [32:0] SUM;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31;
  wire   [32:1] carry;
  assign carry[1] = A[0];

  inv0d1 U1 ( .I(n1), .ZN(carry[26]) );
  nr02d2 U2 ( .A1(carry[25]), .A2(A[25]), .ZN(n1) );
  xn02d1 U3 ( .A1(A[25]), .A2(carry[25]), .ZN(SUM[25]) );
  inv0d1 U4 ( .I(n2), .ZN(carry[24]) );
  nr02d2 U5 ( .A1(carry[23]), .A2(A[23]), .ZN(n2) );
  xn02d1 U6 ( .A1(A[23]), .A2(carry[23]), .ZN(SUM[23]) );
  inv0d1 U7 ( .I(n3), .ZN(carry[23]) );
  nr02d2 U8 ( .A1(carry[22]), .A2(A[22]), .ZN(n3) );
  xn02d1 U9 ( .A1(A[22]), .A2(carry[22]), .ZN(SUM[22]) );
  inv0d1 U10 ( .I(n4), .ZN(carry[22]) );
  nr02d2 U11 ( .A1(carry[21]), .A2(A[21]), .ZN(n4) );
  xn02d1 U12 ( .A1(A[21]), .A2(carry[21]), .ZN(SUM[21]) );
  inv0d1 U13 ( .I(n5), .ZN(carry[21]) );
  nr02d2 U14 ( .A1(carry[20]), .A2(A[20]), .ZN(n5) );
  xn02d1 U15 ( .A1(A[20]), .A2(carry[20]), .ZN(SUM[20]) );
  inv0d1 U16 ( .I(n6), .ZN(carry[18]) );
  nr02d2 U17 ( .A1(carry[17]), .A2(A[17]), .ZN(n6) );
  xn02d1 U18 ( .A1(A[17]), .A2(carry[17]), .ZN(SUM[17]) );
  inv0d1 U19 ( .I(n7), .ZN(carry[16]) );
  nr02d2 U20 ( .A1(carry[15]), .A2(A[15]), .ZN(n7) );
  xn02d1 U21 ( .A1(A[15]), .A2(carry[15]), .ZN(SUM[15]) );
  inv0d1 U22 ( .I(n8), .ZN(carry[15]) );
  nr02d2 U23 ( .A1(carry[14]), .A2(A[14]), .ZN(n8) );
  xn02d1 U24 ( .A1(A[14]), .A2(carry[14]), .ZN(SUM[14]) );
  inv0d1 U25 ( .I(n9), .ZN(carry[14]) );
  nr02d2 U26 ( .A1(carry[13]), .A2(A[13]), .ZN(n9) );
  xn02d1 U27 ( .A1(A[13]), .A2(carry[13]), .ZN(SUM[13]) );
  inv0d1 U28 ( .I(n10), .ZN(carry[13]) );
  nr02d2 U29 ( .A1(carry[12]), .A2(A[12]), .ZN(n10) );
  xn02d1 U30 ( .A1(A[12]), .A2(carry[12]), .ZN(SUM[12]) );
  inv0d1 U31 ( .I(n11), .ZN(carry[12]) );
  nr02d2 U32 ( .A1(carry[11]), .A2(A[11]), .ZN(n11) );
  xn02d1 U33 ( .A1(A[11]), .A2(carry[11]), .ZN(SUM[11]) );
  inv0d1 U34 ( .I(n12), .ZN(carry[9]) );
  nr02d2 U35 ( .A1(carry[8]), .A2(A[8]), .ZN(n12) );
  xn02d1 U36 ( .A1(A[8]), .A2(carry[8]), .ZN(SUM[8]) );
  inv0d1 U37 ( .I(n13), .ZN(carry[8]) );
  nr02d2 U38 ( .A1(carry[7]), .A2(A[7]), .ZN(n13) );
  xn02d1 U39 ( .A1(A[7]), .A2(carry[7]), .ZN(SUM[7]) );
  inv0d1 U40 ( .I(n14), .ZN(carry[3]) );
  nr02d2 U41 ( .A1(carry[2]), .A2(A[2]), .ZN(n14) );
  xn02d1 U42 ( .A1(A[2]), .A2(carry[2]), .ZN(SUM[2]) );
  inv0d1 U43 ( .I(n15), .ZN(carry[2]) );
  nr02d2 U44 ( .A1(carry[1]), .A2(A[1]), .ZN(n15) );
  xn02d1 U45 ( .A1(A[1]), .A2(carry[1]), .ZN(SUM[1]) );
  xr02d1 U46 ( .A1(A[31]), .A2(carry[31]), .Z(SUM[31]) );
  nd02d1 U47 ( .A1(A[31]), .A2(carry[31]), .ZN(n16) );
  inv0d1 U48 ( .I(n16), .ZN(SUM[32]) );
  xr02d1 U49 ( .A1(A[30]), .A2(carry[30]), .Z(SUM[30]) );
  nd02d1 U50 ( .A1(A[30]), .A2(carry[30]), .ZN(n17) );
  inv0d1 U51 ( .I(n17), .ZN(carry[31]) );
  xr02d1 U52 ( .A1(A[29]), .A2(carry[29]), .Z(SUM[29]) );
  nd02d1 U53 ( .A1(A[29]), .A2(carry[29]), .ZN(n18) );
  inv0d1 U54 ( .I(n18), .ZN(carry[30]) );
  xr02d1 U55 ( .A1(A[28]), .A2(carry[28]), .Z(SUM[28]) );
  nd02d1 U56 ( .A1(A[28]), .A2(carry[28]), .ZN(n19) );
  inv0d1 U57 ( .I(n19), .ZN(carry[29]) );
  xr02d1 U58 ( .A1(A[27]), .A2(carry[27]), .Z(SUM[27]) );
  nd02d1 U59 ( .A1(A[27]), .A2(carry[27]), .ZN(n20) );
  inv0d1 U60 ( .I(n20), .ZN(carry[28]) );
  xr02d1 U61 ( .A1(A[26]), .A2(carry[26]), .Z(SUM[26]) );
  nd02d1 U62 ( .A1(A[26]), .A2(carry[26]), .ZN(n21) );
  inv0d1 U63 ( .I(n21), .ZN(carry[27]) );
  xr02d1 U64 ( .A1(A[24]), .A2(carry[24]), .Z(SUM[24]) );
  nd02d1 U65 ( .A1(A[24]), .A2(carry[24]), .ZN(n22) );
  inv0d1 U66 ( .I(n22), .ZN(carry[25]) );
  xr02d1 U67 ( .A1(A[19]), .A2(carry[19]), .Z(SUM[19]) );
  nd02d1 U68 ( .A1(A[19]), .A2(carry[19]), .ZN(n23) );
  inv0d1 U69 ( .I(n23), .ZN(carry[20]) );
  xr02d1 U70 ( .A1(A[18]), .A2(carry[18]), .Z(SUM[18]) );
  nd02d1 U71 ( .A1(A[18]), .A2(carry[18]), .ZN(n24) );
  inv0d1 U72 ( .I(n24), .ZN(carry[19]) );
  xr02d1 U73 ( .A1(A[16]), .A2(carry[16]), .Z(SUM[16]) );
  nd02d1 U74 ( .A1(A[16]), .A2(carry[16]), .ZN(n25) );
  inv0d1 U75 ( .I(n25), .ZN(carry[17]) );
  xr02d1 U76 ( .A1(A[10]), .A2(carry[10]), .Z(SUM[10]) );
  nd02d1 U77 ( .A1(A[10]), .A2(carry[10]), .ZN(n26) );
  inv0d1 U78 ( .I(n26), .ZN(carry[11]) );
  xr02d1 U79 ( .A1(A[9]), .A2(carry[9]), .Z(SUM[9]) );
  nd02d1 U80 ( .A1(A[9]), .A2(carry[9]), .ZN(n27) );
  inv0d1 U81 ( .I(n27), .ZN(carry[10]) );
  xr02d1 U82 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U83 ( .A1(A[6]), .A2(carry[6]), .ZN(n28) );
  inv0d1 U84 ( .I(n28), .ZN(carry[7]) );
  xr02d1 U85 ( .A1(A[5]), .A2(carry[5]), .Z(SUM[5]) );
  nd02d1 U86 ( .A1(A[5]), .A2(carry[5]), .ZN(n29) );
  inv0d1 U87 ( .I(n29), .ZN(carry[6]) );
  xr02d1 U88 ( .A1(A[4]), .A2(carry[4]), .Z(SUM[4]) );
  nd02d1 U89 ( .A1(A[4]), .A2(carry[4]), .ZN(n30) );
  inv0d1 U90 ( .I(n30), .ZN(carry[5]) );
  xr02d1 U91 ( .A1(A[3]), .A2(carry[3]), .Z(SUM[3]) );
  nd02d1 U92 ( .A1(A[3]), .A2(carry[3]), .ZN(n31) );
  inv0d1 U93 ( .I(n31), .ZN(carry[4]) );
  inv0d0 U94 ( .I(carry[1]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_add_2_DW01_add_5 ( A, B, CI, SUM, CO );
  input [32:0] A;
  input [32:0] B;
  output [32:0] SUM;
  input CI;
  output CO;
  wire   \A[4] , \A[3] , \A[2] , \A[1] , \A[0] , n1, n2, n3, n4, n5, n6, n7,
         n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
         n22, n23, n24, n25, n26;
  wire   [32:1] carry;
  assign SUM[4] = \A[4] ;
  assign \A[4]  = A[4];
  assign SUM[3] = \A[3] ;
  assign \A[3]  = A[3];
  assign SUM[2] = \A[2] ;
  assign \A[2]  = A[2];
  assign SUM[1] = \A[1] ;
  assign \A[1]  = A[1];
  assign SUM[0] = \A[0] ;
  assign \A[0]  = A[0];
  assign carry[6] = A[5];

  inv0d1 U1 ( .I(n1), .ZN(carry[22]) );
  nr02d2 U2 ( .A1(carry[21]), .A2(A[21]), .ZN(n1) );
  xn02d1 U3 ( .A1(A[21]), .A2(carry[21]), .ZN(SUM[21]) );
  inv0d1 U4 ( .I(n2), .ZN(carry[21]) );
  nr02d2 U5 ( .A1(carry[20]), .A2(A[20]), .ZN(n2) );
  xn02d1 U6 ( .A1(A[20]), .A2(carry[20]), .ZN(SUM[20]) );
  inv0d1 U7 ( .I(n3), .ZN(carry[20]) );
  nr02d2 U8 ( .A1(carry[19]), .A2(A[19]), .ZN(n3) );
  xn02d1 U9 ( .A1(A[19]), .A2(carry[19]), .ZN(SUM[19]) );
  inv0d1 U10 ( .I(n4), .ZN(carry[19]) );
  nr02d2 U11 ( .A1(carry[18]), .A2(A[18]), .ZN(n4) );
  xn02d1 U12 ( .A1(A[18]), .A2(carry[18]), .ZN(SUM[18]) );
  inv0d1 U13 ( .I(n5), .ZN(carry[18]) );
  nr02d2 U14 ( .A1(carry[17]), .A2(A[17]), .ZN(n5) );
  xn02d1 U15 ( .A1(A[17]), .A2(carry[17]), .ZN(SUM[17]) );
  inv0d1 U16 ( .I(n6), .ZN(carry[16]) );
  nr02d2 U17 ( .A1(carry[15]), .A2(A[15]), .ZN(n6) );
  xn02d1 U18 ( .A1(A[15]), .A2(carry[15]), .ZN(SUM[15]) );
  inv0d1 U19 ( .I(n7), .ZN(carry[15]) );
  nr02d2 U20 ( .A1(carry[14]), .A2(A[14]), .ZN(n7) );
  xn02d1 U21 ( .A1(A[14]), .A2(carry[14]), .ZN(SUM[14]) );
  inv0d1 U22 ( .I(n8), .ZN(carry[14]) );
  nr02d2 U23 ( .A1(carry[13]), .A2(A[13]), .ZN(n8) );
  xn02d1 U24 ( .A1(A[13]), .A2(carry[13]), .ZN(SUM[13]) );
  inv0d1 U25 ( .I(n9), .ZN(carry[12]) );
  nr02d2 U26 ( .A1(carry[11]), .A2(A[11]), .ZN(n9) );
  xn02d1 U27 ( .A1(A[11]), .A2(carry[11]), .ZN(SUM[11]) );
  inv0d1 U28 ( .I(n10), .ZN(carry[10]) );
  nr02d2 U29 ( .A1(carry[9]), .A2(A[9]), .ZN(n10) );
  xn02d1 U30 ( .A1(A[9]), .A2(carry[9]), .ZN(SUM[9]) );
  xr02d1 U31 ( .A1(A[31]), .A2(carry[31]), .Z(SUM[31]) );
  nd02d1 U32 ( .A1(A[31]), .A2(carry[31]), .ZN(n11) );
  inv0d1 U33 ( .I(n11), .ZN(SUM[32]) );
  xr02d1 U34 ( .A1(A[30]), .A2(carry[30]), .Z(SUM[30]) );
  nd02d1 U35 ( .A1(A[30]), .A2(carry[30]), .ZN(n12) );
  inv0d1 U36 ( .I(n12), .ZN(carry[31]) );
  xr02d1 U37 ( .A1(A[29]), .A2(carry[29]), .Z(SUM[29]) );
  nd02d1 U38 ( .A1(A[29]), .A2(carry[29]), .ZN(n13) );
  inv0d1 U39 ( .I(n13), .ZN(carry[30]) );
  xr02d1 U40 ( .A1(A[28]), .A2(carry[28]), .Z(SUM[28]) );
  nd02d1 U41 ( .A1(A[28]), .A2(carry[28]), .ZN(n14) );
  inv0d1 U42 ( .I(n14), .ZN(carry[29]) );
  xr02d1 U43 ( .A1(A[27]), .A2(carry[27]), .Z(SUM[27]) );
  nd02d1 U44 ( .A1(A[27]), .A2(carry[27]), .ZN(n15) );
  inv0d1 U45 ( .I(n15), .ZN(carry[28]) );
  xr02d1 U46 ( .A1(A[26]), .A2(carry[26]), .Z(SUM[26]) );
  nd02d1 U47 ( .A1(A[26]), .A2(carry[26]), .ZN(n16) );
  inv0d1 U48 ( .I(n16), .ZN(carry[27]) );
  xr02d1 U49 ( .A1(A[25]), .A2(carry[25]), .Z(SUM[25]) );
  nd02d1 U50 ( .A1(A[25]), .A2(carry[25]), .ZN(n17) );
  inv0d1 U51 ( .I(n17), .ZN(carry[26]) );
  xr02d1 U52 ( .A1(A[24]), .A2(carry[24]), .Z(SUM[24]) );
  nd02d1 U53 ( .A1(A[24]), .A2(carry[24]), .ZN(n18) );
  inv0d1 U54 ( .I(n18), .ZN(carry[25]) );
  xr02d1 U55 ( .A1(A[23]), .A2(carry[23]), .Z(SUM[23]) );
  nd02d1 U56 ( .A1(A[23]), .A2(carry[23]), .ZN(n19) );
  inv0d1 U57 ( .I(n19), .ZN(carry[24]) );
  xr02d1 U58 ( .A1(A[22]), .A2(carry[22]), .Z(SUM[22]) );
  nd02d1 U59 ( .A1(A[22]), .A2(carry[22]), .ZN(n20) );
  inv0d1 U60 ( .I(n20), .ZN(carry[23]) );
  xr02d1 U61 ( .A1(A[16]), .A2(carry[16]), .Z(SUM[16]) );
  nd02d1 U62 ( .A1(A[16]), .A2(carry[16]), .ZN(n21) );
  inv0d1 U63 ( .I(n21), .ZN(carry[17]) );
  xr02d1 U64 ( .A1(A[12]), .A2(carry[12]), .Z(SUM[12]) );
  nd02d1 U65 ( .A1(A[12]), .A2(carry[12]), .ZN(n22) );
  inv0d1 U66 ( .I(n22), .ZN(carry[13]) );
  xr02d1 U67 ( .A1(A[10]), .A2(carry[10]), .Z(SUM[10]) );
  nd02d1 U68 ( .A1(A[10]), .A2(carry[10]), .ZN(n23) );
  inv0d1 U69 ( .I(n23), .ZN(carry[11]) );
  xr02d1 U70 ( .A1(A[8]), .A2(carry[8]), .Z(SUM[8]) );
  nd02d1 U71 ( .A1(A[8]), .A2(carry[8]), .ZN(n24) );
  inv0d1 U72 ( .I(n24), .ZN(carry[9]) );
  xr02d1 U73 ( .A1(A[7]), .A2(carry[7]), .Z(SUM[7]) );
  nd02d1 U74 ( .A1(A[7]), .A2(carry[7]), .ZN(n25) );
  inv0d1 U75 ( .I(n25), .ZN(carry[8]) );
  xr02d1 U76 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U77 ( .A1(A[6]), .A2(carry[6]), .ZN(n26) );
  inv0d1 U78 ( .I(n26), .ZN(carry[7]) );
  inv0d1 U79 ( .I(carry[6]), .ZN(SUM[5]) );
endmodule


module mgmt_core_DW01_inc_0_DW01_inc_14 ( A, SUM );
  input [15:0] A;
  output [15:0] SUM;

  wire   [15:2] carry;

  ah01d0 U1_1_14 ( .A(A[14]), .B(carry[14]), .CO(carry[15]), .S(SUM[14]) );
  ah01d0 U1_1_13 ( .A(A[13]), .B(carry[13]), .CO(carry[14]), .S(SUM[13]) );
  ah01d0 U1_1_12 ( .A(A[12]), .B(carry[12]), .CO(carry[13]), .S(SUM[12]) );
  ah01d0 U1_1_11 ( .A(A[11]), .B(carry[11]), .CO(carry[12]), .S(SUM[11]) );
  ah01d0 U1_1_10 ( .A(A[10]), .B(carry[10]), .CO(carry[11]), .S(SUM[10]) );
  ah01d0 U1_1_9 ( .A(A[9]), .B(carry[9]), .CO(carry[10]), .S(SUM[9]) );
  ah01d0 U1_1_8 ( .A(A[8]), .B(carry[8]), .CO(carry[9]), .S(SUM[8]) );
  ah01d0 U1_1_7 ( .A(A[7]), .B(carry[7]), .CO(carry[8]), .S(SUM[7]) );
  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[15]), .A2(A[15]), .Z(SUM[15]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_inc_1_DW01_inc_15 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[7]), .A2(A[7]), .Z(SUM[7]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_dec_2_DW01_dec_8 ( A, SUM );
  input [31:0] A;
  output [31:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32;

  aor21d1 U1 ( .B1(n1), .B2(A[9]), .A(n2), .Z(SUM[9]) );
  oaim21d1 U2 ( .B1(n3), .B2(A[8]), .A(n1), .ZN(SUM[8]) );
  oaim21d1 U3 ( .B1(n4), .B2(A[7]), .A(n3), .ZN(SUM[7]) );
  oaim21d1 U4 ( .B1(n5), .B2(A[6]), .A(n4), .ZN(SUM[6]) );
  oaim21d1 U5 ( .B1(n6), .B2(A[5]), .A(n5), .ZN(SUM[5]) );
  oaim21d1 U6 ( .B1(n7), .B2(A[4]), .A(n6), .ZN(SUM[4]) );
  oaim21d1 U7 ( .B1(n8), .B2(A[3]), .A(n7), .ZN(SUM[3]) );
  xr02d1 U8 ( .A1(A[31]), .A2(n9), .Z(SUM[31]) );
  nr02d0 U9 ( .A1(A[30]), .A2(n10), .ZN(n9) );
  xr02d1 U10 ( .A1(A[30]), .A2(n11), .Z(SUM[30]) );
  oaim21d1 U11 ( .B1(n12), .B2(A[2]), .A(n8), .ZN(SUM[2]) );
  oaim21d1 U12 ( .B1(n13), .B2(A[29]), .A(n10), .ZN(SUM[29]) );
  inv0d0 U13 ( .I(n11), .ZN(n10) );
  nr02d0 U14 ( .A1(n13), .A2(A[29]), .ZN(n11) );
  oaim21d1 U15 ( .B1(n14), .B2(A[28]), .A(n13), .ZN(SUM[28]) );
  or02d0 U16 ( .A1(n14), .A2(A[28]), .Z(n13) );
  oaim21d1 U17 ( .B1(n15), .B2(A[27]), .A(n14), .ZN(SUM[27]) );
  or02d0 U18 ( .A1(n15), .A2(A[27]), .Z(n14) );
  oaim21d1 U19 ( .B1(n16), .B2(A[26]), .A(n15), .ZN(SUM[26]) );
  or02d0 U20 ( .A1(n16), .A2(A[26]), .Z(n15) );
  oaim21d1 U21 ( .B1(n17), .B2(A[25]), .A(n16), .ZN(SUM[25]) );
  or02d0 U22 ( .A1(n17), .A2(A[25]), .Z(n16) );
  oaim21d1 U23 ( .B1(n18), .B2(A[24]), .A(n17), .ZN(SUM[24]) );
  or02d0 U24 ( .A1(n18), .A2(A[24]), .Z(n17) );
  oaim21d1 U25 ( .B1(n19), .B2(A[23]), .A(n18), .ZN(SUM[23]) );
  or02d0 U26 ( .A1(n19), .A2(A[23]), .Z(n18) );
  oaim21d1 U27 ( .B1(n20), .B2(A[22]), .A(n19), .ZN(SUM[22]) );
  or02d0 U28 ( .A1(n20), .A2(A[22]), .Z(n19) );
  oaim21d1 U29 ( .B1(n21), .B2(A[21]), .A(n20), .ZN(SUM[21]) );
  or02d0 U30 ( .A1(n21), .A2(A[21]), .Z(n20) );
  oaim21d1 U31 ( .B1(n22), .B2(A[20]), .A(n21), .ZN(SUM[20]) );
  or02d0 U32 ( .A1(n22), .A2(A[20]), .Z(n21) );
  oaim21d1 U33 ( .B1(A[0]), .B2(A[1]), .A(n12), .ZN(SUM[1]) );
  oaim21d1 U34 ( .B1(n23), .B2(A[19]), .A(n22), .ZN(SUM[19]) );
  or02d0 U35 ( .A1(n23), .A2(A[19]), .Z(n22) );
  oaim21d1 U36 ( .B1(n24), .B2(A[18]), .A(n23), .ZN(SUM[18]) );
  or02d0 U37 ( .A1(n24), .A2(A[18]), .Z(n23) );
  oaim21d1 U38 ( .B1(n25), .B2(A[17]), .A(n24), .ZN(SUM[17]) );
  or02d0 U39 ( .A1(n25), .A2(A[17]), .Z(n24) );
  oaim21d1 U40 ( .B1(n26), .B2(A[16]), .A(n25), .ZN(SUM[16]) );
  or02d0 U41 ( .A1(n26), .A2(A[16]), .Z(n25) );
  oaim21d1 U42 ( .B1(n27), .B2(A[15]), .A(n26), .ZN(SUM[15]) );
  or02d0 U43 ( .A1(n27), .A2(A[15]), .Z(n26) );
  oaim21d1 U44 ( .B1(n28), .B2(A[14]), .A(n27), .ZN(SUM[14]) );
  or02d0 U45 ( .A1(n28), .A2(A[14]), .Z(n27) );
  oaim21d1 U46 ( .B1(n29), .B2(A[13]), .A(n28), .ZN(SUM[13]) );
  or02d0 U47 ( .A1(n29), .A2(A[13]), .Z(n28) );
  oaim21d1 U48 ( .B1(n30), .B2(A[12]), .A(n29), .ZN(SUM[12]) );
  or02d0 U49 ( .A1(n30), .A2(A[12]), .Z(n29) );
  oaim21d1 U50 ( .B1(n31), .B2(A[11]), .A(n30), .ZN(SUM[11]) );
  or02d0 U51 ( .A1(n31), .A2(A[11]), .Z(n30) );
  oai21d1 U52 ( .B1(n2), .B2(n32), .A(n31), .ZN(SUM[10]) );
  nd02d0 U53 ( .A1(n2), .A2(n32), .ZN(n31) );
  inv0d0 U54 ( .I(A[10]), .ZN(n32) );
  nr02d0 U55 ( .A1(n1), .A2(A[9]), .ZN(n2) );
  or02d0 U56 ( .A1(n3), .A2(A[8]), .Z(n1) );
  or02d0 U57 ( .A1(n4), .A2(A[7]), .Z(n3) );
  or02d0 U58 ( .A1(n5), .A2(A[6]), .Z(n4) );
  or02d0 U59 ( .A1(n6), .A2(A[5]), .Z(n5) );
  or02d0 U60 ( .A1(n7), .A2(A[4]), .Z(n6) );
  or02d0 U61 ( .A1(n8), .A2(A[3]), .Z(n7) );
  or02d0 U62 ( .A1(n12), .A2(A[2]), .Z(n8) );
  or02d0 U63 ( .A1(A[1]), .A2(A[0]), .Z(n12) );
  inv0d0 U64 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_dec_5_DW01_dec_11 ( A, SUM );
  input [15:0] A;
  output [15:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;

  aor21d1 U1 ( .B1(n1), .B2(A[9]), .A(n2), .Z(SUM[9]) );
  oaim21d1 U2 ( .B1(n3), .B2(A[8]), .A(n1), .ZN(SUM[8]) );
  oaim21d1 U3 ( .B1(n4), .B2(A[7]), .A(n3), .ZN(SUM[7]) );
  oaim21d1 U4 ( .B1(n5), .B2(A[6]), .A(n4), .ZN(SUM[6]) );
  oaim21d1 U5 ( .B1(n6), .B2(A[5]), .A(n5), .ZN(SUM[5]) );
  oaim21d1 U6 ( .B1(n7), .B2(A[4]), .A(n6), .ZN(SUM[4]) );
  oaim21d1 U7 ( .B1(n8), .B2(A[3]), .A(n7), .ZN(SUM[3]) );
  oaim21d1 U8 ( .B1(n9), .B2(A[2]), .A(n8), .ZN(SUM[2]) );
  oaim21d1 U9 ( .B1(A[0]), .B2(A[1]), .A(n9), .ZN(SUM[1]) );
  inv0d0 U10 ( .I(n10), .ZN(SUM[14]) );
  oan211d1 U11 ( .C1(n11), .C2(A[13]), .B(A[14]), .A(SUM[15]), .ZN(n10) );
  nr03d0 U12 ( .A1(A[13]), .A2(A[14]), .A3(n11), .ZN(SUM[15]) );
  xr02d1 U13 ( .A1(A[13]), .A2(n12), .Z(SUM[13]) );
  oaim21d1 U14 ( .B1(n13), .B2(A[12]), .A(n11), .ZN(SUM[12]) );
  inv0d0 U15 ( .I(n12), .ZN(n11) );
  nr02d0 U16 ( .A1(n13), .A2(A[12]), .ZN(n12) );
  oaim21d1 U17 ( .B1(n14), .B2(A[11]), .A(n13), .ZN(SUM[11]) );
  or02d0 U18 ( .A1(n14), .A2(A[11]), .Z(n13) );
  oai21d1 U19 ( .B1(n2), .B2(n15), .A(n14), .ZN(SUM[10]) );
  nd02d0 U20 ( .A1(n2), .A2(n15), .ZN(n14) );
  inv0d0 U21 ( .I(A[10]), .ZN(n15) );
  nr02d0 U22 ( .A1(n1), .A2(A[9]), .ZN(n2) );
  or02d0 U23 ( .A1(n3), .A2(A[8]), .Z(n1) );
  or02d0 U24 ( .A1(n4), .A2(A[7]), .Z(n3) );
  or02d0 U25 ( .A1(n5), .A2(A[6]), .Z(n4) );
  or02d0 U26 ( .A1(n6), .A2(A[5]), .Z(n5) );
  or02d0 U27 ( .A1(n7), .A2(A[4]), .Z(n6) );
  or02d0 U28 ( .A1(n8), .A2(A[3]), .Z(n7) );
  or02d0 U29 ( .A1(n9), .A2(A[2]), .Z(n8) );
  or02d0 U30 ( .A1(A[1]), .A2(A[0]), .Z(n9) );
  inv0d0 U31 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_inc_2_DW01_inc_16 ( A, SUM );
  input [29:0] A;
  output [29:0] SUM;

  wire   [29:2] carry;

  ah01d0 U1_1_28 ( .A(A[28]), .B(carry[28]), .CO(carry[29]), .S(SUM[28]) );
  ah01d0 U1_1_27 ( .A(A[27]), .B(carry[27]), .CO(carry[28]), .S(SUM[27]) );
  ah01d0 U1_1_26 ( .A(A[26]), .B(carry[26]), .CO(carry[27]), .S(SUM[26]) );
  ah01d0 U1_1_25 ( .A(A[25]), .B(carry[25]), .CO(carry[26]), .S(SUM[25]) );
  ah01d0 U1_1_24 ( .A(A[24]), .B(carry[24]), .CO(carry[25]), .S(SUM[24]) );
  ah01d0 U1_1_23 ( .A(A[23]), .B(carry[23]), .CO(carry[24]), .S(SUM[23]) );
  ah01d0 U1_1_22 ( .A(A[22]), .B(carry[22]), .CO(carry[23]), .S(SUM[22]) );
  ah01d0 U1_1_21 ( .A(A[21]), .B(carry[21]), .CO(carry[22]), .S(SUM[21]) );
  ah01d0 U1_1_20 ( .A(A[20]), .B(carry[20]), .CO(carry[21]), .S(SUM[20]) );
  ah01d0 U1_1_19 ( .A(A[19]), .B(carry[19]), .CO(carry[20]), .S(SUM[19]) );
  ah01d0 U1_1_18 ( .A(A[18]), .B(carry[18]), .CO(carry[19]), .S(SUM[18]) );
  ah01d0 U1_1_17 ( .A(A[17]), .B(carry[17]), .CO(carry[18]), .S(SUM[17]) );
  ah01d0 U1_1_16 ( .A(A[16]), .B(carry[16]), .CO(carry[17]), .S(SUM[16]) );
  ah01d0 U1_1_15 ( .A(A[15]), .B(carry[15]), .CO(carry[16]), .S(SUM[15]) );
  ah01d0 U1_1_14 ( .A(A[14]), .B(carry[14]), .CO(carry[15]), .S(SUM[14]) );
  ah01d0 U1_1_13 ( .A(A[13]), .B(carry[13]), .CO(carry[14]), .S(SUM[13]) );
  ah01d0 U1_1_12 ( .A(A[12]), .B(carry[12]), .CO(carry[13]), .S(SUM[12]) );
  ah01d0 U1_1_11 ( .A(A[11]), .B(carry[11]), .CO(carry[12]), .S(SUM[11]) );
  ah01d0 U1_1_10 ( .A(A[10]), .B(carry[10]), .CO(carry[11]), .S(SUM[10]) );
  ah01d0 U1_1_9 ( .A(A[9]), .B(carry[9]), .CO(carry[10]), .S(SUM[9]) );
  ah01d0 U1_1_8 ( .A(A[8]), .B(carry[8]), .CO(carry[9]), .S(SUM[8]) );
  ah01d0 U1_1_7 ( .A(A[7]), .B(carry[7]), .CO(carry[8]), .S(SUM[7]) );
  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[29]), .A2(A[29]), .Z(SUM[29]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_add_3_DW01_add_6 ( A, B, CI, SUM, CO );
  input [31:0] A;
  input [31:0] B;
  output [31:0] SUM;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31;
  wire   [31:1] carry;

  xr02d1 U1 ( .A1(A[31]), .A2(carry[31]), .Z(SUM[31]) );
  xr02d1 U2 ( .A1(A[30]), .A2(carry[30]), .Z(SUM[30]) );
  nd02d1 U3 ( .A1(A[30]), .A2(carry[30]), .ZN(n1) );
  inv0d1 U4 ( .I(n1), .ZN(carry[31]) );
  xr02d1 U5 ( .A1(A[29]), .A2(carry[29]), .Z(SUM[29]) );
  nd02d1 U6 ( .A1(A[29]), .A2(carry[29]), .ZN(n2) );
  inv0d1 U7 ( .I(n2), .ZN(carry[30]) );
  xr02d1 U8 ( .A1(A[28]), .A2(carry[28]), .Z(SUM[28]) );
  nd02d1 U9 ( .A1(A[28]), .A2(carry[28]), .ZN(n3) );
  inv0d1 U10 ( .I(n3), .ZN(carry[29]) );
  xr02d1 U11 ( .A1(A[27]), .A2(carry[27]), .Z(SUM[27]) );
  nd02d1 U12 ( .A1(A[27]), .A2(carry[27]), .ZN(n4) );
  inv0d1 U13 ( .I(n4), .ZN(carry[28]) );
  xr02d1 U14 ( .A1(A[26]), .A2(carry[26]), .Z(SUM[26]) );
  nd02d1 U15 ( .A1(A[26]), .A2(carry[26]), .ZN(n5) );
  inv0d1 U16 ( .I(n5), .ZN(carry[27]) );
  xr02d1 U17 ( .A1(A[25]), .A2(carry[25]), .Z(SUM[25]) );
  nd02d1 U18 ( .A1(A[25]), .A2(carry[25]), .ZN(n6) );
  inv0d1 U19 ( .I(n6), .ZN(carry[26]) );
  xr02d1 U20 ( .A1(A[24]), .A2(carry[24]), .Z(SUM[24]) );
  nd02d1 U21 ( .A1(A[24]), .A2(carry[24]), .ZN(n7) );
  inv0d1 U22 ( .I(n7), .ZN(carry[25]) );
  xr02d1 U23 ( .A1(A[23]), .A2(carry[23]), .Z(SUM[23]) );
  nd02d1 U24 ( .A1(A[23]), .A2(carry[23]), .ZN(n8) );
  inv0d1 U25 ( .I(n8), .ZN(carry[24]) );
  xr02d1 U26 ( .A1(A[22]), .A2(carry[22]), .Z(SUM[22]) );
  nd02d1 U27 ( .A1(A[22]), .A2(carry[22]), .ZN(n9) );
  inv0d1 U28 ( .I(n9), .ZN(carry[23]) );
  xr02d1 U29 ( .A1(A[21]), .A2(carry[21]), .Z(SUM[21]) );
  nd02d1 U30 ( .A1(A[21]), .A2(carry[21]), .ZN(n10) );
  inv0d1 U31 ( .I(n10), .ZN(carry[22]) );
  xr02d1 U32 ( .A1(A[20]), .A2(carry[20]), .Z(SUM[20]) );
  nd02d1 U33 ( .A1(A[20]), .A2(carry[20]), .ZN(n11) );
  inv0d1 U34 ( .I(n11), .ZN(carry[21]) );
  xr02d1 U35 ( .A1(A[19]), .A2(carry[19]), .Z(SUM[19]) );
  nd02d1 U36 ( .A1(A[19]), .A2(carry[19]), .ZN(n12) );
  inv0d1 U37 ( .I(n12), .ZN(carry[20]) );
  xr02d1 U38 ( .A1(A[18]), .A2(carry[18]), .Z(SUM[18]) );
  nd02d1 U39 ( .A1(A[18]), .A2(carry[18]), .ZN(n13) );
  inv0d1 U40 ( .I(n13), .ZN(carry[19]) );
  xr02d1 U41 ( .A1(A[17]), .A2(carry[17]), .Z(SUM[17]) );
  nd02d1 U42 ( .A1(A[17]), .A2(carry[17]), .ZN(n14) );
  inv0d1 U43 ( .I(n14), .ZN(carry[18]) );
  xr02d1 U44 ( .A1(A[16]), .A2(carry[16]), .Z(SUM[16]) );
  nd02d1 U45 ( .A1(A[16]), .A2(carry[16]), .ZN(n15) );
  inv0d1 U46 ( .I(n15), .ZN(carry[17]) );
  xr02d1 U47 ( .A1(A[15]), .A2(carry[15]), .Z(SUM[15]) );
  nd02d1 U48 ( .A1(A[15]), .A2(carry[15]), .ZN(n16) );
  inv0d1 U49 ( .I(n16), .ZN(carry[16]) );
  xr02d1 U50 ( .A1(A[14]), .A2(carry[14]), .Z(SUM[14]) );
  nd02d1 U51 ( .A1(A[14]), .A2(carry[14]), .ZN(n17) );
  inv0d1 U52 ( .I(n17), .ZN(carry[15]) );
  xr02d1 U53 ( .A1(A[13]), .A2(carry[13]), .Z(SUM[13]) );
  nd02d1 U54 ( .A1(A[13]), .A2(carry[13]), .ZN(n18) );
  inv0d1 U55 ( .I(n18), .ZN(carry[14]) );
  xr02d1 U56 ( .A1(A[12]), .A2(carry[12]), .Z(SUM[12]) );
  nd02d1 U57 ( .A1(A[12]), .A2(carry[12]), .ZN(n19) );
  inv0d1 U58 ( .I(n19), .ZN(carry[13]) );
  xr02d1 U59 ( .A1(A[11]), .A2(carry[11]), .Z(SUM[11]) );
  nd02d1 U60 ( .A1(A[11]), .A2(carry[11]), .ZN(n20) );
  inv0d1 U61 ( .I(n20), .ZN(carry[12]) );
  xr02d1 U62 ( .A1(A[10]), .A2(carry[10]), .Z(SUM[10]) );
  nd02d1 U63 ( .A1(A[10]), .A2(carry[10]), .ZN(n21) );
  inv0d1 U64 ( .I(n21), .ZN(carry[11]) );
  xr02d1 U65 ( .A1(A[9]), .A2(carry[9]), .Z(SUM[9]) );
  nd02d1 U66 ( .A1(A[9]), .A2(carry[9]), .ZN(n22) );
  inv0d1 U67 ( .I(n22), .ZN(carry[10]) );
  xr02d1 U68 ( .A1(A[8]), .A2(carry[8]), .Z(SUM[8]) );
  nd02d1 U69 ( .A1(A[8]), .A2(carry[8]), .ZN(n23) );
  inv0d1 U70 ( .I(n23), .ZN(carry[9]) );
  xr02d1 U71 ( .A1(A[7]), .A2(carry[7]), .Z(SUM[7]) );
  nd02d1 U72 ( .A1(A[7]), .A2(carry[7]), .ZN(n24) );
  inv0d1 U73 ( .I(n24), .ZN(carry[8]) );
  xr02d1 U74 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U75 ( .A1(A[6]), .A2(carry[6]), .ZN(n25) );
  inv0d1 U76 ( .I(n25), .ZN(carry[7]) );
  xr02d1 U77 ( .A1(A[5]), .A2(carry[5]), .Z(SUM[5]) );
  nd02d1 U78 ( .A1(A[5]), .A2(carry[5]), .ZN(n26) );
  inv0d1 U79 ( .I(n26), .ZN(carry[6]) );
  xr02d1 U80 ( .A1(A[4]), .A2(carry[4]), .Z(SUM[4]) );
  nd02d1 U81 ( .A1(A[4]), .A2(carry[4]), .ZN(n27) );
  inv0d1 U82 ( .I(n27), .ZN(carry[5]) );
  xr02d1 U83 ( .A1(A[3]), .A2(carry[3]), .Z(SUM[3]) );
  nd02d1 U84 ( .A1(A[3]), .A2(carry[3]), .ZN(n28) );
  inv0d1 U85 ( .I(n28), .ZN(carry[4]) );
  xr02d1 U86 ( .A1(A[2]), .A2(carry[2]), .Z(SUM[2]) );
  nd02d1 U87 ( .A1(A[2]), .A2(carry[2]), .ZN(n29) );
  inv0d1 U88 ( .I(n29), .ZN(carry[3]) );
  xr02d1 U89 ( .A1(A[1]), .A2(carry[1]), .Z(SUM[1]) );
  nd02d1 U90 ( .A1(A[1]), .A2(carry[1]), .ZN(n30) );
  inv0d1 U91 ( .I(n30), .ZN(carry[2]) );
  xr02d1 U92 ( .A1(B[0]), .A2(A[0]), .Z(SUM[0]) );
  nd02d1 U93 ( .A1(B[0]), .A2(A[0]), .ZN(n31) );
  inv0d1 U94 ( .I(n31), .ZN(carry[1]) );
endmodule


module mgmt_core_DW01_inc_3_DW01_inc_17 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[7]), .A2(A[7]), .Z(SUM[7]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_cmp6_3_DW01_cmp6_117 ( A, B, TC, LT, GT, EQ, LE, GE, NE
 );
  input [29:0] A;
  input [29:0] B;
  input TC;
  output LT, GT, EQ, LE, GE, NE;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45;

  nr02d0 U1 ( .A1(n1), .A2(n2), .ZN(EQ) );
  nd04d0 U2 ( .A1(n3), .A2(n4), .A3(n5), .A4(n6), .ZN(n2) );
  nr04d0 U3 ( .A1(n7), .A2(n8), .A3(n9), .A4(n10), .ZN(n6) );
  xr02d1 U4 ( .A1(B[17]), .A2(A[17]), .Z(n10) );
  xr02d1 U5 ( .A1(B[16]), .A2(A[16]), .Z(n9) );
  xr02d1 U6 ( .A1(B[15]), .A2(A[15]), .Z(n8) );
  xr02d1 U7 ( .A1(B[14]), .A2(A[14]), .Z(n7) );
  nr04d0 U8 ( .A1(n11), .A2(n12), .A3(n13), .A4(n14), .ZN(n5) );
  xr02d1 U9 ( .A1(B[21]), .A2(A[21]), .Z(n14) );
  xr02d1 U10 ( .A1(B[20]), .A2(A[20]), .Z(n13) );
  xr02d1 U11 ( .A1(B[19]), .A2(A[19]), .Z(n12) );
  xr02d1 U12 ( .A1(B[18]), .A2(A[18]), .Z(n11) );
  nr04d0 U13 ( .A1(n15), .A2(n16), .A3(n17), .A4(n18), .ZN(n4) );
  xr02d1 U14 ( .A1(B[25]), .A2(A[25]), .Z(n18) );
  xr02d1 U15 ( .A1(B[24]), .A2(A[24]), .Z(n17) );
  xr02d1 U16 ( .A1(B[23]), .A2(A[23]), .Z(n16) );
  xr02d1 U17 ( .A1(B[22]), .A2(A[22]), .Z(n15) );
  nr03d0 U18 ( .A1(n19), .A2(n20), .A3(n21), .ZN(n3) );
  xr02d1 U19 ( .A1(B[27]), .A2(A[27]), .Z(n21) );
  xr02d1 U20 ( .A1(B[26]), .A2(A[26]), .Z(n20) );
  xr02d1 U21 ( .A1(B[28]), .A2(A[28]), .Z(n19) );
  nd04d0 U22 ( .A1(n22), .A2(n23), .A3(n24), .A4(n25), .ZN(n1) );
  nr04d0 U23 ( .A1(n26), .A2(n27), .A3(n28), .A4(n29), .ZN(n25) );
  xr02d1 U24 ( .A1(B[2]), .A2(A[2]), .Z(n29) );
  xr02d1 U25 ( .A1(B[29]), .A2(A[29]), .Z(n28) );
  aoi22d1 U26 ( .A1(n30), .A2(n31), .B1(n30), .B2(B[1]), .ZN(n27) );
  nd02d0 U27 ( .A1(A[0]), .A2(n32), .ZN(n30) );
  inv0d0 U28 ( .I(n33), .ZN(n26) );
  oai22d1 U29 ( .A1(n34), .A2(B[1]), .B1(n34), .B2(n31), .ZN(n33) );
  inv0d0 U30 ( .I(A[1]), .ZN(n31) );
  nr02d0 U31 ( .A1(n32), .A2(A[0]), .ZN(n34) );
  inv0d0 U32 ( .I(B[0]), .ZN(n32) );
  nr04d0 U33 ( .A1(n35), .A2(n36), .A3(n37), .A4(n38), .ZN(n24) );
  xr02d1 U34 ( .A1(B[6]), .A2(A[6]), .Z(n38) );
  xr02d1 U35 ( .A1(B[5]), .A2(A[5]), .Z(n37) );
  xr02d1 U36 ( .A1(B[4]), .A2(A[4]), .Z(n36) );
  xr02d1 U37 ( .A1(B[3]), .A2(A[3]), .Z(n35) );
  nr04d0 U38 ( .A1(n39), .A2(n40), .A3(n41), .A4(n42), .ZN(n23) );
  xr02d1 U39 ( .A1(B[10]), .A2(A[10]), .Z(n42) );
  xr02d1 U40 ( .A1(B[9]), .A2(A[9]), .Z(n41) );
  xr02d1 U41 ( .A1(B[8]), .A2(A[8]), .Z(n40) );
  xr02d1 U42 ( .A1(B[7]), .A2(A[7]), .Z(n39) );
  nr03d0 U43 ( .A1(n43), .A2(n44), .A3(n45), .ZN(n22) );
  xr02d1 U44 ( .A1(B[12]), .A2(A[12]), .Z(n45) );
  xr02d1 U45 ( .A1(B[11]), .A2(A[11]), .Z(n44) );
  xr02d1 U46 ( .A1(B[13]), .A2(A[13]), .Z(n43) );
endmodule


module mgmt_core_DW01_ash_0 ( A, DATA_TC, SH, SH_TC, B );
  input [31:0] A;
  input [5:0] SH;
  output [31:0] B;
  input DATA_TC, SH_TC;
  wire   \ML_int[1][31] , \ML_int[1][30] , \ML_int[1][29] , \ML_int[1][28] ,
         \ML_int[1][27] , \ML_int[1][26] , \ML_int[1][25] , \ML_int[1][24] ,
         \ML_int[1][23] , \ML_int[1][22] , \ML_int[1][21] , \ML_int[1][20] ,
         \ML_int[1][19] , \ML_int[1][18] , \ML_int[1][17] , \ML_int[1][16] ,
         \ML_int[1][15] , \ML_int[1][14] , \ML_int[1][13] , \ML_int[1][12] ,
         \ML_int[1][11] , \ML_int[1][10] , \ML_int[1][9] , \ML_int[1][8] ,
         \ML_int[1][7] , \ML_int[1][6] , \ML_int[1][5] , \ML_int[1][4] ,
         \ML_int[1][3] , \ML_int[1][2] , \ML_int[1][1] , \ML_int[1][0] ,
         \ML_int[2][31] , \ML_int[2][30] , \ML_int[2][29] , \ML_int[2][28] ,
         \ML_int[2][27] , \ML_int[2][26] , \ML_int[2][25] , \ML_int[2][24] ,
         \ML_int[2][23] , \ML_int[2][22] , \ML_int[2][21] , \ML_int[2][20] ,
         \ML_int[2][19] , \ML_int[2][18] , \ML_int[2][17] , \ML_int[2][16] ,
         \ML_int[2][15] , \ML_int[2][14] , \ML_int[2][13] , \ML_int[2][12] ,
         \ML_int[2][11] , \ML_int[2][10] , \ML_int[2][9] , \ML_int[2][8] ,
         \ML_int[2][7] , \ML_int[2][6] , \ML_int[2][5] , \ML_int[2][4] ,
         \ML_int[2][3] , \ML_int[2][2] , \ML_int[2][1] , \ML_int[2][0] ,
         \ML_int[3][31] , \ML_int[3][30] , \ML_int[3][29] , \ML_int[3][28] ,
         \ML_int[3][27] , \ML_int[3][26] , \ML_int[3][25] , \ML_int[3][24] ,
         \ML_int[3][23] , \ML_int[3][22] , \ML_int[3][21] , \ML_int[3][20] ,
         \ML_int[3][19] , \ML_int[3][18] , \ML_int[3][17] , \ML_int[3][16] ,
         \ML_int[3][15] , \ML_int[3][14] , \ML_int[3][13] , \ML_int[3][12] ,
         \ML_int[3][11] , \ML_int[3][10] , \ML_int[3][9] , \ML_int[3][8] ,
         \ML_int[3][7] , \ML_int[3][6] , \ML_int[3][5] , \ML_int[3][4] ,
         \ML_int[3][3] , \ML_int[3][2] , \ML_int[3][1] , \ML_int[3][0] ,
         \ML_int[4][31] , \ML_int[4][30] , \ML_int[4][29] , \ML_int[4][28] ,
         \ML_int[4][27] , \ML_int[4][26] , \ML_int[4][25] , \ML_int[4][24] ,
         \ML_int[4][23] , \ML_int[4][22] , \ML_int[4][21] , \ML_int[4][20] ,
         \ML_int[4][19] , \ML_int[4][18] , \ML_int[4][17] , \ML_int[4][16] ,
         \ML_int[4][15] , \ML_int[4][14] , \ML_int[4][13] , \ML_int[4][12] ,
         \ML_int[4][11] , \ML_int[4][10] , \ML_int[4][9] , \ML_int[4][8] ,
         \ML_int[4][7] , \ML_int[4][6] , \ML_int[4][5] , \ML_int[4][4] ,
         \ML_int[4][3] , \ML_int[4][2] , \ML_int[4][1] , \ML_int[4][0] ,
         \ML_int[5][31] , \ML_int[5][30] , \ML_int[5][29] , \ML_int[5][28] ,
         \ML_int[5][27] , \ML_int[5][26] , \ML_int[5][25] , \ML_int[5][24] ,
         \ML_int[5][23] , \ML_int[5][22] , \ML_int[5][21] , \ML_int[5][20] ,
         \ML_int[5][19] , \ML_int[5][18] , \ML_int[5][17] , \ML_int[5][16] ,
         n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14;
  wire   [4:0] SHMAG;

  mx02d1 M1_4_31 ( .I0(\ML_int[4][31] ), .I1(\ML_int[4][15] ), .S(SH[4]), .Z(
        \ML_int[5][31] ) );
  mx02d1 M1_4_30 ( .I0(\ML_int[4][30] ), .I1(\ML_int[4][14] ), .S(SH[4]), .Z(
        \ML_int[5][30] ) );
  mx02d1 M1_4_29 ( .I0(\ML_int[4][29] ), .I1(\ML_int[4][13] ), .S(SH[4]), .Z(
        \ML_int[5][29] ) );
  mx02d1 M1_4_28 ( .I0(\ML_int[4][28] ), .I1(\ML_int[4][12] ), .S(SH[4]), .Z(
        \ML_int[5][28] ) );
  mx02d1 M1_4_27 ( .I0(\ML_int[4][27] ), .I1(\ML_int[4][11] ), .S(SH[4]), .Z(
        \ML_int[5][27] ) );
  mx02d1 M1_4_26 ( .I0(\ML_int[4][26] ), .I1(\ML_int[4][10] ), .S(SH[4]), .Z(
        \ML_int[5][26] ) );
  mx02d1 M1_4_25 ( .I0(\ML_int[4][25] ), .I1(\ML_int[4][9] ), .S(SH[4]), .Z(
        \ML_int[5][25] ) );
  mx02d1 M1_4_24 ( .I0(\ML_int[4][24] ), .I1(\ML_int[4][8] ), .S(SH[4]), .Z(
        \ML_int[5][24] ) );
  mx02d1 M1_4_23 ( .I0(\ML_int[4][23] ), .I1(\ML_int[4][7] ), .S(SH[4]), .Z(
        \ML_int[5][23] ) );
  mx02d1 M1_4_22 ( .I0(\ML_int[4][22] ), .I1(\ML_int[4][6] ), .S(SH[4]), .Z(
        \ML_int[5][22] ) );
  mx02d1 M1_4_21 ( .I0(\ML_int[4][21] ), .I1(\ML_int[4][5] ), .S(SH[4]), .Z(
        \ML_int[5][21] ) );
  mx02d1 M1_4_20 ( .I0(\ML_int[4][20] ), .I1(\ML_int[4][4] ), .S(SH[4]), .Z(
        \ML_int[5][20] ) );
  mx02d1 M1_4_19 ( .I0(\ML_int[4][19] ), .I1(\ML_int[4][3] ), .S(SH[4]), .Z(
        \ML_int[5][19] ) );
  mx02d1 M1_4_18 ( .I0(\ML_int[4][18] ), .I1(\ML_int[4][2] ), .S(SH[4]), .Z(
        \ML_int[5][18] ) );
  mx02d1 M1_4_17 ( .I0(\ML_int[4][17] ), .I1(\ML_int[4][1] ), .S(SH[4]), .Z(
        \ML_int[5][17] ) );
  mx02d1 M1_4_16 ( .I0(\ML_int[4][16] ), .I1(\ML_int[4][0] ), .S(SH[4]), .Z(
        \ML_int[5][16] ) );
  mx02d1 M1_3_31 ( .I0(\ML_int[3][31] ), .I1(\ML_int[3][23] ), .S(n1), .Z(
        \ML_int[4][31] ) );
  mx02d1 M1_3_30 ( .I0(\ML_int[3][30] ), .I1(\ML_int[3][22] ), .S(n1), .Z(
        \ML_int[4][30] ) );
  mx02d1 M1_3_29 ( .I0(\ML_int[3][29] ), .I1(\ML_int[3][21] ), .S(n1), .Z(
        \ML_int[4][29] ) );
  mx02d1 M1_3_28 ( .I0(\ML_int[3][28] ), .I1(\ML_int[3][20] ), .S(n1), .Z(
        \ML_int[4][28] ) );
  mx02d1 M1_3_27 ( .I0(\ML_int[3][27] ), .I1(\ML_int[3][19] ), .S(n1), .Z(
        \ML_int[4][27] ) );
  mx02d1 M1_3_26 ( .I0(\ML_int[3][26] ), .I1(\ML_int[3][18] ), .S(n1), .Z(
        \ML_int[4][26] ) );
  mx02d1 M1_3_25 ( .I0(\ML_int[3][25] ), .I1(\ML_int[3][17] ), .S(n1), .Z(
        \ML_int[4][25] ) );
  mx02d1 M1_3_24 ( .I0(\ML_int[3][24] ), .I1(\ML_int[3][16] ), .S(n1), .Z(
        \ML_int[4][24] ) );
  mx02d1 M1_3_23 ( .I0(\ML_int[3][23] ), .I1(\ML_int[3][15] ), .S(n1), .Z(
        \ML_int[4][23] ) );
  mx02d1 M1_3_22 ( .I0(\ML_int[3][22] ), .I1(\ML_int[3][14] ), .S(SH[3]), .Z(
        \ML_int[4][22] ) );
  mx02d1 M1_3_21 ( .I0(\ML_int[3][21] ), .I1(\ML_int[3][13] ), .S(SH[3]), .Z(
        \ML_int[4][21] ) );
  mx02d1 M1_3_20 ( .I0(\ML_int[3][20] ), .I1(\ML_int[3][12] ), .S(SH[3]), .Z(
        \ML_int[4][20] ) );
  mx02d1 M1_3_19 ( .I0(\ML_int[3][19] ), .I1(\ML_int[3][11] ), .S(SH[3]), .Z(
        \ML_int[4][19] ) );
  mx02d1 M1_3_18 ( .I0(\ML_int[3][18] ), .I1(\ML_int[3][10] ), .S(SH[3]), .Z(
        \ML_int[4][18] ) );
  mx02d1 M1_3_17 ( .I0(\ML_int[3][17] ), .I1(\ML_int[3][9] ), .S(SH[3]), .Z(
        \ML_int[4][17] ) );
  mx02d1 M1_3_16 ( .I0(\ML_int[3][16] ), .I1(\ML_int[3][8] ), .S(SH[3]), .Z(
        \ML_int[4][16] ) );
  mx02d1 M1_3_15 ( .I0(\ML_int[3][15] ), .I1(\ML_int[3][7] ), .S(SH[3]), .Z(
        \ML_int[4][15] ) );
  mx02d1 M1_3_14 ( .I0(\ML_int[3][14] ), .I1(\ML_int[3][6] ), .S(SH[3]), .Z(
        \ML_int[4][14] ) );
  mx02d1 M1_3_13 ( .I0(\ML_int[3][13] ), .I1(\ML_int[3][5] ), .S(SH[3]), .Z(
        \ML_int[4][13] ) );
  mx02d1 M1_3_12 ( .I0(\ML_int[3][12] ), .I1(\ML_int[3][4] ), .S(SH[3]), .Z(
        \ML_int[4][12] ) );
  mx02d1 M1_3_11 ( .I0(\ML_int[3][11] ), .I1(\ML_int[3][3] ), .S(SH[3]), .Z(
        \ML_int[4][11] ) );
  mx02d1 M1_3_10 ( .I0(\ML_int[3][10] ), .I1(\ML_int[3][2] ), .S(SH[3]), .Z(
        \ML_int[4][10] ) );
  mx02d1 M1_3_9 ( .I0(\ML_int[3][9] ), .I1(\ML_int[3][1] ), .S(SH[3]), .Z(
        \ML_int[4][9] ) );
  mx02d1 M1_3_8 ( .I0(\ML_int[3][8] ), .I1(\ML_int[3][0] ), .S(SH[3]), .Z(
        \ML_int[4][8] ) );
  mx02d1 M1_2_31 ( .I0(\ML_int[2][31] ), .I1(\ML_int[2][27] ), .S(n2), .Z(
        \ML_int[3][31] ) );
  mx02d1 M1_2_30 ( .I0(\ML_int[2][30] ), .I1(\ML_int[2][26] ), .S(n2), .Z(
        \ML_int[3][30] ) );
  mx02d1 M1_2_29 ( .I0(\ML_int[2][29] ), .I1(\ML_int[2][25] ), .S(n2), .Z(
        \ML_int[3][29] ) );
  mx02d1 M1_2_28 ( .I0(\ML_int[2][28] ), .I1(\ML_int[2][24] ), .S(n2), .Z(
        \ML_int[3][28] ) );
  mx02d1 M1_2_27 ( .I0(\ML_int[2][27] ), .I1(\ML_int[2][23] ), .S(n2), .Z(
        \ML_int[3][27] ) );
  mx02d1 M1_2_26 ( .I0(\ML_int[2][26] ), .I1(\ML_int[2][22] ), .S(n2), .Z(
        \ML_int[3][26] ) );
  mx02d1 M1_2_25 ( .I0(\ML_int[2][25] ), .I1(\ML_int[2][21] ), .S(n2), .Z(
        \ML_int[3][25] ) );
  mx02d1 M1_2_24 ( .I0(\ML_int[2][24] ), .I1(\ML_int[2][20] ), .S(n2), .Z(
        \ML_int[3][24] ) );
  mx02d1 M1_2_23 ( .I0(\ML_int[2][23] ), .I1(\ML_int[2][19] ), .S(n2), .Z(
        \ML_int[3][23] ) );
  mx02d1 M1_2_22 ( .I0(\ML_int[2][22] ), .I1(\ML_int[2][18] ), .S(n2), .Z(
        \ML_int[3][22] ) );
  mx02d1 M1_2_21 ( .I0(\ML_int[2][21] ), .I1(\ML_int[2][17] ), .S(n2), .Z(
        \ML_int[3][21] ) );
  mx02d1 M1_2_20 ( .I0(\ML_int[2][20] ), .I1(\ML_int[2][16] ), .S(n2), .Z(
        \ML_int[3][20] ) );
  mx02d1 M1_2_19 ( .I0(\ML_int[2][19] ), .I1(\ML_int[2][15] ), .S(n2), .Z(
        \ML_int[3][19] ) );
  mx02d1 M1_2_18 ( .I0(\ML_int[2][18] ), .I1(\ML_int[2][14] ), .S(n2), .Z(
        \ML_int[3][18] ) );
  mx02d1 M1_2_17 ( .I0(\ML_int[2][17] ), .I1(\ML_int[2][13] ), .S(n2), .Z(
        \ML_int[3][17] ) );
  mx02d1 M1_2_16 ( .I0(\ML_int[2][16] ), .I1(\ML_int[2][12] ), .S(SH[2]), .Z(
        \ML_int[3][16] ) );
  mx02d1 M1_2_15 ( .I0(\ML_int[2][15] ), .I1(\ML_int[2][11] ), .S(SH[2]), .Z(
        \ML_int[3][15] ) );
  mx02d1 M1_2_14 ( .I0(\ML_int[2][14] ), .I1(\ML_int[2][10] ), .S(SH[2]), .Z(
        \ML_int[3][14] ) );
  mx02d1 M1_2_13 ( .I0(\ML_int[2][13] ), .I1(\ML_int[2][9] ), .S(SH[2]), .Z(
        \ML_int[3][13] ) );
  mx02d1 M1_2_12 ( .I0(\ML_int[2][12] ), .I1(\ML_int[2][8] ), .S(SH[2]), .Z(
        \ML_int[3][12] ) );
  mx02d1 M1_2_11 ( .I0(\ML_int[2][11] ), .I1(\ML_int[2][7] ), .S(SH[2]), .Z(
        \ML_int[3][11] ) );
  mx02d1 M1_2_10 ( .I0(\ML_int[2][10] ), .I1(\ML_int[2][6] ), .S(SH[2]), .Z(
        \ML_int[3][10] ) );
  mx02d1 M1_2_9 ( .I0(\ML_int[2][9] ), .I1(\ML_int[2][5] ), .S(SH[2]), .Z(
        \ML_int[3][9] ) );
  mx02d1 M1_2_8 ( .I0(\ML_int[2][8] ), .I1(\ML_int[2][4] ), .S(SH[2]), .Z(
        \ML_int[3][8] ) );
  mx02d1 M1_2_7 ( .I0(\ML_int[2][7] ), .I1(\ML_int[2][3] ), .S(SH[2]), .Z(
        \ML_int[3][7] ) );
  mx02d1 M1_2_6 ( .I0(\ML_int[2][6] ), .I1(\ML_int[2][2] ), .S(SH[2]), .Z(
        \ML_int[3][6] ) );
  mx02d1 M1_2_5 ( .I0(\ML_int[2][5] ), .I1(\ML_int[2][1] ), .S(SH[2]), .Z(
        \ML_int[3][5] ) );
  mx02d1 M1_2_4 ( .I0(\ML_int[2][4] ), .I1(\ML_int[2][0] ), .S(SH[2]), .Z(
        \ML_int[3][4] ) );
  mx02d1 M1_1_31 ( .I0(\ML_int[1][31] ), .I1(\ML_int[1][29] ), .S(n3), .Z(
        \ML_int[2][31] ) );
  mx02d1 M1_1_30 ( .I0(\ML_int[1][30] ), .I1(\ML_int[1][28] ), .S(n3), .Z(
        \ML_int[2][30] ) );
  mx02d1 M1_1_29 ( .I0(\ML_int[1][29] ), .I1(\ML_int[1][27] ), .S(n3), .Z(
        \ML_int[2][29] ) );
  mx02d1 M1_1_28 ( .I0(\ML_int[1][28] ), .I1(\ML_int[1][26] ), .S(n3), .Z(
        \ML_int[2][28] ) );
  mx02d1 M1_1_27 ( .I0(\ML_int[1][27] ), .I1(\ML_int[1][25] ), .S(n3), .Z(
        \ML_int[2][27] ) );
  mx02d1 M1_1_26 ( .I0(\ML_int[1][26] ), .I1(\ML_int[1][24] ), .S(n3), .Z(
        \ML_int[2][26] ) );
  mx02d1 M1_1_25 ( .I0(\ML_int[1][25] ), .I1(\ML_int[1][23] ), .S(n3), .Z(
        \ML_int[2][25] ) );
  mx02d1 M1_1_24 ( .I0(\ML_int[1][24] ), .I1(\ML_int[1][22] ), .S(n3), .Z(
        \ML_int[2][24] ) );
  mx02d1 M1_1_23 ( .I0(\ML_int[1][23] ), .I1(\ML_int[1][21] ), .S(n3), .Z(
        \ML_int[2][23] ) );
  mx02d1 M1_1_22 ( .I0(\ML_int[1][22] ), .I1(\ML_int[1][20] ), .S(n3), .Z(
        \ML_int[2][22] ) );
  mx02d1 M1_1_21 ( .I0(\ML_int[1][21] ), .I1(\ML_int[1][19] ), .S(n3), .Z(
        \ML_int[2][21] ) );
  mx02d1 M1_1_20 ( .I0(\ML_int[1][20] ), .I1(\ML_int[1][18] ), .S(n3), .Z(
        \ML_int[2][20] ) );
  mx02d1 M1_1_19 ( .I0(\ML_int[1][19] ), .I1(\ML_int[1][17] ), .S(n3), .Z(
        \ML_int[2][19] ) );
  mx02d1 M1_1_18 ( .I0(\ML_int[1][18] ), .I1(\ML_int[1][16] ), .S(n3), .Z(
        \ML_int[2][18] ) );
  mx02d1 M1_1_17 ( .I0(\ML_int[1][17] ), .I1(\ML_int[1][15] ), .S(n3), .Z(
        \ML_int[2][17] ) );
  mx02d1 M1_1_16 ( .I0(\ML_int[1][16] ), .I1(\ML_int[1][14] ), .S(SH[1]), .Z(
        \ML_int[2][16] ) );
  mx02d1 M1_1_15 ( .I0(\ML_int[1][15] ), .I1(\ML_int[1][13] ), .S(SH[1]), .Z(
        \ML_int[2][15] ) );
  mx02d1 M1_1_14 ( .I0(\ML_int[1][14] ), .I1(\ML_int[1][12] ), .S(SH[1]), .Z(
        \ML_int[2][14] ) );
  mx02d1 M1_1_13 ( .I0(\ML_int[1][13] ), .I1(\ML_int[1][11] ), .S(SH[1]), .Z(
        \ML_int[2][13] ) );
  mx02d1 M1_1_12 ( .I0(\ML_int[1][12] ), .I1(\ML_int[1][10] ), .S(SH[1]), .Z(
        \ML_int[2][12] ) );
  mx02d1 M1_1_11 ( .I0(\ML_int[1][11] ), .I1(\ML_int[1][9] ), .S(SH[1]), .Z(
        \ML_int[2][11] ) );
  mx02d1 M1_1_10 ( .I0(\ML_int[1][10] ), .I1(\ML_int[1][8] ), .S(SH[1]), .Z(
        \ML_int[2][10] ) );
  mx02d1 M1_1_9 ( .I0(\ML_int[1][9] ), .I1(\ML_int[1][7] ), .S(SH[1]), .Z(
        \ML_int[2][9] ) );
  mx02d1 M1_1_8 ( .I0(\ML_int[1][8] ), .I1(\ML_int[1][6] ), .S(SH[1]), .Z(
        \ML_int[2][8] ) );
  mx02d1 M1_1_7 ( .I0(\ML_int[1][7] ), .I1(\ML_int[1][5] ), .S(SH[1]), .Z(
        \ML_int[2][7] ) );
  mx02d1 M1_1_6 ( .I0(\ML_int[1][6] ), .I1(\ML_int[1][4] ), .S(SH[1]), .Z(
        \ML_int[2][6] ) );
  mx02d1 M1_1_5 ( .I0(\ML_int[1][5] ), .I1(\ML_int[1][3] ), .S(SH[1]), .Z(
        \ML_int[2][5] ) );
  mx02d1 M1_1_4 ( .I0(\ML_int[1][4] ), .I1(\ML_int[1][2] ), .S(SH[1]), .Z(
        \ML_int[2][4] ) );
  mx02d1 M1_1_3 ( .I0(\ML_int[1][3] ), .I1(\ML_int[1][1] ), .S(SH[1]), .Z(
        \ML_int[2][3] ) );
  mx02d1 M1_1_2 ( .I0(\ML_int[1][2] ), .I1(\ML_int[1][0] ), .S(SH[1]), .Z(
        \ML_int[2][2] ) );
  mx02d1 M1_0_31 ( .I0(A[31]), .I1(A[30]), .S(SH[0]), .Z(\ML_int[1][31] ) );
  mx02d1 M1_0_30 ( .I0(A[30]), .I1(A[29]), .S(SH[0]), .Z(\ML_int[1][30] ) );
  mx02d1 M1_0_29 ( .I0(A[29]), .I1(A[28]), .S(SH[0]), .Z(\ML_int[1][29] ) );
  mx02d1 M1_0_28 ( .I0(A[28]), .I1(A[27]), .S(SH[0]), .Z(\ML_int[1][28] ) );
  mx02d1 M1_0_27 ( .I0(A[27]), .I1(A[26]), .S(SH[0]), .Z(\ML_int[1][27] ) );
  mx02d1 M1_0_26 ( .I0(A[26]), .I1(A[25]), .S(SH[0]), .Z(\ML_int[1][26] ) );
  mx02d1 M1_0_25 ( .I0(A[25]), .I1(A[24]), .S(SH[0]), .Z(\ML_int[1][25] ) );
  mx02d1 M1_0_24 ( .I0(A[24]), .I1(A[23]), .S(SH[0]), .Z(\ML_int[1][24] ) );
  mx02d1 M1_0_23 ( .I0(A[23]), .I1(A[22]), .S(SH[0]), .Z(\ML_int[1][23] ) );
  mx02d1 M1_0_22 ( .I0(A[22]), .I1(A[21]), .S(SH[0]), .Z(\ML_int[1][22] ) );
  mx02d1 M1_0_21 ( .I0(A[21]), .I1(A[20]), .S(SH[0]), .Z(\ML_int[1][21] ) );
  mx02d1 M1_0_20 ( .I0(A[20]), .I1(A[19]), .S(SH[0]), .Z(\ML_int[1][20] ) );
  mx02d1 M1_0_19 ( .I0(A[19]), .I1(A[18]), .S(SH[0]), .Z(\ML_int[1][19] ) );
  mx02d1 M1_0_18 ( .I0(A[18]), .I1(A[17]), .S(SH[0]), .Z(\ML_int[1][18] ) );
  mx02d1 M1_0_17 ( .I0(A[17]), .I1(A[16]), .S(SH[0]), .Z(\ML_int[1][17] ) );
  mx02d1 M1_0_16 ( .I0(A[16]), .I1(A[15]), .S(SH[0]), .Z(\ML_int[1][16] ) );
  mx02d1 M1_0_15 ( .I0(A[15]), .I1(A[14]), .S(SH[0]), .Z(\ML_int[1][15] ) );
  mx02d1 M1_0_14 ( .I0(A[14]), .I1(A[13]), .S(SH[0]), .Z(\ML_int[1][14] ) );
  mx02d1 M1_0_13 ( .I0(A[13]), .I1(A[12]), .S(SH[0]), .Z(\ML_int[1][13] ) );
  mx02d1 M1_0_12 ( .I0(A[12]), .I1(A[11]), .S(SH[0]), .Z(\ML_int[1][12] ) );
  mx02d1 M1_0_11 ( .I0(A[11]), .I1(A[10]), .S(SH[0]), .Z(\ML_int[1][11] ) );
  mx02d1 M1_0_10 ( .I0(A[10]), .I1(A[9]), .S(SH[0]), .Z(\ML_int[1][10] ) );
  mx02d1 M1_0_9 ( .I0(A[9]), .I1(A[8]), .S(SH[0]), .Z(\ML_int[1][9] ) );
  mx02d1 M1_0_8 ( .I0(A[8]), .I1(A[7]), .S(SH[0]), .Z(\ML_int[1][8] ) );
  mx02d1 M1_0_7 ( .I0(A[7]), .I1(A[6]), .S(SH[0]), .Z(\ML_int[1][7] ) );
  mx02d1 M1_0_6 ( .I0(A[6]), .I1(A[5]), .S(SH[0]), .Z(\ML_int[1][6] ) );
  mx02d1 M1_0_5 ( .I0(A[5]), .I1(A[4]), .S(SH[0]), .Z(\ML_int[1][5] ) );
  mx02d1 M1_0_4 ( .I0(A[4]), .I1(A[3]), .S(SH[0]), .Z(\ML_int[1][4] ) );
  mx02d1 M1_0_3 ( .I0(A[3]), .I1(A[2]), .S(SH[0]), .Z(\ML_int[1][3] ) );
  mx02d1 M1_0_2 ( .I0(A[2]), .I1(A[1]), .S(SH[0]), .Z(\ML_int[1][2] ) );
  mx02d1 M1_0_1 ( .I0(A[1]), .I1(A[0]), .S(SH[0]), .Z(\ML_int[1][1] ) );
  inv0d1 U3 ( .I(SH[5]), .ZN(n11) );
  inv0d0 U4 ( .I(SHMAG[3]), .ZN(n1) );
  inv0d1 U5 ( .I(SHMAG[2]), .ZN(n2) );
  inv0d1 U6 ( .I(SHMAG[1]), .ZN(n3) );
  an02d0 U7 ( .A1(\ML_int[4][9] ), .A2(n4), .Z(B[9]) );
  an02d0 U8 ( .A1(\ML_int[4][8] ), .A2(n4), .Z(B[8]) );
  nr02d0 U9 ( .A1(n5), .A2(n6), .ZN(B[7]) );
  nr02d0 U10 ( .A1(n5), .A2(n7), .ZN(B[6]) );
  nr02d0 U11 ( .A1(n5), .A2(n8), .ZN(B[5]) );
  nr02d0 U12 ( .A1(n5), .A2(n9), .ZN(B[4]) );
  nr02d0 U13 ( .A1(n5), .A2(n10), .ZN(B[3]) );
  an02d0 U14 ( .A1(\ML_int[5][31] ), .A2(n11), .Z(B[31]) );
  an02d0 U15 ( .A1(\ML_int[5][30] ), .A2(n11), .Z(B[30]) );
  nr02d0 U16 ( .A1(n5), .A2(n12), .ZN(B[2]) );
  an02d0 U17 ( .A1(\ML_int[5][29] ), .A2(n11), .Z(B[29]) );
  an02d0 U18 ( .A1(\ML_int[5][28] ), .A2(n11), .Z(B[28]) );
  an02d0 U19 ( .A1(\ML_int[5][27] ), .A2(n11), .Z(B[27]) );
  an02d0 U20 ( .A1(\ML_int[5][26] ), .A2(n11), .Z(B[26]) );
  an02d0 U21 ( .A1(\ML_int[5][25] ), .A2(n11), .Z(B[25]) );
  an02d0 U22 ( .A1(\ML_int[5][24] ), .A2(n11), .Z(B[24]) );
  an02d0 U23 ( .A1(\ML_int[5][23] ), .A2(n11), .Z(B[23]) );
  an02d0 U24 ( .A1(\ML_int[5][22] ), .A2(n11), .Z(B[22]) );
  an02d0 U25 ( .A1(\ML_int[5][21] ), .A2(n11), .Z(B[21]) );
  an02d0 U26 ( .A1(\ML_int[5][20] ), .A2(n11), .Z(B[20]) );
  nr02d0 U27 ( .A1(n5), .A2(n13), .ZN(B[1]) );
  an02d0 U28 ( .A1(\ML_int[5][19] ), .A2(n11), .Z(B[19]) );
  an02d0 U29 ( .A1(\ML_int[5][18] ), .A2(n11), .Z(B[18]) );
  an02d0 U30 ( .A1(\ML_int[5][17] ), .A2(n11), .Z(B[17]) );
  an02d0 U31 ( .A1(\ML_int[5][16] ), .A2(n11), .Z(B[16]) );
  an02d0 U32 ( .A1(\ML_int[4][15] ), .A2(n4), .Z(B[15]) );
  an02d0 U33 ( .A1(\ML_int[4][14] ), .A2(n4), .Z(B[14]) );
  an02d0 U34 ( .A1(\ML_int[4][13] ), .A2(n4), .Z(B[13]) );
  an02d0 U35 ( .A1(\ML_int[4][12] ), .A2(n4), .Z(B[12]) );
  an02d0 U36 ( .A1(\ML_int[4][11] ), .A2(n4), .Z(B[11]) );
  an02d0 U37 ( .A1(\ML_int[4][10] ), .A2(n4), .Z(B[10]) );
  nr02d0 U38 ( .A1(n5), .A2(n14), .ZN(B[0]) );
  inv0d0 U39 ( .I(n4), .ZN(n5) );
  nr02d0 U40 ( .A1(SH[4]), .A2(SH[5]), .ZN(n4) );
  inv0d0 U41 ( .I(n6), .ZN(\ML_int[4][7] ) );
  nd02d0 U42 ( .A1(\ML_int[3][7] ), .A2(SHMAG[3]), .ZN(n6) );
  inv0d0 U43 ( .I(n7), .ZN(\ML_int[4][6] ) );
  nd02d0 U44 ( .A1(\ML_int[3][6] ), .A2(SHMAG[3]), .ZN(n7) );
  inv0d0 U45 ( .I(n8), .ZN(\ML_int[4][5] ) );
  nd02d0 U46 ( .A1(\ML_int[3][5] ), .A2(SHMAG[3]), .ZN(n8) );
  inv0d0 U47 ( .I(n9), .ZN(\ML_int[4][4] ) );
  nd02d0 U48 ( .A1(\ML_int[3][4] ), .A2(SHMAG[3]), .ZN(n9) );
  inv0d0 U49 ( .I(n10), .ZN(\ML_int[4][3] ) );
  nd02d0 U50 ( .A1(\ML_int[3][3] ), .A2(SHMAG[3]), .ZN(n10) );
  inv0d0 U51 ( .I(n12), .ZN(\ML_int[4][2] ) );
  nd02d0 U52 ( .A1(\ML_int[3][2] ), .A2(SHMAG[3]), .ZN(n12) );
  inv0d0 U53 ( .I(n13), .ZN(\ML_int[4][1] ) );
  nd02d0 U54 ( .A1(\ML_int[3][1] ), .A2(SHMAG[3]), .ZN(n13) );
  inv0d0 U55 ( .I(n14), .ZN(\ML_int[4][0] ) );
  nd02d0 U56 ( .A1(\ML_int[3][0] ), .A2(SHMAG[3]), .ZN(n14) );
  inv0d0 U57 ( .I(SH[3]), .ZN(SHMAG[3]) );
  an02d0 U58 ( .A1(\ML_int[2][3] ), .A2(SHMAG[2]), .Z(\ML_int[3][3] ) );
  an02d0 U59 ( .A1(\ML_int[2][2] ), .A2(SHMAG[2]), .Z(\ML_int[3][2] ) );
  an02d0 U60 ( .A1(\ML_int[2][1] ), .A2(SHMAG[2]), .Z(\ML_int[3][1] ) );
  an02d0 U61 ( .A1(\ML_int[2][0] ), .A2(SHMAG[2]), .Z(\ML_int[3][0] ) );
  inv0d0 U62 ( .I(SH[2]), .ZN(SHMAG[2]) );
  an02d0 U63 ( .A1(\ML_int[1][1] ), .A2(SHMAG[1]), .Z(\ML_int[2][1] ) );
  an02d0 U64 ( .A1(\ML_int[1][0] ), .A2(SHMAG[1]), .Z(\ML_int[2][0] ) );
  inv0d0 U65 ( .I(SH[1]), .ZN(SHMAG[1]) );
  an02d0 U66 ( .A1(A[0]), .A2(SHMAG[0]), .Z(\ML_int[1][0] ) );
  inv0d0 U67 ( .I(SH[0]), .ZN(SHMAG[0]) );
endmodule


module mgmt_core_DW01_dec_6_DW01_dec_12 ( A, SUM );
  input [19:0] A;
  output [19:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20;

  aor21d1 U1 ( .B1(n1), .B2(A[9]), .A(n2), .Z(SUM[9]) );
  oaim21d1 U2 ( .B1(n3), .B2(A[8]), .A(n1), .ZN(SUM[8]) );
  oaim21d1 U3 ( .B1(n4), .B2(A[7]), .A(n3), .ZN(SUM[7]) );
  oaim21d1 U4 ( .B1(n5), .B2(A[6]), .A(n4), .ZN(SUM[6]) );
  oaim21d1 U5 ( .B1(n6), .B2(A[5]), .A(n5), .ZN(SUM[5]) );
  oaim21d1 U6 ( .B1(n7), .B2(A[4]), .A(n6), .ZN(SUM[4]) );
  oaim21d1 U7 ( .B1(n8), .B2(A[3]), .A(n7), .ZN(SUM[3]) );
  oaim21d1 U8 ( .B1(n9), .B2(A[2]), .A(n8), .ZN(SUM[2]) );
  oaim21d1 U9 ( .B1(A[0]), .B2(A[1]), .A(n9), .ZN(SUM[1]) );
  xr02d1 U10 ( .A1(A[19]), .A2(n10), .Z(SUM[19]) );
  nr02d0 U11 ( .A1(A[18]), .A2(n11), .ZN(n10) );
  xr02d1 U12 ( .A1(A[18]), .A2(n12), .Z(SUM[18]) );
  oaim21d1 U13 ( .B1(n13), .B2(A[17]), .A(n11), .ZN(SUM[17]) );
  inv0d0 U14 ( .I(n12), .ZN(n11) );
  nr02d0 U15 ( .A1(n13), .A2(A[17]), .ZN(n12) );
  oaim21d1 U16 ( .B1(n14), .B2(A[16]), .A(n13), .ZN(SUM[16]) );
  or02d0 U17 ( .A1(n14), .A2(A[16]), .Z(n13) );
  oaim21d1 U18 ( .B1(n15), .B2(A[15]), .A(n14), .ZN(SUM[15]) );
  or02d0 U19 ( .A1(n15), .A2(A[15]), .Z(n14) );
  oaim21d1 U20 ( .B1(n16), .B2(A[14]), .A(n15), .ZN(SUM[14]) );
  or02d0 U21 ( .A1(n16), .A2(A[14]), .Z(n15) );
  oaim21d1 U22 ( .B1(n17), .B2(A[13]), .A(n16), .ZN(SUM[13]) );
  or02d0 U23 ( .A1(n17), .A2(A[13]), .Z(n16) );
  oaim21d1 U24 ( .B1(n18), .B2(A[12]), .A(n17), .ZN(SUM[12]) );
  or02d0 U25 ( .A1(n18), .A2(A[12]), .Z(n17) );
  oaim21d1 U26 ( .B1(n19), .B2(A[11]), .A(n18), .ZN(SUM[11]) );
  or02d0 U27 ( .A1(n19), .A2(A[11]), .Z(n18) );
  oai21d1 U28 ( .B1(n2), .B2(n20), .A(n19), .ZN(SUM[10]) );
  nd02d0 U29 ( .A1(n2), .A2(n20), .ZN(n19) );
  inv0d0 U30 ( .I(A[10]), .ZN(n20) );
  nr02d0 U31 ( .A1(n1), .A2(A[9]), .ZN(n2) );
  or02d0 U32 ( .A1(n3), .A2(A[8]), .Z(n1) );
  or02d0 U33 ( .A1(n4), .A2(A[7]), .Z(n3) );
  or02d0 U34 ( .A1(n5), .A2(A[6]), .Z(n4) );
  or02d0 U35 ( .A1(n6), .A2(A[5]), .Z(n5) );
  or02d0 U36 ( .A1(n7), .A2(A[4]), .Z(n6) );
  or02d0 U37 ( .A1(n8), .A2(A[3]), .Z(n7) );
  or02d0 U38 ( .A1(n9), .A2(A[2]), .Z(n8) );
  or02d0 U39 ( .A1(A[1]), .A2(A[0]), .Z(n9) );
  inv0d0 U40 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_inc_4_DW01_inc_18 ( A, SUM );
  input [31:0] A;
  output [31:0] SUM;

  wire   [31:2] carry;

  ah01d0 U1_1_30 ( .A(A[30]), .B(carry[30]), .CO(carry[31]), .S(SUM[30]) );
  ah01d0 U1_1_29 ( .A(A[29]), .B(carry[29]), .CO(carry[30]), .S(SUM[29]) );
  ah01d0 U1_1_28 ( .A(A[28]), .B(carry[28]), .CO(carry[29]), .S(SUM[28]) );
  ah01d0 U1_1_27 ( .A(A[27]), .B(carry[27]), .CO(carry[28]), .S(SUM[27]) );
  ah01d0 U1_1_26 ( .A(A[26]), .B(carry[26]), .CO(carry[27]), .S(SUM[26]) );
  ah01d0 U1_1_25 ( .A(A[25]), .B(carry[25]), .CO(carry[26]), .S(SUM[25]) );
  ah01d0 U1_1_24 ( .A(A[24]), .B(carry[24]), .CO(carry[25]), .S(SUM[24]) );
  ah01d0 U1_1_23 ( .A(A[23]), .B(carry[23]), .CO(carry[24]), .S(SUM[23]) );
  ah01d0 U1_1_22 ( .A(A[22]), .B(carry[22]), .CO(carry[23]), .S(SUM[22]) );
  ah01d0 U1_1_21 ( .A(A[21]), .B(carry[21]), .CO(carry[22]), .S(SUM[21]) );
  ah01d0 U1_1_20 ( .A(A[20]), .B(carry[20]), .CO(carry[21]), .S(SUM[20]) );
  ah01d0 U1_1_19 ( .A(A[19]), .B(carry[19]), .CO(carry[20]), .S(SUM[19]) );
  ah01d0 U1_1_18 ( .A(A[18]), .B(carry[18]), .CO(carry[19]), .S(SUM[18]) );
  ah01d0 U1_1_17 ( .A(A[17]), .B(carry[17]), .CO(carry[18]), .S(SUM[17]) );
  ah01d0 U1_1_16 ( .A(A[16]), .B(carry[16]), .CO(carry[17]), .S(SUM[16]) );
  ah01d0 U1_1_15 ( .A(A[15]), .B(carry[15]), .CO(carry[16]), .S(SUM[15]) );
  ah01d0 U1_1_14 ( .A(A[14]), .B(carry[14]), .CO(carry[15]), .S(SUM[14]) );
  ah01d0 U1_1_13 ( .A(A[13]), .B(carry[13]), .CO(carry[14]), .S(SUM[13]) );
  ah01d0 U1_1_12 ( .A(A[12]), .B(carry[12]), .CO(carry[13]), .S(SUM[12]) );
  ah01d0 U1_1_11 ( .A(A[11]), .B(carry[11]), .CO(carry[12]), .S(SUM[11]) );
  ah01d0 U1_1_10 ( .A(A[10]), .B(carry[10]), .CO(carry[11]), .S(SUM[10]) );
  ah01d0 U1_1_9 ( .A(A[9]), .B(carry[9]), .CO(carry[10]), .S(SUM[9]) );
  ah01d0 U1_1_8 ( .A(A[8]), .B(carry[8]), .CO(carry[9]), .S(SUM[8]) );
  ah01d0 U1_1_7 ( .A(A[7]), .B(carry[7]), .CO(carry[8]), .S(SUM[7]) );
  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[31]), .A2(A[31]), .Z(SUM[31]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core_DW01_add_4_DW01_add_7 ( A, B, CI, SUM, CO );
  input [32:0] A;
  input [32:0] B;
  output [32:0] SUM;
  input CI;
  output CO;
  wire   \A[4] , \A[3] , \A[2] , \A[1] , \A[0] , n1, n2, n3, n4, n5, n6, n7,
         n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
         n22, n23, n24, n25, n26;
  wire   [32:1] carry;
  assign SUM[4] = \A[4] ;
  assign \A[4]  = A[4];
  assign SUM[3] = \A[3] ;
  assign \A[3]  = A[3];
  assign SUM[2] = \A[2] ;
  assign \A[2]  = A[2];
  assign SUM[1] = \A[1] ;
  assign \A[1]  = A[1];
  assign SUM[0] = \A[0] ;
  assign \A[0]  = A[0];
  assign carry[6] = A[5];

  inv0d1 U1 ( .I(n1), .ZN(carry[22]) );
  nr02d2 U2 ( .A1(carry[21]), .A2(A[21]), .ZN(n1) );
  xn02d1 U3 ( .A1(A[21]), .A2(carry[21]), .ZN(SUM[21]) );
  inv0d1 U4 ( .I(n2), .ZN(carry[21]) );
  nr02d2 U5 ( .A1(carry[20]), .A2(A[20]), .ZN(n2) );
  xn02d1 U6 ( .A1(A[20]), .A2(carry[20]), .ZN(SUM[20]) );
  inv0d1 U7 ( .I(n3), .ZN(carry[20]) );
  nr02d2 U8 ( .A1(carry[19]), .A2(A[19]), .ZN(n3) );
  xn02d1 U9 ( .A1(A[19]), .A2(carry[19]), .ZN(SUM[19]) );
  inv0d1 U10 ( .I(n4), .ZN(carry[19]) );
  nr02d2 U11 ( .A1(carry[18]), .A2(A[18]), .ZN(n4) );
  xn02d1 U12 ( .A1(A[18]), .A2(carry[18]), .ZN(SUM[18]) );
  inv0d1 U13 ( .I(n5), .ZN(carry[18]) );
  nr02d2 U14 ( .A1(carry[17]), .A2(A[17]), .ZN(n5) );
  xn02d1 U15 ( .A1(A[17]), .A2(carry[17]), .ZN(SUM[17]) );
  inv0d1 U16 ( .I(n6), .ZN(carry[16]) );
  nr02d2 U17 ( .A1(carry[15]), .A2(A[15]), .ZN(n6) );
  xn02d1 U18 ( .A1(A[15]), .A2(carry[15]), .ZN(SUM[15]) );
  inv0d1 U19 ( .I(n7), .ZN(carry[15]) );
  nr02d2 U20 ( .A1(carry[14]), .A2(A[14]), .ZN(n7) );
  xn02d1 U21 ( .A1(A[14]), .A2(carry[14]), .ZN(SUM[14]) );
  inv0d1 U22 ( .I(n8), .ZN(carry[14]) );
  nr02d2 U23 ( .A1(carry[13]), .A2(A[13]), .ZN(n8) );
  xn02d1 U24 ( .A1(A[13]), .A2(carry[13]), .ZN(SUM[13]) );
  inv0d1 U25 ( .I(n9), .ZN(carry[12]) );
  nr02d2 U26 ( .A1(carry[11]), .A2(A[11]), .ZN(n9) );
  xn02d1 U27 ( .A1(A[11]), .A2(carry[11]), .ZN(SUM[11]) );
  inv0d1 U28 ( .I(n10), .ZN(carry[10]) );
  nr02d2 U29 ( .A1(carry[9]), .A2(A[9]), .ZN(n10) );
  xn02d1 U30 ( .A1(A[9]), .A2(carry[9]), .ZN(SUM[9]) );
  xr02d1 U31 ( .A1(A[31]), .A2(carry[31]), .Z(SUM[31]) );
  nd02d1 U32 ( .A1(A[31]), .A2(carry[31]), .ZN(n11) );
  inv0d1 U33 ( .I(n11), .ZN(SUM[32]) );
  xr02d1 U34 ( .A1(A[30]), .A2(carry[30]), .Z(SUM[30]) );
  nd02d1 U35 ( .A1(A[30]), .A2(carry[30]), .ZN(n12) );
  inv0d1 U36 ( .I(n12), .ZN(carry[31]) );
  xr02d1 U37 ( .A1(A[29]), .A2(carry[29]), .Z(SUM[29]) );
  nd02d1 U38 ( .A1(A[29]), .A2(carry[29]), .ZN(n13) );
  inv0d1 U39 ( .I(n13), .ZN(carry[30]) );
  xr02d1 U40 ( .A1(A[28]), .A2(carry[28]), .Z(SUM[28]) );
  nd02d1 U41 ( .A1(A[28]), .A2(carry[28]), .ZN(n14) );
  inv0d1 U42 ( .I(n14), .ZN(carry[29]) );
  xr02d1 U43 ( .A1(A[27]), .A2(carry[27]), .Z(SUM[27]) );
  nd02d1 U44 ( .A1(A[27]), .A2(carry[27]), .ZN(n15) );
  inv0d1 U45 ( .I(n15), .ZN(carry[28]) );
  xr02d1 U46 ( .A1(A[26]), .A2(carry[26]), .Z(SUM[26]) );
  nd02d1 U47 ( .A1(A[26]), .A2(carry[26]), .ZN(n16) );
  inv0d1 U48 ( .I(n16), .ZN(carry[27]) );
  xr02d1 U49 ( .A1(A[25]), .A2(carry[25]), .Z(SUM[25]) );
  nd02d1 U50 ( .A1(A[25]), .A2(carry[25]), .ZN(n17) );
  inv0d1 U51 ( .I(n17), .ZN(carry[26]) );
  xr02d1 U52 ( .A1(A[24]), .A2(carry[24]), .Z(SUM[24]) );
  nd02d1 U53 ( .A1(A[24]), .A2(carry[24]), .ZN(n18) );
  inv0d1 U54 ( .I(n18), .ZN(carry[25]) );
  xr02d1 U55 ( .A1(A[23]), .A2(carry[23]), .Z(SUM[23]) );
  nd02d1 U56 ( .A1(A[23]), .A2(carry[23]), .ZN(n19) );
  inv0d1 U57 ( .I(n19), .ZN(carry[24]) );
  xr02d1 U58 ( .A1(A[22]), .A2(carry[22]), .Z(SUM[22]) );
  nd02d1 U59 ( .A1(A[22]), .A2(carry[22]), .ZN(n20) );
  inv0d1 U60 ( .I(n20), .ZN(carry[23]) );
  xr02d1 U61 ( .A1(A[16]), .A2(carry[16]), .Z(SUM[16]) );
  nd02d1 U62 ( .A1(A[16]), .A2(carry[16]), .ZN(n21) );
  inv0d1 U63 ( .I(n21), .ZN(carry[17]) );
  xr02d1 U64 ( .A1(A[12]), .A2(carry[12]), .Z(SUM[12]) );
  nd02d1 U65 ( .A1(A[12]), .A2(carry[12]), .ZN(n22) );
  inv0d1 U66 ( .I(n22), .ZN(carry[13]) );
  xr02d1 U67 ( .A1(A[10]), .A2(carry[10]), .Z(SUM[10]) );
  nd02d1 U68 ( .A1(A[10]), .A2(carry[10]), .ZN(n23) );
  inv0d1 U69 ( .I(n23), .ZN(carry[11]) );
  xr02d1 U70 ( .A1(A[8]), .A2(carry[8]), .Z(SUM[8]) );
  nd02d1 U71 ( .A1(A[8]), .A2(carry[8]), .ZN(n24) );
  inv0d1 U72 ( .I(n24), .ZN(carry[9]) );
  xr02d1 U73 ( .A1(A[7]), .A2(carry[7]), .Z(SUM[7]) );
  nd02d1 U74 ( .A1(A[7]), .A2(carry[7]), .ZN(n25) );
  inv0d1 U75 ( .I(n25), .ZN(carry[8]) );
  xr02d1 U76 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U77 ( .A1(A[6]), .A2(carry[6]), .ZN(n26) );
  inv0d1 U78 ( .I(n26), .ZN(carry[7]) );
  inv0d1 U79 ( .I(carry[6]), .ZN(SUM[5]) );
endmodule


module mgmt_core_DW01_dec_7_DW01_dec_13 ( A, SUM );
  input [15:0] A;
  output [15:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16
;

  aor21d1 U1 ( .B1(n1), .B2(A[9]), .A(n2), .Z(SUM[9]) );
  oaim21d1 U2 ( .B1(n3), .B2(A[8]), .A(n1), .ZN(SUM[8]) );
  oaim21d1 U3 ( .B1(n4), .B2(A[7]), .A(n3), .ZN(SUM[7]) );
  oaim21d1 U4 ( .B1(n5), .B2(A[6]), .A(n4), .ZN(SUM[6]) );
  oaim21d1 U5 ( .B1(n6), .B2(A[5]), .A(n5), .ZN(SUM[5]) );
  oaim21d1 U6 ( .B1(n7), .B2(A[4]), .A(n6), .ZN(SUM[4]) );
  oaim21d1 U7 ( .B1(n8), .B2(A[3]), .A(n7), .ZN(SUM[3]) );
  oaim21d1 U8 ( .B1(n9), .B2(A[2]), .A(n8), .ZN(SUM[2]) );
  oaim21d1 U9 ( .B1(A[0]), .B2(A[1]), .A(n9), .ZN(SUM[1]) );
  xr02d1 U10 ( .A1(A[15]), .A2(n10), .Z(SUM[15]) );
  nr02d0 U11 ( .A1(A[14]), .A2(n11), .ZN(n10) );
  xr02d1 U12 ( .A1(A[14]), .A2(n12), .Z(SUM[14]) );
  oaim21d1 U13 ( .B1(n13), .B2(A[13]), .A(n11), .ZN(SUM[13]) );
  inv0d0 U14 ( .I(n12), .ZN(n11) );
  nr02d0 U15 ( .A1(n13), .A2(A[13]), .ZN(n12) );
  oaim21d1 U16 ( .B1(n14), .B2(A[12]), .A(n13), .ZN(SUM[12]) );
  or02d0 U17 ( .A1(n14), .A2(A[12]), .Z(n13) );
  oaim21d1 U18 ( .B1(n15), .B2(A[11]), .A(n14), .ZN(SUM[11]) );
  or02d0 U19 ( .A1(n15), .A2(A[11]), .Z(n14) );
  oai21d1 U20 ( .B1(n2), .B2(n16), .A(n15), .ZN(SUM[10]) );
  nd02d0 U21 ( .A1(n2), .A2(n16), .ZN(n15) );
  inv0d0 U22 ( .I(A[10]), .ZN(n16) );
  nr02d0 U23 ( .A1(n1), .A2(A[9]), .ZN(n2) );
  or02d0 U24 ( .A1(n3), .A2(A[8]), .Z(n1) );
  or02d0 U25 ( .A1(n4), .A2(A[7]), .Z(n3) );
  or02d0 U26 ( .A1(n5), .A2(A[6]), .Z(n4) );
  or02d0 U27 ( .A1(n6), .A2(A[5]), .Z(n5) );
  or02d0 U28 ( .A1(n7), .A2(A[4]), .Z(n6) );
  or02d0 U29 ( .A1(n8), .A2(A[3]), .Z(n7) );
  or02d0 U30 ( .A1(n9), .A2(A[2]), .Z(n8) );
  or02d0 U31 ( .A1(A[1]), .A2(A[0]), .Z(n9) );
  inv0d0 U32 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module mgmt_core ( VPWR, VGND, core_clk, core_rstn, flash_cs_n, flash_clk, 
        flash_io0_oeb, flash_io1_oeb, flash_io2_oeb, flash_io3_oeb, 
        flash_io0_do, flash_io1_do, flash_io2_do, flash_io3_do, flash_io0_di, 
        flash_io1_di, flash_io2_di, flash_io3_di, spi_clk, spi_cs_n, spi_mosi, 
        spi_miso, spi_sdoenb, mprj_wb_iena, mprj_cyc_o, mprj_stb_o, mprj_we_o, 
        mprj_sel_o, mprj_adr_o, mprj_dat_o, mprj_dat_i, mprj_ack_i, hk_dat_i, 
        hk_stb_o, hk_cyc_o, hk_ack_i, serial_tx, serial_rx, debug_in, 
        debug_out, debug_oeb, debug_mode, uart_enabled, gpio_out_pad, 
        gpio_in_pad, gpio_outenb_pad, gpio_inenb_pad, gpio_mode0_pad, 
        gpio_mode1_pad, la_output, la_input, la_oenb, la_iena, qspi_enabled, 
        spi_enabled, trap, user_irq_ena, user_irq, clk_in, clk_out, resetn_in, 
        resetn_out, serial_load_in, serial_load_out, serial_data_2_in, 
        serial_data_2_out, serial_resetn_in, serial_resetn_out, 
        serial_clock_in, serial_clock_out, rstb_l_in, rstb_l_out, por_l_in, 
        por_l_out, porb_h_in, porb_h_out );
  output [3:0] mprj_sel_o;
  output [31:0] mprj_adr_o;
  output [31:0] mprj_dat_o;
  input [31:0] mprj_dat_i;
  input [31:0] hk_dat_i;
  output [127:0] la_output;
  input [127:0] la_input;
  output [127:0] la_oenb;
  output [127:0] la_iena;
  output [2:0] user_irq_ena;
  input [5:0] user_irq;
  input core_clk, core_rstn, flash_io0_di, flash_io1_di, flash_io2_di,
         flash_io3_di, spi_miso, mprj_ack_i, hk_ack_i, serial_rx, debug_in,
         gpio_in_pad, clk_in, resetn_in, serial_load_in, serial_data_2_in,
         serial_resetn_in, serial_clock_in, rstb_l_in, por_l_in, porb_h_in;
  output flash_cs_n, flash_clk, flash_io0_oeb, flash_io1_oeb, flash_io2_oeb,
         flash_io3_oeb, flash_io0_do, flash_io1_do, flash_io2_do, flash_io3_do,
         spi_clk, spi_cs_n, spi_mosi, spi_sdoenb, mprj_wb_iena, mprj_cyc_o,
         mprj_stb_o, mprj_we_o, hk_stb_o, hk_cyc_o, serial_tx, debug_out,
         debug_oeb, debug_mode, uart_enabled, gpio_out_pad, gpio_outenb_pad,
         gpio_inenb_pad, gpio_mode0_pad, gpio_mode1_pad, qspi_enabled,
         spi_enabled, trap, clk_out, resetn_out, serial_load_out,
         serial_data_2_out, serial_resetn_out, serial_clock_out, rstb_l_out,
         por_l_out, porb_h_out;
  inout VPWR,  VGND;
  wire   N766, N767, N768, N769, N770, N771, N772, N773, mprj_stb_o, clk_in,
         resetn_in, serial_load_in, serial_data_2_in, serial_resetn_in,
         serial_clock_in, rstb_l_in, por_l_in, porb_h_in, core_rst,
         sys_uart_rx, dbg_uart_dbg_uart_rx, dbg_uart_dbg_uart_tx, sys_uart_tx,
         uart_enabled_o, mgmtsoc_zero1, mgmtsoc_pending_re, mgmtsoc_pending_r,
         dff_en, dff2_en, mgmtsoc_litespisdrphycore_dq_o,
         mgmtsoc_litespisdrphycore_clk, N800, N815,
         mgmtsoc_litespisdrphycore_posedge_reg2, N855, N867, N868, N869, N870,
         N871, N872, N873, mgmtsoc_port_master_user_port_sink_valid,
         \mgmtsoc_port_master_user_port_sink_payload_mask[0] ,
         litespi_tx_mux_sel, mgmtsoc_litespimmap_burst_cs, N998, N1397, N1398,
         N1399, N1400, N1401, N1402, N1403, N1404, N1405, N1406, N1407, N1408,
         N1409, N1410, N1411, N1412, N1413, N1414, N1415, N1416, N1417, N1418,
         N1419, N1420, N1421, N1422, N1423, N1424, N1425, N1426,
         spi_master_loopback, N1621, N1622, N1623, N1624, N1625, N1626, N1627,
         N1628, N1629, N1630, N1631, N1632, N1633, N1634, N1635, N1636,
         spi_master_clk_rise, N1637, N1638, N1639, N1640, N1641, N1642, N1643,
         N1644, N1645, N1646, N1647, N1648, N1649, N1650, N1651, N1652,
         spi_master_clk_fall, N1663, N1664, N1665, N1666, N1667, N1668, N1669,
         N1670, N1671, rs232phy_rs232phytx_state, uart_phy_tx_tick,
         uart_phy_tx_sink_valid, rs232phy_rs232phyrx_state, uart_phy_rx_tick,
         uart_phy_rx_rx, uart_phy_rx_rx_d, uartwishbonebridge_rs232phytx_state,
         dbg_uart_tx_tick, \dbg_uart_tx_data[0] ,
         uartwishbonebridge_rs232phyrx_state, dbg_uart_rx_tick, dbg_uart_rx_rx,
         dbg_uart_rx_rx_d, N1932, N1933, N1934, N1935, N1936, N1937, N1938,
         N1939, N1940, N2102, N2103, N2104, N2105, N2106, N2107, N2108, N2109,
         dbg_uart_incr, N2356, N2357, N2358, N2359, N2360, N2361, N2362, N2363,
         N2364, N2365, N2366, N2367, N2368, N2369, N2370, N2371, N2372, N2373,
         N2374, N2375, N2376, N2377, N2378, N2379, N2380, N2381, N2382, N2383,
         N2384, N2385, N2386, N2387, gpioin0_gpioin0_in_pads_n_d, gpioin0_i01,
         gpioin0_pending_re, gpioin0_pending_r, gpioin1_gpioin1_in_pads_n_d,
         gpioin1_i01, gpioin1_pending_re, gpioin1_pending_r,
         gpioin2_gpioin2_in_pads_n_d, gpioin2_i01, gpioin2_pending_re,
         gpioin2_pending_r, gpioin3_gpioin3_in_pads_n_d, gpioin3_i01,
         gpioin3_pending_re, gpioin3_pending_r, gpioin4_gpioin4_in_pads_n_d,
         gpioin4_i01, gpioin4_pending_re, gpioin4_pending_r,
         gpioin5_gpioin5_in_pads_n_d, gpioin5_i01, gpioin5_pending_re,
         gpioin5_pending_r, state, shared_ack, dff_bus_ack, dff2_bus_ack,
         mgmtsoc_reset_re, \mgmtsoc_master_status_status[1] , csrbank5_oe0_w,
         csrbank5_in_w, spi_master_control_re, csrbank10_en0_w,
         csrbank10_update_value0_w, mgmtsoc_zero2, csrbank13_in_w,
         csrbank13_mode0_w, csrbank13_edge0_w, gpioin0_i02, csrbank14_in_w,
         csrbank14_mode0_w, csrbank14_edge0_w, gpioin1_i02, csrbank15_in_w,
         csrbank15_mode0_w, csrbank15_edge0_w, gpioin2_i02, csrbank16_in_w,
         csrbank16_mode0_w, csrbank16_edge0_w, gpioin3_i02, csrbank17_in_w,
         csrbank17_mode0_w, csrbank17_edge0_w, gpioin4_i02, csrbank18_mode0_w,
         csrbank18_edge0_w, gpioin5_i02, \interface1_bank_bus_dat_r[0] ,
         \interface2_bank_bus_dat_r[0] , \interface5_bank_bus_dat_r[0] ,
         \interface7_bank_bus_dat_r[0] , \interface8_bank_bus_dat_r[0] ,
         \interface12_bank_bus_dat_r[0] , \interface13_bank_bus_dat_r[0] ,
         \interface14_bank_bus_dat_r[0] , \interface15_bank_bus_dat_r[0] ,
         \interface16_bank_bus_dat_r[0] , \interface17_bank_bus_dat_r[0] ,
         \interface18_bank_bus_dat_r[0] , N3077,
         mgmtsoc_vexriscv_transfer_in_progress,
         mgmtsoc_vexriscv_transfer_complete, mgmtsoc_update_value_re, N3082,
         N3083, N3084, N3085, N3086, N3087, N3088, N3089, N3090, N3091, N3092,
         N3093, N3094, N3095, N3096, N3097, N3098, N3099, N3100, N3101, N3102,
         N3103, N3104, N3105, N3106, N3107, N3108, N3109, N3110, N3111, N3112,
         N3113, mgmtsoc_vexriscv_reset_debug_logic,
         mgmtsoc_vexriscv_debug_reset, mgmtsoc_vexriscv_ibus_err,
         mgmtsoc_vexriscv_dbus_err, N3135, N3136, N3137, N3138, N3139, N3140,
         N3141, N3142, N3143, N3144, N3145, N3146, N3147, N3148, N3149, N3150,
         N3151, N3152, N3153, N3154, N3155, N3156, N3157, N3158, N3159, N3160,
         N3161, N3162, N3163, N3164, N3165, N3166, mgmtsoc_zero_trigger_d,
         N3236, N3237, N3238, N3239, N3240, N3241, N3242, N3243, N3244, N3245,
         N3246, N3247, N3248, N3249, N3250, N3251, N3252, N3253, N3254, N3255,
         N3256, N3257, N3258, N3259, N3260, N3261, N3262, N3263, N3264, N3265,
         N3266, N3267, N3268, N3269, N3270, N3271, N3272, N3273,
         mgmtsoc_litespisdrphycore_posedge_reg, N3419, N3421, N3422, N3423,
         N3424, N3425, N3426, N3427, N3428, N3466, N3467, N3468, N3469, N3470,
         N3471, N3472, N3473, N3474, N3487, N3488, N3489, N3490, N3491, N3492,
         N3493, N3494, N3495, N3496, N3497, N3498, N3499, N3500, N3501, N3502,
         N3539, N3540, N3541, N3542, N3543, N3544, N3545, N3546, N3547, N3548,
         N3549, N3550, N3551, N3552, N3553, N3554, N3555, N3556, N3557, N3558,
         N3559, N3560, N3561, N3562, N3563, N3564, N3565, N3566, N3567, N3568,
         N3569, N3570, N3571, N3572, N3573, N3574, N3575, N3576, N3577, N3578,
         N3579, N3580, N3581, N3582, N3583, N3584, N3585, N3586, N3587, N3588,
         N3589, N3590, N3591, N3592, N3593, N3594, N3595, N3596, N3597, N3598,
         N3599, N3600, N3601, N3602, N3603, N3606, N3607, N3608, N3609, N3610,
         N3611, N3612, N3613, N3614, N3615, N3616, N3617, N3618, N3619, N3620,
         N3621, N3622, N3623, N3624, N3625, N3626, N3627, N3628, N3629, N3630,
         N3631, N3632, N3633, N3634, N3635, N3636, N3637, N3638, N3639, N3640,
         N3641, N3642, N3643, N3644, N3645, N3646, N3647, N3648, N3649, N3650,
         N3651, N3652, N3653, N3654, N3655, N3656, N3657, N3658, N3659, N3660,
         N3661, N3662, N3663, N3664, N3665, N3666, N3667, N3668, N3669, N3670,
         uart_tx_trigger_d, uart_rx_trigger_d, N3706, N3707, N3708, N3709,
         N3710, N3739, N3740, N3741, N3742, N3743, N3745, N3746, N3747, N3748,
         N3749, N3750, N3751, N3752, N3753, N3754, N3755, N3756, N3757, N3758,
         N3759, N3760, N3761, N3762, N3763, N3764, N3765, N3766, N3767, N3768,
         N3769, N3770, N3771, N3772, N3773, N3774, N3775, N3776, N3777, N3812,
         N3813, N3814, N3815, N3816, N3817, N3818, N3819, N3820, N3821, N3822,
         N3823, N3824, N3825, N3826, N3827, N3828, N3829, N3830, N3831, N3832,
         N3833, N3834, N3835, N3836, N3837, N3838, N3839, N3840, N3841, N3842,
         N3843, N3844, N3885, N3886, N3887, N3888, N3889, N3890, N3891, N3892,
         N3893, N3894, N3895, N3896, N3897, N3898, N3899, N3900, N3901, N3902,
         N3903, N3904, gpioin0_gpioin0_trigger_d, gpioin1_gpioin1_trigger_d,
         gpioin2_gpioin2_trigger_d, gpioin3_gpioin3_trigger_d,
         gpioin4_gpioin4_trigger_d, gpioin5_gpioin5_trigger_d, N3974, N3975,
         N3976, N3977, N3978, N3979, N3980, N3981, N3982, N3983, N3984, N3985,
         N3986, N3987, N3988, N3989, N3990, N3991, N3992, N3993, N4099, N4100,
         N4101, N4102, N4103, N4104, N4105, N4106, N4107, N4108, N4109, N4110,
         N4111, N4112, N4113, N4114, N4115, N4116, N4117, N4118, N4119, N4120,
         N4121, N4122, N4123, N4124, N4125, N4126, N4127, N4128, N4129, N4130,
         N4141, N4152, N4243, N4244, N4245, N4246, N4247, N4248, N4249, N4250,
         N4251, N4252, N4253, N4254, N4255, N4256, N4257, N4258, N4259, N4260,
         N4261, N4262, N4263, N4264, N4265, N4266, N4267, N4268, N4269, N4270,
         N4271, N4272, N4273, N4274, N4292, N4293, N4294, N4295, N4296, N4297,
         N4298, N4299, N4331, N4463, N4464, N4465, N4466, N4467, N4468, N4469,
         N4470, N4471, N4472, N4473, N4474, N4475, N4476, N4477, N4478, N4479,
         N4480, N4481, N4482, N4483, N4484, N4485, N4486, N4487, N4488, N4489,
         N4490, N4491, N4492, N4493, N4494, N4505, N4516, N4585, N4586, N4587,
         N4588, N4589, N4590, N4591, N4592, N4593, N4594, N4595, N4596, N4597,
         N4598, N4599, N4600, N4601, N4694, N4695, N4696, N4697, N4698, N4699,
         N4700, N4701, N4702, N4703, N4704, N4705, N4706, N4707, N4708, N4709,
         N4710, N4711, N4712, N4713, N4714, N4715, N4716, N4717, N4718, N4719,
         N4720, N4721, N4722, N4723, N4724, N4725, N4772, N4773, N4774, N4775,
         N4776, N4777, N4778, N4779, N4790, N4822, N4854, N4886, N4918, N4950,
         N4982, N4995, N4996, N4997, N5014, N5015, N5016, N5017, N5018, N5019,
         N5020, N5021, N5022, N5023, N5024, N5025, N5026, N5027, N5028, N5029,
         N5030, N5031, N5032, N5033, N5034, N5035, N5036, N5037, N5038, N5039,
         N5040, N5041, N5042, N5043, N5044, N5045, N5046, N5047, N5048, N5049,
         N5050, N5051, N5052, N5053, N5054, N5055, N5056, N5057, N5058, N5059,
         N5060, N5061, N5062, N5063, N5064, N5065, N5066, N5067, N5068, N5069,
         N5070, N5071, N5072, N5073, N5074, N5075, N5076, N5077, N5168, N5235,
         N5281, N5358, N5394, N5395, N5400, N5401, N5402, N5403, N5404, N5405,
         N5406, N5407, N5408, N5409, N5410, N5411, N5412, N5413, N5414, N5415,
         N5416, N5417, N5418, N5419, N5420, N5421, N5422, N5423, N5424, N5425,
         N5426, N5427, N5428, N5429, N5430, N5431, N5432, N5433, N5443, N5444,
         N5445, N5446, N5447, N5448, N5449, N5450, N5453, N5454, N5589, N5618,
         N5643, N5644, N5645, N5646, N5647, N5648, N5649, N5650, N5651, N5652,
         N5653, N5654, N5655, N5656, N5657, N5658, N5702, N5703, N5704, N5707,
         N5710, N5711, N5756, N5757, N5758, N6204, N6207, N6212, N6215, N6220,
         N6223, N6228, N6231, N6236, N6239, N6244, N6247, N6248, N6249, N6252,
         N6253, N6254, N6255, N6262, N6263, N6264, N6265, N6270, N6275, N6280,
         N6285, N6290, N6298, N6299, N6300, N6301, N6302, N6303, N6304, N6326,
         multiregimpl0_regs0, multiregimpl1_regs0, multiregimpl2_regs0,
         multiregimpl3_regs0, multiregimpl4_regs0, multiregimpl5_regs0,
         multiregimpl6_regs0, multiregimpl7_regs0, multiregimpl8_regs0,
         multiregimpl9_regs0, multiregimpl10_regs0, multiregimpl11_regs0,
         multiregimpl12_regs0, multiregimpl13_regs0, multiregimpl14_regs0,
         multiregimpl15_regs0, multiregimpl16_regs0, multiregimpl17_regs0,
         multiregimpl18_regs0, multiregimpl19_regs0, multiregimpl20_regs0,
         multiregimpl21_regs0, multiregimpl22_regs0, multiregimpl23_regs0,
         multiregimpl24_regs0, multiregimpl25_regs0, multiregimpl26_regs0,
         multiregimpl27_regs0, multiregimpl28_regs0, multiregimpl29_regs0,
         multiregimpl30_regs0, multiregimpl31_regs0, multiregimpl32_regs0,
         multiregimpl33_regs0, multiregimpl34_regs0, multiregimpl35_regs0,
         multiregimpl36_regs0, multiregimpl37_regs0, multiregimpl38_regs0,
         multiregimpl39_regs0, multiregimpl40_regs0, multiregimpl41_regs0,
         multiregimpl42_regs0, multiregimpl43_regs0, multiregimpl44_regs0,
         multiregimpl45_regs0, multiregimpl46_regs0, multiregimpl47_regs0,
         multiregimpl48_regs0, multiregimpl49_regs0, multiregimpl50_regs0,
         multiregimpl51_regs0, multiregimpl52_regs0, multiregimpl53_regs0,
         multiregimpl54_regs0, multiregimpl55_regs0, multiregimpl56_regs0,
         multiregimpl57_regs0, multiregimpl58_regs0, multiregimpl59_regs0,
         multiregimpl60_regs0, multiregimpl61_regs0, multiregimpl62_regs0,
         multiregimpl63_regs0, multiregimpl64_regs0, multiregimpl65_regs0,
         multiregimpl66_regs0, multiregimpl67_regs0, multiregimpl68_regs0,
         multiregimpl69_regs0, multiregimpl70_regs0, multiregimpl71_regs0,
         multiregimpl72_regs0, multiregimpl73_regs0, multiregimpl74_regs0,
         multiregimpl75_regs0, multiregimpl76_regs0, multiregimpl77_regs0,
         multiregimpl78_regs0, multiregimpl79_regs0, multiregimpl80_regs0,
         multiregimpl81_regs0, multiregimpl82_regs0, multiregimpl83_regs0,
         multiregimpl84_regs0, multiregimpl85_regs0, multiregimpl86_regs0,
         multiregimpl87_regs0, multiregimpl88_regs0, multiregimpl89_regs0,
         multiregimpl90_regs0, multiregimpl91_regs0, multiregimpl92_regs0,
         multiregimpl93_regs0, multiregimpl94_regs0, multiregimpl95_regs0,
         multiregimpl96_regs0, multiregimpl97_regs0, multiregimpl98_regs0,
         multiregimpl99_regs0, multiregimpl100_regs0, multiregimpl101_regs0,
         multiregimpl102_regs0, multiregimpl103_regs0, multiregimpl104_regs0,
         multiregimpl105_regs0, multiregimpl106_regs0, multiregimpl107_regs0,
         multiregimpl108_regs0, multiregimpl109_regs0, multiregimpl110_regs0,
         multiregimpl111_regs0, multiregimpl112_regs0, multiregimpl113_regs0,
         multiregimpl114_regs0, multiregimpl115_regs0, multiregimpl116_regs0,
         multiregimpl117_regs0, multiregimpl118_regs0, multiregimpl119_regs0,
         multiregimpl120_regs0, multiregimpl121_regs0, multiregimpl122_regs0,
         multiregimpl123_regs0, multiregimpl124_regs0, multiregimpl125_regs0,
         multiregimpl126_regs0, multiregimpl127_regs0, multiregimpl128_regs0,
         multiregimpl129_regs0, multiregimpl130_regs0, multiregimpl131_regs0,
         multiregimpl132_regs0, multiregimpl133_regs0, multiregimpl134_regs0,
         multiregimpl135_regs0, multiregimpl136_regs0, \storage[0][7] ,
         \storage[0][6] , \storage[0][5] , \storage[0][4] , \storage[0][3] ,
         \storage[0][2] , \storage[0][1] , \storage[0][0] , \storage[1][7] ,
         \storage[1][6] , \storage[1][5] , \storage[1][4] , \storage[1][3] ,
         \storage[1][2] , \storage[1][1] , \storage[1][0] , \storage[2][7] ,
         \storage[2][6] , \storage[2][5] , \storage[2][4] , \storage[2][3] ,
         \storage[2][2] , \storage[2][1] , \storage[2][0] , \storage[3][7] ,
         \storage[3][6] , \storage[3][5] , \storage[3][4] , \storage[3][3] ,
         \storage[3][2] , \storage[3][1] , \storage[3][0] , \storage[4][7] ,
         \storage[4][6] , \storage[4][5] , \storage[4][4] , \storage[4][3] ,
         \storage[4][2] , \storage[4][1] , \storage[4][0] , \storage[5][7] ,
         \storage[5][6] , \storage[5][5] , \storage[5][4] , \storage[5][3] ,
         \storage[5][2] , \storage[5][1] , \storage[5][0] , \storage[6][7] ,
         \storage[6][6] , \storage[6][5] , \storage[6][4] , \storage[6][3] ,
         \storage[6][2] , \storage[6][1] , \storage[6][0] , \storage[7][7] ,
         \storage[7][6] , \storage[7][5] , \storage[7][4] , \storage[7][3] ,
         \storage[7][2] , \storage[7][1] , \storage[7][0] , \storage[8][7] ,
         \storage[8][6] , \storage[8][5] , \storage[8][4] , \storage[8][3] ,
         \storage[8][2] , \storage[8][1] , \storage[8][0] , \storage[9][7] ,
         \storage[9][6] , \storage[9][5] , \storage[9][4] , \storage[9][3] ,
         \storage[9][2] , \storage[9][1] , \storage[9][0] , \storage[10][7] ,
         \storage[10][6] , \storage[10][5] , \storage[10][4] ,
         \storage[10][3] , \storage[10][2] , \storage[10][1] ,
         \storage[10][0] , \storage[11][7] , \storage[11][6] ,
         \storage[11][5] , \storage[11][4] , \storage[11][3] ,
         \storage[11][2] , \storage[11][1] , \storage[11][0] ,
         \storage[12][7] , \storage[12][6] , \storage[12][5] ,
         \storage[12][4] , \storage[12][3] , \storage[12][2] ,
         \storage[12][1] , \storage[12][0] , \storage[13][7] ,
         \storage[13][6] , \storage[13][5] , \storage[13][4] ,
         \storage[13][3] , \storage[13][2] , \storage[13][1] ,
         \storage[13][0] , \storage[14][7] , \storage[14][6] ,
         \storage[14][5] , \storage[14][4] , \storage[14][3] ,
         \storage[14][2] , \storage[14][1] , \storage[14][0] ,
         \storage[15][7] , \storage[15][6] , \storage[15][5] ,
         \storage[15][4] , \storage[15][3] , \storage[15][2] ,
         \storage[15][1] , \storage[15][0] , N6381, N6382, N6383, N6384, N6385,
         N6386, N6387, N6388, \storage_1[0][7] , \storage_1[0][6] ,
         \storage_1[0][5] , \storage_1[0][4] , \storage_1[0][3] ,
         \storage_1[0][2] , \storage_1[0][1] , \storage_1[0][0] ,
         \storage_1[1][7] , \storage_1[1][6] , \storage_1[1][5] ,
         \storage_1[1][4] , \storage_1[1][3] , \storage_1[1][2] ,
         \storage_1[1][1] , \storage_1[1][0] , \storage_1[2][7] ,
         \storage_1[2][6] , \storage_1[2][5] , \storage_1[2][4] ,
         \storage_1[2][3] , \storage_1[2][2] , \storage_1[2][1] ,
         \storage_1[2][0] , \storage_1[3][7] , \storage_1[3][6] ,
         \storage_1[3][5] , \storage_1[3][4] , \storage_1[3][3] ,
         \storage_1[3][2] , \storage_1[3][1] , \storage_1[3][0] ,
         \storage_1[4][7] , \storage_1[4][6] , \storage_1[4][5] ,
         \storage_1[4][4] , \storage_1[4][3] , \storage_1[4][2] ,
         \storage_1[4][1] , \storage_1[4][0] , \storage_1[5][7] ,
         \storage_1[5][6] , \storage_1[5][5] , \storage_1[5][4] ,
         \storage_1[5][3] , \storage_1[5][2] , \storage_1[5][1] ,
         \storage_1[5][0] , \storage_1[6][7] , \storage_1[6][6] ,
         \storage_1[6][5] , \storage_1[6][4] , \storage_1[6][3] ,
         \storage_1[6][2] , \storage_1[6][1] , \storage_1[6][0] ,
         \storage_1[7][7] , \storage_1[7][6] , \storage_1[7][5] ,
         \storage_1[7][4] , \storage_1[7][3] , \storage_1[7][2] ,
         \storage_1[7][1] , \storage_1[7][0] , \storage_1[8][7] ,
         \storage_1[8][6] , \storage_1[8][5] , \storage_1[8][4] ,
         \storage_1[8][3] , \storage_1[8][2] , \storage_1[8][1] ,
         \storage_1[8][0] , \storage_1[9][7] , \storage_1[9][6] ,
         \storage_1[9][5] , \storage_1[9][4] , \storage_1[9][3] ,
         \storage_1[9][2] , \storage_1[9][1] , \storage_1[9][0] ,
         \storage_1[10][7] , \storage_1[10][6] , \storage_1[10][5] ,
         \storage_1[10][4] , \storage_1[10][3] , \storage_1[10][2] ,
         \storage_1[10][1] , \storage_1[10][0] , \storage_1[11][7] ,
         \storage_1[11][6] , \storage_1[11][5] , \storage_1[11][4] ,
         \storage_1[11][3] , \storage_1[11][2] , \storage_1[11][1] ,
         \storage_1[11][0] , \storage_1[12][7] , \storage_1[12][6] ,
         \storage_1[12][5] , \storage_1[12][4] , \storage_1[12][3] ,
         \storage_1[12][2] , \storage_1[12][1] , \storage_1[12][0] ,
         \storage_1[13][7] , \storage_1[13][6] , \storage_1[13][5] ,
         \storage_1[13][4] , \storage_1[13][3] , \storage_1[13][2] ,
         \storage_1[13][1] , \storage_1[13][0] , \storage_1[14][7] ,
         \storage_1[14][6] , \storage_1[14][5] , \storage_1[14][4] ,
         \storage_1[14][3] , \storage_1[14][2] , \storage_1[14][1] ,
         \storage_1[14][0] , \storage_1[15][7] , \storage_1[15][6] ,
         \storage_1[15][5] , \storage_1[15][4] , \storage_1[15][3] ,
         \storage_1[15][2] , \storage_1[15][1] , \storage_1[15][0] , N6422,
         N6423, N6424, N6425, N6426, N6427, N6428, N6429, N6477, N6479, N7768,
         N7769, N8772, \U3/U1/Z_0 , \U3/U1/Z_1 , \U3/U1/Z_2 , \U3/U1/Z_3 ,
         \U3/U1/Z_4 , \U3/U1/Z_5 , \U3/U1/Z_6 , \U3/U1/Z_7 , \U3/U2/Z_0 ,
         \U3/U3/Z_0 , n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69,
         n70, n71, n72, n73, n74, n75, n76, n77, n84, n85, n86, n87, n88, n89,
         n96, n97, n98, n99, n100, n101, n108, n109, n110, n111, n112, n113,
         n120, n121, n122, n123, n124, n125, n132, n133, n134, n135, n136,
         n137, n144, n145, n146, n147, n148, n149, n156, n157, n158, n159,
         n160, n161, n168, n169, n170, n171, n172, n173, n180, n181, n182,
         n183, n184, n185, n192, n193, n194, n195, n196, n197, n204, n205,
         n206, n207, n208, n209, n216, n217, n218, n219, n220, n221, n228,
         n229, n230, n231, n232, n233, n240, n241, n242, n243, n244, n245,
         n252, n253, n254, n255, n256, n257, n264, n265, n266, n267, n268,
         n269, n276, n277, n278, n279, n280, n281, n288, n289, n290, n291,
         n292, n293, n300, n301, n302, n303, n304, n305, n312, n313, n314,
         n315, n316, n317, n324, n325, n326, n327, n328, n329, n336, n337,
         n338, n339, n340, n341, n348, n349, n350, n351, n352, n353, n360,
         n361, n362, n363, n364, n365, n366, n372, n373, n374, n375, n376,
         n377, n378, n384, n385, n386, n387, n388, n389, n390, n396, n397,
         n398, n399, n400, n401, n402, n408, n409, n410, n411, n412, n413,
         n414, n420, n421, n422, n423, n424, n425, n426, n432, n433, n434,
         n435, n436, n437, n438, n444, n445, n446, n447, n448, n449, n450,
         n451, n452, n453, n454, n455, n456, n457, n458, n459, n460, n461,
         n462, n463, n464, n465, n466, n467, n468, n469, n470, n471, n472,
         n473, n474, n475, n476, n477, n478, n479, n480, n481, n482, n483,
         n484, n485, n486, n487, n488, n489, n490, n491, n492, n493, n494,
         n495, n496, n497, n498, n499, n500, n501, n502, n503, n504, n505,
         n506, n507, n508, n509, n510, n511, n512, n513, n514, n515, n516,
         n517, n518, n519, n520, n521, n522, n523, n524, n525, n526, n527,
         n528, n529, n530, n531, n532, n533, n534, n535, n536, n537, n538,
         n539, n540, n541, n542, n543, n544, n545, n546, n547, n548, n549,
         n550, n551, n552, n553, n554, n555, n556, n557, n558, n559, n560,
         n561, n562, n563, n564, n565, n566, n567, n568, n569, n570, n571,
         n572, n573, n574, n575, n576, n577, n578, n579, n580, n581, n582,
         n583, n584, n585, n586, n587, n588, n589, n590, n591, n592, n593,
         n594, n595, n596, n597, n598, n599, n600, n601, n602, n603, n604,
         n605, n606, n607, n608, n609, n610, n611, n612, n613, n614, n615,
         n616, n617, n618, n619, n620, n621, n622, n623, n624, n625, n626,
         n627, n628, n629, n630, n631, n632, n633, n634, n635, n636, n637,
         n638, n639, n640, n641, n642, n643, n644, n645, n646, n647, n648,
         n649, n650, n651, n652, n653, n654, n655, n656, n657, n658, n659,
         n660, n661, n662, n663, n664, n665, n666, n667, n668, n669, n670,
         n671, n672, n673, n674, n675, n676, n677, n678, n679, n680, n681,
         n682, n683, n684, n685, n686, n687, n688, n689, n690, n691, n692,
         n693, n694, n695, n696, n697, n698, n699, n700, n701, n702, n703,
         n704, n705, n706, n707, n708, n709, n710, n711, n712, n713, n714,
         n715, n716, n717, n718, n719, n720, n721, n722, n723, n724, n725,
         n726, n727, n728, n729, n730, n731, n732, n733, n734, n735, n736,
         n737, n738, n739, n740, n741, n742, n743, n744, n745, n746, n747,
         n748, n749, n750, n751, n752, n753, n754, n755, n756, n757, n758,
         n759, n760, n761, n762, n763, n764, n765, n766, n767, n768, n769,
         n770, n771, n772, n773, n774, n775, n776, n777, n778, n779, n780,
         n781, n782, n783, n784, n785, n786, n787, n788, n789, n790, n791,
         n792, n793, n794, n795, n796, n797, n798, n799, n800, n801, n802,
         n803, n804, n805, n806, n807, n808, n809, n810, n811, n812, n813,
         n814, n815, n816, n817, n818, n819, n820, n821, n822, n823, n824,
         n825, n826, n827, n828, n829, n830, n831, n832, n833, n834, n835,
         n836, n837, n838, n839, n840, n841, n842, n843, n844, n845, n846,
         n847, n848, n849, n850, n851, n852, n853, n854, n855, n856, n857,
         n858, n859, n860, n861, n862, n863, n864, n865, n866, n867, n868,
         n869, n870, n871, n872, n873, n874, n875, n876, n877, n878, n879,
         n880, n881, n882, n883, n884, n885, n886, n887, n888, n889, n890,
         n891, n892, n893, n894, n895, n896, n897, n898, n899, n900, n901,
         n902, n903, n904, n905, n906, n907, n908, n909, n910, n911, n912,
         n913, n914, n915, n916, n917, n918, n919, n920, n921, n922, n923,
         n924, n925, n926, n927, n928, n929, n930, n931, n932, n933, n934,
         n935, n936, n937, n938, n939, n940, n941, n942, n943, n944, n945,
         n946, n947, n948, n949, n950, n951, n952, n953, n954, n955, n956,
         n957, n958, n959, n960, n961, n962, n963, n964, n965, n966, n967,
         n968, n969, n970, n971, n972, n973, n974, n975, n976, n977, n978,
         n979, n980, n981, n982, n983, n984, n985, n986, n987, n988, n989,
         n990, n991, n992, n993, n994, n995, n996, n997, n998, n999, n1000,
         n1001, n1002, n1003, n1004, n1005, n1006, n1007, n1008, n1009, n1010,
         n1011, n1012, n1013, n1014, n1015, n1016, n1017, n1018, n1019, n1020,
         n1021, n1022, n1023, n1024, n1025, n1026, n1027, n1028, n1029, n1030,
         n1031, n1032, n1033, n1034, n1035, n1036, n1037, n1038, n1039, n1040,
         n1041, n1042, n1043, n1044, n1045, n1046, n1047, n1048, n1049, n1050,
         n1051, n1052, n1053, n1054, n1055, n1056, n1057, n1058, n1059, n1060,
         n1061, n1062, n1063, n1064, n1065, n1066, n1067, n1068, n1069, n1070,
         n1071, n1072, n1073, n1074, n1075, n1076, n1077, n1078, n1079, n1080,
         n1081, n1082, n1083, n1084, n1085, n1086, n1087, n1088, n1089, n1090,
         n1091, n1092, n1093, n1094, n1095, n1096, n1097, n1098, n1099, n1100,
         n1101, n1102, n1103, n1104, n1105, n1106, n1107, n1108, n1109, n1110,
         n1111, n1112, n1113, n1114, n1115, n1116, n1117, n1118, n1119, n1120,
         n1121, n1122, n1123, n1124, n1125, n1126, n1127, n1128, n1129, n1130,
         n1131, n1132, n1133, n1134, n1135, n1136, n1137, n1138, n1139, n1140,
         n1141, n1142, n1143, n1144, n1145, n1146, n1147, n1148, n1149, n1150,
         n1151, n1152, n1153, n1154, n1155, n1156, n1157, n1158, n1159, n1160,
         n1161, n1162, n1163, n1164, n1165, n1166, n1167, n1168, n1169, n1170,
         n1171, n1172, n1173, n1174, n1175, n1176, n1177, n1178, n1179, n1180,
         n1181, n1182, n1183, n1184, n1185, n1186, n1187, n1188, n1189, n1190,
         n1191, n1192, n1193, n1194, n1195, n1196, n1197, n1198, n1199, n1200,
         n1201, n1202, n1203, n1204, n1205, n1206, n1207, n1208, n1209, n1210,
         n1211, n1212, n1213, n1214, n1215, n1216, n1217, n1218, n1219, n1220,
         n1221, n1222, n1223, n1224, n1225, n1226, n1227, n1228, n1229, n1230,
         n1231, n1232, n1233, n1234, n1235, n1236, n1237, n1238, n1239, n1240,
         n1241, n1242, n1243, n1244, n1245, n1246, n1247, n1248, n1249, n1250,
         n1251, n1252, n1253, n1254, n1255, n1256, n1257, n1258, n1259, n1260,
         n1261, n1262, n1263, n1264, n1265, n1266, n1267, n1268, n1269, n1270,
         n1271, n1272, n1273, n1274, n1275, n1276, n1277, n1278, n1279, n1280,
         n1281, n1282, n1283, n1284, n1285, n1286, n1287, n1288, n1289, n1290,
         n1291, n1292, n1293, n1294, n1295, n1296, n1297, n1298, n1299, n1300,
         n1301, n1302, n1303, n1304, n1305, n1306, n1307, n1308, n1309, n1310,
         n1311, n1312, n1313, n1314, n1315, n1316, n1317, n1318, n1319, n1320,
         n1321, n1322, n1323, n1324, n1325, n1326, n1327, n1328, n1329, n1330,
         n1331, n1332, n1333, n1334, n1335, n1336, n1337, n1338, n1339, n1340,
         n1341, n1342, n1343, n1344, n1345, n1346, n1347, n1348, n1349, n1350,
         n1351, n1352, n1353, n1354, n1355, n1356, n1357, n1358, n1359, n1360,
         n1361, n1362, n1363, n1364, n1365, n1366, n1367, n1368, n1369, n1370,
         n1371, n1372, n1373, n1374, n1375, n1376, n1377, n1378, n1379, n1380,
         n1381, n1382, n1383, n1384, n1385, n1386, n1387, n1388, n1389, n1390,
         n1391, n1392, n1393, n1394, n1395, n1396, n1397, n1398, n1399, n1400,
         n1401, n1402, n1403, n1404, n1405, n1406, n1407, n1408, n1409, n1410,
         n1411, n1412, n1413, n1414, n1415, n1416, n1417, n1418, n1419, n1420,
         n1421, n1422, n1423, n1424, n1425, n1426, n1427, n1428, n1429, n1430,
         n1431, n1432, n1433, n1434, n1435, n1436, n1437, n1438, n1439, n1440,
         n1441, n1442, n1443, n1444, n1445, n1446, n1447, n1448, n1449, n1450,
         n1451, n1452, n1453, n1454, n1455, n1456, n1457, n1458, n1459, n1460,
         n1461, n1462, n1463, n1464, n1465, n1466, n1467, n1468, n1469, n1470,
         n1471, n1472, n1473, n1474, n1475, n1476, n1477, n1478, n1479, n1480,
         n1481, n1482, n1483, n1484, n1485, n1486, n1487, n1488, n1489, n1490,
         n1491, n1492, n1493, n1494, n1495, n1496, n1497, n1498, n1499, n1500,
         n1501, n1502, n1503, n1504, n1505, n1506, n1507, n1508, n1509, n1510,
         n1511, n1512, n1513, n1514, n1515, n1516, n1517, n1518, n1519, n1520,
         n1521, n1522, n1523, n1524, n1525, n1526, n1527, n1528, n1529, n1530,
         n1531, n1532, n1533, n1534, n1535, n1536, n1537, n1538, n1539, n1540,
         n1541, n1542, n1543, n1544, n1545, n1546, n1547, n1548, n1549, n1550,
         n1551, n1552, n1553, n1554, n1555, n1556, n1557, n1558, n1559, n1560,
         n1561, n1562, n1563, n1564, n1565, n1566, n1567, n1568, n1569, n1570,
         n1571, n1572, n1573, n1574, n1575, n1576, n1577, n1578, n1579, n1580,
         n1581, n1582, n1583, n1584, n1585, n1586, n1587, n1588, n1589, n1590,
         n1591, n1592, n1593, n1594, n1595, n1596, n1597, n1598, n1599, n1600,
         n1601, n1602, n1603, n1604, n1605, n1606, n1607, n1608, n1609, n1610,
         n1611, n1612, n1613, n1614, n1615, n1616, n1617, n1618, n1619, n1620,
         n1621, n1622, n1623, n1624, n1625, n1626, n1627, n1628, n1629, n1630,
         n1631, n1632, n1633, n1634, n1635, n1636, n1637, n1638, n1639, n1640,
         n1641, n1642, n1643, n1644, n1645, n1646, n1647, n1648, n1649, n1650,
         n1651, n1652, n1653, n1654, n1655, n1656, n1657, n1658, n1659, n1660,
         n1661, n1662, n1663, n1664, n1665, n1666, n1667, n1668, n1669, n1670,
         n1671, n1672, n1673, n1674, n1675, n1676, n1677, n1678, n1679, n1680,
         n1681, n1682, n1683, n1684, n1685, n1686, n1687, n1688, n1689, n1690,
         n1691, n1692, n1693, n1694, n1695, n1696, n1697, n1698, n1699, n1700,
         n1701, n1702, n1703, n1704, n1705, n1706, n1707, n1708, n1709, n1710,
         n1711, n1712, n1713, n1714, n1715, n1716, n1717, n1718, n1719, n1720,
         n1721, n1722, n1723, n1724, n1725, n1726, n1727, n1728, n1729, n1730,
         n1731, n1732, n1733, n1734, n1735, n1736, n1737, n1738, n1739, n1740,
         n1741, n1742, n1743, n1744, n1745, n1746, n1747, n1748, n1749, n1750,
         n1751, n1752, n1753, n1754, n1755, n1756, n1757, n1758, n1759, n1760,
         n1761, n1762, n1763, n1764, n1765, n1766, n1767, n1768, n1769, n1770,
         n1771, n1772, n1773, n1774, n1775, n1776, n1777, n1778, n1779, n1780,
         n1781, n1782, n1783, n1784, n1785, n1786, n1787, n1788, n1789, n1790,
         n1791, n1792, n1793, n1794, n1795, n1796, n1797, n1798, n1799, n1800,
         n1801, n1802, n1803, n1804, n1805, n1806, n1807, n1808, n1809, n1810,
         n1811, n1812, n1813, n1814, n1815, n1816, n1817, n1818, n1819, n1820,
         n1821, n1822, n1823, n1824, n1825, n1826, n1827, n1828, n1829, n1830,
         n1831, n1832, n1833, n1834, n1835, n1836, n1837, n1838, n1839, n1840,
         n1841, n1842, n1843, n1844, n1845, n1846, n1847, n1848, n1849, n1850,
         n1851, n1852, n1853, n1854, n1855, n1856, n1857, n1858, n1859, n1860,
         n1861, n1862, n1863, n1864, n1865, n1866, n1867, n1868, n1869, n1870,
         n1871, n1872, n1873, n1874, n1875, n1876, n1877, n1878, n1879, n1880,
         n1881, n1882, n1883, n1884, n1885, n1886, n1887, n1888, n1889, n1890,
         n1891, n1892, n1893, n1894, n1895, n1896, n1897, n1898, n1899, n1900,
         n1901, n1902, n1903, n1904, n1905, n1906, n1907, n1908, n1909, n1910,
         n1911, n1912, n1913, n1914, n1915, n1916, n1917, n1918, n1919, n1920,
         n1921, n1922, n1923, n1924, n1925, n1926, n1927, n1928, n1929, n1930,
         n1931, n1932, n1933, n1934, n1935, n1936, n1937, n1938, n1939, n1940,
         n1941, n1942, n1943, n1944, n1945, n1946, n1947, n1948, n1949, n1950,
         n1951, n1952, n1953, n1954, n1955, n1956, n1957, n1958, n1959, n1960,
         n1961, n1962, n1963, n1964, n1965, n1966, n1967, n1968, n1969, n1970,
         n1971, n1972, n1973, n1974, n1975, n1976, n1977, n1978, n1979, n1980,
         n1981, n1982, n1983, n1984, n1985, n1986, n1987, n1988, n1989, n1990,
         n1991, n1992, n1993, n1994, n1995, n1996, n1997, n1998, n1999, n2000,
         n2001, n2002, n2003, n2004, n2005, n2006, n2007, n2008, n2009, n2010,
         n2011, n2012, n2013, n2014, n2015, n2016, n2017, n2018, n2019, n2020,
         n2021, n2022, n2023, n2024, n2025, n2026, n2027, n2028, n2029, n2030,
         n2031, n2032, n2033, n2034, n2035, n2036, n2037, n2038, n2039, n2040,
         n2041, n2042, n2043, n2044, n2045, n2046, n2047, n2048, n2049, n2050,
         n2051, n2052, n2053, n2054, n2055, n2056, n2057, n2058, n2059, n2060,
         n2061, n2062, n2063, n2064, n2065, n2066, n2067, n2068, n2069, n2070,
         n2071, n2072, n2073, n2074, n2075, n2076, n2077, n2078, n2079, n2080,
         n2081, n2082, n2083, n2084, n2085, n2086, n2087, n2088, n2089, n2090,
         n2091, n2092, n2093, n2094, n2095, n2096, n2097, n2098, n2099, n2100,
         n2101, n2102, n2103, n2104, n2105, n2106, n2107, n2108, n2109, n2110,
         n2111, n2112, n2113, n2114, n2115, n2116, n2117, n2118, n2119, n2120,
         n2121, n2122, n2123, n2124, n2125, n2126, n2127, n2128, n2129, n2130,
         n2131, n2132, n2133, n2134, n2135, n2136, n2137, n2138, n2139, n2140,
         n2141, n2142, n2143, n2144, n2145, n2146, n2147, n2148, n2149, n2150,
         n2151, n2152, n2153, n2154, n2155, n2156, n2157, n2158, n2159, n2160,
         n2161, n2162, n2163, n2164, n2165, n2166, n2167, n2168, n2169, n2170,
         n2171, n2172, n2173, n2174, n2175, n2176, n2177, n2178, n2179, n2180,
         n2181, n2182, n2183, n2184, n2185, n2186, n2187, n2188, n2189, n2190,
         n2191, n2192, n2193, n2194, n2195, n2196, n2197, n2198, n2199, n2200,
         n2201, n2202, n2203, n2204, n2205, n2206, n2207, n2208, n2209, n2210,
         n2211, n2212, n2213, n2214, n2215, n2216, n2217, n2218, n2219, n2220,
         n2221, n2222, n2223, n2224, n2225, n2226, n2227, n2228, n2229, n2230,
         n2231, n2232, n2233, n2234, n2235, n2236, n2237, n2238, n2239, n2240,
         n2241, n2242, n2243, n2244, n2245, n2246, n2247, n2248, n2249, n2250,
         n2251, n2252, n2253, n2254, n2255, n2256, n2257, n2258, n2259, n2260,
         n2261, n2262, n2263, n2264, n2265, n2266, n2267, n2268, n2269, n2270,
         n2271, n2272, n2273, n2274, n2275, n2276, n2277, n2278, n2279, n2280,
         n2281, n2282, n2283, n2284, n2285, n2286, n2287, n2288, n2289, n2290,
         n2291, n2292, n2293, n2294, n2295, n2296, n2297, n2298, n2299, n2300,
         n2301, n2302, n2303, n2304, n2305, n2306, n2307, n2308, n2309, n2310,
         n2311, n2312, n2313, n2314, n2315, n2316, n2317, n2318, n2319, n2320,
         n2321, n2322, n2323, n2324, n2325, n2326, n2327, n2328, n2329, n3066,
         n3067, n3068, n3069, n3070, n3071, n3072, n3073, n3074, n3075, n3076,
         n3077, n3078, n3079, n3080, n3081, n3082, n3083, n3084, n3085, n3086,
         n3087, n3088, n3089, n3090, n3091, n3092, n3093, n3094, n3095, n3096,
         n3097, n3098, n3099, n3100, n3101, n3102, n3103, n3104, n3105, n3106,
         n3107, n3108, n3109, n3110, n3111, n3112, n3113, n3114, n3115, n3116,
         n3117, n3118, n3119, n3120, n3121, n3122, n3123, n3124, n3125, n3126,
         n3127, n3128, n3129, n3130, n3131, n3132, n3133, n3134, n3135, n3136,
         n3137, n3138, n3139, n3140, n3141, n3142, n3143, n3144, n3145, n3146,
         n3147, n3148, n3149, n3150, n3151, n3152, n3153, n3154, n3155, n3156,
         n3157, n3158, n3159, n3160, n3161, n3162, n3163, n3164, n3165, n3166,
         n3167, n3168, n3169, n3170, n3171, n3172, n3173, n3174, n3175, n3176,
         n3177, n3178, n3179, n3180, n3181, n3182, n3183, n3184, n3185, n3186,
         n3187, n3188, n3189, n3190, n3191, n3192, n3193, n3194, n3195, n3196,
         n3197, n3198, n3199, n3200, n3201, n3202, n3203, n3204, n3205, n3206,
         n3207, n3208, n3209, n3210, n3211, n3212, n3213, n3214, n3215, n3216,
         n3217, n3218, n3219, n3220, n3221, n3222, n3223, n3224, n3225, n3226,
         n3227, n3228, n3229, n3230, n3231, n3232, n3233, n3234, n3235, n3236,
         n3237, n3238, n3239, n3240, n3241, n3242, n3243, n3244, n3245, n3246,
         n3247, n3248, n3249, n3250, n3251, n3252, n3253, n3254, n3255, n3256,
         n3257, n3258, n3259, n3260, n3261, n3262, n3263, n3264, n3265, n3266,
         n3267, n3268, n3269, n3270, n3271, n3272, n3273, n3274, n3275, n3276,
         n3277, n3278, n3279, n3280, n3281, n3282, n3283, n3284, n3285, n3286,
         n3287, n3288, n3289, n3290, n3291, n3292, n3293, n3294, n3295, n3296,
         n3297, n3298, n3299, n3300, n3301, n3302, n3303, n3304, n3305, n3306,
         n3307, n3308, n3309, n3310, n3311, n3312, n3313, n3315, n3316, n3317,
         n3318, n3319, n3320, n3321, n3322, n3323, n3324, n3325, n3326, n3327,
         n3328, n3329, n3330, n3331, n3332, n3333, n3334, n3335, n3336, n3337,
         n3338, n3339, n3340, n3341, n3342, n3343, n3344, n3345, n3346, n3347,
         n3348, n3349, n3350, n3351, n3352, n3353, n3354, n3355, n3356, n3357,
         n3358, n3359, n3360, n3361, n3362, n3363, n3364, n3365, n3366, n3367,
         n3368, n3369, n3370, n3371, n3372, n3373, n3374, n3375, n3376, n3377,
         n3378, n3379, n3380, n3381, n3382, n3383, n3384, n3385, n3386, n3387,
         n3388, n3389, n3390, n3391, n3392, n3393, n3394, n3395, n3396, n3397,
         n3398, n3399, n3400, n3401, n3402, n3403, n3404, n3405, n3406, n3407,
         n3408, n3409, n3410, n3411, n3412, n3413, n3414, n3415, n3416, n3417,
         n3418, n3419, n3420, n3421, n3422, n3423, n3424, n3425, n3426, n3427,
         n3428, n3429, n3430, n3431, n3432, n3433, n3434, n3435, n3436, n3437,
         n3438, n3439, n3440, n3441, n3442, n3443, n3444, n3445, n3446, n3447,
         n3448, n3449, n3450, n3451, n3452, n3453, n3454, n3455, n3456, n3457,
         n3458, n3459, n3460, n3461, n3462, n3463, n3464, n3465, n3466, n3467,
         n3468, n3469, n3470, n3471, n3472, n3473, n3474, n3475, n3476, n3477,
         n3478, n3479, n3480, n3481, n3482, n3483, n3484, n3485, n3486, n3487,
         n3488, n3489, n3490, n3491, n3492, n3493, n3494, n3495, n3496, n3497,
         n3498, n3499, n3500, n3501, n3502, n3503, n3504, n3505, n3506, n3507,
         n3508, n3509, n3510, n3511, n3512, n3513, n3514, n3515, n3516, n3517,
         n3518, n3519, n3520, n3521, n3522, n3523, n3524, n3525, n3526, n3527,
         n3528, n3529, n3530, n3531, n3532, n3533, n3534, n3535, n3536, n3537,
         n3538, n3539, n3540, n3541, n3542, n3543, n3544, n3545, n3546, n3547,
         n3548, n3549, n3550, n3551, n3552, n3553, n3554, n3555, n3556, n3557,
         n3558, n3559, n3560, n3561, n3562, n3563, n3564, n3565, n3566, n3567,
         n3568, n3569, n3570, n3571, n3572, n3573, n3574, n3575, n3576, n3577,
         n3578, n3579, n3580, n3581, n3582, n3583, n3584, n3585, n3586, n3587,
         n3588, n3589, n3590, n3591, n3592, n3593, n3594, n3595, n3596, n3597,
         n3598, n3599, n3600, n3601, n3602, n3603, n3604, n3605, n3606, n3607,
         n3608, n3609, n3610, n3611, n3612, n3613, n3614, n3615, n3616, n3617,
         n3618, n3619, n3620, n3621, n3622, n3623, n3624, n3625, n3626, n3627,
         n3628, n3629, n3630, n3631, n3632, n3633, n3634, n3635, n3636, n3637,
         n3638, n3639, n3640, n3641, n3642, n3643, n3644, n3645, n3646, n3647,
         n3648, n3649, n3650, n3651, n3652, n3653, n3654, n3655, n3656, n3657,
         n3658, n3659, n3660, n3661, n3662, n3663, n3664, n3665, n3666, n3667,
         n3668, n3669, n3670, n3671, n3672, n3673, n3674, n3675, n3676, n3677,
         n3678, n3679, n3680, n3681, n3682, n3683, n3684, n3685, n3686, n3687,
         n3688, n3689, n3690, n3691, n3692, n3693, n3694, n3695, n3696, n3697,
         n3698, n3699, n3700, n3701, n3702, n3703, n3704, n3705, n3706, n3707,
         n3708, n3709, n3710, n3711, n3712, n3713, n3714, n3715, n3716, n3717,
         n3718, n3719, n3720, n3721, n3722, n3723, n3724, n3725, n3726, n3727,
         n3728, n3729, n3730, n3731, n3732, n3733, n3734, n3735, n3736, n3737,
         n3738, n3739, n3740, n3741, n3742, n3743, n3744, n3745, n3746, n3747,
         n3748, n3749, n3750, n3751, n3752, n3753, n3754, n3755, n3756, n3757,
         n3758, n3759, n3760, n3761, n3762, n3763, n3764, n3765, n3766, n3767,
         n3768, n3769, n3770, n3771, n3772, n3773, n3774, n3775, n3776, n3777,
         n3778, n3779, n3780, n3781, n3782, n3783, n3784, n3785, n3786, n3787,
         n3788, n3789, n3790, n3791, n3792, n3793, n3794, n3795, n3796, n3797,
         n3798, n3799, n3800, n3801, n3802, n3803, n3804, n3805, n3806, n3807,
         n3808, n3809, n3810, n3811, n3812, n3813, n3814, n3815, n3816, n3817,
         n3818, n3819, n3820, n3821, n3822, n3823, n3824, n3825, n3826, n3827,
         n3828, n3829, n3830, n3831, n3832, n3833, n3834, n3835, n3836, n3837,
         n3838, n3839, n3840, n3841, n3842, n3843, n3844, n3845, n3846, n3847,
         n3848, n3849, n3850, n3851, n3852, n3853, n3854, n3855, n3856, n3857,
         n3858, n3859, n3860, n3861, n3862, n3863, n3864, n3865, n3866, n3867,
         n3868, n3869, n3870, n3871, n3872, n3873, n3874, n3875, n3876, n3877,
         n3878, n3879, n3880, n3881, n3882, n3883, n3884, n3885, n3886, n3887,
         n3888, n3889, n3890, n3891, n3892, n3893, n3894, n3895, n3896, n3897,
         n3898, n3899, n3900, n3901, n3902, n3903, n3904, n3905, n3906, n3907,
         n3908, n3909, n3910, n3911, n3912, n3913, n3914, n3915, n3916, n3917,
         n3918, n3919, n3920, n3921, n3922, n3923, n3924, n3925, n3926, n3927,
         n3928, n3929, n3930, n3931, n3932, n3933, n3934, n3935, n3936, n3937,
         n3938, n3939, n3940, n3941, n3942, n3943, n3944, n3945, n3946, n3947,
         n3948, n3949, n3950, n3951, n3952, n3953, n3954, n3955, n3956, n3957,
         n3958, n3959, n3960, n3961, n3962, n3963, n3964, n3965, n3966, n3967,
         n3968, n3969, n3970, n3971, n3972, n3973, n3974, n3975, n3976, n3977,
         n3978, n3979, n3980, n3981, n3982, n3983, n3984, n3985, n3986, n3987,
         n3988, n3989, n3990, n3991, n3992, n3993, n3994, n3995, n3996, n3997,
         n3998, n3999, n4000, n4001, n4002, n4003, n4004, n4005, n4006, n4007,
         n4008, n4009, n4010, n4011, n4012, n4013, n4014, n4015, n4016, n4017,
         n4018, n4019, n4020, n4021, n4022, n4023, n4024, n4025, n4026, n4027,
         n4028, n4029, n4030, n4031, n4032, n4033, n4034, n4035, n4036, n4037,
         n4038, n4039, n4040, n4041, n4042, n4043, n4044, n4045, n4046, n4047,
         n4048, n4049, n4050, n4051, n4052, n4053, n4054, n4055, n4056, n4057,
         n4058, n4059, n4060, n4061, n4062, n4063, n4064, n4065, n4066, n4067,
         n4068, n4069, n4070, n4071, n4072, n4073, n4074, n4075, n4076, n4077,
         n4078, n4079, n4080, n4081, n4082, n4083, n4084, n4085, n4086, n4087,
         n4088, n4089, n4090, n4091, n4092, n4093, n4094, n4095, n4096, n4097,
         n4098, n4099, n4100, n4101, n4102, n4103, n4104, n4105, n4106, n4107,
         n4108, n4109, n4110, n4111, n4112, n4113, n4114, n4115, n4116, n4117,
         n4118, n4119, n4120, n4121, n4122, n4123, n4124, n4125, n4126, n4127,
         n4128, n4129, n4130, n4131, n4132, n4133, n4134, n4135, n4136, n4137,
         n4138, n4139, n4140, n4141, n4142, n4143, n4144, n4145, n4146, n4147,
         n4148, n4149, n4150, n4151, n4152, n4153, n4154, n4155, n4156, n4157,
         n4158, n4159, n4160, n4161, n4162, n4163, n4164, n4165, n4166, n4167,
         n4168, n4169, n4170, n4171, n4172, n4173, n4174, n4175, n4176, n4177,
         n4178, n4179, n4180, n4181, n4182, n4183, n4184, n4185, n4186, n4187,
         n4188, n4189, n4190, n4191, n4192, n4193, n4194, n4195, n4196, n4197,
         n4198, n4199, n4200, n4201, n4202, n4203, n4204, n4205, n4206, n4207,
         n4208, n4209, n4210, n4211, n4212, n4213, n4214, n4215, n4216, n4217,
         n4218, n4219, n4220, n4221, n4222, n4223, n4224, n4225, n4226, n4227,
         n4228, n4229, n4230, n4231, n4232, n4233, n4234, n4235, n4236, n4237,
         n4238, n4239, n4240, n4241, n4242, n4243, n4244, n4245, n4246, n4247,
         n4248, n4249, n4250, n4251, n4252, n4253, n4254, n4255, n4256, n4257,
         n4258, n4259, n4260, n4261, n4262, n4263, n4264, n4265, n4266, n4267,
         n4268, n4269, n4270, n4271, n4272, n4273, n4274, n4275, n4276, n4277,
         n4278, n4279, n4280, n4281, n4282, n4283, n4284, n4285, n4286, n4287,
         n4288, n4289, n4290, n4291, n4292, n4293, n4294, n4295, n4296, n4297,
         n4298, n4299, n4300, n4301, n4302, n4303, n4304, n4305, n4306, n4307,
         n4308, n4309, n4310, n4311, n4312, n4313, n4314, n4315, n4316, n4317,
         n4318, n4319, n4320, n4321, n4322, n4323, n4324, n4325, n4326, n4327,
         n4328, n4329, n4330, n4331, n4332, n4333, n4334, n4335, n4336, n4337,
         n4338, n4339, n4340, n4341, n4342, n4343, n4344, n4345, n4346, n4347,
         n4348, n4349, n4350, n4351, n4352, n4353, n4354, n4355, n4356, n4357,
         n4358, n4359, n4360, n4361, n4362, n4363, n4364, n4365, n4366, n4367,
         n4368, n4369, n4370, n4371, n4372, n4373, n4374, n4375, n4376, n4377,
         n4378, n4379, n4380, n4381, n4382, n4383, n4384, n4385, n4386, n4387,
         n4388, n4389, n4390, n4391, n4392, n4393, n4394, n4395, n4396, n4397,
         n4398, n4399, n4400, n4401, n4402, n4403, n4404, n4405, n4406, n4407,
         n4408, n4409, n4410, n4411, n4412, n4413, n4414, n4415, n4416, n4417,
         n4418, n4419, n4420, n4421, n4422, n4423, n4424, n4425, n4426, n4427,
         n4428, n4429, n4430, n4431, n4432, n4433, n4434, n4435, n4436, n4437,
         n4438, n4439, n4440, n4441, n4442, n4443, n4444, n4445, n4446, n4447,
         n4448, n4449, n4450, n4451, n4452, n4453, n4454, n4455, n4456, n4457,
         n4458, n4459, n4460, n4461, n4462, n4463, n4464, n4465, n4466, n4467,
         n4468, n4469, n4470, n4471, n4472, n4473, n4474, n4475, n4476, n4477,
         n4478, n4479, n4480, n4481, n4482, n4483, n4484, n4485, n4486, n4487,
         n4488, n4489, n4490, n4491, n4492, n4493, n4494, n4495, n4496, n4497,
         n4498, n4499, n4500, n4501, n4502, n4503, n4504, n4505, n4506, n4507,
         n4508, n4509, n4510, n4511, n4512, n4513, n4514, n4515, n4516, n4517,
         n4518, n4519, n4520, n4521, n4522, n4523, n4524, n4525, n4526, n4527,
         n4528, n4529, n4530, n4531, n4532, n4533, n4534, n4535, n4536, n4537,
         n4538, n4539, n4540, n4541, n4542, n4543, n4544, n4545, n4546, n4547,
         n4548, n4549, n4550, n4551, n4552, n4553, n4554, n4555, n4556, n4557,
         n4558, n4559, n4560, n4561, n4562, n4563, n4564, n4565, n4566, n4567,
         n4568, n4569, n4570, n4571, n4572, n4573, n4574, n4575, n4576, n4577,
         n4578, n4579, n4580, n4581, n4582, n4583, n4584, n4585, n4586, n4587,
         n4588, n4589, n4590, n4591, n4592, n4593, n4594, n4595, n4596, n4597,
         n4598, n4599, n4600, n4601, n4602, n4603, n4604, n4605, n4606, n4607,
         n4608, n4609, n4610, n4611, n4612, n4613, n4614, n4615, n4616, n4617,
         n4618, n4619, n4620, n4621, n4622, n4623, n4624, n4625, n4626, n4627,
         n4628, n4629, n4630, n4631, n4632, n4633, n4634, n4635, n4636, n4637,
         n4638, n4639, n4640, n4641, n4642, n4643, n4644, n4645, n4646, n4647,
         n4648, n4649, n4650, n4651, n4652, n4653, n4654, n4655, n4656, n4657,
         n4658, n4659, n4660, n4661, n4662, n4663, n4664, n4665, n4666, n4667,
         n4668, n4669, n4670, n4671, n4672, n4673, n4674, n4675, n4676, n4677,
         n4678, n4679, n4680, n4681, n4682, n4683, n4684, n4685, n4686, n4687,
         n4688, n4689, n4690, n4691, n4692, n4693, n4694, n4695, n4696, n4697,
         n4698, n4699, n4700, n4701, n4702, n4703, n4704, n4705, n4706, n4707,
         n4708, n4709, n4710, n4711, n4712, n4713, n4714, n4715, n4716, n4717,
         n4718, n4719, n4720, n4721, n4722, n4723, n4724, n4725, n4726, n4727,
         n4728, n4729, n4730, n4731, n4732, n4733, n4734, n4735, n4736, n4737,
         n4738, n4739, n4740, n4741, n4742, n4743, n4744, n4745, n4746, n4747,
         n4748, n4749, n4750, n4751, n4752, n4753, n4754, n4755, n4756, n4757,
         n4758, n4759, n4760, n4761, n4762, n4763, n4764, n4765, n4766, n4767,
         n4768, n4769, n4770, n4771, n4772, n4773, n4774, n4775, n4776, n4777,
         n4778, n4779, n4780, n4781, n4782, n4783, n4784, n4785, n4786, n4787,
         n4788, n4789, n4790, n4791, n4792, n4793, n4794, n4795, n4796, n4797,
         n4798, n4799, n4800, n4801, n4802, n4803, n4804, n4805, n4806, n4807,
         n4808, n4809, n4810, n4811, n4812, n4813, n4814, n4815, n4816, n4817,
         n4818, n4819, n4820, n4821, n4822, n4823, n4824, n4825, n4826, n4827,
         n4828, n4829, n4830, n4831, n4832, n4833, n4834, n4835, n4836, n4837,
         n4838, n4839, n4840, n4841, n4842, n4843, n4844, n4845, n4846, n4847,
         n4848, n4849, n4850, n4851, n4852, n4853, n4854, n4855, n4856, n4857,
         n4858, n4859, n4860, n4861, n4862, n4863, n4864, n4865, n4866, n4867,
         n4868, n4869, n4870, n4871, n4872, n4873, n4874, n4875, n4876, n4877,
         n4878, n4879, n4880, n4881, n4882, n4883, n4884, n4885, n4886, n4887,
         n4888, n4889, n4890, n4891, n4892, n4893, n4894, n4895, n4896, n4897,
         n4898, n4899, n4900, n4901, n4902, n4903, n4904, n4905, n4906, n4907,
         n4908, n4909, n4910, n4911, n4912, n4913, n4914, n4915, n4916, n4917,
         n4918, n4919, n4920, n4921, n4922, n4923, n4924, n4925, n4926, n4927,
         n4928, n4929, n4930, n4931, n4932, n4933, n4934, n4935, n4936, n4937,
         n4938, n4939, n4940, n4941, n4942, n4943, n4944, n4945, n4946, n4947,
         n4948, n4949, n4950, n4951, n4952, n4953, n4954, n4955, n4956, n4957,
         n4958, n4959, n4960, n4961, n4962, n4963, n4964, n4965, n4966, n4967,
         n4968, n4969, n4970, n4971, n4972, n4973, n4974, n4975, n4976, n4977,
         n4978, n4979, n4980, n4981, n4982, n4983, n4984, n4985, n4986, n4987,
         n4988, n4989, n4990, n4991, n4992, n4993, n4994, n4995, n4996, n4997,
         n4998, n4999, n5000, n5001, n5002, n5003, n5004, n5005, n5006, n5007,
         n5008, n5009, n5010, n5011, n5012, n5013, n5014, n5015, n5016, n5017,
         n5018, n5019, n5020, n5021, n5022, n5023, n5024, n5025, n5026, n5027,
         n5028, n5029, n5030, n5031, n5032, n5033, n5034, n5035, n5036, n5037,
         n5038, n5039, n5040, n5041, n5042, n5043, n5044, n5045, n5046, n5047,
         n5048, n5049, n5050, n5051, n5052, n5053, n5054, n5055, n5056, n5057,
         n5058, n5059, n5060, n5061, n5062, n5063, n5064, n5065, n5066, n5067,
         n5068, n5069, n5070, n5071, n5072, n5073, n5074, n5075, n5076, n5077,
         n5078, \r1135/carry[4] , \r1135/carry[3] , \r1135/carry[2] ,
         \r1135/carry[1] , \r1127/carry[4] , \r1127/carry[3] ,
         \r1127/carry[2] , \r1127/carry[1] , \r1127/carry[0] ,
         \sub_6810/B_not[5] , \sub_6810/B_not[4] , \sub_6810/B_not[3] ,
         \sub_6810/B_not[2] , \sub_6810/B_not[1] , \sub_6810/carry[5] ,
         \sub_6810/carry[4] , \sub_6810/carry[3] , \sub_6810/carry[2] ,
         \sub_6810/carry[1] , \r1061/B_not[3] , \r1061/B_not[2] ,
         \r1061/B_not[1] , \r1061/B_not[0] , \r1061/carry[7] ,
         \r1061/carry[6] , \r1061/carry[5] , \r1061/carry[4] ,
         \r1061/carry[3] , \r1061/carry[2] , \r1061/carry[1] , n3, n4, n5, n6,
         n10, n11, n12, n13, n14, n16, n17, n18, n19, n20, n21, n22, n23, n24,
         n27, n28, n30, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42,
         n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56,
         n57, n58, n78, n79, n80, n81, n82, n83, n90, n91, n92, n93, n94, n95,
         n102, n103, n104, n105, n106, n107, n114, n115, n116, n117, n118,
         n119, n126, n127, n128, n129, n130, n131, n138, n139, n140, n141,
         n142, n143, n150, n151, n152, n153, n154, n155, n162, n163, n164,
         n165, n166, n167, n174, n175, n176, n177, n178, n179, n186, n187,
         n188, n189, n190, n191, n198, n199, n200, n201, n202, n203, n210,
         n211, n212, n213, n214, n215, n222, n223, n224, n225, n226, n227,
         n234, n235, n236, n237, n238, n239, n246, n247, n248, n249, n250,
         n251, n258, n259, n260, n261, n262, n263, n270, n271, n272, n273,
         n274, n275, n282, n283, n284, n285, n286, n287, n294, n295, n296,
         n297, n298, n299, n306, n307, n308, n309, n310, n311, n318, n319,
         n320, n321, n322, n323, n330, n331, n332, n333, n334, n335, n342,
         n343, n344, n345, n346, n347, n354, n355, n356, n357, n358, n359,
         n367, n368, n369, n370, n371, n379, n380, n381, n382, n383, n391,
         n392, n393, n394, n395, n403, n404, n405, n406, n407, n415, n416,
         n417, n418, n419, n427, n428, n429, n430, n431, n439, n440, n441,
         n442, n443, n2330, n2331, n2332, n2333, n2334, n2335, n2336, n2337,
         n2338, n2339, n2340, n2341, n2342, n2343, n2344, n2345, n2346, n2347,
         n2348, n2349, n2350, n2351, n2352, n2353, n2354, n2355, n2356, n2357,
         n2358, n2359, n2360, n2361, n2362, n2363, n2364, n2365, n2366, n2367,
         n2368, n2369, n2370, n2371, n2372, n2373, n2374, n2375, n2376, n2377,
         n2378, n2379, n2380, n2381, n2382, n2383, n2384, n2385, n2386, n2387,
         n2388, n2389, n2390, n2391, n2392, n2393, n2394, n2395, n2396, n2397,
         n2398, n2399, n2400, n2401, n2402, n2403, n2404, n2405, n2406, n2407,
         n2408, n2409, n2410, n2411, n2412, n2413, n2414, n2415, n2416, n2417,
         n2418, n2419, n2420, n2421, n2422, n2423, n2424, n2425, n2426, n2427,
         n2428, n2429, n2430, n2431, n2432, n2433, n2434, n2435, n2436, n2437,
         n2438, n2439, n2440, n2441, n2442, n2443, n2444, n2445, n2446, n2447,
         n2448, n2449, n2450, n2451, n2452, n2453, n2454, n2455, n2456, n2457,
         n2458, n2459, n2460, n2461, n2462, n2463, n2464, n2465, n2466, n2467,
         n2468, n2469, n2470, n2471, n2472, n2473, n2474, n2475, n2476, n2477,
         n2478, n2479, n2480, n2481, n2482, n2483, n2484, n2485, n2486, n2487,
         n2488, n2489, n2490, n2491, n2492, n2493, n2494, n2495, n2496, n2497,
         n2498, n2499, n2500, n2501, n2502, n2503, n2504, n2505, n2506, n2507,
         n2508, n2509, n2510, n2511, n2512, n2513, n2514, n2515, n2516, n2517,
         n2518, n2519, n2520, n2521, n2522, n2523, n2524, n2525, n2526, n2527,
         n2528, n2529, n2530, n2531, n2532, n2533, n2534, n2535, n2536, n2537,
         n2538, n2539, n2540, n2541, n2542, n2543, n2544, n2545, n2546, n2547,
         n2548, n2549, n2550, n2551, n2552, n2553, n2554, n2555, n2556, n2557,
         n2558, n2559, n2560, n2561, n2562, n2563, n2564, n2565, n2566, n2567,
         n2568, n2569, n2570, n2571, n2572, n2573, n2574, n2575, n2576, n2577,
         n2578, n2579, n2580, n2581, n2582, n2583, n2584, n2585, n2586, n2587,
         n2588, n2589, n2590, n2591, n2592, n2593, n2594, n2595, n2596, n2597,
         n2598, n2599, n2600, n2601, n2602, n2603, n2604, n2605, n2606, n2607,
         n2608, n2609, n2610, n2611, n2612, n2613, n2614, n2615, n2616, n2617,
         n2618, n2619, n2620, n2621, n2622, n2623, n2624, n2625, n2626, n2627,
         n2628, n2629, n2630, n2631, n2632, n2633, n2634, n2635, n2636, n2637,
         n2638, n2639, n2640, n2641, n2642, n2643, n2644, n2645, n2646, n2647,
         n2648, n2649, n2650, n2651, n2652, n2653, n2654, n2655, n2656, n2657,
         n2658, n2659, n2660, n2661, n2662, n2663, n2664, n2665, n2666, n2667,
         n2668, n2669, n2670, n2671, n2672, n2673, n2674, n2675, n2676, n2677,
         n2678, n2679, n2680, n2681, n2682, n2683, n2684, n2685, n2686, n2687,
         n2688, n2689, n2690, n2691, n2692, n2693, n2694, n2695, n2696, n2697,
         n2698, n2699, n2700, n2701, n2702, n2703, n2704, n2705, n2706, n2707,
         n2708, n2709, n2710, n2711, n2712, n2713, n2714, n2715, n2716, n2717,
         n2718, n2719, n2720, n2721, n2722, n2723, n2724, n2725, n2726, n2727,
         n2728, n2729, n2730, n2731, n2732, n2733, n2734, n2735, n2736, n2737,
         n2738, n2739, n2740, n2741, n2742, n2743, n2744, n2745, n2746, n2747,
         n2748, n2749, n2750, n2751, n2752, n2753, n2754;
  wire   [31:0] mgmtsoc_bus_errors_status;
  wire   [31:0] mgmtsoc_value;
  wire   [3:0] dff_we;
  wire   [31:0] dff_bus_dat_r;
  wire   [3:0] dff2_we;
  wire   [31:0] dff2_bus_dat_r;
  wire   [7:0] mgmtsoc_litespisdrphycore_div;
  wire   [31:0] mgmtsoc_litespisdrphycore_sr_out;
  wire   [3:0] mgmtsoc_litespisdrphycore_sink_payload_width;
  wire   [31:0] mgmtsoc_litespisdrphycore_source_payload_data;
  wire   [7:0] mgmtsoc_litespisdrphycore_cnt;
  wire   [3:0] mgmtsoc_litespisdrphycore_count;
  wire   [1:0] litespiphy_state;
  wire   [7:0] mgmtsoc_litespisdrphycore_sr_cnt;
  wire   [5:0] mgmtsoc_litespisdrphycore_sink_payload_len;
  wire   [3:0] mgmtsoc_port_master_user_port_sink_payload_width;
  wire   [31:0] mgmtsoc_litespisdrphycore_sink_payload_data;
  wire   [7:0] mgmtsoc_litespimmap_spi_dummy_bits;
  wire   [8:0] mgmtsoc_litespimmap_count;
  wire   [3:0] litespi_state;
  wire   [29:0] mgmtsoc_litespimmap_burst_adr;
  wire   [7:0] spi_master_length0;
  wire   [15:0] spi_master_clk_divider1;
  wire   [15:0] spi_master_clk_divider0;
  wire   [1:0] spimaster_state;
  wire   [2:0] spi_master_count;
  wire   [3:0] uart_phy_tx_count;
  wire   [3:0] uart_phy_rx_count;
  wire   [4:0] uart_tx_fifo_level0;
  wire   [3:0] uart_tx_fifo_wrport_adr;
  wire   [7:0] uart_rx_fifo_fifo_out_payload_data;
  wire   [4:0] uart_rx_fifo_level0;
  wire   [3:0] uart_rx_fifo_wrport_adr;
  wire   [31:30] dbg_uart_address;
  wire   [29:0] dbg_uart_wishbone_adr;
  wire   [31:0] dbg_uart_wishbone_dat_w;
  wire   [1:0] dbg_uart_bytes_count;
  wire   [7:0] dbg_uart_words_count;
  wire   [7:0] dbg_uart_length;
  wire   [3:0] dbg_uart_tx_count;
  wire   [3:0] dbg_uart_rx_count;
  wire   [7:0] dbg_uart_rx_data;
  wire   [2:0] uartwishbonebridge_state;
  wire   [7:0] dbg_uart_cmd;
  wire   [19:0] dbg_uart_count;
  wire   [1:0] grant;
  wire   [6:0] slave_sel_r;
  wire   [31:0] mgmtsoc_vexriscv_debug_bus_dat_r;
  wire   [19:0] count;
  wire   [1:0] csrbank0_reset0_w;
  wire   [31:0] csrbank6_in3_w;
  wire   [31:0] csrbank6_in2_w;
  wire   [31:0] csrbank6_in1_w;
  wire   [31:0] csrbank6_in0_w;
  wire   [16:0] csrbank9_cs0_w;
  wire   [31:0] interface0_bank_bus_dat_r;
  wire   [31:0] interface3_bank_bus_dat_r;
  wire   [31:0] interface4_bank_bus_dat_r;
  wire   [31:0] interface6_bank_bus_dat_r;
  wire   [31:0] interface9_bank_bus_dat_r;
  wire   [31:0] interface10_bank_bus_dat_r;
  wire   [31:0] interface11_bank_bus_dat_r;
  wire   [31:0] interface19_bank_bus_dat_r;
  wire   [7:0] spi_master_mosi_data;
  wire   [2:0] spi_master_mosi_sel;
  wire   [31:0] uart_phy_tx_phase;
  wire   [31:0] uart_phy_rx_phase;
  wire   [31:0] dbg_uart_tx_phase;
  wire   [31:0] dbg_uart_rx_phase;
  tri   VPWR;
  tri   VGND;
  tri   core_clk;
  tri   gpio_out_pad;
  tri   gpio_in_pad;
  tri   gpio_outenb_pad;
  tri   gpio_inenb_pad;
  tri   gpio_mode0_pad;
  tri   gpio_mode1_pad;
  tri   [7:0] mgmtsoc_interrupt;
  tri   sys_rst;
  tri   [31:0] mgmtsoc_ibus_ibus_dat_r;
  tri   mgmtsoc_ibus_ibus_ack;
  tri   mgmtsoc_dbus_dbus_ack;
  tri   [2:0] request;
  tri   [29:0] mgmtsoc_ibus_ibus_adr;
  tri   [29:0] mgmtsoc_dbus_dbus_adr;
  tri   [31:0] mgmtsoc_ibus_ibus_dat_w;
  tri   [31:0] mgmtsoc_dbus_dbus_dat_w;
  tri   [3:0] mgmtsoc_ibus_ibus_sel;
  tri   [3:0] mgmtsoc_dbus_dbus_sel;
  tri   mgmtsoc_ibus_ibus_stb;
  tri   mgmtsoc_dbus_dbus_stb;
  tri   mgmtsoc_ibus_ibus_we;
  tri   mgmtsoc_dbus_dbus_we;
  tri   mgmtsoc_vexriscv_o_cmd_ready;
  tri   mgmtsoc_vexriscv_o_resetOut;
  tri   [31:0] mgmtsoc_vexriscv_o_rsp_data;
  tri   [31:0] mgmtsoc_vexriscv_i_cmd_payload_data;
  tri   [7:0] mgmtsoc_vexriscv_i_cmd_payload_address;
  tri   mgmtsoc_vexriscv_i_cmd_payload_wr;
  tri   mgmtsoc_vexriscv_i_cmd_valid;
  tri   _0_net_;
  tri   _1_net_;
  tri   _2_net_;
  tri   n2755;
  assign flash_io3_oeb = 1'b1;
  assign flash_io2_oeb = 1'b1;
  assign flash_io1_oeb = 1'b1;
  assign trap = 1'b0;
  assign qspi_enabled = 1'b0;
  assign debug_out = 1'b0;
  assign mprj_adr_o[0] = 1'b0;
  assign mprj_adr_o[1] = 1'b0;
  assign flash_io3_do = 1'b0;
  assign flash_io2_do = 1'b0;
  assign flash_io1_do = 1'b0;
  assign hk_stb_o = mprj_stb_o;
  assign clk_out = clk_in;
  assign resetn_out = resetn_in;
  assign serial_load_out = serial_load_in;
  assign serial_data_2_out = serial_data_2_in;
  assign serial_resetn_out = serial_resetn_in;
  assign serial_clock_out = serial_clock_in;
  assign rstb_l_out = rstb_l_in;
  assign por_l_out = por_l_in;
  assign porb_h_out = porb_h_in;

  RAM256 RAM256 ( .CLK(n2360), .WE0(dff_we), .EN0(dff_en), .A0(mprj_adr_o[9:2]), .Di0(mprj_dat_o), .Do0(dff_bus_dat_r) );
  RAM128 RAM128 ( .CLK(n2355), .EN0(dff2_en), .VGND(1'b0), .VPWR(1'b0), .A0(
        mprj_adr_o[8:2]), .Di0(mprj_dat_o), .Do0(dff2_bus_dat_r), .WE0(dff2_we) );
  or02d1 C25382 ( .A1(1'b0), .A2(mgmtsoc_vexriscv_dbus_err), .Z(_0_net_) );
  or02d1 C25381 ( .A1(1'b0), .A2(mgmtsoc_vexriscv_ibus_err), .Z(_1_net_) );
  or02d1 C25379 ( .A1(N8772), .A2(mgmtsoc_vexriscv_debug_reset), .Z(_2_net_)
         );
  an02d1 C22988 ( .A1(shared_ack), .A2(n2342), .Z(mgmtsoc_dbus_dbus_ack) );
  an02d1 C22987 ( .A1(shared_ack), .A2(n2339), .Z(mgmtsoc_ibus_ibus_ack) );
  an02d1 C22960 ( .A1(gpioin5_i01), .A2(gpioin5_i02), .Z(mgmtsoc_interrupt[7])
         );
  an02d1 C22952 ( .A1(gpioin4_i01), .A2(gpioin4_i02), .Z(mgmtsoc_interrupt[6])
         );
  an02d1 C22944 ( .A1(gpioin3_i01), .A2(gpioin3_i02), .Z(mgmtsoc_interrupt[5])
         );
  an02d1 C22936 ( .A1(gpioin2_i01), .A2(gpioin2_i02), .Z(mgmtsoc_interrupt[4])
         );
  an02d1 C22928 ( .A1(gpioin1_i01), .A2(gpioin1_i02), .Z(mgmtsoc_interrupt[3])
         );
  an02d1 C22920 ( .A1(gpioin0_i01), .A2(gpioin0_i02), .Z(mgmtsoc_interrupt[2])
         );
  or02d1 C21858 ( .A1(N7768), .A2(N7769), .Z(mgmtsoc_interrupt[1]) );
  an02d1 C20809 ( .A1(mgmtsoc_zero1), .A2(mgmtsoc_zero2), .Z(
        mgmtsoc_interrupt[0]) );
  dfnrq1 \memdat_3_reg[0]  ( .D(n5078), .CP(n2365), .Q(
        uart_rx_fifo_fifo_out_payload_data[0]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[0]  ( .D(N4772), .CP(n2370), .Q(
        interface11_bank_bus_dat_r[0]) );
  dfnrn1 \dbg_uart_data_reg[0]  ( .D(n4863), .CP(n2370), .QN(n3566) );
  dfnrq1 \mgmtsoc_litespisdrphycore_storage_reg[0]  ( .D(n5048), .CP(n2363), 
        .Q(mgmtsoc_litespisdrphycore_div[0]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[0]  ( .D(n3721), .CP(n2364), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[0]) );
  dfnrq1 \dbg_uart_data_reg[24]  ( .D(n4839), .CP(n2362), .Q(
        dbg_uart_wishbone_dat_w[24]) );
  dfnrn1 \mgmtsoc_load_storage_reg[24]  ( .D(n4199), .CP(n2370), .QN(n3447) );
  dfnrn1 \mgmtsoc_value_reg[24]  ( .D(N5424), .CP(n2365), .QN(n3313) );
  dfnrn1 mgmtsoc_zero_pending_reg ( .D(n4124), .CP(n2369), .QN(n3312) );
  dfnrq1 multiregimpl30_regs0_reg ( .D(la_input[27]), .CP(n2358), .Q(
        multiregimpl30_regs0) );
  dfnrq1 multiregimpl31_regs0_reg ( .D(la_input[28]), .CP(n2358), .Q(
        multiregimpl31_regs0) );
  dfnrq1 multiregimpl36_regs0_reg ( .D(la_input[33]), .CP(n2369), .Q(
        multiregimpl36_regs0) );
  dfnrq1 multiregimpl35_regs0_reg ( .D(la_input[32]), .CP(n2358), .Q(
        multiregimpl35_regs0) );
  dfnrq1 multiregimpl34_regs0_reg ( .D(la_input[31]), .CP(n2353), .Q(
        multiregimpl34_regs0) );
  dfnrq1 multiregimpl33_regs0_reg ( .D(la_input[30]), .CP(n2360), .Q(
        multiregimpl33_regs0) );
  dfnrq1 multiregimpl33_regs1_reg ( .D(multiregimpl33_regs0), .CP(n2355), .Q(
        csrbank6_in0_w[30]) );
  dfnrq1 multiregimpl32_regs0_reg ( .D(la_input[29]), .CP(n2367), .Q(
        multiregimpl32_regs0) );
  dfnrq1 multiregimpl37_regs0_reg ( .D(la_input[34]), .CP(n2353), .Q(
        multiregimpl37_regs0) );
  dfnrq1 multiregimpl39_regs0_reg ( .D(la_input[36]), .CP(n2355), .Q(
        multiregimpl39_regs0) );
  dfnrq1 multiregimpl38_regs0_reg ( .D(la_input[35]), .CP(n2353), .Q(
        multiregimpl38_regs0) );
  dfnrq1 multiregimpl40_regs0_reg ( .D(la_input[37]), .CP(n2367), .Q(
        multiregimpl40_regs0) );
  dfnrq1 multiregimpl41_regs0_reg ( .D(la_input[38]), .CP(n2368), .Q(
        multiregimpl41_regs0) );
  dfnrq1 multiregimpl42_regs0_reg ( .D(la_input[39]), .CP(n2352), .Q(
        multiregimpl42_regs0) );
  dfnrq1 multiregimpl43_regs0_reg ( .D(la_input[40]), .CP(n2355), .Q(
        multiregimpl43_regs0) );
  dfnrq1 multiregimpl44_regs0_reg ( .D(la_input[41]), .CP(n2368), .Q(
        multiregimpl44_regs0) );
  dfnrq1 multiregimpl49_regs0_reg ( .D(la_input[46]), .CP(n2352), .Q(
        multiregimpl49_regs0) );
  dfnrq1 multiregimpl45_regs0_reg ( .D(la_input[42]), .CP(n2357), .Q(
        multiregimpl45_regs0) );
  dfnrq1 multiregimpl47_regs0_reg ( .D(la_input[44]), .CP(n2365), .Q(
        multiregimpl47_regs0) );
  dfnrq1 multiregimpl46_regs0_reg ( .D(la_input[43]), .CP(n2369), .Q(
        multiregimpl46_regs0) );
  dfnrq1 multiregimpl48_regs0_reg ( .D(la_input[45]), .CP(n2364), .Q(
        multiregimpl48_regs0) );
  dfnrq1 multiregimpl50_regs0_reg ( .D(la_input[47]), .CP(n2353), .Q(
        multiregimpl50_regs0) );
  dfnrq1 multiregimpl51_regs0_reg ( .D(la_input[48]), .CP(n2355), .Q(
        multiregimpl51_regs0) );
  dfnrq1 multiregimpl52_regs0_reg ( .D(la_input[49]), .CP(n2368), .Q(
        multiregimpl52_regs0) );
  dfnrq1 multiregimpl53_regs0_reg ( .D(la_input[50]), .CP(n2357), .Q(
        multiregimpl53_regs0) );
  dfnrq1 multiregimpl54_regs0_reg ( .D(la_input[51]), .CP(n2353), .Q(
        multiregimpl54_regs0) );
  dfnrq1 multiregimpl57_regs0_reg ( .D(la_input[54]), .CP(n2352), .Q(
        multiregimpl57_regs0) );
  dfnrq1 multiregimpl32_regs1_reg ( .D(multiregimpl32_regs0), .CP(n2360), .Q(
        csrbank6_in0_w[29]) );
  dfnrq1 multiregimpl56_regs0_reg ( .D(la_input[53]), .CP(n2364), .Q(
        multiregimpl56_regs0) );
  dfnrq1 multiregimpl55_regs0_reg ( .D(la_input[52]), .CP(n2352), .Q(
        multiregimpl55_regs0) );
  dfnrq1 multiregimpl58_regs0_reg ( .D(la_input[55]), .CP(n2369), .Q(
        multiregimpl58_regs0) );
  dfnrq1 multiregimpl59_regs0_reg ( .D(la_input[56]), .CP(n2368), .Q(
        multiregimpl59_regs0) );
  dfnrq1 multiregimpl60_regs0_reg ( .D(la_input[57]), .CP(n2357), .Q(
        multiregimpl60_regs0) );
  dfnrq1 multiregimpl61_regs0_reg ( .D(la_input[58]), .CP(n2353), .Q(
        multiregimpl61_regs0) );
  dfnrq1 multiregimpl65_regs0_reg ( .D(la_input[62]), .CP(n2365), .Q(
        multiregimpl65_regs0) );
  dfnrq1 multiregimpl63_regs0_reg ( .D(la_input[60]), .CP(n2363), .Q(
        multiregimpl63_regs0) );
  dfnrq1 multiregimpl62_regs0_reg ( .D(la_input[59]), .CP(n2363), .Q(
        multiregimpl62_regs0) );
  dfnrq1 multiregimpl66_regs0_reg ( .D(la_input[63]), .CP(n2367), .Q(
        multiregimpl66_regs0) );
  dfnrq1 multiregimpl64_regs0_reg ( .D(la_input[61]), .CP(n2355), .Q(
        multiregimpl64_regs0) );
  dfnrq1 multiregimpl67_regs0_reg ( .D(la_input[64]), .CP(n2363), .Q(
        multiregimpl67_regs0) );
  dfnrq1 multiregimpl68_regs0_reg ( .D(la_input[65]), .CP(n2352), .Q(
        multiregimpl68_regs0) );
  dfnrq1 multiregimpl69_regs0_reg ( .D(la_input[66]), .CP(n2367), .Q(
        multiregimpl69_regs0) );
  dfnrq1 multiregimpl70_regs0_reg ( .D(la_input[67]), .CP(n2368), .Q(
        multiregimpl70_regs0) );
  dfnrq1 multiregimpl71_regs0_reg ( .D(la_input[68]), .CP(n2370), .Q(
        multiregimpl71_regs0) );
  dfnrq1 multiregimpl72_regs0_reg ( .D(la_input[69]), .CP(n2355), .Q(
        multiregimpl72_regs0) );
  dfnrq1 multiregimpl73_regs0_reg ( .D(la_input[70]), .CP(n2355), .Q(
        multiregimpl73_regs0) );
  dfnrq1 multiregimpl74_regs0_reg ( .D(la_input[71]), .CP(n2370), .Q(
        multiregimpl74_regs0) );
  dfnrq1 multiregimpl75_regs0_reg ( .D(la_input[72]), .CP(n2370), .Q(
        multiregimpl75_regs0) );
  dfnrq1 multiregimpl76_regs0_reg ( .D(la_input[73]), .CP(n2352), .Q(
        multiregimpl76_regs0) );
  dfnrq1 multiregimpl77_regs0_reg ( .D(la_input[74]), .CP(n2362), .Q(
        multiregimpl77_regs0) );
  dfnrq1 multiregimpl78_regs0_reg ( .D(la_input[75]), .CP(n2353), .Q(
        multiregimpl78_regs0) );
  dfnrq1 multiregimpl79_regs0_reg ( .D(la_input[76]), .CP(n2359), .Q(
        multiregimpl79_regs0) );
  dfnrq1 multiregimpl82_regs0_reg ( .D(la_input[79]), .CP(n2368), .Q(
        multiregimpl82_regs0) );
  dfnrq1 multiregimpl81_regs0_reg ( .D(la_input[78]), .CP(n2367), .Q(
        multiregimpl81_regs0) );
  dfnrq1 multiregimpl80_regs0_reg ( .D(la_input[77]), .CP(n2358), .Q(
        multiregimpl80_regs0) );
  dfnrq1 multiregimpl85_regs0_reg ( .D(la_input[82]), .CP(n2362), .Q(
        multiregimpl85_regs0) );
  dfnrq1 multiregimpl84_regs0_reg ( .D(la_input[81]), .CP(n2352), .Q(
        multiregimpl84_regs0) );
  dfnrq1 multiregimpl83_regs0_reg ( .D(la_input[80]), .CP(n2370), .Q(
        multiregimpl83_regs0) );
  dfnrq1 multiregimpl86_regs0_reg ( .D(la_input[83]), .CP(n2368), .Q(
        multiregimpl86_regs0) );
  dfnrq1 multiregimpl87_regs0_reg ( .D(la_input[84]), .CP(n2367), .Q(
        multiregimpl87_regs0) );
  dfnrq1 multiregimpl88_regs0_reg ( .D(la_input[85]), .CP(n2358), .Q(
        multiregimpl88_regs0) );
  dfnrq1 multiregimpl89_regs0_reg ( .D(la_input[86]), .CP(n2367), .Q(
        multiregimpl89_regs0) );
  dfnrq1 multiregimpl90_regs0_reg ( .D(la_input[87]), .CP(n2353), .Q(
        multiregimpl90_regs0) );
  dfnrq1 multiregimpl91_regs0_reg ( .D(la_input[88]), .CP(n2352), .Q(
        multiregimpl91_regs0) );
  dfnrq1 multiregimpl92_regs0_reg ( .D(la_input[89]), .CP(n2362), .Q(
        multiregimpl92_regs0) );
  dfnrq1 multiregimpl93_regs0_reg ( .D(la_input[90]), .CP(n2368), .Q(
        multiregimpl93_regs0) );
  dfnrq1 multiregimpl94_regs0_reg ( .D(la_input[91]), .CP(n2357), .Q(
        multiregimpl94_regs0) );
  dfnrq1 multiregimpl95_regs0_reg ( .D(la_input[92]), .CP(n2357), .Q(
        multiregimpl95_regs0) );
  dfnrq1 multiregimpl96_regs0_reg ( .D(la_input[93]), .CP(n2370), .Q(
        multiregimpl96_regs0) );
  dfnrq1 multiregimpl97_regs0_reg ( .D(la_input[94]), .CP(n2359), .Q(
        multiregimpl97_regs0) );
  dfnrq1 multiregimpl98_regs0_reg ( .D(la_input[95]), .CP(n2354), .Q(
        multiregimpl98_regs0) );
  dfnrq1 multiregimpl99_regs0_reg ( .D(la_input[96]), .CP(n2357), .Q(
        multiregimpl99_regs0) );
  dfnrq1 multiregimpl100_regs0_reg ( .D(la_input[97]), .CP(n2367), .Q(
        multiregimpl100_regs0) );
  dfnrq1 multiregimpl101_regs0_reg ( .D(la_input[98]), .CP(n2355), .Q(
        multiregimpl101_regs0) );
  dfnrq1 multiregimpl102_regs0_reg ( .D(la_input[99]), .CP(n2352), .Q(
        multiregimpl102_regs0) );
  dfnrq1 multiregimpl103_regs0_reg ( .D(la_input[100]), .CP(n2354), .Q(
        multiregimpl103_regs0) );
  dfnrq1 multiregimpl104_regs0_reg ( .D(la_input[101]), .CP(n2370), .Q(
        multiregimpl104_regs0) );
  dfnrq1 multiregimpl105_regs0_reg ( .D(la_input[102]), .CP(n2370), .Q(
        multiregimpl105_regs0) );
  dfnrq1 multiregimpl106_regs0_reg ( .D(la_input[103]), .CP(n2354), .Q(
        multiregimpl106_regs0) );
  dfnrq1 multiregimpl107_regs0_reg ( .D(la_input[104]), .CP(n2354), .Q(
        multiregimpl107_regs0) );
  dfnrq1 multiregimpl108_regs0_reg ( .D(la_input[105]), .CP(n2367), .Q(
        multiregimpl108_regs0) );
  dfnrq1 multiregimpl109_regs0_reg ( .D(la_input[106]), .CP(n2360), .Q(
        multiregimpl109_regs0) );
  dfnrq1 multiregimpl110_regs0_reg ( .D(la_input[107]), .CP(n2368), .Q(
        multiregimpl110_regs0) );
  dfnrq1 multiregimpl111_regs0_reg ( .D(la_input[108]), .CP(n2364), .Q(
        multiregimpl111_regs0) );
  dfnrq1 multiregimpl112_regs0_reg ( .D(la_input[109]), .CP(n2363), .Q(
        multiregimpl112_regs0) );
  dfnrq1 multiregimpl113_regs0_reg ( .D(la_input[110]), .CP(n2355), .Q(
        multiregimpl113_regs0) );
  dfnrq1 multiregimpl114_regs0_reg ( .D(la_input[111]), .CP(n2352), .Q(
        multiregimpl114_regs0) );
  dfnrq1 multiregimpl31_regs1_reg ( .D(multiregimpl31_regs0), .CP(n2353), .Q(
        csrbank6_in0_w[28]) );
  dfnrq1 multiregimpl116_regs0_reg ( .D(la_input[113]), .CP(n2367), .Q(
        multiregimpl116_regs0) );
  dfnrq1 multiregimpl117_regs0_reg ( .D(la_input[114]), .CP(n2360), .Q(
        multiregimpl117_regs0) );
  dfnrq1 multiregimpl115_regs0_reg ( .D(la_input[112]), .CP(n2354), .Q(
        multiregimpl115_regs0) );
  dfnrq1 multiregimpl118_regs0_reg ( .D(la_input[115]), .CP(n2352), .Q(
        multiregimpl118_regs0) );
  dfnrq1 multiregimpl119_regs0_reg ( .D(la_input[116]), .CP(n2355), .Q(
        multiregimpl119_regs0) );
  dfnrq1 multiregimpl120_regs0_reg ( .D(la_input[117]), .CP(n2363), .Q(
        multiregimpl120_regs0) );
  dfnrq1 multiregimpl122_regs0_reg ( .D(la_input[119]), .CP(n2368), .Q(
        multiregimpl122_regs0) );
  dfnrq1 multiregimpl121_regs0_reg ( .D(la_input[118]), .CP(n2355), .Q(
        multiregimpl121_regs0) );
  dfnrq1 multiregimpl123_regs0_reg ( .D(la_input[120]), .CP(n2367), .Q(
        multiregimpl123_regs0) );
  dfnrq1 multiregimpl124_regs0_reg ( .D(la_input[121]), .CP(n2360), .Q(
        multiregimpl124_regs0) );
  dfnrq1 multiregimpl125_regs0_reg ( .D(la_input[122]), .CP(n2352), .Q(
        multiregimpl125_regs0) );
  dfnrq1 multiregimpl126_regs0_reg ( .D(la_input[123]), .CP(n2362), .Q(
        multiregimpl126_regs0) );
  dfnrq1 multiregimpl127_regs0_reg ( .D(la_input[124]), .CP(n2362), .Q(
        multiregimpl127_regs0) );
  dfnrq1 multiregimpl128_regs0_reg ( .D(la_input[125]), .CP(n2354), .Q(
        multiregimpl128_regs0) );
  dfnrq1 multiregimpl129_regs0_reg ( .D(la_input[126]), .CP(n2364), .Q(
        multiregimpl129_regs0) );
  dfnrq1 multiregimpl130_regs0_reg ( .D(la_input[127]), .CP(n2369), .Q(
        multiregimpl130_regs0) );
  dfnrq1 multiregimpl131_regs0_reg ( .D(user_irq[0]), .CP(n2358), .Q(
        multiregimpl131_regs0) );
  dfnrq1 multiregimpl133_regs0_reg ( .D(user_irq[2]), .CP(n2369), .Q(
        multiregimpl133_regs0) );
  dfnrq1 multiregimpl132_regs0_reg ( .D(user_irq[1]), .CP(n2353), .Q(
        multiregimpl132_regs0) );
  dfnrq1 multiregimpl134_regs0_reg ( .D(user_irq[3]), .CP(n2364), .Q(
        multiregimpl134_regs0) );
  dfnrq1 multiregimpl135_regs0_reg ( .D(user_irq[4]), .CP(n2360), .Q(
        multiregimpl135_regs0) );
  dfnrq1 multiregimpl136_regs0_reg ( .D(user_irq[5]), .CP(n2354), .Q(
        multiregimpl136_regs0) );
  dfnrn1 multiregimpl136_regs1_reg ( .D(multiregimpl136_regs0), .CP(n2355), 
        .QN(n3623) );
  dfnrq1 multiregimpl135_regs1_reg ( .D(multiregimpl135_regs0), .CP(n2355), 
        .Q(csrbank17_in_w) );
  dfnrq1 multiregimpl134_regs1_reg ( .D(multiregimpl134_regs0), .CP(n2369), 
        .Q(csrbank16_in_w) );
  dfnrq1 multiregimpl133_regs1_reg ( .D(multiregimpl133_regs0), .CP(n2358), 
        .Q(csrbank15_in_w) );
  dfnrq1 multiregimpl131_regs1_reg ( .D(multiregimpl131_regs0), .CP(n2353), 
        .Q(csrbank13_in_w) );
  dfnrq1 multiregimpl132_regs1_reg ( .D(multiregimpl132_regs0), .CP(n2363), 
        .Q(csrbank14_in_w) );
  dfnrq1 multiregimpl130_regs1_reg ( .D(multiregimpl130_regs0), .CP(n2358), 
        .Q(csrbank6_in3_w[31]) );
  dfnrq1 multiregimpl129_regs1_reg ( .D(multiregimpl129_regs0), .CP(n2369), 
        .Q(csrbank6_in3_w[30]) );
  dfnrq1 multiregimpl128_regs1_reg ( .D(multiregimpl128_regs0), .CP(n2364), 
        .Q(csrbank6_in3_w[29]) );
  dfnrq1 multiregimpl127_regs1_reg ( .D(multiregimpl127_regs0), .CP(n2367), 
        .Q(csrbank6_in3_w[28]) );
  dfnrq1 multiregimpl126_regs1_reg ( .D(multiregimpl126_regs0), .CP(n2367), 
        .Q(csrbank6_in3_w[27]) );
  dfnrq1 multiregimpl125_regs1_reg ( .D(multiregimpl125_regs0), .CP(n2362), 
        .Q(csrbank6_in3_w[26]) );
  dfnrq1 multiregimpl123_regs1_reg ( .D(multiregimpl123_regs0), .CP(n2360), 
        .Q(csrbank6_in3_w[24]) );
  dfnrq1 multiregimpl124_regs1_reg ( .D(multiregimpl124_regs0), .CP(n2355), 
        .Q(csrbank6_in3_w[25]) );
  dfnrq1 multiregimpl122_regs1_reg ( .D(multiregimpl122_regs0), .CP(n2357), 
        .Q(csrbank6_in3_w[23]) );
  dfnrq1 multiregimpl121_regs1_reg ( .D(multiregimpl121_regs0), .CP(n2365), 
        .Q(csrbank6_in3_w[22]) );
  dfnrq1 multiregimpl120_regs1_reg ( .D(multiregimpl120_regs0), .CP(n2368), 
        .Q(csrbank6_in3_w[21]) );
  dfnrq1 multiregimpl119_regs1_reg ( .D(multiregimpl119_regs0), .CP(n2365), 
        .Q(csrbank6_in3_w[20]) );
  dfnrq1 multiregimpl118_regs1_reg ( .D(multiregimpl118_regs0), .CP(n2362), 
        .Q(csrbank6_in3_w[19]) );
  dfnrq1 multiregimpl117_regs1_reg ( .D(multiregimpl117_regs0), .CP(n2355), 
        .Q(csrbank6_in3_w[18]) );
  dfnrq1 multiregimpl116_regs1_reg ( .D(multiregimpl116_regs0), .CP(n2360), 
        .Q(csrbank6_in3_w[17]) );
  dfnrq1 multiregimpl115_regs1_reg ( .D(multiregimpl115_regs0), .CP(n2364), 
        .Q(csrbank6_in3_w[16]) );
  dfnrq1 multiregimpl114_regs1_reg ( .D(multiregimpl114_regs0), .CP(n2362), 
        .Q(csrbank6_in3_w[15]) );
  dfnrq1 multiregimpl113_regs1_reg ( .D(multiregimpl113_regs0), .CP(n2365), 
        .Q(csrbank6_in3_w[14]) );
  dfnrq1 multiregimpl112_regs1_reg ( .D(multiregimpl112_regs0), .CP(n2368), 
        .Q(csrbank6_in3_w[13]) );
  dfnrq1 multiregimpl111_regs1_reg ( .D(multiregimpl111_regs0), .CP(n2369), 
        .Q(csrbank6_in3_w[12]) );
  dfnrq1 multiregimpl110_regs1_reg ( .D(multiregimpl110_regs0), .CP(n2357), 
        .Q(csrbank6_in3_w[11]) );
  dfnrq1 multiregimpl109_regs1_reg ( .D(multiregimpl109_regs0), .CP(n2355), 
        .Q(csrbank6_in3_w[10]) );
  dfnrq1 multiregimpl108_regs1_reg ( .D(multiregimpl108_regs0), .CP(n2360), 
        .Q(csrbank6_in3_w[9]) );
  dfnrq1 multiregimpl107_regs1_reg ( .D(multiregimpl107_regs0), .CP(n2364), 
        .Q(csrbank6_in3_w[8]) );
  dfnrq1 multiregimpl106_regs1_reg ( .D(multiregimpl106_regs0), .CP(n2364), 
        .Q(csrbank6_in3_w[7]) );
  dfnrq1 multiregimpl105_regs1_reg ( .D(multiregimpl105_regs0), .CP(n2359), 
        .Q(csrbank6_in3_w[6]) );
  dfnrq1 multiregimpl104_regs1_reg ( .D(multiregimpl104_regs0), .CP(n2359), 
        .Q(csrbank6_in3_w[5]) );
  dfnrq1 multiregimpl102_regs1_reg ( .D(multiregimpl102_regs0), .CP(n2362), 
        .Q(csrbank6_in3_w[3]) );
  dfnrq1 multiregimpl103_regs1_reg ( .D(multiregimpl103_regs0), .CP(n2364), 
        .Q(csrbank6_in3_w[4]) );
  dfnrq1 multiregimpl101_regs1_reg ( .D(multiregimpl101_regs0), .CP(n2365), 
        .Q(csrbank6_in3_w[2]) );
  dfnrq1 multiregimpl100_regs1_reg ( .D(multiregimpl100_regs0), .CP(n2360), 
        .Q(csrbank6_in3_w[1]) );
  dfnrq1 multiregimpl99_regs1_reg ( .D(multiregimpl99_regs0), .CP(n2352), .Q(
        csrbank6_in3_w[0]) );
  dfnrq1 multiregimpl98_regs1_reg ( .D(multiregimpl98_regs0), .CP(n2364), .Q(
        csrbank6_in2_w[31]) );
  dfnrq1 multiregimpl97_regs1_reg ( .D(multiregimpl97_regs0), .CP(n2354), .Q(
        csrbank6_in2_w[30]) );
  dfnrq1 multiregimpl96_regs1_reg ( .D(multiregimpl96_regs0), .CP(n2359), .Q(
        csrbank6_in2_w[29]) );
  dfnrq1 multiregimpl94_regs1_reg ( .D(multiregimpl94_regs0), .CP(n2352), .Q(
        csrbank6_in2_w[27]) );
  dfnrq1 multiregimpl95_regs1_reg ( .D(multiregimpl95_regs0), .CP(n2352), .Q(
        csrbank6_in2_w[28]) );
  dfnrq1 multiregimpl93_regs1_reg ( .D(multiregimpl93_regs0), .CP(n2357), .Q(
        csrbank6_in2_w[26]) );
  dfnrq1 multiregimpl92_regs1_reg ( .D(multiregimpl92_regs0), .CP(n2367), .Q(
        csrbank6_in2_w[25]) );
  dfnrq1 multiregimpl91_regs1_reg ( .D(multiregimpl91_regs0), .CP(n2362), .Q(
        csrbank6_in2_w[24]) );
  dfnrq1 multiregimpl90_regs1_reg ( .D(multiregimpl90_regs0), .CP(n2363), .Q(
        csrbank6_in2_w[23]) );
  dfnrq1 multiregimpl89_regs1_reg ( .D(multiregimpl89_regs0), .CP(n2360), .Q(
        csrbank6_in2_w[22]) );
  dfnrq1 multiregimpl88_regs1_reg ( .D(multiregimpl88_regs0), .CP(n2353), .Q(
        csrbank6_in2_w[21]) );
  dfnrq1 multiregimpl87_regs1_reg ( .D(multiregimpl87_regs0), .CP(n2360), .Q(
        csrbank6_in2_w[20]) );
  dfnrq1 multiregimpl85_regs1_reg ( .D(multiregimpl85_regs0), .CP(n2367), .Q(
        csrbank6_in2_w[18]) );
  dfnrq1 multiregimpl86_regs1_reg ( .D(multiregimpl86_regs0), .CP(n2357), .Q(
        csrbank6_in2_w[19]) );
  dfnrq1 multiregimpl84_regs1_reg ( .D(multiregimpl84_regs0), .CP(n2362), .Q(
        csrbank6_in2_w[17]) );
  dfnrq1 multiregimpl83_regs1_reg ( .D(multiregimpl83_regs0), .CP(n2359), .Q(
        csrbank6_in2_w[16]) );
  dfnrq1 multiregimpl82_regs1_reg ( .D(multiregimpl82_regs0), .CP(n2357), .Q(
        csrbank6_in2_w[15]) );
  dfnrq1 multiregimpl81_regs1_reg ( .D(multiregimpl81_regs0), .CP(n2360), .Q(
        csrbank6_in2_w[14]) );
  dfnrq1 multiregimpl80_regs1_reg ( .D(multiregimpl80_regs0), .CP(n2353), .Q(
        csrbank6_in2_w[13]) );
  dfnrq1 multiregimpl79_regs1_reg ( .D(multiregimpl79_regs0), .CP(n2354), .Q(
        csrbank6_in2_w[12]) );
  dfnrq1 multiregimpl77_regs1_reg ( .D(multiregimpl77_regs0), .CP(n2367), .Q(
        csrbank6_in2_w[10]) );
  dfnrq1 multiregimpl78_regs1_reg ( .D(multiregimpl78_regs0), .CP(n2363), .Q(
        csrbank6_in2_w[11]) );
  dfnrq1 multiregimpl76_regs1_reg ( .D(multiregimpl76_regs0), .CP(n2362), .Q(
        csrbank6_in2_w[9]) );
  dfnrq1 multiregimpl75_regs1_reg ( .D(multiregimpl75_regs0), .CP(n2359), .Q(
        csrbank6_in2_w[8]) );
  dfnrq1 multiregimpl74_regs1_reg ( .D(multiregimpl74_regs0), .CP(n2359), .Q(
        csrbank6_in2_w[7]) );
  dfnrq1 multiregimpl73_regs1_reg ( .D(multiregimpl73_regs0), .CP(n2365), .Q(
        csrbank6_in2_w[6]) );
  dfnrq1 multiregimpl72_regs1_reg ( .D(multiregimpl72_regs0), .CP(n2365), .Q(
        csrbank6_in2_w[5]) );
  dfnrq1 multiregimpl70_regs1_reg ( .D(multiregimpl70_regs0), .CP(n2357), .Q(
        csrbank6_in2_w[3]) );
  dfnrq1 multiregimpl71_regs1_reg ( .D(multiregimpl71_regs0), .CP(n2359), .Q(
        csrbank6_in2_w[4]) );
  dfnrq1 multiregimpl69_regs1_reg ( .D(multiregimpl69_regs0), .CP(n2360), .Q(
        csrbank6_in2_w[2]) );
  dfnrq1 multiregimpl68_regs1_reg ( .D(multiregimpl68_regs0), .CP(n2362), .Q(
        csrbank6_in2_w[1]) );
  dfnrq1 multiregimpl67_regs1_reg ( .D(multiregimpl67_regs0), .CP(n2368), .Q(
        csrbank6_in2_w[0]) );
  dfnrq1 multiregimpl66_regs1_reg ( .D(multiregimpl66_regs0), .CP(n2360), .Q(
        csrbank6_in1_w[31]) );
  dfnrq1 multiregimpl65_regs1_reg ( .D(multiregimpl65_regs0), .CP(n2370), .Q(
        csrbank6_in1_w[30]) );
  dfnrq1 multiregimpl63_regs1_reg ( .D(multiregimpl63_regs0), .CP(n2368), .Q(
        csrbank6_in1_w[28]) );
  dfnrq1 multiregimpl64_regs1_reg ( .D(multiregimpl64_regs0), .CP(n2365), .Q(
        csrbank6_in1_w[29]) );
  dfnrq1 multiregimpl62_regs1_reg ( .D(multiregimpl62_regs0), .CP(n2368), .Q(
        csrbank6_in1_w[27]) );
  dfnrq1 multiregimpl61_regs1_reg ( .D(multiregimpl61_regs0), .CP(n2363), .Q(
        csrbank6_in1_w[26]) );
  dfnrq1 multiregimpl60_regs1_reg ( .D(multiregimpl60_regs0), .CP(n2352), .Q(
        csrbank6_in1_w[25]) );
  dfnrq1 multiregimpl59_regs1_reg ( .D(multiregimpl59_regs0), .CP(n2357), .Q(
        csrbank6_in1_w[24]) );
  dfnrq1 multiregimpl58_regs1_reg ( .D(multiregimpl58_regs0), .CP(n2358), .Q(
        csrbank6_in1_w[23]) );
  dfnrq1 multiregimpl56_regs1_reg ( .D(multiregimpl56_regs0), .CP(n2369), .Q(
        csrbank6_in1_w[21]) );
  dfnrq1 multiregimpl57_regs1_reg ( .D(multiregimpl57_regs0), .CP(n2362), .Q(
        csrbank6_in1_w[22]) );
  dfnrq1 multiregimpl55_regs1_reg ( .D(multiregimpl55_regs0), .CP(n2362), .Q(
        csrbank6_in1_w[20]) );
  dfnrq1 multiregimpl54_regs1_reg ( .D(multiregimpl54_regs0), .CP(n2363), .Q(
        csrbank6_in1_w[19]) );
  dfnrq1 multiregimpl53_regs1_reg ( .D(multiregimpl53_regs0), .CP(n2352), .Q(
        csrbank6_in1_w[18]) );
  dfnrq1 multiregimpl52_regs1_reg ( .D(multiregimpl52_regs0), .CP(n2357), .Q(
        csrbank6_in1_w[17]) );
  dfnrq1 multiregimpl51_regs1_reg ( .D(multiregimpl51_regs0), .CP(n2365), .Q(
        csrbank6_in1_w[16]) );
  dfnrq1 multiregimpl49_regs1_reg ( .D(multiregimpl49_regs0), .CP(n2362), .Q(
        csrbank6_in1_w[14]) );
  dfnrq1 multiregimpl50_regs1_reg ( .D(multiregimpl50_regs0), .CP(n2363), .Q(
        csrbank6_in1_w[15]) );
  dfnrq1 multiregimpl48_regs1_reg ( .D(multiregimpl48_regs0), .CP(n2369), .Q(
        csrbank6_in1_w[13]) );
  dfnrq1 multiregimpl47_regs1_reg ( .D(multiregimpl47_regs0), .CP(n2370), .Q(
        csrbank6_in1_w[12]) );
  dfnrq1 multiregimpl46_regs1_reg ( .D(multiregimpl46_regs0), .CP(n2358), .Q(
        csrbank6_in1_w[11]) );
  dfnrq1 multiregimpl45_regs1_reg ( .D(multiregimpl45_regs0), .CP(n2352), .Q(
        csrbank6_in1_w[10]) );
  dfnrq1 multiregimpl44_regs1_reg ( .D(multiregimpl44_regs0), .CP(n2357), .Q(
        csrbank6_in1_w[9]) );
  dfnrq1 multiregimpl42_regs1_reg ( .D(multiregimpl42_regs0), .CP(n2362), .Q(
        csrbank6_in1_w[7]) );
  dfnrq1 multiregimpl43_regs1_reg ( .D(multiregimpl43_regs0), .CP(n2365), .Q(
        csrbank6_in1_w[8]) );
  dfnrq1 multiregimpl41_regs1_reg ( .D(multiregimpl41_regs0), .CP(n2357), .Q(
        csrbank6_in1_w[6]) );
  dfnrq1 multiregimpl40_regs1_reg ( .D(multiregimpl40_regs0), .CP(n2360), .Q(
        csrbank6_in1_w[5]) );
  dfnrq1 multiregimpl39_regs1_reg ( .D(multiregimpl39_regs0), .CP(n2365), .Q(
        csrbank6_in1_w[4]) );
  dfnrq1 multiregimpl38_regs1_reg ( .D(multiregimpl38_regs0), .CP(n2363), .Q(
        csrbank6_in1_w[3]) );
  dfnrq1 multiregimpl37_regs1_reg ( .D(multiregimpl37_regs0), .CP(n2363), .Q(
        csrbank6_in1_w[2]) );
  dfnrq1 multiregimpl36_regs1_reg ( .D(multiregimpl36_regs0), .CP(n2358), .Q(
        csrbank6_in1_w[1]) );
  dfnrq1 multiregimpl35_regs1_reg ( .D(multiregimpl35_regs0), .CP(n2353), .Q(
        csrbank6_in1_w[0]) );
  dfnrq1 multiregimpl34_regs1_reg ( .D(multiregimpl34_regs0), .CP(n2363), .Q(
        csrbank6_in0_w[31]) );
  dfnrq1 multiregimpl30_regs1_reg ( .D(multiregimpl30_regs0), .CP(n2353), .Q(
        csrbank6_in0_w[27]) );
  dfnrq1 multiregimpl22_regs0_reg ( .D(la_input[19]), .CP(n2369), .Q(
        multiregimpl22_regs0) );
  dfnrq1 multiregimpl21_regs0_reg ( .D(la_input[18]), .CP(n2363), .Q(
        multiregimpl21_regs0) );
  dfnrq1 mgmtsoc_zero_trigger_d_reg ( .D(N5394), .CP(n2359), .Q(
        mgmtsoc_zero_trigger_d) );
  dfnrq1 multiregimpl28_regs0_reg ( .D(la_input[25]), .CP(n2363), .Q(
        multiregimpl28_regs0) );
  dfnrq1 multiregimpl29_regs0_reg ( .D(la_input[26]), .CP(n2369), .Q(
        multiregimpl29_regs0) );
  dfnrq1 multiregimpl26_regs0_reg ( .D(la_input[23]), .CP(n2354), .Q(
        multiregimpl26_regs0) );
  dfnrq1 multiregimpl25_regs0_reg ( .D(la_input[22]), .CP(n2368), .Q(
        multiregimpl25_regs0) );
  dfnrq1 multiregimpl21_regs1_reg ( .D(multiregimpl21_regs0), .CP(n2368), .Q(
        csrbank6_in0_w[18]) );
  dfnrq1 multiregimpl22_regs1_reg ( .D(multiregimpl22_regs0), .CP(n2358), .Q(
        csrbank6_in0_w[19]) );
  dfnrq1 multiregimpl25_regs1_reg ( .D(multiregimpl25_regs0), .CP(n2357), .Q(
        csrbank6_in0_w[22]) );
  dfnrq1 multiregimpl26_regs1_reg ( .D(multiregimpl26_regs0), .CP(n2364), .Q(
        csrbank6_in0_w[23]) );
  dfnrq1 multiregimpl29_regs1_reg ( .D(multiregimpl29_regs0), .CP(n2358), .Q(
        csrbank6_in0_w[26]) );
  dfnrq1 multiregimpl28_regs1_reg ( .D(multiregimpl28_regs0), .CP(n2368), .Q(
        csrbank6_in0_w[25]) );
  dfnrq1 multiregimpl27_regs0_reg ( .D(la_input[24]), .CP(n2353), .Q(
        multiregimpl27_regs0) );
  dfnrq1 multiregimpl27_regs1_reg ( .D(multiregimpl27_regs0), .CP(n2363), .Q(
        csrbank6_in0_w[24]) );
  dfnrq1 multiregimpl9_regs0_reg ( .D(la_input[6]), .CP(n2354), .Q(
        multiregimpl9_regs0) );
  dfnrq1 multiregimpl9_regs1_reg ( .D(multiregimpl9_regs0), .CP(n2364), .Q(
        csrbank6_in0_w[6]) );
  dfnrq1 multiregimpl10_regs0_reg ( .D(la_input[7]), .CP(n2369), .Q(
        multiregimpl10_regs0) );
  dfnrq1 multiregimpl10_regs1_reg ( .D(multiregimpl10_regs0), .CP(n2358), .Q(
        csrbank6_in0_w[7]) );
  dfnrq1 multiregimpl11_regs0_reg ( .D(la_input[8]), .CP(n2367), .Q(
        multiregimpl11_regs0) );
  dfnrq1 multiregimpl11_regs1_reg ( .D(multiregimpl11_regs0), .CP(n2360), .Q(
        csrbank6_in0_w[8]) );
  dfnrq1 multiregimpl12_regs0_reg ( .D(la_input[9]), .CP(n2353), .Q(
        multiregimpl12_regs0) );
  dfnrq1 multiregimpl12_regs1_reg ( .D(multiregimpl12_regs0), .CP(n2363), .Q(
        csrbank6_in0_w[9]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[31]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[31]), .CP(n2355), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[31]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[30]), .CP(n2360), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[30]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[29]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[29]), .CP(n2367), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[29]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[28]), .CP(n2362), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[28]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[27]), .CP(n2352), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[27]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[26]), .CP(n2357), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[26]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[25]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[25]), .CP(n2368), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[25]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[24]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[24]), .CP(n2363), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[24]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[23]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[23]), .CP(n2353), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[23]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[22]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[22]), .CP(n2358), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[22]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[21]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[21]), .CP(n2369), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[21]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[20]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[20]), .CP(n2364), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[20]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[19]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[19]), .CP(n2354), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[19]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[18]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[18]), .CP(n2359), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[18]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[17]), .CP(n2370), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[17]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[16]), .CP(n2365), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[16]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[15]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[15]), .CP(n2355), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[15]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[14]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[14]), .CP(n2360), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[14]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[13]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[13]), .CP(n2367), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[13]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[12]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[12]), .CP(n2362), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[12]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[11]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[11]), .CP(n2352), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[11]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[10]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[10]), .CP(n2357), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[10]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[9]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[9]), .CP(n2368), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[9]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[8]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[8]), .CP(n2363), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[8]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[7]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[7]), .CP(n2353), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[7]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[6]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[6]), .CP(n2358), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[6]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[5]), .CP(n2369), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[5]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[4]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[4]), .CP(n2364), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[4]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[3]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[3]), .CP(n2354), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[3]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[2]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[2]), .CP(n2359), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[2]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[1]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[1]), .CP(n2370), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[1]) );
  dfnrq1 \mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]  ( .D(
        mgmtsoc_vexriscv_o_rsp_data[0]), .CP(n2365), .Q(
        mgmtsoc_vexriscv_debug_bus_dat_r[0]) );
  dfnrq1 multiregimpl6_regs0_reg ( .D(la_input[3]), .CP(n2369), .Q(
        multiregimpl6_regs0) );
  dfnrq1 multiregimpl6_regs1_reg ( .D(multiregimpl6_regs0), .CP(n2358), .Q(
        csrbank6_in0_w[3]) );
  dfnrq1 multiregimpl7_regs0_reg ( .D(la_input[4]), .CP(n2367), .Q(
        multiregimpl7_regs0) );
  dfnrq1 multiregimpl7_regs1_reg ( .D(multiregimpl7_regs0), .CP(n2360), .Q(
        csrbank6_in0_w[4]) );
  dfnrq1 multiregimpl4_regs0_reg ( .D(la_input[1]), .CP(n2355), .Q(
        multiregimpl4_regs0) );
  dfnrq1 multiregimpl4_regs1_reg ( .D(multiregimpl4_regs0), .CP(n2365), .Q(
        csrbank6_in0_w[1]) );
  dfnrq1 multiregimpl8_regs0_reg ( .D(la_input[5]), .CP(n2352), .Q(
        multiregimpl8_regs0) );
  dfnrq1 multiregimpl8_regs1_reg ( .D(multiregimpl8_regs0), .CP(n2362), .Q(
        csrbank6_in0_w[5]) );
  dfnrq1 multiregimpl24_regs0_reg ( .D(la_input[21]), .CP(n2359), .Q(
        multiregimpl24_regs0) );
  dfnrq1 multiregimpl24_regs1_reg ( .D(multiregimpl24_regs0), .CP(n2354), .Q(
        csrbank6_in0_w[21]) );
  dfnrq1 multiregimpl23_regs0_reg ( .D(la_input[20]), .CP(n2368), .Q(
        multiregimpl23_regs0) );
  dfnrq1 multiregimpl23_regs1_reg ( .D(multiregimpl23_regs0), .CP(n2357), .Q(
        csrbank6_in0_w[20]) );
  dfnrq1 multiregimpl13_regs0_reg ( .D(la_input[10]), .CP(n2363), .Q(
        multiregimpl13_regs0) );
  dfnrq1 multiregimpl13_regs1_reg ( .D(multiregimpl13_regs0), .CP(n2368), .Q(
        csrbank6_in0_w[10]) );
  dfnrq1 multiregimpl14_regs0_reg ( .D(la_input[11]), .CP(n2354), .Q(
        multiregimpl14_regs0) );
  dfnrq1 multiregimpl14_regs1_reg ( .D(multiregimpl14_regs0), .CP(n2364), .Q(
        csrbank6_in0_w[11]) );
  dfnrq1 multiregimpl1_regs0_reg ( .D(dbg_uart_dbg_uart_rx), .CP(n2360), .Q(
        multiregimpl1_regs0) );
  dfnrq1 multiregimpl1_regs1_reg ( .D(multiregimpl1_regs0), .CP(n2355), .Q(
        dbg_uart_rx_rx) );
  dfnrq1 multiregimpl0_regs0_reg ( .D(sys_uart_rx), .CP(n2367), .Q(
        multiregimpl0_regs0) );
  dfnrq1 multiregimpl0_regs1_reg ( .D(multiregimpl0_regs0), .CP(n2360), .Q(
        uart_phy_rx_rx) );
  dfnrq1 multiregimpl3_regs0_reg ( .D(la_input[0]), .CP(n2364), .Q(
        multiregimpl3_regs0) );
  dfnrq1 multiregimpl3_regs1_reg ( .D(multiregimpl3_regs0), .CP(n2369), .Q(
        csrbank6_in0_w[0]) );
  dfnrq1 multiregimpl2_regs0_reg ( .D(gpio_in_pad), .CP(n2370), .Q(
        multiregimpl2_regs0) );
  dfnrq1 multiregimpl2_regs1_reg ( .D(multiregimpl2_regs0), .CP(n2359), .Q(
        csrbank5_in_w) );
  dfnrq1 multiregimpl15_regs0_reg ( .D(la_input[12]), .CP(n2360), .Q(
        multiregimpl15_regs0) );
  dfnrq1 multiregimpl15_regs1_reg ( .D(multiregimpl15_regs0), .CP(n2355), .Q(
        csrbank6_in0_w[12]) );
  dfnrq1 multiregimpl16_regs0_reg ( .D(la_input[13]), .CP(n2359), .Q(
        multiregimpl16_regs0) );
  dfnrq1 multiregimpl16_regs1_reg ( .D(multiregimpl16_regs0), .CP(n2354), .Q(
        csrbank6_in0_w[13]) );
  dfnrq1 multiregimpl17_regs0_reg ( .D(la_input[14]), .CP(n2368), .Q(
        multiregimpl17_regs0) );
  dfnrq1 multiregimpl17_regs1_reg ( .D(multiregimpl17_regs0), .CP(n2357), .Q(
        csrbank6_in0_w[14]) );
  dfnrq1 multiregimpl18_regs0_reg ( .D(la_input[15]), .CP(n2369), .Q(
        multiregimpl18_regs0) );
  dfnrq1 multiregimpl18_regs1_reg ( .D(multiregimpl18_regs0), .CP(n2358), .Q(
        csrbank6_in0_w[15]) );
  dfnrq1 multiregimpl19_regs0_reg ( .D(la_input[16]), .CP(n2367), .Q(
        multiregimpl19_regs0) );
  dfnrq1 multiregimpl19_regs1_reg ( .D(multiregimpl19_regs0), .CP(n2360), .Q(
        csrbank6_in0_w[16]) );
  dfnrq1 multiregimpl20_regs0_reg ( .D(la_input[17]), .CP(n2353), .Q(
        multiregimpl20_regs0) );
  dfnrq1 multiregimpl20_regs1_reg ( .D(multiregimpl20_regs0), .CP(n2363), .Q(
        csrbank6_in0_w[17]) );
  dfnrq1 multiregimpl5_regs0_reg ( .D(la_input[2]), .CP(n2370), .Q(
        multiregimpl5_regs0) );
  dfnrq1 multiregimpl5_regs1_reg ( .D(multiregimpl5_regs0), .CP(n2359), .Q(
        csrbank6_in0_w[2]) );
  dfnrq1 int_rst_reg ( .D(core_rst), .CP(n2365), .Q(sys_rst) );
  dfnrq1 mgmtsoc_vexriscv_reset_debug_logic_reg ( .D(N5281), .CP(n2354), .Q(
        mgmtsoc_vexriscv_reset_debug_logic) );
  dfnrq1 mgmtsoc_vexriscv_debug_reset_reg ( .D(N5235), .CP(n2364), .Q(
        mgmtsoc_vexriscv_debug_reset) );
  dfnrq1 uart_phy_rx_rx_d_reg ( .D(N5704), .CP(n2370), .Q(uart_phy_rx_rx_d) );
  dfnrq1 dbg_uart_rx_rx_d_reg ( .D(N5758), .CP(n2365), .Q(dbg_uart_rx_rx_d) );
  dfnrq1 gpioin0_gpioin0_in_pads_n_d_reg ( .D(N6204), .CP(n2363), .Q(
        gpioin0_gpioin0_in_pads_n_d) );
  dfnrq1 gpioin1_gpioin1_in_pads_n_d_reg ( .D(N6212), .CP(n2368), .Q(
        gpioin1_gpioin1_in_pads_n_d) );
  dfnrq1 gpioin2_gpioin2_in_pads_n_d_reg ( .D(N6220), .CP(n2353), .Q(
        gpioin2_gpioin2_in_pads_n_d) );
  dfnrq1 gpioin3_gpioin3_in_pads_n_d_reg ( .D(N6228), .CP(n2358), .Q(
        gpioin3_gpioin3_in_pads_n_d) );
  dfnrq1 gpioin4_gpioin4_in_pads_n_d_reg ( .D(N6236), .CP(n2365), .Q(
        gpioin4_gpioin4_in_pads_n_d) );
  dfnrq1 gpioin5_gpioin5_in_pads_n_d_reg ( .D(N6244), .CP(n2364), .Q(
        gpioin5_gpioin5_in_pads_n_d) );
  dfnrq1 mgmtsoc_vexriscv_dbus_err_reg ( .D(n5075), .CP(n2358), .Q(
        mgmtsoc_vexriscv_dbus_err) );
  dfnrq1 mgmtsoc_vexriscv_ibus_err_reg ( .D(n5076), .CP(n2369), .Q(
        mgmtsoc_vexriscv_ibus_err) );
  dfnrq1 rs232phy_rs232phyrx_state_reg ( .D(n5074), .CP(n2353), .Q(
        rs232phy_rs232phyrx_state) );
  dfnrq1 \uart_phy_rx_phase_reg[31]  ( .D(N3670), .CP(n2359), .Q(
        uart_phy_rx_phase[31]) );
  dfnrq1 \uart_phy_rx_phase_reg[0]  ( .D(N3639), .CP(n2352), .Q(
        uart_phy_rx_phase[0]) );
  dfnrq1 \uart_phy_rx_phase_reg[1]  ( .D(N3640), .CP(n2357), .Q(
        uart_phy_rx_phase[1]) );
  dfnrq1 \uart_phy_rx_phase_reg[2]  ( .D(N3641), .CP(n2368), .Q(
        uart_phy_rx_phase[2]) );
  dfnrq1 \uart_phy_rx_phase_reg[3]  ( .D(N3642), .CP(n2363), .Q(
        uart_phy_rx_phase[3]) );
  dfnrq1 \uart_phy_rx_phase_reg[4]  ( .D(N3643), .CP(n2353), .Q(
        uart_phy_rx_phase[4]) );
  dfnrq1 \uart_phy_rx_phase_reg[5]  ( .D(N3644), .CP(n2363), .Q(
        uart_phy_rx_phase[5]) );
  dfnrq1 \uart_phy_rx_phase_reg[6]  ( .D(N3645), .CP(n2368), .Q(
        uart_phy_rx_phase[6]) );
  dfnrq1 \uart_phy_rx_phase_reg[7]  ( .D(N3646), .CP(n2357), .Q(
        uart_phy_rx_phase[7]) );
  dfnrq1 \uart_phy_rx_phase_reg[8]  ( .D(N3647), .CP(n2352), .Q(
        uart_phy_rx_phase[8]) );
  dfnrq1 \uart_phy_rx_phase_reg[9]  ( .D(N3648), .CP(n2362), .Q(
        uart_phy_rx_phase[9]) );
  dfnrq1 \uart_phy_rx_phase_reg[10]  ( .D(N3649), .CP(n2367), .Q(
        uart_phy_rx_phase[10]) );
  dfnrq1 \uart_phy_rx_phase_reg[11]  ( .D(N3650), .CP(n2360), .Q(
        uart_phy_rx_phase[11]) );
  dfnrq1 \uart_phy_rx_phase_reg[12]  ( .D(N3651), .CP(n2355), .Q(
        uart_phy_rx_phase[12]) );
  dfnrq1 \uart_phy_rx_phase_reg[13]  ( .D(N3652), .CP(n2365), .Q(
        uart_phy_rx_phase[13]) );
  dfnrq1 \uart_phy_rx_phase_reg[14]  ( .D(N3653), .CP(n2370), .Q(
        uart_phy_rx_phase[14]) );
  dfnrq1 \uart_phy_rx_phase_reg[15]  ( .D(N3654), .CP(n2359), .Q(
        uart_phy_rx_phase[15]) );
  dfnrq1 \uart_phy_rx_phase_reg[16]  ( .D(N3655), .CP(n2354), .Q(
        uart_phy_rx_phase[16]) );
  dfnrq1 \uart_phy_rx_phase_reg[17]  ( .D(N3656), .CP(n2364), .Q(
        uart_phy_rx_phase[17]) );
  dfnrq1 \uart_phy_rx_phase_reg[18]  ( .D(N3657), .CP(n2369), .Q(
        uart_phy_rx_phase[18]) );
  dfnrq1 \uart_phy_rx_phase_reg[19]  ( .D(N3658), .CP(n2358), .Q(
        uart_phy_rx_phase[19]) );
  dfnrq1 \uart_phy_rx_phase_reg[20]  ( .D(N3659), .CP(n2353), .Q(
        uart_phy_rx_phase[20]) );
  dfnrq1 \uart_phy_rx_phase_reg[21]  ( .D(N3660), .CP(n2363), .Q(
        uart_phy_rx_phase[21]) );
  dfnrq1 \uart_phy_rx_phase_reg[22]  ( .D(N3661), .CP(n2368), .Q(
        uart_phy_rx_phase[22]) );
  dfnrq1 \uart_phy_rx_phase_reg[23]  ( .D(N3662), .CP(n2357), .Q(
        uart_phy_rx_phase[23]) );
  dfnrq1 \uart_phy_rx_phase_reg[24]  ( .D(N3663), .CP(n2352), .Q(
        uart_phy_rx_phase[24]) );
  dfnrq1 \uart_phy_rx_phase_reg[25]  ( .D(N3664), .CP(n2362), .Q(
        uart_phy_rx_phase[25]) );
  dfnrq1 \uart_phy_rx_phase_reg[26]  ( .D(N3665), .CP(n2367), .Q(
        uart_phy_rx_phase[26]) );
  dfnrq1 \uart_phy_rx_phase_reg[27]  ( .D(N3666), .CP(n2360), .Q(
        uart_phy_rx_phase[27]) );
  dfnrq1 \uart_phy_rx_phase_reg[28]  ( .D(N3667), .CP(n2355), .Q(
        uart_phy_rx_phase[28]) );
  dfnrq1 \uart_phy_rx_phase_reg[29]  ( .D(N3668), .CP(n2365), .Q(
        uart_phy_rx_phase[29]) );
  dfnrq1 \uart_phy_rx_phase_reg[30]  ( .D(N3669), .CP(n2370), .Q(
        uart_phy_rx_phase[30]) );
  dfnrq1 uart_phy_rx_tick_reg ( .D(N5703), .CP(n2354), .Q(uart_phy_rx_tick) );
  dfnrn1 \uart_phy_rx_data_reg[7]  ( .D(n5066), .CP(n2357), .QN(n3348) );
  dfnrn1 \uart_phy_rx_data_reg[6]  ( .D(n5067), .CP(n2352), .QN(n3349) );
  dfnrn1 \uart_phy_rx_data_reg[5]  ( .D(n5068), .CP(n2362), .QN(n3350) );
  dfnrn1 \uart_phy_rx_data_reg[4]  ( .D(n5069), .CP(n2367), .QN(n3351) );
  dfnrn1 \uart_phy_rx_data_reg[3]  ( .D(n5070), .CP(n2360), .QN(n3352) );
  dfnrn1 \uart_phy_rx_data_reg[2]  ( .D(n5071), .CP(n2355), .QN(n3353) );
  dfnrn1 \uart_phy_rx_data_reg[1]  ( .D(n5073), .CP(n2365), .QN(n3354) );
  dfnrn1 \uart_phy_rx_data_reg[0]  ( .D(n5072), .CP(n2370), .QN(n3355) );
  dfnrq1 \uart_phy_rx_count_reg[0]  ( .D(n5064), .CP(n2364), .Q(
        uart_phy_rx_count[0]) );
  dfnrq1 \uart_phy_rx_count_reg[1]  ( .D(n5065), .CP(n2369), .Q(
        uart_phy_rx_count[1]) );
  dfnrq1 \uart_phy_rx_count_reg[2]  ( .D(n5063), .CP(n2358), .Q(
        uart_phy_rx_count[2]) );
  dfnrn1 \uart_phy_rx_count_reg[3]  ( .D(n5062), .CP(n2362), .QN(n3311) );
  dfnrq1 uartwishbonebridge_rs232phyrx_state_reg ( .D(n5061), .CP(n2362), .Q(
        uartwishbonebridge_rs232phyrx_state) );
  dfnrq1 \dbg_uart_rx_phase_reg[0]  ( .D(N5046), .CP(n2367), .Q(
        dbg_uart_rx_phase[0]) );
  dfnrq1 \dbg_uart_rx_phase_reg[1]  ( .D(N5047), .CP(n2360), .Q(
        dbg_uart_rx_phase[1]) );
  dfnrq1 \dbg_uart_rx_phase_reg[2]  ( .D(N5048), .CP(n2355), .Q(
        dbg_uart_rx_phase[2]) );
  dfnrq1 \dbg_uart_rx_phase_reg[3]  ( .D(N5049), .CP(n2365), .Q(
        dbg_uart_rx_phase[3]) );
  dfnrq1 \dbg_uart_rx_phase_reg[4]  ( .D(N5050), .CP(n2370), .Q(
        dbg_uart_rx_phase[4]) );
  dfnrq1 \dbg_uart_rx_phase_reg[5]  ( .D(N5051), .CP(n2359), .Q(
        dbg_uart_rx_phase[5]) );
  dfnrq1 \dbg_uart_rx_phase_reg[6]  ( .D(N5052), .CP(n2354), .Q(
        dbg_uart_rx_phase[6]) );
  dfnrq1 \dbg_uart_rx_phase_reg[7]  ( .D(N5053), .CP(n2364), .Q(
        dbg_uart_rx_phase[7]) );
  dfnrq1 \dbg_uart_rx_phase_reg[8]  ( .D(N5054), .CP(n2369), .Q(
        dbg_uart_rx_phase[8]) );
  dfnrq1 \dbg_uart_rx_phase_reg[9]  ( .D(N5055), .CP(n2358), .Q(
        dbg_uart_rx_phase[9]) );
  dfnrq1 \dbg_uart_rx_phase_reg[10]  ( .D(N5056), .CP(n2353), .Q(
        dbg_uart_rx_phase[10]) );
  dfnrq1 \dbg_uart_rx_phase_reg[11]  ( .D(N5057), .CP(n2363), .Q(
        dbg_uart_rx_phase[11]) );
  dfnrq1 \dbg_uart_rx_phase_reg[12]  ( .D(N5058), .CP(n2368), .Q(
        dbg_uart_rx_phase[12]) );
  dfnrq1 \dbg_uart_rx_phase_reg[13]  ( .D(N5059), .CP(n2357), .Q(
        dbg_uart_rx_phase[13]) );
  dfnrq1 \dbg_uart_rx_phase_reg[14]  ( .D(N5060), .CP(n2352), .Q(
        dbg_uart_rx_phase[14]) );
  dfnrq1 \dbg_uart_rx_phase_reg[15]  ( .D(N5061), .CP(n2362), .Q(
        dbg_uart_rx_phase[15]) );
  dfnrq1 \dbg_uart_rx_phase_reg[16]  ( .D(N5062), .CP(n2367), .Q(
        dbg_uart_rx_phase[16]) );
  dfnrq1 \dbg_uart_rx_phase_reg[17]  ( .D(N5063), .CP(n2360), .Q(
        dbg_uart_rx_phase[17]) );
  dfnrq1 \dbg_uart_rx_phase_reg[18]  ( .D(N5064), .CP(n2355), .Q(
        dbg_uart_rx_phase[18]) );
  dfnrq1 \dbg_uart_rx_phase_reg[19]  ( .D(N5065), .CP(n2365), .Q(
        dbg_uart_rx_phase[19]) );
  dfnrq1 \dbg_uart_rx_phase_reg[20]  ( .D(N5066), .CP(n2370), .Q(
        dbg_uart_rx_phase[20]) );
  dfnrq1 \dbg_uart_rx_phase_reg[21]  ( .D(N5067), .CP(n2359), .Q(
        dbg_uart_rx_phase[21]) );
  dfnrq1 \dbg_uart_rx_phase_reg[22]  ( .D(N5068), .CP(n2354), .Q(
        dbg_uart_rx_phase[22]) );
  dfnrq1 \dbg_uart_rx_phase_reg[23]  ( .D(N5069), .CP(n2364), .Q(
        dbg_uart_rx_phase[23]) );
  dfnrq1 \dbg_uart_rx_phase_reg[24]  ( .D(N5070), .CP(n2369), .Q(
        dbg_uart_rx_phase[24]) );
  dfnrq1 \dbg_uart_rx_phase_reg[25]  ( .D(N5071), .CP(n2358), .Q(
        dbg_uart_rx_phase[25]) );
  dfnrq1 \dbg_uart_rx_phase_reg[26]  ( .D(N5072), .CP(n2353), .Q(
        dbg_uart_rx_phase[26]) );
  dfnrq1 \dbg_uart_rx_phase_reg[27]  ( .D(N5073), .CP(n2363), .Q(
        dbg_uart_rx_phase[27]) );
  dfnrq1 \dbg_uart_rx_phase_reg[28]  ( .D(N5074), .CP(n2368), .Q(
        dbg_uart_rx_phase[28]) );
  dfnrq1 \dbg_uart_rx_phase_reg[29]  ( .D(N5075), .CP(n2357), .Q(
        dbg_uart_rx_phase[29]) );
  dfnrq1 \dbg_uart_rx_phase_reg[30]  ( .D(N5076), .CP(n2352), .Q(
        dbg_uart_rx_phase[30]) );
  dfnrq1 \dbg_uart_rx_phase_reg[31]  ( .D(N5077), .CP(n2362), .Q(
        dbg_uart_rx_phase[31]) );
  dfnrq1 dbg_uart_rx_tick_reg ( .D(N5757), .CP(n2367), .Q(dbg_uart_rx_tick) );
  dfnrq1 \dbg_uart_rx_data_reg[7]  ( .D(n5053), .CP(n2360), .Q(
        dbg_uart_rx_data[7]) );
  dfnrq1 \dbg_uart_rx_data_reg[6]  ( .D(n5054), .CP(n2355), .Q(
        dbg_uart_rx_data[6]) );
  dfnrq1 \dbg_uart_rx_data_reg[5]  ( .D(n5055), .CP(n2365), .Q(
        dbg_uart_rx_data[5]) );
  dfnrq1 \dbg_uart_rx_data_reg[4]  ( .D(n5056), .CP(n2370), .Q(
        dbg_uart_rx_data[4]) );
  dfnrq1 \dbg_uart_rx_data_reg[3]  ( .D(n5057), .CP(n2359), .Q(
        dbg_uart_rx_data[3]) );
  dfnrq1 \dbg_uart_rx_data_reg[2]  ( .D(n5058), .CP(n2354), .Q(
        dbg_uart_rx_data[2]) );
  dfnrq1 \dbg_uart_rx_data_reg[1]  ( .D(n5060), .CP(n2364), .Q(
        dbg_uart_rx_data[1]) );
  dfnrq1 \dbg_uart_rx_data_reg[0]  ( .D(n5059), .CP(n2369), .Q(
        dbg_uart_rx_data[0]) );
  dfnrq1 \dbg_uart_rx_count_reg[0]  ( .D(n5051), .CP(n2358), .Q(
        dbg_uart_rx_count[0]) );
  dfnrq1 \dbg_uart_rx_count_reg[1]  ( .D(n5052), .CP(n2353), .Q(
        dbg_uart_rx_count[1]) );
  dfnrq1 \dbg_uart_rx_count_reg[2]  ( .D(n5050), .CP(n2363), .Q(
        dbg_uart_rx_count[2]) );
  dfnrn1 \dbg_uart_rx_count_reg[3]  ( .D(n5049), .CP(n2367), .QN(n3310) );
  dfnrn1 \mgmtsoc_litespisdrphycore_dq_i_reg[1]  ( .D(flash_io1_di), .CP(n2352), .QN(n3347) );
  dfnrq1 \dbg_uart_data_reg[31]  ( .D(n5077), .CP(n2354), .Q(
        dbg_uart_wishbone_dat_w[31]) );
  dfnrn1 \mgmtsoc_load_storage_reg[31]  ( .D(n4192), .CP(n2354), .QN(n3440) );
  dfnrn1 \mgmtsoc_value_reg[31]  ( .D(N5431), .CP(n2364), .QN(n3309) );
  dfnrn1 \mgmtsoc_value_reg[30]  ( .D(N5430), .CP(n2369), .QN(n3308) );
  dfnrn1 \mgmtsoc_value_status_reg[30]  ( .D(n4127), .CP(n2358), .QN(n3378) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[30]  ( .D(N4724), .CP(n2364), .Q(
        interface10_bank_bus_dat_r[30]) );
  dfnrq1 \dbg_uart_data_reg[30]  ( .D(n4833), .CP(n2369), .Q(
        dbg_uart_wishbone_dat_w[30]) );
  dfnrn1 \dbg_uart_data_reg[15]  ( .D(n4848), .CP(n2363), .QN(n3545) );
  dfnrn1 \spi_master_control_storage_reg[15]  ( .D(n4284), .CP(n2353), .QN(
        n3307) );
  dfnrq1 \spimaster_state_reg[0]  ( .D(n4237), .CP(n2368), .Q(
        spimaster_state[0]) );
  dfnrq1 \spimaster_state_reg[1]  ( .D(n4238), .CP(n2357), .Q(
        spimaster_state[1]) );
  dfnrn1 \spi_master_mosi_data_reg[0]  ( .D(n4236), .CP(n2355), .QN(n3473) );
  dfnrq1 spi_mosi_reg ( .D(n4224), .CP(n2367), .Q(spi_mosi) );
  dfnrn1 \spi_master_miso_data_reg[0]  ( .D(n4008), .CP(n2365), .QN(n3363) );
  dfnrn1 \spi_master_miso_data_reg[1]  ( .D(n4009), .CP(n2359), .QN(n3362) );
  dfnrn1 \spi_master_miso_data_reg[2]  ( .D(n4007), .CP(n2364), .QN(n3361) );
  dfnrn1 \spi_master_miso_data_reg[3]  ( .D(n4006), .CP(n2358), .QN(n3360) );
  dfnrn1 \spi_master_miso_data_reg[4]  ( .D(n4005), .CP(n2363), .QN(n3359) );
  dfnrn1 \spi_master_miso_data_reg[5]  ( .D(n4004), .CP(n2357), .QN(n3358) );
  dfnrn1 \spi_master_miso_data_reg[6]  ( .D(n4003), .CP(n2360), .QN(n3357) );
  dfnrn1 \spi_master_miso_data_reg[7]  ( .D(n4002), .CP(n2365), .QN(n3356) );
  dfnrn1 \spi_master_miso_reg[7]  ( .D(n3994), .CP(n2368), .QN(n3306) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[7]  ( .D(N4592), .CP(n2363), .Q(
        interface9_bank_bus_dat_r[7]) );
  dfnrn1 \dbg_uart_data_reg[7]  ( .D(n4856), .CP(n2357), .QN(n3546) );
  dfnrn1 \mgmtsoc_litespisdrphycore_storage_reg[7]  ( .D(n5041), .CP(n2363), 
        .QN(n3305) );
  dfnrq1 \litespiphy_state_reg[0]  ( .D(N6248), .CP(n2363), .Q(
        litespiphy_state[0]) );
  dfnrq1 \litespiphy_state_reg[1]  ( .D(N6249), .CP(n2355), .Q(
        litespiphy_state[1]) );
  dfnrq1 \litespi_state_reg[0]  ( .D(N6252), .CP(n2359), .Q(litespi_state[0])
         );
  dfnrq1 \litespi_state_reg[1]  ( .D(N6253), .CP(n2364), .Q(litespi_state[1])
         );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[1]  ( .D(n4803), .CP(n2353), .Q(
        mgmtsoc_litespimmap_burst_adr[1]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[29]  ( .D(n4774), .CP(n2358), .Q(
        mgmtsoc_litespimmap_burst_adr[29]) );
  dfnrq1 litespi_grant_reg ( .D(n4773), .CP(n2370), .Q(litespi_tx_mux_sel) );
  dfnrq1 \litespi_state_reg[3]  ( .D(N6255), .CP(n2369), .Q(litespi_state[3])
         );
  dfnrq1 \litespi_state_reg[2]  ( .D(N6254), .CP(n2353), .Q(litespi_state[2])
         );
  dfnrq1 \uartwishbonebridge_state_reg[0]  ( .D(N6262), .CP(n2367), .Q(
        uartwishbonebridge_state[0]) );
  dfnrq1 \dbg_uart_words_count_reg[7]  ( .D(n5022), .CP(n2357), .Q(
        dbg_uart_words_count[7]) );
  dfnrq1 \dbg_uart_words_count_reg[0]  ( .D(n4996), .CP(n2364), .Q(
        dbg_uart_words_count[0]) );
  dfnrq1 \dbg_uart_words_count_reg[1]  ( .D(n4995), .CP(n2369), .Q(
        dbg_uart_words_count[1]) );
  dfnrq1 \dbg_uart_words_count_reg[2]  ( .D(n4994), .CP(n2358), .Q(
        dbg_uart_words_count[2]) );
  dfnrq1 \dbg_uart_words_count_reg[3]  ( .D(n4993), .CP(n2353), .Q(
        dbg_uart_words_count[3]) );
  dfnrq1 \dbg_uart_words_count_reg[4]  ( .D(n4992), .CP(n2363), .Q(
        dbg_uart_words_count[4]) );
  dfnrq1 \dbg_uart_words_count_reg[5]  ( .D(n4991), .CP(n2368), .Q(
        dbg_uart_words_count[5]) );
  dfnrq1 \dbg_uart_words_count_reg[6]  ( .D(n4990), .CP(n2352), .Q(
        dbg_uart_words_count[6]) );
  dfnrq1 \uartwishbonebridge_state_reg[1]  ( .D(N6263), .CP(n2362), .Q(
        uartwishbonebridge_state[1]) );
  dfnrq1 \dbg_uart_bytes_count_reg[1]  ( .D(n4998), .CP(n2352), .Q(
        dbg_uart_bytes_count[1]) );
  dfnrq1 \uartwishbonebridge_state_reg[2]  ( .D(N6264), .CP(n2368), .Q(
        uartwishbonebridge_state[2]) );
  dfnrq1 \dbg_uart_length_reg[1]  ( .D(n5004), .CP(n2369), .Q(
        dbg_uart_length[1]) );
  dfnrq1 \dbg_uart_length_reg[2]  ( .D(n5005), .CP(n2364), .Q(
        dbg_uart_length[2]) );
  dfnrq1 \dbg_uart_length_reg[3]  ( .D(n5006), .CP(n2354), .Q(
        dbg_uart_length[3]) );
  dfnrq1 \dbg_uart_length_reg[4]  ( .D(n5007), .CP(n2359), .Q(
        dbg_uart_length[4]) );
  dfnrq1 \dbg_uart_length_reg[5]  ( .D(n5008), .CP(n2370), .Q(
        dbg_uart_length[5]) );
  dfnrq1 \dbg_uart_length_reg[6]  ( .D(n5009), .CP(n2365), .Q(
        dbg_uart_length[6]) );
  dfnrq1 \dbg_uart_length_reg[7]  ( .D(n5010), .CP(n2355), .Q(
        dbg_uart_length[7]) );
  dfnrq1 \dbg_uart_length_reg[0]  ( .D(n5011), .CP(n2360), .Q(
        dbg_uart_length[0]) );
  dfnrq1 uartwishbonebridge_rs232phytx_state_reg ( .D(n5003), .CP(n2358), .Q(
        uartwishbonebridge_rs232phytx_state) );
  dfnrq1 \dbg_uart_tx_phase_reg[0]  ( .D(N5014), .CP(n2353), .Q(
        dbg_uart_tx_phase[0]) );
  dfnrq1 \dbg_uart_tx_phase_reg[1]  ( .D(N5015), .CP(n2363), .Q(
        dbg_uart_tx_phase[1]) );
  dfnrq1 \dbg_uart_tx_phase_reg[2]  ( .D(N5016), .CP(n2368), .Q(
        dbg_uart_tx_phase[2]) );
  dfnrq1 \dbg_uart_tx_phase_reg[3]  ( .D(N5017), .CP(n2357), .Q(
        dbg_uart_tx_phase[3]) );
  dfnrq1 \dbg_uart_tx_phase_reg[4]  ( .D(N5018), .CP(n2352), .Q(
        dbg_uart_tx_phase[4]) );
  dfnrq1 \dbg_uart_tx_phase_reg[5]  ( .D(N5019), .CP(n2362), .Q(
        dbg_uart_tx_phase[5]) );
  dfnrq1 \dbg_uart_tx_phase_reg[6]  ( .D(N5020), .CP(n2367), .Q(
        dbg_uart_tx_phase[6]) );
  dfnrq1 \dbg_uart_tx_phase_reg[7]  ( .D(N5021), .CP(n2360), .Q(
        dbg_uart_tx_phase[7]) );
  dfnrq1 \dbg_uart_tx_phase_reg[8]  ( .D(N5022), .CP(n2355), .Q(
        dbg_uart_tx_phase[8]) );
  dfnrq1 \dbg_uart_tx_phase_reg[9]  ( .D(N5023), .CP(n2365), .Q(
        dbg_uart_tx_phase[9]) );
  dfnrq1 \dbg_uart_tx_phase_reg[10]  ( .D(N5024), .CP(n2370), .Q(
        dbg_uart_tx_phase[10]) );
  dfnrq1 \dbg_uart_tx_phase_reg[11]  ( .D(N5025), .CP(n2359), .Q(
        dbg_uart_tx_phase[11]) );
  dfnrq1 \dbg_uart_tx_phase_reg[12]  ( .D(N5026), .CP(n2354), .Q(
        dbg_uart_tx_phase[12]) );
  dfnrq1 \dbg_uart_tx_phase_reg[13]  ( .D(N5027), .CP(n2364), .Q(
        dbg_uart_tx_phase[13]) );
  dfnrq1 \dbg_uart_tx_phase_reg[14]  ( .D(N5028), .CP(n2369), .Q(
        dbg_uart_tx_phase[14]) );
  dfnrq1 \dbg_uart_tx_phase_reg[15]  ( .D(N5029), .CP(n2358), .Q(
        dbg_uart_tx_phase[15]) );
  dfnrq1 \dbg_uart_tx_phase_reg[16]  ( .D(N5030), .CP(n2353), .Q(
        dbg_uart_tx_phase[16]) );
  dfnrq1 \dbg_uart_tx_phase_reg[17]  ( .D(N5031), .CP(n2363), .Q(
        dbg_uart_tx_phase[17]) );
  dfnrq1 \dbg_uart_tx_phase_reg[18]  ( .D(N5032), .CP(n2368), .Q(
        dbg_uart_tx_phase[18]) );
  dfnrq1 \dbg_uart_tx_phase_reg[19]  ( .D(N5033), .CP(n2357), .Q(
        dbg_uart_tx_phase[19]) );
  dfnrq1 \dbg_uart_tx_phase_reg[20]  ( .D(N5034), .CP(n2352), .Q(
        dbg_uart_tx_phase[20]) );
  dfnrq1 \dbg_uart_tx_phase_reg[21]  ( .D(N5035), .CP(n2362), .Q(
        dbg_uart_tx_phase[21]) );
  dfnrq1 \dbg_uart_tx_phase_reg[22]  ( .D(N5036), .CP(n2367), .Q(
        dbg_uart_tx_phase[22]) );
  dfnrq1 \dbg_uart_tx_phase_reg[23]  ( .D(N5037), .CP(n2360), .Q(
        dbg_uart_tx_phase[23]) );
  dfnrq1 \dbg_uart_tx_phase_reg[24]  ( .D(N5038), .CP(n2355), .Q(
        dbg_uart_tx_phase[24]) );
  dfnrq1 \dbg_uart_tx_phase_reg[25]  ( .D(N5039), .CP(n2365), .Q(
        dbg_uart_tx_phase[25]) );
  dfnrq1 \dbg_uart_tx_phase_reg[26]  ( .D(N5040), .CP(n2370), .Q(
        dbg_uart_tx_phase[26]) );
  dfnrq1 \dbg_uart_tx_phase_reg[27]  ( .D(N5041), .CP(n2359), .Q(
        dbg_uart_tx_phase[27]) );
  dfnrq1 \dbg_uart_tx_phase_reg[28]  ( .D(N5042), .CP(n2354), .Q(
        dbg_uart_tx_phase[28]) );
  dfnrq1 \dbg_uart_tx_phase_reg[29]  ( .D(N5043), .CP(n2364), .Q(
        dbg_uart_tx_phase[29]) );
  dfnrq1 \dbg_uart_tx_phase_reg[30]  ( .D(N5044), .CP(n2369), .Q(
        dbg_uart_tx_phase[30]) );
  dfnrq1 \dbg_uart_tx_phase_reg[31]  ( .D(N5045), .CP(n2358), .Q(
        dbg_uart_tx_phase[31]) );
  dfnrq1 dbg_uart_tx_tick_reg ( .D(N5756), .CP(n2353), .Q(dbg_uart_tx_tick) );
  dfnrq1 \dbg_uart_tx_count_reg[0]  ( .D(n5001), .CP(n2363), .Q(
        dbg_uart_tx_count[0]) );
  dfnrq1 \dbg_uart_tx_count_reg[1]  ( .D(n5000), .CP(n2368), .Q(
        dbg_uart_tx_count[1]) );
  dfnrq1 \dbg_uart_tx_count_reg[2]  ( .D(n4999), .CP(n2357), .Q(
        dbg_uart_tx_count[2]) );
  dfnrn1 \dbg_uart_tx_count_reg[3]  ( .D(n5002), .CP(n2363), .QN(n3619) );
  dfnrq1 \dbg_uart_bytes_count_reg[0]  ( .D(n4997), .CP(n2357), .Q(
        dbg_uart_bytes_count[0]) );
  dfnrq1 \grant_reg[0]  ( .D(n5020), .CP(n2365), .Q(grant[0]) );
  dfnrq1 \grant_reg[1]  ( .D(n5021), .CP(n2355), .Q(grant[1]) );
  dfnrq1 \dbg_uart_count_reg[19]  ( .D(n4989), .CP(n2355), .Q(
        dbg_uart_count[19]) );
  dfnrq1 \dbg_uart_count_reg[0]  ( .D(n4987), .CP(n2367), .Q(dbg_uart_count[0]) );
  dfnrq1 \dbg_uart_count_reg[1]  ( .D(n4969), .CP(n2360), .Q(dbg_uart_count[1]) );
  dfnrq1 \dbg_uart_count_reg[2]  ( .D(n4970), .CP(n2355), .Q(dbg_uart_count[2]) );
  dfnrq1 \dbg_uart_count_reg[3]  ( .D(n4971), .CP(n2365), .Q(dbg_uart_count[3]) );
  dfnrq1 \dbg_uart_count_reg[4]  ( .D(n4972), .CP(n2370), .Q(dbg_uart_count[4]) );
  dfnrq1 \dbg_uart_count_reg[5]  ( .D(n4973), .CP(n2359), .Q(dbg_uart_count[5]) );
  dfnrq1 \dbg_uart_count_reg[6]  ( .D(n4974), .CP(n2362), .Q(dbg_uart_count[6]) );
  dfnrq1 \dbg_uart_count_reg[7]  ( .D(n4975), .CP(n2354), .Q(dbg_uart_count[7]) );
  dfnrq1 \dbg_uart_count_reg[8]  ( .D(n4976), .CP(n2364), .Q(dbg_uart_count[8]) );
  dfnrq1 \dbg_uart_count_reg[9]  ( .D(n4977), .CP(n2369), .Q(dbg_uart_count[9]) );
  dfnrq1 \dbg_uart_count_reg[10]  ( .D(n4978), .CP(n2358), .Q(
        dbg_uart_count[10]) );
  dfnrq1 \dbg_uart_count_reg[11]  ( .D(n4979), .CP(n2353), .Q(
        dbg_uart_count[11]) );
  dfnrq1 \dbg_uart_count_reg[12]  ( .D(n4980), .CP(n2363), .Q(
        dbg_uart_count[12]) );
  dfnrq1 \dbg_uart_count_reg[13]  ( .D(n4981), .CP(n2368), .Q(
        dbg_uart_count[13]) );
  dfnrq1 \dbg_uart_count_reg[14]  ( .D(n4982), .CP(n2357), .Q(
        dbg_uart_count[14]) );
  dfnrq1 \dbg_uart_count_reg[15]  ( .D(n4983), .CP(n2352), .Q(
        dbg_uart_count[15]) );
  dfnrq1 \dbg_uart_count_reg[16]  ( .D(n4984), .CP(n2362), .Q(
        dbg_uart_count[16]) );
  dfnrq1 \dbg_uart_count_reg[17]  ( .D(n4985), .CP(n2367), .Q(
        dbg_uart_count[17]) );
  dfnrq1 \dbg_uart_count_reg[18]  ( .D(n4986), .CP(n2360), .Q(
        dbg_uart_count[18]) );
  dfnrn1 \dbg_uart_cmd_reg[7]  ( .D(n5012), .CP(n2367), .QN(n3304) );
  dfnrn1 \dbg_uart_cmd_reg[6]  ( .D(n5013), .CP(n2362), .QN(n3303) );
  dfnrn1 \dbg_uart_cmd_reg[5]  ( .D(n5014), .CP(n2352), .QN(n3620) );
  dfnrn1 \dbg_uart_cmd_reg[4]  ( .D(n5015), .CP(n2357), .QN(n3621) );
  dfnrn1 \dbg_uart_cmd_reg[3]  ( .D(n5016), .CP(n2368), .QN(n3622) );
  dfnrq1 \dbg_uart_cmd_reg[2]  ( .D(n5017), .CP(n2359), .Q(dbg_uart_cmd[2]) );
  dfnrq1 \dbg_uart_cmd_reg[1]  ( .D(n5018), .CP(n2370), .Q(dbg_uart_cmd[1]) );
  dfnrq1 \dbg_uart_cmd_reg[0]  ( .D(n5019), .CP(n2365), .Q(dbg_uart_cmd[0]) );
  dfnrq1 dbg_uart_incr_reg ( .D(n4988), .CP(n2354), .Q(dbg_uart_incr) );
  dfnrn1 \dbg_uart_address_reg[0]  ( .D(n4967), .CP(n2360), .QN(n3302) );
  dfnrn1 \dbg_uart_address_reg[1]  ( .D(n4966), .CP(n2355), .QN(n3301) );
  dfnrn1 \dbg_uart_address_reg[2]  ( .D(n4965), .CP(n2365), .QN(n3300) );
  dfnrn1 \dbg_uart_address_reg[3]  ( .D(n4964), .CP(n2370), .QN(n3299) );
  dfnrn1 \dbg_uart_address_reg[4]  ( .D(n4963), .CP(n2359), .QN(n3298) );
  dfnrn1 \dbg_uart_address_reg[5]  ( .D(n4962), .CP(n2354), .QN(n3297) );
  dfnrn1 \dbg_uart_address_reg[6]  ( .D(n4961), .CP(n2364), .QN(n3296) );
  dfnrn1 \dbg_uart_address_reg[7]  ( .D(n4960), .CP(n2369), .QN(n3295) );
  dfnrn1 \dbg_uart_address_reg[8]  ( .D(n4959), .CP(n2358), .QN(n3294) );
  dfnrn1 \dbg_uart_address_reg[9]  ( .D(n4958), .CP(n2353), .QN(n3293) );
  dfnrn1 \dbg_uart_address_reg[10]  ( .D(n4957), .CP(n2363), .QN(n3292) );
  dfnrn1 \dbg_uart_address_reg[11]  ( .D(n4956), .CP(n2368), .QN(n3291) );
  dfnrn1 \dbg_uart_address_reg[12]  ( .D(n4955), .CP(n2357), .QN(n3290) );
  dfnrn1 \dbg_uart_address_reg[13]  ( .D(n4954), .CP(n2352), .QN(n3289) );
  dfnrn1 \dbg_uart_address_reg[14]  ( .D(n4953), .CP(n2362), .QN(n3288) );
  dfnrn1 \dbg_uart_address_reg[15]  ( .D(n4952), .CP(n2367), .QN(n3287) );
  dfnrn1 \dbg_uart_address_reg[16]  ( .D(n4951), .CP(n2360), .QN(n3286) );
  dfnrn1 \dbg_uart_address_reg[17]  ( .D(n4950), .CP(n2355), .QN(n3285) );
  dfnrn1 \dbg_uart_address_reg[18]  ( .D(n4949), .CP(n2365), .QN(n3284) );
  dfnrn1 \dbg_uart_address_reg[19]  ( .D(n4948), .CP(n2370), .QN(n3283) );
  dfnrn1 \dbg_uart_address_reg[20]  ( .D(n4947), .CP(n2359), .QN(n3282) );
  dfnrn1 \dbg_uart_address_reg[21]  ( .D(n4946), .CP(n2354), .QN(n3281) );
  dfnrq1 \dbg_uart_address_reg[22]  ( .D(n4945), .CP(n2352), .Q(
        dbg_uart_wishbone_adr[22]) );
  dfnrq1 \dbg_uart_address_reg[23]  ( .D(n4944), .CP(n2362), .Q(
        dbg_uart_wishbone_adr[23]) );
  dfnrn1 \dbg_uart_address_reg[24]  ( .D(n4943), .CP(n2364), .QN(n3280) );
  dfnrn1 \dbg_uart_address_reg[25]  ( .D(n4942), .CP(n2369), .QN(n3279) );
  dfnrn1 \dbg_uart_address_reg[26]  ( .D(n4941), .CP(n2358), .QN(n3278) );
  dfnrn1 \dbg_uart_address_reg[27]  ( .D(n4940), .CP(n2353), .QN(n3277) );
  dfnrn1 \dbg_uart_address_reg[28]  ( .D(n4939), .CP(n2363), .QN(n3276) );
  dfnrn1 \dbg_uart_address_reg[29]  ( .D(n4938), .CP(n2368), .QN(n3275) );
  dfnrq1 \slave_sel_r_reg[0]  ( .D(N6298), .CP(n2357), .Q(slave_sel_r[0]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[0]  ( .D(n3274), .CP(n2370), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[0]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[7]  ( .D(n3273), .CP(n2359), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[7]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[15]  ( .D(n3272), .CP(n2354), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[15]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[24]  ( .D(n3271), .CP(n2364), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[24]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[31]  ( .D(n3270), .CP(n2369), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[31]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[0]  ( .D(n3269), .CP(
        n2358), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[0]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[1]  ( .D(n3268), .CP(
        n2353), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[1]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[2]  ( .D(n3267), .CP(
        n2363), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[2]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[3]  ( .D(n3266), .CP(
        n2368), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[3]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[4]  ( .D(n3265), .CP(
        n2357), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[4]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[5]  ( .D(n3264), .CP(
        n2352), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[5]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[6]  ( .D(n3263), .CP(
        n2362), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[6]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]  ( .D(n3262), .CP(
        n2367), .Q(mgmtsoc_vexriscv_i_cmd_payload_address[7]) );
  dfnrq1 mgmtsoc_vexriscv_transfer_in_progress_reg ( .D(n4936), .CP(n2358), 
        .Q(mgmtsoc_vexriscv_transfer_in_progress) );
  dfnrq1 mgmtsoc_vexriscv_transfer_complete_reg ( .D(n4935), .CP(n2353), .Q(
        mgmtsoc_vexriscv_transfer_complete) );
  dfnrq1 mgmtsoc_vexriscv_i_cmd_valid_reg ( .D(n3261), .CP(n2360), .Q(
        mgmtsoc_vexriscv_i_cmd_valid) );
  dfnrn1 mgmtsoc_vexriscv_debug_bus_ack_reg ( .D(n4934), .CP(n2365), .QN(n3260) );
  dfnrn1 mgmtsoc_vexriscv_transfer_wait_for_ack_reg ( .D(n4937), .CP(n2355), 
        .QN(n3618) );
  dfnrq1 mgmtsoc_vexriscv_i_cmd_payload_wr_reg ( .D(n3259), .CP(n2355), .Q(
        mgmtsoc_vexriscv_i_cmd_payload_wr) );
  dfnrq1 \slave_sel_r_reg[6]  ( .D(N6304), .CP(n2368), .Q(slave_sel_r[6]) );
  dfnrq1 state_reg ( .D(N6326), .CP(n2352), .Q(state) );
  dfnrn1 gpioin2_enable_storage_reg ( .D(n4060), .CP(n2365), .QN(n3258) );
  dfnrq1 gpioin2_gpioin2_edge_storage_reg ( .D(n4063), .CP(n2360), .Q(
        csrbank15_edge0_w) );
  dfnrq1 gpioin2_gpioin2_mode_storage_reg ( .D(n4064), .CP(n2367), .Q(
        csrbank15_mode0_w) );
  dfnrq1 gpioin2_gpioin2_trigger_d_reg ( .D(N6223), .CP(n2363), .Q(
        gpioin2_gpioin2_trigger_d) );
  dfnrq1 gpioin2_pending_re_reg ( .D(N6275), .CP(n2362), .Q(gpioin2_pending_re) );
  dfnrq1 gpioin2_pending_r_reg ( .D(n4062), .CP(n2370), .Q(gpioin2_pending_r)
         );
  dfnrn1 gpioin2_gpioin2_pending_reg ( .D(n4061), .CP(n2362), .QN(n3257) );
  dfnrq1 \interface15_bank_bus_dat_r_reg[0]  ( .D(N4886), .CP(n2368), .Q(
        \interface15_bank_bus_dat_r[0] ) );
  dfnrn1 gpioin1_enable_storage_reg ( .D(n4065), .CP(n2355), .QN(n3256) );
  dfnrq1 gpioin1_gpioin1_edge_storage_reg ( .D(n4068), .CP(n2352), .Q(
        csrbank14_edge0_w) );
  dfnrq1 gpioin1_gpioin1_mode_storage_reg ( .D(n4069), .CP(n2357), .Q(
        csrbank14_mode0_w) );
  dfnrq1 gpioin1_gpioin1_trigger_d_reg ( .D(N6215), .CP(n2362), .Q(
        gpioin1_gpioin1_trigger_d) );
  dfnrq1 gpioin1_pending_re_reg ( .D(N6270), .CP(n2352), .Q(gpioin1_pending_re) );
  dfnrq1 gpioin1_pending_r_reg ( .D(n4067), .CP(n2355), .Q(gpioin1_pending_r)
         );
  dfnrn1 gpioin1_gpioin1_pending_reg ( .D(n4066), .CP(n2353), .QN(n3255) );
  dfnrq1 \interface14_bank_bus_dat_r_reg[0]  ( .D(N4854), .CP(n2365), .Q(
        \interface14_bank_bus_dat_r[0] ) );
  dfnrn1 \uart_enable_storage_reg[0]  ( .D(n4077), .CP(n2367), .QN(n3254) );
  dfnrq1 \uart_tx_fifo_level0_reg[4]  ( .D(n4122), .CP(n2364), .Q(
        uart_tx_fifo_level0[4]) );
  dfnrq1 \uart_tx_fifo_level0_reg[0]  ( .D(n4098), .CP(n2359), .Q(
        uart_tx_fifo_level0[0]) );
  dfnrq1 \uart_tx_fifo_level0_reg[1]  ( .D(n4095), .CP(n2354), .Q(
        uart_tx_fifo_level0[1]) );
  dfnrq1 \uart_tx_fifo_level0_reg[2]  ( .D(n4096), .CP(n2358), .Q(
        uart_tx_fifo_level0[2]) );
  dfnrq1 \uart_tx_fifo_level0_reg[3]  ( .D(n4097), .CP(n2369), .Q(
        uart_tx_fifo_level0[3]) );
  dfnrq1 uart_tx_trigger_d_reg ( .D(N5707), .CP(n2365), .Q(uart_tx_trigger_d)
         );
  dfnrq1 \uart_tx_fifo_consume_reg[0]  ( .D(n3861), .CP(n2367), .Q(N766) );
  dfnrq1 \uart_tx_fifo_consume_reg[1]  ( .D(n3860), .CP(n2360), .Q(N767) );
  dfnrn1 \uart_tx_fifo_consume_reg[2]  ( .D(n3859), .CP(n2352), .QN(n3253) );
  dfnrq1 \uart_tx_fifo_consume_reg[3]  ( .D(n3858), .CP(n2355), .Q(N769) );
  dfnrn1 \memdat_1_reg[1]  ( .D(n4108), .CP(n2367), .QN(n3252) );
  dfnrn1 \memdat_1_reg[2]  ( .D(n4109), .CP(n2367), .QN(n3251) );
  dfnrn1 \memdat_1_reg[3]  ( .D(n4110), .CP(n2357), .QN(n3250) );
  dfnrn1 \memdat_1_reg[4]  ( .D(n4111), .CP(n2367), .QN(n3249) );
  dfnrn1 \memdat_1_reg[5]  ( .D(n4112), .CP(n2367), .QN(n3248) );
  dfnrn1 \memdat_1_reg[6]  ( .D(n4113), .CP(n2364), .QN(n3247) );
  dfnrn1 \memdat_1_reg[7]  ( .D(n4114), .CP(n2354), .QN(n3246) );
  dfnrn1 \memdat_1_reg[0]  ( .D(n4115), .CP(n2357), .QN(n3245) );
  dfnrq1 uart_tx_fifo_readable_reg ( .D(n4121), .CP(n2353), .Q(
        uart_phy_tx_sink_valid) );
  dfnrq1 rs232phy_rs232phytx_state_reg ( .D(n4120), .CP(n2363), .Q(
        rs232phy_rs232phytx_state) );
  dfnrq1 \uart_phy_tx_phase_reg[31]  ( .D(N3603), .CP(n2354), .Q(
        uart_phy_tx_phase[31]) );
  dfnrq1 \uart_phy_tx_phase_reg[0]  ( .D(N3572), .CP(n2362), .Q(
        uart_phy_tx_phase[0]) );
  dfnrq1 \uart_phy_tx_phase_reg[1]  ( .D(N3573), .CP(n2352), .Q(
        uart_phy_tx_phase[1]) );
  dfnrq1 \uart_phy_tx_phase_reg[2]  ( .D(N3574), .CP(n2357), .Q(
        uart_phy_tx_phase[2]) );
  dfnrq1 \uart_phy_tx_phase_reg[3]  ( .D(N3575), .CP(n2368), .Q(
        uart_phy_tx_phase[3]) );
  dfnrq1 \uart_phy_tx_phase_reg[4]  ( .D(N3576), .CP(n2363), .Q(
        uart_phy_tx_phase[4]) );
  dfnrq1 \uart_phy_tx_phase_reg[5]  ( .D(N3577), .CP(n2368), .Q(
        uart_phy_tx_phase[5]) );
  dfnrq1 \uart_phy_tx_phase_reg[6]  ( .D(N3578), .CP(n2357), .Q(
        uart_phy_tx_phase[6]) );
  dfnrq1 \uart_phy_tx_phase_reg[7]  ( .D(N3579), .CP(n2352), .Q(
        uart_phy_tx_phase[7]) );
  dfnrq1 \uart_phy_tx_phase_reg[8]  ( .D(N3580), .CP(n2362), .Q(
        uart_phy_tx_phase[8]) );
  dfnrq1 \uart_phy_tx_phase_reg[9]  ( .D(N3581), .CP(n2367), .Q(
        uart_phy_tx_phase[9]) );
  dfnrq1 \uart_phy_tx_phase_reg[10]  ( .D(N3582), .CP(n2360), .Q(
        uart_phy_tx_phase[10]) );
  dfnrq1 \uart_phy_tx_phase_reg[11]  ( .D(N3583), .CP(n2355), .Q(
        uart_phy_tx_phase[11]) );
  dfnrq1 \uart_phy_tx_phase_reg[12]  ( .D(N3584), .CP(n2365), .Q(
        uart_phy_tx_phase[12]) );
  dfnrq1 \uart_phy_tx_phase_reg[13]  ( .D(N3585), .CP(n2370), .Q(
        uart_phy_tx_phase[13]) );
  dfnrq1 \uart_phy_tx_phase_reg[14]  ( .D(N3586), .CP(n2359), .Q(
        uart_phy_tx_phase[14]) );
  dfnrq1 \uart_phy_tx_phase_reg[15]  ( .D(N3587), .CP(n2354), .Q(
        uart_phy_tx_phase[15]) );
  dfnrq1 \uart_phy_tx_phase_reg[16]  ( .D(N3588), .CP(n2364), .Q(
        uart_phy_tx_phase[16]) );
  dfnrq1 \uart_phy_tx_phase_reg[17]  ( .D(N3589), .CP(n2369), .Q(
        uart_phy_tx_phase[17]) );
  dfnrq1 \uart_phy_tx_phase_reg[18]  ( .D(N3590), .CP(n2358), .Q(
        uart_phy_tx_phase[18]) );
  dfnrq1 \uart_phy_tx_phase_reg[19]  ( .D(N3591), .CP(n2353), .Q(
        uart_phy_tx_phase[19]) );
  dfnrq1 \uart_phy_tx_phase_reg[20]  ( .D(N3592), .CP(n2363), .Q(
        uart_phy_tx_phase[20]) );
  dfnrq1 \uart_phy_tx_phase_reg[21]  ( .D(N3593), .CP(n2368), .Q(
        uart_phy_tx_phase[21]) );
  dfnrq1 \uart_phy_tx_phase_reg[22]  ( .D(N3594), .CP(n2357), .Q(
        uart_phy_tx_phase[22]) );
  dfnrq1 \uart_phy_tx_phase_reg[23]  ( .D(N3595), .CP(n2352), .Q(
        uart_phy_tx_phase[23]) );
  dfnrq1 \uart_phy_tx_phase_reg[24]  ( .D(N3596), .CP(n2362), .Q(
        uart_phy_tx_phase[24]) );
  dfnrq1 \uart_phy_tx_phase_reg[25]  ( .D(N3597), .CP(n2367), .Q(
        uart_phy_tx_phase[25]) );
  dfnrq1 \uart_phy_tx_phase_reg[26]  ( .D(N3598), .CP(n2360), .Q(
        uart_phy_tx_phase[26]) );
  dfnrq1 \uart_phy_tx_phase_reg[27]  ( .D(N3599), .CP(n2355), .Q(
        uart_phy_tx_phase[27]) );
  dfnrq1 \uart_phy_tx_phase_reg[28]  ( .D(N3600), .CP(n2365), .Q(
        uart_phy_tx_phase[28]) );
  dfnrq1 \uart_phy_tx_phase_reg[29]  ( .D(N3601), .CP(n2370), .Q(
        uart_phy_tx_phase[29]) );
  dfnrq1 \uart_phy_tx_phase_reg[30]  ( .D(N3602), .CP(n2359), .Q(
        uart_phy_tx_phase[30]) );
  dfnrq1 uart_phy_tx_tick_reg ( .D(N5702), .CP(n2364), .Q(uart_phy_tx_tick) );
  dfnrn1 \uart_phy_tx_data_reg[7]  ( .D(n4099), .CP(n2364), .QN(n3369) );
  dfnrn1 \uart_phy_tx_data_reg[6]  ( .D(n4100), .CP(n2369), .QN(n3370) );
  dfnrn1 \uart_phy_tx_data_reg[5]  ( .D(n4101), .CP(n2358), .QN(n3371) );
  dfnrn1 \uart_phy_tx_data_reg[4]  ( .D(n4102), .CP(n2353), .QN(n3372) );
  dfnrn1 \uart_phy_tx_data_reg[3]  ( .D(n4103), .CP(n2363), .QN(n3373) );
  dfnrn1 \uart_phy_tx_data_reg[2]  ( .D(n4104), .CP(n2360), .QN(n3374) );
  dfnrn1 \uart_phy_tx_data_reg[1]  ( .D(n4105), .CP(n2360), .QN(n3375) );
  dfnrn1 \uart_phy_tx_data_reg[0]  ( .D(n4107), .CP(n2355), .QN(n3376) );
  dfnrq1 sys_uart_tx_reg ( .D(n4106), .CP(n2368), .Q(sys_uart_tx) );
  dfnrq1 \uart_phy_tx_count_reg[0]  ( .D(n4118), .CP(n2369), .Q(
        uart_phy_tx_count[0]) );
  dfnrq1 \uart_phy_tx_count_reg[1]  ( .D(n4119), .CP(n2358), .Q(
        uart_phy_tx_count[1]) );
  dfnrq1 \uart_phy_tx_count_reg[2]  ( .D(n4117), .CP(n2353), .Q(
        uart_phy_tx_count[2]) );
  dfnrn1 \uart_phy_tx_count_reg[3]  ( .D(n4116), .CP(n2357), .QN(n3244) );
  dfnrq1 \uart_tx_fifo_produce_reg[0]  ( .D(n3993), .CP(n2360), .Q(
        uart_tx_fifo_wrport_adr[0]) );
  dfnrq1 \uart_tx_fifo_produce_reg[1]  ( .D(n3992), .CP(n2355), .Q(
        uart_tx_fifo_wrport_adr[1]) );
  dfnrq1 \uart_tx_fifo_produce_reg[2]  ( .D(n3991), .CP(n2365), .Q(
        uart_tx_fifo_wrport_adr[2]) );
  dfnrq1 \uart_tx_fifo_produce_reg[3]  ( .D(n3990), .CP(n2370), .Q(
        uart_tx_fifo_wrport_adr[3]) );
  dfnrq1 \storage_reg[7][7]  ( .D(n3918), .CP(n2352), .Q(\storage[7][7] ) );
  dfnrq1 \storage_reg[7][0]  ( .D(n3925), .CP(n2358), .Q(\storage[7][0] ) );
  dfnrq1 \storage_reg[1][7]  ( .D(n3870), .CP(n2370), .Q(\storage[1][7] ) );
  dfnrq1 \storage_reg[1][0]  ( .D(n3877), .CP(n2364), .Q(\storage[1][0] ) );
  dfnrq1 \storage_reg[5][7]  ( .D(n3902), .CP(n2367), .Q(\storage[5][7] ) );
  dfnrq1 \storage_reg[5][0]  ( .D(n3909), .CP(n2365), .Q(\storage[5][0] ) );
  dfnrq1 \storage_reg[9][7]  ( .D(n3934), .CP(n2368), .Q(\storage[9][7] ) );
  dfnrq1 \storage_reg[9][0]  ( .D(n3941), .CP(n2367), .Q(\storage[9][0] ) );
  dfnrq1 \storage_reg[13][7]  ( .D(n3966), .CP(n2369), .Q(\storage[13][7] ) );
  dfnrq1 \storage_reg[13][0]  ( .D(n3973), .CP(n2368), .Q(\storage[13][0] ) );
  dfnrq1 \storage_reg[3][7]  ( .D(n3886), .CP(n2355), .Q(\storage[3][7] ) );
  dfnrq1 \storage_reg[3][0]  ( .D(n3893), .CP(n2359), .Q(\storage[3][0] ) );
  dfnrq1 \storage_reg[11][7]  ( .D(n3950), .CP(n2353), .Q(\storage[11][7] ) );
  dfnrq1 \storage_reg[11][0]  ( .D(n3957), .CP(n2352), .Q(\storage[11][0] ) );
  dfnrq1 \storage_reg[15][7]  ( .D(n3982), .CP(n2354), .Q(\storage[15][7] ) );
  dfnrq1 \storage_reg[15][0]  ( .D(n3989), .CP(n2353), .Q(\storage[15][0] ) );
  dfnrq1 \storage_reg[6][7]  ( .D(n3910), .CP(n2362), .Q(\storage[6][7] ) );
  dfnrq1 \storage_reg[6][0]  ( .D(n3917), .CP(n2355), .Q(\storage[6][0] ) );
  dfnrq1 \storage_reg[0][7]  ( .D(n3862), .CP(n2359), .Q(\storage[0][7] ) );
  dfnrq1 \storage_reg[0][0]  ( .D(n3869), .CP(n2369), .Q(\storage[0][0] ) );
  dfnrq1 \storage_reg[4][7]  ( .D(n3894), .CP(n2360), .Q(\storage[4][7] ) );
  dfnrq1 \storage_reg[4][0]  ( .D(n3901), .CP(n2370), .Q(\storage[4][0] ) );
  dfnrq1 \storage_reg[8][7]  ( .D(n3926), .CP(n2357), .Q(\storage[8][7] ) );
  dfnrq1 \storage_reg[8][0]  ( .D(n3933), .CP(n2360), .Q(\storage[8][0] ) );
  dfnrq1 \storage_reg[12][7]  ( .D(n3958), .CP(n2358), .Q(\storage[12][7] ) );
  dfnrq1 \storage_reg[12][0]  ( .D(n3965), .CP(n2357), .Q(\storage[12][0] ) );
  dfnrq1 \storage_reg[2][7]  ( .D(n3878), .CP(n2365), .Q(\storage[2][7] ) );
  dfnrq1 \storage_reg[2][0]  ( .D(n3885), .CP(n2354), .Q(\storage[2][0] ) );
  dfnrq1 \storage_reg[10][7]  ( .D(n3942), .CP(n2363), .Q(\storage[10][7] ) );
  dfnrq1 \storage_reg[10][0]  ( .D(n3949), .CP(n2362), .Q(\storage[10][0] ) );
  dfnrq1 \storage_reg[14][7]  ( .D(n3974), .CP(n2364), .Q(\storage[14][7] ) );
  dfnrq1 \storage_reg[14][0]  ( .D(n3981), .CP(n2363), .Q(\storage[14][0] ) );
  dfnrn1 \uart_pending_r_reg[0]  ( .D(n4094), .CP(n2352), .QN(n3368) );
  dfnrn1 uart_pending_re_reg ( .D(N5711), .CP(n2362), .QN(n3243) );
  dfnrn1 uart_tx_pending_reg ( .D(n4093), .CP(n2362), .QN(n3367) );
  dfnrq1 mgmtsoc_enable_storage_reg ( .D(n4123), .CP(n2369), .Q(mgmtsoc_zero2)
         );
  dfnrq1 mgmtsoc_update_value_re_reg ( .D(N5358), .CP(n2359), .Q(
        mgmtsoc_update_value_re) );
  dfnrn1 \mgmtsoc_value_status_reg[24]  ( .D(n4133), .CP(n2353), .QN(n3384) );
  dfnrq1 mgmtsoc_update_value_storage_reg ( .D(n4158), .CP(n2364), .Q(
        csrbank10_update_value0_w) );
  dfnrq1 mgmtsoc_en_storage_reg ( .D(n4159), .CP(n2354), .Q(csrbank10_en0_w)
         );
  dfnrq1 mgmtsoc_pending_re_reg ( .D(N5395), .CP(n2364), .Q(mgmtsoc_pending_re) );
  dfnrq1 mgmtsoc_pending_r_reg ( .D(n4125), .CP(n2352), .Q(mgmtsoc_pending_r)
         );
  dfnrn1 \mgmtsoc_reload_storage_reg[31]  ( .D(n4160), .CP(n2359), .QN(n3409)
         );
  dfnrn1 \mgmtsoc_reload_storage_reg[24]  ( .D(n4167), .CP(n2359), .QN(n3416)
         );
  dfnrn1 \mgmtsoc_reload_storage_reg[15]  ( .D(n4176), .CP(n2352), .QN(n3425)
         );
  dfnrn1 \mgmtsoc_reload_storage_reg[7]  ( .D(n4184), .CP(n2359), .QN(n3433)
         );
  dfnrn1 \mgmtsoc_reload_storage_reg[0]  ( .D(n4191), .CP(n2363), .QN(n3242)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[15]  ( .D(n4208), .CP(n2357), .QN(n3456) );
  dfnrn1 \mgmtsoc_value_reg[15]  ( .D(N5415), .CP(n2353), .QN(n3241) );
  dfnrn1 \mgmtsoc_value_status_reg[15]  ( .D(n4142), .CP(n2360), .QN(n3393) );
  dfnrn1 \mgmtsoc_load_storage_reg[7]  ( .D(n4216), .CP(n2370), .QN(n3464) );
  dfnrn1 \mgmtsoc_value_reg[7]  ( .D(N5407), .CP(n2355), .QN(n3240) );
  dfnrn1 \mgmtsoc_value_status_reg[7]  ( .D(n4150), .CP(n2358), .QN(n3401) );
  dfnrn1 \mgmtsoc_load_storage_reg[0]  ( .D(n4223), .CP(n2353), .QN(n3471) );
  dfnrn1 \mgmtsoc_value_reg[0]  ( .D(N5400), .CP(n2368), .QN(n3239) );
  dfnrn1 \mgmtsoc_value_status_reg[0]  ( .D(n4157), .CP(n2357), .QN(n3408) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[15]  ( .D(N4709), .CP(n2370), .Q(
        interface10_bank_bus_dat_r[15]) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[7]  ( .D(N4701), .CP(n2359), .Q(
        interface10_bank_bus_dat_r[7]) );
  dfnrn1 gpioin0_enable_storage_reg ( .D(n4070), .CP(n2360), .QN(n3238) );
  dfnrq1 gpioin0_gpioin0_edge_storage_reg ( .D(n4073), .CP(n2368), .Q(
        csrbank13_edge0_w) );
  dfnrq1 gpioin0_gpioin0_mode_storage_reg ( .D(n4074), .CP(n2363), .Q(
        csrbank13_mode0_w) );
  dfnrq1 gpioin0_gpioin0_trigger_d_reg ( .D(N6207), .CP(n2368), .Q(
        gpioin0_gpioin0_trigger_d) );
  dfnrq1 gpioin0_pending_re_reg ( .D(N6265), .CP(n2357), .Q(gpioin0_pending_re) );
  dfnrq1 gpioin0_pending_r_reg ( .D(n4072), .CP(n2367), .Q(gpioin0_pending_r)
         );
  dfnrn1 gpioin0_gpioin0_pending_reg ( .D(n4071), .CP(n2358), .QN(n3237) );
  dfnrq1 \interface13_bank_bus_dat_r_reg[0]  ( .D(N4822), .CP(n2360), .Q(
        \interface13_bank_bus_dat_r[0] ) );
  dfnrq1 spi_master_loopback_storage_reg ( .D(n4258), .CP(n2359), .Q(
        spi_master_loopback) );
  dfnrn1 \spi_master_mosi_storage_reg[7]  ( .D(n4282), .CP(n2367), .QN(n3236)
         );
  dfnrn1 \spi_master_mosi_data_reg[7]  ( .D(n4229), .CP(n2354), .QN(n3477) );
  dfnrn1 \spi_master_mosi_storage_reg[0]  ( .D(n4283), .CP(n2368), .QN(n3235)
         );
  dfnrn1 \spi_master_control_storage_reg[7]  ( .D(n4292), .CP(n2355), .QN(
        n3486) );
  dfnrn1 \spi_master_control_storage_reg[0]  ( .D(n4299), .CP(n2369), .QN(
        n3234) );
  dfnrq1 spi_master_control_re_reg ( .D(N5618), .CP(n2367), .Q(
        spi_master_control_re) );
  dfnrn1 \spi_master_cs_storage_reg[15]  ( .D(n4260), .CP(n2363), .QN(n3478)
         );
  dfnrq1 \spi_master_cs_storage_reg[7]  ( .D(n4268), .CP(n2363), .Q(
        csrbank9_cs0_w[7]) );
  dfnrq1 \spi_master_cs_storage_reg[0]  ( .D(n4275), .CP(n2357), .Q(
        csrbank9_cs0_w[0]) );
  dfnrn1 \spimaster_storage_reg[15]  ( .D(n4242), .CP(n2368), .QN(n3233) );
  dfnrq1 \spimaster_storage_reg[7]  ( .D(n4250), .CP(n2368), .Q(
        spi_master_clk_divider0[7]) );
  dfnrn1 \spimaster_storage_reg[0]  ( .D(n4257), .CP(n2358), .QN(n3232) );
  dfnrn1 \user_irq_ena_storage_reg[0]  ( .D(n4044), .CP(n2364), .QN(n3231) );
  dfnrq1 \interface19_bank_bus_dat_r_reg[0]  ( .D(N4995), .CP(n2357), .Q(
        interface19_bank_bus_dat_r[0]) );
  dfnrn1 gpioin5_enable_storage_reg ( .D(n4045), .CP(n2354), .QN(n3230) );
  dfnrq1 gpioin5_gpioin5_edge_storage_reg ( .D(n4048), .CP(n2369), .Q(
        csrbank18_edge0_w) );
  dfnrq1 gpioin5_gpioin5_mode_storage_reg ( .D(n4049), .CP(n2364), .Q(
        csrbank18_mode0_w) );
  dfnrq1 gpioin5_gpioin5_trigger_d_reg ( .D(N6247), .CP(n2369), .Q(
        gpioin5_gpioin5_trigger_d) );
  dfnrq1 gpioin5_pending_re_reg ( .D(N6290), .CP(n2355), .Q(gpioin5_pending_re) );
  dfnrq1 gpioin5_pending_r_reg ( .D(n4047), .CP(n2369), .Q(gpioin5_pending_r)
         );
  dfnrn1 gpioin5_gpioin5_pending_reg ( .D(n4046), .CP(n2365), .QN(n3229) );
  dfnrq1 \interface18_bank_bus_dat_r_reg[0]  ( .D(N4982), .CP(n2358), .Q(
        \interface18_bank_bus_dat_r[0] ) );
  dfnrn1 gpioin4_enable_storage_reg ( .D(n4050), .CP(n2359), .QN(n3228) );
  dfnrq1 gpioin4_gpioin4_edge_storage_reg ( .D(n4053), .CP(n2354), .Q(
        csrbank17_edge0_w) );
  dfnrq1 gpioin4_gpioin4_mode_storage_reg ( .D(n4054), .CP(n2359), .Q(
        csrbank17_mode0_w) );
  dfnrq1 gpioin4_gpioin4_trigger_d_reg ( .D(N6239), .CP(n2370), .Q(
        gpioin4_gpioin4_trigger_d) );
  dfnrq1 gpioin4_pending_re_reg ( .D(N6285), .CP(n2360), .Q(gpioin4_pending_re) );
  dfnrq1 gpioin4_pending_r_reg ( .D(n4052), .CP(n2364), .Q(gpioin4_pending_r)
         );
  dfnrn1 gpioin4_gpioin4_pending_reg ( .D(n4051), .CP(n2364), .QN(n3227) );
  dfnrq1 \interface17_bank_bus_dat_r_reg[0]  ( .D(N4950), .CP(n2359), .Q(
        \interface17_bank_bus_dat_r[0] ) );
  dfnrn1 gpioin3_enable_storage_reg ( .D(n4055), .CP(n2370), .QN(n3226) );
  dfnrq1 gpioin3_gpioin3_edge_storage_reg ( .D(n4058), .CP(n2365), .Q(
        csrbank16_edge0_w) );
  dfnrq1 gpioin3_gpioin3_mode_storage_reg ( .D(n4059), .CP(n2355), .Q(
        csrbank16_mode0_w) );
  dfnrq1 gpioin3_gpioin3_trigger_d_reg ( .D(N6231), .CP(n2370), .Q(
        gpioin3_gpioin3_trigger_d) );
  dfnrq1 gpioin3_pending_re_reg ( .D(N6280), .CP(n2367), .Q(gpioin3_pending_re) );
  dfnrq1 gpioin3_pending_r_reg ( .D(n4057), .CP(n2359), .Q(gpioin3_pending_r)
         );
  dfnrn1 gpioin3_gpioin3_pending_reg ( .D(n4056), .CP(n2363), .QN(n3225) );
  dfnrq1 \interface16_bank_bus_dat_r_reg[0]  ( .D(N4918), .CP(n2354), .Q(
        \interface16_bank_bus_dat_r[0] ) );
  dfnrq1 uart_enabled_storage_reg ( .D(n4075), .CP(n2358), .Q(uart_enabled_o)
         );
  dfnrq1 \interface12_bank_bus_dat_r_reg[0]  ( .D(N4790), .CP(n2353), .Q(
        \interface12_bank_bus_dat_r[0] ) );
  dfnrq1 spi_enabled_storage_reg ( .D(n4300), .CP(n2365), .Q(spi_enabled) );
  dfnrq1 \interface8_bank_bus_dat_r_reg[0]  ( .D(N4516), .CP(n2370), .Q(
        \interface8_bank_bus_dat_r[0] ) );
  dfnrq1 debug_oeb_storage_reg ( .D(n4932), .CP(n2367), .Q(debug_oeb) );
  dfnrq1 debug_mode_storage_reg ( .D(n4933), .CP(n2352), .Q(debug_mode) );
  dfnrn1 mprj_wb_iena_storage_reg ( .D(n4301), .CP(n2364), .QN(n3224) );
  dfnrq1 \interface7_bank_bus_dat_r_reg[0]  ( .D(N4505), .CP(n2355), .Q(
        \interface7_bank_bus_dat_r[0] ) );
  dfnrn1 \la_oe_storage_reg[39]  ( .D(n4518), .CP(n2363), .QN(la_oenb[39]) );
  dfnrn1 \la_oe_storage_reg[32]  ( .D(n4525), .CP(n2355), .QN(la_oenb[32]) );
  dfnrn1 \la_ien_storage_reg[103]  ( .D(n4582), .CP(n2362), .QN(la_iena[103])
         );
  dfnrn1 \la_ien_storage_reg[96]  ( .D(n4589), .CP(n2367), .QN(la_iena[96]) );
  dfnrn1 \la_oe_storage_reg[103]  ( .D(n4454), .CP(n2365), .QN(la_oenb[103])
         );
  dfnrn1 \la_oe_storage_reg[96]  ( .D(n4461), .CP(n2370), .QN(la_oenb[96]) );
  dfnrn1 \la_ien_storage_reg[71]  ( .D(n4614), .CP(n2368), .QN(la_iena[71]) );
  dfnrn1 \la_ien_storage_reg[64]  ( .D(n4621), .CP(n2362), .QN(la_iena[64]) );
  dfnrn1 \la_ien_storage_reg[39]  ( .D(n4646), .CP(n2360), .QN(la_iena[39]) );
  dfnrn1 \la_ien_storage_reg[32]  ( .D(n4653), .CP(n2352), .QN(la_iena[32]) );
  dfnrn1 \la_ien_storage_reg[7]  ( .D(n4678), .CP(n2354), .QN(la_iena[7]) );
  dfnrn1 \la_ien_storage_reg[0]  ( .D(n4685), .CP(n2357), .QN(la_iena[0]) );
  dfnrq1 \la_out_storage_reg[103]  ( .D(n4326), .CP(n2370), .Q(la_output[103])
         );
  dfnrq1 \la_out_storage_reg[96]  ( .D(n4333), .CP(n2367), .Q(la_output[96])
         );
  dfnrq1 \la_out_storage_reg[71]  ( .D(n4358), .CP(n2362), .Q(la_output[71])
         );
  dfnrq1 \la_out_storage_reg[64]  ( .D(n4365), .CP(n2362), .Q(la_output[64])
         );
  dfnrn1 \la_out_storage_reg[39]  ( .D(n4390), .CP(n2362), .QN(n3223) );
  dfnrn1 \la_out_storage_reg[32]  ( .D(n4397), .CP(n2354), .QN(n3222) );
  dfnrn1 \la_out_storage_reg[7]  ( .D(n4422), .CP(n2353), .QN(n3221) );
  dfnrn1 \la_out_storage_reg[0]  ( .D(n4429), .CP(n2359), .QN(n3220) );
  dfnrn1 \la_oe_storage_reg[71]  ( .D(n4486), .CP(n2359), .QN(la_oenb[71]) );
  dfnrn1 \la_oe_storage_reg[64]  ( .D(n4493), .CP(n2365), .QN(la_oenb[64]) );
  dfnrn1 \la_oe_storage_reg[7]  ( .D(n4550), .CP(n2367), .QN(la_oenb[7]) );
  dfnrn1 \la_oe_storage_reg[0]  ( .D(n4557), .CP(n2360), .QN(la_oenb[0]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[7]  ( .D(N4470), .CP(n2358), .Q(
        interface6_bank_bus_dat_r[7]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[0]  ( .D(N4463), .CP(n2360), .Q(
        interface6_bank_bus_dat_r[0]) );
  dfnrq1 gpio_oe_storage_reg ( .D(n4687), .CP(n2365), .Q(csrbank5_oe0_w) );
  dfnrq1 gpio_mode1_storage_reg ( .D(n4690), .CP(n2365), .Q(gpio_mode1_pad) );
  dfnrn1 gpio_out_storage_reg ( .D(n4686), .CP(n2368), .QN(n3219) );
  dfnrn1 gpio_ien_storage_reg ( .D(n4688), .CP(n2368), .QN(gpio_inenb_pad) );
  dfnrq1 gpio_mode0_storage_reg ( .D(n4689), .CP(n2370), .Q(gpio_mode0_pad) );
  dfnrq1 \interface5_bank_bus_dat_r_reg[0]  ( .D(N4331), .CP(n2354), .Q(
        \interface5_bank_bus_dat_r[0] ) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[0]  ( .D(N4292), .CP(n2368), .Q(
        interface4_bank_bus_dat_r[0]) );
  dfnrn1 mgmtsoc_master_cs_storage_reg ( .D(n4889), .CP(n2364), .QN(n3218) );
  dfnrq1 mgmtsoc_master_tx_fifo_source_valid_reg ( .D(n4768), .CP(n2354), .Q(
        mgmtsoc_port_master_user_port_sink_valid) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[0]  ( .D(n4767), .CP(
        n2363), .QN(n3542) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[7]  ( .D(n4760), .CP(
        n2354), .QN(n3535) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[7]  ( .D(n4881), .CP(n2369), 
        .QN(n3578) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[0]  ( .D(n4888), .CP(n2358), 
        .QN(n3510) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]  ( .D(n4735), .CP(
        n2353), .QN(n3509) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[7]  ( .D(n4890), .CP(n2357), .QN(
        n3580) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[0]  ( .D(n4897), .CP(n2354), .QN(
        n3585) );
  dfnrq1 \interface2_bank_bus_dat_r_reg[0]  ( .D(N4152), .CP(n2360), .Q(
        \interface2_bank_bus_dat_r[0] ) );
  dfnrq1 \interface1_bank_bus_dat_r_reg[0]  ( .D(N4141), .CP(n2362), .Q(
        \interface1_bank_bus_dat_r[0] ) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[7]  ( .D(n4922), .CP(n2370), .QN(n3610)
         );
  dfnrn1 \mgmtsoc_scratch_storage_reg[0]  ( .D(n4929), .CP(n2359), .QN(n3617)
         );
  dfnrq1 \mgmtsoc_reset_storage_reg[0]  ( .D(n4931), .CP(n2355), .Q(
        csrbank0_reset0_w[0]) );
  dfnrq1 mgmtsoc_reset_re_reg ( .D(N5168), .CP(n2362), .Q(mgmtsoc_reset_re) );
  dfnrq1 \slave_sel_r_reg[2]  ( .D(N6300), .CP(n2353), .Q(slave_sel_r[2]) );
  dfnrq1 dff2_bus_ack_reg ( .D(N5433), .CP(n2357), .Q(dff2_bus_ack) );
  dfnrq1 \slave_sel_r_reg[1]  ( .D(N6299), .CP(n2363), .Q(slave_sel_r[1]) );
  dfnrq1 dff_bus_ack_reg ( .D(N5432), .CP(n2368), .Q(dff_bus_ack) );
  dfnrq1 \slave_sel_r_reg[5]  ( .D(N6303), .CP(n2354), .Q(slave_sel_r[5]) );
  dfnrq1 \slave_sel_r_reg[3]  ( .D(N6301), .CP(n2359), .Q(slave_sel_r[3]) );
  dfnrq1 \slave_sel_r_reg[4]  ( .D(N6302), .CP(n2370), .Q(slave_sel_r[4]) );
  dfnrq1 \dbg_uart_address_reg[30]  ( .D(n4864), .CP(n2367), .Q(
        dbg_uart_address[30]) );
  dfnrq1 \dbg_uart_address_reg[31]  ( .D(n4968), .CP(n2360), .Q(
        dbg_uart_address[31]) );
  dfnrq1 \count_reg[19]  ( .D(n4823), .CP(n2360), .Q(count[19]) );
  dfnrq1 \count_reg[0]  ( .D(n4822), .CP(n2352), .Q(count[0]) );
  dfnrq1 \count_reg[1]  ( .D(n4804), .CP(n2362), .Q(count[1]) );
  dfnrq1 \count_reg[2]  ( .D(n4805), .CP(n2367), .Q(count[2]) );
  dfnrq1 \count_reg[3]  ( .D(n4806), .CP(n2360), .Q(count[3]) );
  dfnrq1 \count_reg[4]  ( .D(n4807), .CP(n2355), .Q(count[4]) );
  dfnrq1 \count_reg[5]  ( .D(n4808), .CP(n2365), .Q(count[5]) );
  dfnrq1 \count_reg[6]  ( .D(n4809), .CP(n2370), .Q(count[6]) );
  dfnrq1 \count_reg[7]  ( .D(n4810), .CP(n2359), .Q(count[7]) );
  dfnrq1 \count_reg[8]  ( .D(n4811), .CP(n2354), .Q(count[8]) );
  dfnrq1 \count_reg[9]  ( .D(n4812), .CP(n2364), .Q(count[9]) );
  dfnrq1 \count_reg[10]  ( .D(n4813), .CP(n2369), .Q(count[10]) );
  dfnrq1 \count_reg[11]  ( .D(n4814), .CP(n2358), .Q(count[11]) );
  dfnrq1 \count_reg[12]  ( .D(n4815), .CP(n2353), .Q(count[12]) );
  dfnrq1 \count_reg[13]  ( .D(n4816), .CP(n2363), .Q(count[13]) );
  dfnrq1 \count_reg[14]  ( .D(n4817), .CP(n2368), .Q(count[14]) );
  dfnrq1 \count_reg[15]  ( .D(n4818), .CP(n2357), .Q(count[15]) );
  dfnrq1 \count_reg[16]  ( .D(n4819), .CP(n2352), .Q(count[16]) );
  dfnrq1 \count_reg[17]  ( .D(n4820), .CP(n2362), .Q(count[17]) );
  dfnrq1 \count_reg[18]  ( .D(n4821), .CP(n2367), .Q(count[18]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[31]  ( .D(n4041), .CP(n2370), .Q(
        mgmtsoc_bus_errors_status[31]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[0]  ( .D(n4040), .CP(n2355), .Q(
        mgmtsoc_bus_errors_status[0]) );
  dfnrq1 \interface0_bank_bus_dat_r_reg[0]  ( .D(N4099), .CP(n2365), .Q(
        interface0_bank_bus_dat_r[0]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[1]  ( .D(n4010), .CP(n2365), .Q(
        mgmtsoc_bus_errors_status[1]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[2]  ( .D(n4011), .CP(n2354), .Q(
        mgmtsoc_bus_errors_status[2]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[3]  ( .D(n4012), .CP(n2359), .Q(
        mgmtsoc_bus_errors_status[3]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[4]  ( .D(n4013), .CP(n2365), .Q(
        mgmtsoc_bus_errors_status[4]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[5]  ( .D(n4014), .CP(n2360), .Q(
        mgmtsoc_bus_errors_status[5]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[6]  ( .D(n4015), .CP(n2362), .Q(
        mgmtsoc_bus_errors_status[6]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[7]  ( .D(n4016), .CP(n2357), .Q(
        mgmtsoc_bus_errors_status[7]) );
  dfnrq1 \interface0_bank_bus_dat_r_reg[7]  ( .D(N4106), .CP(n2352), .Q(
        interface0_bank_bus_dat_r[7]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[8]  ( .D(n4017), .CP(n2368), .Q(
        mgmtsoc_bus_errors_status[8]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[9]  ( .D(n4018), .CP(n2363), .Q(
        mgmtsoc_bus_errors_status[9]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[10]  ( .D(n4019), .CP(n2353), .Q(
        mgmtsoc_bus_errors_status[10]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[11]  ( .D(n4020), .CP(n2358), .Q(
        mgmtsoc_bus_errors_status[11]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[12]  ( .D(n4021), .CP(n2369), .Q(
        mgmtsoc_bus_errors_status[12]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[13]  ( .D(n4022), .CP(n2364), .Q(
        mgmtsoc_bus_errors_status[13]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[14]  ( .D(n4023), .CP(n2354), .Q(
        mgmtsoc_bus_errors_status[14]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[15]  ( .D(n4024), .CP(n2359), .Q(
        mgmtsoc_bus_errors_status[15]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[16]  ( .D(n4025), .CP(n2370), .Q(
        mgmtsoc_bus_errors_status[16]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[17]  ( .D(n4026), .CP(n2365), .Q(
        mgmtsoc_bus_errors_status[17]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[18]  ( .D(n4027), .CP(n2355), .Q(
        mgmtsoc_bus_errors_status[18]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[19]  ( .D(n4028), .CP(n2360), .Q(
        mgmtsoc_bus_errors_status[19]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[20]  ( .D(n4029), .CP(n2367), .Q(
        mgmtsoc_bus_errors_status[20]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[21]  ( .D(n4030), .CP(n2362), .Q(
        mgmtsoc_bus_errors_status[21]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[22]  ( .D(n4031), .CP(n2352), .Q(
        mgmtsoc_bus_errors_status[22]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[23]  ( .D(n4032), .CP(n2357), .Q(
        mgmtsoc_bus_errors_status[23]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[24]  ( .D(n4033), .CP(n2368), .Q(
        mgmtsoc_bus_errors_status[24]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[25]  ( .D(n4034), .CP(n2363), .Q(
        mgmtsoc_bus_errors_status[25]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[26]  ( .D(n4035), .CP(n2353), .Q(
        mgmtsoc_bus_errors_status[26]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[27]  ( .D(n4036), .CP(n2358), .Q(
        mgmtsoc_bus_errors_status[27]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[28]  ( .D(n4037), .CP(n2369), .Q(
        mgmtsoc_bus_errors_status[28]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[29]  ( .D(n4038), .CP(n2364), .Q(
        mgmtsoc_bus_errors_status[29]) );
  dfnrq1 \mgmtsoc_bus_errors_reg[30]  ( .D(n4039), .CP(n2354), .Q(
        mgmtsoc_bus_errors_status[30]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[8]  ( .D(n5040), .CP(n2352), .Q(
        mgmtsoc_litespimmap_count[8]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[0]  ( .D(n5039), .CP(n2354), .Q(
        mgmtsoc_litespimmap_count[0]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[1]  ( .D(n5032), .CP(n2364), .Q(
        mgmtsoc_litespimmap_count[1]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[2]  ( .D(n5033), .CP(n2369), .Q(
        mgmtsoc_litespimmap_count[2]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[3]  ( .D(n5034), .CP(n2358), .Q(
        mgmtsoc_litespimmap_count[3]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[4]  ( .D(n5035), .CP(n2353), .Q(
        mgmtsoc_litespimmap_count[4]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[5]  ( .D(n5036), .CP(n2363), .Q(
        mgmtsoc_litespimmap_count[5]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[6]  ( .D(n5037), .CP(n2368), .Q(
        mgmtsoc_litespimmap_count[6]) );
  dfnrq1 \mgmtsoc_litespimmap_count_reg[7]  ( .D(n5038), .CP(n2357), .Q(
        mgmtsoc_litespimmap_count[7]) );
  dfnrq1 mgmtsoc_litespimmap_burst_cs_reg ( .D(n5031), .CP(n2362), .Q(
        mgmtsoc_litespimmap_burst_cs) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[28]  ( .D(n4775), .CP(n2359), .Q(
        mgmtsoc_litespimmap_burst_adr[28]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[27]  ( .D(n4776), .CP(n2370), .Q(
        mgmtsoc_litespimmap_burst_adr[27]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[26]  ( .D(n4777), .CP(n2365), .Q(
        mgmtsoc_litespimmap_burst_adr[26]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[25]  ( .D(n4778), .CP(n2355), .Q(
        mgmtsoc_litespimmap_burst_adr[25]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[24]  ( .D(n4779), .CP(n2360), .Q(
        mgmtsoc_litespimmap_burst_adr[24]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[23]  ( .D(n4780), .CP(n2367), .Q(
        mgmtsoc_litespimmap_burst_adr[23]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[22]  ( .D(n4781), .CP(n2362), .Q(
        mgmtsoc_litespimmap_burst_adr[22]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[21]  ( .D(n4782), .CP(n2352), .Q(
        mgmtsoc_litespimmap_burst_adr[21]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[20]  ( .D(n4783), .CP(n2357), .Q(
        mgmtsoc_litespimmap_burst_adr[20]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[19]  ( .D(n4784), .CP(n2368), .Q(
        mgmtsoc_litespimmap_burst_adr[19]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[18]  ( .D(n4785), .CP(n2363), .Q(
        mgmtsoc_litespimmap_burst_adr[18]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[17]  ( .D(n4786), .CP(n2353), .Q(
        mgmtsoc_litespimmap_burst_adr[17]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[16]  ( .D(n4787), .CP(n2358), .Q(
        mgmtsoc_litespimmap_burst_adr[16]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[15]  ( .D(n4788), .CP(n2369), .Q(
        mgmtsoc_litespimmap_burst_adr[15]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[14]  ( .D(n4789), .CP(n2364), .Q(
        mgmtsoc_litespimmap_burst_adr[14]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[13]  ( .D(n4790), .CP(n2354), .Q(
        mgmtsoc_litespimmap_burst_adr[13]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[12]  ( .D(n4791), .CP(n2359), .Q(
        mgmtsoc_litespimmap_burst_adr[12]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[11]  ( .D(n4792), .CP(n2370), .Q(
        mgmtsoc_litespimmap_burst_adr[11]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[10]  ( .D(n4793), .CP(n2365), .Q(
        mgmtsoc_litespimmap_burst_adr[10]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[9]  ( .D(n4794), .CP(n2355), .Q(
        mgmtsoc_litespimmap_burst_adr[9]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[8]  ( .D(n4795), .CP(n2360), .Q(
        mgmtsoc_litespimmap_burst_adr[8]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[7]  ( .D(n4796), .CP(n2367), .Q(
        mgmtsoc_litespimmap_burst_adr[7]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[6]  ( .D(n4797), .CP(n2362), .Q(
        mgmtsoc_litespimmap_burst_adr[6]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[5]  ( .D(n4798), .CP(n2352), .Q(
        mgmtsoc_litespimmap_burst_adr[5]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[4]  ( .D(n4799), .CP(n2357), .Q(
        mgmtsoc_litespimmap_burst_adr[4]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[3]  ( .D(n4800), .CP(n2368), .Q(
        mgmtsoc_litespimmap_burst_adr[3]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[2]  ( .D(n4801), .CP(n2363), .Q(
        mgmtsoc_litespimmap_burst_adr[2]) );
  dfnrq1 \mgmtsoc_litespimmap_burst_adr_reg[0]  ( .D(n4802), .CP(n2358), .Q(
        mgmtsoc_litespimmap_burst_adr[0]) );
  dfnrn1 \mgmtsoc_litespisdrphycore_count_reg[3]  ( .D(n4772), .CP(n2369), 
        .QN(n3543) );
  dfnrq1 \mgmtsoc_litespisdrphycore_count_reg[0]  ( .D(n4771), .CP(n2355), .Q(
        mgmtsoc_litespisdrphycore_count[0]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_count_reg[1]  ( .D(n4769), .CP(n2367), .Q(
        mgmtsoc_litespisdrphycore_count[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_count_reg[2]  ( .D(n4770), .CP(n2360), .Q(
        mgmtsoc_litespisdrphycore_count[2]) );
  dfnrq1 mgmtsoc_master_rx_fifo_source_valid_reg ( .D(n4724), .CP(n2354), .Q(
        \mgmtsoc_master_status_status[1] ) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[1]  ( .D(n3688), .CP(
        n2362), .QN(n3345) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[1]  ( .D(N4244), .CP(n2353), .Q(
        interface3_bank_bus_dat_r[1]) );
  dfnrn1 \dbg_uart_data_reg[1]  ( .D(n4862), .CP(n2353), .QN(n3564) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[1]  ( .D(n3217), .CP(n2359), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[1]) );
  dfnrq1 \storage_reg[0][1]  ( .D(n3868), .CP(n2363), .Q(\storage[0][1] ) );
  dfnrq1 \storage_reg[1][1]  ( .D(n3876), .CP(n2353), .Q(\storage[1][1] ) );
  dfnrq1 \storage_reg[2][1]  ( .D(n3884), .CP(n2358), .Q(\storage[2][1] ) );
  dfnrq1 \storage_reg[3][1]  ( .D(n3892), .CP(n2369), .Q(\storage[3][1] ) );
  dfnrq1 \storage_reg[4][1]  ( .D(n3900), .CP(n2364), .Q(\storage[4][1] ) );
  dfnrq1 \storage_reg[5][1]  ( .D(n3908), .CP(n2354), .Q(\storage[5][1] ) );
  dfnrq1 \storage_reg[6][1]  ( .D(n3916), .CP(n2359), .Q(\storage[6][1] ) );
  dfnrq1 \storage_reg[7][1]  ( .D(n3924), .CP(n2370), .Q(\storage[7][1] ) );
  dfnrq1 \storage_reg[8][1]  ( .D(n3932), .CP(n2365), .Q(\storage[8][1] ) );
  dfnrq1 \storage_reg[9][1]  ( .D(n3940), .CP(n2355), .Q(\storage[9][1] ) );
  dfnrq1 \storage_reg[10][1]  ( .D(n3948), .CP(n2360), .Q(\storage[10][1] ) );
  dfnrq1 \storage_reg[11][1]  ( .D(n3956), .CP(n2367), .Q(\storage[11][1] ) );
  dfnrq1 \storage_reg[12][1]  ( .D(n3964), .CP(n2362), .Q(\storage[12][1] ) );
  dfnrq1 \storage_reg[13][1]  ( .D(n3972), .CP(n2352), .Q(\storage[13][1] ) );
  dfnrq1 \storage_reg[14][1]  ( .D(n3980), .CP(n2357), .Q(\storage[14][1] ) );
  dfnrq1 \storage_reg[15][1]  ( .D(n3988), .CP(n2368), .Q(\storage[15][1] ) );
  dfnrn1 \mgmtsoc_reload_storage_reg[1]  ( .D(n4190), .CP(n2363), .QN(n3439)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[1]  ( .D(n4222), .CP(n2352), .QN(n3470) );
  dfnrn1 \mgmtsoc_value_reg[1]  ( .D(N5401), .CP(n2368), .QN(n3216) );
  dfnrn1 \mgmtsoc_value_status_reg[1]  ( .D(n4156), .CP(n2365), .QN(n3407) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[1]  ( .D(N4695), .CP(n2363), .Q(
        interface10_bank_bus_dat_r[1]) );
  dfnrq1 \spimaster_storage_reg[1]  ( .D(n4256), .CP(n2369), .Q(
        spi_master_clk_divider0[1]) );
  dfnrq1 \spi_master_cs_storage_reg[1]  ( .D(n4274), .CP(n2358), .Q(
        csrbank9_cs0_w[1]) );
  dfnrn1 \spi_master_mosi_storage_reg[1]  ( .D(n4276), .CP(n2355), .QN(n3215)
         );
  dfnrn1 \spi_master_mosi_data_reg[1]  ( .D(n4235), .CP(n2365), .QN(n3472) );
  dfnrn1 \spi_master_control_storage_reg[1]  ( .D(n4298), .CP(n2362), .QN(
        n3492) );
  dfnrq1 \la_out_storage_reg[97]  ( .D(n4332), .CP(n2360), .Q(la_output[97])
         );
  dfnrq1 \la_out_storage_reg[65]  ( .D(n4364), .CP(n2368), .Q(la_output[65])
         );
  dfnrn1 \la_out_storage_reg[33]  ( .D(n4396), .CP(n2368), .QN(n3214) );
  dfnrn1 \la_out_storage_reg[1]  ( .D(n4428), .CP(n2364), .QN(n3213) );
  dfnrn1 \la_oe_storage_reg[97]  ( .D(n4460), .CP(n2367), .QN(la_oenb[97]) );
  dfnrn1 \la_oe_storage_reg[65]  ( .D(n4492), .CP(n2355), .QN(la_oenb[65]) );
  dfnrn1 \la_oe_storage_reg[33]  ( .D(n4524), .CP(n2369), .QN(la_oenb[33]) );
  dfnrn1 \la_oe_storage_reg[1]  ( .D(n4556), .CP(n2357), .QN(la_oenb[1]) );
  dfnrn1 \la_ien_storage_reg[97]  ( .D(n4588), .CP(n2368), .QN(la_iena[97]) );
  dfnrn1 \la_ien_storage_reg[65]  ( .D(n4620), .CP(n2358), .QN(la_iena[65]) );
  dfnrn1 \la_ien_storage_reg[33]  ( .D(n4652), .CP(n2352), .QN(la_iena[33]) );
  dfnrn1 \la_ien_storage_reg[1]  ( .D(n4684), .CP(n2365), .QN(la_iena[1]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[1]  ( .D(N4464), .CP(n2354), .Q(
        interface6_bank_bus_dat_r[1]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[1]  ( .D(n4766), .CP(
        n2365), .QN(n3541) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[1]  ( .D(n4887), .CP(n2365), 
        .QN(n3508) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[1]  ( .D(n4734), .CP(
        n2370), .QN(n3507) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[1]  ( .D(n4896), .CP(n2358), .QN(
        n3584) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[1]  ( .D(n4928), .CP(n2355), .QN(n3616)
         );
  dfnrn1 \user_irq_ena_storage_reg[1]  ( .D(n4043), .CP(n2360), .QN(n3212) );
  dfnrq1 \interface19_bank_bus_dat_r_reg[1]  ( .D(N4996), .CP(n2357), .Q(
        interface19_bank_bus_dat_r[1]) );
  dfnrn1 \uart_enable_storage_reg[1]  ( .D(n4076), .CP(n2360), .QN(n3364) );
  dfnrn1 \uart_pending_r_reg[1]  ( .D(n4092), .CP(n2359), .QN(n3211) );
  dfnrn1 uart_rx_fifo_readable_reg ( .D(n4091), .CP(n2354), .QN(n3366) );
  dfnrq1 \uart_rx_fifo_consume_reg[0]  ( .D(n3725), .CP(n2368), .Q(N770) );
  dfnrq1 \uart_rx_fifo_consume_reg[1]  ( .D(n3724), .CP(n2357), .Q(N771) );
  dfnrn1 \uart_rx_fifo_consume_reg[2]  ( .D(n3723), .CP(n2369), .QN(n3210) );
  dfnrq1 \uart_rx_fifo_consume_reg[3]  ( .D(n3722), .CP(n2368), .Q(N773) );
  dfnrq1 \uart_rx_fifo_level0_reg[1]  ( .D(n4083), .CP(n2364), .Q(
        uart_rx_fifo_level0[1]) );
  dfnrq1 \uart_rx_fifo_level0_reg[0]  ( .D(n4082), .CP(n2369), .Q(
        uart_rx_fifo_level0[0]) );
  dfnrq1 \uart_rx_fifo_level0_reg[2]  ( .D(n4081), .CP(n2354), .Q(
        uart_rx_fifo_level0[2]) );
  dfnrq1 \uart_rx_fifo_level0_reg[3]  ( .D(n4080), .CP(n2359), .Q(
        uart_rx_fifo_level0[3]) );
  dfnrq1 \uart_rx_fifo_level0_reg[4]  ( .D(n4079), .CP(n2370), .Q(
        uart_rx_fifo_level0[4]) );
  dfnrq1 \uart_rx_fifo_produce_reg[0]  ( .D(n3857), .CP(n2358), .Q(
        uart_rx_fifo_wrport_adr[0]) );
  dfnrq1 \uart_rx_fifo_produce_reg[1]  ( .D(n3856), .CP(n2353), .Q(
        uart_rx_fifo_wrport_adr[1]) );
  dfnrq1 \uart_rx_fifo_produce_reg[2]  ( .D(n3855), .CP(n2363), .Q(
        uart_rx_fifo_wrport_adr[2]) );
  dfnrq1 \uart_rx_fifo_produce_reg[3]  ( .D(n3854), .CP(n2368), .Q(
        uart_rx_fifo_wrport_adr[3]) );
  dfnrq1 \storage_1_reg[7][7]  ( .D(n3782), .CP(n2370), .Q(\storage_1[7][7] )
         );
  dfnrq1 \storage_1_reg[7][6]  ( .D(n3783), .CP(n2365), .Q(\storage_1[7][6] )
         );
  dfnrq1 \storage_1_reg[7][5]  ( .D(n3784), .CP(n2355), .Q(\storage_1[7][5] )
         );
  dfnrq1 \storage_1_reg[7][4]  ( .D(n3785), .CP(n2360), .Q(\storage_1[7][4] )
         );
  dfnrq1 \storage_1_reg[7][3]  ( .D(n3786), .CP(n2367), .Q(\storage_1[7][3] )
         );
  dfnrq1 \storage_1_reg[7][2]  ( .D(n3787), .CP(n2362), .Q(\storage_1[7][2] )
         );
  dfnrq1 \storage_1_reg[7][1]  ( .D(n3788), .CP(n2352), .Q(\storage_1[7][1] )
         );
  dfnrq1 \storage_1_reg[7][0]  ( .D(n3789), .CP(n2357), .Q(\storage_1[7][0] )
         );
  dfnrq1 \storage_1_reg[1][7]  ( .D(n3734), .CP(n2370), .Q(\storage_1[1][7] )
         );
  dfnrq1 \storage_1_reg[1][6]  ( .D(n3735), .CP(n2365), .Q(\storage_1[1][6] )
         );
  dfnrq1 \storage_1_reg[1][5]  ( .D(n3736), .CP(n2355), .Q(\storage_1[1][5] )
         );
  dfnrq1 \storage_1_reg[1][4]  ( .D(n3737), .CP(n2360), .Q(\storage_1[1][4] )
         );
  dfnrq1 \storage_1_reg[1][3]  ( .D(n3738), .CP(n2367), .Q(\storage_1[1][3] )
         );
  dfnrq1 \storage_1_reg[1][2]  ( .D(n3739), .CP(n2362), .Q(\storage_1[1][2] )
         );
  dfnrq1 \storage_1_reg[1][1]  ( .D(n3740), .CP(n2352), .Q(\storage_1[1][1] )
         );
  dfnrq1 \storage_1_reg[1][0]  ( .D(n3741), .CP(n2357), .Q(\storage_1[1][0] )
         );
  dfnrq1 \storage_1_reg[5][7]  ( .D(n3766), .CP(n2370), .Q(\storage_1[5][7] )
         );
  dfnrq1 \storage_1_reg[5][6]  ( .D(n3767), .CP(n2365), .Q(\storage_1[5][6] )
         );
  dfnrq1 \storage_1_reg[5][5]  ( .D(n3768), .CP(n2355), .Q(\storage_1[5][5] )
         );
  dfnrq1 \storage_1_reg[5][4]  ( .D(n3769), .CP(n2360), .Q(\storage_1[5][4] )
         );
  dfnrq1 \storage_1_reg[5][3]  ( .D(n3770), .CP(n2367), .Q(\storage_1[5][3] )
         );
  dfnrq1 \storage_1_reg[5][2]  ( .D(n3771), .CP(n2362), .Q(\storage_1[5][2] )
         );
  dfnrq1 \storage_1_reg[5][1]  ( .D(n3772), .CP(n2352), .Q(\storage_1[5][1] )
         );
  dfnrq1 \storage_1_reg[5][0]  ( .D(n3773), .CP(n2357), .Q(\storage_1[5][0] )
         );
  dfnrq1 \storage_1_reg[9][7]  ( .D(n3798), .CP(n2370), .Q(\storage_1[9][7] )
         );
  dfnrq1 \storage_1_reg[9][6]  ( .D(n3799), .CP(n2365), .Q(\storage_1[9][6] )
         );
  dfnrq1 \storage_1_reg[9][5]  ( .D(n3800), .CP(n2355), .Q(\storage_1[9][5] )
         );
  dfnrq1 \storage_1_reg[9][4]  ( .D(n3801), .CP(n2360), .Q(\storage_1[9][4] )
         );
  dfnrq1 \storage_1_reg[9][3]  ( .D(n3802), .CP(n2367), .Q(\storage_1[9][3] )
         );
  dfnrq1 \storage_1_reg[9][2]  ( .D(n3803), .CP(n2362), .Q(\storage_1[9][2] )
         );
  dfnrq1 \storage_1_reg[9][1]  ( .D(n3804), .CP(n2352), .Q(\storage_1[9][1] )
         );
  dfnrq1 \storage_1_reg[9][0]  ( .D(n3805), .CP(n2357), .Q(\storage_1[9][0] )
         );
  dfnrq1 \storage_1_reg[13][7]  ( .D(n3830), .CP(n2365), .Q(\storage_1[13][7] ) );
  dfnrq1 \storage_1_reg[13][6]  ( .D(n3831), .CP(n2355), .Q(\storage_1[13][6] ) );
  dfnrq1 \storage_1_reg[13][5]  ( .D(n3832), .CP(n2360), .Q(\storage_1[13][5] ) );
  dfnrq1 \storage_1_reg[13][4]  ( .D(n3833), .CP(n2367), .Q(\storage_1[13][4] ) );
  dfnrq1 \storage_1_reg[13][3]  ( .D(n3834), .CP(n2362), .Q(\storage_1[13][3] ) );
  dfnrq1 \storage_1_reg[13][2]  ( .D(n3835), .CP(n2352), .Q(\storage_1[13][2] ) );
  dfnrq1 \storage_1_reg[13][1]  ( .D(n3836), .CP(n2357), .Q(\storage_1[13][1] ) );
  dfnrq1 \storage_1_reg[13][0]  ( .D(n3837), .CP(n2368), .Q(\storage_1[13][0] ) );
  dfnrq1 \storage_1_reg[3][7]  ( .D(n3750), .CP(n2370), .Q(\storage_1[3][7] )
         );
  dfnrq1 \storage_1_reg[3][6]  ( .D(n3751), .CP(n2365), .Q(\storage_1[3][6] )
         );
  dfnrq1 \storage_1_reg[3][5]  ( .D(n3752), .CP(n2355), .Q(\storage_1[3][5] )
         );
  dfnrq1 \storage_1_reg[3][4]  ( .D(n3753), .CP(n2360), .Q(\storage_1[3][4] )
         );
  dfnrq1 \storage_1_reg[3][3]  ( .D(n3754), .CP(n2367), .Q(\storage_1[3][3] )
         );
  dfnrq1 \storage_1_reg[3][2]  ( .D(n3755), .CP(n2362), .Q(\storage_1[3][2] )
         );
  dfnrq1 \storage_1_reg[3][1]  ( .D(n3756), .CP(n2352), .Q(\storage_1[3][1] )
         );
  dfnrq1 \storage_1_reg[3][0]  ( .D(n3757), .CP(n2357), .Q(\storage_1[3][0] )
         );
  dfnrq1 \storage_1_reg[11][7]  ( .D(n3814), .CP(n2370), .Q(\storage_1[11][7] ) );
  dfnrq1 \storage_1_reg[11][6]  ( .D(n3815), .CP(n2365), .Q(\storage_1[11][6] ) );
  dfnrq1 \storage_1_reg[11][5]  ( .D(n3816), .CP(n2355), .Q(\storage_1[11][5] ) );
  dfnrq1 \storage_1_reg[11][4]  ( .D(n3817), .CP(n2360), .Q(\storage_1[11][4] ) );
  dfnrq1 \storage_1_reg[11][3]  ( .D(n3818), .CP(n2367), .Q(\storage_1[11][3] ) );
  dfnrq1 \storage_1_reg[11][2]  ( .D(n3819), .CP(n2362), .Q(\storage_1[11][2] ) );
  dfnrq1 \storage_1_reg[11][1]  ( .D(n3820), .CP(n2352), .Q(\storage_1[11][1] ) );
  dfnrq1 \storage_1_reg[11][0]  ( .D(n3821), .CP(n2357), .Q(\storage_1[11][0] ) );
  dfnrq1 \storage_1_reg[15][7]  ( .D(n3846), .CP(n2365), .Q(\storage_1[15][7] ) );
  dfnrq1 \storage_1_reg[15][6]  ( .D(n3847), .CP(n2355), .Q(\storage_1[15][6] ) );
  dfnrq1 \storage_1_reg[15][5]  ( .D(n3848), .CP(n2360), .Q(\storage_1[15][5] ) );
  dfnrq1 \storage_1_reg[15][4]  ( .D(n3849), .CP(n2367), .Q(\storage_1[15][4] ) );
  dfnrq1 \storage_1_reg[15][3]  ( .D(n3850), .CP(n2362), .Q(\storage_1[15][3] ) );
  dfnrq1 \storage_1_reg[15][2]  ( .D(n3851), .CP(n2352), .Q(\storage_1[15][2] ) );
  dfnrq1 \storage_1_reg[15][1]  ( .D(n3852), .CP(n2357), .Q(\storage_1[15][1] ) );
  dfnrq1 \storage_1_reg[15][0]  ( .D(n3853), .CP(n2355), .Q(\storage_1[15][0] ) );
  dfnrq1 \storage_1_reg[6][7]  ( .D(n3774), .CP(n2368), .Q(\storage_1[6][7] )
         );
  dfnrq1 \storage_1_reg[6][6]  ( .D(n3775), .CP(n2363), .Q(\storage_1[6][6] )
         );
  dfnrq1 \storage_1_reg[6][5]  ( .D(n3776), .CP(n2353), .Q(\storage_1[6][5] )
         );
  dfnrq1 \storage_1_reg[6][4]  ( .D(n3777), .CP(n2358), .Q(\storage_1[6][4] )
         );
  dfnrq1 \storage_1_reg[6][3]  ( .D(n3778), .CP(n2369), .Q(\storage_1[6][3] )
         );
  dfnrq1 \storage_1_reg[6][2]  ( .D(n3779), .CP(n2364), .Q(\storage_1[6][2] )
         );
  dfnrq1 \storage_1_reg[6][1]  ( .D(n3780), .CP(n2354), .Q(\storage_1[6][1] )
         );
  dfnrq1 \storage_1_reg[6][0]  ( .D(n3781), .CP(n2359), .Q(\storage_1[6][0] )
         );
  dfnrq1 \storage_1_reg[0][7]  ( .D(n3726), .CP(n2368), .Q(\storage_1[0][7] )
         );
  dfnrq1 \storage_1_reg[0][6]  ( .D(n3727), .CP(n2363), .Q(\storage_1[0][6] )
         );
  dfnrq1 \storage_1_reg[0][5]  ( .D(n3728), .CP(n2353), .Q(\storage_1[0][5] )
         );
  dfnrq1 \storage_1_reg[0][4]  ( .D(n3729), .CP(n2358), .Q(\storage_1[0][4] )
         );
  dfnrq1 \storage_1_reg[0][3]  ( .D(n3730), .CP(n2369), .Q(\storage_1[0][3] )
         );
  dfnrq1 \storage_1_reg[0][2]  ( .D(n3731), .CP(n2364), .Q(\storage_1[0][2] )
         );
  dfnrq1 \storage_1_reg[0][1]  ( .D(n3732), .CP(n2354), .Q(\storage_1[0][1] )
         );
  dfnrq1 \storage_1_reg[0][0]  ( .D(n3733), .CP(n2359), .Q(\storage_1[0][0] )
         );
  dfnrq1 \storage_1_reg[4][7]  ( .D(n3758), .CP(n2368), .Q(\storage_1[4][7] )
         );
  dfnrq1 \storage_1_reg[4][6]  ( .D(n3759), .CP(n2363), .Q(\storage_1[4][6] )
         );
  dfnrq1 \storage_1_reg[4][5]  ( .D(n3760), .CP(n2353), .Q(\storage_1[4][5] )
         );
  dfnrq1 \storage_1_reg[4][4]  ( .D(n3761), .CP(n2358), .Q(\storage_1[4][4] )
         );
  dfnrq1 \storage_1_reg[4][3]  ( .D(n3762), .CP(n2369), .Q(\storage_1[4][3] )
         );
  dfnrq1 \storage_1_reg[4][2]  ( .D(n3763), .CP(n2364), .Q(\storage_1[4][2] )
         );
  dfnrq1 \storage_1_reg[4][1]  ( .D(n3764), .CP(n2354), .Q(\storage_1[4][1] )
         );
  dfnrq1 \storage_1_reg[4][0]  ( .D(n3765), .CP(n2359), .Q(\storage_1[4][0] )
         );
  dfnrq1 \storage_1_reg[8][7]  ( .D(n3790), .CP(n2368), .Q(\storage_1[8][7] )
         );
  dfnrq1 \storage_1_reg[8][6]  ( .D(n3791), .CP(n2363), .Q(\storage_1[8][6] )
         );
  dfnrq1 \storage_1_reg[8][5]  ( .D(n3792), .CP(n2353), .Q(\storage_1[8][5] )
         );
  dfnrq1 \storage_1_reg[8][4]  ( .D(n3793), .CP(n2358), .Q(\storage_1[8][4] )
         );
  dfnrq1 \storage_1_reg[8][3]  ( .D(n3794), .CP(n2369), .Q(\storage_1[8][3] )
         );
  dfnrq1 \storage_1_reg[8][2]  ( .D(n3795), .CP(n2364), .Q(\storage_1[8][2] )
         );
  dfnrq1 \storage_1_reg[8][1]  ( .D(n3796), .CP(n2354), .Q(\storage_1[8][1] )
         );
  dfnrq1 \storage_1_reg[8][0]  ( .D(n3797), .CP(n2359), .Q(\storage_1[8][0] )
         );
  dfnrq1 \storage_1_reg[12][7]  ( .D(n3822), .CP(n2363), .Q(\storage_1[12][7] ) );
  dfnrq1 \storage_1_reg[12][6]  ( .D(n3823), .CP(n2353), .Q(\storage_1[12][6] ) );
  dfnrq1 \storage_1_reg[12][5]  ( .D(n3824), .CP(n2358), .Q(\storage_1[12][5] ) );
  dfnrq1 \storage_1_reg[12][4]  ( .D(n3825), .CP(n2369), .Q(\storage_1[12][4] ) );
  dfnrq1 \storage_1_reg[12][3]  ( .D(n3826), .CP(n2364), .Q(\storage_1[12][3] ) );
  dfnrq1 \storage_1_reg[12][2]  ( .D(n3827), .CP(n2354), .Q(\storage_1[12][2] ) );
  dfnrq1 \storage_1_reg[12][1]  ( .D(n3828), .CP(n2359), .Q(\storage_1[12][1] ) );
  dfnrq1 \storage_1_reg[12][0]  ( .D(n3829), .CP(n2370), .Q(\storage_1[12][0] ) );
  dfnrq1 \storage_1_reg[2][7]  ( .D(n3742), .CP(n2368), .Q(\storage_1[2][7] )
         );
  dfnrq1 \storage_1_reg[2][6]  ( .D(n3743), .CP(n2363), .Q(\storage_1[2][6] )
         );
  dfnrq1 \storage_1_reg[2][5]  ( .D(n3744), .CP(n2353), .Q(\storage_1[2][5] )
         );
  dfnrq1 \storage_1_reg[2][4]  ( .D(n3745), .CP(n2358), .Q(\storage_1[2][4] )
         );
  dfnrq1 \storage_1_reg[2][3]  ( .D(n3746), .CP(n2369), .Q(\storage_1[2][3] )
         );
  dfnrq1 \storage_1_reg[2][2]  ( .D(n3747), .CP(n2364), .Q(\storage_1[2][2] )
         );
  dfnrq1 \storage_1_reg[2][1]  ( .D(n3748), .CP(n2354), .Q(\storage_1[2][1] )
         );
  dfnrq1 \storage_1_reg[2][0]  ( .D(n3749), .CP(n2359), .Q(\storage_1[2][0] )
         );
  dfnrq1 \storage_1_reg[10][7]  ( .D(n3806), .CP(n2368), .Q(\storage_1[10][7] ) );
  dfnrq1 \storage_1_reg[10][6]  ( .D(n3807), .CP(n2363), .Q(\storage_1[10][6] ) );
  dfnrq1 \storage_1_reg[10][5]  ( .D(n3808), .CP(n2353), .Q(\storage_1[10][5] ) );
  dfnrq1 \storage_1_reg[10][4]  ( .D(n3809), .CP(n2358), .Q(\storage_1[10][4] ) );
  dfnrq1 \storage_1_reg[10][3]  ( .D(n3810), .CP(n2369), .Q(\storage_1[10][3] ) );
  dfnrq1 \storage_1_reg[10][2]  ( .D(n3811), .CP(n2364), .Q(\storage_1[10][2] ) );
  dfnrq1 \storage_1_reg[10][1]  ( .D(n3812), .CP(n2354), .Q(\storage_1[10][1] ) );
  dfnrq1 \storage_1_reg[10][0]  ( .D(n3813), .CP(n2359), .Q(\storage_1[10][0] ) );
  dfnrq1 \storage_1_reg[14][7]  ( .D(n3838), .CP(n2363), .Q(\storage_1[14][7] ) );
  dfnrq1 \storage_1_reg[14][6]  ( .D(n3839), .CP(n2353), .Q(\storage_1[14][6] ) );
  dfnrq1 \storage_1_reg[14][5]  ( .D(n3840), .CP(n2358), .Q(\storage_1[14][5] ) );
  dfnrq1 \storage_1_reg[14][4]  ( .D(n3841), .CP(n2369), .Q(\storage_1[14][4] ) );
  dfnrq1 \storage_1_reg[14][3]  ( .D(n3842), .CP(n2364), .Q(\storage_1[14][3] ) );
  dfnrq1 \storage_1_reg[14][2]  ( .D(n3843), .CP(n2354), .Q(\storage_1[14][2] ) );
  dfnrq1 \storage_1_reg[14][1]  ( .D(n3844), .CP(n2359), .Q(\storage_1[14][1] ) );
  dfnrq1 \storage_1_reg[14][0]  ( .D(n3845), .CP(n2370), .Q(\storage_1[14][0] ) );
  dfnrq1 \memdat_3_reg[1]  ( .D(n4084), .CP(n2352), .Q(
        uart_rx_fifo_fifo_out_payload_data[1]) );
  dfnrq1 \memdat_3_reg[2]  ( .D(n4085), .CP(n2362), .Q(
        uart_rx_fifo_fifo_out_payload_data[2]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[2]  ( .D(N4774), .CP(n2367), .Q(
        interface11_bank_bus_dat_r[2]) );
  dfnrq1 \memdat_3_reg[3]  ( .D(n4086), .CP(n2360), .Q(
        uart_rx_fifo_fifo_out_payload_data[3]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[3]  ( .D(N4775), .CP(n2355), .Q(
        interface11_bank_bus_dat_r[3]) );
  dfnrq1 \memdat_3_reg[4]  ( .D(n4087), .CP(n2365), .Q(
        uart_rx_fifo_fifo_out_payload_data[4]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[4]  ( .D(N4776), .CP(n2370), .Q(
        interface11_bank_bus_dat_r[4]) );
  dfnrq1 \memdat_3_reg[5]  ( .D(n4088), .CP(n2359), .Q(
        uart_rx_fifo_fifo_out_payload_data[5]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[5]  ( .D(N4777), .CP(n2354), .Q(
        interface11_bank_bus_dat_r[5]) );
  dfnrq1 \memdat_3_reg[6]  ( .D(n4089), .CP(n2357), .Q(
        uart_rx_fifo_fifo_out_payload_data[6]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[6]  ( .D(N4778), .CP(n2352), .Q(
        interface11_bank_bus_dat_r[6]) );
  dfnrn1 \dbg_uart_data_reg[6]  ( .D(n4857), .CP(n2360), .QN(n3549) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[6]  ( .D(n3209), .CP(n2354), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[6]) );
  dfnrq1 \storage_reg[0][6]  ( .D(n3863), .CP(n2357), .Q(\storage[0][6] ) );
  dfnrq1 \storage_reg[1][6]  ( .D(n3871), .CP(n2368), .Q(\storage[1][6] ) );
  dfnrq1 \storage_reg[2][6]  ( .D(n3879), .CP(n2363), .Q(\storage[2][6] ) );
  dfnrq1 \storage_reg[3][6]  ( .D(n3887), .CP(n2353), .Q(\storage[3][6] ) );
  dfnrq1 \storage_reg[4][6]  ( .D(n3895), .CP(n2358), .Q(\storage[4][6] ) );
  dfnrq1 \storage_reg[5][6]  ( .D(n3903), .CP(n2369), .Q(\storage[5][6] ) );
  dfnrq1 \storage_reg[6][6]  ( .D(n3911), .CP(n2364), .Q(\storage[6][6] ) );
  dfnrq1 \storage_reg[7][6]  ( .D(n3919), .CP(n2354), .Q(\storage[7][6] ) );
  dfnrq1 \storage_reg[8][6]  ( .D(n3927), .CP(n2359), .Q(\storage[8][6] ) );
  dfnrq1 \storage_reg[9][6]  ( .D(n3935), .CP(n2370), .Q(\storage[9][6] ) );
  dfnrq1 \storage_reg[10][6]  ( .D(n3943), .CP(n2365), .Q(\storage[10][6] ) );
  dfnrq1 \storage_reg[11][6]  ( .D(n3951), .CP(n2355), .Q(\storage[11][6] ) );
  dfnrq1 \storage_reg[12][6]  ( .D(n3959), .CP(n2360), .Q(\storage[12][6] ) );
  dfnrq1 \storage_reg[13][6]  ( .D(n3967), .CP(n2367), .Q(\storage[13][6] ) );
  dfnrq1 \storage_reg[14][6]  ( .D(n3975), .CP(n2362), .Q(\storage[14][6] ) );
  dfnrq1 \storage_reg[15][6]  ( .D(n3983), .CP(n2352), .Q(\storage[15][6] ) );
  dfnrn1 \mgmtsoc_reload_storage_reg[6]  ( .D(n4185), .CP(n2354), .QN(n3434)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[6]  ( .D(n4217), .CP(n2359), .QN(n3465) );
  dfnrn1 \mgmtsoc_value_reg[6]  ( .D(N5406), .CP(n2360), .QN(n3208) );
  dfnrn1 \mgmtsoc_value_status_reg[6]  ( .D(n4151), .CP(n2369), .QN(n3402) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[6]  ( .D(N4700), .CP(n2357), .Q(
        interface10_bank_bus_dat_r[6]) );
  dfnrn1 \spimaster_storage_reg[6]  ( .D(n4251), .CP(n2370), .QN(n3207) );
  dfnrn1 \spi_master_miso_reg[6]  ( .D(n3995), .CP(n2355), .QN(n3206) );
  dfnrn1 \spi_master_miso_reg[5]  ( .D(n3996), .CP(n2352), .QN(n3205) );
  dfnrn1 \spi_master_miso_reg[4]  ( .D(n3997), .CP(n2368), .QN(n3204) );
  dfnrn1 \spi_master_miso_reg[3]  ( .D(n3998), .CP(n2353), .QN(n3203) );
  dfnrn1 \spi_master_miso_reg[2]  ( .D(n3999), .CP(n2369), .QN(n3202) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[2]  ( .D(N4587), .CP(n2354), .Q(
        interface9_bank_bus_dat_r[2]) );
  dfnrn1 \dbg_uart_data_reg[2]  ( .D(n4861), .CP(n2353), .QN(n3561) );
  dfnrn1 \dbg_uart_data_reg[10]  ( .D(n4853), .CP(n2364), .QN(n3560) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[10]  ( .D(n3201), .CP(n2364), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[10]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[10]  ( .D(n4181), .CP(n2358), .QN(n3430)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[10]  ( .D(n4213), .CP(n2369), .QN(n3461) );
  dfnrn1 \mgmtsoc_value_reg[10]  ( .D(N5410), .CP(n2359), .QN(n3200) );
  dfnrn1 \mgmtsoc_value_status_reg[10]  ( .D(n4147), .CP(n2368), .QN(n3398) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[10]  ( .D(N4704), .CP(n2364), .Q(
        interface10_bank_bus_dat_r[10]) );
  dfnrn1 \spimaster_storage_reg[10]  ( .D(n4247), .CP(n2364), .QN(n3199) );
  dfnrn1 \spi_master_cs_storage_reg[10]  ( .D(n4265), .CP(n2354), .QN(n3483)
         );
  dfnrn1 \spi_master_control_storage_reg[10]  ( .D(n4289), .CP(n2359), .QN(
        n3198) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[10]  ( .D(N4595), .CP(n2354), .Q(
        interface9_bank_bus_dat_r[10]) );
  dfnrq1 \la_out_storage_reg[106]  ( .D(n4323), .CP(n2370), .Q(la_output[106])
         );
  dfnrq1 \la_out_storage_reg[74]  ( .D(n4355), .CP(n2365), .Q(la_output[74])
         );
  dfnrn1 \la_out_storage_reg[42]  ( .D(n4387), .CP(n2370), .QN(n3197) );
  dfnrn1 \la_out_storage_reg[10]  ( .D(n4419), .CP(n2365), .QN(n3196) );
  dfnrn1 \la_oe_storage_reg[106]  ( .D(n4451), .CP(n2355), .QN(la_oenb[106])
         );
  dfnrn1 \la_oe_storage_reg[74]  ( .D(n4483), .CP(n2360), .QN(la_oenb[74]) );
  dfnrn1 \la_oe_storage_reg[42]  ( .D(n4515), .CP(n2367), .QN(la_oenb[42]) );
  dfnrn1 \la_oe_storage_reg[10]  ( .D(n4547), .CP(n2362), .QN(la_oenb[10]) );
  dfnrn1 \la_ien_storage_reg[106]  ( .D(n4579), .CP(n2352), .QN(la_iena[106])
         );
  dfnrn1 \la_ien_storage_reg[74]  ( .D(n4611), .CP(n2357), .QN(la_iena[74]) );
  dfnrn1 \la_ien_storage_reg[42]  ( .D(n4643), .CP(n2368), .QN(la_iena[42]) );
  dfnrn1 \la_ien_storage_reg[10]  ( .D(n4675), .CP(n2363), .QN(la_iena[10]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[10]  ( .D(N4473), .CP(n2359), .Q(
        interface6_bank_bus_dat_r[10]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[10]  ( .D(n4757), 
        .CP(n2353), .QN(n3532) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[10]  ( .D(n4878), .CP(n2358), 
        .QN(n3496) );
  dfnrq1 \mgmtsoc_master_tx_fifo_source_payload_width_reg[2]  ( .D(n4727), 
        .CP(n2358), .Q(mgmtsoc_port_master_user_port_sink_payload_width[2]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[1]  ( .D(n3720), .CP(n2358), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[2]  ( .D(n3719), .CP(n2363), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[2]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[2]  ( .D(n3687), .CP(
        n2367), .QN(n3344) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[3]  ( .D(n3718), .CP(n2357), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[3]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[3]  ( .D(n3686), .CP(
        n2360), .QN(n3343) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[4]  ( .D(n3717), .CP(n2352), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[4]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[4]  ( .D(n3685), .CP(
        n2355), .QN(n3342) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[5]  ( .D(n3716), .CP(n2362), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[5]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[5]  ( .D(n3684), .CP(
        n2365), .QN(n3341) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[6]  ( .D(n3715), .CP(n2367), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[6]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[6]  ( .D(n3683), .CP(
        n2370), .QN(n3340) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[7]  ( .D(n3714), .CP(n2355), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[7]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[7]  ( .D(n3682), .CP(
        n2359), .QN(n3339) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[7]  ( .D(N4250), .CP(n2365), .Q(
        interface3_bank_bus_dat_r[7]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[8]  ( .D(n3713), .CP(n2370), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[8]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[8]  ( .D(n3681), .CP(
        n2354), .QN(n3338) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[9]  ( .D(n3712), .CP(n2359), .Q(
        mgmtsoc_litespisdrphycore_source_payload_data[9]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[9]  ( .D(n3680), .CP(
        n2364), .QN(n3337) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[10]  ( .D(n3711), .CP(n2354), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[10]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[10]  ( .D(n3679), 
        .CP(n2369), .QN(n3336) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[11]  ( .D(n3710), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[11]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[11]  ( .D(n3678), 
        .CP(n2358), .QN(n3335) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[12]  ( .D(n3709), .CP(n2369), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[12]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[12]  ( .D(n3677), 
        .CP(n2353), .QN(n3334) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[13]  ( .D(n3708), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[13]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[13]  ( .D(n3676), 
        .CP(n2363), .QN(n3333) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[14]  ( .D(n3707), .CP(n2353), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[14]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[14]  ( .D(n3675), 
        .CP(n2368), .QN(n3332) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[15]  ( .D(n3706), .CP(n2363), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[15]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[15]  ( .D(n3674), 
        .CP(n2357), .QN(n3331) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[16]  ( .D(n3705), .CP(n2368), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[16]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[16]  ( .D(n3673), 
        .CP(n2360), .QN(n3330) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[17]  ( .D(n3704), .CP(n2352), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[17]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[17]  ( .D(n3672), 
        .CP(n2360), .QN(n3329) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[18]  ( .D(n3703), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[18]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[18]  ( .D(n3671), 
        .CP(n2355), .QN(n3328) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[19]  ( .D(n3702), .CP(n2367), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[19]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[19]  ( .D(n3670), 
        .CP(n2365), .QN(n3327) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[20]  ( .D(n3701), .CP(n2360), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[20]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[20]  ( .D(n3669), 
        .CP(n2370), .QN(n3326) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[21]  ( .D(n3700), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[21]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[21]  ( .D(n3668), 
        .CP(n2369), .QN(n3325) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[22]  ( .D(n3699), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[22]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[22]  ( .D(n3667), 
        .CP(n2358), .QN(n3324) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[23]  ( .D(n3698), .CP(n2365), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[23]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[23]  ( .D(n3666), 
        .CP(n2353), .QN(n3323) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[24]  ( .D(n3697), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[24]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[24]  ( .D(n3665), 
        .CP(n2352), .QN(n3322) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[24]  ( .D(N4267), .CP(n2365), .Q(
        interface3_bank_bus_dat_r[24]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[25]  ( .D(n3696), .CP(n2370), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[25]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[25]  ( .D(n3664), 
        .CP(n2362), .QN(n3321) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[25]  ( .D(N4268), .CP(n2359), .Q(
        interface3_bank_bus_dat_r[25]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[26]  ( .D(n3695), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[26]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[26]  ( .D(n3663), 
        .CP(n2355), .QN(n3320) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[26]  ( .D(N4269), .CP(n2369), .Q(
        interface3_bank_bus_dat_r[26]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[27]  ( .D(n3694), .CP(n2370), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[27]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[27]  ( .D(n3662), 
        .CP(n2352), .QN(n3319) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[27]  ( .D(N4270), .CP(n2364), .Q(
        interface3_bank_bus_dat_r[27]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[28]  ( .D(n3693), .CP(n2365), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[28]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[28]  ( .D(n3661), 
        .CP(n2358), .QN(n3318) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[28]  ( .D(N4271), .CP(n2370), .Q(
        interface3_bank_bus_dat_r[28]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[29]  ( .D(n3692), .CP(n2359), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[29]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[29]  ( .D(n3660), 
        .CP(n2368), .QN(n3317) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[29]  ( .D(N4272), .CP(n2354), .Q(
        interface3_bank_bus_dat_r[29]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[30]  ( .D(n3691), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[30]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[30]  ( .D(n3659), 
        .CP(n2357), .QN(n3316) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[30]  ( .D(N4273), .CP(n2369), .Q(
        interface3_bank_bus_dat_r[30]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_in_reg[31]  ( .D(n3690), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_source_payload_data[31]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]  ( .D(n3658), 
        .CP(n2352), .QN(n3315) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[31]  ( .D(N4274), .CP(n2353), .Q(
        interface3_bank_bus_dat_r[31]) );
  dfnrn1 \dbg_uart_data_reg[5]  ( .D(n4858), .CP(n2362), .QN(n3552) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[5]  ( .D(n3195), .CP(n2369), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[5]) );
  dfnrq1 \storage_reg[0][5]  ( .D(n3864), .CP(n2353), .Q(\storage[0][5] ) );
  dfnrq1 \storage_reg[1][5]  ( .D(n3872), .CP(n2358), .Q(\storage[1][5] ) );
  dfnrq1 \storage_reg[2][5]  ( .D(n3880), .CP(n2369), .Q(\storage[2][5] ) );
  dfnrq1 \storage_reg[3][5]  ( .D(n3888), .CP(n2364), .Q(\storage[3][5] ) );
  dfnrq1 \storage_reg[4][5]  ( .D(n3896), .CP(n2354), .Q(\storage[4][5] ) );
  dfnrq1 \storage_reg[5][5]  ( .D(n3904), .CP(n2359), .Q(\storage[5][5] ) );
  dfnrq1 \storage_reg[6][5]  ( .D(n3912), .CP(n2370), .Q(\storage[6][5] ) );
  dfnrq1 \storage_reg[7][5]  ( .D(n3920), .CP(n2365), .Q(\storage[7][5] ) );
  dfnrq1 \storage_reg[8][5]  ( .D(n3928), .CP(n2355), .Q(\storage[8][5] ) );
  dfnrq1 \storage_reg[9][5]  ( .D(n3936), .CP(n2360), .Q(\storage[9][5] ) );
  dfnrq1 \storage_reg[10][5]  ( .D(n3944), .CP(n2367), .Q(\storage[10][5] ) );
  dfnrq1 \storage_reg[11][5]  ( .D(n3952), .CP(n2362), .Q(\storage[11][5] ) );
  dfnrq1 \storage_reg[12][5]  ( .D(n3960), .CP(n2352), .Q(\storage[12][5] ) );
  dfnrq1 \storage_reg[13][5]  ( .D(n3968), .CP(n2357), .Q(\storage[13][5] ) );
  dfnrq1 \storage_reg[14][5]  ( .D(n3976), .CP(n2368), .Q(\storage[14][5] ) );
  dfnrq1 \storage_reg[15][5]  ( .D(n3984), .CP(n2363), .Q(\storage[15][5] ) );
  dfnrn1 \mgmtsoc_reload_storage_reg[5]  ( .D(n4186), .CP(n2362), .QN(n3435)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[5]  ( .D(n4218), .CP(n2352), .QN(n3466) );
  dfnrn1 \mgmtsoc_value_reg[5]  ( .D(N5405), .CP(n2367), .QN(n3194) );
  dfnrn1 \mgmtsoc_value_status_reg[5]  ( .D(n4152), .CP(n2364), .QN(n3403) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[5]  ( .D(N4699), .CP(n2353), .Q(
        interface10_bank_bus_dat_r[5]) );
  dfnrn1 \spimaster_storage_reg[5]  ( .D(n4252), .CP(n2357), .QN(n3193) );
  dfnrq1 \spi_master_cs_storage_reg[5]  ( .D(n4270), .CP(n2358), .Q(
        csrbank9_cs0_w[5]) );
  dfnrn1 \spi_master_mosi_storage_reg[5]  ( .D(n4280), .CP(n2363), .QN(n3192)
         );
  dfnrn1 \spi_master_mosi_data_reg[5]  ( .D(n4231), .CP(n2368), .QN(n3475) );
  dfnrn1 \spi_master_control_storage_reg[5]  ( .D(n4294), .CP(n2353), .QN(
        n3488) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[5]  ( .D(N4590), .CP(n2360), .Q(
        interface9_bank_bus_dat_r[5]) );
  dfnrq1 \la_out_storage_reg[101]  ( .D(n4328), .CP(n2364), .Q(la_output[101])
         );
  dfnrq1 \la_out_storage_reg[69]  ( .D(n4360), .CP(n2354), .Q(la_output[69])
         );
  dfnrn1 \la_out_storage_reg[37]  ( .D(n4392), .CP(n2358), .QN(n3191) );
  dfnrn1 \la_out_storage_reg[5]  ( .D(n4424), .CP(n2369), .QN(n3190) );
  dfnrn1 \la_oe_storage_reg[101]  ( .D(n4456), .CP(n2364), .QN(la_oenb[101])
         );
  dfnrn1 \la_oe_storage_reg[69]  ( .D(n4488), .CP(n2354), .QN(la_oenb[69]) );
  dfnrn1 \la_oe_storage_reg[37]  ( .D(n4520), .CP(n2359), .QN(la_oenb[37]) );
  dfnrn1 \la_oe_storage_reg[5]  ( .D(n4552), .CP(n2370), .QN(la_oenb[5]) );
  dfnrn1 \la_ien_storage_reg[101]  ( .D(n4584), .CP(n2365), .QN(la_iena[101])
         );
  dfnrn1 \la_ien_storage_reg[69]  ( .D(n4616), .CP(n2355), .QN(la_iena[69]) );
  dfnrn1 \la_ien_storage_reg[37]  ( .D(n4648), .CP(n2360), .QN(la_iena[37]) );
  dfnrn1 \la_ien_storage_reg[5]  ( .D(n4680), .CP(n2367), .QN(la_iena[5]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[5]  ( .D(N4468), .CP(n2369), .Q(
        interface6_bank_bus_dat_r[5]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[5]  ( .D(n4762), .CP(
        n2362), .QN(n3537) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[5]  ( .D(n4883), .CP(n2367), 
        .QN(n3500) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[5]  ( .D(n4730), .CP(
        n2360), .QN(n3499) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[5]  ( .D(n4892), .CP(n2363), .QN(
        n3582) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[5]  ( .D(N4248), .CP(n2357), .Q(
        interface3_bank_bus_dat_r[5]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[5]  ( .D(n4924), .CP(n2364), .QN(n3612)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[5]  ( .D(N4104), .CP(n2355), .Q(
        interface0_bank_bus_dat_r[5]) );
  dfnrn1 \mgmtsoc_litespisdrphycore_storage_reg[5]  ( .D(n5043), .CP(n2358), 
        .QN(n3189) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[5]  ( .D(N4297), .CP(n2357), .Q(
        interface4_bank_bus_dat_r[5]) );
  dfnrn1 \dbg_uart_data_reg[4]  ( .D(n4859), .CP(n2353), .QN(n3555) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[4]  ( .D(n3188), .CP(n2358), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[4]) );
  dfnrq1 \storage_reg[0][4]  ( .D(n3865), .CP(n2352), .Q(\storage[0][4] ) );
  dfnrq1 \storage_reg[1][4]  ( .D(n3873), .CP(n2357), .Q(\storage[1][4] ) );
  dfnrq1 \storage_reg[2][4]  ( .D(n3881), .CP(n2368), .Q(\storage[2][4] ) );
  dfnrq1 \storage_reg[3][4]  ( .D(n3889), .CP(n2363), .Q(\storage[3][4] ) );
  dfnrq1 \storage_reg[4][4]  ( .D(n3897), .CP(n2353), .Q(\storage[4][4] ) );
  dfnrq1 \storage_reg[5][4]  ( .D(n3905), .CP(n2358), .Q(\storage[5][4] ) );
  dfnrq1 \storage_reg[6][4]  ( .D(n3913), .CP(n2369), .Q(\storage[6][4] ) );
  dfnrq1 \storage_reg[7][4]  ( .D(n3921), .CP(n2364), .Q(\storage[7][4] ) );
  dfnrq1 \storage_reg[8][4]  ( .D(n3929), .CP(n2354), .Q(\storage[8][4] ) );
  dfnrq1 \storage_reg[9][4]  ( .D(n3937), .CP(n2359), .Q(\storage[9][4] ) );
  dfnrq1 \storage_reg[10][4]  ( .D(n3945), .CP(n2370), .Q(\storage[10][4] ) );
  dfnrq1 \storage_reg[11][4]  ( .D(n3953), .CP(n2365), .Q(\storage[11][4] ) );
  dfnrq1 \storage_reg[12][4]  ( .D(n3961), .CP(n2355), .Q(\storage[12][4] ) );
  dfnrq1 \storage_reg[13][4]  ( .D(n3969), .CP(n2360), .Q(\storage[13][4] ) );
  dfnrq1 \storage_reg[14][4]  ( .D(n3977), .CP(n2367), .Q(\storage[14][4] ) );
  dfnrq1 \storage_reg[15][4]  ( .D(n3985), .CP(n2362), .Q(\storage[15][4] ) );
  dfnrn1 \mgmtsoc_reload_storage_reg[4]  ( .D(n4187), .CP(n2362), .QN(n3436)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[4]  ( .D(n4219), .CP(n2352), .QN(n3467) );
  dfnrn1 \mgmtsoc_value_reg[4]  ( .D(N5404), .CP(n2362), .QN(n3187) );
  dfnrn1 \mgmtsoc_value_status_reg[4]  ( .D(n4153), .CP(n2354), .QN(n3404) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[4]  ( .D(N4698), .CP(n2352), .Q(
        interface10_bank_bus_dat_r[4]) );
  dfnrq1 \spimaster_storage_reg[4]  ( .D(n4253), .CP(n2368), .Q(
        spi_master_clk_divider0[4]) );
  dfnrq1 \spi_master_cs_storage_reg[4]  ( .D(n4271), .CP(n2363), .Q(
        csrbank9_cs0_w[4]) );
  dfnrn1 \spi_master_mosi_storage_reg[4]  ( .D(n4279), .CP(n2357), .QN(n3186)
         );
  dfnrn1 \spi_master_mosi_data_reg[4]  ( .D(n4232), .CP(n2359), .QN(n3476) );
  dfnrn1 \spi_master_control_storage_reg[4]  ( .D(n4295), .CP(n2368), .QN(
        n3489) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[4]  ( .D(N4589), .CP(n2357), .Q(
        interface9_bank_bus_dat_r[4]) );
  dfnrq1 \la_out_storage_reg[100]  ( .D(n4329), .CP(n2358), .Q(la_output[100])
         );
  dfnrq1 \la_out_storage_reg[68]  ( .D(n4361), .CP(n2369), .Q(la_output[68])
         );
  dfnrn1 \la_out_storage_reg[36]  ( .D(n4393), .CP(n2363), .QN(n3185) );
  dfnrn1 \la_out_storage_reg[4]  ( .D(n4425), .CP(n2353), .QN(n3184) );
  dfnrn1 \la_oe_storage_reg[100]  ( .D(n4457), .CP(n2358), .QN(la_oenb[100])
         );
  dfnrn1 \la_oe_storage_reg[68]  ( .D(n4489), .CP(n2369), .QN(la_oenb[68]) );
  dfnrn1 \la_oe_storage_reg[36]  ( .D(n4521), .CP(n2364), .QN(la_oenb[36]) );
  dfnrn1 \la_oe_storage_reg[4]  ( .D(n4553), .CP(n2354), .QN(la_oenb[4]) );
  dfnrn1 \la_ien_storage_reg[100]  ( .D(n4585), .CP(n2359), .QN(la_iena[100])
         );
  dfnrn1 \la_ien_storage_reg[68]  ( .D(n4617), .CP(n2370), .QN(la_iena[68]) );
  dfnrn1 \la_ien_storage_reg[36]  ( .D(n4649), .CP(n2365), .QN(la_iena[36]) );
  dfnrn1 \la_ien_storage_reg[4]  ( .D(n4681), .CP(n2355), .QN(la_iena[4]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[4]  ( .D(N4467), .CP(n2353), .Q(
        interface6_bank_bus_dat_r[4]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[4]  ( .D(n4763), .CP(
        n2360), .QN(n3538) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[4]  ( .D(n4884), .CP(n2362), 
        .QN(n3502) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[4]  ( .D(n4731), .CP(
        n2367), .QN(n3501) );
  dfnrq1 \mgmtsoc_litespimmap_storage_reg[4]  ( .D(n4893), .CP(n2354), .Q(
        mgmtsoc_litespimmap_spi_dummy_bits[4]) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[4]  ( .D(N4247), .CP(n2352), .Q(
        interface3_bank_bus_dat_r[4]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[4]  ( .D(n4925), .CP(n2354), .QN(n3613)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[4]  ( .D(N4103), .CP(n2370), .Q(
        interface0_bank_bus_dat_r[4]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_storage_reg[4]  ( .D(n5044), .CP(n2363), 
        .Q(mgmtsoc_litespisdrphycore_div[4]) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[4]  ( .D(N4296), .CP(n2368), .Q(
        interface4_bank_bus_dat_r[4]) );
  dfnrn1 \dbg_uart_data_reg[3]  ( .D(n4860), .CP(n2364), .QN(n3558) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[3]  ( .D(n3183), .CP(n2353), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[3]) );
  dfnrq1 \storage_reg[0][3]  ( .D(n3866), .CP(n2354), .Q(\storage[0][3] ) );
  dfnrq1 \storage_reg[1][3]  ( .D(n3874), .CP(n2359), .Q(\storage[1][3] ) );
  dfnrq1 \storage_reg[2][3]  ( .D(n3882), .CP(n2370), .Q(\storage[2][3] ) );
  dfnrq1 \storage_reg[3][3]  ( .D(n3890), .CP(n2365), .Q(\storage[3][3] ) );
  dfnrq1 \storage_reg[4][3]  ( .D(n3898), .CP(n2355), .Q(\storage[4][3] ) );
  dfnrq1 \storage_reg[5][3]  ( .D(n3906), .CP(n2360), .Q(\storage[5][3] ) );
  dfnrq1 \storage_reg[6][3]  ( .D(n3914), .CP(n2367), .Q(\storage[6][3] ) );
  dfnrq1 \storage_reg[7][3]  ( .D(n3922), .CP(n2362), .Q(\storage[7][3] ) );
  dfnrq1 \storage_reg[8][3]  ( .D(n3930), .CP(n2352), .Q(\storage[8][3] ) );
  dfnrq1 \storage_reg[9][3]  ( .D(n3938), .CP(n2357), .Q(\storage[9][3] ) );
  dfnrq1 \storage_reg[10][3]  ( .D(n3946), .CP(n2368), .Q(\storage[10][3] ) );
  dfnrq1 \storage_reg[11][3]  ( .D(n3954), .CP(n2363), .Q(\storage[11][3] ) );
  dfnrq1 \storage_reg[12][3]  ( .D(n3962), .CP(n2353), .Q(\storage[12][3] ) );
  dfnrq1 \storage_reg[13][3]  ( .D(n3970), .CP(n2358), .Q(\storage[13][3] ) );
  dfnrq1 \storage_reg[14][3]  ( .D(n3978), .CP(n2369), .Q(\storage[14][3] ) );
  dfnrq1 \storage_reg[15][3]  ( .D(n3986), .CP(n2364), .Q(\storage[15][3] ) );
  dfnrn1 \mgmtsoc_reload_storage_reg[3]  ( .D(n4188), .CP(n2368), .QN(n3437)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[3]  ( .D(n4220), .CP(n2363), .QN(n3468) );
  dfnrn1 \mgmtsoc_value_reg[3]  ( .D(N5403), .CP(n2352), .QN(n3182) );
  dfnrn1 \mgmtsoc_value_status_reg[3]  ( .D(n4154), .CP(n2359), .QN(n3405) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[3]  ( .D(N4697), .CP(n2354), .Q(
        interface10_bank_bus_dat_r[3]) );
  dfnrq1 \spimaster_storage_reg[3]  ( .D(n4254), .CP(n2370), .Q(
        spi_master_clk_divider0[3]) );
  dfnrq1 \spi_master_cs_storage_reg[3]  ( .D(n4272), .CP(n2365), .Q(
        csrbank9_cs0_w[3]) );
  dfnrn1 \spi_master_mosi_storage_reg[3]  ( .D(n4278), .CP(n2353), .QN(n3181)
         );
  dfnrn1 \spi_master_mosi_data_reg[3]  ( .D(n4233), .CP(n2370), .QN(n3474) );
  dfnrn1 \spi_master_control_storage_reg[3]  ( .D(n4296), .CP(n2358), .QN(
        n3490) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[3]  ( .D(N4588), .CP(n2359), .Q(
        interface9_bank_bus_dat_r[3]) );
  dfnrq1 \la_out_storage_reg[99]  ( .D(n4330), .CP(n2360), .Q(la_output[99])
         );
  dfnrq1 \la_out_storage_reg[67]  ( .D(n4362), .CP(n2367), .Q(la_output[67])
         );
  dfnrn1 \la_out_storage_reg[35]  ( .D(n4394), .CP(n2369), .QN(n3180) );
  dfnrn1 \la_out_storage_reg[3]  ( .D(n4426), .CP(n2364), .QN(n3179) );
  dfnrn1 \la_oe_storage_reg[99]  ( .D(n4458), .CP(n2354), .QN(la_oenb[99]) );
  dfnrn1 \la_oe_storage_reg[67]  ( .D(n4490), .CP(n2359), .QN(la_oenb[67]) );
  dfnrn1 \la_oe_storage_reg[35]  ( .D(n4522), .CP(n2370), .QN(la_oenb[35]) );
  dfnrn1 \la_oe_storage_reg[3]  ( .D(n4554), .CP(n2365), .QN(la_oenb[3]) );
  dfnrn1 \la_ien_storage_reg[99]  ( .D(n4586), .CP(n2355), .QN(la_iena[99]) );
  dfnrn1 \la_ien_storage_reg[67]  ( .D(n4618), .CP(n2360), .QN(la_iena[67]) );
  dfnrn1 \la_ien_storage_reg[35]  ( .D(n4650), .CP(n2367), .QN(la_iena[35]) );
  dfnrn1 \la_ien_storage_reg[3]  ( .D(n4682), .CP(n2362), .QN(la_iena[3]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[3]  ( .D(N4466), .CP(n2355), .Q(
        interface6_bank_bus_dat_r[3]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[3]  ( .D(n4764), .CP(
        n2352), .QN(n3539) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[3]  ( .D(n4885), .CP(n2368), 
        .QN(n3504) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[3]  ( .D(n4732), .CP(
        n2357), .QN(n3503) );
  dfnrq1 \mgmtsoc_litespimmap_storage_reg[3]  ( .D(n4894), .CP(n2359), .Q(
        mgmtsoc_litespimmap_spi_dummy_bits[3]) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[3]  ( .D(N4246), .CP(n2364), .Q(
        interface3_bank_bus_dat_r[3]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[3]  ( .D(n4926), .CP(n2363), .QN(n3614)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[3]  ( .D(N4102), .CP(n2370), .Q(
        interface0_bank_bus_dat_r[3]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_storage_reg[3]  ( .D(n5045), .CP(n2365), 
        .Q(mgmtsoc_litespisdrphycore_div[3]) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[3]  ( .D(N4295), .CP(n2365), .Q(
        interface4_bank_bus_dat_r[3]) );
  dfnrn1 \dbg_uart_data_reg[14]  ( .D(n4849), .CP(n2365), .QN(n3548) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[14]  ( .D(n3178), .CP(n2363), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[14]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[14]  ( .D(n4177), .CP(n2359), .QN(n3426)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[14]  ( .D(n4209), .CP(n2370), .QN(n3457) );
  dfnrn1 \mgmtsoc_value_reg[14]  ( .D(N5414), .CP(n2358), .QN(n3177) );
  dfnrn1 \mgmtsoc_value_status_reg[14]  ( .D(n4143), .CP(n2367), .QN(n3394) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[14]  ( .D(N4708), .CP(n2369), .Q(
        interface10_bank_bus_dat_r[14]) );
  dfnrn1 \spimaster_storage_reg[14]  ( .D(n4243), .CP(n2365), .QN(n3176) );
  dfnrn1 \spi_master_cs_storage_reg[14]  ( .D(n4261), .CP(n2355), .QN(n3479)
         );
  dfnrn1 \spi_master_control_storage_reg[14]  ( .D(n4285), .CP(n2360), .QN(
        n3175) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[14]  ( .D(N4599), .CP(n2364), .Q(
        interface9_bank_bus_dat_r[14]) );
  dfnrq1 \la_out_storage_reg[110]  ( .D(n4319), .CP(n2359), .Q(la_output[110])
         );
  dfnrq1 \la_out_storage_reg[78]  ( .D(n4351), .CP(n2370), .Q(la_output[78])
         );
  dfnrn1 \la_out_storage_reg[46]  ( .D(n4383), .CP(n2367), .QN(n3174) );
  dfnrn1 \la_out_storage_reg[14]  ( .D(n4415), .CP(n2362), .QN(n3173) );
  dfnrn1 \la_oe_storage_reg[110]  ( .D(n4447), .CP(n2352), .QN(la_oenb[110])
         );
  dfnrn1 \la_oe_storage_reg[78]  ( .D(n4479), .CP(n2357), .QN(la_oenb[78]) );
  dfnrn1 \la_oe_storage_reg[46]  ( .D(n4511), .CP(n2368), .QN(la_oenb[46]) );
  dfnrn1 \la_oe_storage_reg[14]  ( .D(n4543), .CP(n2363), .QN(la_oenb[14]) );
  dfnrn1 \la_ien_storage_reg[110]  ( .D(n4575), .CP(n2353), .QN(la_iena[110])
         );
  dfnrn1 \la_ien_storage_reg[78]  ( .D(n4607), .CP(n2358), .QN(la_iena[78]) );
  dfnrn1 \la_ien_storage_reg[46]  ( .D(n4639), .CP(n2369), .QN(la_iena[46]) );
  dfnrn1 \la_ien_storage_reg[14]  ( .D(n4671), .CP(n2364), .QN(la_iena[14]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[14]  ( .D(N4477), .CP(n2354), .Q(
        interface6_bank_bus_dat_r[14]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[14]  ( .D(n4753), 
        .CP(n2354), .QN(n3528) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[14]  ( .D(n4874), .CP(n2359), 
        .QN(n3575) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[14]  ( .D(N4257), .CP(n2363), .Q(
        interface3_bank_bus_dat_r[14]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[14]  ( .D(n4915), .CP(n2370), .QN(n3603)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[14]  ( .D(N4113), .CP(n2353), .Q(
        interface0_bank_bus_dat_r[14]) );
  dfnrn1 \dbg_uart_data_reg[13]  ( .D(n4850), .CP(n2359), .QN(n3551) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[13]  ( .D(n3172), .CP(n2368), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[13]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[13]  ( .D(n4178), .CP(n2364), .QN(n3427)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[13]  ( .D(n4210), .CP(n2354), .QN(n3458) );
  dfnrn1 \mgmtsoc_value_reg[13]  ( .D(N5413), .CP(n2369), .QN(n3171) );
  dfnrn1 \mgmtsoc_value_status_reg[13]  ( .D(n4144), .CP(n2362), .QN(n3395) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[13]  ( .D(N4707), .CP(n2360), .Q(
        interface10_bank_bus_dat_r[13]) );
  dfnrn1 \spimaster_storage_reg[13]  ( .D(n4244), .CP(n2359), .QN(n3170) );
  dfnrn1 \spi_master_cs_storage_reg[13]  ( .D(n4262), .CP(n2370), .QN(n3480)
         );
  dfnrn1 \spi_master_control_storage_reg[13]  ( .D(n4286), .CP(n2365), .QN(
        n3169) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[13]  ( .D(N4598), .CP(n2367), .Q(
        interface9_bank_bus_dat_r[13]) );
  dfnrq1 \la_out_storage_reg[109]  ( .D(n4320), .CP(n2352), .Q(la_output[109])
         );
  dfnrq1 \la_out_storage_reg[77]  ( .D(n4352), .CP(n2357), .Q(la_output[77])
         );
  dfnrn1 \la_out_storage_reg[45]  ( .D(n4384), .CP(n2355), .QN(n3168) );
  dfnrn1 \la_out_storage_reg[13]  ( .D(n4416), .CP(n2360), .QN(n3167) );
  dfnrn1 \la_oe_storage_reg[109]  ( .D(n4448), .CP(n2367), .QN(la_oenb[109])
         );
  dfnrn1 \la_oe_storage_reg[77]  ( .D(n4480), .CP(n2362), .QN(la_oenb[77]) );
  dfnrn1 \la_oe_storage_reg[45]  ( .D(n4512), .CP(n2352), .QN(la_oenb[45]) );
  dfnrn1 \la_oe_storage_reg[13]  ( .D(n4544), .CP(n2357), .QN(la_oenb[13]) );
  dfnrn1 \la_ien_storage_reg[109]  ( .D(n4576), .CP(n2368), .QN(la_iena[109])
         );
  dfnrn1 \la_ien_storage_reg[77]  ( .D(n4608), .CP(n2363), .QN(la_iena[77]) );
  dfnrn1 \la_ien_storage_reg[45]  ( .D(n4640), .CP(n2353), .QN(la_iena[45]) );
  dfnrn1 \la_ien_storage_reg[13]  ( .D(n4672), .CP(n2358), .QN(la_iena[13]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[13]  ( .D(N4476), .CP(n2362), .Q(
        interface6_bank_bus_dat_r[13]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[13]  ( .D(n4754), 
        .CP(n2369), .QN(n3529) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[13]  ( .D(n4875), .CP(n2364), 
        .QN(n3576) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[13]  ( .D(N4256), .CP(n2370), .Q(
        interface3_bank_bus_dat_r[13]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[13]  ( .D(n4916), .CP(n2354), .QN(n3604)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[13]  ( .D(N4112), .CP(n2365), .Q(
        interface0_bank_bus_dat_r[13]) );
  dfnrn1 \dbg_uart_data_reg[12]  ( .D(n4851), .CP(n2360), .QN(n3554) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[12]  ( .D(n3166), .CP(n2357), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[12]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[12]  ( .D(n4179), .CP(n2353), .QN(n3428)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[12]  ( .D(n4211), .CP(n2358), .QN(n3459) );
  dfnrn1 \mgmtsoc_value_reg[12]  ( .D(N5412), .CP(n2364), .QN(n3165) );
  dfnrn1 \mgmtsoc_value_status_reg[12]  ( .D(n4145), .CP(n2352), .QN(n3396) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[12]  ( .D(N4706), .CP(n2354), .Q(
        interface10_bank_bus_dat_r[12]) );
  dfnrn1 \spimaster_storage_reg[12]  ( .D(n4245), .CP(n2369), .QN(n3164) );
  dfnrn1 \spi_master_cs_storage_reg[12]  ( .D(n4263), .CP(n2364), .QN(n3481)
         );
  dfnrn1 \spi_master_control_storage_reg[12]  ( .D(n4287), .CP(n2362), .QN(
        n3163) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[12]  ( .D(N4597), .CP(n2359), .Q(
        interface9_bank_bus_dat_r[12]) );
  dfnrq1 \la_out_storage_reg[108]  ( .D(n4321), .CP(n2353), .Q(la_output[108])
         );
  dfnrq1 \la_out_storage_reg[76]  ( .D(n4353), .CP(n2358), .Q(la_output[76])
         );
  dfnrn1 \la_out_storage_reg[44]  ( .D(n4385), .CP(n2352), .QN(n3162) );
  dfnrn1 \la_out_storage_reg[12]  ( .D(n4417), .CP(n2357), .QN(n3161) );
  dfnrn1 \la_oe_storage_reg[108]  ( .D(n4449), .CP(n2368), .QN(la_oenb[108])
         );
  dfnrn1 \la_oe_storage_reg[76]  ( .D(n4481), .CP(n2363), .QN(la_oenb[76]) );
  dfnrn1 \la_oe_storage_reg[44]  ( .D(n4513), .CP(n2353), .QN(la_oenb[44]) );
  dfnrn1 \la_oe_storage_reg[12]  ( .D(n4545), .CP(n2358), .QN(la_oenb[12]) );
  dfnrn1 \la_ien_storage_reg[108]  ( .D(n4577), .CP(n2369), .QN(la_iena[108])
         );
  dfnrn1 \la_ien_storage_reg[76]  ( .D(n4609), .CP(n2364), .QN(la_iena[76]) );
  dfnrn1 \la_ien_storage_reg[44]  ( .D(n4641), .CP(n2354), .QN(la_iena[44]) );
  dfnrn1 \la_ien_storage_reg[12]  ( .D(n4673), .CP(n2359), .QN(la_iena[12]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[12]  ( .D(N4475), .CP(n2363), .Q(
        interface6_bank_bus_dat_r[12]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[12]  ( .D(n4755), 
        .CP(n2370), .QN(n3530) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[12]  ( .D(n4876), .CP(n2365), 
        .QN(n3577) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[12]  ( .D(N4255), .CP(n2367), .Q(
        interface3_bank_bus_dat_r[12]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[12]  ( .D(n4917), .CP(n2355), .QN(n3605)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[12]  ( .D(N4111), .CP(n2362), .Q(
        interface0_bank_bus_dat_r[12]) );
  dfnrn1 \dbg_uart_data_reg[11]  ( .D(n4852), .CP(n2369), .QN(n3557) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[11]  ( .D(n3160), .CP(n2352), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[11]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[11]  ( .D(n4180), .CP(n2358), .QN(n3429)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[11]  ( .D(n4212), .CP(n2369), .QN(n3460) );
  dfnrn1 \mgmtsoc_value_reg[11]  ( .D(N5411), .CP(n2354), .QN(n3159) );
  dfnrn1 \mgmtsoc_value_status_reg[11]  ( .D(n4146), .CP(n2357), .QN(n3397) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[11]  ( .D(N4705), .CP(n2355), .Q(
        interface10_bank_bus_dat_r[11]) );
  dfnrn1 \spimaster_storage_reg[11]  ( .D(n4246), .CP(n2364), .QN(n3158) );
  dfnrn1 \spi_master_cs_storage_reg[11]  ( .D(n4264), .CP(n2354), .QN(n3482)
         );
  dfnrn1 \spi_master_control_storage_reg[11]  ( .D(n4288), .CP(n2359), .QN(
        n3157) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[11]  ( .D(N4596), .CP(n2360), .Q(
        interface9_bank_bus_dat_r[11]) );
  dfnrq1 \la_out_storage_reg[107]  ( .D(n4322), .CP(n2362), .Q(la_output[107])
         );
  dfnrq1 \la_out_storage_reg[75]  ( .D(n4354), .CP(n2352), .Q(la_output[75])
         );
  dfnrn1 \la_out_storage_reg[43]  ( .D(n4386), .CP(n2370), .QN(n3156) );
  dfnrn1 \la_out_storage_reg[11]  ( .D(n4418), .CP(n2365), .QN(n3155) );
  dfnrn1 \la_oe_storage_reg[107]  ( .D(n4450), .CP(n2355), .QN(la_oenb[107])
         );
  dfnrn1 \la_oe_storage_reg[75]  ( .D(n4482), .CP(n2360), .QN(la_oenb[75]) );
  dfnrn1 \la_oe_storage_reg[43]  ( .D(n4514), .CP(n2367), .QN(la_oenb[43]) );
  dfnrn1 \la_oe_storage_reg[11]  ( .D(n4546), .CP(n2362), .QN(la_oenb[11]) );
  dfnrn1 \la_ien_storage_reg[107]  ( .D(n4578), .CP(n2352), .QN(la_iena[107])
         );
  dfnrn1 \la_ien_storage_reg[75]  ( .D(n4610), .CP(n2357), .QN(la_iena[75]) );
  dfnrn1 \la_ien_storage_reg[43]  ( .D(n4642), .CP(n2368), .QN(la_iena[43]) );
  dfnrn1 \la_ien_storage_reg[11]  ( .D(n4674), .CP(n2363), .QN(la_iena[11]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[11]  ( .D(N4474), .CP(n2367), .Q(
        interface6_bank_bus_dat_r[11]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[11]  ( .D(n4756), 
        .CP(n2353), .QN(n3531) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[11]  ( .D(n4877), .CP(n2358), 
        .QN(n3495) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_width_reg[3]  ( .D(n4726), 
        .CP(n2369), .QN(n3494) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[11]  ( .D(N4254), .CP(n2359), .Q(
        interface3_bank_bus_dat_r[11]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[11]  ( .D(n4918), .CP(n2369), .QN(n3606)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[11]  ( .D(N4110), .CP(n2370), .Q(
        interface0_bank_bus_dat_r[11]) );
  dfnrn1 \dbg_uart_data_reg[9]  ( .D(n4854), .CP(n2367), .QN(n3563) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[9]  ( .D(n3154), .CP(n2362), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[9]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[9]  ( .D(n4182), .CP(n2355), .QN(n3431)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[9]  ( .D(n4214), .CP(n2360), .QN(n3462) );
  dfnrn1 \mgmtsoc_value_reg[9]  ( .D(N5409), .CP(n2370), .QN(n3153) );
  dfnrn1 \mgmtsoc_value_status_reg[9]  ( .D(n4148), .CP(n2363), .QN(n3399) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[9]  ( .D(N4703), .CP(n2354), .Q(
        interface10_bank_bus_dat_r[9]) );
  dfnrn1 \spimaster_storage_reg[9]  ( .D(n4248), .CP(n2367), .QN(n3152) );
  dfnrn1 \spi_master_cs_storage_reg[9]  ( .D(n4266), .CP(n2362), .QN(n3484) );
  dfnrn1 \spi_master_control_storage_reg[9]  ( .D(n4290), .CP(n2352), .QN(
        n3151) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[9]  ( .D(N4594), .CP(n2359), .Q(
        interface9_bank_bus_dat_r[9]) );
  dfnrq1 \la_out_storage_reg[105]  ( .D(n4324), .CP(n2365), .Q(la_output[105])
         );
  dfnrq1 \la_out_storage_reg[73]  ( .D(n4356), .CP(n2355), .Q(la_output[73])
         );
  dfnrn1 \la_out_storage_reg[41]  ( .D(n4388), .CP(n2357), .QN(n3150) );
  dfnrn1 \la_out_storage_reg[9]  ( .D(n4420), .CP(n2368), .QN(n3149) );
  dfnrn1 \la_oe_storage_reg[105]  ( .D(n4452), .CP(n2363), .QN(la_oenb[105])
         );
  dfnrn1 \la_oe_storage_reg[73]  ( .D(n4484), .CP(n2353), .QN(la_oenb[73]) );
  dfnrn1 \la_oe_storage_reg[41]  ( .D(n4516), .CP(n2358), .QN(la_oenb[41]) );
  dfnrn1 \la_oe_storage_reg[9]  ( .D(n4548), .CP(n2369), .QN(la_oenb[9]) );
  dfnrn1 \la_ien_storage_reg[105]  ( .D(n4580), .CP(n2364), .QN(la_iena[105])
         );
  dfnrn1 \la_ien_storage_reg[73]  ( .D(n4612), .CP(n2354), .QN(la_iena[73]) );
  dfnrn1 \la_ien_storage_reg[41]  ( .D(n4644), .CP(n2359), .QN(la_iena[41]) );
  dfnrn1 \la_ien_storage_reg[9]  ( .D(n4676), .CP(n2370), .QN(la_iena[9]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[9]  ( .D(N4472), .CP(n2370), .Q(
        interface6_bank_bus_dat_r[9]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[9]  ( .D(n4758), .CP(
        n2365), .QN(n3533) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[9]  ( .D(n4879), .CP(n2355), 
        .QN(n3497) );
  dfnrq1 \mgmtsoc_master_tx_fifo_source_payload_width_reg[1]  ( .D(n4728), 
        .CP(n2369), .Q(mgmtsoc_port_master_user_port_sink_payload_width[1]) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[9]  ( .D(N4252), .CP(n2358), .Q(
        interface3_bank_bus_dat_r[9]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[9]  ( .D(n4920), .CP(n2360), .QN(n3608)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[9]  ( .D(N4108), .CP(n2364), .Q(
        interface0_bank_bus_dat_r[9]) );
  dfnrn1 \dbg_uart_data_reg[8]  ( .D(n4855), .CP(n2352), .QN(n3565) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[8]  ( .D(n3148), .CP(n2367), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[8]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[8]  ( .D(n4183), .CP(n2367), .QN(n3432)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[8]  ( .D(n4215), .CP(n2362), .QN(n3463) );
  dfnrn1 \mgmtsoc_value_reg[8]  ( .D(N5408), .CP(n2365), .QN(n3147) );
  dfnrn1 \mgmtsoc_value_status_reg[8]  ( .D(n4149), .CP(n2353), .QN(n3400) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[8]  ( .D(N4702), .CP(n2368), .Q(
        interface10_bank_bus_dat_r[8]) );
  dfnrn1 \spimaster_storage_reg[8]  ( .D(n4249), .CP(n2352), .QN(n3146) );
  dfnrn1 \spi_master_cs_storage_reg[8]  ( .D(n4267), .CP(n2357), .QN(n3485) );
  dfnrn1 \spi_master_control_storage_reg[8]  ( .D(n4291), .CP(n2368), .QN(
        n3145) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[8]  ( .D(N4593), .CP(n2363), .Q(
        interface9_bank_bus_dat_r[8]) );
  dfnrq1 \la_out_storage_reg[104]  ( .D(n4325), .CP(n2358), .Q(la_output[104])
         );
  dfnrq1 \la_out_storage_reg[72]  ( .D(n4357), .CP(n2369), .Q(la_output[72])
         );
  dfnrn1 \la_out_storage_reg[40]  ( .D(n4389), .CP(n2363), .QN(n3144) );
  dfnrn1 \la_out_storage_reg[8]  ( .D(n4421), .CP(n2353), .QN(n3143) );
  dfnrn1 \la_oe_storage_reg[104]  ( .D(n4453), .CP(n2358), .QN(la_oenb[104])
         );
  dfnrn1 \la_oe_storage_reg[72]  ( .D(n4485), .CP(n2369), .QN(la_oenb[72]) );
  dfnrn1 \la_oe_storage_reg[40]  ( .D(n4517), .CP(n2364), .QN(la_oenb[40]) );
  dfnrn1 \la_oe_storage_reg[8]  ( .D(n4549), .CP(n2354), .QN(la_oenb[8]) );
  dfnrn1 \la_ien_storage_reg[104]  ( .D(n4581), .CP(n2359), .QN(la_iena[104])
         );
  dfnrn1 \la_ien_storage_reg[72]  ( .D(n4613), .CP(n2370), .QN(la_iena[72]) );
  dfnrn1 \la_ien_storage_reg[40]  ( .D(n4645), .CP(n2365), .QN(la_iena[40]) );
  dfnrn1 \la_ien_storage_reg[8]  ( .D(n4677), .CP(n2355), .QN(la_iena[8]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[8]  ( .D(N4471), .CP(n2353), .Q(
        interface6_bank_bus_dat_r[8]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[8]  ( .D(n4759), .CP(
        n2360), .QN(n3534) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[8]  ( .D(n4880), .CP(n2367), 
        .QN(n3498) );
  dfnrq1 \mgmtsoc_master_tx_fifo_source_payload_width_reg[0]  ( .D(n4729), 
        .CP(n2352), .Q(mgmtsoc_port_master_user_port_sink_payload_width[0]) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[8]  ( .D(N4251), .CP(n2362), .Q(
        interface3_bank_bus_dat_r[8]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[8]  ( .D(n4921), .CP(n2362), .QN(n3609)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[8]  ( .D(N4107), .CP(n2357), .Q(
        interface0_bank_bus_dat_r[8]) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[10]  ( .D(N4253), .CP(n2353), .Q(
        interface3_bank_bus_dat_r[10]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[10]  ( .D(n4919), .CP(n2369), .QN(n3607)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[10]  ( .D(N4109), .CP(n2369), .Q(
        interface0_bank_bus_dat_r[10]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[2]  ( .D(n3142), .CP(n2360), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[2]) );
  dfnrq1 \storage_reg[0][2]  ( .D(n3867), .CP(n2357), .Q(\storage[0][2] ) );
  dfnrq1 \storage_reg[1][2]  ( .D(n3875), .CP(n2368), .Q(\storage[1][2] ) );
  dfnrq1 \storage_reg[2][2]  ( .D(n3883), .CP(n2363), .Q(\storage[2][2] ) );
  dfnrq1 \storage_reg[3][2]  ( .D(n3891), .CP(n2353), .Q(\storage[3][2] ) );
  dfnrq1 \storage_reg[4][2]  ( .D(n3899), .CP(n2358), .Q(\storage[4][2] ) );
  dfnrq1 \storage_reg[5][2]  ( .D(n3907), .CP(n2369), .Q(\storage[5][2] ) );
  dfnrq1 \storage_reg[6][2]  ( .D(n3915), .CP(n2364), .Q(\storage[6][2] ) );
  dfnrq1 \storage_reg[7][2]  ( .D(n3923), .CP(n2354), .Q(\storage[7][2] ) );
  dfnrq1 \storage_reg[8][2]  ( .D(n3931), .CP(n2359), .Q(\storage[8][2] ) );
  dfnrq1 \storage_reg[9][2]  ( .D(n3939), .CP(n2370), .Q(\storage[9][2] ) );
  dfnrq1 \storage_reg[10][2]  ( .D(n3947), .CP(n2365), .Q(\storage[10][2] ) );
  dfnrq1 \storage_reg[11][2]  ( .D(n3955), .CP(n2355), .Q(\storage[11][2] ) );
  dfnrq1 \storage_reg[12][2]  ( .D(n3963), .CP(n2360), .Q(\storage[12][2] ) );
  dfnrq1 \storage_reg[13][2]  ( .D(n3971), .CP(n2367), .Q(\storage[13][2] ) );
  dfnrq1 \storage_reg[14][2]  ( .D(n3979), .CP(n2362), .Q(\storage[14][2] ) );
  dfnrq1 \storage_reg[15][2]  ( .D(n3987), .CP(n2352), .Q(\storage[15][2] ) );
  dfnrn1 \user_irq_ena_storage_reg[2]  ( .D(n4042), .CP(n2352), .QN(n3141) );
  dfnrq1 \interface19_bank_bus_dat_r_reg[2]  ( .D(N4997), .CP(n2357), .Q(
        interface19_bank_bus_dat_r[2]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[2]  ( .D(n4189), .CP(n2357), .QN(n3438)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[2]  ( .D(n4221), .CP(n2368), .QN(n3469) );
  dfnrn1 \mgmtsoc_value_reg[2]  ( .D(N5402), .CP(n2357), .QN(n3140) );
  dfnrn1 \mgmtsoc_value_status_reg[2]  ( .D(n4155), .CP(n2370), .QN(n3406) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[2]  ( .D(N4696), .CP(n2364), .Q(
        interface10_bank_bus_dat_r[2]) );
  dfnrn1 \spimaster_storage_reg[2]  ( .D(n4255), .CP(n2363), .QN(n3139) );
  dfnrq1 \spi_master_cs_storage_reg[2]  ( .D(n4273), .CP(n2353), .Q(
        csrbank9_cs0_w[2]) );
  dfnrn1 \spi_master_mosi_storage_reg[2]  ( .D(n4277), .CP(n2360), .QN(n3138)
         );
  dfnrq1 \spi_master_mosi_data_reg[2]  ( .D(n4234), .CP(n2360), .Q(
        spi_master_mosi_data[2]) );
  dfnrn1 \spi_master_control_storage_reg[2]  ( .D(n4297), .CP(n2367), .QN(
        n3491) );
  dfnrq1 \la_out_storage_reg[98]  ( .D(n4331), .CP(n2355), .Q(la_output[98])
         );
  dfnrq1 \la_out_storage_reg[66]  ( .D(n4363), .CP(n2357), .Q(la_output[66])
         );
  dfnrn1 \la_out_storage_reg[34]  ( .D(n4395), .CP(n2357), .QN(n3137) );
  dfnrn1 \la_out_storage_reg[2]  ( .D(n4427), .CP(n2369), .QN(n3136) );
  dfnrn1 \la_oe_storage_reg[98]  ( .D(n4459), .CP(n2360), .QN(la_oenb[98]) );
  dfnrn1 \la_oe_storage_reg[66]  ( .D(n4491), .CP(n2365), .QN(la_oenb[66]) );
  dfnrn1 \la_oe_storage_reg[34]  ( .D(n4523), .CP(n2358), .QN(la_oenb[34]) );
  dfnrn1 \la_oe_storage_reg[2]  ( .D(n4555), .CP(n2352), .QN(la_oenb[2]) );
  dfnrn1 \la_ien_storage_reg[98]  ( .D(n4587), .CP(n2357), .QN(la_iena[98]) );
  dfnrn1 \la_ien_storage_reg[66]  ( .D(n4619), .CP(n2353), .QN(la_iena[66]) );
  dfnrn1 \la_ien_storage_reg[34]  ( .D(n4651), .CP(n2362), .QN(la_iena[34]) );
  dfnrn1 \la_ien_storage_reg[2]  ( .D(n4683), .CP(n2370), .QN(la_iena[2]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[2]  ( .D(N4465), .CP(n2364), .Q(
        interface6_bank_bus_dat_r[2]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[2]  ( .D(n4765), .CP(
        n2370), .QN(n3540) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[2]  ( .D(n4886), .CP(n2359), 
        .QN(n3506) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_len_reg[2]  ( .D(n4733), .CP(
        n2354), .QN(n3505) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[2]  ( .D(n4895), .CP(n2353), .QN(
        n3583) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[2]  ( .D(N4245), .CP(n2368), .Q(
        interface3_bank_bus_dat_r[2]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[2]  ( .D(n4927), .CP(n2365), .QN(n3615)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[2]  ( .D(N4101), .CP(n2364), .Q(
        interface0_bank_bus_dat_r[2]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_storage_reg[2]  ( .D(n5046), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_div[2]) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[2]  ( .D(N4294), .CP(n2353), .Q(
        interface4_bank_bus_dat_r[2]) );
  dfnrn1 \spi_master_miso_reg[1]  ( .D(n4000), .CP(n2354), .QN(n3135) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[1]  ( .D(N4586), .CP(n2368), .Q(
        interface9_bank_bus_dat_r[1]) );
  dfnrn1 \spi_master_miso_reg[0]  ( .D(n4001), .CP(n2370), .QN(n3134) );
  dfnrq1 \spi_master_clk_divider1_reg[0]  ( .D(N5643), .CP(n2359), .Q(
        spi_master_clk_divider1[0]) );
  dfnrq1 \spi_master_clk_divider1_reg[1]  ( .D(N5644), .CP(n2354), .Q(
        spi_master_clk_divider1[1]) );
  dfnrq1 \spi_master_clk_divider1_reg[2]  ( .D(N5645), .CP(n2364), .Q(
        spi_master_clk_divider1[2]) );
  dfnrq1 \spi_master_clk_divider1_reg[3]  ( .D(N5646), .CP(n2369), .Q(
        spi_master_clk_divider1[3]) );
  dfnrq1 \spi_master_clk_divider1_reg[4]  ( .D(N5647), .CP(n2358), .Q(
        spi_master_clk_divider1[4]) );
  dfnrq1 \spi_master_clk_divider1_reg[5]  ( .D(N5648), .CP(n2353), .Q(
        spi_master_clk_divider1[5]) );
  dfnrq1 \spi_master_clk_divider1_reg[6]  ( .D(N5649), .CP(n2363), .Q(
        spi_master_clk_divider1[6]) );
  dfnrq1 \spi_master_clk_divider1_reg[7]  ( .D(N5650), .CP(n2368), .Q(
        spi_master_clk_divider1[7]) );
  dfnrq1 \spi_master_clk_divider1_reg[8]  ( .D(N5651), .CP(n2357), .Q(
        spi_master_clk_divider1[8]) );
  dfnrq1 \spi_master_clk_divider1_reg[9]  ( .D(N5652), .CP(n2352), .Q(
        spi_master_clk_divider1[9]) );
  dfnrq1 \spi_master_clk_divider1_reg[10]  ( .D(N5653), .CP(n2362), .Q(
        spi_master_clk_divider1[10]) );
  dfnrq1 \spi_master_clk_divider1_reg[11]  ( .D(N5654), .CP(n2367), .Q(
        spi_master_clk_divider1[11]) );
  dfnrq1 \spi_master_clk_divider1_reg[12]  ( .D(N5655), .CP(n2360), .Q(
        spi_master_clk_divider1[12]) );
  dfnrq1 \spi_master_clk_divider1_reg[13]  ( .D(N5656), .CP(n2355), .Q(
        spi_master_clk_divider1[13]) );
  dfnrq1 \spi_master_clk_divider1_reg[14]  ( .D(N5657), .CP(n2365), .Q(
        spi_master_clk_divider1[14]) );
  dfnrq1 \spi_master_clk_divider1_reg[15]  ( .D(N5658), .CP(n2370), .Q(
        spi_master_clk_divider1[15]) );
  dfnrq1 spi_clk_reg ( .D(n4225), .CP(n2357), .Q(spi_clk) );
  dfnrq1 \spi_master_mosi_sel_reg[0]  ( .D(n4227), .CP(n2355), .Q(
        spi_master_mosi_sel[0]) );
  dfnrq1 \spi_master_mosi_sel_reg[1]  ( .D(n4226), .CP(n2365), .Q(
        spi_master_mosi_sel[1]) );
  dfnrq1 \spi_master_mosi_sel_reg[2]  ( .D(n4228), .CP(n2370), .Q(
        spi_master_mosi_sel[2]) );
  dfnrq1 \spi_master_cs_storage_reg[6]  ( .D(n4269), .CP(n2363), .Q(
        csrbank9_cs0_w[6]) );
  dfnrn1 \spi_master_mosi_storage_reg[6]  ( .D(n4281), .CP(n2355), .QN(n3133)
         );
  dfnrq1 \spi_master_mosi_data_reg[6]  ( .D(n4230), .CP(n2362), .Q(
        spi_master_mosi_data[6]) );
  dfnrn1 \spi_master_control_storage_reg[6]  ( .D(n4293), .CP(n2360), .QN(
        n3487) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[6]  ( .D(N4591), .CP(n2368), .Q(
        interface9_bank_bus_dat_r[6]) );
  dfnrq1 \la_out_storage_reg[102]  ( .D(n4327), .CP(n2365), .Q(la_output[102])
         );
  dfnrq1 \la_out_storage_reg[70]  ( .D(n4359), .CP(n2352), .Q(la_output[70])
         );
  dfnrn1 \la_out_storage_reg[38]  ( .D(n4391), .CP(n2352), .QN(n3132) );
  dfnrn1 \la_out_storage_reg[6]  ( .D(n4423), .CP(n2358), .QN(n3131) );
  dfnrn1 \la_oe_storage_reg[102]  ( .D(n4455), .CP(n2355), .QN(la_oenb[102])
         );
  dfnrn1 \la_oe_storage_reg[70]  ( .D(n4487), .CP(n2370), .QN(la_oenb[70]) );
  dfnrn1 \la_oe_storage_reg[38]  ( .D(n4519), .CP(n2353), .QN(la_oenb[38]) );
  dfnrn1 \la_oe_storage_reg[6]  ( .D(n4551), .CP(n2362), .QN(la_oenb[6]) );
  dfnrn1 \la_ien_storage_reg[102]  ( .D(n4583), .CP(n2352), .QN(la_iena[102])
         );
  dfnrn1 \la_ien_storage_reg[70]  ( .D(n4615), .CP(n2363), .QN(la_iena[70]) );
  dfnrn1 \la_ien_storage_reg[38]  ( .D(n4647), .CP(n2367), .QN(la_iena[38]) );
  dfnrn1 \la_ien_storage_reg[6]  ( .D(n4679), .CP(n2359), .QN(la_iena[6]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[6]  ( .D(N4469), .CP(n2369), .Q(
        interface6_bank_bus_dat_r[6]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[6]  ( .D(n4761), .CP(
        n2359), .QN(n3536) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[6]  ( .D(n4882), .CP(n2364), 
        .QN(n3579) );
  dfnrn1 \mgmtsoc_litespimmap_storage_reg[6]  ( .D(n4891), .CP(n2368), .QN(
        n3581) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[6]  ( .D(N4249), .CP(n2360), .Q(
        interface3_bank_bus_dat_r[6]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[6]  ( .D(n4923), .CP(n2369), .QN(n3611)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[6]  ( .D(N4105), .CP(n2367), .Q(
        interface0_bank_bus_dat_r[6]) );
  dfnrn1 \mgmtsoc_litespisdrphycore_storage_reg[6]  ( .D(n5042), .CP(n2353), 
        .QN(n3130) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[6]  ( .D(N4298), .CP(n2352), .Q(
        interface4_bank_bus_dat_r[6]) );
  dfnrq1 \memdat_3_reg[7]  ( .D(n4090), .CP(n2352), .Q(
        uart_rx_fifo_fifo_out_payload_data[7]) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[7]  ( .D(N4779), .CP(n2362), .Q(
        interface11_bank_bus_dat_r[7]) );
  dfnrq1 uart_rx_trigger_d_reg ( .D(N5710), .CP(n2365), .Q(uart_rx_trigger_d)
         );
  dfnrn1 uart_rx_pending_reg ( .D(n4078), .CP(n2364), .QN(n3365) );
  dfnrq1 \interface11_bank_bus_dat_r_reg[1]  ( .D(N4773), .CP(n2363), .Q(
        interface11_bank_bus_dat_r[1]) );
  dfnrq1 \mgmtsoc_reset_storage_reg[1]  ( .D(n4930), .CP(n2370), .Q(
        csrbank0_reset0_w[1]) );
  dfnrq1 \interface0_bank_bus_dat_r_reg[1]  ( .D(N4100), .CP(n2369), .Q(
        interface0_bank_bus_dat_r[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_storage_reg[1]  ( .D(n5047), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_div[1]) );
  dfnrq1 mgmtsoc_litespisdrphycore_clk_reg ( .D(n4723), .CP(n2368), .Q(
        mgmtsoc_litespisdrphycore_clk) );
  dfnrq1 flash_clk_reg ( .D(mgmtsoc_litespisdrphycore_clk), .CP(n2357), .Q(
        flash_clk) );
  dfnrq1 mgmtsoc_litespisdrphycore_posedge_reg_reg ( .D(N5453), .CP(n2360), 
        .Q(mgmtsoc_litespisdrphycore_posedge_reg) );
  dfnrq1 mgmtsoc_litespisdrphycore_posedge_reg2_reg ( .D(N5454), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_posedge_reg2) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[0]  ( .D(n5029), .CP(n2352), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[0]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[1]  ( .D(n5030), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[2]  ( .D(n5028), .CP(n2367), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[2]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]  ( .D(n5027), .CP(n2354), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[3]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[4]  ( .D(n5026), .CP(n2368), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[4]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[5]  ( .D(n5025), .CP(n2357), 
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[5]) );
  dfnrn1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[6]  ( .D(n5024), .CP(n2353), 
        .QN(n3129) );
  dfnrn1 \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]  ( .D(n5023), .CP(n2355), 
        .QN(n3128) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[0]  ( .D(N5443), .CP(n2370), .Q(
        mgmtsoc_litespisdrphycore_cnt[0]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[1]  ( .D(N5444), .CP(n2359), .Q(
        mgmtsoc_litespisdrphycore_cnt[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[2]  ( .D(N5445), .CP(n2354), .Q(
        mgmtsoc_litespisdrphycore_cnt[2]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[3]  ( .D(N5446), .CP(n2364), .Q(
        mgmtsoc_litespisdrphycore_cnt[3]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[4]  ( .D(N5447), .CP(n2369), .Q(
        mgmtsoc_litespisdrphycore_cnt[4]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[5]  ( .D(N5448), .CP(n2358), .Q(
        mgmtsoc_litespisdrphycore_cnt[5]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[6]  ( .D(N5449), .CP(n2353), .Q(
        mgmtsoc_litespisdrphycore_cnt[6]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_cnt_reg[7]  ( .D(N5450), .CP(n2363), .Q(
        mgmtsoc_litespisdrphycore_cnt[7]) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[1]  ( .D(N4293), .CP(n2369), .Q(
        interface4_bank_bus_dat_r[1]) );
  dfnrn1 \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]  ( .D(n3689), .CP(
        n2352), .QN(n3346) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[0]  ( .D(N4243), .CP(n2369), .Q(
        interface3_bank_bus_dat_r[0]) );
  dfnrq1 \interface4_bank_bus_dat_r_reg[7]  ( .D(N4299), .CP(n2362), .Q(
        interface4_bank_bus_dat_r[7]) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[0]  ( .D(N4585), .CP(n2367), .Q(
        interface9_bank_bus_dat_r[0]) );
  dfnrq1 \spi_master_count_reg[0]  ( .D(n4240), .CP(n2352), .Q(
        spi_master_count[0]) );
  dfnrq1 \spi_master_count_reg[1]  ( .D(n4239), .CP(n2362), .Q(
        spi_master_count[1]) );
  dfnrn1 \spi_master_count_reg[2]  ( .D(n4241), .CP(n2360), .QN(n3127) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[15]  ( .D(N4600), .CP(n2365), .Q(
        interface9_bank_bus_dat_r[15]) );
  dfnrq1 \la_out_storage_reg[111]  ( .D(n4318), .CP(n2360), .Q(la_output[111])
         );
  dfnrq1 \la_out_storage_reg[79]  ( .D(n4350), .CP(n2367), .Q(la_output[79])
         );
  dfnrn1 \la_out_storage_reg[47]  ( .D(n4382), .CP(n2358), .QN(n3126) );
  dfnrn1 \la_out_storage_reg[15]  ( .D(n4414), .CP(n2369), .QN(n3125) );
  dfnrn1 \la_oe_storage_reg[111]  ( .D(n4446), .CP(n2364), .QN(la_oenb[111])
         );
  dfnrn1 \la_oe_storage_reg[79]  ( .D(n4478), .CP(n2354), .QN(la_oenb[79]) );
  dfnrn1 \la_oe_storage_reg[47]  ( .D(n4510), .CP(n2359), .QN(la_oenb[47]) );
  dfnrn1 \la_oe_storage_reg[15]  ( .D(n4542), .CP(n2370), .QN(la_oenb[15]) );
  dfnrn1 \la_ien_storage_reg[111]  ( .D(n4574), .CP(n2365), .QN(la_iena[111])
         );
  dfnrn1 \la_ien_storage_reg[79]  ( .D(n4606), .CP(n2355), .QN(la_iena[79]) );
  dfnrn1 \la_ien_storage_reg[47]  ( .D(n4638), .CP(n2360), .QN(la_iena[47]) );
  dfnrn1 \la_ien_storage_reg[15]  ( .D(n4670), .CP(n2367), .QN(la_iena[15]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[15]  ( .D(N4478), .CP(n2355), .Q(
        interface6_bank_bus_dat_r[15]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[15]  ( .D(n4752), 
        .CP(n2362), .QN(n3527) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[15]  ( .D(n4873), .CP(n2352), 
        .QN(n3574) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[15]  ( .D(N4258), .CP(n2364), .Q(
        interface3_bank_bus_dat_r[15]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[15]  ( .D(n4914), .CP(n2357), .QN(n3602)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[15]  ( .D(N4114), .CP(n2354), .Q(
        interface0_bank_bus_dat_r[15]) );
  dfnrq1 \dbg_uart_data_reg[16]  ( .D(n4847), .CP(n2352), .Q(
        dbg_uart_wishbone_dat_w[16]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[16]  ( .D(n3124), .CP(n2355), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[16]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[16]  ( .D(n4175), .CP(n2367), .QN(n3424)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[16]  ( .D(n4207), .CP(n2362), .QN(n3455) );
  dfnrn1 \mgmtsoc_value_reg[16]  ( .D(N5416), .CP(n2363), .QN(n3123) );
  dfnrn1 \mgmtsoc_value_status_reg[16]  ( .D(n4141), .CP(n2355), .QN(n3392) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[16]  ( .D(N4710), .CP(n2357), .Q(
        interface10_bank_bus_dat_r[16]) );
  dfnrq1 \spi_master_cs_storage_reg[16]  ( .D(n4259), .CP(n2363), .Q(
        csrbank9_cs0_w[16]) );
  dfnrq1 \interface9_bank_bus_dat_r_reg[16]  ( .D(N4601), .CP(n2368), .Q(
        interface9_bank_bus_dat_r[16]) );
  dfnrn1 spi_cs_n_reg ( .D(N5589), .CP(n2367), .QN(spi_sdoenb) );
  dfnrq1 \la_out_storage_reg[112]  ( .D(n4317), .CP(n2358), .Q(la_output[112])
         );
  dfnrq1 \la_out_storage_reg[80]  ( .D(n4349), .CP(n2369), .Q(la_output[80])
         );
  dfnrn1 \la_out_storage_reg[48]  ( .D(n4381), .CP(n2352), .QN(n3122) );
  dfnrn1 \la_out_storage_reg[16]  ( .D(n4413), .CP(n2357), .QN(n3121) );
  dfnrn1 \la_oe_storage_reg[112]  ( .D(n4445), .CP(n2368), .QN(la_oenb[112])
         );
  dfnrn1 \la_oe_storage_reg[80]  ( .D(n4477), .CP(n2363), .QN(la_oenb[80]) );
  dfnrn1 \la_oe_storage_reg[48]  ( .D(n4509), .CP(n2353), .QN(la_oenb[48]) );
  dfnrn1 \la_oe_storage_reg[16]  ( .D(n4541), .CP(n2358), .QN(la_oenb[16]) );
  dfnrn1 \la_ien_storage_reg[112]  ( .D(n4573), .CP(n2369), .QN(la_iena[112])
         );
  dfnrn1 \la_ien_storage_reg[80]  ( .D(n4605), .CP(n2364), .QN(la_iena[80]) );
  dfnrn1 \la_ien_storage_reg[48]  ( .D(n4637), .CP(n2354), .QN(la_iena[48]) );
  dfnrn1 \la_ien_storage_reg[16]  ( .D(n4669), .CP(n2359), .QN(la_iena[16]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[16]  ( .D(N4479), .CP(n2353), .Q(
        interface6_bank_bus_dat_r[16]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[16]  ( .D(n4751), 
        .CP(n2370), .QN(n3526) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[16]  ( .D(n4872), .CP(n2365), 
        .QN(n3493) );
  dfnrq1 \mgmtsoc_master_tx_fifo_source_payload_mask_reg[0]  ( .D(n4725), .CP(
        n2363), .Q(\mgmtsoc_port_master_user_port_sink_payload_mask[0] ) );
  dfnrq1 flash_io0_oeb_reg ( .D(N3077), .CP(n2368), .Q(flash_io0_oeb) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[16]  ( .D(N4259), .CP(n2357), .Q(
        interface3_bank_bus_dat_r[16]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[16]  ( .D(n4913), .CP(n2355), .QN(n3601)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[16]  ( .D(N4115), .CP(n2362), .Q(
        interface0_bank_bus_dat_r[16]) );
  dfnrq1 \dbg_uart_data_reg[17]  ( .D(n4846), .CP(n2364), .Q(
        dbg_uart_wishbone_dat_w[17]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17]  ( .D(n3120), .CP(n2365), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[17]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[17]  ( .D(n4174), .CP(n2360), .QN(n3423)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[17]  ( .D(n4206), .CP(n2367), .QN(n3454) );
  dfnrn1 \mgmtsoc_value_reg[17]  ( .D(N5417), .CP(n2368), .QN(n3119) );
  dfnrn1 \mgmtsoc_value_status_reg[17]  ( .D(n4140), .CP(n2365), .QN(n3391) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[17]  ( .D(N4711), .CP(n2359), .Q(
        interface10_bank_bus_dat_r[17]) );
  dfnrq1 \la_out_storage_reg[113]  ( .D(n4316), .CP(n2365), .Q(la_output[113])
         );
  dfnrq1 \la_out_storage_reg[81]  ( .D(n4348), .CP(n2355), .Q(la_output[81])
         );
  dfnrn1 \la_out_storage_reg[49]  ( .D(n4380), .CP(n2362), .QN(n3118) );
  dfnrn1 \la_out_storage_reg[17]  ( .D(n4412), .CP(n2352), .QN(n3117) );
  dfnrn1 \la_oe_storage_reg[113]  ( .D(n4444), .CP(n2357), .QN(la_oenb[113])
         );
  dfnrn1 \la_oe_storage_reg[81]  ( .D(n4476), .CP(n2368), .QN(la_oenb[81]) );
  dfnrn1 \la_oe_storage_reg[49]  ( .D(n4508), .CP(n2363), .QN(la_oenb[49]) );
  dfnrn1 \la_oe_storage_reg[17]  ( .D(n4540), .CP(n2353), .QN(la_oenb[17]) );
  dfnrn1 \la_ien_storage_reg[113]  ( .D(n4572), .CP(n2358), .QN(la_iena[113])
         );
  dfnrn1 \la_ien_storage_reg[81]  ( .D(n4604), .CP(n2369), .QN(la_iena[81]) );
  dfnrn1 \la_ien_storage_reg[49]  ( .D(n4636), .CP(n2364), .QN(la_iena[49]) );
  dfnrn1 \la_ien_storage_reg[17]  ( .D(n4668), .CP(n2354), .QN(la_iena[17]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[17]  ( .D(N4480), .CP(n2370), .Q(
        interface6_bank_bus_dat_r[17]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[17]  ( .D(n4750), 
        .CP(n2359), .QN(n3525) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[17]  ( .D(n4871), .CP(n2370), 
        .QN(n3573) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[17]  ( .D(N4260), .CP(n2358), .Q(
        interface3_bank_bus_dat_r[17]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[17]  ( .D(n4912), .CP(n2365), .QN(n3600)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[17]  ( .D(N4116), .CP(n2369), .Q(
        interface0_bank_bus_dat_r[17]) );
  dfnrq1 \dbg_uart_data_reg[18]  ( .D(n4845), .CP(n2369), .Q(
        dbg_uart_wishbone_dat_w[18]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[18]  ( .D(n3116), .CP(n2370), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[18]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[18]  ( .D(n4173), .CP(n2369), .QN(n3422)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[18]  ( .D(n4205), .CP(n2364), .QN(n3453) );
  dfnrn1 \mgmtsoc_value_reg[18]  ( .D(N5418), .CP(n2357), .QN(n3115) );
  dfnrn1 \mgmtsoc_value_status_reg[18]  ( .D(n4139), .CP(n2370), .QN(n3390) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[18]  ( .D(N4712), .CP(n2354), .Q(
        interface10_bank_bus_dat_r[18]) );
  dfnrq1 \la_out_storage_reg[114]  ( .D(n4315), .CP(n2370), .Q(la_output[114])
         );
  dfnrq1 \la_out_storage_reg[82]  ( .D(n4347), .CP(n2365), .Q(la_output[82])
         );
  dfnrn1 \la_out_storage_reg[50]  ( .D(n4379), .CP(n2354), .QN(n3114) );
  dfnrn1 \la_out_storage_reg[18]  ( .D(n4411), .CP(n2359), .QN(n3113) );
  dfnrn1 \la_oe_storage_reg[114]  ( .D(n4443), .CP(n2370), .QN(la_oenb[114])
         );
  dfnrn1 \la_oe_storage_reg[82]  ( .D(n4475), .CP(n2365), .QN(la_oenb[82]) );
  dfnrn1 \la_oe_storage_reg[50]  ( .D(n4507), .CP(n2355), .QN(la_oenb[50]) );
  dfnrn1 \la_oe_storage_reg[18]  ( .D(n4539), .CP(n2360), .QN(la_oenb[18]) );
  dfnrn1 \la_ien_storage_reg[114]  ( .D(n4571), .CP(n2367), .QN(la_iena[114])
         );
  dfnrn1 \la_ien_storage_reg[82]  ( .D(n4603), .CP(n2362), .QN(la_iena[82]) );
  dfnrn1 \la_ien_storage_reg[50]  ( .D(n4635), .CP(n2352), .QN(la_iena[50]) );
  dfnrn1 \la_ien_storage_reg[18]  ( .D(n4667), .CP(n2357), .QN(la_iena[18]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[18]  ( .D(N4481), .CP(n2359), .Q(
        interface6_bank_bus_dat_r[18]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[18]  ( .D(n4749), 
        .CP(n2368), .QN(n3524) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[18]  ( .D(n4870), .CP(n2363), 
        .QN(n3572) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[18]  ( .D(N4261), .CP(n2353), .Q(
        interface3_bank_bus_dat_r[18]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[18]  ( .D(n4911), .CP(n2353), .QN(n3599)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[18]  ( .D(N4117), .CP(n2358), .Q(
        interface0_bank_bus_dat_r[18]) );
  dfnrq1 \dbg_uart_data_reg[19]  ( .D(n4844), .CP(n2359), .Q(
        dbg_uart_wishbone_dat_w[19]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[19]  ( .D(n3112), .CP(n2359), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[19]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[19]  ( .D(n4172), .CP(n2364), .QN(n3421)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[19]  ( .D(n4204), .CP(n2354), .QN(n3452) );
  dfnrn1 \mgmtsoc_value_reg[19]  ( .D(N5419), .CP(n2352), .QN(n3111) );
  dfnrn1 \mgmtsoc_value_status_reg[19]  ( .D(n4138), .CP(n2359), .QN(n3389) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[19]  ( .D(N4713), .CP(n2365), .Q(
        interface10_bank_bus_dat_r[19]) );
  dfnrq1 \la_out_storage_reg[115]  ( .D(n4314), .CP(n2360), .Q(la_output[115])
         );
  dfnrq1 \la_out_storage_reg[83]  ( .D(n4346), .CP(n2367), .Q(la_output[83])
         );
  dfnrn1 \la_out_storage_reg[51]  ( .D(n4378), .CP(n2359), .QN(n3110) );
  dfnrn1 \la_out_storage_reg[19]  ( .D(n4410), .CP(n2370), .QN(n3109) );
  dfnrn1 \la_oe_storage_reg[115]  ( .D(n4442), .CP(n2365), .QN(la_oenb[115])
         );
  dfnrn1 \la_oe_storage_reg[83]  ( .D(n4474), .CP(n2355), .QN(la_oenb[83]) );
  dfnrn1 \la_oe_storage_reg[51]  ( .D(n4506), .CP(n2360), .QN(la_oenb[51]) );
  dfnrn1 \la_oe_storage_reg[19]  ( .D(n4538), .CP(n2367), .QN(la_oenb[19]) );
  dfnrn1 \la_ien_storage_reg[115]  ( .D(n4570), .CP(n2362), .QN(la_iena[115])
         );
  dfnrn1 \la_ien_storage_reg[83]  ( .D(n4602), .CP(n2352), .QN(la_iena[83]) );
  dfnrn1 \la_ien_storage_reg[51]  ( .D(n4634), .CP(n2357), .QN(la_iena[51]) );
  dfnrn1 \la_ien_storage_reg[19]  ( .D(n4666), .CP(n2368), .QN(la_iena[19]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[19]  ( .D(N4482), .CP(n2355), .Q(
        interface6_bank_bus_dat_r[19]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[19]  ( .D(n4748), 
        .CP(n2363), .QN(n3523) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[19]  ( .D(n4869), .CP(n2353), 
        .QN(n3571) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[19]  ( .D(N4262), .CP(n2364), .Q(
        interface3_bank_bus_dat_r[19]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[19]  ( .D(n4910), .CP(n2358), .QN(n3598)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[19]  ( .D(N4118), .CP(n2354), .Q(
        interface0_bank_bus_dat_r[19]) );
  dfnrq1 \dbg_uart_data_reg[20]  ( .D(n4843), .CP(n2364), .Q(
        dbg_uart_wishbone_dat_w[20]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[20]  ( .D(n3108), .CP(n2354), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[20]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[20]  ( .D(n4171), .CP(n2357), .QN(n3420)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[20]  ( .D(n4203), .CP(n2368), .QN(n3451) );
  dfnrn1 \mgmtsoc_value_reg[20]  ( .D(N5420), .CP(n2362), .QN(n3107) );
  dfnrn1 \mgmtsoc_value_status_reg[20]  ( .D(n4137), .CP(n2354), .QN(n3388) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[20]  ( .D(N4714), .CP(n2364), .Q(
        interface10_bank_bus_dat_r[20]) );
  dfnrq1 \la_out_storage_reg[116]  ( .D(n4313), .CP(n2359), .Q(la_output[116])
         );
  dfnrq1 \la_out_storage_reg[84]  ( .D(n4345), .CP(n2370), .Q(la_output[84])
         );
  dfnrn1 \la_out_storage_reg[52]  ( .D(n4377), .CP(n2363), .QN(n3106) );
  dfnrn1 \la_out_storage_reg[20]  ( .D(n4409), .CP(n2353), .QN(n3105) );
  dfnrn1 \la_oe_storage_reg[116]  ( .D(n4441), .CP(n2358), .QN(la_oenb[116])
         );
  dfnrn1 \la_oe_storage_reg[84]  ( .D(n4473), .CP(n2369), .QN(la_oenb[84]) );
  dfnrn1 \la_oe_storage_reg[52]  ( .D(n4505), .CP(n2364), .QN(la_oenb[52]) );
  dfnrn1 \la_oe_storage_reg[20]  ( .D(n4537), .CP(n2354), .QN(la_oenb[20]) );
  dfnrn1 \la_ien_storage_reg[116]  ( .D(n4569), .CP(n2359), .QN(la_iena[116])
         );
  dfnrn1 \la_ien_storage_reg[84]  ( .D(n4601), .CP(n2370), .QN(la_iena[84]) );
  dfnrn1 \la_ien_storage_reg[52]  ( .D(n4633), .CP(n2365), .QN(la_iena[52]) );
  dfnrn1 \la_ien_storage_reg[20]  ( .D(n4665), .CP(n2355), .QN(la_iena[20]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[20]  ( .D(N4483), .CP(n2354), .Q(
        interface6_bank_bus_dat_r[20]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[20]  ( .D(n4747), 
        .CP(n2360), .QN(n3522) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[20]  ( .D(n4868), .CP(n2367), 
        .QN(n3570) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[20]  ( .D(N4263), .CP(n2363), .Q(
        interface3_bank_bus_dat_r[20]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[20]  ( .D(n4909), .CP(n2362), .QN(n3597)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[20]  ( .D(N4119), .CP(n2353), .Q(
        interface0_bank_bus_dat_r[20]) );
  dfnrq1 \dbg_uart_data_reg[21]  ( .D(n4842), .CP(n2367), .Q(
        dbg_uart_wishbone_dat_w[21]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[21]  ( .D(n3104), .CP(n2364), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[21]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[21]  ( .D(n4170), .CP(n2354), .QN(n3419)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[21]  ( .D(n4202), .CP(n2359), .QN(n3450) );
  dfnrn1 \mgmtsoc_value_reg[21]  ( .D(N5421), .CP(n2367), .QN(n3103) );
  dfnrn1 \mgmtsoc_value_status_reg[21]  ( .D(n4136), .CP(n2364), .QN(n3387) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[21]  ( .D(N4715), .CP(n2367), .Q(
        interface10_bank_bus_dat_r[21]) );
  dfnrq1 \la_out_storage_reg[117]  ( .D(n4312), .CP(n2352), .Q(la_output[117])
         );
  dfnrq1 \la_out_storage_reg[85]  ( .D(n4344), .CP(n2357), .Q(la_output[85])
         );
  dfnrn1 \la_out_storage_reg[53]  ( .D(n4376), .CP(n2370), .QN(n3102) );
  dfnrn1 \la_out_storage_reg[21]  ( .D(n4408), .CP(n2365), .QN(n3101) );
  dfnrn1 \la_oe_storage_reg[117]  ( .D(n4440), .CP(n2355), .QN(la_oenb[117])
         );
  dfnrn1 \la_oe_storage_reg[85]  ( .D(n4472), .CP(n2360), .QN(la_oenb[85]) );
  dfnrn1 \la_oe_storage_reg[53]  ( .D(n4504), .CP(n2367), .QN(la_oenb[53]) );
  dfnrn1 \la_oe_storage_reg[21]  ( .D(n4536), .CP(n2362), .QN(la_oenb[21]) );
  dfnrn1 \la_ien_storage_reg[117]  ( .D(n4568), .CP(n2352), .QN(la_iena[117])
         );
  dfnrn1 \la_ien_storage_reg[85]  ( .D(n4600), .CP(n2357), .QN(la_iena[85]) );
  dfnrn1 \la_ien_storage_reg[53]  ( .D(n4632), .CP(n2368), .QN(la_iena[53]) );
  dfnrn1 \la_ien_storage_reg[21]  ( .D(n4664), .CP(n2363), .QN(la_iena[21]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[21]  ( .D(N4484), .CP(n2362), .Q(
        interface6_bank_bus_dat_r[21]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[21]  ( .D(n4746), 
        .CP(n2353), .QN(n3521) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[21]  ( .D(n4867), .CP(n2358), 
        .QN(n3569) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[21]  ( .D(N4264), .CP(n2360), .Q(
        interface3_bank_bus_dat_r[21]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[21]  ( .D(n4908), .CP(n2369), .QN(n3596)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[21]  ( .D(N4120), .CP(n2367), .Q(
        interface0_bank_bus_dat_r[21]) );
  dfnrq1 \dbg_uart_data_reg[22]  ( .D(n4841), .CP(n2358), .Q(
        dbg_uart_wishbone_dat_w[22]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[22]  ( .D(n3100), .CP(n2369), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[22]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[22]  ( .D(n4169), .CP(n2354), .QN(n3418)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[22]  ( .D(n4201), .CP(n2359), .QN(n3449) );
  dfnrn1 \mgmtsoc_value_reg[22]  ( .D(N5422), .CP(n2360), .QN(n3099) );
  dfnrn1 \mgmtsoc_value_status_reg[22]  ( .D(n4135), .CP(n2369), .QN(n3386) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[22]  ( .D(N4716), .CP(n2364), .Q(
        interface10_bank_bus_dat_r[22]) );
  dfnrq1 \la_out_storage_reg[118]  ( .D(n4311), .CP(n2359), .Q(la_output[118])
         );
  dfnrq1 \la_out_storage_reg[86]  ( .D(n4343), .CP(n2370), .Q(la_output[86])
         );
  dfnrn1 \la_out_storage_reg[54]  ( .D(n4375), .CP(n2370), .QN(n3098) );
  dfnrn1 \la_out_storage_reg[22]  ( .D(n4407), .CP(n2365), .QN(n3097) );
  dfnrn1 \la_oe_storage_reg[118]  ( .D(n4439), .CP(n2355), .QN(la_oenb[118])
         );
  dfnrn1 \la_oe_storage_reg[86]  ( .D(n4471), .CP(n2360), .QN(la_oenb[86]) );
  dfnrn1 \la_oe_storage_reg[54]  ( .D(n4503), .CP(n2367), .QN(la_oenb[54]) );
  dfnrn1 \la_oe_storage_reg[22]  ( .D(n4535), .CP(n2362), .QN(la_oenb[22]) );
  dfnrn1 \la_ien_storage_reg[118]  ( .D(n4567), .CP(n2352), .QN(la_iena[118])
         );
  dfnrn1 \la_ien_storage_reg[86]  ( .D(n4599), .CP(n2357), .QN(la_iena[86]) );
  dfnrn1 \la_ien_storage_reg[54]  ( .D(n4631), .CP(n2368), .QN(la_iena[54]) );
  dfnrn1 \la_ien_storage_reg[22]  ( .D(n4663), .CP(n2363), .QN(la_iena[22]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[22]  ( .D(N4485), .CP(n2354), .Q(
        interface6_bank_bus_dat_r[22]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[22]  ( .D(n4745), 
        .CP(n2353), .QN(n3520) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[22]  ( .D(n4866), .CP(n2358), 
        .QN(n3568) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[22]  ( .D(N4265), .CP(n2363), .Q(
        interface3_bank_bus_dat_r[22]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[22]  ( .D(n4907), .CP(n2369), .QN(n3595)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[22]  ( .D(N4121), .CP(n2353), .Q(
        interface0_bank_bus_dat_r[22]) );
  dfnrq1 \dbg_uart_data_reg[23]  ( .D(n4840), .CP(n2359), .Q(
        dbg_uart_wishbone_dat_w[23]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[23]  ( .D(n3096), .CP(n2358), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[23]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[23]  ( .D(n4168), .CP(n2357), .QN(n3417)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[23]  ( .D(n4200), .CP(n2368), .QN(n3448) );
  dfnrn1 \mgmtsoc_value_reg[23]  ( .D(N5423), .CP(n2355), .QN(n3095) );
  dfnrn1 \mgmtsoc_value_status_reg[23]  ( .D(n4134), .CP(n2358), .QN(n3385) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[23]  ( .D(N4717), .CP(n2360), .Q(
        interface10_bank_bus_dat_r[23]) );
  dfnrq1 \la_out_storage_reg[119]  ( .D(n4310), .CP(n2362), .Q(la_output[119])
         );
  dfnrq1 \la_out_storage_reg[87]  ( .D(n4342), .CP(n2352), .Q(la_output[87])
         );
  dfnrn1 \la_out_storage_reg[55]  ( .D(n4374), .CP(n2363), .QN(n3094) );
  dfnrn1 \la_out_storage_reg[23]  ( .D(n4406), .CP(n2353), .QN(n3093) );
  dfnrn1 \la_oe_storage_reg[119]  ( .D(n4438), .CP(n2358), .QN(la_oenb[119])
         );
  dfnrn1 \la_oe_storage_reg[87]  ( .D(n4470), .CP(n2369), .QN(la_oenb[87]) );
  dfnrn1 \la_oe_storage_reg[55]  ( .D(n4502), .CP(n2364), .QN(la_oenb[55]) );
  dfnrn1 \la_oe_storage_reg[23]  ( .D(n4534), .CP(n2354), .QN(la_oenb[23]) );
  dfnrn1 \la_ien_storage_reg[119]  ( .D(n4566), .CP(n2359), .QN(la_iena[119])
         );
  dfnrn1 \la_ien_storage_reg[87]  ( .D(n4598), .CP(n2370), .QN(la_iena[87]) );
  dfnrn1 \la_ien_storage_reg[55]  ( .D(n4630), .CP(n2365), .QN(la_iena[55]) );
  dfnrn1 \la_ien_storage_reg[23]  ( .D(n4662), .CP(n2355), .QN(la_iena[23]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[23]  ( .D(N4486), .CP(n2367), .Q(
        interface6_bank_bus_dat_r[23]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[23]  ( .D(n4744), 
        .CP(n2360), .QN(n3519) );
  dfnrn1 \mgmtsoc_master_phyconfig_storage_reg[23]  ( .D(n4865), .CP(n2367), 
        .QN(n3567) );
  dfnrq1 \interface3_bank_bus_dat_r_reg[23]  ( .D(N4266), .CP(n2370), .Q(
        interface3_bank_bus_dat_r[23]) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[23]  ( .D(n4906), .CP(n2362), .QN(n3594)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[23]  ( .D(N4122), .CP(n2359), .Q(
        interface0_bank_bus_dat_r[23]) );
  dfnrq1 \dbg_uart_data_reg[25]  ( .D(n4838), .CP(n2354), .Q(
        dbg_uart_wishbone_dat_w[25]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[25]  ( .D(n3092), .CP(n2353), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[25]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[25]  ( .D(n4166), .CP(n2360), .QN(n3415)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[25]  ( .D(n4198), .CP(n2367), .QN(n3446) );
  dfnrn1 \mgmtsoc_value_reg[25]  ( .D(N5425), .CP(n2370), .QN(n3091) );
  dfnrn1 \mgmtsoc_value_status_reg[25]  ( .D(n4132), .CP(n2363), .QN(n3383) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[25]  ( .D(N4719), .CP(n2354), .Q(
        interface10_bank_bus_dat_r[25]) );
  dfnrq1 \la_out_storage_reg[121]  ( .D(n4308), .CP(n2370), .Q(la_output[121])
         );
  dfnrq1 \la_out_storage_reg[89]  ( .D(n4340), .CP(n2365), .Q(la_output[89])
         );
  dfnrn1 \la_out_storage_reg[57]  ( .D(n4372), .CP(n2362), .QN(n3090) );
  dfnrn1 \la_out_storage_reg[25]  ( .D(n4404), .CP(n2352), .QN(n3089) );
  dfnrn1 \la_oe_storage_reg[121]  ( .D(n4436), .CP(n2357), .QN(la_oenb[121])
         );
  dfnrn1 \la_oe_storage_reg[89]  ( .D(n4468), .CP(n2368), .QN(la_oenb[89]) );
  dfnrn1 \la_oe_storage_reg[57]  ( .D(n4500), .CP(n2363), .QN(la_oenb[57]) );
  dfnrn1 \la_oe_storage_reg[25]  ( .D(n4532), .CP(n2353), .QN(la_oenb[25]) );
  dfnrn1 \la_ien_storage_reg[121]  ( .D(n4564), .CP(n2358), .QN(la_iena[121])
         );
  dfnrn1 \la_ien_storage_reg[89]  ( .D(n4596), .CP(n2369), .QN(la_iena[89]) );
  dfnrn1 \la_ien_storage_reg[57]  ( .D(n4628), .CP(n2364), .QN(la_iena[57]) );
  dfnrn1 \la_ien_storage_reg[25]  ( .D(n4660), .CP(n2354), .QN(la_iena[25]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[25]  ( .D(N4488), .CP(n2359), .Q(
        interface6_bank_bus_dat_r[25]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[25]  ( .D(n4742), 
        .CP(n2359), .QN(n3517) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[25]  ( .D(n4904), .CP(n2370), .QN(n3592)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[25]  ( .D(N4124), .CP(n2353), .Q(
        interface0_bank_bus_dat_r[25]) );
  dfnrq1 \dbg_uart_data_reg[26]  ( .D(n4837), .CP(n2358), .Q(
        dbg_uart_wishbone_dat_w[26]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[26]  ( .D(n3088), .CP(n2363), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[26]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[26]  ( .D(n4165), .CP(n2354), .QN(n3414)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[26]  ( .D(n4197), .CP(n2359), .QN(n3445) );
  dfnrn1 \mgmtsoc_value_reg[26]  ( .D(N5426), .CP(n2359), .QN(n3087) );
  dfnrn1 \mgmtsoc_value_status_reg[26]  ( .D(n4131), .CP(n2368), .QN(n3382) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[26]  ( .D(N4720), .CP(n2365), .Q(
        interface10_bank_bus_dat_r[26]) );
  dfnrq1 \la_out_storage_reg[122]  ( .D(n4307), .CP(n2360), .Q(la_output[122])
         );
  dfnrq1 \la_out_storage_reg[90]  ( .D(n4339), .CP(n2367), .Q(la_output[90])
         );
  dfnrn1 \la_out_storage_reg[58]  ( .D(n4371), .CP(n2370), .QN(n3086) );
  dfnrn1 \la_out_storage_reg[26]  ( .D(n4403), .CP(n2365), .QN(n3085) );
  dfnrn1 \la_oe_storage_reg[122]  ( .D(n4435), .CP(n2355), .QN(la_oenb[122])
         );
  dfnrn1 \la_oe_storage_reg[90]  ( .D(n4467), .CP(n2360), .QN(la_oenb[90]) );
  dfnrn1 \la_oe_storage_reg[58]  ( .D(n4499), .CP(n2367), .QN(la_oenb[58]) );
  dfnrn1 \la_oe_storage_reg[26]  ( .D(n4531), .CP(n2362), .QN(la_oenb[26]) );
  dfnrn1 \la_ien_storage_reg[122]  ( .D(n4563), .CP(n2352), .QN(la_iena[122])
         );
  dfnrn1 \la_ien_storage_reg[90]  ( .D(n4595), .CP(n2357), .QN(la_iena[90]) );
  dfnrn1 \la_ien_storage_reg[58]  ( .D(n4627), .CP(n2368), .QN(la_iena[58]) );
  dfnrn1 \la_ien_storage_reg[26]  ( .D(n4659), .CP(n2363), .QN(la_iena[26]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[26]  ( .D(N4489), .CP(n2355), .Q(
        interface6_bank_bus_dat_r[26]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[26]  ( .D(n4741), 
        .CP(n2353), .QN(n3516) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[26]  ( .D(n4903), .CP(n2358), .QN(n3591)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[26]  ( .D(N4125), .CP(n2364), .Q(
        interface0_bank_bus_dat_r[26]) );
  dfnrq1 \dbg_uart_data_reg[27]  ( .D(n4836), .CP(n2352), .Q(
        dbg_uart_wishbone_dat_w[27]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[27]  ( .D(n3084), .CP(n2368), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[27]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[27]  ( .D(n4164), .CP(n2365), .QN(n3413)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[27]  ( .D(n4196), .CP(n2355), .QN(n3444) );
  dfnrn1 \mgmtsoc_value_reg[27]  ( .D(N5427), .CP(n2354), .QN(n3083) );
  dfnrn1 \mgmtsoc_value_status_reg[27]  ( .D(n4130), .CP(n2357), .QN(n3381) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[27]  ( .D(N4721), .CP(n2370), .Q(
        interface10_bank_bus_dat_r[27]) );
  dfnrq1 \la_out_storage_reg[123]  ( .D(n4306), .CP(n2355), .Q(la_output[123])
         );
  dfnrq1 \la_out_storage_reg[91]  ( .D(n4338), .CP(n2360), .Q(la_output[91])
         );
  dfnrn1 \la_out_storage_reg[59]  ( .D(n4370), .CP(n2360), .QN(n3082) );
  dfnrn1 \la_out_storage_reg[27]  ( .D(n4402), .CP(n2367), .QN(n3081) );
  dfnrn1 \la_oe_storage_reg[123]  ( .D(n4434), .CP(n2362), .QN(la_oenb[123])
         );
  dfnrn1 \la_oe_storage_reg[91]  ( .D(n4466), .CP(n2352), .QN(la_oenb[91]) );
  dfnrn1 \la_oe_storage_reg[59]  ( .D(n4498), .CP(n2357), .QN(la_oenb[59]) );
  dfnrn1 \la_oe_storage_reg[27]  ( .D(n4530), .CP(n2368), .QN(la_oenb[27]) );
  dfnrn1 \la_ien_storage_reg[123]  ( .D(n4562), .CP(n2363), .QN(la_iena[123])
         );
  dfnrn1 \la_ien_storage_reg[91]  ( .D(n4594), .CP(n2353), .QN(la_iena[91]) );
  dfnrn1 \la_ien_storage_reg[59]  ( .D(n4626), .CP(n2358), .QN(la_iena[59]) );
  dfnrn1 \la_ien_storage_reg[27]  ( .D(n4658), .CP(n2369), .QN(la_iena[27]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[27]  ( .D(N4490), .CP(n2365), .Q(
        interface6_bank_bus_dat_r[27]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[27]  ( .D(n4740), 
        .CP(n2364), .QN(n3515) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[27]  ( .D(n4902), .CP(n2354), .QN(n3590)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[27]  ( .D(N4126), .CP(n2354), .Q(
        interface0_bank_bus_dat_r[27]) );
  dfnrq1 \dbg_uart_data_reg[28]  ( .D(n4835), .CP(n2359), .Q(
        dbg_uart_wishbone_dat_w[28]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[28]  ( .D(n3080), .CP(n2357), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[28]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[28]  ( .D(n4163), .CP(n2363), .QN(n3412)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[28]  ( .D(n4195), .CP(n2353), .QN(n3443) );
  dfnrn1 \mgmtsoc_value_reg[28]  ( .D(N5428), .CP(n2364), .QN(n3079) );
  dfnrn1 \mgmtsoc_value_status_reg[28]  ( .D(n4129), .CP(n2352), .QN(n3380) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[28]  ( .D(N4722), .CP(n2370), .Q(
        interface10_bank_bus_dat_r[28]) );
  dfnrq1 \la_out_storage_reg[124]  ( .D(n4305), .CP(n2355), .Q(la_output[124])
         );
  dfnrq1 \la_out_storage_reg[92]  ( .D(n4337), .CP(n2360), .Q(la_output[92])
         );
  dfnrn1 \la_out_storage_reg[60]  ( .D(n4369), .CP(n2358), .QN(n3078) );
  dfnrn1 \la_out_storage_reg[28]  ( .D(n4401), .CP(n2369), .QN(n3077) );
  dfnrn1 \la_oe_storage_reg[124]  ( .D(n4433), .CP(n2364), .QN(la_oenb[124])
         );
  dfnrn1 \la_oe_storage_reg[92]  ( .D(n4465), .CP(n2354), .QN(la_oenb[92]) );
  dfnrn1 \la_oe_storage_reg[60]  ( .D(n4497), .CP(n2359), .QN(la_oenb[60]) );
  dfnrn1 \la_oe_storage_reg[28]  ( .D(n4529), .CP(n2370), .QN(la_oenb[28]) );
  dfnrn1 \la_ien_storage_reg[124]  ( .D(n4561), .CP(n2365), .QN(la_iena[124])
         );
  dfnrn1 \la_ien_storage_reg[92]  ( .D(n4593), .CP(n2355), .QN(la_iena[92]) );
  dfnrn1 \la_ien_storage_reg[60]  ( .D(n4625), .CP(n2360), .QN(la_iena[60]) );
  dfnrn1 \la_ien_storage_reg[28]  ( .D(n4657), .CP(n2367), .QN(la_iena[28]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[28]  ( .D(N4491), .CP(n2365), .Q(
        interface6_bank_bus_dat_r[28]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[28]  ( .D(n4739), 
        .CP(n2362), .QN(n3514) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[28]  ( .D(n4901), .CP(n2352), .QN(n3589)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[28]  ( .D(N4127), .CP(n2369), .Q(
        interface0_bank_bus_dat_r[28]) );
  dfnrq1 \dbg_uart_data_reg[29]  ( .D(n4834), .CP(n2353), .Q(
        dbg_uart_wishbone_dat_w[29]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[29]  ( .D(n3076), .CP(n2352), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[29]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[29]  ( .D(n4162), .CP(n2362), .QN(n3411)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[29]  ( .D(n4194), .CP(n2352), .QN(n3442) );
  dfnrn1 \mgmtsoc_value_reg[29]  ( .D(N5429), .CP(n2369), .QN(n3075) );
  dfnrn1 \mgmtsoc_value_status_reg[29]  ( .D(n4128), .CP(n2358), .QN(n3379) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[29]  ( .D(N4723), .CP(n2358), .Q(
        interface10_bank_bus_dat_r[29]) );
  dfnrq1 \la_out_storage_reg[125]  ( .D(n4304), .CP(n2358), .Q(la_output[125])
         );
  dfnrq1 \la_out_storage_reg[93]  ( .D(n4336), .CP(n2369), .Q(la_output[93])
         );
  dfnrn1 \la_out_storage_reg[61]  ( .D(n4368), .CP(n2357), .QN(n3074) );
  dfnrn1 \la_out_storage_reg[29]  ( .D(n4400), .CP(n2368), .QN(n3073) );
  dfnrn1 \la_oe_storage_reg[125]  ( .D(n4432), .CP(n2363), .QN(la_oenb[125])
         );
  dfnrn1 \la_oe_storage_reg[93]  ( .D(n4464), .CP(n2353), .QN(la_oenb[93]) );
  dfnrn1 \la_oe_storage_reg[61]  ( .D(n4496), .CP(n2358), .QN(la_oenb[61]) );
  dfnrn1 \la_oe_storage_reg[29]  ( .D(n4528), .CP(n2369), .QN(la_oenb[29]) );
  dfnrn1 \la_ien_storage_reg[125]  ( .D(n4560), .CP(n2364), .QN(la_iena[125])
         );
  dfnrn1 \la_ien_storage_reg[93]  ( .D(n4592), .CP(n2354), .QN(la_iena[93]) );
  dfnrn1 \la_ien_storage_reg[61]  ( .D(n4624), .CP(n2359), .QN(la_iena[61]) );
  dfnrn1 \la_ien_storage_reg[29]  ( .D(n4656), .CP(n2370), .QN(la_iena[29]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[29]  ( .D(N4492), .CP(n2353), .Q(
        interface6_bank_bus_dat_r[29]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[29]  ( .D(n4738), 
        .CP(n2365), .QN(n3513) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[29]  ( .D(n4900), .CP(n2355), .QN(n3588)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[29]  ( .D(N4128), .CP(n2352), .Q(
        interface0_bank_bus_dat_r[29]) );
  dfnrq1 \mgmtsoc_vexriscv_i_cmd_payload_data_reg[30]  ( .D(n3072), .CP(n2362), 
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[30]) );
  dfnrn1 \mgmtsoc_reload_storage_reg[30]  ( .D(n4161), .CP(n2367), .QN(n3410)
         );
  dfnrn1 \mgmtsoc_load_storage_reg[30]  ( .D(n4193), .CP(n2362), .QN(n3441) );
  dfnrq1 \la_out_storage_reg[126]  ( .D(n4303), .CP(n2353), .Q(la_output[126])
         );
  dfnrq1 \la_out_storage_reg[94]  ( .D(n4335), .CP(n2358), .Q(la_output[94])
         );
  dfnrn1 \la_out_storage_reg[62]  ( .D(n4367), .CP(n2352), .QN(n3071) );
  dfnrn1 \la_out_storage_reg[30]  ( .D(n4399), .CP(n2357), .QN(n3070) );
  dfnrn1 \la_oe_storage_reg[126]  ( .D(n4431), .CP(n2368), .QN(la_oenb[126])
         );
  dfnrn1 \la_oe_storage_reg[94]  ( .D(n4463), .CP(n2363), .QN(la_oenb[94]) );
  dfnrn1 \la_oe_storage_reg[62]  ( .D(n4495), .CP(n2353), .QN(la_oenb[62]) );
  dfnrn1 \la_oe_storage_reg[30]  ( .D(n4527), .CP(n2358), .QN(la_oenb[30]) );
  dfnrn1 \la_ien_storage_reg[126]  ( .D(n4559), .CP(n2369), .QN(la_iena[126])
         );
  dfnrn1 \la_ien_storage_reg[94]  ( .D(n4591), .CP(n2364), .QN(la_iena[94]) );
  dfnrn1 \la_ien_storage_reg[62]  ( .D(n4623), .CP(n2354), .QN(la_iena[62]) );
  dfnrn1 \la_ien_storage_reg[30]  ( .D(n4655), .CP(n2359), .QN(la_iena[30]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[30]  ( .D(N4493), .CP(n2363), .Q(
        interface6_bank_bus_dat_r[30]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[30]  ( .D(n4737), 
        .CP(n2370), .QN(n3512) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[30]  ( .D(n4899), .CP(n2365), .QN(n3587)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[30]  ( .D(N4129), .CP(n2357), .Q(
        interface0_bank_bus_dat_r[30]) );
  dfnrn1 \mgmtsoc_value_status_reg[31]  ( .D(n4126), .CP(n2362), .QN(n3377) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[31]  ( .D(N4725), .CP(n2359), .Q(
        interface10_bank_bus_dat_r[31]) );
  dfnrq1 \la_out_storage_reg[127]  ( .D(n4302), .CP(n2359), .Q(la_output[127])
         );
  dfnrq1 \la_out_storage_reg[95]  ( .D(n4334), .CP(n2367), .Q(la_output[95])
         );
  dfnrn1 \la_out_storage_reg[63]  ( .D(n4366), .CP(n2367), .QN(n3069) );
  dfnrn1 \la_out_storage_reg[31]  ( .D(n4398), .CP(n2363), .QN(n3068) );
  dfnrn1 \la_oe_storage_reg[127]  ( .D(n4430), .CP(n2370), .QN(la_oenb[127])
         );
  dfnrn1 \la_oe_storage_reg[95]  ( .D(n4462), .CP(n2354), .QN(la_oenb[95]) );
  dfnrn1 \la_oe_storage_reg[63]  ( .D(n4494), .CP(n2368), .QN(la_oenb[63]) );
  dfnrn1 \la_oe_storage_reg[31]  ( .D(n4526), .CP(n2360), .QN(la_oenb[31]) );
  dfnrn1 \la_ien_storage_reg[127]  ( .D(n4558), .CP(n2367), .QN(la_iena[127])
         );
  dfnrn1 \la_ien_storage_reg[95]  ( .D(n4590), .CP(n2357), .QN(la_iena[95]) );
  dfnrn1 \la_ien_storage_reg[63]  ( .D(n4622), .CP(n2355), .QN(la_iena[63]) );
  dfnrn1 \la_ien_storage_reg[31]  ( .D(n4654), .CP(n2364), .QN(la_iena[31]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[31]  ( .D(N4494), .CP(n2353), .Q(
        interface6_bank_bus_dat_r[31]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]  ( .D(n4736), 
        .CP(n2364), .QN(n3511) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[31]  ( .D(n4898), .CP(n2359), .QN(n3586)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[31]  ( .D(N4130), .CP(n2359), .Q(
        interface0_bank_bus_dat_r[31]) );
  dfnrn1 \dbg_uart_tx_data_reg[7]  ( .D(n4824), .CP(n2368), .QN(n3544) );
  dfnrn1 \dbg_uart_tx_data_reg[6]  ( .D(n4825), .CP(n2354), .QN(n3547) );
  dfnrn1 \dbg_uart_tx_data_reg[5]  ( .D(n4826), .CP(n2364), .QN(n3550) );
  dfnrn1 \dbg_uart_tx_data_reg[4]  ( .D(n4827), .CP(n2363), .QN(n3553) );
  dfnrn1 \dbg_uart_tx_data_reg[3]  ( .D(n4828), .CP(n2368), .QN(n3556) );
  dfnrn1 \dbg_uart_tx_data_reg[2]  ( .D(n4829), .CP(n2357), .QN(n3559) );
  dfnrn1 \dbg_uart_tx_data_reg[1]  ( .D(n4830), .CP(n2352), .QN(n3562) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[0]  ( .D(N4694), .CP(n2362), .Q(
        interface10_bank_bus_dat_r[0]) );
  dfnrq1 \interface10_bank_bus_dat_r_reg[24]  ( .D(N4718), .CP(n2359), .Q(
        interface10_bank_bus_dat_r[24]) );
  dfnrq1 \la_out_storage_reg[120]  ( .D(n4309), .CP(n2365), .Q(la_output[120])
         );
  dfnrq1 \la_out_storage_reg[88]  ( .D(n4341), .CP(n2355), .Q(la_output[88])
         );
  dfnrn1 \la_out_storage_reg[56]  ( .D(n4373), .CP(n2365), .QN(n3067) );
  dfnrn1 \la_out_storage_reg[24]  ( .D(n4405), .CP(n2355), .QN(n3066) );
  dfnrn1 \la_oe_storage_reg[120]  ( .D(n4437), .CP(n2360), .QN(la_oenb[120])
         );
  dfnrn1 \la_oe_storage_reg[88]  ( .D(n4469), .CP(n2367), .QN(la_oenb[88]) );
  dfnrn1 \la_oe_storage_reg[56]  ( .D(n4501), .CP(n2362), .QN(la_oenb[56]) );
  dfnrn1 \la_oe_storage_reg[24]  ( .D(n4533), .CP(n2352), .QN(la_oenb[24]) );
  dfnrn1 \la_ien_storage_reg[120]  ( .D(n4565), .CP(n2357), .QN(la_iena[120])
         );
  dfnrn1 \la_ien_storage_reg[88]  ( .D(n4597), .CP(n2368), .QN(la_iena[88]) );
  dfnrn1 \la_ien_storage_reg[56]  ( .D(n4629), .CP(n2363), .QN(la_iena[56]) );
  dfnrn1 \la_ien_storage_reg[24]  ( .D(n4661), .CP(n2353), .QN(la_iena[24]) );
  dfnrq1 \interface6_bank_bus_dat_r_reg[24]  ( .D(N4487), .CP(n2370), .Q(
        interface6_bank_bus_dat_r[24]) );
  dfnrn1 \mgmtsoc_master_tx_fifo_source_payload_data_reg[24]  ( .D(n4743), 
        .CP(n2358), .QN(n3518) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[0]  ( .D(n4722), .CP(n2369), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[0]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[1]  ( .D(n4721), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[1]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[2]  ( .D(n4720), .CP(n2353), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[2]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[3]  ( .D(n4719), .CP(n2363), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[3]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[4]  ( .D(n4718), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[4]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[5]  ( .D(n4717), .CP(n2352), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[5]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[6]  ( .D(n4716), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[6]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[7]  ( .D(n4715), .CP(n2367), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[7]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[8]  ( .D(n4714), .CP(n2360), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[8]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[9]  ( .D(n4713), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[9]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[10]  ( .D(n4712), .CP(n2365), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[10]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[11]  ( .D(n4711), .CP(n2370), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[11]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[12]  ( .D(n4710), .CP(n2359), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[12]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[13]  ( .D(n4709), .CP(n2354), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[13]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[14]  ( .D(n4708), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[14]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[15]  ( .D(n4707), .CP(n2369), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[15]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[16]  ( .D(n4706), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[16]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[17]  ( .D(n4705), .CP(n2353), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[17]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[18]  ( .D(n4704), .CP(n2363), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[18]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[19]  ( .D(n4703), .CP(n2368), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[19]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[20]  ( .D(n4702), .CP(n2357), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[20]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[21]  ( .D(n4701), .CP(n2355), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[21]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[22]  ( .D(n4700), .CP(n2365), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[22]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[23]  ( .D(n4699), .CP(n2370), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[23]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[24]  ( .D(n4698), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[24]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[25]  ( .D(n4697), .CP(n2369), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[25]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[26]  ( .D(n4696), .CP(n2358), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[26]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[27]  ( .D(n4695), .CP(n2364), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[27]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[28]  ( .D(n4694), .CP(n2369), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[28]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[29]  ( .D(n4693), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[29]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[30]  ( .D(n4692), .CP(n2352), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[30]) );
  dfnrq1 \mgmtsoc_litespisdrphycore_sr_out_reg[31]  ( .D(n4691), .CP(n2362), 
        .Q(mgmtsoc_litespisdrphycore_sr_out[31]) );
  dfnrq1 flash_io0_do_reg ( .D(mgmtsoc_litespisdrphycore_dq_o), .CP(n2367), 
        .Q(flash_io0_do) );
  dfnrn1 \mgmtsoc_scratch_storage_reg[24]  ( .D(n4905), .CP(n2369), .QN(n3593)
         );
  dfnrq1 \interface0_bank_bus_dat_r_reg[24]  ( .D(N4123), .CP(n2354), .Q(
        interface0_bank_bus_dat_r[24]) );
  dfnrq1 \dbg_uart_tx_data_reg[0]  ( .D(n4832), .CP(n2369), .Q(
        \dbg_uart_tx_data[0] ) );
  dfnrq1 dbg_uart_dbg_uart_tx_reg ( .D(n4831), .CP(n2358), .Q(
        dbg_uart_dbg_uart_tx) );
  inv0d0 U3 ( .I(n3141), .ZN(user_irq_ena[2]) );
  inv0d0 U4 ( .I(n3212), .ZN(user_irq_ena[1]) );
  inv0d0 U5 ( .I(n3231), .ZN(user_irq_ena[0]) );
  nd02d0 U6 ( .A1(n59), .A2(n60), .ZN(uart_enabled) );
  nr02d0 U7 ( .A1(debug_in), .A2(n61), .ZN(sys_uart_rx) );
  inv0d0 U8 ( .I(n3307), .ZN(spi_master_length0[7]) );
  inv0d0 U9 ( .I(n3175), .ZN(spi_master_length0[6]) );
  inv0d0 U10 ( .I(n3169), .ZN(spi_master_length0[5]) );
  inv0d0 U11 ( .I(n3163), .ZN(spi_master_length0[4]) );
  inv0d0 U12 ( .I(n3157), .ZN(spi_master_length0[3]) );
  inv0d0 U13 ( .I(n3198), .ZN(spi_master_length0[2]) );
  inv0d0 U14 ( .I(n3151), .ZN(spi_master_length0[1]) );
  inv0d0 U15 ( .I(n3145), .ZN(spi_master_length0[0]) );
  inv0d0 U16 ( .I(n3127), .ZN(spi_master_count[2]) );
  inv0d0 U17 ( .I(n3152), .ZN(spi_master_clk_divider0[9]) );
  inv0d0 U18 ( .I(n3146), .ZN(spi_master_clk_divider0[8]) );
  inv0d0 U19 ( .I(n3233), .ZN(spi_master_clk_divider0[15]) );
  inv0d0 U20 ( .I(n3176), .ZN(spi_master_clk_divider0[14]) );
  inv0d0 U21 ( .I(n3170), .ZN(spi_master_clk_divider0[13]) );
  inv0d0 U22 ( .I(n3164), .ZN(spi_master_clk_divider0[12]) );
  inv0d0 U23 ( .I(n3158), .ZN(spi_master_clk_divider0[11]) );
  inv0d0 U24 ( .I(n3199), .ZN(spi_master_clk_divider0[10]) );
  inv0d0 U25 ( .I(n3232), .ZN(spi_master_clk_divider0[0]) );
  inv0d0 U26 ( .I(spi_sdoenb), .ZN(spi_cs_n) );
  oai22d1 U27 ( .A1(debug_in), .A2(n62), .B1(n63), .B2(n60), .ZN(serial_tx) );
  aor22d1 U28 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[30]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[30]), .Z(n3072) );
  aor22d1 U29 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[29]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[29]), .Z(n3076) );
  aor22d1 U30 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[28]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[28]), .Z(n3080) );
  aor22d1 U31 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[27]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[27]), .Z(n3084) );
  aor22d1 U32 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[26]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[26]), .Z(n3088) );
  aor22d1 U33 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[25]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[25]), .Z(n3092) );
  aor22d1 U34 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[23]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[23]), .Z(n3096) );
  aor22d1 U35 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[22]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[22]), .Z(n3100) );
  aor22d1 U36 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[21]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[21]), .Z(n3104) );
  aor22d1 U37 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[20]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[20]), .Z(n3108) );
  aor22d1 U38 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[19]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[19]), .Z(n3112) );
  aor22d1 U39 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[18]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[18]), .Z(n3116) );
  aor22d1 U40 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[17]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[17]), .Z(n3120) );
  aor22d1 U41 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[16]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[16]), .Z(n3124) );
  aor22d1 U42 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[2]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[2]), .Z(n3142) );
  aor22d1 U43 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[8]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[8]), .Z(n3148) );
  aor22d1 U44 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[9]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[9]), .Z(n3154) );
  aor22d1 U45 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[11]), .A2(n427), .B1(
        n342), .B2(mprj_dat_o[11]), .Z(n3160) );
  aor22d1 U46 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[12]), .A2(n428), .B1(
        n342), .B2(mprj_dat_o[12]), .Z(n3166) );
  aor22d1 U47 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[13]), .A2(n427), .B1(
        n335), .B2(mprj_dat_o[13]), .Z(n3172) );
  aor22d1 U48 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[14]), .A2(n428), .B1(
        n335), .B2(mprj_dat_o[14]), .Z(n3178) );
  aor22d1 U49 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[3]), .A2(n427), .B1(
        n335), .B2(mprj_dat_o[3]), .Z(n3183) );
  aor22d1 U55 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[4]), .A2(n428), .B1(
        n335), .B2(mprj_dat_o[4]), .Z(n3188) );
  aor22d1 U65 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[5]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[5]), .Z(n3195) );
  aor22d1 U68 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[10]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[10]), .Z(n3201) );
  aor22d1 U69 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[6]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[6]), .Z(n3209) );
  aor22d1 U70 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[1]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[1]), .Z(n3217) );
  oaim21d1 U71 ( .B1(mprj_we_o), .B2(n66), .A(n67), .ZN(n3259) );
  nd03d0 U72 ( .A1(n428), .A2(n68), .A3(mgmtsoc_vexriscv_i_cmd_payload_wr), 
        .ZN(n67) );
  aor31d1 U73 ( .B1(n427), .B2(n68), .B3(mgmtsoc_vexriscv_i_cmd_valid), .A(n66), .Z(n3261) );
  nr02d0 U74 ( .A1(n69), .A2(n427), .ZN(n66) );
  aor22d1 U75 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[7]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[7]), .Z(n3262) );
  aor22d1 U76 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[6]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[6]), .Z(n3263) );
  aor22d1 U77 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[5]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[5]), .Z(n3264) );
  aor22d1 U78 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[4]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[4]), .Z(n3265) );
  aor22d1 U79 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[3]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[3]), .Z(n3266) );
  aor22d1 U80 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[2]), .A2(n419), 
        .B1(n335), .B2(mprj_adr_o[2]), .Z(n3267) );
  an02d0 U81 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[1]), .A2(n428), .Z(
        n3268) );
  an02d0 U82 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_address[0]), .A2(n427), .Z(
        n3269) );
  aor22d1 U83 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[31]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[31]), .Z(n3270) );
  aor22d1 U84 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[24]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[24]), .Z(n3271) );
  aor22d1 U85 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[15]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[15]), .Z(n3272) );
  aor22d1 U86 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[7]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[7]), .Z(n3273) );
  aor22d1 U87 ( .A1(mgmtsoc_vexriscv_i_cmd_payload_data[0]), .A2(n419), .B1(
        n335), .B2(mprj_dat_o[0]), .Z(n3274) );
  nr02d0 U88 ( .A1(n428), .A2(n2347), .ZN(n65) );
  an03d0 U89 ( .A1(n70), .A2(n71), .A3(n72), .Z(n3624) );
  aoi222d1 U90 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[7]), .A2(
        n73), .B1(n14), .B2(dff2_bus_dat_r[31]), .C1(slave_sel_r[1]), .C2(
        dff_bus_dat_r[31]), .ZN(n72) );
  aoi22d1 U91 ( .A1(n74), .A2(n75), .B1(n11), .B2(hk_dat_i[31]), .ZN(n71) );
  nr03d0 U99 ( .A1(interface10_bank_bus_dat_r[31]), .A2(
        interface6_bank_bus_dat_r[31]), .A3(interface3_bank_bus_dat_r[31]), 
        .ZN(n77) );
  aoi22d1 U101 ( .A1(slave_sel_r[4]), .A2(mprj_dat_i[31]), .B1(n12), .B2(
        mgmtsoc_vexriscv_debug_bus_dat_r[31]), .ZN(n70) );
  an03d0 U102 ( .A1(n84), .A2(n85), .A3(n86), .Z(n3625) );
  aoi222d1 U103 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[6]), .A2(
        n73), .B1(dff2_bus_dat_r[30]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[30]), .C2(slave_sel_r[1]), .ZN(n86) );
  aoi22d1 U104 ( .A1(n74), .A2(n87), .B1(hk_dat_i[30]), .B2(slave_sel_r[5]), 
        .ZN(n85) );
  nr03d0 U112 ( .A1(interface10_bank_bus_dat_r[30]), .A2(
        interface6_bank_bus_dat_r[30]), .A3(interface3_bank_bus_dat_r[30]), 
        .ZN(n89) );
  aoi22d1 U114 ( .A1(mprj_dat_i[30]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[30]), .B2(slave_sel_r[0]), .ZN(n84)
         );
  an03d0 U115 ( .A1(n96), .A2(n97), .A3(n98), .Z(n3626) );
  aoi222d1 U116 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[5]), .A2(
        n73), .B1(dff2_bus_dat_r[29]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[29]), .C2(slave_sel_r[1]), .ZN(n98) );
  aoi22d1 U117 ( .A1(n74), .A2(n99), .B1(hk_dat_i[29]), .B2(slave_sel_r[5]), 
        .ZN(n97) );
  nr03d0 U125 ( .A1(interface10_bank_bus_dat_r[29]), .A2(
        interface6_bank_bus_dat_r[29]), .A3(interface3_bank_bus_dat_r[29]), 
        .ZN(n101) );
  aoi22d1 U127 ( .A1(mprj_dat_i[29]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[29]), .B2(slave_sel_r[0]), .ZN(n96)
         );
  an03d0 U128 ( .A1(n108), .A2(n109), .A3(n110), .Z(n3627) );
  aoi222d1 U129 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[4]), .A2(
        n73), .B1(dff2_bus_dat_r[28]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[28]), .C2(slave_sel_r[1]), .ZN(n110) );
  aoi22d1 U130 ( .A1(n74), .A2(n111), .B1(hk_dat_i[28]), .B2(slave_sel_r[5]), 
        .ZN(n109) );
  nr03d0 U138 ( .A1(interface10_bank_bus_dat_r[28]), .A2(
        interface6_bank_bus_dat_r[28]), .A3(interface3_bank_bus_dat_r[28]), 
        .ZN(n113) );
  aoi22d1 U140 ( .A1(mprj_dat_i[28]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[28]), .B2(slave_sel_r[0]), .ZN(n108)
         );
  an03d0 U141 ( .A1(n120), .A2(n121), .A3(n122), .Z(n3628) );
  aoi222d1 U142 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[3]), .A2(
        n73), .B1(dff2_bus_dat_r[27]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[27]), .C2(slave_sel_r[1]), .ZN(n122) );
  aoi22d1 U143 ( .A1(n74), .A2(n123), .B1(hk_dat_i[27]), .B2(slave_sel_r[5]), 
        .ZN(n121) );
  nr03d0 U151 ( .A1(interface10_bank_bus_dat_r[27]), .A2(
        interface6_bank_bus_dat_r[27]), .A3(interface3_bank_bus_dat_r[27]), 
        .ZN(n125) );
  aoi22d1 U153 ( .A1(mprj_dat_i[27]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[27]), .B2(slave_sel_r[0]), .ZN(n120)
         );
  an03d0 U154 ( .A1(n132), .A2(n133), .A3(n134), .Z(n3629) );
  aoi222d1 U155 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[2]), .A2(
        n73), .B1(dff2_bus_dat_r[26]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[26]), .C2(slave_sel_r[1]), .ZN(n134) );
  aoi22d1 U156 ( .A1(n74), .A2(n135), .B1(hk_dat_i[26]), .B2(slave_sel_r[5]), 
        .ZN(n133) );
  nr03d0 U164 ( .A1(interface10_bank_bus_dat_r[26]), .A2(
        interface6_bank_bus_dat_r[26]), .A3(interface3_bank_bus_dat_r[26]), 
        .ZN(n137) );
  aoi22d1 U166 ( .A1(mprj_dat_i[26]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[26]), .B2(slave_sel_r[0]), .ZN(n132)
         );
  an03d0 U167 ( .A1(n144), .A2(n145), .A3(n146), .Z(n3630) );
  aoi222d1 U168 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[1]), .A2(
        n73), .B1(dff2_bus_dat_r[25]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[25]), .C2(slave_sel_r[1]), .ZN(n146) );
  aoi22d1 U169 ( .A1(n74), .A2(n147), .B1(hk_dat_i[25]), .B2(slave_sel_r[5]), 
        .ZN(n145) );
  nr03d0 U177 ( .A1(interface10_bank_bus_dat_r[25]), .A2(
        interface6_bank_bus_dat_r[25]), .A3(interface3_bank_bus_dat_r[25]), 
        .ZN(n149) );
  aoi22d1 U179 ( .A1(mprj_dat_i[25]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[25]), .B2(slave_sel_r[0]), .ZN(n144)
         );
  an03d0 U180 ( .A1(n156), .A2(n157), .A3(n158), .Z(n3631) );
  aoi222d1 U181 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[0]), .A2(
        n73), .B1(dff2_bus_dat_r[24]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[24]), .C2(slave_sel_r[1]), .ZN(n158) );
  aoi22d1 U182 ( .A1(n74), .A2(n159), .B1(hk_dat_i[24]), .B2(slave_sel_r[5]), 
        .ZN(n157) );
  nr03d0 U190 ( .A1(interface10_bank_bus_dat_r[24]), .A2(
        interface6_bank_bus_dat_r[24]), .A3(interface3_bank_bus_dat_r[24]), 
        .ZN(n161) );
  aoi22d1 U192 ( .A1(mprj_dat_i[24]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[24]), .B2(slave_sel_r[0]), .ZN(n156)
         );
  an03d0 U193 ( .A1(n168), .A2(n169), .A3(n170), .Z(n3632) );
  aoi222d1 U194 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[15]), .A2(
        n73), .B1(dff2_bus_dat_r[23]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[23]), .C2(slave_sel_r[1]), .ZN(n170) );
  aoi22d1 U195 ( .A1(n74), .A2(n171), .B1(hk_dat_i[23]), .B2(slave_sel_r[5]), 
        .ZN(n169) );
  nr03d0 U203 ( .A1(interface10_bank_bus_dat_r[23]), .A2(
        interface6_bank_bus_dat_r[23]), .A3(interface3_bank_bus_dat_r[23]), 
        .ZN(n173) );
  aoi22d1 U205 ( .A1(mprj_dat_i[23]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[23]), .B2(slave_sel_r[0]), .ZN(n168)
         );
  an03d0 U206 ( .A1(n180), .A2(n181), .A3(n182), .Z(n3633) );
  aoi222d1 U207 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[14]), .A2(
        n73), .B1(dff2_bus_dat_r[22]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[22]), .C2(slave_sel_r[1]), .ZN(n182) );
  aoi22d1 U208 ( .A1(n74), .A2(n183), .B1(hk_dat_i[22]), .B2(slave_sel_r[5]), 
        .ZN(n181) );
  nr03d0 U216 ( .A1(interface10_bank_bus_dat_r[22]), .A2(
        interface6_bank_bus_dat_r[22]), .A3(interface3_bank_bus_dat_r[22]), 
        .ZN(n185) );
  aoi22d1 U218 ( .A1(mprj_dat_i[22]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[22]), .B2(slave_sel_r[0]), .ZN(n180)
         );
  an03d0 U219 ( .A1(n192), .A2(n193), .A3(n194), .Z(n3634) );
  aoi222d1 U220 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[13]), .A2(
        n73), .B1(dff2_bus_dat_r[21]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[21]), .C2(slave_sel_r[1]), .ZN(n194) );
  aoi22d1 U221 ( .A1(n74), .A2(n195), .B1(hk_dat_i[21]), .B2(slave_sel_r[5]), 
        .ZN(n193) );
  nr03d0 U229 ( .A1(interface10_bank_bus_dat_r[21]), .A2(
        interface6_bank_bus_dat_r[21]), .A3(interface3_bank_bus_dat_r[21]), 
        .ZN(n197) );
  aoi22d1 U231 ( .A1(mprj_dat_i[21]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[21]), .B2(slave_sel_r[0]), .ZN(n192)
         );
  an03d0 U232 ( .A1(n204), .A2(n205), .A3(n206), .Z(n3635) );
  aoi222d1 U233 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[12]), .A2(
        n73), .B1(dff2_bus_dat_r[20]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[20]), .C2(slave_sel_r[1]), .ZN(n206) );
  aoi22d1 U234 ( .A1(n74), .A2(n207), .B1(hk_dat_i[20]), .B2(slave_sel_r[5]), 
        .ZN(n205) );
  nr03d0 U242 ( .A1(interface10_bank_bus_dat_r[20]), .A2(
        interface6_bank_bus_dat_r[20]), .A3(interface3_bank_bus_dat_r[20]), 
        .ZN(n209) );
  aoi22d1 U244 ( .A1(mprj_dat_i[20]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[20]), .B2(slave_sel_r[0]), .ZN(n204)
         );
  an03d0 U245 ( .A1(n216), .A2(n217), .A3(n218), .Z(n3636) );
  aoi222d1 U246 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[11]), .A2(
        n73), .B1(dff2_bus_dat_r[19]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[19]), .C2(slave_sel_r[1]), .ZN(n218) );
  aoi22d1 U247 ( .A1(n74), .A2(n219), .B1(hk_dat_i[19]), .B2(slave_sel_r[5]), 
        .ZN(n217) );
  nr03d0 U255 ( .A1(interface10_bank_bus_dat_r[19]), .A2(
        interface6_bank_bus_dat_r[19]), .A3(interface3_bank_bus_dat_r[19]), 
        .ZN(n221) );
  aoi22d1 U257 ( .A1(mprj_dat_i[19]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[19]), .B2(slave_sel_r[0]), .ZN(n216)
         );
  an03d0 U258 ( .A1(n228), .A2(n229), .A3(n230), .Z(n3637) );
  aoi222d1 U259 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[10]), .A2(
        n73), .B1(dff2_bus_dat_r[18]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[18]), .C2(slave_sel_r[1]), .ZN(n230) );
  aoi22d1 U260 ( .A1(n74), .A2(n231), .B1(hk_dat_i[18]), .B2(slave_sel_r[5]), 
        .ZN(n229) );
  nr03d0 U268 ( .A1(interface10_bank_bus_dat_r[18]), .A2(
        interface6_bank_bus_dat_r[18]), .A3(interface3_bank_bus_dat_r[18]), 
        .ZN(n233) );
  aoi22d1 U270 ( .A1(mprj_dat_i[18]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[18]), .B2(slave_sel_r[0]), .ZN(n228)
         );
  an03d0 U271 ( .A1(n240), .A2(n241), .A3(n242), .Z(n3638) );
  aoi222d1 U272 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[9]), .A2(
        n73), .B1(dff2_bus_dat_r[17]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[17]), .C2(slave_sel_r[1]), .ZN(n242) );
  aoi22d1 U273 ( .A1(n74), .A2(n243), .B1(hk_dat_i[17]), .B2(slave_sel_r[5]), 
        .ZN(n241) );
  nr03d0 U281 ( .A1(interface10_bank_bus_dat_r[17]), .A2(
        interface6_bank_bus_dat_r[17]), .A3(interface3_bank_bus_dat_r[17]), 
        .ZN(n245) );
  aoi22d1 U283 ( .A1(mprj_dat_i[17]), .A2(slave_sel_r[4]), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[17]), .B2(slave_sel_r[0]), .ZN(n240)
         );
  an03d0 U284 ( .A1(n252), .A2(n253), .A3(n254), .Z(n3639) );
  aoi222d1 U285 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[8]), .A2(
        n73), .B1(dff2_bus_dat_r[16]), .B2(slave_sel_r[2]), .C1(
        dff_bus_dat_r[16]), .C2(n16), .ZN(n254) );
  aoi22d1 U286 ( .A1(n74), .A2(n255), .B1(hk_dat_i[16]), .B2(slave_sel_r[5]), 
        .ZN(n253) );
  nr03d0 U294 ( .A1(interface3_bank_bus_dat_r[16]), .A2(
        interface9_bank_bus_dat_r[16]), .A3(interface6_bank_bus_dat_r[16]), 
        .ZN(n257) );
  nr02d0 U295 ( .A1(interface10_bank_bus_dat_r[16]), .A2(
        interface0_bank_bus_dat_r[16]), .ZN(n256) );
  aoi22d1 U296 ( .A1(mprj_dat_i[16]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[16]), .B2(slave_sel_r[0]), .ZN(n252)
         );
  an03d0 U297 ( .A1(n264), .A2(n265), .A3(n266), .Z(n3640) );
  aoi222d1 U298 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[23]), .A2(
        n73), .B1(dff2_bus_dat_r[15]), .B2(n14), .C1(dff_bus_dat_r[15]), .C2(
        n16), .ZN(n266) );
  aoi22d1 U299 ( .A1(n74), .A2(n267), .B1(hk_dat_i[15]), .B2(n11), .ZN(n265)
         );
  nr03d0 U307 ( .A1(interface3_bank_bus_dat_r[15]), .A2(
        interface9_bank_bus_dat_r[15]), .A3(interface6_bank_bus_dat_r[15]), 
        .ZN(n269) );
  nr02d0 U308 ( .A1(interface10_bank_bus_dat_r[15]), .A2(
        interface0_bank_bus_dat_r[15]), .ZN(n268) );
  aoi22d1 U309 ( .A1(mprj_dat_i[15]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[15]), .B2(n12), .ZN(n264) );
  an03d0 U310 ( .A1(n276), .A2(n277), .A3(n278), .Z(n3641) );
  aoi222d1 U311 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[22]), .A2(
        n73), .B1(dff2_bus_dat_r[14]), .B2(n14), .C1(dff_bus_dat_r[14]), .C2(
        n16), .ZN(n278) );
  aoi22d1 U312 ( .A1(n74), .A2(n279), .B1(hk_dat_i[14]), .B2(n11), .ZN(n277)
         );
  nr03d0 U320 ( .A1(interface3_bank_bus_dat_r[14]), .A2(
        interface9_bank_bus_dat_r[14]), .A3(interface6_bank_bus_dat_r[14]), 
        .ZN(n281) );
  nr02d0 U321 ( .A1(interface10_bank_bus_dat_r[14]), .A2(
        interface0_bank_bus_dat_r[14]), .ZN(n280) );
  aoi22d1 U322 ( .A1(mprj_dat_i[14]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[14]), .B2(n12), .ZN(n276) );
  an03d0 U323 ( .A1(n288), .A2(n289), .A3(n290), .Z(n3642) );
  aoi222d1 U324 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[21]), .A2(
        n73), .B1(dff2_bus_dat_r[13]), .B2(n14), .C1(dff_bus_dat_r[13]), .C2(
        n16), .ZN(n290) );
  aoi22d1 U325 ( .A1(n74), .A2(n291), .B1(hk_dat_i[13]), .B2(n11), .ZN(n289)
         );
  nr03d0 U333 ( .A1(interface3_bank_bus_dat_r[13]), .A2(
        interface9_bank_bus_dat_r[13]), .A3(interface6_bank_bus_dat_r[13]), 
        .ZN(n293) );
  nr02d0 U334 ( .A1(interface10_bank_bus_dat_r[13]), .A2(
        interface0_bank_bus_dat_r[13]), .ZN(n292) );
  aoi22d1 U335 ( .A1(mprj_dat_i[13]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[13]), .B2(n12), .ZN(n288) );
  an03d0 U336 ( .A1(n300), .A2(n301), .A3(n302), .Z(n3643) );
  aoi222d1 U337 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[20]), .A2(
        n73), .B1(dff2_bus_dat_r[12]), .B2(n14), .C1(dff_bus_dat_r[12]), .C2(
        n16), .ZN(n302) );
  aoi22d1 U338 ( .A1(n74), .A2(n303), .B1(hk_dat_i[12]), .B2(n11), .ZN(n301)
         );
  nr03d0 U346 ( .A1(interface3_bank_bus_dat_r[12]), .A2(
        interface9_bank_bus_dat_r[12]), .A3(interface6_bank_bus_dat_r[12]), 
        .ZN(n305) );
  nr02d0 U347 ( .A1(interface10_bank_bus_dat_r[12]), .A2(
        interface0_bank_bus_dat_r[12]), .ZN(n304) );
  aoi22d1 U348 ( .A1(mprj_dat_i[12]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[12]), .B2(n12), .ZN(n300) );
  an03d0 U349 ( .A1(n312), .A2(n313), .A3(n314), .Z(n3644) );
  aoi222d1 U350 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[19]), .A2(
        n73), .B1(dff2_bus_dat_r[11]), .B2(n14), .C1(dff_bus_dat_r[11]), .C2(
        n16), .ZN(n314) );
  aoi22d1 U351 ( .A1(n74), .A2(n315), .B1(hk_dat_i[11]), .B2(n11), .ZN(n313)
         );
  nr03d0 U359 ( .A1(interface3_bank_bus_dat_r[11]), .A2(
        interface9_bank_bus_dat_r[11]), .A3(interface6_bank_bus_dat_r[11]), 
        .ZN(n317) );
  nr02d0 U360 ( .A1(interface10_bank_bus_dat_r[11]), .A2(
        interface0_bank_bus_dat_r[11]), .ZN(n316) );
  aoi22d1 U361 ( .A1(mprj_dat_i[11]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[11]), .B2(n12), .ZN(n312) );
  an03d0 U362 ( .A1(n324), .A2(n325), .A3(n326), .Z(n3645) );
  aoi222d1 U363 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[18]), .A2(
        n73), .B1(dff2_bus_dat_r[10]), .B2(n14), .C1(dff_bus_dat_r[10]), .C2(
        n16), .ZN(n326) );
  aoi22d1 U364 ( .A1(n74), .A2(n327), .B1(hk_dat_i[10]), .B2(n11), .ZN(n325)
         );
  nr03d0 U372 ( .A1(interface3_bank_bus_dat_r[10]), .A2(
        interface9_bank_bus_dat_r[10]), .A3(interface6_bank_bus_dat_r[10]), 
        .ZN(n329) );
  nr02d0 U373 ( .A1(interface10_bank_bus_dat_r[10]), .A2(
        interface0_bank_bus_dat_r[10]), .ZN(n328) );
  aoi22d1 U374 ( .A1(mprj_dat_i[10]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[10]), .B2(n12), .ZN(n324) );
  an03d0 U375 ( .A1(n336), .A2(n337), .A3(n338), .Z(n3646) );
  aoi222d1 U376 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[17]), .A2(
        n73), .B1(dff2_bus_dat_r[9]), .B2(n14), .C1(dff_bus_dat_r[9]), .C2(n16), .ZN(n338) );
  aoi22d1 U377 ( .A1(n74), .A2(n339), .B1(hk_dat_i[9]), .B2(n11), .ZN(n337) );
  nr03d0 U385 ( .A1(interface3_bank_bus_dat_r[9]), .A2(
        interface9_bank_bus_dat_r[9]), .A3(interface6_bank_bus_dat_r[9]), .ZN(
        n341) );
  nr02d0 U386 ( .A1(interface10_bank_bus_dat_r[9]), .A2(
        interface0_bank_bus_dat_r[9]), .ZN(n340) );
  aoi22d1 U387 ( .A1(mprj_dat_i[9]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[9]), .B2(n12), .ZN(n336) );
  an03d0 U388 ( .A1(n348), .A2(n349), .A3(n350), .Z(n3647) );
  aoi222d1 U389 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[16]), .A2(
        n73), .B1(dff2_bus_dat_r[8]), .B2(n14), .C1(dff_bus_dat_r[8]), .C2(n16), .ZN(n350) );
  aoi22d1 U390 ( .A1(n74), .A2(n351), .B1(hk_dat_i[8]), .B2(n11), .ZN(n349) );
  nr03d0 U398 ( .A1(interface3_bank_bus_dat_r[8]), .A2(
        interface9_bank_bus_dat_r[8]), .A3(interface6_bank_bus_dat_r[8]), .ZN(
        n353) );
  nr02d0 U399 ( .A1(interface10_bank_bus_dat_r[8]), .A2(
        interface0_bank_bus_dat_r[8]), .ZN(n352) );
  aoi22d1 U400 ( .A1(mprj_dat_i[8]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[8]), .B2(n12), .ZN(n348) );
  an03d0 U401 ( .A1(n360), .A2(n361), .A3(n362), .Z(n3648) );
  aoi222d1 U402 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[31]), .A2(
        n73), .B1(dff2_bus_dat_r[7]), .B2(n14), .C1(dff_bus_dat_r[7]), .C2(n16), .ZN(n362) );
  aoi22d1 U403 ( .A1(n74), .A2(n363), .B1(hk_dat_i[7]), .B2(n11), .ZN(n361) );
  nr03d0 U411 ( .A1(interface4_bank_bus_dat_r[7]), .A2(
        interface9_bank_bus_dat_r[7]), .A3(interface6_bank_bus_dat_r[7]), .ZN(
        n365) );
  nr02d0 U412 ( .A1(interface3_bank_bus_dat_r[7]), .A2(
        interface11_bank_bus_dat_r[7]), .ZN(n364) );
  aoi22d1 U413 ( .A1(mprj_dat_i[7]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[7]), .B2(n12), .ZN(n360) );
  an03d0 U414 ( .A1(n372), .A2(n373), .A3(n374), .Z(n3649) );
  aoi222d1 U415 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[30]), .A2(
        n73), .B1(dff2_bus_dat_r[6]), .B2(n14), .C1(dff_bus_dat_r[6]), .C2(n16), .ZN(n374) );
  aoi22d1 U416 ( .A1(n74), .A2(n375), .B1(hk_dat_i[6]), .B2(n11), .ZN(n373) );
  nr03d0 U424 ( .A1(interface4_bank_bus_dat_r[6]), .A2(
        interface9_bank_bus_dat_r[6]), .A3(interface6_bank_bus_dat_r[6]), .ZN(
        n377) );
  nr02d0 U425 ( .A1(interface3_bank_bus_dat_r[6]), .A2(
        interface11_bank_bus_dat_r[6]), .ZN(n376) );
  aoi22d1 U426 ( .A1(mprj_dat_i[6]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[6]), .B2(n12), .ZN(n372) );
  an03d0 U427 ( .A1(n384), .A2(n385), .A3(n386), .Z(n3650) );
  aoi222d1 U428 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[29]), .A2(
        n73), .B1(dff2_bus_dat_r[5]), .B2(n14), .C1(dff_bus_dat_r[5]), .C2(n16), .ZN(n386) );
  aoi22d1 U429 ( .A1(n74), .A2(n387), .B1(hk_dat_i[5]), .B2(n11), .ZN(n385) );
  nr03d0 U437 ( .A1(interface4_bank_bus_dat_r[5]), .A2(
        interface9_bank_bus_dat_r[5]), .A3(interface6_bank_bus_dat_r[5]), .ZN(
        n389) );
  nr02d0 U438 ( .A1(interface3_bank_bus_dat_r[5]), .A2(
        interface11_bank_bus_dat_r[5]), .ZN(n388) );
  aoi22d1 U439 ( .A1(mprj_dat_i[5]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[5]), .B2(n12), .ZN(n384) );
  an03d0 U440 ( .A1(n396), .A2(n397), .A3(n398), .Z(n3651) );
  aoi222d1 U441 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[28]), .A2(
        n73), .B1(dff2_bus_dat_r[4]), .B2(n14), .C1(dff_bus_dat_r[4]), .C2(n16), .ZN(n398) );
  aoi22d1 U442 ( .A1(n74), .A2(n399), .B1(hk_dat_i[4]), .B2(n11), .ZN(n397) );
  nr03d0 U450 ( .A1(interface4_bank_bus_dat_r[4]), .A2(
        interface9_bank_bus_dat_r[4]), .A3(interface6_bank_bus_dat_r[4]), .ZN(
        n401) );
  nr02d0 U451 ( .A1(interface3_bank_bus_dat_r[4]), .A2(
        interface11_bank_bus_dat_r[4]), .ZN(n400) );
  aoi22d1 U452 ( .A1(mprj_dat_i[4]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[4]), .B2(n12), .ZN(n396) );
  an03d0 U453 ( .A1(n408), .A2(n409), .A3(n410), .Z(n3652) );
  aoi222d1 U454 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[27]), .A2(
        n73), .B1(dff2_bus_dat_r[3]), .B2(n14), .C1(dff_bus_dat_r[3]), .C2(n16), .ZN(n410) );
  aoi22d1 U455 ( .A1(n74), .A2(n411), .B1(hk_dat_i[3]), .B2(n11), .ZN(n409) );
  nr03d0 U463 ( .A1(interface4_bank_bus_dat_r[3]), .A2(
        interface9_bank_bus_dat_r[3]), .A3(interface6_bank_bus_dat_r[3]), .ZN(
        n413) );
  nr02d0 U464 ( .A1(interface3_bank_bus_dat_r[3]), .A2(
        interface11_bank_bus_dat_r[3]), .ZN(n412) );
  aoi22d1 U465 ( .A1(mprj_dat_i[3]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[3]), .B2(n12), .ZN(n408) );
  an03d0 U466 ( .A1(n420), .A2(n421), .A3(n422), .Z(n3653) );
  aoi222d1 U467 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[26]), .A2(
        n73), .B1(dff2_bus_dat_r[2]), .B2(n14), .C1(dff_bus_dat_r[2]), .C2(n16), .ZN(n422) );
  aoi22d1 U468 ( .A1(n74), .A2(n423), .B1(hk_dat_i[2]), .B2(n11), .ZN(n421) );
  nr03d0 U476 ( .A1(interface4_bank_bus_dat_r[2]), .A2(
        interface9_bank_bus_dat_r[2]), .A3(interface6_bank_bus_dat_r[2]), .ZN(
        n425) );
  nr02d0 U477 ( .A1(interface3_bank_bus_dat_r[2]), .A2(
        interface19_bank_bus_dat_r[2]), .ZN(n424) );
  aoi22d1 U478 ( .A1(mprj_dat_i[2]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[2]), .B2(n12), .ZN(n420) );
  an03d0 U479 ( .A1(n432), .A2(n433), .A3(n434), .Z(n3654) );
  aoi222d1 U480 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[25]), .A2(
        n73), .B1(dff2_bus_dat_r[1]), .B2(n14), .C1(dff_bus_dat_r[1]), .C2(n16), .ZN(n434) );
  aoi22d1 U481 ( .A1(n74), .A2(n435), .B1(hk_dat_i[1]), .B2(n11), .ZN(n433) );
  nr03d0 U489 ( .A1(interface4_bank_bus_dat_r[1]), .A2(
        interface9_bank_bus_dat_r[1]), .A3(interface6_bank_bus_dat_r[1]), .ZN(
        n437) );
  nr02d0 U490 ( .A1(interface3_bank_bus_dat_r[1]), .A2(
        interface19_bank_bus_dat_r[1]), .ZN(n436) );
  aoi22d1 U491 ( .A1(mprj_dat_i[1]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[1]), .B2(n12), .ZN(n432) );
  an03d0 U492 ( .A1(n444), .A2(n445), .A3(n446), .Z(n3657) );
  aoi222d1 U493 ( .A1(mgmtsoc_litespisdrphycore_source_payload_data[24]), .A2(
        n73), .B1(dff2_bus_dat_r[0]), .B2(n14), .C1(dff_bus_dat_r[0]), .C2(n16), .ZN(n446) );
  aoi22d1 U495 ( .A1(n74), .A2(n449), .B1(hk_dat_i[0]), .B2(n11), .ZN(n445) );
  nd04d0 U496 ( .A1(n450), .A2(n451), .A3(n452), .A4(n453), .ZN(n449) );
  nr04d0 U497 ( .A1(\interface7_bank_bus_dat_r[0] ), .A2(n454), .A3(
        interface6_bank_bus_dat_r[0]), .A4(\interface5_bank_bus_dat_r[0] ), 
        .ZN(n453) );
  or02d0 U498 ( .A1(interface9_bank_bus_dat_r[0]), .A2(
        \interface8_bank_bus_dat_r[0] ), .Z(n454) );
  nr04d0 U499 ( .A1(\interface2_bank_bus_dat_r[0] ), .A2(n455), .A3(
        \interface1_bank_bus_dat_r[0] ), .A4(interface19_bank_bus_dat_r[0]), 
        .ZN(n452) );
  or02d0 U500 ( .A1(interface4_bank_bus_dat_r[0]), .A2(
        interface3_bank_bus_dat_r[0]), .Z(n455) );
  nr04d0 U501 ( .A1(\interface16_bank_bus_dat_r[0] ), .A2(n456), .A3(
        \interface15_bank_bus_dat_r[0] ), .A4(\interface14_bank_bus_dat_r[0] ), 
        .ZN(n451) );
  or02d0 U502 ( .A1(\interface18_bank_bus_dat_r[0] ), .A2(
        \interface17_bank_bus_dat_r[0] ), .Z(n456) );
  nr04d0 U503 ( .A1(interface11_bank_bus_dat_r[0]), .A2(n457), .A3(
        interface10_bank_bus_dat_r[0]), .A4(interface0_bank_bus_dat_r[0]), 
        .ZN(n450) );
  or02d0 U504 ( .A1(\interface13_bank_bus_dat_r[0] ), .A2(
        \interface12_bank_bus_dat_r[0] ), .Z(n457) );
  aoi22d1 U506 ( .A1(mprj_dat_i[0]), .A2(n13), .B1(
        mgmtsoc_vexriscv_debug_bus_dat_r[0]), .B2(n12), .ZN(n444) );
  oai22d1 U507 ( .A1(n3315), .A2(n333), .B1(n459), .B2(n246), .ZN(n3658) );
  oai22d1 U508 ( .A1(n3316), .A2(n333), .B1(n461), .B2(n246), .ZN(n3659) );
  oai22d1 U509 ( .A1(n3317), .A2(n333), .B1(n462), .B2(n246), .ZN(n3660) );
  oai22d1 U510 ( .A1(n3318), .A2(n333), .B1(n463), .B2(n246), .ZN(n3661) );
  oai22d1 U511 ( .A1(n3319), .A2(n333), .B1(n464), .B2(n246), .ZN(n3662) );
  oai22d1 U512 ( .A1(n3320), .A2(n333), .B1(n465), .B2(n246), .ZN(n3663) );
  oai22d1 U513 ( .A1(n3321), .A2(n333), .B1(n466), .B2(n246), .ZN(n3664) );
  oai22d1 U514 ( .A1(n3322), .A2(n333), .B1(n467), .B2(n246), .ZN(n3665) );
  oai22d1 U515 ( .A1(n3323), .A2(n333), .B1(n468), .B2(n246), .ZN(n3666) );
  oai22d1 U516 ( .A1(n3324), .A2(n333), .B1(n469), .B2(n246), .ZN(n3667) );
  oai22d1 U517 ( .A1(n3325), .A2(n333), .B1(n470), .B2(n246), .ZN(n3668) );
  oai22d1 U518 ( .A1(n3326), .A2(n333), .B1(n471), .B2(n246), .ZN(n3669) );
  oai22d1 U519 ( .A1(n3327), .A2(n333), .B1(n472), .B2(n246), .ZN(n3670) );
  oai22d1 U520 ( .A1(n3328), .A2(n333), .B1(n473), .B2(n246), .ZN(n3671) );
  oai22d1 U521 ( .A1(n3329), .A2(n333), .B1(n474), .B2(n246), .ZN(n3672) );
  oai22d1 U522 ( .A1(n3330), .A2(n332), .B1(n475), .B2(n246), .ZN(n3673) );
  oai22d1 U523 ( .A1(n3331), .A2(n332), .B1(n476), .B2(n239), .ZN(n3674) );
  oai22d1 U524 ( .A1(n3332), .A2(n332), .B1(n477), .B2(n239), .ZN(n3675) );
  oai22d1 U525 ( .A1(n3333), .A2(n332), .B1(n478), .B2(n239), .ZN(n3676) );
  oai22d1 U526 ( .A1(n3334), .A2(n332), .B1(n479), .B2(n239), .ZN(n3677) );
  oai22d1 U527 ( .A1(n3335), .A2(n332), .B1(n480), .B2(n239), .ZN(n3678) );
  oai22d1 U528 ( .A1(n3336), .A2(n332), .B1(n481), .B2(n239), .ZN(n3679) );
  oai22d1 U529 ( .A1(n3337), .A2(n332), .B1(n482), .B2(n239), .ZN(n3680) );
  oai22d1 U530 ( .A1(n3338), .A2(n332), .B1(n483), .B2(n239), .ZN(n3681) );
  oai22d1 U531 ( .A1(n3339), .A2(n332), .B1(n484), .B2(n239), .ZN(n3682) );
  oai22d1 U532 ( .A1(n3340), .A2(n332), .B1(n485), .B2(n239), .ZN(n3683) );
  oai22d1 U533 ( .A1(n3341), .A2(n332), .B1(n486), .B2(n239), .ZN(n3684) );
  oai22d1 U534 ( .A1(n3342), .A2(n332), .B1(n487), .B2(n239), .ZN(n3685) );
  oai22d1 U535 ( .A1(n3343), .A2(n332), .B1(n488), .B2(n239), .ZN(n3686) );
  oai22d1 U536 ( .A1(n3344), .A2(n332), .B1(n489), .B2(n239), .ZN(n3687) );
  oai22d1 U537 ( .A1(n3345), .A2(n332), .B1(n490), .B2(n239), .ZN(n3688) );
  oai22d1 U538 ( .A1(n3346), .A2(n332), .B1(n491), .B2(n239), .ZN(n3689) );
  oai222d1 U539 ( .A1(n461), .A2(n138), .B1(n462), .B2(n10), .C1(n321), .C2(
        n459), .ZN(n3690) );
  inv0d0 U540 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[31]), .ZN(
        n459) );
  oai222d1 U541 ( .A1(n462), .A2(n138), .B1(n463), .B2(n10), .C1(n321), .C2(
        n461), .ZN(n3691) );
  inv0d0 U542 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[30]), .ZN(
        n461) );
  oai222d1 U543 ( .A1(n463), .A2(n138), .B1(n464), .B2(n10), .C1(n321), .C2(
        n462), .ZN(n3692) );
  inv0d0 U544 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[29]), .ZN(
        n462) );
  oai222d1 U545 ( .A1(n464), .A2(n138), .B1(n465), .B2(n10), .C1(n321), .C2(
        n463), .ZN(n3693) );
  inv0d0 U546 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[28]), .ZN(
        n463) );
  oai222d1 U547 ( .A1(n465), .A2(n138), .B1(n466), .B2(n10), .C1(n321), .C2(
        n464), .ZN(n3694) );
  inv0d0 U548 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[27]), .ZN(
        n464) );
  oai222d1 U549 ( .A1(n466), .A2(n138), .B1(n467), .B2(n10), .C1(n321), .C2(
        n465), .ZN(n3695) );
  inv0d0 U550 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[26]), .ZN(
        n465) );
  oai222d1 U551 ( .A1(n467), .A2(n138), .B1(n468), .B2(n10), .C1(n321), .C2(
        n466), .ZN(n3696) );
  inv0d0 U552 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[25]), .ZN(
        n466) );
  oai222d1 U553 ( .A1(n468), .A2(n138), .B1(n469), .B2(n10), .C1(n321), .C2(
        n467), .ZN(n3697) );
  inv0d0 U554 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[24]), .ZN(
        n467) );
  oai222d1 U555 ( .A1(n469), .A2(n138), .B1(n470), .B2(n10), .C1(n321), .C2(
        n468), .ZN(n3698) );
  inv0d0 U556 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[23]), .ZN(
        n468) );
  oai222d1 U557 ( .A1(n470), .A2(n138), .B1(n471), .B2(n10), .C1(n321), .C2(
        n469), .ZN(n3699) );
  inv0d0 U558 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[22]), .ZN(
        n469) );
  oai222d1 U559 ( .A1(n471), .A2(n138), .B1(n472), .B2(n10), .C1(n321), .C2(
        n470), .ZN(n3700) );
  inv0d0 U560 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[21]), .ZN(
        n470) );
  oai222d1 U561 ( .A1(n472), .A2(n138), .B1(n473), .B2(n10), .C1(n321), .C2(
        n471), .ZN(n3701) );
  inv0d0 U562 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[20]), .ZN(
        n471) );
  oai222d1 U563 ( .A1(n473), .A2(n138), .B1(n474), .B2(n10), .C1(n321), .C2(
        n472), .ZN(n3702) );
  inv0d0 U564 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[19]), .ZN(
        n472) );
  oai222d1 U565 ( .A1(n474), .A2(n138), .B1(n475), .B2(n10), .C1(n321), .C2(
        n473), .ZN(n3703) );
  inv0d0 U566 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[18]), .ZN(
        n473) );
  oai222d1 U567 ( .A1(n475), .A2(n138), .B1(n476), .B2(n10), .C1(n321), .C2(
        n474), .ZN(n3704) );
  inv0d0 U568 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[17]), .ZN(
        n474) );
  oai222d1 U569 ( .A1(n476), .A2(n131), .B1(n477), .B2(n493), .C1(n320), .C2(
        n475), .ZN(n3705) );
  inv0d0 U570 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[16]), .ZN(
        n475) );
  oai222d1 U571 ( .A1(n477), .A2(n131), .B1(n478), .B2(n493), .C1(n320), .C2(
        n476), .ZN(n3706) );
  inv0d0 U572 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[15]), .ZN(
        n476) );
  oai222d1 U573 ( .A1(n478), .A2(n131), .B1(n479), .B2(n493), .C1(n320), .C2(
        n477), .ZN(n3707) );
  inv0d0 U574 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[14]), .ZN(
        n477) );
  oai222d1 U575 ( .A1(n479), .A2(n131), .B1(n480), .B2(n493), .C1(n320), .C2(
        n478), .ZN(n3708) );
  inv0d0 U576 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[13]), .ZN(
        n478) );
  oai222d1 U577 ( .A1(n480), .A2(n131), .B1(n481), .B2(n493), .C1(n320), .C2(
        n479), .ZN(n3709) );
  inv0d0 U578 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[12]), .ZN(
        n479) );
  oai222d1 U579 ( .A1(n481), .A2(n131), .B1(n482), .B2(n493), .C1(n320), .C2(
        n480), .ZN(n3710) );
  inv0d0 U580 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[11]), .ZN(
        n480) );
  oai222d1 U581 ( .A1(n482), .A2(n131), .B1(n483), .B2(n493), .C1(n320), .C2(
        n481), .ZN(n3711) );
  inv0d0 U582 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[10]), .ZN(
        n481) );
  oai222d1 U583 ( .A1(n483), .A2(n131), .B1(n484), .B2(n493), .C1(n320), .C2(
        n482), .ZN(n3712) );
  inv0d0 U584 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[9]), .ZN(n482) );
  oai222d1 U585 ( .A1(n484), .A2(n131), .B1(n485), .B2(n493), .C1(n320), .C2(
        n483), .ZN(n3713) );
  inv0d0 U586 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[8]), .ZN(n483) );
  oai222d1 U587 ( .A1(n485), .A2(n131), .B1(n486), .B2(n493), .C1(n320), .C2(
        n484), .ZN(n3714) );
  inv0d0 U588 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[7]), .ZN(n484) );
  oai222d1 U589 ( .A1(n486), .A2(n131), .B1(n487), .B2(n493), .C1(n320), .C2(
        n485), .ZN(n3715) );
  inv0d0 U590 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[6]), .ZN(n485) );
  oai222d1 U591 ( .A1(n487), .A2(n131), .B1(n488), .B2(n493), .C1(n320), .C2(
        n486), .ZN(n3716) );
  inv0d0 U592 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[5]), .ZN(n486) );
  oai222d1 U593 ( .A1(n488), .A2(n131), .B1(n489), .B2(n493), .C1(n320), .C2(
        n487), .ZN(n3717) );
  inv0d0 U594 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[4]), .ZN(n487) );
  oai222d1 U595 ( .A1(n489), .A2(n131), .B1(n490), .B2(n493), .C1(n320), .C2(
        n488), .ZN(n3718) );
  inv0d0 U596 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[3]), .ZN(n488) );
  oai222d1 U597 ( .A1(n490), .A2(n131), .B1(n491), .B2(n493), .C1(n320), .C2(
        n489), .ZN(n3719) );
  inv0d0 U598 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[2]), .ZN(n489) );
  oai222d1 U599 ( .A1(n491), .A2(n131), .B1(n3347), .B2(n493), .C1(n320), .C2(
        n490), .ZN(n3720) );
  inv0d0 U600 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[1]), .ZN(n490) );
  aor31d1 U601 ( .B1(n495), .B2(n496), .B3(n497), .A(n498), .Z(n493) );
  oai22d1 U602 ( .A1(n321), .A2(n491), .B1(n3347), .B2(n138), .ZN(n3721) );
  nd02d0 U603 ( .A1(n499), .A2(n321), .ZN(n492) );
  inv0d0 U604 ( .I(mgmtsoc_litespisdrphycore_source_payload_data[0]), .ZN(n491) );
  inv0d0 U605 ( .I(n498), .ZN(n494) );
  aon211d1 U606 ( .C1(mgmtsoc_litespisdrphycore_posedge_reg2), .C2(n500), .B(
        n501), .A(n502), .ZN(n498) );
  nr04d0 U607 ( .A1(n503), .A2(n504), .A3(mgmtsoc_litespisdrphycore_div[1]), 
        .A4(mgmtsoc_litespisdrphycore_div[0]), .ZN(n501) );
  nd03d0 U608 ( .A1(n505), .A2(n506), .A3(n507), .ZN(n504) );
  nd04d0 U609 ( .A1(n508), .A2(n3189), .A3(n3130), .A4(n3305), .ZN(n503) );
  nd12d0 U610 ( .A1(n509), .A2(n510), .ZN(n3722) );
  aon211d1 U611 ( .C1(n3210), .C2(n2377), .B(n512), .A(N773), .ZN(n510) );
  nr04d0 U612 ( .A1(n513), .A2(n514), .A3(N773), .A4(n3210), .ZN(n509) );
  oaim22d1 U613 ( .A1(n513), .A2(n515), .B1(N772), .B2(n512), .ZN(n3723) );
  oai21d1 U614 ( .B1(n2347), .B2(N771), .A(n516), .ZN(n512) );
  or02d0 U615 ( .A1(n514), .A2(N772), .Z(n515) );
  oai22d1 U616 ( .A1(n516), .A2(n513), .B1(N771), .B2(n514), .ZN(n3724) );
  nd03d0 U617 ( .A1(n517), .A2(n2394), .A3(N770), .ZN(n514) );
  inv0d0 U618 ( .I(N771), .ZN(n513) );
  aoi21d1 U619 ( .B1(n2381), .B2(n518), .A(n519), .ZN(n516) );
  oai22d1 U620 ( .A1(n518), .A2(n517), .B1(n519), .B2(n520), .ZN(n3725) );
  nd02d0 U621 ( .A1(n518), .A2(n2388), .ZN(n520) );
  inv0d0 U622 ( .I(n519), .ZN(n517) );
  nr02d0 U623 ( .A1(n521), .A2(n2348), .ZN(n519) );
  inv0d0 U624 ( .I(N770), .ZN(n518) );
  oaim22d1 U625 ( .A1(n3348), .A2(n522), .B1(\storage_1[0][7] ), .B2(n522), 
        .ZN(n3726) );
  oaim22d1 U626 ( .A1(n3349), .A2(n522), .B1(\storage_1[0][6] ), .B2(n522), 
        .ZN(n3727) );
  oaim22d1 U627 ( .A1(n3350), .A2(n522), .B1(\storage_1[0][5] ), .B2(n522), 
        .ZN(n3728) );
  oaim22d1 U628 ( .A1(n3351), .A2(n522), .B1(\storage_1[0][4] ), .B2(n522), 
        .ZN(n3729) );
  oaim22d1 U629 ( .A1(n3352), .A2(n522), .B1(\storage_1[0][3] ), .B2(n522), 
        .ZN(n3730) );
  oaim22d1 U630 ( .A1(n3353), .A2(n522), .B1(\storage_1[0][2] ), .B2(n522), 
        .ZN(n3731) );
  oaim22d1 U631 ( .A1(n3354), .A2(n522), .B1(\storage_1[0][1] ), .B2(n522), 
        .ZN(n3732) );
  oaim22d1 U632 ( .A1(n3355), .A2(n522), .B1(\storage_1[0][0] ), .B2(n522), 
        .ZN(n3733) );
  oaim22d1 U634 ( .A1(n3348), .A2(n525), .B1(\storage_1[1][7] ), .B2(n525), 
        .ZN(n3734) );
  oaim22d1 U635 ( .A1(n3349), .A2(n525), .B1(\storage_1[1][6] ), .B2(n525), 
        .ZN(n3735) );
  oaim22d1 U636 ( .A1(n3350), .A2(n525), .B1(\storage_1[1][5] ), .B2(n525), 
        .ZN(n3736) );
  oaim22d1 U637 ( .A1(n3351), .A2(n525), .B1(\storage_1[1][4] ), .B2(n525), 
        .ZN(n3737) );
  oaim22d1 U638 ( .A1(n3352), .A2(n525), .B1(\storage_1[1][3] ), .B2(n525), 
        .ZN(n3738) );
  oaim22d1 U639 ( .A1(n3353), .A2(n525), .B1(\storage_1[1][2] ), .B2(n525), 
        .ZN(n3739) );
  oaim22d1 U640 ( .A1(n3354), .A2(n525), .B1(\storage_1[1][1] ), .B2(n525), 
        .ZN(n3740) );
  oaim22d1 U641 ( .A1(n3355), .A2(n525), .B1(\storage_1[1][0] ), .B2(n525), 
        .ZN(n3741) );
  oaim22d1 U643 ( .A1(n3348), .A2(n527), .B1(\storage_1[2][7] ), .B2(n527), 
        .ZN(n3742) );
  oaim22d1 U644 ( .A1(n3349), .A2(n527), .B1(\storage_1[2][6] ), .B2(n527), 
        .ZN(n3743) );
  oaim22d1 U645 ( .A1(n3350), .A2(n527), .B1(\storage_1[2][5] ), .B2(n527), 
        .ZN(n3744) );
  oaim22d1 U646 ( .A1(n3351), .A2(n527), .B1(\storage_1[2][4] ), .B2(n527), 
        .ZN(n3745) );
  oaim22d1 U647 ( .A1(n3352), .A2(n527), .B1(\storage_1[2][3] ), .B2(n527), 
        .ZN(n3746) );
  oaim22d1 U648 ( .A1(n3353), .A2(n527), .B1(\storage_1[2][2] ), .B2(n527), 
        .ZN(n3747) );
  oaim22d1 U649 ( .A1(n3354), .A2(n527), .B1(\storage_1[2][1] ), .B2(n527), 
        .ZN(n3748) );
  oaim22d1 U650 ( .A1(n3355), .A2(n527), .B1(\storage_1[2][0] ), .B2(n527), 
        .ZN(n3749) );
  oaim22d1 U652 ( .A1(n3348), .A2(n529), .B1(\storage_1[3][7] ), .B2(n529), 
        .ZN(n3750) );
  oaim22d1 U653 ( .A1(n3349), .A2(n529), .B1(\storage_1[3][6] ), .B2(n529), 
        .ZN(n3751) );
  oaim22d1 U654 ( .A1(n3350), .A2(n529), .B1(\storage_1[3][5] ), .B2(n529), 
        .ZN(n3752) );
  oaim22d1 U655 ( .A1(n3351), .A2(n529), .B1(\storage_1[3][4] ), .B2(n529), 
        .ZN(n3753) );
  oaim22d1 U656 ( .A1(n3352), .A2(n529), .B1(\storage_1[3][3] ), .B2(n529), 
        .ZN(n3754) );
  oaim22d1 U657 ( .A1(n3353), .A2(n529), .B1(\storage_1[3][2] ), .B2(n529), 
        .ZN(n3755) );
  oaim22d1 U658 ( .A1(n3354), .A2(n529), .B1(\storage_1[3][1] ), .B2(n529), 
        .ZN(n3756) );
  oaim22d1 U659 ( .A1(n3355), .A2(n529), .B1(\storage_1[3][0] ), .B2(n529), 
        .ZN(n3757) );
  nr02d0 U661 ( .A1(uart_rx_fifo_wrport_adr[3]), .A2(
        uart_rx_fifo_wrport_adr[2]), .ZN(n524) );
  oaim22d1 U662 ( .A1(n3348), .A2(n531), .B1(\storage_1[4][7] ), .B2(n531), 
        .ZN(n3758) );
  oaim22d1 U663 ( .A1(n3349), .A2(n531), .B1(\storage_1[4][6] ), .B2(n531), 
        .ZN(n3759) );
  oaim22d1 U664 ( .A1(n3350), .A2(n531), .B1(\storage_1[4][5] ), .B2(n531), 
        .ZN(n3760) );
  oaim22d1 U665 ( .A1(n3351), .A2(n531), .B1(\storage_1[4][4] ), .B2(n531), 
        .ZN(n3761) );
  oaim22d1 U666 ( .A1(n3352), .A2(n531), .B1(\storage_1[4][3] ), .B2(n531), 
        .ZN(n3762) );
  oaim22d1 U667 ( .A1(n3353), .A2(n531), .B1(\storage_1[4][2] ), .B2(n531), 
        .ZN(n3763) );
  oaim22d1 U668 ( .A1(n3354), .A2(n531), .B1(\storage_1[4][1] ), .B2(n531), 
        .ZN(n3764) );
  oaim22d1 U669 ( .A1(n3355), .A2(n531), .B1(\storage_1[4][0] ), .B2(n531), 
        .ZN(n3765) );
  oaim22d1 U671 ( .A1(n3348), .A2(n533), .B1(\storage_1[5][7] ), .B2(n533), 
        .ZN(n3766) );
  oaim22d1 U672 ( .A1(n3349), .A2(n533), .B1(\storage_1[5][6] ), .B2(n533), 
        .ZN(n3767) );
  oaim22d1 U673 ( .A1(n3350), .A2(n533), .B1(\storage_1[5][5] ), .B2(n533), 
        .ZN(n3768) );
  oaim22d1 U674 ( .A1(n3351), .A2(n533), .B1(\storage_1[5][4] ), .B2(n533), 
        .ZN(n3769) );
  oaim22d1 U675 ( .A1(n3352), .A2(n533), .B1(\storage_1[5][3] ), .B2(n533), 
        .ZN(n3770) );
  oaim22d1 U676 ( .A1(n3353), .A2(n533), .B1(\storage_1[5][2] ), .B2(n533), 
        .ZN(n3771) );
  oaim22d1 U677 ( .A1(n3354), .A2(n533), .B1(\storage_1[5][1] ), .B2(n533), 
        .ZN(n3772) );
  oaim22d1 U678 ( .A1(n3355), .A2(n533), .B1(\storage_1[5][0] ), .B2(n533), 
        .ZN(n3773) );
  oaim22d1 U680 ( .A1(n3348), .A2(n534), .B1(\storage_1[6][7] ), .B2(n534), 
        .ZN(n3774) );
  oaim22d1 U681 ( .A1(n3349), .A2(n534), .B1(\storage_1[6][6] ), .B2(n534), 
        .ZN(n3775) );
  oaim22d1 U682 ( .A1(n3350), .A2(n534), .B1(\storage_1[6][5] ), .B2(n534), 
        .ZN(n3776) );
  oaim22d1 U683 ( .A1(n3351), .A2(n534), .B1(\storage_1[6][4] ), .B2(n534), 
        .ZN(n3777) );
  oaim22d1 U684 ( .A1(n3352), .A2(n534), .B1(\storage_1[6][3] ), .B2(n534), 
        .ZN(n3778) );
  oaim22d1 U685 ( .A1(n3353), .A2(n534), .B1(\storage_1[6][2] ), .B2(n534), 
        .ZN(n3779) );
  oaim22d1 U686 ( .A1(n3354), .A2(n534), .B1(\storage_1[6][1] ), .B2(n534), 
        .ZN(n3780) );
  oaim22d1 U687 ( .A1(n3355), .A2(n534), .B1(\storage_1[6][0] ), .B2(n534), 
        .ZN(n3781) );
  oaim22d1 U689 ( .A1(n3348), .A2(n535), .B1(\storage_1[7][7] ), .B2(n535), 
        .ZN(n3782) );
  oaim22d1 U690 ( .A1(n3349), .A2(n535), .B1(\storage_1[7][6] ), .B2(n535), 
        .ZN(n3783) );
  oaim22d1 U691 ( .A1(n3350), .A2(n535), .B1(\storage_1[7][5] ), .B2(n535), 
        .ZN(n3784) );
  oaim22d1 U692 ( .A1(n3351), .A2(n535), .B1(\storage_1[7][4] ), .B2(n535), 
        .ZN(n3785) );
  oaim22d1 U693 ( .A1(n3352), .A2(n535), .B1(\storage_1[7][3] ), .B2(n535), 
        .ZN(n3786) );
  oaim22d1 U694 ( .A1(n3353), .A2(n535), .B1(\storage_1[7][2] ), .B2(n535), 
        .ZN(n3787) );
  oaim22d1 U695 ( .A1(n3354), .A2(n535), .B1(\storage_1[7][1] ), .B2(n535), 
        .ZN(n3788) );
  oaim22d1 U696 ( .A1(n3355), .A2(n535), .B1(\storage_1[7][0] ), .B2(n535), 
        .ZN(n3789) );
  oaim22d1 U697 ( .A1(n3348), .A2(n536), .B1(\storage_1[8][7] ), .B2(n536), 
        .ZN(n3790) );
  oaim22d1 U698 ( .A1(n3349), .A2(n536), .B1(\storage_1[8][6] ), .B2(n536), 
        .ZN(n3791) );
  oaim22d1 U699 ( .A1(n3350), .A2(n536), .B1(\storage_1[8][5] ), .B2(n536), 
        .ZN(n3792) );
  oaim22d1 U700 ( .A1(n3351), .A2(n536), .B1(\storage_1[8][4] ), .B2(n536), 
        .ZN(n3793) );
  oaim22d1 U701 ( .A1(n3352), .A2(n536), .B1(\storage_1[8][3] ), .B2(n536), 
        .ZN(n3794) );
  oaim22d1 U702 ( .A1(n3353), .A2(n536), .B1(\storage_1[8][2] ), .B2(n536), 
        .ZN(n3795) );
  oaim22d1 U703 ( .A1(n3354), .A2(n536), .B1(\storage_1[8][1] ), .B2(n536), 
        .ZN(n3796) );
  oaim22d1 U704 ( .A1(n3355), .A2(n536), .B1(\storage_1[8][0] ), .B2(n536), 
        .ZN(n3797) );
  oaim22d1 U706 ( .A1(n3348), .A2(n538), .B1(\storage_1[9][7] ), .B2(n538), 
        .ZN(n3798) );
  oaim22d1 U707 ( .A1(n3349), .A2(n538), .B1(\storage_1[9][6] ), .B2(n538), 
        .ZN(n3799) );
  oaim22d1 U708 ( .A1(n3350), .A2(n538), .B1(\storage_1[9][5] ), .B2(n538), 
        .ZN(n3800) );
  oaim22d1 U709 ( .A1(n3351), .A2(n538), .B1(\storage_1[9][4] ), .B2(n538), 
        .ZN(n3801) );
  oaim22d1 U710 ( .A1(n3352), .A2(n538), .B1(\storage_1[9][3] ), .B2(n538), 
        .ZN(n3802) );
  oaim22d1 U711 ( .A1(n3353), .A2(n538), .B1(\storage_1[9][2] ), .B2(n538), 
        .ZN(n3803) );
  oaim22d1 U712 ( .A1(n3354), .A2(n538), .B1(\storage_1[9][1] ), .B2(n538), 
        .ZN(n3804) );
  oaim22d1 U713 ( .A1(n3355), .A2(n538), .B1(\storage_1[9][0] ), .B2(n538), 
        .ZN(n3805) );
  oaim22d1 U715 ( .A1(n3348), .A2(n539), .B1(\storage_1[10][7] ), .B2(n539), 
        .ZN(n3806) );
  oaim22d1 U716 ( .A1(n3349), .A2(n539), .B1(\storage_1[10][6] ), .B2(n539), 
        .ZN(n3807) );
  oaim22d1 U717 ( .A1(n3350), .A2(n539), .B1(\storage_1[10][5] ), .B2(n539), 
        .ZN(n3808) );
  oaim22d1 U718 ( .A1(n3351), .A2(n539), .B1(\storage_1[10][4] ), .B2(n539), 
        .ZN(n3809) );
  oaim22d1 U719 ( .A1(n3352), .A2(n539), .B1(\storage_1[10][3] ), .B2(n539), 
        .ZN(n3810) );
  oaim22d1 U720 ( .A1(n3353), .A2(n539), .B1(\storage_1[10][2] ), .B2(n539), 
        .ZN(n3811) );
  oaim22d1 U721 ( .A1(n3354), .A2(n539), .B1(\storage_1[10][1] ), .B2(n539), 
        .ZN(n3812) );
  oaim22d1 U722 ( .A1(n3355), .A2(n539), .B1(\storage_1[10][0] ), .B2(n539), 
        .ZN(n3813) );
  oaim22d1 U724 ( .A1(n3348), .A2(n540), .B1(\storage_1[11][7] ), .B2(n540), 
        .ZN(n3814) );
  oaim22d1 U725 ( .A1(n3349), .A2(n540), .B1(\storage_1[11][6] ), .B2(n540), 
        .ZN(n3815) );
  oaim22d1 U726 ( .A1(n3350), .A2(n540), .B1(\storage_1[11][5] ), .B2(n540), 
        .ZN(n3816) );
  oaim22d1 U727 ( .A1(n3351), .A2(n540), .B1(\storage_1[11][4] ), .B2(n540), 
        .ZN(n3817) );
  oaim22d1 U728 ( .A1(n3352), .A2(n540), .B1(\storage_1[11][3] ), .B2(n540), 
        .ZN(n3818) );
  oaim22d1 U729 ( .A1(n3353), .A2(n540), .B1(\storage_1[11][2] ), .B2(n540), 
        .ZN(n3819) );
  oaim22d1 U730 ( .A1(n3354), .A2(n540), .B1(\storage_1[11][1] ), .B2(n540), 
        .ZN(n3820) );
  oaim22d1 U731 ( .A1(n3355), .A2(n540), .B1(\storage_1[11][0] ), .B2(n540), 
        .ZN(n3821) );
  oaim22d1 U733 ( .A1(n3348), .A2(n541), .B1(\storage_1[12][7] ), .B2(n541), 
        .ZN(n3822) );
  oaim22d1 U734 ( .A1(n3349), .A2(n541), .B1(\storage_1[12][6] ), .B2(n541), 
        .ZN(n3823) );
  oaim22d1 U735 ( .A1(n3350), .A2(n541), .B1(\storage_1[12][5] ), .B2(n541), 
        .ZN(n3824) );
  oaim22d1 U736 ( .A1(n3351), .A2(n541), .B1(\storage_1[12][4] ), .B2(n541), 
        .ZN(n3825) );
  oaim22d1 U737 ( .A1(n3352), .A2(n541), .B1(\storage_1[12][3] ), .B2(n541), 
        .ZN(n3826) );
  oaim22d1 U738 ( .A1(n3353), .A2(n541), .B1(\storage_1[12][2] ), .B2(n541), 
        .ZN(n3827) );
  oaim22d1 U739 ( .A1(n3354), .A2(n541), .B1(\storage_1[12][1] ), .B2(n541), 
        .ZN(n3828) );
  oaim22d1 U740 ( .A1(n3355), .A2(n541), .B1(\storage_1[12][0] ), .B2(n541), 
        .ZN(n3829) );
  nr03d0 U742 ( .A1(uart_rx_fifo_wrport_adr[0]), .A2(
        uart_rx_fifo_wrport_adr[1]), .A3(\U3/U3/Z_0 ), .ZN(n523) );
  oaim22d1 U743 ( .A1(n3348), .A2(n543), .B1(\storage_1[13][7] ), .B2(n543), 
        .ZN(n3830) );
  oaim22d1 U744 ( .A1(n3349), .A2(n543), .B1(\storage_1[13][6] ), .B2(n543), 
        .ZN(n3831) );
  oaim22d1 U745 ( .A1(n3350), .A2(n543), .B1(\storage_1[13][5] ), .B2(n543), 
        .ZN(n3832) );
  oaim22d1 U746 ( .A1(n3351), .A2(n543), .B1(\storage_1[13][4] ), .B2(n543), 
        .ZN(n3833) );
  oaim22d1 U747 ( .A1(n3352), .A2(n543), .B1(\storage_1[13][3] ), .B2(n543), 
        .ZN(n3834) );
  oaim22d1 U748 ( .A1(n3353), .A2(n543), .B1(\storage_1[13][2] ), .B2(n543), 
        .ZN(n3835) );
  oaim22d1 U749 ( .A1(n3354), .A2(n543), .B1(\storage_1[13][1] ), .B2(n543), 
        .ZN(n3836) );
  oaim22d1 U750 ( .A1(n3355), .A2(n543), .B1(\storage_1[13][0] ), .B2(n543), 
        .ZN(n3837) );
  oaim22d1 U752 ( .A1(n3348), .A2(n544), .B1(\storage_1[14][7] ), .B2(n544), 
        .ZN(n3838) );
  oaim22d1 U753 ( .A1(n3349), .A2(n544), .B1(\storage_1[14][6] ), .B2(n544), 
        .ZN(n3839) );
  oaim22d1 U754 ( .A1(n3350), .A2(n544), .B1(\storage_1[14][5] ), .B2(n544), 
        .ZN(n3840) );
  oaim22d1 U755 ( .A1(n3351), .A2(n544), .B1(\storage_1[14][4] ), .B2(n544), 
        .ZN(n3841) );
  oaim22d1 U756 ( .A1(n3352), .A2(n544), .B1(\storage_1[14][3] ), .B2(n544), 
        .ZN(n3842) );
  oaim22d1 U757 ( .A1(n3353), .A2(n544), .B1(\storage_1[14][2] ), .B2(n544), 
        .ZN(n3843) );
  oaim22d1 U758 ( .A1(n3354), .A2(n544), .B1(\storage_1[14][1] ), .B2(n544), 
        .ZN(n3844) );
  oaim22d1 U759 ( .A1(n3355), .A2(n544), .B1(\storage_1[14][0] ), .B2(n544), 
        .ZN(n3845) );
  an02d0 U761 ( .A1(n545), .A2(n546), .Z(n528) );
  oaim22d1 U762 ( .A1(n3348), .A2(n547), .B1(\storage_1[15][7] ), .B2(n547), 
        .ZN(n3846) );
  oaim22d1 U763 ( .A1(n3349), .A2(n547), .B1(\storage_1[15][6] ), .B2(n547), 
        .ZN(n3847) );
  oaim22d1 U764 ( .A1(n3350), .A2(n547), .B1(\storage_1[15][5] ), .B2(n547), 
        .ZN(n3848) );
  oaim22d1 U765 ( .A1(n3351), .A2(n547), .B1(\storage_1[15][4] ), .B2(n547), 
        .ZN(n3849) );
  oaim22d1 U766 ( .A1(n3352), .A2(n547), .B1(\storage_1[15][3] ), .B2(n547), 
        .ZN(n3850) );
  oaim22d1 U767 ( .A1(n3353), .A2(n547), .B1(\storage_1[15][2] ), .B2(n547), 
        .ZN(n3851) );
  oaim22d1 U768 ( .A1(n3354), .A2(n547), .B1(\storage_1[15][1] ), .B2(n547), 
        .ZN(n3852) );
  oaim22d1 U769 ( .A1(n3355), .A2(n547), .B1(\storage_1[15][0] ), .B2(n547), 
        .ZN(n3853) );
  nr02d0 U771 ( .A1(n548), .A2(n549), .ZN(n542) );
  oai22d1 U772 ( .A1(n550), .A2(n548), .B1(n2348), .B2(n551), .ZN(n3854) );
  nr02d0 U773 ( .A1(n552), .A2(n537), .ZN(n551) );
  nr02d0 U774 ( .A1(n548), .A2(uart_rx_fifo_wrport_adr[2]), .ZN(n537) );
  inv0d0 U775 ( .I(n535), .ZN(n552) );
  nr02d0 U777 ( .A1(n549), .A2(uart_rx_fifo_wrport_adr[3]), .ZN(n532) );
  inv0d0 U778 ( .I(uart_rx_fifo_wrport_adr[3]), .ZN(n548) );
  oai21d1 U779 ( .B1(n550), .B2(n549), .A(n553), .ZN(n3855) );
  nd03d0 U780 ( .A1(n2393), .A2(n549), .A3(n530), .ZN(n553) );
  an02d0 U781 ( .A1(n545), .A2(uart_rx_fifo_wrport_adr[0]), .Z(n530) );
  nr02d0 U782 ( .A1(n554), .A2(\U3/U3/Z_0 ), .ZN(n545) );
  inv0d0 U783 ( .I(uart_rx_fifo_wrport_adr[2]), .ZN(n549) );
  aoi21d1 U784 ( .B1(n554), .B2(n2383), .A(n555), .ZN(n550) );
  inv0d0 U785 ( .I(uart_rx_fifo_wrport_adr[1]), .ZN(n554) );
  aor22d1 U786 ( .A1(uart_rx_fifo_wrport_adr[1]), .A2(n555), .B1(n2383), .B2(
        n526), .Z(n3856) );
  nr03d0 U787 ( .A1(\U3/U3/Z_0 ), .A2(uart_rx_fifo_wrport_adr[1]), .A3(n546), 
        .ZN(n526) );
  inv0d0 U788 ( .I(uart_rx_fifo_wrport_adr[0]), .ZN(n546) );
  aoi21d1 U789 ( .B1(n556), .B2(uart_rx_fifo_wrport_adr[0]), .A(n2350), .ZN(
        n555) );
  nr02d0 U790 ( .A1(n2349), .A2(n557), .ZN(n3857) );
  xr02d1 U791 ( .A1(uart_rx_fifo_wrport_adr[0]), .A2(\U3/U3/Z_0 ), .Z(n557) );
  nd12d0 U792 ( .A1(n558), .A2(n559), .ZN(n3858) );
  aon211d1 U793 ( .C1(n3253), .C2(n2377), .B(n560), .A(N769), .ZN(n559) );
  nr04d0 U794 ( .A1(n561), .A2(n562), .A3(N769), .A4(n3253), .ZN(n558) );
  oaim22d1 U795 ( .A1(n561), .A2(n563), .B1(N768), .B2(n560), .ZN(n3859) );
  oai21d1 U796 ( .B1(n2348), .B2(N767), .A(n564), .ZN(n560) );
  or02d0 U797 ( .A1(n562), .A2(N768), .Z(n563) );
  oai22d1 U798 ( .A1(n564), .A2(n561), .B1(N767), .B2(n562), .ZN(n3860) );
  nd03d0 U799 ( .A1(n565), .A2(n2394), .A3(N766), .ZN(n562) );
  inv0d0 U800 ( .I(N767), .ZN(n561) );
  aoi21d1 U801 ( .B1(n2383), .B2(n566), .A(n567), .ZN(n564) );
  oai22d1 U802 ( .A1(n566), .A2(n565), .B1(n567), .B2(n568), .ZN(n3861) );
  nd02d0 U803 ( .A1(n566), .A2(n2388), .ZN(n568) );
  inv0d0 U804 ( .I(n567), .ZN(n565) );
  nr02d0 U805 ( .A1(n3), .A2(n2347), .ZN(n567) );
  inv0d0 U806 ( .I(N766), .ZN(n566) );
  oaim22d1 U807 ( .A1(n570), .A2(n394), .B1(\storage[0][7] ), .B2(n570), .ZN(
        n3862) );
  oaim22d1 U808 ( .A1(n570), .A2(n357), .B1(\storage[0][6] ), .B2(n570), .ZN(
        n3863) );
  oaim22d1 U809 ( .A1(n570), .A2(n346), .B1(\storage[0][5] ), .B2(n570), .ZN(
        n3864) );
  oaim22d1 U810 ( .A1(n570), .A2(n382), .B1(\storage[0][4] ), .B2(n570), .ZN(
        n3865) );
  oaim22d1 U811 ( .A1(n570), .A2(n370), .B1(\storage[0][3] ), .B2(n570), .ZN(
        n3866) );
  oaim22d1 U812 ( .A1(n570), .A2(n576), .B1(\storage[0][2] ), .B2(n570), .ZN(
        n3867) );
  oaim22d1 U813 ( .A1(n570), .A2(n406), .B1(\storage[0][1] ), .B2(n570), .ZN(
        n3868) );
  oaim22d1 U814 ( .A1(n570), .A2(n578), .B1(\storage[0][0] ), .B2(n570), .ZN(
        n3869) );
  oaim22d1 U816 ( .A1(n393), .A2(n581), .B1(\storage[1][7] ), .B2(n581), .ZN(
        n3870) );
  oaim22d1 U817 ( .A1(n356), .A2(n581), .B1(\storage[1][6] ), .B2(n581), .ZN(
        n3871) );
  oaim22d1 U818 ( .A1(n345), .A2(n581), .B1(\storage[1][5] ), .B2(n581), .ZN(
        n3872) );
  oaim22d1 U819 ( .A1(n381), .A2(n581), .B1(\storage[1][4] ), .B2(n581), .ZN(
        n3873) );
  oaim22d1 U820 ( .A1(n369), .A2(n581), .B1(\storage[1][3] ), .B2(n581), .ZN(
        n3874) );
  oaim22d1 U821 ( .A1(n576), .A2(n581), .B1(\storage[1][2] ), .B2(n581), .ZN(
        n3875) );
  oaim22d1 U822 ( .A1(n405), .A2(n581), .B1(\storage[1][1] ), .B2(n581), .ZN(
        n3876) );
  oaim22d1 U823 ( .A1(n578), .A2(n581), .B1(\storage[1][0] ), .B2(n581), .ZN(
        n3877) );
  oaim22d1 U825 ( .A1(n392), .A2(n583), .B1(\storage[2][7] ), .B2(n583), .ZN(
        n3878) );
  oaim22d1 U826 ( .A1(n355), .A2(n583), .B1(\storage[2][6] ), .B2(n583), .ZN(
        n3879) );
  oaim22d1 U827 ( .A1(n344), .A2(n583), .B1(\storage[2][5] ), .B2(n583), .ZN(
        n3880) );
  oaim22d1 U828 ( .A1(n380), .A2(n583), .B1(\storage[2][4] ), .B2(n583), .ZN(
        n3881) );
  oaim22d1 U829 ( .A1(n368), .A2(n583), .B1(\storage[2][3] ), .B2(n583), .ZN(
        n3882) );
  oaim22d1 U830 ( .A1(n576), .A2(n583), .B1(\storage[2][2] ), .B2(n583), .ZN(
        n3883) );
  oaim22d1 U831 ( .A1(n404), .A2(n583), .B1(\storage[2][1] ), .B2(n583), .ZN(
        n3884) );
  oaim22d1 U832 ( .A1(n578), .A2(n583), .B1(\storage[2][0] ), .B2(n583), .ZN(
        n3885) );
  oaim22d1 U834 ( .A1(n391), .A2(n585), .B1(\storage[3][7] ), .B2(n585), .ZN(
        n3886) );
  oaim22d1 U835 ( .A1(n358), .A2(n585), .B1(\storage[3][6] ), .B2(n585), .ZN(
        n3887) );
  oaim22d1 U836 ( .A1(n347), .A2(n585), .B1(\storage[3][5] ), .B2(n585), .ZN(
        n3888) );
  oaim22d1 U837 ( .A1(n379), .A2(n585), .B1(\storage[3][4] ), .B2(n585), .ZN(
        n3889) );
  oaim22d1 U838 ( .A1(n367), .A2(n585), .B1(\storage[3][3] ), .B2(n585), .ZN(
        n3890) );
  oaim22d1 U839 ( .A1(n576), .A2(n585), .B1(\storage[3][2] ), .B2(n585), .ZN(
        n3891) );
  oaim22d1 U840 ( .A1(n403), .A2(n585), .B1(\storage[3][1] ), .B2(n585), .ZN(
        n3892) );
  oaim22d1 U841 ( .A1(n578), .A2(n585), .B1(\storage[3][0] ), .B2(n585), .ZN(
        n3893) );
  nr02d0 U843 ( .A1(uart_tx_fifo_wrport_adr[3]), .A2(
        uart_tx_fifo_wrport_adr[2]), .ZN(n580) );
  oaim22d1 U844 ( .A1(n394), .A2(n587), .B1(\storage[4][7] ), .B2(n587), .ZN(
        n3894) );
  oaim22d1 U845 ( .A1(n357), .A2(n587), .B1(\storage[4][6] ), .B2(n587), .ZN(
        n3895) );
  oaim22d1 U846 ( .A1(n346), .A2(n587), .B1(\storage[4][5] ), .B2(n587), .ZN(
        n3896) );
  oaim22d1 U847 ( .A1(n382), .A2(n587), .B1(\storage[4][4] ), .B2(n587), .ZN(
        n3897) );
  oaim22d1 U848 ( .A1(n370), .A2(n587), .B1(\storage[4][3] ), .B2(n587), .ZN(
        n3898) );
  oaim22d1 U849 ( .A1(n576), .A2(n587), .B1(\storage[4][2] ), .B2(n587), .ZN(
        n3899) );
  oaim22d1 U850 ( .A1(n406), .A2(n587), .B1(\storage[4][1] ), .B2(n587), .ZN(
        n3900) );
  oaim22d1 U851 ( .A1(n578), .A2(n587), .B1(\storage[4][0] ), .B2(n587), .ZN(
        n3901) );
  oaim22d1 U853 ( .A1(n393), .A2(n589), .B1(\storage[5][7] ), .B2(n589), .ZN(
        n3902) );
  oaim22d1 U854 ( .A1(n356), .A2(n589), .B1(\storage[5][6] ), .B2(n589), .ZN(
        n3903) );
  oaim22d1 U855 ( .A1(n345), .A2(n589), .B1(\storage[5][5] ), .B2(n589), .ZN(
        n3904) );
  oaim22d1 U856 ( .A1(n381), .A2(n589), .B1(\storage[5][4] ), .B2(n589), .ZN(
        n3905) );
  oaim22d1 U857 ( .A1(n369), .A2(n589), .B1(\storage[5][3] ), .B2(n589), .ZN(
        n3906) );
  oaim22d1 U858 ( .A1(n576), .A2(n589), .B1(\storage[5][2] ), .B2(n589), .ZN(
        n3907) );
  oaim22d1 U859 ( .A1(n405), .A2(n589), .B1(\storage[5][1] ), .B2(n589), .ZN(
        n3908) );
  oaim22d1 U860 ( .A1(n578), .A2(n589), .B1(\storage[5][0] ), .B2(n589), .ZN(
        n3909) );
  oaim22d1 U862 ( .A1(n392), .A2(n590), .B1(\storage[6][7] ), .B2(n590), .ZN(
        n3910) );
  oaim22d1 U863 ( .A1(n355), .A2(n590), .B1(\storage[6][6] ), .B2(n590), .ZN(
        n3911) );
  oaim22d1 U864 ( .A1(n344), .A2(n590), .B1(\storage[6][5] ), .B2(n590), .ZN(
        n3912) );
  oaim22d1 U865 ( .A1(n380), .A2(n590), .B1(\storage[6][4] ), .B2(n590), .ZN(
        n3913) );
  oaim22d1 U866 ( .A1(n368), .A2(n590), .B1(\storage[6][3] ), .B2(n590), .ZN(
        n3914) );
  oaim22d1 U867 ( .A1(n576), .A2(n590), .B1(\storage[6][2] ), .B2(n590), .ZN(
        n3915) );
  oaim22d1 U868 ( .A1(n404), .A2(n590), .B1(\storage[6][1] ), .B2(n590), .ZN(
        n3916) );
  oaim22d1 U869 ( .A1(n578), .A2(n590), .B1(\storage[6][0] ), .B2(n590), .ZN(
        n3917) );
  oaim22d1 U871 ( .A1(n391), .A2(n591), .B1(\storage[7][7] ), .B2(n591), .ZN(
        n3918) );
  oaim22d1 U872 ( .A1(n358), .A2(n591), .B1(\storage[7][6] ), .B2(n591), .ZN(
        n3919) );
  oaim22d1 U873 ( .A1(n347), .A2(n591), .B1(\storage[7][5] ), .B2(n591), .ZN(
        n3920) );
  oaim22d1 U874 ( .A1(n379), .A2(n591), .B1(\storage[7][4] ), .B2(n591), .ZN(
        n3921) );
  oaim22d1 U875 ( .A1(n367), .A2(n591), .B1(\storage[7][3] ), .B2(n591), .ZN(
        n3922) );
  oaim22d1 U876 ( .A1(n576), .A2(n591), .B1(\storage[7][2] ), .B2(n591), .ZN(
        n3923) );
  oaim22d1 U877 ( .A1(n403), .A2(n591), .B1(\storage[7][1] ), .B2(n591), .ZN(
        n3924) );
  aor22d1 U878 ( .A1(n592), .A2(n593), .B1(\storage[7][0] ), .B2(n591), .Z(
        n3925) );
  oaim22d1 U879 ( .A1(n394), .A2(n594), .B1(\storage[8][7] ), .B2(n594), .ZN(
        n3926) );
  oaim22d1 U880 ( .A1(n357), .A2(n594), .B1(\storage[8][6] ), .B2(n594), .ZN(
        n3927) );
  oaim22d1 U881 ( .A1(n346), .A2(n594), .B1(\storage[8][5] ), .B2(n594), .ZN(
        n3928) );
  oaim22d1 U882 ( .A1(n382), .A2(n594), .B1(\storage[8][4] ), .B2(n594), .ZN(
        n3929) );
  oaim22d1 U883 ( .A1(n370), .A2(n594), .B1(\storage[8][3] ), .B2(n594), .ZN(
        n3930) );
  oaim22d1 U884 ( .A1(n576), .A2(n594), .B1(\storage[8][2] ), .B2(n594), .ZN(
        n3931) );
  oaim22d1 U885 ( .A1(n406), .A2(n594), .B1(\storage[8][1] ), .B2(n594), .ZN(
        n3932) );
  oaim22d1 U886 ( .A1(n578), .A2(n594), .B1(\storage[8][0] ), .B2(n594), .ZN(
        n3933) );
  oaim22d1 U888 ( .A1(n393), .A2(n596), .B1(\storage[9][7] ), .B2(n596), .ZN(
        n3934) );
  oaim22d1 U889 ( .A1(n356), .A2(n596), .B1(\storage[9][6] ), .B2(n596), .ZN(
        n3935) );
  oaim22d1 U890 ( .A1(n345), .A2(n596), .B1(\storage[9][5] ), .B2(n596), .ZN(
        n3936) );
  oaim22d1 U891 ( .A1(n381), .A2(n596), .B1(\storage[9][4] ), .B2(n596), .ZN(
        n3937) );
  oaim22d1 U892 ( .A1(n369), .A2(n596), .B1(\storage[9][3] ), .B2(n596), .ZN(
        n3938) );
  oaim22d1 U893 ( .A1(n576), .A2(n596), .B1(\storage[9][2] ), .B2(n596), .ZN(
        n3939) );
  oaim22d1 U894 ( .A1(n405), .A2(n596), .B1(\storage[9][1] ), .B2(n596), .ZN(
        n3940) );
  oaim22d1 U895 ( .A1(n578), .A2(n596), .B1(\storage[9][0] ), .B2(n596), .ZN(
        n3941) );
  oaim22d1 U897 ( .A1(n392), .A2(n597), .B1(\storage[10][7] ), .B2(n597), .ZN(
        n3942) );
  oaim22d1 U898 ( .A1(n355), .A2(n597), .B1(\storage[10][6] ), .B2(n597), .ZN(
        n3943) );
  oaim22d1 U899 ( .A1(n344), .A2(n597), .B1(\storage[10][5] ), .B2(n597), .ZN(
        n3944) );
  oaim22d1 U900 ( .A1(n380), .A2(n597), .B1(\storage[10][4] ), .B2(n597), .ZN(
        n3945) );
  oaim22d1 U901 ( .A1(n368), .A2(n597), .B1(\storage[10][3] ), .B2(n597), .ZN(
        n3946) );
  oaim22d1 U902 ( .A1(n576), .A2(n597), .B1(\storage[10][2] ), .B2(n597), .ZN(
        n3947) );
  oaim22d1 U903 ( .A1(n404), .A2(n597), .B1(\storage[10][1] ), .B2(n597), .ZN(
        n3948) );
  oaim22d1 U904 ( .A1(n578), .A2(n597), .B1(\storage[10][0] ), .B2(n597), .ZN(
        n3949) );
  oaim22d1 U906 ( .A1(n391), .A2(n598), .B1(\storage[11][7] ), .B2(n598), .ZN(
        n3950) );
  oaim22d1 U907 ( .A1(n358), .A2(n598), .B1(\storage[11][6] ), .B2(n598), .ZN(
        n3951) );
  oaim22d1 U908 ( .A1(n347), .A2(n598), .B1(\storage[11][5] ), .B2(n598), .ZN(
        n3952) );
  oaim22d1 U909 ( .A1(n379), .A2(n598), .B1(\storage[11][4] ), .B2(n598), .ZN(
        n3953) );
  oaim22d1 U910 ( .A1(n367), .A2(n598), .B1(\storage[11][3] ), .B2(n598), .ZN(
        n3954) );
  oaim22d1 U911 ( .A1(n576), .A2(n598), .B1(\storage[11][2] ), .B2(n598), .ZN(
        n3955) );
  oaim22d1 U912 ( .A1(n403), .A2(n598), .B1(\storage[11][1] ), .B2(n598), .ZN(
        n3956) );
  oaim22d1 U913 ( .A1(n578), .A2(n598), .B1(\storage[11][0] ), .B2(n598), .ZN(
        n3957) );
  oaim22d1 U915 ( .A1(n394), .A2(n599), .B1(\storage[12][7] ), .B2(n599), .ZN(
        n3958) );
  oaim22d1 U916 ( .A1(n357), .A2(n599), .B1(\storage[12][6] ), .B2(n599), .ZN(
        n3959) );
  oaim22d1 U917 ( .A1(n346), .A2(n599), .B1(\storage[12][5] ), .B2(n599), .ZN(
        n3960) );
  oaim22d1 U918 ( .A1(n382), .A2(n599), .B1(\storage[12][4] ), .B2(n599), .ZN(
        n3961) );
  oaim22d1 U919 ( .A1(n370), .A2(n599), .B1(\storage[12][3] ), .B2(n599), .ZN(
        n3962) );
  oaim22d1 U920 ( .A1(n576), .A2(n599), .B1(\storage[12][2] ), .B2(n599), .ZN(
        n3963) );
  oaim22d1 U921 ( .A1(n406), .A2(n599), .B1(\storage[12][1] ), .B2(n599), .ZN(
        n3964) );
  oaim22d1 U922 ( .A1(n578), .A2(n599), .B1(\storage[12][0] ), .B2(n599), .ZN(
        n3965) );
  nr03d0 U924 ( .A1(uart_tx_fifo_wrport_adr[0]), .A2(
        uart_tx_fifo_wrport_adr[1]), .A3(\U3/U2/Z_0 ), .ZN(n579) );
  oaim22d1 U925 ( .A1(n393), .A2(n601), .B1(\storage[13][7] ), .B2(n601), .ZN(
        n3966) );
  oaim22d1 U926 ( .A1(n356), .A2(n601), .B1(\storage[13][6] ), .B2(n601), .ZN(
        n3967) );
  oaim22d1 U927 ( .A1(n345), .A2(n601), .B1(\storage[13][5] ), .B2(n601), .ZN(
        n3968) );
  oaim22d1 U928 ( .A1(n381), .A2(n601), .B1(\storage[13][4] ), .B2(n601), .ZN(
        n3969) );
  oaim22d1 U929 ( .A1(n369), .A2(n601), .B1(\storage[13][3] ), .B2(n601), .ZN(
        n3970) );
  oaim22d1 U930 ( .A1(n576), .A2(n601), .B1(\storage[13][2] ), .B2(n601), .ZN(
        n3971) );
  oaim22d1 U931 ( .A1(n405), .A2(n601), .B1(\storage[13][1] ), .B2(n601), .ZN(
        n3972) );
  oaim22d1 U932 ( .A1(n578), .A2(n601), .B1(\storage[13][0] ), .B2(n601), .ZN(
        n3973) );
  oaim22d1 U934 ( .A1(n392), .A2(n602), .B1(\storage[14][7] ), .B2(n602), .ZN(
        n3974) );
  oaim22d1 U935 ( .A1(n355), .A2(n602), .B1(\storage[14][6] ), .B2(n602), .ZN(
        n3975) );
  oaim22d1 U936 ( .A1(n344), .A2(n602), .B1(\storage[14][5] ), .B2(n602), .ZN(
        n3976) );
  oaim22d1 U937 ( .A1(n380), .A2(n602), .B1(\storage[14][4] ), .B2(n602), .ZN(
        n3977) );
  oaim22d1 U938 ( .A1(n368), .A2(n602), .B1(\storage[14][3] ), .B2(n602), .ZN(
        n3978) );
  oaim22d1 U939 ( .A1(n576), .A2(n602), .B1(\storage[14][2] ), .B2(n602), .ZN(
        n3979) );
  oaim22d1 U940 ( .A1(n404), .A2(n602), .B1(\storage[14][1] ), .B2(n602), .ZN(
        n3980) );
  oaim22d1 U941 ( .A1(n578), .A2(n602), .B1(\storage[14][0] ), .B2(n602), .ZN(
        n3981) );
  an02d0 U943 ( .A1(n603), .A2(n604), .Z(n584) );
  oaim22d1 U944 ( .A1(n391), .A2(n605), .B1(\storage[15][7] ), .B2(n605), .ZN(
        n3982) );
  oaim22d1 U945 ( .A1(n358), .A2(n605), .B1(\storage[15][6] ), .B2(n605), .ZN(
        n3983) );
  oaim22d1 U946 ( .A1(n347), .A2(n605), .B1(\storage[15][5] ), .B2(n605), .ZN(
        n3984) );
  oaim22d1 U947 ( .A1(n379), .A2(n605), .B1(\storage[15][4] ), .B2(n605), .ZN(
        n3985) );
  oaim22d1 U948 ( .A1(n367), .A2(n605), .B1(\storage[15][3] ), .B2(n605), .ZN(
        n3986) );
  oaim22d1 U949 ( .A1(n576), .A2(n605), .B1(\storage[15][2] ), .B2(n605), .ZN(
        n3987) );
  oaim22d1 U950 ( .A1(n403), .A2(n605), .B1(\storage[15][1] ), .B2(n605), .ZN(
        n3988) );
  oaim22d1 U951 ( .A1(n578), .A2(n605), .B1(\storage[15][0] ), .B2(n605), .ZN(
        n3989) );
  nr02d0 U953 ( .A1(n606), .A2(n607), .ZN(n600) );
  oai22d1 U954 ( .A1(n608), .A2(n606), .B1(n2350), .B2(n609), .ZN(n3990) );
  nr02d0 U955 ( .A1(n593), .A2(n595), .ZN(n609) );
  nr02d0 U956 ( .A1(n606), .A2(uart_tx_fifo_wrport_adr[2]), .ZN(n595) );
  inv0d0 U957 ( .I(n591), .ZN(n593) );
  nr02d0 U959 ( .A1(n607), .A2(uart_tx_fifo_wrport_adr[3]), .ZN(n588) );
  inv0d0 U960 ( .I(uart_tx_fifo_wrport_adr[3]), .ZN(n606) );
  oai21d1 U961 ( .B1(n608), .B2(n607), .A(n610), .ZN(n3991) );
  nd03d0 U962 ( .A1(n2393), .A2(n607), .A3(n586), .ZN(n610) );
  an02d0 U963 ( .A1(n603), .A2(uart_tx_fifo_wrport_adr[0]), .Z(n586) );
  nr02d0 U964 ( .A1(n611), .A2(\U3/U2/Z_0 ), .ZN(n603) );
  inv0d0 U965 ( .I(uart_tx_fifo_wrport_adr[2]), .ZN(n607) );
  aoi21d1 U966 ( .B1(n611), .B2(n2383), .A(n612), .ZN(n608) );
  inv0d0 U967 ( .I(uart_tx_fifo_wrport_adr[1]), .ZN(n611) );
  aor22d1 U968 ( .A1(uart_tx_fifo_wrport_adr[1]), .A2(n612), .B1(n2383), .B2(
        n582), .Z(n3992) );
  nr03d0 U969 ( .A1(\U3/U2/Z_0 ), .A2(uart_tx_fifo_wrport_adr[1]), .A3(n604), 
        .ZN(n582) );
  aoim21d1 U970 ( .B1(\U3/U2/Z_0 ), .B2(n604), .A(n2349), .ZN(n612) );
  inv0d0 U971 ( .I(uart_tx_fifo_wrport_adr[0]), .ZN(n604) );
  nr02d0 U972 ( .A1(n2347), .A2(n613), .ZN(n3993) );
  xr02d1 U973 ( .A1(uart_tx_fifo_wrport_adr[0]), .A2(\U3/U2/Z_0 ), .Z(n613) );
  oai22d1 U974 ( .A1(n3306), .A2(n614), .B1(n3356), .B2(n615), .ZN(n3994) );
  oai22d1 U975 ( .A1(n3206), .A2(n614), .B1(n3357), .B2(n615), .ZN(n3995) );
  oai22d1 U976 ( .A1(n3205), .A2(n614), .B1(n3358), .B2(n615), .ZN(n3996) );
  oai22d1 U977 ( .A1(n3204), .A2(n614), .B1(n3359), .B2(n615), .ZN(n3997) );
  oai22d1 U978 ( .A1(n3203), .A2(n614), .B1(n3360), .B2(n615), .ZN(n3998) );
  oai22d1 U979 ( .A1(n3202), .A2(n614), .B1(n3361), .B2(n615), .ZN(n3999) );
  oai22d1 U980 ( .A1(n3135), .A2(n614), .B1(n3362), .B2(n615), .ZN(n4000) );
  oai22d1 U981 ( .A1(n3134), .A2(n614), .B1(n3363), .B2(n615), .ZN(n4001) );
  nd02d0 U982 ( .A1(n2385), .A2(n614), .ZN(n615) );
  oai31d1 U983 ( .B1(n616), .B2(n617), .B3(n618), .A(n2380), .ZN(n614) );
  oai22d1 U984 ( .A1(n3356), .A2(n619), .B1(n3357), .B2(n620), .ZN(n4002) );
  oai22d1 U985 ( .A1(n3357), .A2(n619), .B1(n3358), .B2(n620), .ZN(n4003) );
  oai22d1 U986 ( .A1(n3358), .A2(n619), .B1(n3359), .B2(n620), .ZN(n4004) );
  oai22d1 U987 ( .A1(n3359), .A2(n619), .B1(n3360), .B2(n620), .ZN(n4005) );
  oai22d1 U988 ( .A1(n3360), .A2(n619), .B1(n3361), .B2(n620), .ZN(n4006) );
  oai22d1 U989 ( .A1(n3361), .A2(n619), .B1(n3362), .B2(n620), .ZN(n4007) );
  oai22d1 U990 ( .A1(n3363), .A2(n619), .B1(n621), .B2(n620), .ZN(n4008) );
  aoi22d1 U991 ( .A1(spi_miso), .A2(n622), .B1(spi_mosi), .B2(
        spi_master_loopback), .ZN(n621) );
  oai22d1 U992 ( .A1(n3362), .A2(n619), .B1(n3363), .B2(n620), .ZN(n4009) );
  nd02d0 U993 ( .A1(n2385), .A2(n619), .ZN(n620) );
  aor22d1 U994 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[1]), .B1(N3083), 
        .B2(n117), .Z(n4010) );
  aor22d1 U995 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[2]), .B1(N3084), 
        .B2(n117), .Z(n4011) );
  aor22d1 U996 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[3]), .B1(N3085), 
        .B2(n117), .Z(n4012) );
  aor22d1 U997 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[4]), .B1(N3086), 
        .B2(n117), .Z(n4013) );
  aor22d1 U998 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[5]), .B1(N3087), 
        .B2(n117), .Z(n4014) );
  aor22d1 U999 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[6]), .B1(N3088), 
        .B2(n117), .Z(n4015) );
  aor22d1 U1000 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[7]), .B1(N3089), 
        .B2(n117), .Z(n4016) );
  aor22d1 U1001 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[8]), .B1(N3090), 
        .B2(n117), .Z(n4017) );
  aor22d1 U1002 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[9]), .B1(N3091), 
        .B2(n117), .Z(n4018) );
  aor22d1 U1003 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[10]), .B1(N3092), 
        .B2(n117), .Z(n4019) );
  aor22d1 U1004 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[11]), .B1(N3093), 
        .B2(n117), .Z(n4020) );
  aor22d1 U1005 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[12]), .B1(N3094), 
        .B2(n117), .Z(n4021) );
  aor22d1 U1006 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[13]), .B1(N3095), 
        .B2(n117), .Z(n4022) );
  aor22d1 U1007 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[14]), .B1(N3096), 
        .B2(n117), .Z(n4023) );
  aor22d1 U1008 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[15]), .B1(N3097), 
        .B2(n117), .Z(n4024) );
  aor22d1 U1009 ( .A1(n309), .A2(mgmtsoc_bus_errors_status[16]), .B1(N3098), 
        .B2(n117), .Z(n4025) );
  aor22d1 U1010 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[17]), .B1(N3099), 
        .B2(n116), .Z(n4026) );
  aor22d1 U1011 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[18]), .B1(N3100), 
        .B2(n116), .Z(n4027) );
  aor22d1 U1012 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[19]), .B1(N3101), 
        .B2(n116), .Z(n4028) );
  aor22d1 U1013 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[20]), .B1(N3102), 
        .B2(n116), .Z(n4029) );
  aor22d1 U1014 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[21]), .B1(N3103), 
        .B2(n116), .Z(n4030) );
  aor22d1 U1015 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[22]), .B1(N3104), 
        .B2(n116), .Z(n4031) );
  aor22d1 U1016 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[23]), .B1(N3105), 
        .B2(n116), .Z(n4032) );
  aor22d1 U1017 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[24]), .B1(N3106), 
        .B2(n116), .Z(n4033) );
  aor22d1 U1018 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[25]), .B1(N3107), 
        .B2(n116), .Z(n4034) );
  aor22d1 U1019 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[26]), .B1(N3108), 
        .B2(n116), .Z(n4035) );
  aor22d1 U1020 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[27]), .B1(N3109), 
        .B2(n116), .Z(n4036) );
  aor22d1 U1021 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[28]), .B1(N3110), 
        .B2(n116), .Z(n4037) );
  aor22d1 U1022 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[29]), .B1(N3111), 
        .B2(n116), .Z(n4038) );
  aor22d1 U1023 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[30]), .B1(N3112), 
        .B2(n116), .Z(n4039) );
  aor22d1 U1024 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[0]), .B1(N3082), 
        .B2(n116), .Z(n4040) );
  aor22d1 U1025 ( .A1(n308), .A2(mgmtsoc_bus_errors_status[31]), .B1(N3113), 
        .B2(n116), .Z(n4041) );
  nr02d0 U1026 ( .A1(n309), .A2(n2348), .ZN(n624) );
  inv0d0 U1027 ( .I(n625), .ZN(n623) );
  aon211d1 U1028 ( .C1(n626), .C2(n627), .B(n3655), .A(n2377), .ZN(n625) );
  nr04d0 U1029 ( .A1(n628), .A2(n629), .A3(n630), .A4(n631), .ZN(n627) );
  nd04d0 U1030 ( .A1(mgmtsoc_bus_errors_status[23]), .A2(
        mgmtsoc_bus_errors_status[22]), .A3(mgmtsoc_bus_errors_status[21]), 
        .A4(mgmtsoc_bus_errors_status[20]), .ZN(n631) );
  nd04d0 U1031 ( .A1(mgmtsoc_bus_errors_status[1]), .A2(
        mgmtsoc_bus_errors_status[19]), .A3(mgmtsoc_bus_errors_status[18]), 
        .A4(mgmtsoc_bus_errors_status[17]), .ZN(n630) );
  nd04d0 U1032 ( .A1(mgmtsoc_bus_errors_status[16]), .A2(
        mgmtsoc_bus_errors_status[15]), .A3(mgmtsoc_bus_errors_status[14]), 
        .A4(mgmtsoc_bus_errors_status[13]), .ZN(n629) );
  nd04d0 U1033 ( .A1(mgmtsoc_bus_errors_status[12]), .A2(
        mgmtsoc_bus_errors_status[11]), .A3(mgmtsoc_bus_errors_status[10]), 
        .A4(mgmtsoc_bus_errors_status[0]), .ZN(n628) );
  nr04d0 U1034 ( .A1(n632), .A2(n633), .A3(n634), .A4(n635), .ZN(n626) );
  nd04d0 U1035 ( .A1(mgmtsoc_bus_errors_status[9]), .A2(
        mgmtsoc_bus_errors_status[8]), .A3(mgmtsoc_bus_errors_status[7]), .A4(
        mgmtsoc_bus_errors_status[6]), .ZN(n635) );
  nd04d0 U1036 ( .A1(mgmtsoc_bus_errors_status[5]), .A2(
        mgmtsoc_bus_errors_status[4]), .A3(mgmtsoc_bus_errors_status[3]), .A4(
        mgmtsoc_bus_errors_status[31]), .ZN(n634) );
  nd04d0 U1037 ( .A1(mgmtsoc_bus_errors_status[30]), .A2(
        mgmtsoc_bus_errors_status[2]), .A3(mgmtsoc_bus_errors_status[29]), 
        .A4(mgmtsoc_bus_errors_status[28]), .ZN(n633) );
  nd04d0 U1038 ( .A1(mgmtsoc_bus_errors_status[27]), .A2(
        mgmtsoc_bus_errors_status[26]), .A3(mgmtsoc_bus_errors_status[25]), 
        .A4(mgmtsoc_bus_errors_status[24]), .ZN(n632) );
  oai21d1 U1039 ( .B1(n3141), .B2(n636), .A(n637), .ZN(n4042) );
  or03d0 U1040 ( .A1(n576), .A2(n2350), .A3(n638), .Z(n637) );
  oai22d1 U1041 ( .A1(n3212), .A2(n636), .B1(n638), .B2(n639), .ZN(n4043) );
  oai22d1 U1042 ( .A1(n3231), .A2(n636), .B1(n638), .B2(n442), .ZN(n4044) );
  inv0d0 U1043 ( .I(n638), .ZN(n636) );
  oai21d1 U1044 ( .B1(n2350), .B2(n641), .A(n642), .ZN(n638) );
  oai22d1 U1045 ( .A1(n2330), .A2(n643), .B1(n644), .B2(n645), .ZN(n4045) );
  nd02d0 U1046 ( .A1(gpioin5_i02), .A2(n2389), .ZN(n645) );
  inv0d0 U1047 ( .I(n644), .ZN(n643) );
  nr02d0 U1048 ( .A1(n646), .A2(n647), .ZN(n644) );
  oai21d1 U1049 ( .B1(gpioin5_gpioin5_trigger_d), .B2(n648), .A(n649), .ZN(
        n4046) );
  aor211d1 U1050 ( .C1(gpioin5_pending_re), .C2(gpioin5_pending_r), .A(n2350), 
        .B(n3229), .Z(n649) );
  aor22d1 U1051 ( .A1(n592), .A2(N6290), .B1(gpioin5_pending_r), .B2(n650), 
        .Z(n4047) );
  an02d0 U1052 ( .A1(n651), .A2(n2384), .Z(n650) );
  oai22d1 U1053 ( .A1(n442), .A2(n652), .B1(n653), .B2(n654), .ZN(n4048) );
  nd02d0 U1054 ( .A1(n652), .A2(n2387), .ZN(n654) );
  nd02d0 U1055 ( .A1(n655), .A2(n656), .ZN(n652) );
  oai22d1 U1056 ( .A1(n443), .A2(n657), .B1(n658), .B2(n659), .ZN(n4049) );
  nd02d0 U1057 ( .A1(n657), .A2(n2389), .ZN(n659) );
  nd02d0 U1058 ( .A1(n660), .A2(n656), .ZN(n657) );
  inv0d0 U1059 ( .I(n646), .ZN(n656) );
  oai22d1 U1060 ( .A1(n2330), .A2(n661), .B1(n662), .B2(n663), .ZN(n4050) );
  nd02d0 U1061 ( .A1(gpioin4_i02), .A2(n2387), .ZN(n663) );
  inv0d0 U1062 ( .I(n662), .ZN(n661) );
  nr02d0 U1063 ( .A1(n664), .A2(n647), .ZN(n662) );
  oai21d1 U1064 ( .B1(gpioin4_gpioin4_trigger_d), .B2(n665), .A(n666), .ZN(
        n4051) );
  aor211d1 U1065 ( .C1(gpioin4_pending_re), .C2(gpioin4_pending_r), .A(n2347), 
        .B(n3227), .Z(n666) );
  aor22d1 U1066 ( .A1(n592), .A2(N6285), .B1(gpioin4_pending_r), .B2(n667), 
        .Z(n4052) );
  an02d0 U1067 ( .A1(n668), .A2(n2384), .Z(n667) );
  oai22d1 U1068 ( .A1(n442), .A2(n669), .B1(n670), .B2(n671), .ZN(n4053) );
  nd02d0 U1069 ( .A1(n669), .A2(n2388), .ZN(n671) );
  inv0d0 U1070 ( .I(csrbank17_edge0_w), .ZN(n670) );
  nd02d0 U1071 ( .A1(n672), .A2(n655), .ZN(n669) );
  oai22d1 U1072 ( .A1(n443), .A2(n673), .B1(n674), .B2(n675), .ZN(n4054) );
  nd02d0 U1073 ( .A1(n673), .A2(n2387), .ZN(n675) );
  nd02d0 U1074 ( .A1(n672), .A2(n660), .ZN(n673) );
  inv0d0 U1075 ( .I(n664), .ZN(n672) );
  oai22d1 U1076 ( .A1(n2330), .A2(n676), .B1(n677), .B2(n678), .ZN(n4055) );
  nd02d0 U1077 ( .A1(gpioin3_i02), .A2(n2389), .ZN(n678) );
  inv0d0 U1078 ( .I(n677), .ZN(n676) );
  nr02d0 U1079 ( .A1(n679), .A2(n647), .ZN(n677) );
  oai21d1 U1080 ( .B1(gpioin3_gpioin3_trigger_d), .B2(n680), .A(n681), .ZN(
        n4056) );
  aor211d1 U1081 ( .C1(gpioin3_pending_re), .C2(gpioin3_pending_r), .A(n2350), 
        .B(n3225), .Z(n681) );
  aor22d1 U1082 ( .A1(n592), .A2(N6280), .B1(gpioin3_pending_r), .B2(n682), 
        .Z(n4057) );
  an02d0 U1083 ( .A1(n683), .A2(n2384), .Z(n682) );
  oai22d1 U1084 ( .A1(n442), .A2(n684), .B1(n685), .B2(n686), .ZN(n4058) );
  nd02d0 U1085 ( .A1(n684), .A2(n2388), .ZN(n686) );
  inv0d0 U1086 ( .I(csrbank16_edge0_w), .ZN(n685) );
  nd02d0 U1087 ( .A1(n687), .A2(n655), .ZN(n684) );
  oai22d1 U1088 ( .A1(n443), .A2(n688), .B1(n689), .B2(n690), .ZN(n4059) );
  nd02d0 U1089 ( .A1(n688), .A2(n2387), .ZN(n690) );
  nd02d0 U1090 ( .A1(n687), .A2(n660), .ZN(n688) );
  inv0d0 U1091 ( .I(n679), .ZN(n687) );
  oai22d1 U1092 ( .A1(n2330), .A2(n691), .B1(n692), .B2(n693), .ZN(n4060) );
  nd02d0 U1093 ( .A1(gpioin2_i02), .A2(n2388), .ZN(n693) );
  inv0d0 U1094 ( .I(n692), .ZN(n691) );
  nr02d0 U1095 ( .A1(n694), .A2(n647), .ZN(n692) );
  oai21d1 U1096 ( .B1(gpioin2_gpioin2_trigger_d), .B2(n695), .A(n696), .ZN(
        n4061) );
  aor211d1 U1097 ( .C1(gpioin2_pending_re), .C2(gpioin2_pending_r), .A(n2347), 
        .B(n3257), .Z(n696) );
  aor22d1 U1098 ( .A1(n592), .A2(N6275), .B1(gpioin2_pending_r), .B2(n697), 
        .Z(n4062) );
  an02d0 U1099 ( .A1(n698), .A2(n2384), .Z(n697) );
  oai22d1 U1100 ( .A1(n442), .A2(n699), .B1(n700), .B2(n701), .ZN(n4063) );
  nd02d0 U1101 ( .A1(n699), .A2(n2388), .ZN(n701) );
  inv0d0 U1102 ( .I(csrbank15_edge0_w), .ZN(n700) );
  nd02d0 U1103 ( .A1(n702), .A2(n655), .ZN(n699) );
  oai22d1 U1104 ( .A1(n443), .A2(n703), .B1(n704), .B2(n705), .ZN(n4064) );
  nd02d0 U1105 ( .A1(n703), .A2(n2389), .ZN(n705) );
  nd02d0 U1106 ( .A1(n702), .A2(n660), .ZN(n703) );
  inv0d0 U1107 ( .I(n694), .ZN(n702) );
  oai22d1 U1108 ( .A1(n2330), .A2(n706), .B1(n707), .B2(n708), .ZN(n4065) );
  nd02d0 U1109 ( .A1(gpioin1_i02), .A2(n2389), .ZN(n708) );
  inv0d0 U1110 ( .I(n707), .ZN(n706) );
  nr02d0 U1111 ( .A1(n709), .A2(n647), .ZN(n707) );
  oai21d1 U1112 ( .B1(gpioin1_gpioin1_trigger_d), .B2(n710), .A(n711), .ZN(
        n4066) );
  aor211d1 U1113 ( .C1(gpioin1_pending_re), .C2(gpioin1_pending_r), .A(n2349), 
        .B(n3255), .Z(n711) );
  aor22d1 U1114 ( .A1(n592), .A2(N6270), .B1(gpioin1_pending_r), .B2(n712), 
        .Z(n4067) );
  an02d0 U1115 ( .A1(n713), .A2(n2383), .Z(n712) );
  oai22d1 U1116 ( .A1(n442), .A2(n714), .B1(n715), .B2(n716), .ZN(n4068) );
  nd02d0 U1117 ( .A1(n714), .A2(n2388), .ZN(n716) );
  inv0d0 U1118 ( .I(csrbank14_edge0_w), .ZN(n715) );
  nd02d0 U1119 ( .A1(n717), .A2(n655), .ZN(n714) );
  oai22d1 U1120 ( .A1(n443), .A2(n718), .B1(n719), .B2(n720), .ZN(n4069) );
  nd02d0 U1121 ( .A1(n718), .A2(n2388), .ZN(n720) );
  nd02d0 U1122 ( .A1(n717), .A2(n660), .ZN(n718) );
  inv0d0 U1123 ( .I(n709), .ZN(n717) );
  oai22d1 U1124 ( .A1(n2330), .A2(n721), .B1(n722), .B2(n723), .ZN(n4070) );
  nd02d0 U1125 ( .A1(gpioin0_i02), .A2(n2388), .ZN(n723) );
  inv0d0 U1126 ( .I(n722), .ZN(n721) );
  nr02d0 U1127 ( .A1(n724), .A2(n647), .ZN(n722) );
  oai21d1 U1128 ( .B1(gpioin0_gpioin0_trigger_d), .B2(n725), .A(n726), .ZN(
        n4071) );
  aor211d1 U1129 ( .C1(gpioin0_pending_re), .C2(gpioin0_pending_r), .A(n2348), 
        .B(n3237), .Z(n726) );
  aor22d1 U1130 ( .A1(n592), .A2(N6265), .B1(gpioin0_pending_r), .B2(n727), 
        .Z(n4072) );
  an02d0 U1131 ( .A1(n728), .A2(n2384), .Z(n727) );
  oai22d1 U1132 ( .A1(n442), .A2(n729), .B1(n730), .B2(n731), .ZN(n4073) );
  nd02d0 U1133 ( .A1(n729), .A2(n2389), .ZN(n731) );
  inv0d0 U1134 ( .I(csrbank13_edge0_w), .ZN(n730) );
  nd02d0 U1135 ( .A1(n732), .A2(n655), .ZN(n729) );
  oai22d1 U1136 ( .A1(n443), .A2(n733), .B1(n734), .B2(n735), .ZN(n4074) );
  nd02d0 U1137 ( .A1(n733), .A2(n2388), .ZN(n735) );
  nd02d0 U1138 ( .A1(n732), .A2(n660), .ZN(n733) );
  inv0d0 U1139 ( .I(n724), .ZN(n732) );
  oai22d1 U1140 ( .A1(n2330), .A2(n736), .B1(n59), .B2(n737), .ZN(n4075) );
  nd02d0 U1141 ( .A1(n736), .A2(n2389), .ZN(n737) );
  nd02d0 U1142 ( .A1(n738), .A2(n739), .ZN(n736) );
  oai22d1 U1143 ( .A1(n3364), .A2(n740), .B1(n741), .B2(n639), .ZN(n4076) );
  oai22d1 U1144 ( .A1(n741), .A2(n2330), .B1(n3254), .B2(n740), .ZN(n4077) );
  inv0d0 U1145 ( .I(n741), .ZN(n740) );
  aoi21d1 U1146 ( .B1(n742), .B2(n743), .A(n2347), .ZN(n741) );
  oai22d1 U1147 ( .A1(uart_rx_trigger_d), .A2(n744), .B1(n3365), .B2(n745), 
        .ZN(n4078) );
  inv0d0 U1148 ( .I(N5710), .ZN(n744) );
  aor22d1 U1149 ( .A1(n746), .A2(uart_rx_fifo_level0[4]), .B1(N3743), .B2(n747), .Z(n4079) );
  aor22d1 U1150 ( .A1(uart_rx_fifo_level0[3]), .A2(n746), .B1(N3742), .B2(n747), .Z(n4080) );
  aor22d1 U1151 ( .A1(uart_rx_fifo_level0[2]), .A2(n746), .B1(N3741), .B2(n747), .Z(n4081) );
  aor22d1 U1152 ( .A1(uart_rx_fifo_level0[0]), .A2(n746), .B1(N3739), .B2(n747), .Z(n4082) );
  aor22d1 U1153 ( .A1(uart_rx_fifo_level0[1]), .A2(n746), .B1(N3740), .B2(n747), .Z(n4083) );
  nr02d0 U1154 ( .A1(n746), .A2(n2350), .ZN(n747) );
  an02d0 U1155 ( .A1(n748), .A2(n2384), .Z(n746) );
  xr02d1 U1156 ( .A1(n521), .A2(\U3/U3/Z_0 ), .Z(n748) );
  aor22d1 U1157 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[1]), .B1(
        N6428), .B2(n521), .Z(n4084) );
  aor22d1 U1158 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[2]), .B1(
        N6427), .B2(n521), .Z(n4085) );
  aor22d1 U1159 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[3]), .B1(
        N6426), .B2(n521), .Z(n4086) );
  aor22d1 U1160 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[4]), .B1(
        N6425), .B2(n521), .Z(n4087) );
  aor22d1 U1161 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[5]), .B1(
        N6424), .B2(n521), .Z(n4088) );
  aor22d1 U1162 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[6]), .B1(
        N6423), .B2(n521), .Z(n4089) );
  aor22d1 U1163 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[7]), .B1(
        N6422), .B2(n521), .Z(n4090) );
  oai22d1 U1164 ( .A1(n2349), .A2(n749), .B1(n3366), .B2(n745), .ZN(n4091) );
  oai21d1 U1165 ( .B1(n3211), .B2(n3243), .A(n2378), .ZN(n745) );
  oai22d1 U1166 ( .A1(n3211), .A2(n750), .B1(n751), .B2(n639), .ZN(n4092) );
  oai21d1 U1167 ( .B1(uart_tx_trigger_d), .B2(n752), .A(n753), .ZN(n4093) );
  oai211d1 U1168 ( .C1(n3368), .C2(n3243), .A(n754), .B(n2379), .ZN(n753) );
  inv0d0 U1169 ( .I(n3367), .ZN(n754) );
  inv0d0 U1170 ( .I(N5707), .ZN(n752) );
  oai22d1 U1171 ( .A1(n751), .A2(n442), .B1(n3368), .B2(n750), .ZN(n4094) );
  inv0d0 U1172 ( .I(n750), .ZN(n751) );
  oai21d1 U1173 ( .B1(n755), .B2(n756), .A(n2378), .ZN(n750) );
  aor22d1 U1174 ( .A1(uart_tx_fifo_level0[1]), .A2(n757), .B1(N3707), .B2(n758), .Z(n4095) );
  aor22d1 U1175 ( .A1(uart_tx_fifo_level0[2]), .A2(n757), .B1(N3708), .B2(n758), .Z(n4096) );
  aor22d1 U1176 ( .A1(uart_tx_fifo_level0[3]), .A2(n757), .B1(N3709), .B2(n758), .Z(n4097) );
  aor22d1 U1177 ( .A1(uart_tx_fifo_level0[0]), .A2(n757), .B1(N3706), .B2(n758), .Z(n4098) );
  oai221d1 U1178 ( .B1(n3369), .B2(n759), .C1(n3246), .C2(n760), .A(n761), 
        .ZN(n4099) );
  oai222d1 U1179 ( .A1(n3247), .A2(n760), .B1(n3370), .B2(n759), .C1(n3369), 
        .C2(n761), .ZN(n4100) );
  oai222d1 U1180 ( .A1(n3248), .A2(n760), .B1(n3371), .B2(n759), .C1(n3370), 
        .C2(n761), .ZN(n4101) );
  oai222d1 U1181 ( .A1(n3249), .A2(n760), .B1(n3372), .B2(n759), .C1(n3371), 
        .C2(n761), .ZN(n4102) );
  oai222d1 U1182 ( .A1(n3250), .A2(n760), .B1(n3373), .B2(n759), .C1(n3372), 
        .C2(n761), .ZN(n4103) );
  oai222d1 U1183 ( .A1(n3251), .A2(n760), .B1(n3374), .B2(n759), .C1(n3373), 
        .C2(n761), .ZN(n4104) );
  oai222d1 U1184 ( .A1(n3252), .A2(n760), .B1(n3375), .B2(n759), .C1(n3374), 
        .C2(n761), .ZN(n4105) );
  oai211d1 U1185 ( .C1(n62), .C2(n762), .A(n2377), .B(n763), .ZN(n4106) );
  aoim22d1 U1186 ( .A1(n764), .A2(n765), .B1(n761), .B2(n3376), .Z(n763) );
  inv0d0 U1187 ( .I(sys_uart_tx), .ZN(n62) );
  oai222d1 U1188 ( .A1(n3245), .A2(n760), .B1(n3376), .B2(n759), .C1(n3375), 
        .C2(n761), .ZN(n4107) );
  nd02d0 U1189 ( .A1(n761), .A2(n760), .ZN(n759) );
  oaim22d1 U1190 ( .A1(n3252), .A2(n569), .B1(N6387), .B2(n3), .ZN(n4108) );
  oaim22d1 U1191 ( .A1(n3251), .A2(n569), .B1(N6386), .B2(n3), .ZN(n4109) );
  oaim22d1 U1192 ( .A1(n3250), .A2(n569), .B1(N6385), .B2(n3), .ZN(n4110) );
  oaim22d1 U1193 ( .A1(n3249), .A2(n569), .B1(N6384), .B2(n3), .ZN(n4111) );
  oaim22d1 U1194 ( .A1(n3248), .A2(n569), .B1(N6383), .B2(n3), .ZN(n4112) );
  oaim22d1 U1195 ( .A1(n3247), .A2(n569), .B1(N6382), .B2(n3), .ZN(n4113) );
  oaim22d1 U1196 ( .A1(n3246), .A2(n569), .B1(N6381), .B2(n569), .ZN(n4114) );
  oaim22d1 U1197 ( .A1(n3245), .A2(n569), .B1(N6388), .B2(n569), .ZN(n4115) );
  aon211d1 U1198 ( .C1(n766), .C2(n767), .B(n3244), .A(n768), .ZN(n4116) );
  nd04d0 U1199 ( .A1(uart_phy_tx_count[2]), .A2(uart_phy_tx_count[1]), .A3(
        n3244), .A4(n769), .ZN(n768) );
  nd02d0 U1200 ( .A1(n770), .A2(n771), .ZN(n767) );
  oai22d1 U1201 ( .A1(n766), .A2(n771), .B1(n772), .B2(n773), .ZN(n4117) );
  nd02d0 U1202 ( .A1(n769), .A2(n771), .ZN(n773) );
  inv0d0 U1203 ( .I(uart_phy_tx_count[2]), .ZN(n771) );
  aoi21d1 U1204 ( .B1(n772), .B2(n770), .A(n774), .ZN(n766) );
  inv0d0 U1205 ( .I(n761), .ZN(n770) );
  oai22d1 U1206 ( .A1(uart_phy_tx_count[0]), .A2(n761), .B1(n775), .B2(n762), 
        .ZN(n4118) );
  aor22d1 U1207 ( .A1(n772), .A2(n769), .B1(n774), .B2(uart_phy_tx_count[1]), 
        .Z(n4119) );
  oai21d1 U1208 ( .B1(uart_phy_tx_count[0]), .B2(n761), .A(n762), .ZN(n774) );
  nd12d0 U1209 ( .A1(uart_phy_tx_tick), .A2(n6), .ZN(n762) );
  inv0d0 U1210 ( .I(uart_phy_tx_count[1]), .ZN(n772) );
  nr02d0 U1211 ( .A1(n2348), .A2(n776), .ZN(n4120) );
  xr02d1 U1212 ( .A1(n764), .A2(n777), .Z(n776) );
  nd02d0 U1213 ( .A1(n778), .A2(n760), .ZN(n777) );
  nd02d0 U1214 ( .A1(uart_phy_tx_sink_valid), .A2(n764), .ZN(n760) );
  inv0d0 U1215 ( .I(n779), .ZN(n4121) );
  aon211d1 U1216 ( .C1(n778), .C2(uart_phy_tx_sink_valid), .B(n569), .A(n2377), 
        .ZN(n779) );
  aor22d1 U1217 ( .A1(n757), .A2(uart_tx_fifo_level0[4]), .B1(N3710), .B2(n758), .Z(n4122) );
  nr02d0 U1218 ( .A1(n757), .A2(n2349), .ZN(n758) );
  an02d0 U1219 ( .A1(n780), .A2(n2384), .Z(n757) );
  xr02d1 U1220 ( .A1(n569), .A2(\U3/U2/Z_0 ), .Z(n780) );
  aoi22d1 U1221 ( .A1(n778), .A2(uart_phy_tx_sink_valid), .B1(n781), .B2(n782), 
        .ZN(n569) );
  nr02d0 U1222 ( .A1(uart_tx_fifo_level0[0]), .A2(uart_tx_fifo_level0[1]), 
        .ZN(n782) );
  nr03d0 U1223 ( .A1(uart_tx_fifo_level0[3]), .A2(uart_tx_fifo_level0[4]), 
        .A3(uart_tx_fifo_level0[2]), .ZN(n781) );
  or04d0 U1224 ( .A1(n783), .A2(n3244), .A3(uart_phy_tx_count[1]), .A4(
        uart_phy_tx_count[2]), .Z(n778) );
  inv0d0 U1225 ( .I(n769), .ZN(n783) );
  nr02d0 U1226 ( .A1(n775), .A2(n761), .ZN(n769) );
  inv0d0 U1228 ( .I(uart_phy_tx_count[0]), .ZN(n775) );
  oaim22d1 U1229 ( .A1(n784), .A2(n441), .B1(n784), .B2(mgmtsoc_zero2), .ZN(
        n4123) );
  aoi31d1 U1230 ( .B1(n785), .B2(n786), .B3(n787), .A(n2349), .ZN(n784) );
  aor21d1 U1231 ( .B1(n788), .B2(N5394), .A(n789), .Z(n4124) );
  aoi211d1 U1232 ( .C1(mgmtsoc_pending_re), .C2(mgmtsoc_pending_r), .A(n2347), 
        .B(n3312), .ZN(n789) );
  inv0d0 U1233 ( .I(mgmtsoc_zero_trigger_d), .ZN(n788) );
  aor22d1 U1234 ( .A1(n592), .A2(N5395), .B1(mgmtsoc_pending_r), .B2(n790), 
        .Z(n4125) );
  an02d0 U1235 ( .A1(n791), .A2(n2383), .Z(n790) );
  oai22d1 U1236 ( .A1(n3377), .A2(n792), .B1(n3309), .B2(n102), .ZN(n4126) );
  oai22d1 U1237 ( .A1(n3378), .A2(n792), .B1(n3308), .B2(n102), .ZN(n4127) );
  oai22d1 U1238 ( .A1(n3379), .A2(n792), .B1(n3075), .B2(n102), .ZN(n4128) );
  oai22d1 U1239 ( .A1(n3380), .A2(n792), .B1(n3079), .B2(n102), .ZN(n4129) );
  oai22d1 U1240 ( .A1(n3381), .A2(n792), .B1(n3083), .B2(n102), .ZN(n4130) );
  oai22d1 U1241 ( .A1(n3382), .A2(n792), .B1(n3087), .B2(n102), .ZN(n4131) );
  oai22d1 U1242 ( .A1(n3383), .A2(n792), .B1(n3091), .B2(n102), .ZN(n4132) );
  oai22d1 U1243 ( .A1(n3384), .A2(n792), .B1(n3313), .B2(n102), .ZN(n4133) );
  oai22d1 U1244 ( .A1(n3385), .A2(n792), .B1(n3095), .B2(n102), .ZN(n4134) );
  oai22d1 U1245 ( .A1(n3386), .A2(n792), .B1(n3099), .B2(n102), .ZN(n4135) );
  oai22d1 U1246 ( .A1(n3387), .A2(n792), .B1(n3103), .B2(n102), .ZN(n4136) );
  oai22d1 U1247 ( .A1(n3388), .A2(n792), .B1(n3107), .B2(n102), .ZN(n4137) );
  oai22d1 U1248 ( .A1(n3389), .A2(n792), .B1(n3111), .B2(n102), .ZN(n4138) );
  oai22d1 U1249 ( .A1(n3390), .A2(n792), .B1(n3115), .B2(n102), .ZN(n4139) );
  oai22d1 U1250 ( .A1(n3391), .A2(n792), .B1(n3119), .B2(n102), .ZN(n4140) );
  oai22d1 U1251 ( .A1(n3392), .A2(n792), .B1(n3123), .B2(n102), .ZN(n4141) );
  oai22d1 U1252 ( .A1(n3393), .A2(n792), .B1(n3241), .B2(n95), .ZN(n4142) );
  oai22d1 U1253 ( .A1(n3394), .A2(n792), .B1(n3177), .B2(n95), .ZN(n4143) );
  oai22d1 U1254 ( .A1(n3395), .A2(n792), .B1(n3171), .B2(n95), .ZN(n4144) );
  oai22d1 U1255 ( .A1(n3396), .A2(n792), .B1(n3165), .B2(n95), .ZN(n4145) );
  oai22d1 U1256 ( .A1(n3397), .A2(n792), .B1(n3159), .B2(n95), .ZN(n4146) );
  oai22d1 U1257 ( .A1(n3398), .A2(n792), .B1(n3200), .B2(n95), .ZN(n4147) );
  oai22d1 U1258 ( .A1(n3399), .A2(n792), .B1(n3153), .B2(n95), .ZN(n4148) );
  oai22d1 U1259 ( .A1(n3400), .A2(n792), .B1(n3147), .B2(n95), .ZN(n4149) );
  oai22d1 U1260 ( .A1(n3401), .A2(n792), .B1(n3240), .B2(n95), .ZN(n4150) );
  oai22d1 U1261 ( .A1(n3402), .A2(n792), .B1(n3208), .B2(n95), .ZN(n4151) );
  oai22d1 U1262 ( .A1(n3403), .A2(n792), .B1(n3194), .B2(n95), .ZN(n4152) );
  oai22d1 U1263 ( .A1(n3404), .A2(n792), .B1(n3187), .B2(n95), .ZN(n4153) );
  oai22d1 U1264 ( .A1(n3405), .A2(n792), .B1(n3182), .B2(n95), .ZN(n4154) );
  oai22d1 U1265 ( .A1(n3406), .A2(n792), .B1(n3140), .B2(n95), .ZN(n4155) );
  oai22d1 U1266 ( .A1(n3407), .A2(n792), .B1(n3216), .B2(n95), .ZN(n4156) );
  oai22d1 U1267 ( .A1(n3408), .A2(n792), .B1(n3239), .B2(n95), .ZN(n4157) );
  nd02d0 U1268 ( .A1(n2386), .A2(n792), .ZN(n793) );
  oai22d1 U1270 ( .A1(n442), .A2(n794), .B1(n795), .B2(n796), .ZN(n4158) );
  nd02d0 U1271 ( .A1(n794), .A2(n2389), .ZN(n796) );
  inv0d0 U1272 ( .I(csrbank10_update_value0_w), .ZN(n795) );
  oai22d1 U1273 ( .A1(n441), .A2(n797), .B1(n798), .B2(n799), .ZN(n4159) );
  nd02d0 U1274 ( .A1(n797), .A2(n2390), .ZN(n799) );
  nd02d0 U1275 ( .A1(n800), .A2(n801), .ZN(n797) );
  oai22d1 U1276 ( .A1(n3409), .A2(n802), .B1(n803), .B2(n804), .ZN(n4160) );
  oai22d1 U1277 ( .A1(n3410), .A2(n802), .B1(n803), .B2(n805), .ZN(n4161) );
  oai22d1 U1278 ( .A1(n3411), .A2(n802), .B1(n803), .B2(n806), .ZN(n4162) );
  oai22d1 U1279 ( .A1(n3412), .A2(n802), .B1(n803), .B2(n807), .ZN(n4163) );
  oai22d1 U1280 ( .A1(n3413), .A2(n802), .B1(n803), .B2(n808), .ZN(n4164) );
  oai22d1 U1281 ( .A1(n3414), .A2(n802), .B1(n803), .B2(n809), .ZN(n4165) );
  oai22d1 U1282 ( .A1(n3415), .A2(n802), .B1(n803), .B2(n810), .ZN(n4166) );
  oai22d1 U1283 ( .A1(n3416), .A2(n802), .B1(n803), .B2(n811), .ZN(n4167) );
  oai22d1 U1284 ( .A1(n3417), .A2(n802), .B1(n803), .B2(n812), .ZN(n4168) );
  oai22d1 U1285 ( .A1(n3418), .A2(n802), .B1(n803), .B2(n813), .ZN(n4169) );
  oai22d1 U1286 ( .A1(n3419), .A2(n802), .B1(n803), .B2(n814), .ZN(n4170) );
  oai22d1 U1287 ( .A1(n3420), .A2(n802), .B1(n803), .B2(n815), .ZN(n4171) );
  oai22d1 U1288 ( .A1(n3421), .A2(n802), .B1(n803), .B2(n816), .ZN(n4172) );
  oai22d1 U1289 ( .A1(n3422), .A2(n802), .B1(n803), .B2(n817), .ZN(n4173) );
  oai22d1 U1290 ( .A1(n3423), .A2(n802), .B1(n803), .B2(n818), .ZN(n4174) );
  oai22d1 U1291 ( .A1(n3424), .A2(n802), .B1(n803), .B2(n819), .ZN(n4175) );
  oai22d1 U1292 ( .A1(n3425), .A2(n802), .B1(n803), .B2(n820), .ZN(n4176) );
  oai22d1 U1293 ( .A1(n3426), .A2(n802), .B1(n803), .B2(n821), .ZN(n4177) );
  oai22d1 U1294 ( .A1(n3427), .A2(n802), .B1(n803), .B2(n822), .ZN(n4178) );
  oai22d1 U1295 ( .A1(n3428), .A2(n802), .B1(n803), .B2(n823), .ZN(n4179) );
  oai22d1 U1296 ( .A1(n3429), .A2(n802), .B1(n803), .B2(n824), .ZN(n4180) );
  oai22d1 U1297 ( .A1(n3430), .A2(n802), .B1(n803), .B2(n825), .ZN(n4181) );
  oai22d1 U1298 ( .A1(n3431), .A2(n802), .B1(n803), .B2(n826), .ZN(n4182) );
  oai22d1 U1299 ( .A1(n3432), .A2(n802), .B1(n803), .B2(n827), .ZN(n4183) );
  oai22d1 U1300 ( .A1(n3433), .A2(n802), .B1(n393), .B2(n803), .ZN(n4184) );
  oai22d1 U1301 ( .A1(n3434), .A2(n802), .B1(n356), .B2(n803), .ZN(n4185) );
  oai22d1 U1302 ( .A1(n3435), .A2(n802), .B1(n345), .B2(n803), .ZN(n4186) );
  oai22d1 U1303 ( .A1(n3436), .A2(n802), .B1(n380), .B2(n803), .ZN(n4187) );
  oai22d1 U1304 ( .A1(n3437), .A2(n802), .B1(n368), .B2(n803), .ZN(n4188) );
  oai22d1 U1305 ( .A1(n3438), .A2(n802), .B1(n576), .B2(n803), .ZN(n4189) );
  oai22d1 U1306 ( .A1(n3439), .A2(n802), .B1(n405), .B2(n803), .ZN(n4190) );
  oai22d1 U1308 ( .A1(n828), .A2(n443), .B1(n3242), .B2(n802), .ZN(n4191) );
  inv0d0 U1309 ( .I(n802), .ZN(n828) );
  oai22d1 U1311 ( .A1(n3440), .A2(n831), .B1(n804), .B2(n24), .ZN(n4192) );
  oai22d1 U1312 ( .A1(n3441), .A2(n831), .B1(n805), .B2(n24), .ZN(n4193) );
  oai22d1 U1313 ( .A1(n3442), .A2(n831), .B1(n806), .B2(n24), .ZN(n4194) );
  oai22d1 U1314 ( .A1(n3443), .A2(n831), .B1(n807), .B2(n24), .ZN(n4195) );
  oai22d1 U1315 ( .A1(n3444), .A2(n831), .B1(n808), .B2(n24), .ZN(n4196) );
  oai22d1 U1316 ( .A1(n3445), .A2(n831), .B1(n809), .B2(n24), .ZN(n4197) );
  oai22d1 U1317 ( .A1(n3446), .A2(n831), .B1(n810), .B2(n24), .ZN(n4198) );
  oai22d1 U1318 ( .A1(n3447), .A2(n831), .B1(n811), .B2(n24), .ZN(n4199) );
  oai22d1 U1319 ( .A1(n3448), .A2(n831), .B1(n812), .B2(n24), .ZN(n4200) );
  oai22d1 U1320 ( .A1(n3449), .A2(n831), .B1(n813), .B2(n24), .ZN(n4201) );
  oai22d1 U1321 ( .A1(n3450), .A2(n831), .B1(n814), .B2(n24), .ZN(n4202) );
  oai22d1 U1322 ( .A1(n3451), .A2(n831), .B1(n815), .B2(n24), .ZN(n4203) );
  oai22d1 U1323 ( .A1(n3452), .A2(n831), .B1(n816), .B2(n24), .ZN(n4204) );
  oai22d1 U1324 ( .A1(n3453), .A2(n831), .B1(n817), .B2(n24), .ZN(n4205) );
  oai22d1 U1325 ( .A1(n3454), .A2(n831), .B1(n818), .B2(n24), .ZN(n4206) );
  oai22d1 U1326 ( .A1(n3455), .A2(n831), .B1(n819), .B2(n23), .ZN(n4207) );
  oai22d1 U1327 ( .A1(n3456), .A2(n831), .B1(n820), .B2(n23), .ZN(n4208) );
  oai22d1 U1328 ( .A1(n3457), .A2(n831), .B1(n821), .B2(n23), .ZN(n4209) );
  oai22d1 U1329 ( .A1(n3458), .A2(n831), .B1(n822), .B2(n23), .ZN(n4210) );
  oai22d1 U1330 ( .A1(n3459), .A2(n831), .B1(n823), .B2(n23), .ZN(n4211) );
  oai22d1 U1331 ( .A1(n3460), .A2(n831), .B1(n824), .B2(n23), .ZN(n4212) );
  oai22d1 U1332 ( .A1(n3461), .A2(n831), .B1(n825), .B2(n23), .ZN(n4213) );
  oai22d1 U1333 ( .A1(n3462), .A2(n831), .B1(n826), .B2(n23), .ZN(n4214) );
  oai22d1 U1334 ( .A1(n3463), .A2(n831), .B1(n827), .B2(n23), .ZN(n4215) );
  oai22d1 U1335 ( .A1(n3464), .A2(n831), .B1(n392), .B2(n23), .ZN(n4216) );
  oai22d1 U1336 ( .A1(n3465), .A2(n831), .B1(n355), .B2(n23), .ZN(n4217) );
  oai22d1 U1337 ( .A1(n3466), .A2(n831), .B1(n344), .B2(n23), .ZN(n4218) );
  oai22d1 U1338 ( .A1(n3467), .A2(n831), .B1(n379), .B2(n23), .ZN(n4219) );
  oai22d1 U1339 ( .A1(n3468), .A2(n831), .B1(n367), .B2(n23), .ZN(n4220) );
  oai22d1 U1340 ( .A1(n3469), .A2(n831), .B1(n576), .B2(n23), .ZN(n4221) );
  oai22d1 U1341 ( .A1(n3470), .A2(n831), .B1(n404), .B2(n23), .ZN(n4222) );
  nd02d0 U1342 ( .A1(n2387), .A2(n831), .ZN(n832) );
  oai22d1 U1343 ( .A1(n833), .A2(n2330), .B1(n3471), .B2(n831), .ZN(n4223) );
  inv0d0 U1344 ( .I(n831), .ZN(n833) );
  nr02d0 U1346 ( .A1(n2350), .A2(n835), .ZN(n4224) );
  aoi22d1 U1347 ( .A1(n836), .A2(n837), .B1(spi_mosi), .B2(n838), .ZN(n835) );
  oai22d1 U1348 ( .A1(n839), .A2(n840), .B1(spi_master_mosi_sel[2]), .B2(n841), 
        .ZN(n837) );
  aoi311d1 U1349 ( .C1(spi_master_mosi_data[2]), .C2(n842), .C3(
        spi_master_mosi_sel[1]), .A(n843), .B(n844), .ZN(n841) );
  nr03d0 U1350 ( .A1(n842), .A2(spi_master_mosi_sel[1]), .A3(n3472), .ZN(n844)
         );
  oai22d1 U1351 ( .A1(n3473), .A2(n845), .B1(n3474), .B2(n846), .ZN(n843) );
  inv0d0 U1352 ( .I(spi_master_mosi_sel[2]), .ZN(n840) );
  aoi311d1 U1353 ( .C1(spi_master_mosi_sel[1]), .C2(n842), .C3(
        spi_master_mosi_data[6]), .A(n847), .B(n848), .ZN(n839) );
  nr03d0 U1354 ( .A1(n842), .A2(spi_master_mosi_sel[1]), .A3(n3475), .ZN(n848)
         );
  oai22d1 U1355 ( .A1(n3476), .A2(n845), .B1(n3477), .B2(n846), .ZN(n847) );
  inv0d0 U1356 ( .I(n838), .ZN(n836) );
  nd02d0 U1357 ( .A1(spi_master_clk_fall), .A2(n849), .ZN(n838) );
  oai21d1 U1358 ( .B1(n617), .B2(n850), .A(n851), .ZN(n4225) );
  nd13d1 U1359 ( .A1(n619), .A2(n852), .A3(spi_clk), .ZN(n851) );
  nd02d0 U1360 ( .A1(n2387), .A2(n617), .ZN(n619) );
  oai211d1 U1361 ( .C1(n853), .C2(n854), .A(n855), .B(n856), .ZN(n4226) );
  oaim21d1 U1362 ( .B1(n846), .B2(n845), .A(n857), .ZN(n855) );
  nd02d0 U1363 ( .A1(spi_master_mosi_sel[1]), .A2(spi_master_mosi_sel[0]), 
        .ZN(n846) );
  oai221d1 U1364 ( .B1(n842), .B2(n854), .C1(spi_master_mosi_sel[0]), .C2(n858), .A(n856), .ZN(n4227) );
  inv0d0 U1365 ( .I(n859), .ZN(n854) );
  oai311d1 U1366 ( .C1(n858), .C2(spi_master_mosi_sel[2]), .C3(n845), .A(n856), 
        .B(n860), .ZN(n4228) );
  aon211d1 U1367 ( .C1(n857), .C2(n845), .B(n859), .A(spi_master_mosi_sel[2]), 
        .ZN(n860) );
  nd03d0 U1368 ( .A1(n861), .A2(n2393), .A3(n862), .ZN(n856) );
  nd02d0 U1369 ( .A1(n842), .A2(n853), .ZN(n845) );
  inv0d0 U1370 ( .I(spi_master_mosi_sel[1]), .ZN(n853) );
  inv0d0 U1371 ( .I(spi_master_mosi_sel[0]), .ZN(n842) );
  inv0d0 U1372 ( .I(n857), .ZN(n858) );
  nr02d0 U1373 ( .A1(n2349), .A2(n859), .ZN(n857) );
  nr02d0 U1374 ( .A1(n863), .A2(spi_master_clk_fall), .ZN(n859) );
  oai22d1 U1375 ( .A1(n3477), .A2(n863), .B1(n3236), .B2(n864), .ZN(n4229) );
  oai22d1 U1376 ( .A1(n865), .A2(n863), .B1(n3133), .B2(n864), .ZN(n4230) );
  inv0d0 U1377 ( .I(spi_master_mosi_data[6]), .ZN(n865) );
  oai22d1 U1378 ( .A1(n3475), .A2(n863), .B1(n3192), .B2(n864), .ZN(n4231) );
  oai22d1 U1379 ( .A1(n3476), .A2(n863), .B1(n3186), .B2(n864), .ZN(n4232) );
  oai22d1 U1380 ( .A1(n3474), .A2(n863), .B1(n3181), .B2(n864), .ZN(n4233) );
  oai22d1 U1381 ( .A1(n866), .A2(n863), .B1(n3138), .B2(n864), .ZN(n4234) );
  inv0d0 U1382 ( .I(spi_master_mosi_data[2]), .ZN(n866) );
  oai22d1 U1383 ( .A1(n3472), .A2(n863), .B1(n3215), .B2(n864), .ZN(n4235) );
  oai22d1 U1384 ( .A1(n3473), .A2(n863), .B1(n3235), .B2(n864), .ZN(n4236) );
  nd02d0 U1385 ( .A1(n2387), .A2(n863), .ZN(n864) );
  oaim21d1 U1386 ( .B1(n861), .B2(n862), .A(n2383), .ZN(n863) );
  oai22d1 U1387 ( .A1(n867), .A2(n616), .B1(n868), .B2(n869), .ZN(n4237) );
  aoi21d1 U1388 ( .B1(N1671), .B2(n870), .A(n861), .ZN(n868) );
  oai22d1 U1389 ( .A1(n867), .A2(n618), .B1(n871), .B2(n869), .ZN(n4238) );
  nd02d0 U1390 ( .A1(n872), .A2(n2389), .ZN(n869) );
  an02d0 U1391 ( .A1(n872), .A2(n850), .Z(n867) );
  oai321d1 U1392 ( .C1(n873), .C2(n870), .C3(n874), .B1(n852), .B2(n871), .A(
        n875), .ZN(n872) );
  aoi22d1 U1393 ( .A1(n862), .A2(n616), .B1(spimaster_state[0]), .B2(
        spi_master_clk_rise), .ZN(n873) );
  inv0d0 U1394 ( .I(n876), .ZN(n862) );
  oaim21d1 U1395 ( .B1(n877), .B2(spi_master_count[1]), .A(n878), .ZN(n4239)
         );
  nd03d0 U1396 ( .A1(n879), .A2(n880), .A3(spi_master_count[0]), .ZN(n878) );
  oai22d1 U1397 ( .A1(spi_master_count[0]), .A2(n881), .B1(n882), .B2(n883), 
        .ZN(n4240) );
  inv0d0 U1398 ( .I(spi_master_count[0]), .ZN(n882) );
  oai21d1 U1399 ( .B1(n3127), .B2(n884), .A(n885), .ZN(n4241) );
  nd04d0 U1400 ( .A1(spi_master_count[1]), .A2(spi_master_count[0]), .A3(n879), 
        .A4(n3127), .ZN(n885) );
  aoi21d1 U1401 ( .B1(n879), .B2(n880), .A(n877), .ZN(n884) );
  oai21d1 U1402 ( .B1(spi_master_count[0]), .B2(n881), .A(n883), .ZN(n877) );
  nd02d0 U1403 ( .A1(n875), .A2(n871), .ZN(n883) );
  inv0d0 U1404 ( .I(n874), .ZN(n871) );
  nr02d0 U1405 ( .A1(n616), .A2(spimaster_state[1]), .ZN(n874) );
  aoi21d1 U1406 ( .B1(spi_master_clk_fall), .B2(n870), .A(n2348), .ZN(n875) );
  inv0d0 U1407 ( .I(n879), .ZN(n881) );
  inv0d0 U1408 ( .I(spi_master_count[1]), .ZN(n880) );
  nr02d0 U1409 ( .A1(n850), .A2(n852), .ZN(n879) );
  nd02d0 U1410 ( .A1(n870), .A2(n2390), .ZN(n850) );
  nr02d0 U1411 ( .A1(n618), .A2(spimaster_state[0]), .ZN(n870) );
  oai22d1 U1412 ( .A1(n3233), .A2(n886), .B1(n820), .B2(n4), .ZN(n4242) );
  oai22d1 U1413 ( .A1(n3176), .A2(n886), .B1(n821), .B2(n4), .ZN(n4243) );
  oai22d1 U1414 ( .A1(n3170), .A2(n886), .B1(n822), .B2(n4), .ZN(n4244) );
  oai22d1 U1415 ( .A1(n3164), .A2(n886), .B1(n823), .B2(n4), .ZN(n4245) );
  oai22d1 U1416 ( .A1(n3158), .A2(n886), .B1(n824), .B2(n4), .ZN(n4246) );
  oai22d1 U1417 ( .A1(n3199), .A2(n886), .B1(n825), .B2(n4), .ZN(n4247) );
  oai22d1 U1418 ( .A1(n3152), .A2(n886), .B1(n826), .B2(n887), .ZN(n4248) );
  oai22d1 U1419 ( .A1(n3146), .A2(n886), .B1(n827), .B2(n887), .ZN(n4249) );
  oaim22d1 U1420 ( .A1(n394), .A2(n887), .B1(n888), .B2(
        spi_master_clk_divider0[7]), .ZN(n4250) );
  oai221d1 U1421 ( .B1(n888), .B2(n355), .C1(n3207), .C2(n886), .A(n2381), 
        .ZN(n4251) );
  oai221d1 U1422 ( .B1(n888), .B2(n344), .C1(n3193), .C2(n886), .A(n2382), 
        .ZN(n4252) );
  oaim22d1 U1423 ( .A1(n382), .A2(n887), .B1(n888), .B2(
        spi_master_clk_divider0[4]), .ZN(n4253) );
  oaim22d1 U1424 ( .A1(n370), .A2(n887), .B1(n888), .B2(
        spi_master_clk_divider0[3]), .ZN(n4254) );
  oai221d1 U1425 ( .B1(n888), .B2(n576), .C1(n3139), .C2(n886), .A(n2381), 
        .ZN(n4255) );
  oaim22d1 U1426 ( .A1(n406), .A2(n887), .B1(n888), .B2(
        spi_master_clk_divider0[1]), .ZN(n4256) );
  nd02d0 U1427 ( .A1(n2386), .A2(n886), .ZN(n887) );
  oai22d1 U1428 ( .A1(n3232), .A2(n886), .B1(n888), .B2(n443), .ZN(n4257) );
  aoi21d1 U1430 ( .B1(n889), .B2(n890), .A(n2349), .ZN(n888) );
  oai22d1 U1431 ( .A1(n441), .A2(n891), .B1(n622), .B2(n892), .ZN(n4258) );
  nd02d0 U1432 ( .A1(n891), .A2(n2390), .ZN(n892) );
  nd02d0 U1433 ( .A1(n893), .A2(n743), .ZN(n891) );
  inv0d0 U1434 ( .I(n647), .ZN(n743) );
  oai22d1 U1435 ( .A1(n894), .A2(n895), .B1(n819), .B2(n896), .ZN(n4259) );
  oai22d1 U1436 ( .A1(n3478), .A2(n894), .B1(n820), .B2(n896), .ZN(n4260) );
  oai22d1 U1437 ( .A1(n3479), .A2(n894), .B1(n821), .B2(n896), .ZN(n4261) );
  oai22d1 U1438 ( .A1(n3480), .A2(n894), .B1(n822), .B2(n896), .ZN(n4262) );
  oai22d1 U1439 ( .A1(n3481), .A2(n894), .B1(n823), .B2(n896), .ZN(n4263) );
  oai22d1 U1440 ( .A1(n3482), .A2(n894), .B1(n824), .B2(n896), .ZN(n4264) );
  oai22d1 U1441 ( .A1(n3483), .A2(n894), .B1(n825), .B2(n896), .ZN(n4265) );
  oai22d1 U1442 ( .A1(n3484), .A2(n894), .B1(n826), .B2(n896), .ZN(n4266) );
  oai22d1 U1443 ( .A1(n3485), .A2(n894), .B1(n827), .B2(n896), .ZN(n4267) );
  oaim22d1 U1444 ( .A1(n393), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[7]), 
        .ZN(n4268) );
  oaim22d1 U1445 ( .A1(n357), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[6]), 
        .ZN(n4269) );
  oaim22d1 U1446 ( .A1(n346), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[5]), 
        .ZN(n4270) );
  oaim22d1 U1447 ( .A1(n381), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[4]), 
        .ZN(n4271) );
  oaim22d1 U1448 ( .A1(n369), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[3]), 
        .ZN(n4272) );
  oaim22d1 U1449 ( .A1(n576), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[2]), 
        .ZN(n4273) );
  oaim22d1 U1450 ( .A1(n405), .A2(n896), .B1(n897), .B2(csrbank9_cs0_w[1]), 
        .ZN(n4274) );
  inv0d0 U1452 ( .I(n897), .ZN(n894) );
  oaim22d1 U1453 ( .A1(n897), .A2(n898), .B1(n897), .B2(csrbank9_cs0_w[0]), 
        .ZN(n4275) );
  aoi21d1 U1454 ( .B1(n889), .B2(n899), .A(n2350), .ZN(n897) );
  oai22d1 U1455 ( .A1(n403), .A2(n900), .B1(n3215), .B2(n901), .ZN(n4276) );
  oai22d1 U1456 ( .A1(n576), .A2(n900), .B1(n3138), .B2(n901), .ZN(n4277) );
  oai22d1 U1457 ( .A1(n367), .A2(n900), .B1(n3181), .B2(n901), .ZN(n4278) );
  oai22d1 U1458 ( .A1(n379), .A2(n900), .B1(n3186), .B2(n901), .ZN(n4279) );
  oai22d1 U1459 ( .A1(n347), .A2(n900), .B1(n3192), .B2(n901), .ZN(n4280) );
  oai22d1 U1460 ( .A1(n358), .A2(n900), .B1(n3133), .B2(n901), .ZN(n4281) );
  oai22d1 U1461 ( .A1(n391), .A2(n900), .B1(n3236), .B2(n901), .ZN(n4282) );
  oai22d1 U1462 ( .A1(n578), .A2(n900), .B1(n3235), .B2(n901), .ZN(n4283) );
  inv0d0 U1463 ( .I(n900), .ZN(n901) );
  nd04d0 U1464 ( .A1(n893), .A2(n902), .A3(n889), .A4(n903), .ZN(n900) );
  oai22d1 U1465 ( .A1(n3307), .A2(n904), .B1(n820), .B2(n905), .ZN(n4284) );
  oai22d1 U1466 ( .A1(n3175), .A2(n904), .B1(n821), .B2(n905), .ZN(n4285) );
  oai22d1 U1467 ( .A1(n3169), .A2(n904), .B1(n822), .B2(n905), .ZN(n4286) );
  oai22d1 U1468 ( .A1(n3163), .A2(n904), .B1(n823), .B2(n905), .ZN(n4287) );
  oai22d1 U1469 ( .A1(n3157), .A2(n904), .B1(n824), .B2(n905), .ZN(n4288) );
  oai22d1 U1470 ( .A1(n3198), .A2(n904), .B1(n825), .B2(n905), .ZN(n4289) );
  oai22d1 U1471 ( .A1(n3151), .A2(n904), .B1(n826), .B2(n905), .ZN(n4290) );
  oai22d1 U1472 ( .A1(n3145), .A2(n904), .B1(n827), .B2(n905), .ZN(n4291) );
  oai22d1 U1473 ( .A1(n3486), .A2(n904), .B1(n391), .B2(n905), .ZN(n4292) );
  oai22d1 U1474 ( .A1(n3487), .A2(n904), .B1(n358), .B2(n905), .ZN(n4293) );
  oai22d1 U1475 ( .A1(n3488), .A2(n904), .B1(n347), .B2(n905), .ZN(n4294) );
  oai22d1 U1476 ( .A1(n3489), .A2(n904), .B1(n382), .B2(n905), .ZN(n4295) );
  oai22d1 U1477 ( .A1(n3490), .A2(n904), .B1(n370), .B2(n905), .ZN(n4296) );
  oai22d1 U1478 ( .A1(n3491), .A2(n904), .B1(n576), .B2(n905), .ZN(n4297) );
  oai22d1 U1479 ( .A1(n3492), .A2(n904), .B1(n403), .B2(n905), .ZN(n4298) );
  oai22d1 U1481 ( .A1(n3234), .A2(n904), .B1(n906), .B2(n2330), .ZN(n4299) );
  aoi21d1 U1483 ( .B1(n907), .B2(n893), .A(n2347), .ZN(n906) );
  inv0d0 U1484 ( .I(n908), .ZN(n893) );
  oai22d1 U1485 ( .A1(n441), .A2(n909), .B1(n910), .B2(n911), .ZN(n4300) );
  nd02d0 U1486 ( .A1(n909), .A2(n2390), .ZN(n911) );
  nd02d0 U1487 ( .A1(n738), .A2(n912), .ZN(n909) );
  nr02d0 U1488 ( .A1(n913), .A2(n914), .ZN(n738) );
  oai22d1 U1489 ( .A1(n915), .A2(n442), .B1(n3224), .B2(n916), .ZN(n4301) );
  inv0d0 U1490 ( .I(n916), .ZN(n915) );
  oai21d1 U1491 ( .B1(n913), .B2(n917), .A(n2378), .ZN(n916) );
  oaim22d1 U1492 ( .A1(n804), .A2(n81), .B1(n34), .B2(la_output[127]), .ZN(
        n4302) );
  oaim22d1 U1493 ( .A1(n805), .A2(n81), .B1(n34), .B2(la_output[126]), .ZN(
        n4303) );
  oaim22d1 U1494 ( .A1(n806), .A2(n81), .B1(n34), .B2(la_output[125]), .ZN(
        n4304) );
  oaim22d1 U1495 ( .A1(n807), .A2(n81), .B1(n34), .B2(la_output[124]), .ZN(
        n4305) );
  oaim22d1 U1496 ( .A1(n808), .A2(n81), .B1(n34), .B2(la_output[123]), .ZN(
        n4306) );
  oaim22d1 U1497 ( .A1(n809), .A2(n81), .B1(n34), .B2(la_output[122]), .ZN(
        n4307) );
  oaim22d1 U1498 ( .A1(n810), .A2(n81), .B1(n34), .B2(la_output[121]), .ZN(
        n4308) );
  oaim22d1 U1499 ( .A1(n811), .A2(n81), .B1(n34), .B2(la_output[120]), .ZN(
        n4309) );
  oaim22d1 U1500 ( .A1(n812), .A2(n81), .B1(n34), .B2(la_output[119]), .ZN(
        n4310) );
  oaim22d1 U1501 ( .A1(n813), .A2(n81), .B1(n34), .B2(la_output[118]), .ZN(
        n4311) );
  oaim22d1 U1502 ( .A1(n814), .A2(n81), .B1(n34), .B2(la_output[117]), .ZN(
        n4312) );
  oaim22d1 U1503 ( .A1(n815), .A2(n81), .B1(n34), .B2(la_output[116]), .ZN(
        n4313) );
  oaim22d1 U1504 ( .A1(n816), .A2(n81), .B1(n34), .B2(la_output[115]), .ZN(
        n4314) );
  oaim22d1 U1505 ( .A1(n817), .A2(n81), .B1(n34), .B2(la_output[114]), .ZN(
        n4315) );
  oaim22d1 U1506 ( .A1(n818), .A2(n81), .B1(n34), .B2(la_output[113]), .ZN(
        n4316) );
  oaim22d1 U1507 ( .A1(n819), .A2(n80), .B1(n34), .B2(la_output[112]), .ZN(
        n4317) );
  oaim22d1 U1508 ( .A1(n820), .A2(n80), .B1(n33), .B2(la_output[111]), .ZN(
        n4318) );
  oaim22d1 U1509 ( .A1(n821), .A2(n80), .B1(n33), .B2(la_output[110]), .ZN(
        n4319) );
  oaim22d1 U1510 ( .A1(n822), .A2(n80), .B1(n33), .B2(la_output[109]), .ZN(
        n4320) );
  oaim22d1 U1511 ( .A1(n823), .A2(n80), .B1(n33), .B2(la_output[108]), .ZN(
        n4321) );
  oaim22d1 U1512 ( .A1(n824), .A2(n80), .B1(n33), .B2(la_output[107]), .ZN(
        n4322) );
  oaim22d1 U1513 ( .A1(n825), .A2(n80), .B1(n33), .B2(la_output[106]), .ZN(
        n4323) );
  oaim22d1 U1514 ( .A1(n826), .A2(n80), .B1(n33), .B2(la_output[105]), .ZN(
        n4324) );
  oaim22d1 U1515 ( .A1(n827), .A2(n80), .B1(n33), .B2(la_output[104]), .ZN(
        n4325) );
  oaim22d1 U1516 ( .A1(n392), .A2(n80), .B1(n33), .B2(la_output[103]), .ZN(
        n4326) );
  oaim22d1 U1517 ( .A1(n356), .A2(n80), .B1(n33), .B2(la_output[102]), .ZN(
        n4327) );
  oaim22d1 U1518 ( .A1(n345), .A2(n80), .B1(n33), .B2(la_output[101]), .ZN(
        n4328) );
  oaim22d1 U1519 ( .A1(n380), .A2(n80), .B1(n33), .B2(la_output[100]), .ZN(
        n4329) );
  oaim22d1 U1520 ( .A1(n368), .A2(n80), .B1(n33), .B2(la_output[99]), .ZN(
        n4330) );
  oaim22d1 U1521 ( .A1(n576), .A2(n80), .B1(n33), .B2(la_output[98]), .ZN(
        n4331) );
  oaim22d1 U1522 ( .A1(n404), .A2(n80), .B1(n33), .B2(la_output[97]), .ZN(
        n4332) );
  nd12d0 U1523 ( .A1(n34), .A2(n2392), .ZN(n918) );
  oaim22d1 U1524 ( .A1(n441), .A2(n33), .B1(n33), .B2(la_output[96]), .ZN(
        n4333) );
  oai21d1 U1525 ( .B1(n2347), .B2(n920), .A(n921), .ZN(n919) );
  oaim22d1 U1526 ( .A1(n804), .A2(n78), .B1(n41), .B2(la_output[95]), .ZN(
        n4334) );
  oaim22d1 U1527 ( .A1(n805), .A2(n78), .B1(n41), .B2(la_output[94]), .ZN(
        n4335) );
  oaim22d1 U1528 ( .A1(n806), .A2(n78), .B1(n41), .B2(la_output[93]), .ZN(
        n4336) );
  oaim22d1 U1529 ( .A1(n807), .A2(n78), .B1(n41), .B2(la_output[92]), .ZN(
        n4337) );
  oaim22d1 U1530 ( .A1(n808), .A2(n78), .B1(n41), .B2(la_output[91]), .ZN(
        n4338) );
  oaim22d1 U1531 ( .A1(n809), .A2(n78), .B1(n41), .B2(la_output[90]), .ZN(
        n4339) );
  oaim22d1 U1532 ( .A1(n810), .A2(n78), .B1(n41), .B2(la_output[89]), .ZN(
        n4340) );
  oaim22d1 U1533 ( .A1(n811), .A2(n78), .B1(n41), .B2(la_output[88]), .ZN(
        n4341) );
  oaim22d1 U1534 ( .A1(n812), .A2(n78), .B1(n41), .B2(la_output[87]), .ZN(
        n4342) );
  oaim22d1 U1535 ( .A1(n813), .A2(n78), .B1(n41), .B2(la_output[86]), .ZN(
        n4343) );
  oaim22d1 U1536 ( .A1(n814), .A2(n78), .B1(n41), .B2(la_output[85]), .ZN(
        n4344) );
  oaim22d1 U1537 ( .A1(n815), .A2(n78), .B1(n41), .B2(la_output[84]), .ZN(
        n4345) );
  oaim22d1 U1538 ( .A1(n816), .A2(n78), .B1(n41), .B2(la_output[83]), .ZN(
        n4346) );
  oaim22d1 U1539 ( .A1(n817), .A2(n78), .B1(n41), .B2(la_output[82]), .ZN(
        n4347) );
  oaim22d1 U1540 ( .A1(n818), .A2(n78), .B1(n41), .B2(la_output[81]), .ZN(
        n4348) );
  oaim22d1 U1541 ( .A1(n819), .A2(n58), .B1(n41), .B2(la_output[80]), .ZN(
        n4349) );
  oaim22d1 U1542 ( .A1(n820), .A2(n58), .B1(n40), .B2(la_output[79]), .ZN(
        n4350) );
  oaim22d1 U1543 ( .A1(n821), .A2(n58), .B1(n40), .B2(la_output[78]), .ZN(
        n4351) );
  oaim22d1 U1544 ( .A1(n822), .A2(n58), .B1(n40), .B2(la_output[77]), .ZN(
        n4352) );
  oaim22d1 U1545 ( .A1(n823), .A2(n58), .B1(n40), .B2(la_output[76]), .ZN(
        n4353) );
  oaim22d1 U1546 ( .A1(n824), .A2(n58), .B1(n40), .B2(la_output[75]), .ZN(
        n4354) );
  oaim22d1 U1547 ( .A1(n825), .A2(n58), .B1(n40), .B2(la_output[74]), .ZN(
        n4355) );
  oaim22d1 U1548 ( .A1(n826), .A2(n58), .B1(n40), .B2(la_output[73]), .ZN(
        n4356) );
  oaim22d1 U1549 ( .A1(n827), .A2(n58), .B1(n40), .B2(la_output[72]), .ZN(
        n4357) );
  oaim22d1 U1550 ( .A1(n391), .A2(n58), .B1(n40), .B2(la_output[71]), .ZN(
        n4358) );
  oaim22d1 U1551 ( .A1(n355), .A2(n58), .B1(n40), .B2(la_output[70]), .ZN(
        n4359) );
  oaim22d1 U1552 ( .A1(n344), .A2(n58), .B1(n40), .B2(la_output[69]), .ZN(
        n4360) );
  oaim22d1 U1553 ( .A1(n379), .A2(n58), .B1(n40), .B2(la_output[68]), .ZN(
        n4361) );
  oaim22d1 U1554 ( .A1(n367), .A2(n58), .B1(n40), .B2(la_output[67]), .ZN(
        n4362) );
  oaim22d1 U1555 ( .A1(n576), .A2(n58), .B1(n40), .B2(la_output[66]), .ZN(
        n4363) );
  oaim22d1 U1556 ( .A1(n403), .A2(n58), .B1(n40), .B2(la_output[65]), .ZN(
        n4364) );
  nd12d0 U1557 ( .A1(n41), .A2(n2392), .ZN(n922) );
  oaim22d1 U1558 ( .A1(n441), .A2(n40), .B1(n40), .B2(la_output[64]), .ZN(
        n4365) );
  oai21d1 U1559 ( .B1(n2349), .B2(n249), .A(n921), .ZN(n923) );
  oai22d1 U1560 ( .A1(n3069), .A2(n925), .B1(n804), .B2(n926), .ZN(n4366) );
  oai22d1 U1561 ( .A1(n3071), .A2(n925), .B1(n805), .B2(n926), .ZN(n4367) );
  oai22d1 U1562 ( .A1(n3074), .A2(n925), .B1(n806), .B2(n926), .ZN(n4368) );
  oai22d1 U1563 ( .A1(n3078), .A2(n925), .B1(n807), .B2(n926), .ZN(n4369) );
  oai22d1 U1564 ( .A1(n3082), .A2(n925), .B1(n808), .B2(n926), .ZN(n4370) );
  oai22d1 U1565 ( .A1(n3086), .A2(n925), .B1(n809), .B2(n926), .ZN(n4371) );
  oai22d1 U1566 ( .A1(n3090), .A2(n925), .B1(n810), .B2(n926), .ZN(n4372) );
  oai22d1 U1567 ( .A1(n3067), .A2(n925), .B1(n811), .B2(n926), .ZN(n4373) );
  oai22d1 U1568 ( .A1(n3094), .A2(n925), .B1(n812), .B2(n926), .ZN(n4374) );
  oai22d1 U1569 ( .A1(n3098), .A2(n925), .B1(n813), .B2(n926), .ZN(n4375) );
  oai22d1 U1570 ( .A1(n3102), .A2(n925), .B1(n814), .B2(n926), .ZN(n4376) );
  oai22d1 U1571 ( .A1(n3106), .A2(n925), .B1(n815), .B2(n926), .ZN(n4377) );
  oai22d1 U1572 ( .A1(n3110), .A2(n925), .B1(n816), .B2(n926), .ZN(n4378) );
  oai22d1 U1573 ( .A1(n3114), .A2(n925), .B1(n817), .B2(n926), .ZN(n4379) );
  oai22d1 U1574 ( .A1(n3118), .A2(n925), .B1(n818), .B2(n926), .ZN(n4380) );
  oai22d1 U1575 ( .A1(n3122), .A2(n925), .B1(n819), .B2(n926), .ZN(n4381) );
  oai22d1 U1576 ( .A1(n3126), .A2(n925), .B1(n820), .B2(n926), .ZN(n4382) );
  oai22d1 U1577 ( .A1(n3174), .A2(n925), .B1(n821), .B2(n926), .ZN(n4383) );
  oai22d1 U1578 ( .A1(n3168), .A2(n925), .B1(n822), .B2(n926), .ZN(n4384) );
  oai22d1 U1579 ( .A1(n3162), .A2(n925), .B1(n823), .B2(n926), .ZN(n4385) );
  oai22d1 U1580 ( .A1(n3156), .A2(n925), .B1(n824), .B2(n926), .ZN(n4386) );
  oai22d1 U1581 ( .A1(n3197), .A2(n925), .B1(n825), .B2(n926), .ZN(n4387) );
  oai22d1 U1582 ( .A1(n3150), .A2(n925), .B1(n826), .B2(n926), .ZN(n4388) );
  oai22d1 U1583 ( .A1(n3144), .A2(n925), .B1(n827), .B2(n926), .ZN(n4389) );
  oai22d1 U1584 ( .A1(n3223), .A2(n925), .B1(n394), .B2(n926), .ZN(n4390) );
  oai22d1 U1585 ( .A1(n3132), .A2(n925), .B1(n357), .B2(n926), .ZN(n4391) );
  oai22d1 U1586 ( .A1(n3191), .A2(n925), .B1(n346), .B2(n926), .ZN(n4392) );
  oai22d1 U1587 ( .A1(n3185), .A2(n925), .B1(n381), .B2(n926), .ZN(n4393) );
  oai22d1 U1588 ( .A1(n3180), .A2(n925), .B1(n369), .B2(n926), .ZN(n4394) );
  oai22d1 U1589 ( .A1(n3137), .A2(n925), .B1(n576), .B2(n926), .ZN(n4395) );
  oai22d1 U1590 ( .A1(n3214), .A2(n925), .B1(n406), .B2(n926), .ZN(n4396) );
  oai22d1 U1592 ( .A1(n927), .A2(n443), .B1(n3222), .B2(n925), .ZN(n4397) );
  inv0d0 U1593 ( .I(n925), .ZN(n927) );
  oai22d1 U1595 ( .A1(n3068), .A2(n930), .B1(n804), .B2(n931), .ZN(n4398) );
  oai22d1 U1596 ( .A1(n3070), .A2(n930), .B1(n805), .B2(n931), .ZN(n4399) );
  oai22d1 U1597 ( .A1(n3073), .A2(n930), .B1(n806), .B2(n931), .ZN(n4400) );
  oai22d1 U1598 ( .A1(n3077), .A2(n930), .B1(n807), .B2(n931), .ZN(n4401) );
  oai22d1 U1599 ( .A1(n3081), .A2(n930), .B1(n808), .B2(n931), .ZN(n4402) );
  oai22d1 U1600 ( .A1(n3085), .A2(n930), .B1(n809), .B2(n931), .ZN(n4403) );
  oai22d1 U1601 ( .A1(n3089), .A2(n930), .B1(n810), .B2(n931), .ZN(n4404) );
  oai22d1 U1602 ( .A1(n3066), .A2(n930), .B1(n811), .B2(n931), .ZN(n4405) );
  oai22d1 U1603 ( .A1(n3093), .A2(n930), .B1(n812), .B2(n931), .ZN(n4406) );
  oai22d1 U1604 ( .A1(n3097), .A2(n930), .B1(n813), .B2(n931), .ZN(n4407) );
  oai22d1 U1605 ( .A1(n3101), .A2(n930), .B1(n814), .B2(n931), .ZN(n4408) );
  oai22d1 U1606 ( .A1(n3105), .A2(n930), .B1(n815), .B2(n931), .ZN(n4409) );
  oai22d1 U1607 ( .A1(n3109), .A2(n930), .B1(n816), .B2(n931), .ZN(n4410) );
  oai22d1 U1608 ( .A1(n3113), .A2(n930), .B1(n817), .B2(n931), .ZN(n4411) );
  oai22d1 U1609 ( .A1(n3117), .A2(n930), .B1(n818), .B2(n931), .ZN(n4412) );
  oai22d1 U1610 ( .A1(n3121), .A2(n930), .B1(n819), .B2(n931), .ZN(n4413) );
  oai22d1 U1611 ( .A1(n3125), .A2(n930), .B1(n820), .B2(n931), .ZN(n4414) );
  oai22d1 U1612 ( .A1(n3173), .A2(n930), .B1(n821), .B2(n931), .ZN(n4415) );
  oai22d1 U1613 ( .A1(n3167), .A2(n930), .B1(n822), .B2(n931), .ZN(n4416) );
  oai22d1 U1614 ( .A1(n3161), .A2(n930), .B1(n823), .B2(n931), .ZN(n4417) );
  oai22d1 U1615 ( .A1(n3155), .A2(n930), .B1(n824), .B2(n931), .ZN(n4418) );
  oai22d1 U1616 ( .A1(n3196), .A2(n930), .B1(n825), .B2(n931), .ZN(n4419) );
  oai22d1 U1617 ( .A1(n3149), .A2(n930), .B1(n826), .B2(n931), .ZN(n4420) );
  oai22d1 U1618 ( .A1(n3143), .A2(n930), .B1(n827), .B2(n931), .ZN(n4421) );
  oai22d1 U1619 ( .A1(n3221), .A2(n930), .B1(n393), .B2(n931), .ZN(n4422) );
  oai22d1 U1620 ( .A1(n3131), .A2(n930), .B1(n356), .B2(n931), .ZN(n4423) );
  oai22d1 U1621 ( .A1(n3190), .A2(n930), .B1(n345), .B2(n931), .ZN(n4424) );
  oai22d1 U1622 ( .A1(n3184), .A2(n930), .B1(n380), .B2(n931), .ZN(n4425) );
  oai22d1 U1623 ( .A1(n3179), .A2(n930), .B1(n368), .B2(n931), .ZN(n4426) );
  oai22d1 U1624 ( .A1(n3136), .A2(n930), .B1(n576), .B2(n931), .ZN(n4427) );
  oai22d1 U1625 ( .A1(n3213), .A2(n930), .B1(n405), .B2(n931), .ZN(n4428) );
  oai22d1 U1627 ( .A1(n932), .A2(n2330), .B1(n3220), .B2(n930), .ZN(n4429) );
  inv0d0 U1628 ( .I(n930), .ZN(n932) );
  oai22d1 U1630 ( .A1(la_oenb[127]), .A2(n44), .B1(n804), .B2(n935), .ZN(n4430) );
  oai22d1 U1631 ( .A1(la_oenb[126]), .A2(n44), .B1(n805), .B2(n935), .ZN(n4431) );
  oai22d1 U1632 ( .A1(la_oenb[125]), .A2(n44), .B1(n806), .B2(n935), .ZN(n4432) );
  oai22d1 U1633 ( .A1(la_oenb[124]), .A2(n44), .B1(n807), .B2(n935), .ZN(n4433) );
  oai22d1 U1634 ( .A1(la_oenb[123]), .A2(n44), .B1(n808), .B2(n935), .ZN(n4434) );
  oai22d1 U1635 ( .A1(la_oenb[122]), .A2(n44), .B1(n809), .B2(n935), .ZN(n4435) );
  oai22d1 U1636 ( .A1(la_oenb[121]), .A2(n44), .B1(n810), .B2(n935), .ZN(n4436) );
  oai22d1 U1637 ( .A1(la_oenb[120]), .A2(n44), .B1(n811), .B2(n935), .ZN(n4437) );
  oai22d1 U1638 ( .A1(la_oenb[119]), .A2(n44), .B1(n812), .B2(n935), .ZN(n4438) );
  oai22d1 U1639 ( .A1(la_oenb[118]), .A2(n44), .B1(n813), .B2(n935), .ZN(n4439) );
  oai22d1 U1640 ( .A1(la_oenb[117]), .A2(n44), .B1(n814), .B2(n935), .ZN(n4440) );
  oai22d1 U1641 ( .A1(la_oenb[116]), .A2(n44), .B1(n815), .B2(n935), .ZN(n4441) );
  oai22d1 U1642 ( .A1(la_oenb[115]), .A2(n44), .B1(n816), .B2(n935), .ZN(n4442) );
  oai22d1 U1643 ( .A1(la_oenb[114]), .A2(n44), .B1(n817), .B2(n935), .ZN(n4443) );
  oai22d1 U1644 ( .A1(la_oenb[113]), .A2(n43), .B1(n818), .B2(n935), .ZN(n4444) );
  oai22d1 U1645 ( .A1(la_oenb[112]), .A2(n43), .B1(n819), .B2(n935), .ZN(n4445) );
  oai22d1 U1646 ( .A1(la_oenb[111]), .A2(n43), .B1(n820), .B2(n935), .ZN(n4446) );
  oai22d1 U1647 ( .A1(la_oenb[110]), .A2(n43), .B1(n821), .B2(n935), .ZN(n4447) );
  oai22d1 U1648 ( .A1(la_oenb[109]), .A2(n43), .B1(n822), .B2(n935), .ZN(n4448) );
  oai22d1 U1649 ( .A1(la_oenb[108]), .A2(n43), .B1(n823), .B2(n935), .ZN(n4449) );
  oai22d1 U1650 ( .A1(la_oenb[107]), .A2(n43), .B1(n824), .B2(n935), .ZN(n4450) );
  oai22d1 U1651 ( .A1(la_oenb[106]), .A2(n43), .B1(n825), .B2(n935), .ZN(n4451) );
  oai22d1 U1652 ( .A1(la_oenb[105]), .A2(n43), .B1(n826), .B2(n935), .ZN(n4452) );
  oai22d1 U1653 ( .A1(la_oenb[104]), .A2(n43), .B1(n827), .B2(n935), .ZN(n4453) );
  oai22d1 U1654 ( .A1(la_oenb[103]), .A2(n43), .B1(n392), .B2(n935), .ZN(n4454) );
  oai22d1 U1655 ( .A1(la_oenb[102]), .A2(n43), .B1(n355), .B2(n935), .ZN(n4455) );
  oai22d1 U1656 ( .A1(la_oenb[101]), .A2(n43), .B1(n344), .B2(n935), .ZN(n4456) );
  oai22d1 U1657 ( .A1(la_oenb[100]), .A2(n43), .B1(n379), .B2(n935), .ZN(n4457) );
  oai22d1 U1658 ( .A1(la_oenb[99]), .A2(n43), .B1(n367), .B2(n935), .ZN(n4458)
         );
  oai22d1 U1659 ( .A1(la_oenb[98]), .A2(n43), .B1(n576), .B2(n935), .ZN(n4459)
         );
  oai22d1 U1660 ( .A1(la_oenb[97]), .A2(n43), .B1(n404), .B2(n935), .ZN(n4460)
         );
  oai22d1 U1662 ( .A1(n936), .A2(n442), .B1(la_oenb[96]), .B2(n44), .ZN(n4461)
         );
  inv0d0 U1663 ( .I(n44), .ZN(n936) );
  oai21d1 U1664 ( .B1(n756), .B2(n937), .A(n2378), .ZN(n934) );
  oai22d1 U1665 ( .A1(la_oenb[95]), .A2(n294), .B1(n804), .B2(n939), .ZN(n4462) );
  oai22d1 U1666 ( .A1(la_oenb[94]), .A2(n294), .B1(n805), .B2(n939), .ZN(n4463) );
  oai22d1 U1667 ( .A1(la_oenb[93]), .A2(n294), .B1(n806), .B2(n939), .ZN(n4464) );
  oai22d1 U1668 ( .A1(la_oenb[92]), .A2(n294), .B1(n807), .B2(n939), .ZN(n4465) );
  oai22d1 U1669 ( .A1(la_oenb[91]), .A2(n294), .B1(n808), .B2(n939), .ZN(n4466) );
  oai22d1 U1670 ( .A1(la_oenb[90]), .A2(n294), .B1(n809), .B2(n939), .ZN(n4467) );
  oai22d1 U1671 ( .A1(la_oenb[89]), .A2(n294), .B1(n810), .B2(n939), .ZN(n4468) );
  oai22d1 U1672 ( .A1(la_oenb[88]), .A2(n294), .B1(n811), .B2(n939), .ZN(n4469) );
  oai22d1 U1673 ( .A1(la_oenb[87]), .A2(n294), .B1(n812), .B2(n939), .ZN(n4470) );
  oai22d1 U1674 ( .A1(la_oenb[86]), .A2(n294), .B1(n813), .B2(n939), .ZN(n4471) );
  oai22d1 U1675 ( .A1(la_oenb[85]), .A2(n294), .B1(n814), .B2(n939), .ZN(n4472) );
  oai22d1 U1676 ( .A1(la_oenb[84]), .A2(n294), .B1(n815), .B2(n939), .ZN(n4473) );
  oai22d1 U1677 ( .A1(la_oenb[83]), .A2(n294), .B1(n816), .B2(n939), .ZN(n4474) );
  oai22d1 U1678 ( .A1(la_oenb[82]), .A2(n294), .B1(n817), .B2(n939), .ZN(n4475) );
  oai22d1 U1679 ( .A1(la_oenb[81]), .A2(n294), .B1(n818), .B2(n939), .ZN(n4476) );
  oai22d1 U1680 ( .A1(la_oenb[80]), .A2(n294), .B1(n819), .B2(n939), .ZN(n4477) );
  oai22d1 U1681 ( .A1(la_oenb[79]), .A2(n287), .B1(n820), .B2(n939), .ZN(n4478) );
  oai22d1 U1682 ( .A1(la_oenb[78]), .A2(n287), .B1(n821), .B2(n939), .ZN(n4479) );
  oai22d1 U1683 ( .A1(la_oenb[77]), .A2(n287), .B1(n822), .B2(n939), .ZN(n4480) );
  oai22d1 U1684 ( .A1(la_oenb[76]), .A2(n287), .B1(n823), .B2(n939), .ZN(n4481) );
  oai22d1 U1685 ( .A1(la_oenb[75]), .A2(n287), .B1(n824), .B2(n939), .ZN(n4482) );
  oai22d1 U1686 ( .A1(la_oenb[74]), .A2(n287), .B1(n825), .B2(n939), .ZN(n4483) );
  oai22d1 U1687 ( .A1(la_oenb[73]), .A2(n287), .B1(n826), .B2(n939), .ZN(n4484) );
  oai22d1 U1688 ( .A1(la_oenb[72]), .A2(n287), .B1(n827), .B2(n939), .ZN(n4485) );
  oai22d1 U1689 ( .A1(la_oenb[71]), .A2(n287), .B1(n391), .B2(n939), .ZN(n4486) );
  oai22d1 U1690 ( .A1(la_oenb[70]), .A2(n287), .B1(n358), .B2(n939), .ZN(n4487) );
  oai22d1 U1691 ( .A1(la_oenb[69]), .A2(n287), .B1(n347), .B2(n939), .ZN(n4488) );
  oai22d1 U1692 ( .A1(la_oenb[68]), .A2(n287), .B1(n382), .B2(n939), .ZN(n4489) );
  oai22d1 U1693 ( .A1(la_oenb[67]), .A2(n287), .B1(n370), .B2(n939), .ZN(n4490) );
  oai22d1 U1694 ( .A1(la_oenb[66]), .A2(n287), .B1(n576), .B2(n939), .ZN(n4491) );
  oai22d1 U1695 ( .A1(la_oenb[65]), .A2(n287), .B1(n403), .B2(n939), .ZN(n4492) );
  oai22d1 U1697 ( .A1(la_oenb[64]), .A2(n287), .B1(n2330), .B2(n940), .ZN(
        n4493) );
  inv0d0 U1698 ( .I(n940), .ZN(n938) );
  oai21d1 U1699 ( .B1(n2348), .B2(n330), .A(n921), .ZN(n940) );
  oai22d1 U1700 ( .A1(la_oenb[63]), .A2(n273), .B1(n804), .B2(n943), .ZN(n4494) );
  oai22d1 U1701 ( .A1(la_oenb[62]), .A2(n273), .B1(n805), .B2(n943), .ZN(n4495) );
  oai22d1 U1702 ( .A1(la_oenb[61]), .A2(n273), .B1(n806), .B2(n943), .ZN(n4496) );
  oai22d1 U1703 ( .A1(la_oenb[60]), .A2(n273), .B1(n807), .B2(n943), .ZN(n4497) );
  oai22d1 U1704 ( .A1(la_oenb[59]), .A2(n273), .B1(n808), .B2(n943), .ZN(n4498) );
  oai22d1 U1705 ( .A1(la_oenb[58]), .A2(n273), .B1(n809), .B2(n943), .ZN(n4499) );
  oai22d1 U1706 ( .A1(la_oenb[57]), .A2(n273), .B1(n810), .B2(n943), .ZN(n4500) );
  oai22d1 U1707 ( .A1(la_oenb[56]), .A2(n273), .B1(n811), .B2(n943), .ZN(n4501) );
  oai22d1 U1708 ( .A1(la_oenb[55]), .A2(n273), .B1(n812), .B2(n943), .ZN(n4502) );
  oai22d1 U1709 ( .A1(la_oenb[54]), .A2(n273), .B1(n813), .B2(n943), .ZN(n4503) );
  oai22d1 U1710 ( .A1(la_oenb[53]), .A2(n273), .B1(n814), .B2(n943), .ZN(n4504) );
  oai22d1 U1711 ( .A1(la_oenb[52]), .A2(n273), .B1(n815), .B2(n943), .ZN(n4505) );
  oai22d1 U1712 ( .A1(la_oenb[51]), .A2(n273), .B1(n816), .B2(n943), .ZN(n4506) );
  oai22d1 U1713 ( .A1(la_oenb[50]), .A2(n273), .B1(n817), .B2(n943), .ZN(n4507) );
  oai22d1 U1714 ( .A1(la_oenb[49]), .A2(n273), .B1(n818), .B2(n943), .ZN(n4508) );
  oai22d1 U1715 ( .A1(la_oenb[48]), .A2(n273), .B1(n819), .B2(n943), .ZN(n4509) );
  oai22d1 U1716 ( .A1(la_oenb[47]), .A2(n272), .B1(n820), .B2(n943), .ZN(n4510) );
  oai22d1 U1717 ( .A1(la_oenb[46]), .A2(n272), .B1(n821), .B2(n943), .ZN(n4511) );
  oai22d1 U1718 ( .A1(la_oenb[45]), .A2(n272), .B1(n822), .B2(n943), .ZN(n4512) );
  oai22d1 U1719 ( .A1(la_oenb[44]), .A2(n272), .B1(n823), .B2(n943), .ZN(n4513) );
  oai22d1 U1720 ( .A1(la_oenb[43]), .A2(n272), .B1(n824), .B2(n943), .ZN(n4514) );
  oai22d1 U1721 ( .A1(la_oenb[42]), .A2(n272), .B1(n825), .B2(n943), .ZN(n4515) );
  oai22d1 U1722 ( .A1(la_oenb[41]), .A2(n272), .B1(n826), .B2(n943), .ZN(n4516) );
  oai22d1 U1723 ( .A1(la_oenb[40]), .A2(n272), .B1(n827), .B2(n943), .ZN(n4517) );
  oai22d1 U1724 ( .A1(la_oenb[39]), .A2(n272), .B1(n394), .B2(n943), .ZN(n4518) );
  oai22d1 U1725 ( .A1(la_oenb[38]), .A2(n272), .B1(n357), .B2(n943), .ZN(n4519) );
  oai22d1 U1726 ( .A1(la_oenb[37]), .A2(n272), .B1(n346), .B2(n943), .ZN(n4520) );
  oai22d1 U1727 ( .A1(la_oenb[36]), .A2(n272), .B1(n381), .B2(n943), .ZN(n4521) );
  oai22d1 U1728 ( .A1(la_oenb[35]), .A2(n272), .B1(n369), .B2(n943), .ZN(n4522) );
  oai22d1 U1729 ( .A1(la_oenb[34]), .A2(n272), .B1(n576), .B2(n943), .ZN(n4523) );
  oai22d1 U1730 ( .A1(la_oenb[33]), .A2(n272), .B1(n406), .B2(n943), .ZN(n4524) );
  oai22d1 U1732 ( .A1(la_oenb[32]), .A2(n272), .B1(n944), .B2(n442), .ZN(n4525) );
  inv0d0 U1733 ( .I(n944), .ZN(n942) );
  aoi31d1 U1734 ( .B1(n945), .B2(n946), .B3(n947), .A(n2350), .ZN(n944) );
  oai22d1 U1735 ( .A1(la_oenb[31]), .A2(n285), .B1(n804), .B2(n949), .ZN(n4526) );
  oai22d1 U1736 ( .A1(la_oenb[30]), .A2(n285), .B1(n805), .B2(n949), .ZN(n4527) );
  oai22d1 U1737 ( .A1(la_oenb[29]), .A2(n285), .B1(n806), .B2(n949), .ZN(n4528) );
  oai22d1 U1738 ( .A1(la_oenb[28]), .A2(n285), .B1(n807), .B2(n949), .ZN(n4529) );
  oai22d1 U1739 ( .A1(la_oenb[27]), .A2(n285), .B1(n808), .B2(n949), .ZN(n4530) );
  oai22d1 U1740 ( .A1(la_oenb[26]), .A2(n285), .B1(n809), .B2(n949), .ZN(n4531) );
  oai22d1 U1741 ( .A1(la_oenb[25]), .A2(n285), .B1(n810), .B2(n949), .ZN(n4532) );
  oai22d1 U1742 ( .A1(la_oenb[24]), .A2(n285), .B1(n811), .B2(n949), .ZN(n4533) );
  oai22d1 U1743 ( .A1(la_oenb[23]), .A2(n285), .B1(n812), .B2(n949), .ZN(n4534) );
  oai22d1 U1744 ( .A1(la_oenb[22]), .A2(n285), .B1(n813), .B2(n949), .ZN(n4535) );
  oai22d1 U1745 ( .A1(la_oenb[21]), .A2(n285), .B1(n814), .B2(n949), .ZN(n4536) );
  oai22d1 U1746 ( .A1(la_oenb[20]), .A2(n285), .B1(n815), .B2(n949), .ZN(n4537) );
  oai22d1 U1747 ( .A1(la_oenb[19]), .A2(n285), .B1(n816), .B2(n949), .ZN(n4538) );
  oai22d1 U1748 ( .A1(la_oenb[18]), .A2(n285), .B1(n817), .B2(n949), .ZN(n4539) );
  oai22d1 U1749 ( .A1(la_oenb[17]), .A2(n285), .B1(n818), .B2(n949), .ZN(n4540) );
  oai22d1 U1750 ( .A1(la_oenb[16]), .A2(n285), .B1(n819), .B2(n949), .ZN(n4541) );
  oai22d1 U1751 ( .A1(la_oenb[15]), .A2(n284), .B1(n820), .B2(n949), .ZN(n4542) );
  oai22d1 U1752 ( .A1(la_oenb[14]), .A2(n284), .B1(n821), .B2(n949), .ZN(n4543) );
  oai22d1 U1753 ( .A1(la_oenb[13]), .A2(n284), .B1(n822), .B2(n949), .ZN(n4544) );
  oai22d1 U1754 ( .A1(la_oenb[12]), .A2(n284), .B1(n823), .B2(n949), .ZN(n4545) );
  oai22d1 U1755 ( .A1(la_oenb[11]), .A2(n284), .B1(n824), .B2(n949), .ZN(n4546) );
  oai22d1 U1756 ( .A1(la_oenb[10]), .A2(n284), .B1(n825), .B2(n949), .ZN(n4547) );
  oai22d1 U1757 ( .A1(la_oenb[9]), .A2(n284), .B1(n826), .B2(n949), .ZN(n4548)
         );
  oai22d1 U1758 ( .A1(la_oenb[8]), .A2(n284), .B1(n827), .B2(n949), .ZN(n4549)
         );
  oai22d1 U1759 ( .A1(la_oenb[7]), .A2(n284), .B1(n393), .B2(n949), .ZN(n4550)
         );
  oai22d1 U1760 ( .A1(la_oenb[6]), .A2(n284), .B1(n356), .B2(n949), .ZN(n4551)
         );
  oai22d1 U1761 ( .A1(la_oenb[5]), .A2(n284), .B1(n345), .B2(n949), .ZN(n4552)
         );
  oai22d1 U1762 ( .A1(la_oenb[4]), .A2(n284), .B1(n380), .B2(n949), .ZN(n4553)
         );
  oai22d1 U1763 ( .A1(la_oenb[3]), .A2(n284), .B1(n368), .B2(n949), .ZN(n4554)
         );
  oai22d1 U1764 ( .A1(la_oenb[2]), .A2(n284), .B1(n576), .B2(n949), .ZN(n4555)
         );
  oai22d1 U1765 ( .A1(la_oenb[1]), .A2(n284), .B1(n405), .B2(n949), .ZN(n4556)
         );
  oai22d1 U1767 ( .A1(la_oenb[0]), .A2(n284), .B1(n442), .B2(n950), .ZN(n4557)
         );
  inv0d0 U1768 ( .I(n950), .ZN(n948) );
  oai21d1 U1769 ( .B1(n2350), .B2(n787), .A(n921), .ZN(n950) );
  nd02d0 U1770 ( .A1(n929), .A2(n2391), .ZN(n921) );
  nd12d0 U1771 ( .A1(n234), .A2(n889), .ZN(n929) );
  oai22d1 U1772 ( .A1(la_iena[127]), .A2(n282), .B1(n804), .B2(n953), .ZN(
        n4558) );
  oai22d1 U1773 ( .A1(la_iena[126]), .A2(n282), .B1(n805), .B2(n953), .ZN(
        n4559) );
  oai22d1 U1774 ( .A1(la_iena[125]), .A2(n282), .B1(n806), .B2(n953), .ZN(
        n4560) );
  oai22d1 U1775 ( .A1(la_iena[124]), .A2(n282), .B1(n807), .B2(n953), .ZN(
        n4561) );
  oai22d1 U1776 ( .A1(la_iena[123]), .A2(n282), .B1(n808), .B2(n953), .ZN(
        n4562) );
  oai22d1 U1777 ( .A1(la_iena[122]), .A2(n282), .B1(n809), .B2(n953), .ZN(
        n4563) );
  oai22d1 U1778 ( .A1(la_iena[121]), .A2(n282), .B1(n810), .B2(n953), .ZN(
        n4564) );
  oai22d1 U1779 ( .A1(la_iena[120]), .A2(n282), .B1(n811), .B2(n953), .ZN(
        n4565) );
  oai22d1 U1780 ( .A1(la_iena[119]), .A2(n282), .B1(n812), .B2(n953), .ZN(
        n4566) );
  oai22d1 U1781 ( .A1(la_iena[118]), .A2(n282), .B1(n813), .B2(n953), .ZN(
        n4567) );
  oai22d1 U1782 ( .A1(la_iena[117]), .A2(n282), .B1(n814), .B2(n953), .ZN(
        n4568) );
  oai22d1 U1783 ( .A1(la_iena[116]), .A2(n282), .B1(n815), .B2(n953), .ZN(
        n4569) );
  oai22d1 U1784 ( .A1(la_iena[115]), .A2(n282), .B1(n816), .B2(n953), .ZN(
        n4570) );
  oai22d1 U1785 ( .A1(la_iena[114]), .A2(n282), .B1(n817), .B2(n953), .ZN(
        n4571) );
  oai22d1 U1786 ( .A1(la_iena[113]), .A2(n282), .B1(n818), .B2(n953), .ZN(
        n4572) );
  oai22d1 U1787 ( .A1(la_iena[112]), .A2(n282), .B1(n819), .B2(n953), .ZN(
        n4573) );
  oai22d1 U1788 ( .A1(la_iena[111]), .A2(n275), .B1(n820), .B2(n953), .ZN(
        n4574) );
  oai22d1 U1789 ( .A1(la_iena[110]), .A2(n275), .B1(n821), .B2(n953), .ZN(
        n4575) );
  oai22d1 U1790 ( .A1(la_iena[109]), .A2(n275), .B1(n822), .B2(n953), .ZN(
        n4576) );
  oai22d1 U1791 ( .A1(la_iena[108]), .A2(n275), .B1(n823), .B2(n953), .ZN(
        n4577) );
  oai22d1 U1792 ( .A1(la_iena[107]), .A2(n275), .B1(n824), .B2(n953), .ZN(
        n4578) );
  oai22d1 U1793 ( .A1(la_iena[106]), .A2(n275), .B1(n825), .B2(n953), .ZN(
        n4579) );
  oai22d1 U1794 ( .A1(la_iena[105]), .A2(n275), .B1(n826), .B2(n953), .ZN(
        n4580) );
  oai22d1 U1795 ( .A1(la_iena[104]), .A2(n275), .B1(n827), .B2(n953), .ZN(
        n4581) );
  oai22d1 U1796 ( .A1(la_iena[103]), .A2(n275), .B1(n392), .B2(n953), .ZN(
        n4582) );
  oai22d1 U1797 ( .A1(la_iena[102]), .A2(n275), .B1(n355), .B2(n953), .ZN(
        n4583) );
  oai22d1 U1798 ( .A1(la_iena[101]), .A2(n275), .B1(n344), .B2(n953), .ZN(
        n4584) );
  oai22d1 U1799 ( .A1(la_iena[100]), .A2(n275), .B1(n379), .B2(n953), .ZN(
        n4585) );
  oai22d1 U1800 ( .A1(la_iena[99]), .A2(n275), .B1(n367), .B2(n953), .ZN(n4586) );
  oai22d1 U1801 ( .A1(la_iena[98]), .A2(n275), .B1(n576), .B2(n953), .ZN(n4587) );
  oai22d1 U1802 ( .A1(la_iena[97]), .A2(n275), .B1(n404), .B2(n953), .ZN(n4588) );
  oai22d1 U1804 ( .A1(la_iena[96]), .A2(n275), .B1(n443), .B2(n954), .ZN(n4589) );
  inv0d0 U1805 ( .I(n954), .ZN(n952) );
  oai21d1 U1806 ( .B1(n2347), .B2(n947), .A(n642), .ZN(n954) );
  oai22d1 U1807 ( .A1(la_iena[95]), .A2(n270), .B1(n804), .B2(n956), .ZN(n4590) );
  oai22d1 U1808 ( .A1(la_iena[94]), .A2(n270), .B1(n805), .B2(n956), .ZN(n4591) );
  oai22d1 U1809 ( .A1(la_iena[93]), .A2(n270), .B1(n806), .B2(n956), .ZN(n4592) );
  oai22d1 U1810 ( .A1(la_iena[92]), .A2(n270), .B1(n807), .B2(n956), .ZN(n4593) );
  oai22d1 U1811 ( .A1(la_iena[91]), .A2(n270), .B1(n808), .B2(n956), .ZN(n4594) );
  oai22d1 U1812 ( .A1(la_iena[90]), .A2(n270), .B1(n809), .B2(n956), .ZN(n4595) );
  oai22d1 U1813 ( .A1(la_iena[89]), .A2(n270), .B1(n810), .B2(n956), .ZN(n4596) );
  oai22d1 U1814 ( .A1(la_iena[88]), .A2(n270), .B1(n811), .B2(n956), .ZN(n4597) );
  oai22d1 U1815 ( .A1(la_iena[87]), .A2(n270), .B1(n812), .B2(n956), .ZN(n4598) );
  oai22d1 U1816 ( .A1(la_iena[86]), .A2(n270), .B1(n813), .B2(n956), .ZN(n4599) );
  oai22d1 U1817 ( .A1(la_iena[85]), .A2(n270), .B1(n814), .B2(n956), .ZN(n4600) );
  oai22d1 U1818 ( .A1(la_iena[84]), .A2(n270), .B1(n815), .B2(n956), .ZN(n4601) );
  oai22d1 U1819 ( .A1(la_iena[83]), .A2(n270), .B1(n816), .B2(n956), .ZN(n4602) );
  oai22d1 U1820 ( .A1(la_iena[82]), .A2(n270), .B1(n817), .B2(n956), .ZN(n4603) );
  oai22d1 U1821 ( .A1(la_iena[81]), .A2(n270), .B1(n818), .B2(n956), .ZN(n4604) );
  oai22d1 U1822 ( .A1(la_iena[80]), .A2(n263), .B1(n819), .B2(n956), .ZN(n4605) );
  oai22d1 U1823 ( .A1(la_iena[79]), .A2(n263), .B1(n820), .B2(n956), .ZN(n4606) );
  oai22d1 U1824 ( .A1(la_iena[78]), .A2(n263), .B1(n821), .B2(n956), .ZN(n4607) );
  oai22d1 U1825 ( .A1(la_iena[77]), .A2(n263), .B1(n822), .B2(n956), .ZN(n4608) );
  oai22d1 U1826 ( .A1(la_iena[76]), .A2(n263), .B1(n823), .B2(n956), .ZN(n4609) );
  oai22d1 U1827 ( .A1(la_iena[75]), .A2(n263), .B1(n824), .B2(n956), .ZN(n4610) );
  oai22d1 U1828 ( .A1(la_iena[74]), .A2(n263), .B1(n825), .B2(n956), .ZN(n4611) );
  oai22d1 U1829 ( .A1(la_iena[73]), .A2(n263), .B1(n826), .B2(n956), .ZN(n4612) );
  oai22d1 U1830 ( .A1(la_iena[72]), .A2(n263), .B1(n827), .B2(n956), .ZN(n4613) );
  oai22d1 U1831 ( .A1(la_iena[71]), .A2(n263), .B1(n391), .B2(n956), .ZN(n4614) );
  oai22d1 U1832 ( .A1(la_iena[70]), .A2(n263), .B1(n358), .B2(n956), .ZN(n4615) );
  oai22d1 U1833 ( .A1(la_iena[69]), .A2(n263), .B1(n347), .B2(n956), .ZN(n4616) );
  oai22d1 U1834 ( .A1(la_iena[68]), .A2(n263), .B1(n382), .B2(n956), .ZN(n4617) );
  oai22d1 U1835 ( .A1(la_iena[67]), .A2(n263), .B1(n370), .B2(n956), .ZN(n4618) );
  oai22d1 U1836 ( .A1(la_iena[66]), .A2(n263), .B1(n576), .B2(n956), .ZN(n4619) );
  oai22d1 U1837 ( .A1(la_iena[65]), .A2(n263), .B1(n403), .B2(n956), .ZN(n4620) );
  oai22d1 U1839 ( .A1(n957), .A2(n443), .B1(la_iena[64]), .B2(n270), .ZN(n4621) );
  inv0d0 U1840 ( .I(n957), .ZN(n955) );
  aoi21d1 U1841 ( .B1(n660), .B2(n947), .A(n2348), .ZN(n957) );
  oai22d1 U1842 ( .A1(la_iena[63]), .A2(n261), .B1(n804), .B2(n959), .ZN(n4622) );
  oai22d1 U1843 ( .A1(la_iena[62]), .A2(n261), .B1(n805), .B2(n959), .ZN(n4623) );
  oai22d1 U1844 ( .A1(la_iena[61]), .A2(n261), .B1(n806), .B2(n959), .ZN(n4624) );
  oai22d1 U1845 ( .A1(la_iena[60]), .A2(n261), .B1(n807), .B2(n959), .ZN(n4625) );
  oai22d1 U1846 ( .A1(la_iena[59]), .A2(n261), .B1(n808), .B2(n959), .ZN(n4626) );
  oai22d1 U1847 ( .A1(la_iena[58]), .A2(n261), .B1(n809), .B2(n959), .ZN(n4627) );
  oai22d1 U1848 ( .A1(la_iena[57]), .A2(n261), .B1(n810), .B2(n959), .ZN(n4628) );
  oai22d1 U1849 ( .A1(la_iena[56]), .A2(n261), .B1(n811), .B2(n959), .ZN(n4629) );
  oai22d1 U1850 ( .A1(la_iena[55]), .A2(n261), .B1(n812), .B2(n959), .ZN(n4630) );
  oai22d1 U1851 ( .A1(la_iena[54]), .A2(n261), .B1(n813), .B2(n959), .ZN(n4631) );
  oai22d1 U1852 ( .A1(la_iena[53]), .A2(n261), .B1(n814), .B2(n959), .ZN(n4632) );
  oai22d1 U1853 ( .A1(la_iena[52]), .A2(n261), .B1(n815), .B2(n959), .ZN(n4633) );
  oai22d1 U1854 ( .A1(la_iena[51]), .A2(n261), .B1(n816), .B2(n959), .ZN(n4634) );
  oai22d1 U1855 ( .A1(la_iena[50]), .A2(n261), .B1(n817), .B2(n959), .ZN(n4635) );
  oai22d1 U1856 ( .A1(la_iena[49]), .A2(n261), .B1(n818), .B2(n959), .ZN(n4636) );
  oai22d1 U1857 ( .A1(la_iena[48]), .A2(n260), .B1(n819), .B2(n959), .ZN(n4637) );
  oai22d1 U1858 ( .A1(la_iena[47]), .A2(n260), .B1(n820), .B2(n959), .ZN(n4638) );
  oai22d1 U1859 ( .A1(la_iena[46]), .A2(n260), .B1(n821), .B2(n959), .ZN(n4639) );
  oai22d1 U1860 ( .A1(la_iena[45]), .A2(n260), .B1(n822), .B2(n959), .ZN(n4640) );
  oai22d1 U1861 ( .A1(la_iena[44]), .A2(n260), .B1(n823), .B2(n959), .ZN(n4641) );
  oai22d1 U1862 ( .A1(la_iena[43]), .A2(n260), .B1(n824), .B2(n959), .ZN(n4642) );
  oai22d1 U1863 ( .A1(la_iena[42]), .A2(n260), .B1(n825), .B2(n959), .ZN(n4643) );
  oai22d1 U1864 ( .A1(la_iena[41]), .A2(n260), .B1(n826), .B2(n959), .ZN(n4644) );
  oai22d1 U1865 ( .A1(la_iena[40]), .A2(n260), .B1(n827), .B2(n959), .ZN(n4645) );
  oai22d1 U1866 ( .A1(la_iena[39]), .A2(n260), .B1(n394), .B2(n959), .ZN(n4646) );
  oai22d1 U1867 ( .A1(la_iena[38]), .A2(n260), .B1(n357), .B2(n959), .ZN(n4647) );
  oai22d1 U1868 ( .A1(la_iena[37]), .A2(n260), .B1(n346), .B2(n959), .ZN(n4648) );
  oai22d1 U1869 ( .A1(la_iena[36]), .A2(n260), .B1(n381), .B2(n959), .ZN(n4649) );
  oai22d1 U1870 ( .A1(la_iena[35]), .A2(n260), .B1(n369), .B2(n959), .ZN(n4650) );
  oai22d1 U1871 ( .A1(la_iena[34]), .A2(n260), .B1(n576), .B2(n959), .ZN(n4651) );
  oai22d1 U1872 ( .A1(la_iena[33]), .A2(n260), .B1(n406), .B2(n959), .ZN(n4652) );
  oai22d1 U1874 ( .A1(n960), .A2(n2330), .B1(la_iena[32]), .B2(n261), .ZN(
        n4653) );
  inv0d0 U1875 ( .I(n960), .ZN(n958) );
  aoi21d1 U1876 ( .B1(n655), .B2(n947), .A(n2349), .ZN(n960) );
  inv0d0 U1877 ( .I(n961), .ZN(n655) );
  oai22d1 U1878 ( .A1(la_iena[31]), .A2(n962), .B1(n804), .B2(n30), .ZN(n4654)
         );
  oai22d1 U1879 ( .A1(la_iena[30]), .A2(n962), .B1(n805), .B2(n30), .ZN(n4655)
         );
  oai22d1 U1880 ( .A1(la_iena[29]), .A2(n962), .B1(n806), .B2(n30), .ZN(n4656)
         );
  oai22d1 U1881 ( .A1(la_iena[28]), .A2(n962), .B1(n807), .B2(n30), .ZN(n4657)
         );
  oai22d1 U1882 ( .A1(la_iena[27]), .A2(n962), .B1(n808), .B2(n30), .ZN(n4658)
         );
  oai22d1 U1883 ( .A1(la_iena[26]), .A2(n962), .B1(n809), .B2(n30), .ZN(n4659)
         );
  oai22d1 U1884 ( .A1(la_iena[25]), .A2(n962), .B1(n810), .B2(n30), .ZN(n4660)
         );
  oai22d1 U1885 ( .A1(la_iena[24]), .A2(n962), .B1(n811), .B2(n30), .ZN(n4661)
         );
  oai22d1 U1886 ( .A1(la_iena[23]), .A2(n962), .B1(n812), .B2(n30), .ZN(n4662)
         );
  oai22d1 U1887 ( .A1(la_iena[22]), .A2(n962), .B1(n813), .B2(n30), .ZN(n4663)
         );
  oai22d1 U1888 ( .A1(la_iena[21]), .A2(n962), .B1(n814), .B2(n30), .ZN(n4664)
         );
  oai22d1 U1889 ( .A1(la_iena[20]), .A2(n962), .B1(n815), .B2(n30), .ZN(n4665)
         );
  oai22d1 U1890 ( .A1(la_iena[19]), .A2(n962), .B1(n816), .B2(n30), .ZN(n4666)
         );
  oai22d1 U1891 ( .A1(la_iena[18]), .A2(n962), .B1(n817), .B2(n30), .ZN(n4667)
         );
  oai22d1 U1892 ( .A1(la_iena[17]), .A2(n962), .B1(n818), .B2(n30), .ZN(n4668)
         );
  oai22d1 U1893 ( .A1(la_iena[16]), .A2(n962), .B1(n819), .B2(n28), .ZN(n4669)
         );
  oai22d1 U1894 ( .A1(la_iena[15]), .A2(n962), .B1(n820), .B2(n28), .ZN(n4670)
         );
  oai22d1 U1895 ( .A1(la_iena[14]), .A2(n962), .B1(n821), .B2(n28), .ZN(n4671)
         );
  oai22d1 U1896 ( .A1(la_iena[13]), .A2(n962), .B1(n822), .B2(n28), .ZN(n4672)
         );
  oai22d1 U1897 ( .A1(la_iena[12]), .A2(n962), .B1(n823), .B2(n28), .ZN(n4673)
         );
  oai22d1 U1898 ( .A1(la_iena[11]), .A2(n962), .B1(n824), .B2(n28), .ZN(n4674)
         );
  oai22d1 U1899 ( .A1(la_iena[10]), .A2(n962), .B1(n825), .B2(n28), .ZN(n4675)
         );
  oai22d1 U1900 ( .A1(la_iena[9]), .A2(n962), .B1(n826), .B2(n28), .ZN(n4676)
         );
  oai22d1 U1901 ( .A1(la_iena[8]), .A2(n962), .B1(n827), .B2(n28), .ZN(n4677)
         );
  oai22d1 U1902 ( .A1(la_iena[7]), .A2(n962), .B1(n393), .B2(n28), .ZN(n4678)
         );
  oai22d1 U1903 ( .A1(la_iena[6]), .A2(n962), .B1(n356), .B2(n28), .ZN(n4679)
         );
  oai22d1 U1904 ( .A1(la_iena[5]), .A2(n962), .B1(n345), .B2(n28), .ZN(n4680)
         );
  oai22d1 U1905 ( .A1(la_iena[4]), .A2(n962), .B1(n380), .B2(n28), .ZN(n4681)
         );
  oai22d1 U1906 ( .A1(la_iena[3]), .A2(n962), .B1(n368), .B2(n28), .ZN(n4682)
         );
  oai22d1 U1907 ( .A1(la_iena[2]), .A2(n962), .B1(n576), .B2(n28), .ZN(n4683)
         );
  oai22d1 U1908 ( .A1(la_iena[1]), .A2(n962), .B1(n405), .B2(n28), .ZN(n4684)
         );
  nd02d0 U1909 ( .A1(n2386), .A2(n962), .ZN(n963) );
  oai22d1 U1910 ( .A1(la_iena[0]), .A2(n962), .B1(n964), .B2(n443), .ZN(n4685)
         );
  inv0d0 U1911 ( .I(n962), .ZN(n964) );
  oai22d1 U1913 ( .A1(n441), .A2(n966), .B1(n967), .B2(n968), .ZN(n4686) );
  nd02d0 U1914 ( .A1(gpio_out_pad), .A2(n2391), .ZN(n968) );
  inv0d0 U1915 ( .I(n967), .ZN(n966) );
  nr02d0 U1916 ( .A1(n969), .A2(n647), .ZN(n967) );
  nd03d0 U1917 ( .A1(n889), .A2(n786), .A3(n330), .ZN(n647) );
  oai22d1 U1918 ( .A1(n441), .A2(n970), .B1(n971), .B2(n972), .ZN(n4687) );
  nd02d0 U1919 ( .A1(csrbank5_oe0_w), .A2(n2391), .ZN(n972) );
  inv0d0 U1920 ( .I(n971), .ZN(n970) );
  nr02d0 U1921 ( .A1(n969), .A2(n965), .ZN(n971) );
  nd02d0 U1922 ( .A1(n973), .A2(n946), .ZN(n965) );
  oai22d1 U1923 ( .A1(n441), .A2(n974), .B1(n975), .B2(n976), .ZN(n4688) );
  nd12d0 U1924 ( .A1(gpio_inenb_pad), .A2(n2392), .ZN(n976) );
  inv0d0 U1925 ( .I(n975), .ZN(n974) );
  nr02d0 U1926 ( .A1(n969), .A2(n961), .ZN(n975) );
  nd02d0 U1927 ( .A1(n801), .A2(n946), .ZN(n961) );
  oai22d1 U1928 ( .A1(n441), .A2(n977), .B1(n978), .B2(n979), .ZN(n4689) );
  nd02d0 U1929 ( .A1(n977), .A2(n2391), .ZN(n979) );
  inv0d0 U1930 ( .I(gpio_mode0_pad), .ZN(n978) );
  nd02d0 U1931 ( .A1(n980), .A2(n660), .ZN(n977) );
  inv0d0 U1932 ( .I(n969), .ZN(n980) );
  oai22d1 U1933 ( .A1(n441), .A2(n981), .B1(n982), .B2(n983), .ZN(n4690) );
  nd02d0 U1934 ( .A1(n981), .A2(n2391), .ZN(n983) );
  inv0d0 U1935 ( .I(gpio_mode1_pad), .ZN(n982) );
  or02d0 U1936 ( .A1(n913), .A2(n969), .Z(n981) );
  oai211d1 U1937 ( .C1(n984), .C2(n985), .A(n986), .B(n987), .ZN(n4691) );
  aoi222d1 U1938 ( .A1(mgmtsoc_litespisdrphycore_sr_out[29]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[23]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[27]), .C2(n990), .ZN(n987) );
  aoi22d1 U1939 ( .A1(mgmtsoc_litespisdrphycore_sr_out[30]), .A2(n991), .B1(
        N3273), .B2(n56), .ZN(n986) );
  oai211d1 U1940 ( .C1(n993), .C2(n984), .A(n994), .B(n995), .ZN(n4692) );
  aoi222d1 U1941 ( .A1(mgmtsoc_litespisdrphycore_sr_out[28]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[22]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[26]), .C2(n990), .ZN(n995) );
  aoi22d1 U1942 ( .A1(n991), .A2(mgmtsoc_litespisdrphycore_sr_out[29]), .B1(
        N3272), .B2(n56), .ZN(n994) );
  oaim211d1 U1943 ( .C1(mgmtsoc_litespisdrphycore_sr_out[29]), .C2(n996), .A(
        n997), .B(n998), .ZN(n4693) );
  aoi222d1 U1944 ( .A1(n988), .A2(mgmtsoc_litespisdrphycore_sr_out[27]), .B1(
        mgmtsoc_litespisdrphycore_sr_out[21]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[25]), .C2(n990), .ZN(n998) );
  aoi22d1 U1945 ( .A1(mgmtsoc_litespisdrphycore_sr_out[28]), .A2(n991), .B1(
        N3271), .B2(n56), .ZN(n997) );
  oaim211d1 U1946 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[28]), .A(
        n999), .B(n1000), .ZN(n4694) );
  aoi222d1 U1947 ( .A1(mgmtsoc_litespisdrphycore_sr_out[26]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[20]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[24]), .C2(n990), .ZN(n1000) );
  aoi22d1 U1948 ( .A1(n991), .A2(mgmtsoc_litespisdrphycore_sr_out[27]), .B1(
        N3270), .B2(n56), .ZN(n999) );
  oaim211d1 U1949 ( .C1(mgmtsoc_litespisdrphycore_sr_out[27]), .C2(n996), .A(
        n1001), .B(n1002), .ZN(n4695) );
  aoi22d1 U1951 ( .A1(mgmtsoc_litespisdrphycore_sr_out[26]), .A2(n991), .B1(
        N3269), .B2(n56), .ZN(n1001) );
  oaim211d1 U1952 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[26]), .A(
        n1003), .B(n1004), .ZN(n4696) );
  aoi222d1 U1953 ( .A1(mgmtsoc_litespisdrphycore_sr_out[24]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[18]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[22]), .C2(n990), .ZN(n1004) );
  aoi22d1 U1954 ( .A1(mgmtsoc_litespisdrphycore_sr_out[25]), .A2(n991), .B1(
        N3268), .B2(n56), .ZN(n1003) );
  oaim211d1 U1955 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[25]), .A(
        n1005), .B(n1006), .ZN(n4697) );
  aoi222d1 U1956 ( .A1(n988), .A2(mgmtsoc_litespisdrphycore_sr_out[23]), .B1(
        mgmtsoc_litespisdrphycore_sr_out[17]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[21]), .C2(n990), .ZN(n1006) );
  aoi22d1 U1957 ( .A1(mgmtsoc_litespisdrphycore_sr_out[24]), .A2(n991), .B1(
        N3267), .B2(n56), .ZN(n1005) );
  oaim211d1 U1958 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[24]), .A(
        n1007), .B(n1008), .ZN(n4698) );
  aoi222d1 U1959 ( .A1(mgmtsoc_litespisdrphycore_sr_out[22]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[16]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[20]), .C2(n990), .ZN(n1008) );
  aoi22d1 U1960 ( .A1(n991), .A2(mgmtsoc_litespisdrphycore_sr_out[23]), .B1(
        N3266), .B2(n56), .ZN(n1007) );
  oaim211d1 U1961 ( .C1(mgmtsoc_litespisdrphycore_sr_out[23]), .C2(n996), .A(
        n1009), .B(n1010), .ZN(n4699) );
  aoi222d1 U1962 ( .A1(mgmtsoc_litespisdrphycore_sr_out[21]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[15]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[19]), .C2(n990), .ZN(n1010) );
  aoi22d1 U1963 ( .A1(mgmtsoc_litespisdrphycore_sr_out[22]), .A2(n991), .B1(
        N3265), .B2(n56), .ZN(n1009) );
  oaim211d1 U1964 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[22]), .A(
        n1011), .B(n1012), .ZN(n4700) );
  aoi222d1 U1965 ( .A1(mgmtsoc_litespisdrphycore_sr_out[20]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[14]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[18]), .C2(n990), .ZN(n1012) );
  aoi22d1 U1966 ( .A1(mgmtsoc_litespisdrphycore_sr_out[21]), .A2(n991), .B1(
        N3264), .B2(n56), .ZN(n1011) );
  oaim211d1 U1967 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[21]), .A(
        n1013), .B(n1014), .ZN(n4701) );
  aoi222d1 U1968 ( .A1(mgmtsoc_litespisdrphycore_sr_out[19]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[13]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[17]), .C2(n990), .ZN(n1014) );
  aoi22d1 U1969 ( .A1(mgmtsoc_litespisdrphycore_sr_out[20]), .A2(n991), .B1(
        N3263), .B2(n56), .ZN(n1013) );
  oaim211d1 U1970 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[20]), .A(
        n1015), .B(n1016), .ZN(n4702) );
  aoi222d1 U1971 ( .A1(mgmtsoc_litespisdrphycore_sr_out[18]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[12]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[16]), .C2(n990), .ZN(n1016) );
  aoi22d1 U1972 ( .A1(mgmtsoc_litespisdrphycore_sr_out[19]), .A2(n991), .B1(
        N3262), .B2(n56), .ZN(n1015) );
  oaim211d1 U1973 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[19]), .A(
        n1017), .B(n1018), .ZN(n4703) );
  aoi222d1 U1974 ( .A1(mgmtsoc_litespisdrphycore_sr_out[17]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[11]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[15]), .C2(n990), .ZN(n1018) );
  aoi22d1 U1975 ( .A1(mgmtsoc_litespisdrphycore_sr_out[18]), .A2(n991), .B1(
        N3261), .B2(n56), .ZN(n1017) );
  oaim211d1 U1976 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[18]), .A(
        n1019), .B(n1020), .ZN(n4704) );
  aoi222d1 U1977 ( .A1(mgmtsoc_litespisdrphycore_sr_out[16]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[10]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[14]), .C2(n990), .ZN(n1020) );
  aoi22d1 U1978 ( .A1(mgmtsoc_litespisdrphycore_sr_out[17]), .A2(n991), .B1(
        N3260), .B2(n56), .ZN(n1019) );
  oaim211d1 U1979 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[17]), .A(
        n1021), .B(n1022), .ZN(n4705) );
  aoi222d1 U1980 ( .A1(mgmtsoc_litespisdrphycore_sr_out[15]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[9]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[13]), .C2(n990), .ZN(n1022) );
  aoi22d1 U1981 ( .A1(mgmtsoc_litespisdrphycore_sr_out[16]), .A2(n991), .B1(
        N3259), .B2(n56), .ZN(n1021) );
  oaim211d1 U1982 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[16]), .A(
        n1023), .B(n1024), .ZN(n4706) );
  aoi222d1 U1983 ( .A1(mgmtsoc_litespisdrphycore_sr_out[14]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[8]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[12]), .C2(n990), .ZN(n1024) );
  aoi22d1 U1984 ( .A1(mgmtsoc_litespisdrphycore_sr_out[15]), .A2(n991), .B1(
        N3258), .B2(n55), .ZN(n1023) );
  oaim211d1 U1985 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[15]), .A(
        n1025), .B(n1026), .ZN(n4707) );
  aoi222d1 U1986 ( .A1(mgmtsoc_litespisdrphycore_sr_out[13]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[7]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[11]), .C2(n990), .ZN(n1026) );
  aoi22d1 U1987 ( .A1(mgmtsoc_litespisdrphycore_sr_out[14]), .A2(n991), .B1(
        N3257), .B2(n55), .ZN(n1025) );
  oaim211d1 U1988 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[14]), .A(
        n1027), .B(n1028), .ZN(n4708) );
  aoi222d1 U1989 ( .A1(mgmtsoc_litespisdrphycore_sr_out[12]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[6]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[10]), .C2(n990), .ZN(n1028) );
  aoi22d1 U1990 ( .A1(mgmtsoc_litespisdrphycore_sr_out[13]), .A2(n991), .B1(
        N3256), .B2(n55), .ZN(n1027) );
  oaim211d1 U1991 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[13]), .A(
        n1029), .B(n1030), .ZN(n4709) );
  aoi22d1 U1993 ( .A1(mgmtsoc_litespisdrphycore_sr_out[12]), .A2(n991), .B1(
        N3255), .B2(n55), .ZN(n1029) );
  oaim211d1 U1994 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[12]), .A(
        n1031), .B(n1032), .ZN(n4710) );
  aoi22d1 U1996 ( .A1(mgmtsoc_litespisdrphycore_sr_out[11]), .A2(n991), .B1(
        N3254), .B2(n55), .ZN(n1031) );
  oaim211d1 U1997 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[11]), .A(
        n1033), .B(n1034), .ZN(n4711) );
  aoi22d1 U1999 ( .A1(mgmtsoc_litespisdrphycore_sr_out[10]), .A2(n991), .B1(
        N3253), .B2(n55), .ZN(n1033) );
  oaim211d1 U2000 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[10]), .A(
        n1035), .B(n1036), .ZN(n4712) );
  aoi22d1 U2002 ( .A1(mgmtsoc_litespisdrphycore_sr_out[9]), .A2(n991), .B1(
        N3252), .B2(n55), .ZN(n1035) );
  oaim211d1 U2003 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[9]), .A(
        n1037), .B(n1038), .ZN(n4713) );
  aoi22d1 U2005 ( .A1(mgmtsoc_litespisdrphycore_sr_out[8]), .A2(n991), .B1(
        N3251), .B2(n55), .ZN(n1037) );
  oaim211d1 U2006 ( .C1(n996), .C2(mgmtsoc_litespisdrphycore_sr_out[8]), .A(
        n1039), .B(n1040), .ZN(n4714) );
  aoi22d1 U2009 ( .A1(mgmtsoc_litespisdrphycore_sr_out[7]), .A2(n991), .B1(
        N3250), .B2(n55), .ZN(n1039) );
  oaim211d1 U2010 ( .C1(n991), .C2(mgmtsoc_litespisdrphycore_sr_out[6]), .A(
        n1042), .B(n1043), .ZN(n4715) );
  aoi22d1 U2011 ( .A1(N3249), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[7]), .B2(n996), .ZN(n1043) );
  aoi22d1 U2012 ( .A1(mgmtsoc_litespisdrphycore_sr_out[3]), .A2(n990), .B1(
        mgmtsoc_litespisdrphycore_sr_out[5]), .B2(n988), .ZN(n1042) );
  oaim211d1 U2013 ( .C1(n991), .C2(mgmtsoc_litespisdrphycore_sr_out[5]), .A(
        n1044), .B(n1045), .ZN(n4716) );
  aoi22d1 U2014 ( .A1(N3248), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[6]), .B2(n996), .ZN(n1045) );
  aoi22d1 U2015 ( .A1(mgmtsoc_litespisdrphycore_sr_out[2]), .A2(n990), .B1(
        mgmtsoc_litespisdrphycore_sr_out[4]), .B2(n988), .ZN(n1044) );
  oaim211d1 U2016 ( .C1(n991), .C2(mgmtsoc_litespisdrphycore_sr_out[4]), .A(
        n1046), .B(n1047), .ZN(n4717) );
  aoi22d1 U2017 ( .A1(N3247), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[5]), .B2(n996), .ZN(n1047) );
  aoi22d1 U2018 ( .A1(mgmtsoc_litespisdrphycore_sr_out[1]), .A2(n990), .B1(
        mgmtsoc_litespisdrphycore_sr_out[3]), .B2(n988), .ZN(n1046) );
  oaim211d1 U2019 ( .C1(n991), .C2(mgmtsoc_litespisdrphycore_sr_out[3]), .A(
        n1048), .B(n1049), .ZN(n4718) );
  aoi22d1 U2020 ( .A1(N3246), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[4]), .B2(n996), .ZN(n1049) );
  aoi22d1 U2021 ( .A1(mgmtsoc_litespisdrphycore_sr_out[0]), .A2(n990), .B1(
        mgmtsoc_litespisdrphycore_sr_out[2]), .B2(n988), .ZN(n1048) );
  oai221d1 U2023 ( .B1(n1050), .B2(n1051), .C1(n1052), .C2(n1053), .A(n1054), 
        .ZN(n4719) );
  aoi22d1 U2024 ( .A1(N3245), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[3]), .B2(n996), .ZN(n1054) );
  inv0d0 U2025 ( .I(mgmtsoc_litespisdrphycore_sr_out[2]), .ZN(n1053) );
  oai221d1 U2026 ( .B1(n1050), .B2(n1055), .C1(n1052), .C2(n1051), .A(n1056), 
        .ZN(n4720) );
  aoi22d1 U2027 ( .A1(N3244), .A2(n55), .B1(
        mgmtsoc_litespisdrphycore_sr_out[2]), .B2(n996), .ZN(n1056) );
  inv0d0 U2028 ( .I(n988), .ZN(n1050) );
  oai222d1 U2030 ( .A1(n1057), .A2(n1058), .B1(n1052), .B2(n1055), .C1(n984), 
        .C2(n1051), .ZN(n4721) );
  inv0d0 U2031 ( .I(mgmtsoc_litespisdrphycore_sr_out[1]), .ZN(n1051) );
  inv0d0 U2032 ( .I(mgmtsoc_litespisdrphycore_sr_out[0]), .ZN(n1055) );
  inv0d0 U2033 ( .I(n991), .ZN(n1052) );
  inv0d0 U2035 ( .I(N3243), .ZN(n1058) );
  aor22d1 U2036 ( .A1(n996), .A2(mgmtsoc_litespisdrphycore_sr_out[0]), .B1(
        N3242), .B2(n56), .Z(n4722) );
  inv0d0 U2037 ( .I(n1057), .ZN(n992) );
  nd02d0 U2038 ( .A1(n984), .A2(n1060), .ZN(n1057) );
  nd02d0 U2041 ( .A1(n1062), .A2(n502), .ZN(n1060) );
  nd04d0 U2042 ( .A1(n497), .A2(n495), .A3(n1059), .A4(n496), .ZN(n502) );
  inv0d0 U2043 ( .I(n1063), .ZN(n495) );
  inv0d0 U2044 ( .I(n1064), .ZN(n497) );
  oai21d1 U2045 ( .B1(n1065), .B2(n1066), .A(n1067), .ZN(n4723) );
  nd04d0 U2046 ( .A1(n500), .A2(n1066), .A3(n1065), .A4(n2392), .ZN(n1067) );
  oai21d1 U2047 ( .B1(n1068), .B2(n246), .A(n333), .ZN(n4724) );
  nd03d0 U2048 ( .A1(n333), .A2(n2394), .A3(litespi_tx_mux_sel), .ZN(n460) );
  nd03d0 U2049 ( .A1(n1069), .A2(n2393), .A3(\mgmtsoc_master_status_status[1] ), .ZN(n458) );
  oai22d1 U2050 ( .A1(n1070), .A2(n1071), .B1(n3493), .B2(n431), .ZN(n4725) );
  oai22d1 U2051 ( .A1(n3494), .A2(n1070), .B1(n3495), .B2(n439), .ZN(n4726) );
  oaim22d1 U2052 ( .A1(n3496), .A2(n430), .B1(
        mgmtsoc_port_master_user_port_sink_payload_width[2]), .B2(n1073), .ZN(
        n4727) );
  oai22d1 U2053 ( .A1(n1074), .A2(n1070), .B1(n3497), .B2(n431), .ZN(n4728) );
  oaim22d1 U2054 ( .A1(n3498), .A2(n430), .B1(
        mgmtsoc_port_master_user_port_sink_payload_width[0]), .B2(n1073), .ZN(
        n4729) );
  oai22d1 U2055 ( .A1(n3499), .A2(n1070), .B1(n3500), .B2(n439), .ZN(n4730) );
  oai22d1 U2056 ( .A1(n3501), .A2(n1070), .B1(n3502), .B2(n431), .ZN(n4731) );
  oai22d1 U2057 ( .A1(n3503), .A2(n1070), .B1(n3504), .B2(n439), .ZN(n4732) );
  oai22d1 U2058 ( .A1(n3505), .A2(n1070), .B1(n3506), .B2(n431), .ZN(n4733) );
  oai22d1 U2059 ( .A1(n3507), .A2(n1070), .B1(n3508), .B2(n439), .ZN(n4734) );
  oai22d1 U2060 ( .A1(n3509), .A2(n1070), .B1(n3510), .B2(n431), .ZN(n4735) );
  oai22d1 U2061 ( .A1(n3511), .A2(n1070), .B1(n804), .B2(n439), .ZN(n4736) );
  oai22d1 U2062 ( .A1(n3512), .A2(n1070), .B1(n805), .B2(n431), .ZN(n4737) );
  oai22d1 U2063 ( .A1(n3513), .A2(n1070), .B1(n806), .B2(n439), .ZN(n4738) );
  oai22d1 U2064 ( .A1(n3514), .A2(n1070), .B1(n807), .B2(n431), .ZN(n4739) );
  oai22d1 U2065 ( .A1(n3515), .A2(n1070), .B1(n808), .B2(n439), .ZN(n4740) );
  oai22d1 U2066 ( .A1(n3516), .A2(n1070), .B1(n809), .B2(n431), .ZN(n4741) );
  oai22d1 U2067 ( .A1(n3517), .A2(n1070), .B1(n810), .B2(n439), .ZN(n4742) );
  oai22d1 U2068 ( .A1(n3518), .A2(n1070), .B1(n811), .B2(n431), .ZN(n4743) );
  oai22d1 U2069 ( .A1(n3519), .A2(n1070), .B1(n812), .B2(n439), .ZN(n4744) );
  oai22d1 U2070 ( .A1(n3520), .A2(n1070), .B1(n813), .B2(n431), .ZN(n4745) );
  oai22d1 U2071 ( .A1(n3521), .A2(n1070), .B1(n814), .B2(n439), .ZN(n4746) );
  oai22d1 U2072 ( .A1(n3522), .A2(n1070), .B1(n815), .B2(n431), .ZN(n4747) );
  oai22d1 U2073 ( .A1(n3523), .A2(n1070), .B1(n816), .B2(n439), .ZN(n4748) );
  oai22d1 U2074 ( .A1(n3524), .A2(n1070), .B1(n817), .B2(n431), .ZN(n4749) );
  oai22d1 U2075 ( .A1(n3525), .A2(n1070), .B1(n818), .B2(n439), .ZN(n4750) );
  oai22d1 U2076 ( .A1(n3526), .A2(n1070), .B1(n819), .B2(n431), .ZN(n4751) );
  oai22d1 U2077 ( .A1(n3527), .A2(n1070), .B1(n820), .B2(n439), .ZN(n4752) );
  oai22d1 U2078 ( .A1(n3528), .A2(n1070), .B1(n821), .B2(n431), .ZN(n4753) );
  oai22d1 U2079 ( .A1(n3529), .A2(n1070), .B1(n822), .B2(n439), .ZN(n4754) );
  oai22d1 U2080 ( .A1(n3530), .A2(n1070), .B1(n823), .B2(n431), .ZN(n4755) );
  oai22d1 U2081 ( .A1(n3531), .A2(n1070), .B1(n824), .B2(n430), .ZN(n4756) );
  oai22d1 U2082 ( .A1(n3532), .A2(n1070), .B1(n825), .B2(n430), .ZN(n4757) );
  oai22d1 U2083 ( .A1(n3533), .A2(n1070), .B1(n826), .B2(n430), .ZN(n4758) );
  oai22d1 U2084 ( .A1(n3534), .A2(n1070), .B1(n827), .B2(n430), .ZN(n4759) );
  oai22d1 U2085 ( .A1(n3535), .A2(n1070), .B1(n392), .B2(n430), .ZN(n4760) );
  oai22d1 U2086 ( .A1(n3536), .A2(n1070), .B1(n355), .B2(n430), .ZN(n4761) );
  oai22d1 U2087 ( .A1(n3537), .A2(n1070), .B1(n344), .B2(n430), .ZN(n4762) );
  oai22d1 U2088 ( .A1(n3538), .A2(n1070), .B1(n379), .B2(n430), .ZN(n4763) );
  oai22d1 U2089 ( .A1(n3539), .A2(n1070), .B1(n367), .B2(n430), .ZN(n4764) );
  oai22d1 U2090 ( .A1(n3540), .A2(n1070), .B1(n576), .B2(n430), .ZN(n4765) );
  oai22d1 U2091 ( .A1(n3541), .A2(n1070), .B1(n404), .B2(n430), .ZN(n4766) );
  oai22d1 U2092 ( .A1(n1073), .A2(n442), .B1(n3542), .B2(n1070), .ZN(n4767) );
  inv0d0 U2093 ( .I(n1070), .ZN(n1073) );
  oai31d1 U2094 ( .B1(n430), .B2(n829), .B3(n224), .A(n1070), .ZN(n4768) );
  nd02d0 U2095 ( .A1(n2385), .A2(n1070), .ZN(n1072) );
  aor221d1 U2097 ( .B1(flash_cs_n), .B2(n1077), .C1(
        mgmtsoc_litespisdrphycore_count[0]), .C2(
        mgmtsoc_litespisdrphycore_count[1]), .A(n1078), .Z(n4769) );
  nr02d0 U2098 ( .A1(n1079), .A2(n1078), .ZN(n4770) );
  aoi22d1 U2099 ( .A1(mgmtsoc_litespisdrphycore_count[2]), .A2(n1080), .B1(
        n1081), .B2(flash_cs_n), .ZN(n1079) );
  oai21d1 U2100 ( .B1(mgmtsoc_litespisdrphycore_count[0]), .B2(n1082), .A(
        n1083), .ZN(n4771) );
  inv0d0 U2101 ( .I(flash_cs_n), .ZN(n1082) );
  oai21d1 U2102 ( .B1(n3543), .B2(n1081), .A(n1083), .ZN(n4772) );
  inv0d0 U2103 ( .I(n1078), .ZN(n1083) );
  nd02d0 U2104 ( .A1(n1084), .A2(n2392), .ZN(n1078) );
  oai22d1 U2105 ( .A1(n3218), .A2(n417), .B1(litespi_tx_mux_sel), .B2(n1085), 
        .ZN(n1084) );
  oai21d1 U2106 ( .B1(n416), .B2(n1086), .A(n1087), .ZN(n4773) );
  nd03d0 U2107 ( .A1(n417), .A2(n2394), .A3(n1086), .ZN(n1087) );
  aor311d1 U2108 ( .C1(n417), .C2(n1088), .C3(n1085), .A(n2349), .B(n1089), 
        .Z(n1086) );
  nr03d0 U2109 ( .A1(n1088), .A2(n1085), .A3(n417), .ZN(n1089) );
  oan211d1 U2110 ( .C1(n1090), .C2(N998), .B(mgmtsoc_litespimmap_burst_cs), 
        .A(n1091), .ZN(n1085) );
  aor222d1 U2111 ( .A1(n37), .A2(mprj_adr_o[31]), .B1(
        mgmtsoc_litespimmap_burst_adr[29]), .B2(n1093), .C1(N1426), .C2(n53), 
        .Z(n4774) );
  aor222d1 U2112 ( .A1(n36), .A2(mprj_adr_o[30]), .B1(
        mgmtsoc_litespimmap_burst_adr[28]), .B2(n1093), .C1(N1425), .C2(n53), 
        .Z(n4775) );
  aor222d1 U2113 ( .A1(n38), .A2(mprj_adr_o[29]), .B1(
        mgmtsoc_litespimmap_burst_adr[27]), .B2(n1093), .C1(N1424), .C2(n53), 
        .Z(n4776) );
  aor222d1 U2114 ( .A1(n37), .A2(mprj_adr_o[28]), .B1(
        mgmtsoc_litespimmap_burst_adr[26]), .B2(n1093), .C1(N1423), .C2(n53), 
        .Z(n4777) );
  aor222d1 U2115 ( .A1(n36), .A2(mprj_adr_o[27]), .B1(
        mgmtsoc_litespimmap_burst_adr[25]), .B2(n1093), .C1(N1422), .C2(n53), 
        .Z(n4778) );
  aor222d1 U2116 ( .A1(n38), .A2(mprj_adr_o[26]), .B1(
        mgmtsoc_litespimmap_burst_adr[24]), .B2(n1093), .C1(N1421), .C2(n53), 
        .Z(n4779) );
  aor222d1 U2117 ( .A1(n37), .A2(mprj_adr_o[25]), .B1(
        mgmtsoc_litespimmap_burst_adr[23]), .B2(n1093), .C1(N1420), .C2(n53), 
        .Z(n4780) );
  aor222d1 U2118 ( .A1(n36), .A2(mprj_adr_o[24]), .B1(
        mgmtsoc_litespimmap_burst_adr[22]), .B2(n1093), .C1(N1419), .C2(n53), 
        .Z(n4781) );
  aor222d1 U2119 ( .A1(n38), .A2(mprj_adr_o[23]), .B1(
        mgmtsoc_litespimmap_burst_adr[21]), .B2(n1093), .C1(N1418), .C2(n53), 
        .Z(n4782) );
  aor222d1 U2120 ( .A1(n37), .A2(mprj_adr_o[22]), .B1(
        mgmtsoc_litespimmap_burst_adr[20]), .B2(n1093), .C1(N1417), .C2(n53), 
        .Z(n4783) );
  aor222d1 U2121 ( .A1(n36), .A2(mprj_adr_o[21]), .B1(
        mgmtsoc_litespimmap_burst_adr[19]), .B2(n1093), .C1(N1416), .C2(n53), 
        .Z(n4784) );
  aor222d1 U2122 ( .A1(n38), .A2(mprj_adr_o[20]), .B1(
        mgmtsoc_litespimmap_burst_adr[18]), .B2(n1093), .C1(N1415), .C2(n53), 
        .Z(n4785) );
  aor222d1 U2123 ( .A1(n37), .A2(mprj_adr_o[19]), .B1(
        mgmtsoc_litespimmap_burst_adr[17]), .B2(n1093), .C1(N1414), .C2(n53), 
        .Z(n4786) );
  aor222d1 U2124 ( .A1(n36), .A2(mprj_adr_o[18]), .B1(
        mgmtsoc_litespimmap_burst_adr[16]), .B2(n1093), .C1(N1413), .C2(n53), 
        .Z(n4787) );
  aor222d1 U2125 ( .A1(n38), .A2(mprj_adr_o[17]), .B1(
        mgmtsoc_litespimmap_burst_adr[15]), .B2(n1093), .C1(N1412), .C2(n53), 
        .Z(n4788) );
  aor222d1 U2126 ( .A1(n37), .A2(mprj_adr_o[16]), .B1(
        mgmtsoc_litespimmap_burst_adr[14]), .B2(n1093), .C1(N1411), .C2(n53), 
        .Z(n4789) );
  aor222d1 U2127 ( .A1(n36), .A2(mprj_adr_o[15]), .B1(
        mgmtsoc_litespimmap_burst_adr[13]), .B2(n1093), .C1(N1410), .C2(n52), 
        .Z(n4790) );
  aor222d1 U2128 ( .A1(n38), .A2(mprj_adr_o[14]), .B1(
        mgmtsoc_litespimmap_burst_adr[12]), .B2(n1093), .C1(N1409), .C2(n52), 
        .Z(n4791) );
  aor222d1 U2129 ( .A1(n37), .A2(mprj_adr_o[13]), .B1(
        mgmtsoc_litespimmap_burst_adr[11]), .B2(n1093), .C1(N1408), .C2(n52), 
        .Z(n4792) );
  aor222d1 U2130 ( .A1(n36), .A2(mprj_adr_o[12]), .B1(
        mgmtsoc_litespimmap_burst_adr[10]), .B2(n1093), .C1(N1407), .C2(n52), 
        .Z(n4793) );
  aor222d1 U2131 ( .A1(n38), .A2(mprj_adr_o[11]), .B1(
        mgmtsoc_litespimmap_burst_adr[9]), .B2(n1093), .C1(N1406), .C2(n52), 
        .Z(n4794) );
  aor222d1 U2132 ( .A1(n37), .A2(mprj_adr_o[10]), .B1(
        mgmtsoc_litespimmap_burst_adr[8]), .B2(n1093), .C1(N1405), .C2(n52), 
        .Z(n4795) );
  aor222d1 U2133 ( .A1(n36), .A2(mprj_adr_o[9]), .B1(
        mgmtsoc_litespimmap_burst_adr[7]), .B2(n1093), .C1(N1404), .C2(n52), 
        .Z(n4796) );
  aor222d1 U2134 ( .A1(n38), .A2(mprj_adr_o[8]), .B1(
        mgmtsoc_litespimmap_burst_adr[6]), .B2(n1093), .C1(N1403), .C2(n52), 
        .Z(n4797) );
  aor222d1 U2135 ( .A1(n37), .A2(mprj_adr_o[7]), .B1(
        mgmtsoc_litespimmap_burst_adr[5]), .B2(n1093), .C1(N1402), .C2(n52), 
        .Z(n4798) );
  aor222d1 U2136 ( .A1(n36), .A2(mprj_adr_o[6]), .B1(
        mgmtsoc_litespimmap_burst_adr[4]), .B2(n1093), .C1(N1401), .C2(n52), 
        .Z(n4799) );
  aor222d1 U2137 ( .A1(n38), .A2(mprj_adr_o[5]), .B1(
        mgmtsoc_litespimmap_burst_adr[3]), .B2(n1093), .C1(N1400), .C2(n52), 
        .Z(n4800) );
  aor222d1 U2139 ( .A1(n37), .A2(mprj_adr_o[2]), .B1(
        mgmtsoc_litespimmap_burst_adr[0]), .B2(n1093), .C1(N1397), .C2(n52), 
        .Z(n4802) );
  aor222d1 U2140 ( .A1(n36), .A2(mprj_adr_o[3]), .B1(
        mgmtsoc_litespimmap_burst_adr[1]), .B2(n1093), .C1(N1398), .C2(n52), 
        .Z(n4803) );
  inv0d0 U2142 ( .I(n1098), .ZN(n1094) );
  nd03d0 U2143 ( .A1(n1099), .A2(n1100), .A3(n1101), .ZN(n1092) );
  an02d0 U2144 ( .A1(N3975), .A2(n1102), .Z(n4804) );
  an02d0 U2145 ( .A1(N3976), .A2(n1102), .Z(n4805) );
  an02d0 U2146 ( .A1(N3977), .A2(n1102), .Z(n4806) );
  an02d0 U2147 ( .A1(N3978), .A2(n1102), .Z(n4807) );
  an02d0 U2148 ( .A1(N3979), .A2(n1102), .Z(n4808) );
  nd12d0 U2149 ( .A1(N3980), .A2(n1102), .ZN(n4809) );
  an02d0 U2150 ( .A1(N3981), .A2(n1102), .Z(n4810) );
  an02d0 U2151 ( .A1(N3982), .A2(n1102), .Z(n4811) );
  nd12d0 U2152 ( .A1(N3983), .A2(n1102), .ZN(n4812) );
  an02d0 U2153 ( .A1(N3984), .A2(n1102), .Z(n4813) );
  an02d0 U2154 ( .A1(N3985), .A2(n1102), .Z(n4814) );
  an02d0 U2155 ( .A1(N3986), .A2(n1102), .Z(n4815) );
  an02d0 U2156 ( .A1(N3987), .A2(n1102), .Z(n4816) );
  nd12d0 U2157 ( .A1(N3988), .A2(n1102), .ZN(n4817) );
  an02d0 U2158 ( .A1(N3989), .A2(n1102), .Z(n4818) );
  nd12d0 U2159 ( .A1(N3990), .A2(n1102), .ZN(n4819) );
  nd12d0 U2160 ( .A1(N3991), .A2(n1102), .ZN(n4820) );
  nd12d0 U2161 ( .A1(N3992), .A2(n1102), .ZN(n4821) );
  an02d0 U2162 ( .A1(N3974), .A2(n1102), .Z(n4822) );
  nd12d0 U2163 ( .A1(N3993), .A2(n1102), .ZN(n4823) );
  oai221d1 U2165 ( .B1(n1104), .B2(n1105), .C1(n3544), .C2(n1106), .A(n1107), 
        .ZN(n4824) );
  aoi221d1 U2166 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[31]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[23]), .A(n1110), .ZN(n1104) );
  oai22d1 U2167 ( .A1(n3546), .A2(n1111), .B1(n3545), .B2(n1112), .ZN(n1110)
         );
  oai222d1 U2168 ( .A1(n3547), .A2(n1106), .B1(n1113), .B2(n1105), .C1(n3544), 
        .C2(n1107), .ZN(n4825) );
  aoi221d1 U2169 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[30]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[22]), .A(n1114), .ZN(n1113) );
  oai22d1 U2170 ( .A1(n3549), .A2(n1111), .B1(n3548), .B2(n1112), .ZN(n1114)
         );
  oai222d1 U2171 ( .A1(n3550), .A2(n1106), .B1(n1115), .B2(n1105), .C1(n3547), 
        .C2(n1107), .ZN(n4826) );
  aoi221d1 U2172 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[29]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[21]), .A(n1116), .ZN(n1115) );
  oai22d1 U2173 ( .A1(n3552), .A2(n1111), .B1(n3551), .B2(n1112), .ZN(n1116)
         );
  oai222d1 U2174 ( .A1(n3553), .A2(n1106), .B1(n1117), .B2(n1105), .C1(n3550), 
        .C2(n1107), .ZN(n4827) );
  aoi221d1 U2175 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[28]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[20]), .A(n1118), .ZN(n1117) );
  oai22d1 U2176 ( .A1(n3555), .A2(n1111), .B1(n3554), .B2(n1112), .ZN(n1118)
         );
  oai222d1 U2177 ( .A1(n3556), .A2(n1106), .B1(n1119), .B2(n1105), .C1(n3553), 
        .C2(n1107), .ZN(n4828) );
  aoi221d1 U2178 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[27]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[19]), .A(n1120), .ZN(n1119) );
  oai22d1 U2179 ( .A1(n3558), .A2(n1111), .B1(n3557), .B2(n1112), .ZN(n1120)
         );
  oai222d1 U2180 ( .A1(n3559), .A2(n1106), .B1(n1121), .B2(n1105), .C1(n3556), 
        .C2(n1107), .ZN(n4829) );
  aoi221d1 U2181 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[26]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[18]), .A(n1122), .ZN(n1121) );
  oai22d1 U2182 ( .A1(n3561), .A2(n1111), .B1(n3560), .B2(n1112), .ZN(n1122)
         );
  oai222d1 U2183 ( .A1(n3562), .A2(n1106), .B1(n1123), .B2(n1105), .C1(n3559), 
        .C2(n1107), .ZN(n4830) );
  aoi221d1 U2184 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[25]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[17]), .A(n1124), .ZN(n1123) );
  oai22d1 U2185 ( .A1(n3564), .A2(n1111), .B1(n3563), .B2(n1112), .ZN(n1124)
         );
  aor311d1 U2186 ( .C1(dbg_uart_tx_tick), .C2(
        uartwishbonebridge_rs232phytx_state), .C3(\dbg_uart_tx_data[0] ), .A(
        n2348), .B(n1125), .Z(n4831) );
  oai22d1 U2187 ( .A1(uartwishbonebridge_rs232phytx_state), .A2(n1126), .B1(
        n63), .B2(n1127), .ZN(n1125) );
  inv0d0 U2188 ( .I(dbg_uart_dbg_uart_tx), .ZN(n63) );
  oai222d1 U2189 ( .A1(n1106), .A2(n1128), .B1(n1129), .B2(n1105), .C1(n3562), 
        .C2(n1107), .ZN(n4832) );
  nd12d0 U2190 ( .A1(n1130), .A2(n1106), .ZN(n1105) );
  aoi221d1 U2191 ( .B1(n1108), .B2(dbg_uart_wishbone_dat_w[24]), .C1(n1109), 
        .C2(dbg_uart_wishbone_dat_w[16]), .A(n1131), .ZN(n1129) );
  oai22d1 U2192 ( .A1(n3566), .A2(n1111), .B1(n3565), .B2(n1112), .ZN(n1131)
         );
  inv0d0 U2193 ( .I(n1132), .ZN(n1112) );
  nr02d0 U2194 ( .A1(dbg_uart_bytes_count[0]), .A2(dbg_uart_bytes_count[1]), 
        .ZN(n1108) );
  inv0d0 U2195 ( .I(\dbg_uart_tx_data[0] ), .ZN(n1128) );
  aor221d1 U2196 ( .B1(n1133), .B2(n1126), .C1(
        uartwishbonebridge_rs232phytx_state), .C2(dbg_uart_tx_tick), .A(n2348), 
        .Z(n1106) );
  oai222d1 U2197 ( .A1(n1134), .A2(n1135), .B1(n1136), .B2(n47), .C1(n189), 
        .C2(n1139), .ZN(n4833) );
  inv0d0 U2198 ( .I(mgmtsoc_ibus_ibus_dat_r[30]), .ZN(n1139) );
  oai222d1 U2199 ( .A1(n1140), .A2(n1135), .B1(n1141), .B2(n47), .C1(n189), 
        .C2(n1142), .ZN(n4834) );
  inv0d0 U2200 ( .I(mgmtsoc_ibus_ibus_dat_r[29]), .ZN(n1142) );
  oai222d1 U2201 ( .A1(n1143), .A2(n1135), .B1(n1144), .B2(n47), .C1(n189), 
        .C2(n1145), .ZN(n4835) );
  inv0d0 U2202 ( .I(mgmtsoc_ibus_ibus_dat_r[28]), .ZN(n1145) );
  oai222d1 U2203 ( .A1(n1146), .A2(n1135), .B1(n1147), .B2(n47), .C1(n189), 
        .C2(n1148), .ZN(n4836) );
  inv0d0 U2204 ( .I(mgmtsoc_ibus_ibus_dat_r[27]), .ZN(n1148) );
  oai222d1 U2205 ( .A1(n1149), .A2(n1135), .B1(n1150), .B2(n47), .C1(n189), 
        .C2(n1151), .ZN(n4837) );
  inv0d0 U2206 ( .I(mgmtsoc_ibus_ibus_dat_r[26]), .ZN(n1151) );
  oai222d1 U2207 ( .A1(n1152), .A2(n1135), .B1(n1153), .B2(n47), .C1(n189), 
        .C2(n1154), .ZN(n4838) );
  inv0d0 U2208 ( .I(mgmtsoc_ibus_ibus_dat_r[25]), .ZN(n1154) );
  oai222d1 U2209 ( .A1(n1155), .A2(n1135), .B1(n1156), .B2(n47), .C1(n189), 
        .C2(n1157), .ZN(n4839) );
  inv0d0 U2210 ( .I(mgmtsoc_ibus_ibus_dat_r[24]), .ZN(n1157) );
  oai222d1 U2211 ( .A1(n3545), .A2(n1135), .B1(n1158), .B2(n47), .C1(n189), 
        .C2(n1159), .ZN(n4840) );
  inv0d0 U2212 ( .I(mgmtsoc_ibus_ibus_dat_r[23]), .ZN(n1159) );
  oai222d1 U2213 ( .A1(n3548), .A2(n1135), .B1(n1134), .B2(n47), .C1(n189), 
        .C2(n1160), .ZN(n4841) );
  inv0d0 U2214 ( .I(mgmtsoc_ibus_ibus_dat_r[22]), .ZN(n1160) );
  oai222d1 U2215 ( .A1(n3551), .A2(n1135), .B1(n1140), .B2(n47), .C1(n189), 
        .C2(n1161), .ZN(n4842) );
  inv0d0 U2216 ( .I(mgmtsoc_ibus_ibus_dat_r[21]), .ZN(n1161) );
  oai222d1 U2217 ( .A1(n3554), .A2(n1135), .B1(n1143), .B2(n47), .C1(n189), 
        .C2(n1162), .ZN(n4843) );
  inv0d0 U2218 ( .I(mgmtsoc_ibus_ibus_dat_r[20]), .ZN(n1162) );
  oai222d1 U2219 ( .A1(n3557), .A2(n1135), .B1(n1146), .B2(n47), .C1(n189), 
        .C2(n1163), .ZN(n4844) );
  inv0d0 U2220 ( .I(mgmtsoc_ibus_ibus_dat_r[19]), .ZN(n1163) );
  oai222d1 U2221 ( .A1(n3560), .A2(n1135), .B1(n1149), .B2(n47), .C1(n189), 
        .C2(n1164), .ZN(n4845) );
  inv0d0 U2222 ( .I(mgmtsoc_ibus_ibus_dat_r[18]), .ZN(n1164) );
  oai222d1 U2223 ( .A1(n3563), .A2(n1135), .B1(n1152), .B2(n47), .C1(n189), 
        .C2(n1165), .ZN(n4846) );
  inv0d0 U2224 ( .I(mgmtsoc_ibus_ibus_dat_r[17]), .ZN(n1165) );
  oai222d1 U2225 ( .A1(n3565), .A2(n1135), .B1(n1155), .B2(n47), .C1(n189), 
        .C2(n1166), .ZN(n4847) );
  inv0d0 U2226 ( .I(mgmtsoc_ibus_ibus_dat_r[16]), .ZN(n1166) );
  oai222d1 U2227 ( .A1(n3546), .A2(n1135), .B1(n3545), .B2(n47), .C1(n189), 
        .C2(n1167), .ZN(n4848) );
  inv0d0 U2228 ( .I(mgmtsoc_ibus_ibus_dat_r[15]), .ZN(n1167) );
  oai222d1 U2229 ( .A1(n3549), .A2(n1135), .B1(n3548), .B2(n46), .C1(n188), 
        .C2(n1168), .ZN(n4849) );
  inv0d0 U2230 ( .I(mgmtsoc_ibus_ibus_dat_r[14]), .ZN(n1168) );
  oai222d1 U2231 ( .A1(n3552), .A2(n1135), .B1(n3551), .B2(n46), .C1(n188), 
        .C2(n1169), .ZN(n4850) );
  inv0d0 U2232 ( .I(mgmtsoc_ibus_ibus_dat_r[13]), .ZN(n1169) );
  oai222d1 U2233 ( .A1(n3555), .A2(n1135), .B1(n3554), .B2(n46), .C1(n188), 
        .C2(n1170), .ZN(n4851) );
  inv0d0 U2234 ( .I(mgmtsoc_ibus_ibus_dat_r[12]), .ZN(n1170) );
  oai222d1 U2235 ( .A1(n3558), .A2(n1135), .B1(n3557), .B2(n46), .C1(n188), 
        .C2(n1171), .ZN(n4852) );
  inv0d0 U2236 ( .I(mgmtsoc_ibus_ibus_dat_r[11]), .ZN(n1171) );
  oai222d1 U2237 ( .A1(n3561), .A2(n1135), .B1(n3560), .B2(n46), .C1(n188), 
        .C2(n1172), .ZN(n4853) );
  inv0d0 U2238 ( .I(mgmtsoc_ibus_ibus_dat_r[10]), .ZN(n1172) );
  oai222d1 U2239 ( .A1(n3564), .A2(n1135), .B1(n3563), .B2(n46), .C1(n188), 
        .C2(n1173), .ZN(n4854) );
  inv0d0 U2240 ( .I(mgmtsoc_ibus_ibus_dat_r[9]), .ZN(n1173) );
  oai222d1 U2241 ( .A1(n3566), .A2(n1135), .B1(n3565), .B2(n46), .C1(n188), 
        .C2(n1174), .ZN(n4855) );
  inv0d0 U2242 ( .I(mgmtsoc_ibus_ibus_dat_r[8]), .ZN(n1174) );
  oai222d1 U2243 ( .A1(n1135), .A2(n1175), .B1(n3546), .B2(n46), .C1(n188), 
        .C2(n1176), .ZN(n4856) );
  inv0d0 U2244 ( .I(mgmtsoc_ibus_ibus_dat_r[7]), .ZN(n1176) );
  oai222d1 U2245 ( .A1(n1135), .A2(n1177), .B1(n3549), .B2(n46), .C1(n188), 
        .C2(n1178), .ZN(n4857) );
  inv0d0 U2246 ( .I(mgmtsoc_ibus_ibus_dat_r[6]), .ZN(n1178) );
  oai222d1 U2247 ( .A1(n1135), .A2(n1179), .B1(n3552), .B2(n46), .C1(n188), 
        .C2(n1180), .ZN(n4858) );
  inv0d0 U2248 ( .I(mgmtsoc_ibus_ibus_dat_r[5]), .ZN(n1180) );
  oai222d1 U2249 ( .A1(n1135), .A2(n1181), .B1(n3555), .B2(n46), .C1(n188), 
        .C2(n1182), .ZN(n4859) );
  inv0d0 U2250 ( .I(mgmtsoc_ibus_ibus_dat_r[4]), .ZN(n1182) );
  oai222d1 U2251 ( .A1(n1135), .A2(n1183), .B1(n3558), .B2(n46), .C1(n188), 
        .C2(n1184), .ZN(n4860) );
  inv0d0 U2252 ( .I(mgmtsoc_ibus_ibus_dat_r[3]), .ZN(n1184) );
  oai222d1 U2253 ( .A1(n1135), .A2(n1185), .B1(n3561), .B2(n46), .C1(n188), 
        .C2(n1186), .ZN(n4861) );
  inv0d0 U2254 ( .I(mgmtsoc_ibus_ibus_dat_r[2]), .ZN(n1186) );
  oai222d1 U2255 ( .A1(n1135), .A2(n1187), .B1(n3564), .B2(n46), .C1(n188), 
        .C2(n1188), .ZN(n4862) );
  inv0d0 U2256 ( .I(mgmtsoc_ibus_ibus_dat_r[1]), .ZN(n1188) );
  oai222d1 U2257 ( .A1(n1135), .A2(n1189), .B1(n3566), .B2(n46), .C1(n188), 
        .C2(n1190), .ZN(n4863) );
  inv0d0 U2258 ( .I(mgmtsoc_ibus_ibus_dat_r[0]), .ZN(n1190) );
  aor222d1 U2259 ( .A1(n1191), .A2(dbg_uart_wishbone_adr[22]), .B1(
        dbg_uart_address[30]), .B2(n1192), .C1(N2386), .C2(n1193), .Z(n4864)
         );
  oai22d1 U2260 ( .A1(n3567), .A2(n20), .B1(n812), .B2(n1195), .ZN(n4865) );
  oai22d1 U2261 ( .A1(n3568), .A2(n19), .B1(n813), .B2(n1195), .ZN(n4866) );
  oai22d1 U2262 ( .A1(n3569), .A2(n21), .B1(n814), .B2(n1195), .ZN(n4867) );
  oai22d1 U2263 ( .A1(n3570), .A2(n20), .B1(n815), .B2(n1195), .ZN(n4868) );
  oai22d1 U2264 ( .A1(n3571), .A2(n19), .B1(n816), .B2(n1195), .ZN(n4869) );
  oai22d1 U2265 ( .A1(n3572), .A2(n21), .B1(n817), .B2(n1195), .ZN(n4870) );
  oai22d1 U2266 ( .A1(n3573), .A2(n20), .B1(n818), .B2(n1195), .ZN(n4871) );
  oai22d1 U2267 ( .A1(n3493), .A2(n19), .B1(n819), .B2(n1195), .ZN(n4872) );
  oai22d1 U2268 ( .A1(n3574), .A2(n21), .B1(n820), .B2(n1195), .ZN(n4873) );
  oai22d1 U2269 ( .A1(n3575), .A2(n20), .B1(n821), .B2(n1195), .ZN(n4874) );
  oai22d1 U2270 ( .A1(n3576), .A2(n19), .B1(n822), .B2(n1195), .ZN(n4875) );
  oai22d1 U2271 ( .A1(n3577), .A2(n21), .B1(n823), .B2(n1195), .ZN(n4876) );
  oai22d1 U2272 ( .A1(n3495), .A2(n20), .B1(n824), .B2(n1195), .ZN(n4877) );
  oai22d1 U2273 ( .A1(n3496), .A2(n19), .B1(n825), .B2(n1195), .ZN(n4878) );
  oai22d1 U2274 ( .A1(n3497), .A2(n21), .B1(n826), .B2(n1195), .ZN(n4879) );
  oai22d1 U2275 ( .A1(n3498), .A2(n20), .B1(n827), .B2(n1195), .ZN(n4880) );
  oai22d1 U2276 ( .A1(n3578), .A2(n19), .B1(n391), .B2(n1195), .ZN(n4881) );
  oai22d1 U2277 ( .A1(n3579), .A2(n21), .B1(n358), .B2(n1195), .ZN(n4882) );
  oai22d1 U2278 ( .A1(n3500), .A2(n20), .B1(n347), .B2(n1195), .ZN(n4883) );
  oai22d1 U2279 ( .A1(n3502), .A2(n19), .B1(n382), .B2(n1195), .ZN(n4884) );
  oai22d1 U2280 ( .A1(n3504), .A2(n21), .B1(n370), .B2(n1195), .ZN(n4885) );
  oai22d1 U2281 ( .A1(n3506), .A2(n20), .B1(n576), .B2(n1195), .ZN(n4886) );
  oai22d1 U2282 ( .A1(n3508), .A2(n19), .B1(n403), .B2(n1195), .ZN(n4887) );
  oai22d1 U2284 ( .A1(n1196), .A2(n443), .B1(n3510), .B2(n21), .ZN(n4888) );
  inv0d0 U2285 ( .I(n20), .ZN(n1196) );
  oai21d1 U2286 ( .B1(n829), .B2(n1197), .A(n2379), .ZN(n1194) );
  oai22d1 U2287 ( .A1(n441), .A2(n1198), .B1(n1199), .B2(n1200), .ZN(n4889) );
  nd02d0 U2288 ( .A1(n1088), .A2(n2392), .ZN(n1200) );
  inv0d0 U2289 ( .I(n1198), .ZN(n1199) );
  nd03d0 U2290 ( .A1(n1201), .A2(n889), .A3(n1202), .ZN(n1198) );
  oai22d1 U2291 ( .A1(n3580), .A2(n1203), .B1(n394), .B2(n1204), .ZN(n4890) );
  oai22d1 U2292 ( .A1(n3581), .A2(n1203), .B1(n357), .B2(n1204), .ZN(n4891) );
  oai22d1 U2293 ( .A1(n3582), .A2(n1203), .B1(n346), .B2(n1204), .ZN(n4892) );
  oai22d1 U2294 ( .A1(n1203), .A2(n1205), .B1(n381), .B2(n1204), .ZN(n4893) );
  oai22d1 U2295 ( .A1(n1203), .A2(n1206), .B1(n369), .B2(n1204), .ZN(n4894) );
  oai22d1 U2296 ( .A1(n3583), .A2(n1203), .B1(n576), .B2(n1204), .ZN(n4895) );
  oai22d1 U2297 ( .A1(n3584), .A2(n1203), .B1(n406), .B2(n1204), .ZN(n4896) );
  nd02d0 U2298 ( .A1(n2385), .A2(n1203), .ZN(n1204) );
  oai22d1 U2299 ( .A1(n1207), .A2(n2330), .B1(n3585), .B2(n1203), .ZN(n4897)
         );
  inv0d0 U2300 ( .I(n1203), .ZN(n1207) );
  oai21d1 U2301 ( .B1(n829), .B2(n1208), .A(n2379), .ZN(n1203) );
  oai22d1 U2302 ( .A1(n3586), .A2(n258), .B1(n804), .B2(n5), .ZN(n4898) );
  oai22d1 U2304 ( .A1(n3587), .A2(n258), .B1(n805), .B2(n5), .ZN(n4899) );
  oai22d1 U2306 ( .A1(n3588), .A2(n258), .B1(n806), .B2(n5), .ZN(n4900) );
  oai221d1 U2308 ( .B1(n1212), .B2(n807), .C1(n3589), .C2(n258), .A(n2381), 
        .ZN(n4901) );
  oai22d1 U2310 ( .A1(n3590), .A2(n258), .B1(n808), .B2(n5), .ZN(n4902) );
  oai22d1 U2312 ( .A1(n3591), .A2(n258), .B1(n809), .B2(n5), .ZN(n4903) );
  oai221d1 U2314 ( .B1(n1212), .B2(n810), .C1(n3592), .C2(n258), .A(n2381), 
        .ZN(n4904) );
  oai22d1 U2316 ( .A1(n3593), .A2(n258), .B1(n811), .B2(n5), .ZN(n4905) );
  oai22d1 U2318 ( .A1(n3594), .A2(n251), .B1(n812), .B2(n5), .ZN(n4906) );
  oai22d1 U2320 ( .A1(n3595), .A2(n251), .B1(n813), .B2(n5), .ZN(n4907) );
  oai221d1 U2322 ( .B1(n1212), .B2(n814), .C1(n3596), .C2(n258), .A(n2381), 
        .ZN(n4908) );
  oai221d1 U2324 ( .B1(n1212), .B2(n815), .C1(n3597), .C2(n258), .A(n2382), 
        .ZN(n4909) );
  oai22d1 U2326 ( .A1(n3598), .A2(n251), .B1(n816), .B2(n5), .ZN(n4910) );
  oai221d1 U2328 ( .B1(n1212), .B2(n817), .C1(n3599), .C2(n258), .A(n2383), 
        .ZN(n4911) );
  oai22d1 U2330 ( .A1(n3600), .A2(n251), .B1(n818), .B2(n1210), .ZN(n4912) );
  oai22d1 U2332 ( .A1(n3601), .A2(n251), .B1(n819), .B2(n1210), .ZN(n4913) );
  oai22d1 U2334 ( .A1(n3602), .A2(n251), .B1(n820), .B2(n1210), .ZN(n4914) );
  oai221d1 U2336 ( .B1(n1212), .B2(n821), .C1(n3603), .C2(n258), .A(n2382), 
        .ZN(n4915) );
  oai22d1 U2338 ( .A1(n3604), .A2(n251), .B1(n822), .B2(n1210), .ZN(n4916) );
  oai221d1 U2340 ( .B1(n1212), .B2(n823), .C1(n3605), .C2(n258), .A(n2382), 
        .ZN(n4917) );
  oai22d1 U2342 ( .A1(n3606), .A2(n251), .B1(n824), .B2(n1210), .ZN(n4918) );
  oai221d1 U2344 ( .B1(n1212), .B2(n825), .C1(n3607), .C2(n258), .A(n2382), 
        .ZN(n4919) );
  oai221d1 U2346 ( .B1(n1212), .B2(n826), .C1(n3608), .C2(n258), .A(n2382), 
        .ZN(n4920) );
  oai22d1 U2348 ( .A1(n3609), .A2(n251), .B1(n827), .B2(n1210), .ZN(n4921) );
  oai22d1 U2350 ( .A1(n3610), .A2(n251), .B1(n393), .B2(n1210), .ZN(n4922) );
  oai221d1 U2351 ( .B1(n3611), .B2(n251), .C1(n1212), .C2(n357), .A(n2382), 
        .ZN(n4923) );
  oai221d1 U2352 ( .B1(n3612), .B2(n251), .C1(n1212), .C2(n346), .A(n2382), 
        .ZN(n4924) );
  oai221d1 U2353 ( .B1(n3613), .B2(n251), .C1(n1212), .C2(n381), .A(n2382), 
        .ZN(n4925) );
  oai221d1 U2354 ( .B1(n3614), .B2(n251), .C1(n1212), .C2(n369), .A(n2382), 
        .ZN(n4926) );
  oai22d1 U2355 ( .A1(n3615), .A2(n251), .B1(n576), .B2(n1210), .ZN(n4927) );
  oai22d1 U2356 ( .A1(n3616), .A2(n251), .B1(n405), .B2(n1210), .ZN(n4928) );
  nd02d0 U2357 ( .A1(n2385), .A2(n258), .ZN(n1210) );
  oai22d1 U2358 ( .A1(n1212), .A2(n442), .B1(n3617), .B2(n258), .ZN(n4929) );
  inv0d0 U2359 ( .I(n1212), .ZN(n1209) );
  aoi21d1 U2360 ( .B1(n660), .B2(n1213), .A(n2350), .ZN(n1212) );
  an02d0 U2361 ( .A1(n1201), .A2(n946), .Z(n660) );
  oai22d1 U2362 ( .A1(n1214), .A2(n1215), .B1(n1216), .B2(n639), .ZN(n4930) );
  or02d0 U2363 ( .A1(n406), .A2(n2350), .Z(n639) );
  oai22d1 U2364 ( .A1(n1216), .A2(n443), .B1(n1214), .B2(n1217), .ZN(n4931) );
  inv0d0 U2365 ( .I(n1216), .ZN(n1214) );
  aoi21d1 U2366 ( .B1(n907), .B2(n1213), .A(n2347), .ZN(n1216) );
  oai22d1 U2367 ( .A1(n441), .A2(n1218), .B1(n1219), .B2(n1220), .ZN(n4932) );
  nd02d0 U2368 ( .A1(n1218), .A2(n2391), .ZN(n1220) );
  inv0d0 U2369 ( .I(debug_oeb), .ZN(n1219) );
  nd03d0 U2370 ( .A1(n1221), .A2(n1222), .A3(n1223), .ZN(n1218) );
  oai22d1 U2371 ( .A1(n441), .A2(n1224), .B1(n1225), .B2(n1226), .ZN(n4933) );
  nd02d0 U2372 ( .A1(n1224), .A2(n2378), .ZN(n1226) );
  nd02d0 U2373 ( .A1(n1223), .A2(n1227), .ZN(n1224) );
  nr02d0 U2374 ( .A1(n913), .A2(n1228), .ZN(n1223) );
  nd02d0 U2375 ( .A1(n592), .A2(n2392), .ZN(n640) );
  oaim31d1 U2376 ( .B1(n1229), .B2(n1230), .B3(n428), .A(n1231), .ZN(n4934) );
  oai211d1 U2377 ( .C1(n1103), .C2(n1232), .A(n1233), .B(n1234), .ZN(n1229) );
  inv0d0 U2378 ( .I(n3618), .ZN(n1234) );
  aoi211d1 U2379 ( .C1(n68), .C2(n1235), .A(n1233), .B(n1236), .ZN(n4935) );
  nd02d0 U2380 ( .A1(mgmtsoc_vexriscv_transfer_in_progress), .A2(
        mgmtsoc_vexriscv_o_cmd_ready), .ZN(n68) );
  oai22d1 U2381 ( .A1(n1237), .A2(n69), .B1(n1233), .B2(n1238), .ZN(n4936) );
  nd12d0 U2382 ( .A1(mgmtsoc_vexriscv_o_cmd_ready), .A2(n427), .ZN(n1238) );
  inv0d0 U2383 ( .I(n1236), .ZN(n64) );
  oai21d1 U2384 ( .B1(n1232), .B2(n1237), .A(n2378), .ZN(n1236) );
  inv0d0 U2385 ( .I(N6298), .ZN(n69) );
  nd04d0 U2386 ( .A1(n3618), .A2(n1239), .A3(n1235), .A4(n1233), .ZN(n1237) );
  inv0d0 U2387 ( .I(mgmtsoc_vexriscv_transfer_complete), .ZN(n1235) );
  oai21d1 U2388 ( .B1(n3618), .B2(n1240), .A(n1231), .ZN(n4937) );
  nd03d0 U2389 ( .A1(n1233), .A2(n2394), .A3(
        mgmtsoc_vexriscv_transfer_complete), .ZN(n1231) );
  inv0d0 U2390 ( .I(mgmtsoc_vexriscv_transfer_in_progress), .ZN(n1233) );
  aoi22d1 U2391 ( .A1(N6298), .A2(n1239), .B1(
        mgmtsoc_vexriscv_transfer_in_progress), .B2(n2377), .ZN(n1240) );
  oai222d1 U2392 ( .A1(n3281), .A2(n1241), .B1(n3275), .B2(n1242), .C1(n1243), 
        .C2(n1244), .ZN(n4938) );
  inv0d0 U2393 ( .I(N2385), .ZN(n1244) );
  oai222d1 U2394 ( .A1(n3282), .A2(n1241), .B1(n3276), .B2(n1242), .C1(n1243), 
        .C2(n1245), .ZN(n4939) );
  inv0d0 U2395 ( .I(N2384), .ZN(n1245) );
  oai222d1 U2396 ( .A1(n3283), .A2(n1241), .B1(n3277), .B2(n1242), .C1(n1243), 
        .C2(n1246), .ZN(n4940) );
  inv0d0 U2397 ( .I(N2383), .ZN(n1246) );
  oai222d1 U2398 ( .A1(n3284), .A2(n1241), .B1(n3278), .B2(n1242), .C1(n1243), 
        .C2(n1247), .ZN(n4941) );
  inv0d0 U2399 ( .I(N2382), .ZN(n1247) );
  oai222d1 U2400 ( .A1(n3285), .A2(n1241), .B1(n3279), .B2(n1242), .C1(n1243), 
        .C2(n1248), .ZN(n4942) );
  inv0d0 U2401 ( .I(N2381), .ZN(n1248) );
  oai222d1 U2402 ( .A1(n3286), .A2(n1241), .B1(n3280), .B2(n1242), .C1(n1243), 
        .C2(n1249), .ZN(n4943) );
  inv0d0 U2403 ( .I(N2380), .ZN(n1249) );
  oai222d1 U2404 ( .A1(n3287), .A2(n1241), .B1(n1250), .B2(n1242), .C1(n1243), 
        .C2(n1251), .ZN(n4944) );
  inv0d0 U2405 ( .I(N2379), .ZN(n1251) );
  oai222d1 U2406 ( .A1(n3288), .A2(n1241), .B1(n1252), .B2(n1242), .C1(n1243), 
        .C2(n1253), .ZN(n4945) );
  inv0d0 U2407 ( .I(N2378), .ZN(n1253) );
  oai222d1 U2408 ( .A1(n3289), .A2(n1241), .B1(n3281), .B2(n1242), .C1(n1243), 
        .C2(n1254), .ZN(n4946) );
  inv0d0 U2409 ( .I(N2377), .ZN(n1254) );
  oai222d1 U2410 ( .A1(n3290), .A2(n1241), .B1(n3282), .B2(n1242), .C1(n1243), 
        .C2(n1255), .ZN(n4947) );
  inv0d0 U2411 ( .I(N2376), .ZN(n1255) );
  oai222d1 U2412 ( .A1(n3291), .A2(n1241), .B1(n3283), .B2(n1242), .C1(n1243), 
        .C2(n1256), .ZN(n4948) );
  inv0d0 U2413 ( .I(N2375), .ZN(n1256) );
  oai222d1 U2414 ( .A1(n3292), .A2(n1241), .B1(n3284), .B2(n1242), .C1(n1243), 
        .C2(n1257), .ZN(n4949) );
  inv0d0 U2415 ( .I(N2374), .ZN(n1257) );
  oai222d1 U2416 ( .A1(n3293), .A2(n1241), .B1(n3285), .B2(n1242), .C1(n1243), 
        .C2(n1258), .ZN(n4950) );
  inv0d0 U2417 ( .I(N2373), .ZN(n1258) );
  oai222d1 U2418 ( .A1(n3294), .A2(n1241), .B1(n3286), .B2(n1242), .C1(n1243), 
        .C2(n1259), .ZN(n4951) );
  inv0d0 U2419 ( .I(N2372), .ZN(n1259) );
  oai222d1 U2420 ( .A1(n3295), .A2(n1241), .B1(n3287), .B2(n1242), .C1(n1243), 
        .C2(n1260), .ZN(n4952) );
  inv0d0 U2421 ( .I(N2371), .ZN(n1260) );
  oai222d1 U2422 ( .A1(n3296), .A2(n1241), .B1(n3288), .B2(n1242), .C1(n1243), 
        .C2(n1261), .ZN(n4953) );
  inv0d0 U2423 ( .I(N2370), .ZN(n1261) );
  oai222d1 U2424 ( .A1(n3297), .A2(n1241), .B1(n3289), .B2(n1242), .C1(n1243), 
        .C2(n1262), .ZN(n4954) );
  inv0d0 U2425 ( .I(N2369), .ZN(n1262) );
  oai222d1 U2426 ( .A1(n3298), .A2(n1241), .B1(n3290), .B2(n1242), .C1(n1243), 
        .C2(n1263), .ZN(n4955) );
  inv0d0 U2427 ( .I(N2368), .ZN(n1263) );
  oai222d1 U2428 ( .A1(n3299), .A2(n1241), .B1(n3291), .B2(n1242), .C1(n1243), 
        .C2(n1264), .ZN(n4956) );
  inv0d0 U2429 ( .I(N2367), .ZN(n1264) );
  oai222d1 U2430 ( .A1(n3300), .A2(n1241), .B1(n3292), .B2(n1242), .C1(n1243), 
        .C2(n1265), .ZN(n4957) );
  inv0d0 U2431 ( .I(N2366), .ZN(n1265) );
  oai222d1 U2432 ( .A1(n3301), .A2(n1241), .B1(n3293), .B2(n1242), .C1(n1243), 
        .C2(n1266), .ZN(n4958) );
  inv0d0 U2433 ( .I(N2365), .ZN(n1266) );
  oai222d1 U2434 ( .A1(n3302), .A2(n1241), .B1(n3294), .B2(n1242), .C1(n1243), 
        .C2(n1267), .ZN(n4959) );
  inv0d0 U2435 ( .I(N2364), .ZN(n1267) );
  oai222d1 U2436 ( .A1(n1175), .A2(n1241), .B1(n3295), .B2(n1242), .C1(n1243), 
        .C2(n1268), .ZN(n4960) );
  inv0d0 U2437 ( .I(N2363), .ZN(n1268) );
  oai222d1 U2438 ( .A1(n1177), .A2(n1241), .B1(n3296), .B2(n1242), .C1(n1243), 
        .C2(n1269), .ZN(n4961) );
  inv0d0 U2439 ( .I(N2362), .ZN(n1269) );
  oai222d1 U2440 ( .A1(n1179), .A2(n1241), .B1(n3297), .B2(n1242), .C1(n1243), 
        .C2(n1270), .ZN(n4962) );
  inv0d0 U2441 ( .I(N2361), .ZN(n1270) );
  oai222d1 U2442 ( .A1(n1181), .A2(n1241), .B1(n3298), .B2(n1242), .C1(n1243), 
        .C2(n1271), .ZN(n4963) );
  inv0d0 U2443 ( .I(N2360), .ZN(n1271) );
  oai222d1 U2444 ( .A1(n1183), .A2(n1241), .B1(n3299), .B2(n1242), .C1(n1243), 
        .C2(n1272), .ZN(n4964) );
  inv0d0 U2445 ( .I(N2359), .ZN(n1272) );
  oai222d1 U2446 ( .A1(n1185), .A2(n1241), .B1(n3300), .B2(n1242), .C1(n1243), 
        .C2(n1273), .ZN(n4965) );
  inv0d0 U2447 ( .I(N2358), .ZN(n1273) );
  oai222d1 U2448 ( .A1(n1187), .A2(n1241), .B1(n3301), .B2(n1242), .C1(n1243), 
        .C2(n1274), .ZN(n4966) );
  inv0d0 U2449 ( .I(N2357), .ZN(n1274) );
  oai222d1 U2450 ( .A1(n1189), .A2(n1241), .B1(n3302), .B2(n1242), .C1(n1243), 
        .C2(n1275), .ZN(n4967) );
  inv0d0 U2451 ( .I(N2356), .ZN(n1275) );
  aor222d1 U2455 ( .A1(n1191), .A2(dbg_uart_wishbone_adr[23]), .B1(
        dbg_uart_address[31]), .B2(n1192), .C1(N2387), .C2(n1193), .Z(n4968)
         );
  an02d0 U2458 ( .A1(N3886), .A2(n1279), .Z(n4969) );
  an02d0 U2459 ( .A1(N3887), .A2(n1279), .Z(n4970) );
  an02d0 U2460 ( .A1(N3888), .A2(n1279), .Z(n4971) );
  an02d0 U2461 ( .A1(N3889), .A2(n1279), .Z(n4972) );
  an02d0 U2462 ( .A1(N3890), .A2(n1279), .Z(n4973) );
  oaim21d1 U2463 ( .B1(N3891), .B2(n1280), .A(n1281), .ZN(n4974) );
  an02d0 U2464 ( .A1(N3892), .A2(n1279), .Z(n4975) );
  an02d0 U2465 ( .A1(N3893), .A2(n1279), .Z(n4976) );
  oaim21d1 U2466 ( .B1(N3894), .B2(n1280), .A(n1281), .ZN(n4977) );
  an02d0 U2467 ( .A1(N3895), .A2(n1279), .Z(n4978) );
  an02d0 U2468 ( .A1(N3896), .A2(n1279), .Z(n4979) );
  an02d0 U2469 ( .A1(N3897), .A2(n1279), .Z(n4980) );
  an02d0 U2470 ( .A1(N3898), .A2(n1279), .Z(n4981) );
  oaim21d1 U2471 ( .B1(N3899), .B2(n1280), .A(n1281), .ZN(n4982) );
  an02d0 U2472 ( .A1(N3900), .A2(n1279), .Z(n4983) );
  oaim21d1 U2473 ( .B1(N3901), .B2(n1280), .A(n1281), .ZN(n4984) );
  oaim21d1 U2474 ( .B1(N3902), .B2(n1280), .A(n1281), .ZN(n4985) );
  oaim21d1 U2475 ( .B1(N3903), .B2(n1280), .A(n1281), .ZN(n4986) );
  an02d0 U2476 ( .A1(N3885), .A2(n1279), .Z(n4987) );
  oai31d1 U2478 ( .B1(n1282), .B2(n1283), .B3(n1284), .A(n1285), .ZN(n4988) );
  nd02d0 U2479 ( .A1(dbg_uart_incr), .A2(n1283), .ZN(n1285) );
  aoi22d1 U2480 ( .A1(n1286), .A2(n1287), .B1(n1288), .B2(n1289), .ZN(n1284)
         );
  an03d0 U2481 ( .A1(n1290), .A2(n1291), .A3(n1292), .Z(n1283) );
  oai21d1 U2482 ( .B1(n1288), .B2(n1293), .A(n1294), .ZN(n1290) );
  oaim21d1 U2483 ( .B1(N3904), .B2(n1280), .A(n1281), .ZN(n4989) );
  aor22d1 U2484 ( .A1(dbg_uart_words_count[6]), .A2(n1295), .B1(N2108), .B2(
        n1193), .Z(n4990) );
  aor22d1 U2485 ( .A1(dbg_uart_words_count[5]), .A2(n1295), .B1(N2107), .B2(
        n1193), .Z(n4991) );
  aor22d1 U2486 ( .A1(dbg_uart_words_count[4]), .A2(n1295), .B1(N2106), .B2(
        n1193), .Z(n4992) );
  aor22d1 U2487 ( .A1(dbg_uart_words_count[3]), .A2(n1295), .B1(N2105), .B2(
        n1193), .Z(n4993) );
  aor22d1 U2488 ( .A1(dbg_uart_words_count[2]), .A2(n1295), .B1(N2104), .B2(
        n1193), .Z(n4994) );
  aor22d1 U2489 ( .A1(dbg_uart_words_count[1]), .A2(n1295), .B1(N2103), .B2(
        n1193), .Z(n4995) );
  aor22d1 U2490 ( .A1(dbg_uart_words_count[0]), .A2(n1295), .B1(N2102), .B2(
        n1193), .Z(n4996) );
  oai21d1 U2491 ( .B1(n1296), .B2(n1297), .A(n1298), .ZN(n4997) );
  nd03d0 U2492 ( .A1(n1296), .A2(n2394), .A3(n1299), .ZN(n1298) );
  oai21d1 U2493 ( .B1(n1300), .B2(n1297), .A(n1301), .ZN(n4998) );
  oai211d1 U2494 ( .C1(n1109), .C2(n1132), .A(n1299), .B(n2379), .ZN(n1301) );
  oai21d1 U2495 ( .B1(n1302), .B2(n1303), .A(n1304), .ZN(n1299) );
  nr02d0 U2496 ( .A1(n1300), .A2(dbg_uart_bytes_count[0]), .ZN(n1132) );
  nr02d0 U2497 ( .A1(n1296), .A2(dbg_uart_bytes_count[1]), .ZN(n1109) );
  inv0d0 U2498 ( .I(dbg_uart_bytes_count[0]), .ZN(n1296) );
  oai211d1 U2499 ( .C1(n1305), .C2(n1303), .A(n1304), .B(n1281), .ZN(n1297) );
  inv0d0 U2500 ( .I(dbg_uart_bytes_count[1]), .ZN(n1300) );
  oaim22d1 U2501 ( .A1(n1306), .A2(n1307), .B1(n1307), .B2(n1308), .ZN(n4999)
         );
  inv0d0 U2502 ( .I(dbg_uart_tx_count[2]), .ZN(n1307) );
  oaim21d1 U2503 ( .B1(n1309), .B2(dbg_uart_tx_count[1]), .A(n1310), .ZN(n5000) );
  nd03d0 U2504 ( .A1(n1311), .A2(n1312), .A3(dbg_uart_tx_count[0]), .ZN(n1310)
         );
  oai22d1 U2505 ( .A1(dbg_uart_tx_count[0]), .A2(n1107), .B1(n1127), .B2(n1313), .ZN(n5001) );
  aor31d1 U2506 ( .B1(dbg_uart_tx_count[2]), .B2(n1308), .B3(n3619), .A(n1314), 
        .Z(n5002) );
  oan211d1 U2507 ( .C1(dbg_uart_tx_count[2]), .C2(n1107), .B(n1306), .A(n3619), 
        .ZN(n1314) );
  aoi21d1 U2508 ( .B1(n1312), .B2(n1311), .A(n1309), .ZN(n1306) );
  oai21d1 U2509 ( .B1(dbg_uart_tx_count[0]), .B2(n1107), .A(n1127), .ZN(n1309)
         );
  nd12d0 U2510 ( .A1(dbg_uart_tx_tick), .A2(n1315), .ZN(n1127) );
  inv0d0 U2511 ( .I(n1107), .ZN(n1311) );
  nr03d0 U2512 ( .A1(n1313), .A2(n1107), .A3(n1312), .ZN(n1308) );
  inv0d0 U2513 ( .I(dbg_uart_tx_count[1]), .ZN(n1312) );
  inv0d0 U2515 ( .I(dbg_uart_tx_count[0]), .ZN(n1313) );
  oai22d1 U2516 ( .A1(n1302), .A2(n1130), .B1(n1316), .B2(n1317), .ZN(n5003)
         );
  inv0d0 U2517 ( .I(n1315), .ZN(n1317) );
  oaim22d1 U2518 ( .A1(n1187), .A2(n1318), .B1(dbg_uart_length[1]), .B2(n1318), 
        .ZN(n5004) );
  oaim22d1 U2519 ( .A1(n1185), .A2(n1318), .B1(dbg_uart_length[2]), .B2(n1318), 
        .ZN(n5005) );
  oaim22d1 U2520 ( .A1(n1183), .A2(n1318), .B1(dbg_uart_length[3]), .B2(n1318), 
        .ZN(n5006) );
  oaim22d1 U2521 ( .A1(n1181), .A2(n1318), .B1(dbg_uart_length[4]), .B2(n1318), 
        .ZN(n5007) );
  oaim22d1 U2522 ( .A1(n1179), .A2(n1318), .B1(dbg_uart_length[5]), .B2(n1318), 
        .ZN(n5008) );
  oaim22d1 U2523 ( .A1(n1177), .A2(n1318), .B1(dbg_uart_length[6]), .B2(n1318), 
        .ZN(n5009) );
  oaim22d1 U2524 ( .A1(n1175), .A2(n1318), .B1(dbg_uart_length[7]), .B2(n1318), 
        .ZN(n5010) );
  oaim22d1 U2525 ( .A1(n1189), .A2(n1318), .B1(dbg_uart_length[0]), .B2(n1318), 
        .ZN(n5011) );
  oai22d1 U2526 ( .A1(n3304), .A2(n1319), .B1(n1175), .B2(n1320), .ZN(n5012)
         );
  oai22d1 U2527 ( .A1(n3303), .A2(n1319), .B1(n1177), .B2(n1320), .ZN(n5013)
         );
  oai22d1 U2528 ( .A1(n3620), .A2(n1319), .B1(n1179), .B2(n1320), .ZN(n5014)
         );
  oai22d1 U2529 ( .A1(n3621), .A2(n1319), .B1(n1181), .B2(n1320), .ZN(n5015)
         );
  oai22d1 U2530 ( .A1(n3622), .A2(n1319), .B1(n1183), .B2(n1320), .ZN(n5016)
         );
  oai22d1 U2531 ( .A1(n1321), .A2(n1319), .B1(n1185), .B2(n1320), .ZN(n5017)
         );
  oai22d1 U2532 ( .A1(n1287), .A2(n1319), .B1(n1187), .B2(n1320), .ZN(n5018)
         );
  oai22d1 U2533 ( .A1(n1322), .A2(n1319), .B1(n1189), .B2(n1320), .ZN(n5019)
         );
  nd02d0 U2534 ( .A1(n2385), .A2(n1319), .ZN(n1320) );
  oai21d1 U2535 ( .B1(n1323), .B2(n1324), .A(n2379), .ZN(n1319) );
  oai21d1 U2536 ( .B1(n1325), .B2(n1326), .A(n1327), .ZN(n5020) );
  nd04d0 U2537 ( .A1(request[1]), .A2(n1326), .A3(n1328), .A4(n2393), .ZN(
        n1327) );
  oai21d1 U2538 ( .B1(n2332), .B2(n1326), .A(n1330), .ZN(n5021) );
  nd04d0 U2539 ( .A1(n1331), .A2(n1326), .A3(n1332), .A4(n2393), .ZN(n1330) );
  oai211d1 U2540 ( .C1(request[0]), .C2(n1333), .A(n1334), .B(n1335), .ZN(
        n1326) );
  aoi31d1 U2541 ( .B1(n1336), .B2(n1325), .B3(n1337), .A(n2349), .ZN(n1335) );
  nd02d0 U2542 ( .A1(n1332), .A2(n1328), .ZN(n1337) );
  inv0d0 U2543 ( .I(request[0]), .ZN(n1328) );
  oai211d1 U2544 ( .C1(n1331), .C2(request[0]), .A(n1332), .B(n2345), .ZN(
        n1334) );
  inv0d0 U2545 ( .I(request[1]), .ZN(n1332) );
  aor22d1 U2546 ( .A1(dbg_uart_words_count[7]), .A2(n1295), .B1(N2109), .B2(
        n1193), .Z(n5022) );
  aoi311d1 U2548 ( .C1(n1339), .C2(n1340), .C3(n1341), .A(n1342), .B(n1343), 
        .ZN(n1295) );
  inv0d0 U2549 ( .I(n1281), .ZN(n1343) );
  nr02d0 U2550 ( .A1(n1344), .A2(n2350), .ZN(n1281) );
  nr03d0 U2551 ( .A1(n1111), .A2(n1305), .A3(n1303), .ZN(n1342) );
  oai222d1 U2552 ( .A1(n1041), .A2(n1345), .B1(n3128), .B2(n1346), .C1(n1061), 
        .C2(n1347), .ZN(n5023) );
  inv0d0 U2553 ( .I(N855), .ZN(n1345) );
  oai22d1 U2554 ( .A1(n1348), .A2(n1347), .B1(n3129), .B2(n1346), .ZN(n5024)
         );
  inv0d0 U2555 ( .I(N873), .ZN(n1347) );
  aor22d1 U2556 ( .A1(N872), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[5]), .B2(n1348), .Z(n5025) );
  aor22d1 U2557 ( .A1(N871), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[4]), .B2(n1348), .Z(n5026) );
  aor22d1 U2558 ( .A1(N870), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[3]), .B2(n1348), .Z(n5027) );
  aor22d1 U2559 ( .A1(N869), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[2]), .B2(n1348), .Z(n5028) );
  aor22d1 U2560 ( .A1(N867), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[0]), .B2(n1348), .Z(n5029) );
  aor22d1 U2561 ( .A1(N868), .A2(n1346), .B1(
        mgmtsoc_litespisdrphycore_sr_cnt[1]), .B2(n1348), .Z(n5030) );
  inv0d0 U2562 ( .I(n1346), .ZN(n1348) );
  nd02d0 U2563 ( .A1(n1061), .A2(n1041), .ZN(n1346) );
  inv0d0 U2564 ( .I(n1349), .ZN(n1061) );
  aon211d1 U2565 ( .C1(n1100), .C2(n1350), .B(n2349), .A(n1351), .ZN(n5031) );
  oai21d1 U2566 ( .B1(n1091), .B2(n1352), .A(mgmtsoc_litespimmap_burst_cs), 
        .ZN(n1350) );
  an02d0 U2567 ( .A1(N3467), .A2(n1353), .Z(n5032) );
  an02d0 U2568 ( .A1(N3468), .A2(n1353), .Z(n5033) );
  an02d0 U2569 ( .A1(N3469), .A2(n1353), .Z(n5034) );
  an02d0 U2570 ( .A1(N3470), .A2(n1353), .Z(n5035) );
  an02d0 U2571 ( .A1(N3471), .A2(n1353), .Z(n5036) );
  an02d0 U2572 ( .A1(N3472), .A2(n1353), .Z(n5037) );
  an02d0 U2573 ( .A1(N3473), .A2(n1353), .Z(n5038) );
  an02d0 U2574 ( .A1(N3466), .A2(n1353), .Z(n5039) );
  nr02d0 U2575 ( .A1(n1354), .A2(n1355), .ZN(n1353) );
  aoim21d1 U2576 ( .B1(N3474), .B2(n1354), .A(n1355), .ZN(n5040) );
  nr02d0 U2577 ( .A1(n1354), .A2(n1352), .ZN(n1355) );
  nd03d0 U2578 ( .A1(n1356), .A2(n1357), .A3(n1358), .ZN(n1352) );
  nr04d0 U2579 ( .A1(mgmtsoc_litespimmap_count[3]), .A2(
        mgmtsoc_litespimmap_count[2]), .A3(mgmtsoc_litespimmap_count[1]), .A4(
        mgmtsoc_litespimmap_count[0]), .ZN(n1358) );
  nr03d0 U2580 ( .A1(mgmtsoc_litespimmap_count[6]), .A2(
        mgmtsoc_litespimmap_count[8]), .A3(mgmtsoc_litespimmap_count[7]), .ZN(
        n1357) );
  nr02d0 U2581 ( .A1(mgmtsoc_litespimmap_count[5]), .A2(
        mgmtsoc_litespimmap_count[4]), .ZN(n1356) );
  oai22d1 U2582 ( .A1(n3305), .A2(n1359), .B1(n392), .B2(n1360), .ZN(n5041) );
  nd02d0 U2583 ( .A1(n1211), .A2(mprj_dat_o[7]), .ZN(n571) );
  oai22d1 U2584 ( .A1(n3130), .A2(n1359), .B1(n356), .B2(n1360), .ZN(n5042) );
  nd02d0 U2585 ( .A1(n1211), .A2(mprj_dat_o[6]), .ZN(n572) );
  oai22d1 U2586 ( .A1(n3189), .A2(n1359), .B1(n345), .B2(n1360), .ZN(n5043) );
  nd02d0 U2587 ( .A1(n1211), .A2(mprj_dat_o[5]), .ZN(n573) );
  oai22d1 U2588 ( .A1(n1359), .A2(n506), .B1(n380), .B2(n1360), .ZN(n5044) );
  nd02d0 U2589 ( .A1(n1211), .A2(mprj_dat_o[4]), .ZN(n574) );
  oai22d1 U2590 ( .A1(n1359), .A2(n505), .B1(n368), .B2(n1360), .ZN(n5045) );
  nd02d0 U2591 ( .A1(n1211), .A2(mprj_dat_o[3]), .ZN(n575) );
  oai22d1 U2592 ( .A1(n1359), .A2(n507), .B1(n576), .B2(n1360), .ZN(n5046) );
  oai22d1 U2594 ( .A1(n1359), .A2(n1361), .B1(n404), .B2(n1360), .ZN(n5047) );
  nd02d0 U2595 ( .A1(n1359), .A2(n2392), .ZN(n1360) );
  nd02d0 U2596 ( .A1(n1211), .A2(mprj_dat_o[1]), .ZN(n577) );
  oai22d1 U2597 ( .A1(n1359), .A2(n1362), .B1(n898), .B2(n1363), .ZN(n5048) );
  nr02d0 U2598 ( .A1(n2347), .A2(n592), .ZN(n898) );
  inv0d0 U2599 ( .I(n578), .ZN(n592) );
  inv0d0 U2602 ( .I(n1363), .ZN(n1359) );
  oai21d1 U2603 ( .B1(n2349), .B2(n1364), .A(n642), .ZN(n1363) );
  nd02d0 U2604 ( .A1(n913), .A2(n2391), .ZN(n642) );
  nd02d0 U2605 ( .A1(n1365), .A2(n946), .ZN(n913) );
  aon211d1 U2606 ( .C1(n1366), .C2(n1367), .B(n3310), .A(n1368), .ZN(n5049) );
  nd04d0 U2607 ( .A1(n3310), .A2(dbg_uart_rx_count[2]), .A3(
        dbg_uart_rx_count[1]), .A4(n1369), .ZN(n1368) );
  nd02d0 U2608 ( .A1(n1370), .A2(n1371), .ZN(n1367) );
  oai22d1 U2609 ( .A1(n1366), .A2(n1371), .B1(n1372), .B2(n1373), .ZN(n5050)
         );
  nd02d0 U2610 ( .A1(n1369), .A2(n1371), .ZN(n1373) );
  inv0d0 U2611 ( .I(dbg_uart_rx_count[2]), .ZN(n1371) );
  aoi21d1 U2612 ( .B1(n1372), .B2(n1370), .A(n1374), .ZN(n1366) );
  oai22d1 U2613 ( .A1(dbg_uart_rx_count[0]), .A2(n1375), .B1(n1376), .B2(n1377), .ZN(n5051) );
  or02d0 U2614 ( .A1(dbg_uart_rx_tick), .A2(n1378), .Z(n1377) );
  aor22d1 U2615 ( .A1(n1372), .A2(n1369), .B1(n1374), .B2(dbg_uart_rx_count[1]), .Z(n5052) );
  oai22d1 U2616 ( .A1(dbg_uart_rx_tick), .A2(n1378), .B1(dbg_uart_rx_count[0]), 
        .B2(n1375), .ZN(n1374) );
  inv0d0 U2617 ( .I(dbg_uart_rx_count[1]), .ZN(n1372) );
  oai22d1 U2618 ( .A1(n1370), .A2(n1175), .B1(n1375), .B2(n1379), .ZN(n5053)
         );
  oai22d1 U2619 ( .A1(n1370), .A2(n1177), .B1(n1375), .B2(n1175), .ZN(n5054)
         );
  inv0d0 U2620 ( .I(dbg_uart_rx_data[7]), .ZN(n1175) );
  oai22d1 U2621 ( .A1(n1370), .A2(n1179), .B1(n1375), .B2(n1177), .ZN(n5055)
         );
  inv0d0 U2622 ( .I(dbg_uart_rx_data[6]), .ZN(n1177) );
  oai22d1 U2623 ( .A1(n1370), .A2(n1181), .B1(n1375), .B2(n1179), .ZN(n5056)
         );
  inv0d0 U2624 ( .I(dbg_uart_rx_data[5]), .ZN(n1179) );
  oai22d1 U2625 ( .A1(n1370), .A2(n1183), .B1(n1375), .B2(n1181), .ZN(n5057)
         );
  inv0d0 U2626 ( .I(dbg_uart_rx_data[4]), .ZN(n1181) );
  oai22d1 U2627 ( .A1(n1370), .A2(n1185), .B1(n1375), .B2(n1183), .ZN(n5058)
         );
  inv0d0 U2628 ( .I(dbg_uart_rx_data[3]), .ZN(n1183) );
  oai22d1 U2629 ( .A1(n1370), .A2(n1189), .B1(n1375), .B2(n1187), .ZN(n5059)
         );
  inv0d0 U2630 ( .I(dbg_uart_rx_data[0]), .ZN(n1189) );
  oai22d1 U2631 ( .A1(n1370), .A2(n1187), .B1(n1375), .B2(n1185), .ZN(n5060)
         );
  inv0d0 U2632 ( .I(dbg_uart_rx_data[2]), .ZN(n1185) );
  inv0d0 U2633 ( .I(dbg_uart_rx_data[1]), .ZN(n1187) );
  inv0d0 U2634 ( .I(n1375), .ZN(n1370) );
  oai21d1 U2635 ( .B1(n1378), .B2(n1380), .A(n1381), .ZN(n5061) );
  nd03d0 U2636 ( .A1(n2393), .A2(n1378), .A3(n1380), .ZN(n1381) );
  aor311d1 U2637 ( .C1(n1379), .C2(n1378), .C3(dbg_uart_rx_rx_d), .A(n2347), 
        .B(n1382), .Z(n1380) );
  nr04d0 U2638 ( .A1(n3310), .A2(dbg_uart_rx_count[2]), .A3(
        dbg_uart_rx_count[1]), .A4(n1383), .ZN(n1382) );
  inv0d0 U2639 ( .I(n1369), .ZN(n1383) );
  aon211d1 U2640 ( .C1(n1384), .C2(n1385), .B(n3311), .A(n1386), .ZN(n5062) );
  nd04d0 U2641 ( .A1(uart_phy_rx_count[2]), .A2(uart_phy_rx_count[1]), .A3(
        n3311), .A4(n1387), .ZN(n1386) );
  nd02d0 U2642 ( .A1(n1388), .A2(n1389), .ZN(n1385) );
  oai22d1 U2643 ( .A1(n1384), .A2(n1389), .B1(n1390), .B2(n1391), .ZN(n5063)
         );
  nd02d0 U2644 ( .A1(n1387), .A2(n1389), .ZN(n1391) );
  inv0d0 U2645 ( .I(uart_phy_rx_count[2]), .ZN(n1389) );
  aoi21d1 U2646 ( .B1(n1390), .B2(n1388), .A(n1392), .ZN(n1384) );
  oai22d1 U2647 ( .A1(uart_phy_rx_count[0]), .A2(n1393), .B1(n1394), .B2(n1395), .ZN(n5064) );
  or02d0 U2648 ( .A1(uart_phy_rx_tick), .A2(n1396), .Z(n1395) );
  aor22d1 U2649 ( .A1(n1390), .A2(n1387), .B1(n1392), .B2(uart_phy_rx_count[1]), .Z(n5065) );
  oai22d1 U2650 ( .A1(uart_phy_rx_tick), .A2(n1396), .B1(uart_phy_rx_count[0]), 
        .B2(n1393), .ZN(n1392) );
  inv0d0 U2651 ( .I(uart_phy_rx_count[1]), .ZN(n1390) );
  oai22d1 U2652 ( .A1(n3348), .A2(n1388), .B1(n1393), .B2(n1397), .ZN(n5066)
         );
  oai22d1 U2653 ( .A1(n3349), .A2(n1388), .B1(n3348), .B2(n1393), .ZN(n5067)
         );
  oai22d1 U2654 ( .A1(n3350), .A2(n1388), .B1(n3349), .B2(n1393), .ZN(n5068)
         );
  oai22d1 U2655 ( .A1(n3351), .A2(n1388), .B1(n3350), .B2(n1393), .ZN(n5069)
         );
  oai22d1 U2656 ( .A1(n3352), .A2(n1388), .B1(n3351), .B2(n1393), .ZN(n5070)
         );
  oai22d1 U2657 ( .A1(n3353), .A2(n1388), .B1(n3352), .B2(n1393), .ZN(n5071)
         );
  oai22d1 U2658 ( .A1(n3355), .A2(n1388), .B1(n3354), .B2(n1393), .ZN(n5072)
         );
  oai22d1 U2659 ( .A1(n3354), .A2(n1388), .B1(n3353), .B2(n1393), .ZN(n5073)
         );
  inv0d0 U2660 ( .I(n1393), .ZN(n1388) );
  oai21d1 U2661 ( .B1(n1396), .B2(n1398), .A(n1399), .ZN(n5074) );
  nd03d0 U2662 ( .A1(n1396), .A2(n2394), .A3(n1398), .ZN(n1399) );
  aor311d1 U2663 ( .C1(n1396), .C2(n1397), .C3(uart_phy_rx_rx_d), .A(n2350), 
        .B(n1400), .Z(n1398) );
  nr04d0 U2664 ( .A1(uart_phy_rx_count[2]), .A2(uart_phy_rx_count[1]), .A3(
        n3311), .A4(n1401), .ZN(n1400) );
  inv0d0 U2665 ( .I(n1387), .ZN(n1401) );
  oaim31d1 U2666 ( .B1(N5281), .B2(request[1]), .B3(mgmtsoc_dbus_dbus_stb), 
        .A(n1402), .ZN(n5075) );
  nd03d0 U2667 ( .A1(n1403), .A2(n2394), .A3(mgmtsoc_vexriscv_dbus_err), .ZN(
        n1402) );
  oaim31d1 U2668 ( .B1(N5281), .B2(request[0]), .B3(mgmtsoc_ibus_ibus_stb), 
        .A(n1404), .ZN(n5076) );
  nd03d0 U2669 ( .A1(n1403), .A2(n2394), .A3(mgmtsoc_vexriscv_ibus_err), .ZN(
        n1404) );
  oai222d1 U2670 ( .A1(n1158), .A2(n1135), .B1(n1405), .B2(n46), .C1(n188), 
        .C2(n1406), .ZN(n5077) );
  inv0d0 U2671 ( .I(mgmtsoc_ibus_ibus_dat_r[31]), .ZN(n1406) );
  nd04d0 U2672 ( .A1(uartwishbonebridge_state[0]), .A2(n1339), .A3(n1331), 
        .A4(n2393), .ZN(n1138) );
  oai321d1 U2673 ( .C1(n1341), .C2(n1336), .C3(n1407), .B1(n1408), .B2(n1324), 
        .A(n2379), .ZN(n1137) );
  aor22d1 U2675 ( .A1(n749), .A2(uart_rx_fifo_fifo_out_payload_data[0]), .B1(
        N6429), .B2(n521), .Z(n5078) );
  inv0d0 U2676 ( .I(n521), .ZN(n749) );
  oan211d1 U2677 ( .C1(n3211), .C2(n3243), .B(n1411), .A(n1412), .ZN(n521) );
  nr02d0 U2678 ( .A1(n1413), .A2(uart_rx_fifo_level0[4]), .ZN(n1412) );
  inv0d0 U2679 ( .I(n3366), .ZN(n1411) );
  inv0d0 U2681 ( .I(n1414), .ZN(mprj_stb_o) );
  inv0d0 U2682 ( .I(n1415), .ZN(mprj_sel_o[3]) );
  inv0d0 U2683 ( .I(n1416), .ZN(mprj_sel_o[2]) );
  inv0d0 U2684 ( .I(n1417), .ZN(mprj_sel_o[1]) );
  inv0d0 U2685 ( .I(n1418), .ZN(mprj_sel_o[0]) );
  oai21d1 U2686 ( .B1(n3563), .B2(n2333), .A(n1419), .ZN(mprj_dat_o[9]) );
  aoi22d1 U2687 ( .A1(mgmtsoc_dbus_dbus_dat_w[9]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[9]), .B2(n2337), .ZN(n1419) );
  oai21d1 U2688 ( .B1(n3565), .B2(n2334), .A(n1420), .ZN(mprj_dat_o[8]) );
  aoi22d1 U2689 ( .A1(mgmtsoc_dbus_dbus_dat_w[8]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[8]), .B2(n2338), .ZN(n1420) );
  oai21d1 U2690 ( .B1(n3546), .B2(n2335), .A(n1421), .ZN(mprj_dat_o[7]) );
  aoi22d1 U2691 ( .A1(mgmtsoc_dbus_dbus_dat_w[7]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[7]), .B2(n2339), .ZN(n1421) );
  oai21d1 U2692 ( .B1(n3549), .B2(n2333), .A(n1422), .ZN(mprj_dat_o[6]) );
  aoi22d1 U2693 ( .A1(mgmtsoc_dbus_dbus_dat_w[6]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[6]), .B2(n2340), .ZN(n1422) );
  oai21d1 U2694 ( .B1(n3552), .B2(n2334), .A(n1423), .ZN(mprj_dat_o[5]) );
  aoi22d1 U2695 ( .A1(mgmtsoc_dbus_dbus_dat_w[5]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[5]), .B2(n2337), .ZN(n1423) );
  oai21d1 U2696 ( .B1(n3555), .B2(n2335), .A(n1424), .ZN(mprj_dat_o[4]) );
  aoi22d1 U2697 ( .A1(mgmtsoc_dbus_dbus_dat_w[4]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[4]), .B2(n2338), .ZN(n1424) );
  oai21d1 U2698 ( .B1(n3558), .B2(n2333), .A(n1425), .ZN(mprj_dat_o[3]) );
  aoi22d1 U2699 ( .A1(mgmtsoc_dbus_dbus_dat_w[3]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[3]), .B2(n2339), .ZN(n1425) );
  oai21d1 U2700 ( .B1(n2335), .B2(n1405), .A(n1426), .ZN(mprj_dat_o[31]) );
  aoi22d1 U2701 ( .A1(mgmtsoc_dbus_dbus_dat_w[31]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[31]), .B2(n2340), .ZN(n1426) );
  inv0d0 U2702 ( .I(dbg_uart_wishbone_dat_w[31]), .ZN(n1405) );
  oai21d1 U2703 ( .B1(n2333), .B2(n1136), .A(n1427), .ZN(mprj_dat_o[30]) );
  aoi22d1 U2704 ( .A1(mgmtsoc_dbus_dbus_dat_w[30]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[30]), .B2(n2337), .ZN(n1427) );
  inv0d0 U2705 ( .I(dbg_uart_wishbone_dat_w[30]), .ZN(n1136) );
  oai21d1 U2706 ( .B1(n3561), .B2(n2334), .A(n1428), .ZN(mprj_dat_o[2]) );
  aoi22d1 U2707 ( .A1(mgmtsoc_dbus_dbus_dat_w[2]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[2]), .B2(n2338), .ZN(n1428) );
  oai21d1 U2708 ( .B1(n2334), .B2(n1141), .A(n1429), .ZN(mprj_dat_o[29]) );
  aoi22d1 U2709 ( .A1(mgmtsoc_dbus_dbus_dat_w[29]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[29]), .B2(n2339), .ZN(n1429) );
  inv0d0 U2710 ( .I(dbg_uart_wishbone_dat_w[29]), .ZN(n1141) );
  oai21d1 U2711 ( .B1(n2332), .B2(n1144), .A(n1430), .ZN(mprj_dat_o[28]) );
  aoi22d1 U2712 ( .A1(mgmtsoc_dbus_dbus_dat_w[28]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[28]), .B2(n2340), .ZN(n1430) );
  inv0d0 U2713 ( .I(dbg_uart_wishbone_dat_w[28]), .ZN(n1144) );
  oai21d1 U2714 ( .B1(n2332), .B2(n1147), .A(n1431), .ZN(mprj_dat_o[27]) );
  aoi22d1 U2715 ( .A1(mgmtsoc_dbus_dbus_dat_w[27]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[27]), .B2(n2337), .ZN(n1431) );
  inv0d0 U2716 ( .I(dbg_uart_wishbone_dat_w[27]), .ZN(n1147) );
  oai21d1 U2717 ( .B1(n2332), .B2(n1150), .A(n1432), .ZN(mprj_dat_o[26]) );
  aoi22d1 U2718 ( .A1(mgmtsoc_dbus_dbus_dat_w[26]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[26]), .B2(n2338), .ZN(n1432) );
  inv0d0 U2719 ( .I(dbg_uart_wishbone_dat_w[26]), .ZN(n1150) );
  oai21d1 U2720 ( .B1(n2332), .B2(n1153), .A(n1433), .ZN(mprj_dat_o[25]) );
  aoi22d1 U2721 ( .A1(mgmtsoc_dbus_dbus_dat_w[25]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[25]), .B2(n2339), .ZN(n1433) );
  inv0d0 U2722 ( .I(dbg_uart_wishbone_dat_w[25]), .ZN(n1153) );
  oai21d1 U2723 ( .B1(n2332), .B2(n1156), .A(n1434), .ZN(mprj_dat_o[24]) );
  aoi22d1 U2724 ( .A1(mgmtsoc_dbus_dbus_dat_w[24]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[24]), .B2(n2340), .ZN(n1434) );
  inv0d0 U2725 ( .I(dbg_uart_wishbone_dat_w[24]), .ZN(n1156) );
  oai21d1 U2726 ( .B1(n2332), .B2(n1158), .A(n1435), .ZN(mprj_dat_o[23]) );
  aoi22d1 U2727 ( .A1(mgmtsoc_dbus_dbus_dat_w[23]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[23]), .B2(n2337), .ZN(n1435) );
  inv0d0 U2728 ( .I(dbg_uart_wishbone_dat_w[23]), .ZN(n1158) );
  oai21d1 U2729 ( .B1(n2332), .B2(n1134), .A(n1436), .ZN(mprj_dat_o[22]) );
  aoi22d1 U2730 ( .A1(mgmtsoc_dbus_dbus_dat_w[22]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[22]), .B2(n2338), .ZN(n1436) );
  inv0d0 U2731 ( .I(dbg_uart_wishbone_dat_w[22]), .ZN(n1134) );
  oai21d1 U2732 ( .B1(n2332), .B2(n1140), .A(n1437), .ZN(mprj_dat_o[21]) );
  aoi22d1 U2733 ( .A1(mgmtsoc_dbus_dbus_dat_w[21]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[21]), .B2(n2339), .ZN(n1437) );
  inv0d0 U2734 ( .I(dbg_uart_wishbone_dat_w[21]), .ZN(n1140) );
  oai21d1 U2735 ( .B1(n2332), .B2(n1143), .A(n1438), .ZN(mprj_dat_o[20]) );
  aoi22d1 U2736 ( .A1(mgmtsoc_dbus_dbus_dat_w[20]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[20]), .B2(n2340), .ZN(n1438) );
  inv0d0 U2737 ( .I(dbg_uart_wishbone_dat_w[20]), .ZN(n1143) );
  oai21d1 U2738 ( .B1(n3564), .B2(n2335), .A(n1439), .ZN(mprj_dat_o[1]) );
  aoi22d1 U2739 ( .A1(mgmtsoc_dbus_dbus_dat_w[1]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[1]), .B2(n2337), .ZN(n1439) );
  oai21d1 U2740 ( .B1(n2332), .B2(n1146), .A(n1440), .ZN(mprj_dat_o[19]) );
  aoi22d1 U2741 ( .A1(mgmtsoc_dbus_dbus_dat_w[19]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[19]), .B2(n2338), .ZN(n1440) );
  inv0d0 U2742 ( .I(dbg_uart_wishbone_dat_w[19]), .ZN(n1146) );
  oai21d1 U2743 ( .B1(n2332), .B2(n1149), .A(n1441), .ZN(mprj_dat_o[18]) );
  aoi22d1 U2744 ( .A1(mgmtsoc_dbus_dbus_dat_w[18]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[18]), .B2(n2339), .ZN(n1441) );
  inv0d0 U2745 ( .I(dbg_uart_wishbone_dat_w[18]), .ZN(n1149) );
  oai21d1 U2746 ( .B1(n2332), .B2(n1152), .A(n1442), .ZN(mprj_dat_o[17]) );
  aoi22d1 U2747 ( .A1(mgmtsoc_dbus_dbus_dat_w[17]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[17]), .B2(n2340), .ZN(n1442) );
  inv0d0 U2748 ( .I(dbg_uart_wishbone_dat_w[17]), .ZN(n1152) );
  oai21d1 U2749 ( .B1(n2332), .B2(n1155), .A(n1443), .ZN(mprj_dat_o[16]) );
  aoi22d1 U2750 ( .A1(mgmtsoc_dbus_dbus_dat_w[16]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[16]), .B2(n2337), .ZN(n1443) );
  inv0d0 U2751 ( .I(dbg_uart_wishbone_dat_w[16]), .ZN(n1155) );
  oai21d1 U2752 ( .B1(n3545), .B2(n2333), .A(n1444), .ZN(mprj_dat_o[15]) );
  aoi22d1 U2753 ( .A1(mgmtsoc_dbus_dbus_dat_w[15]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[15]), .B2(n2338), .ZN(n1444) );
  oai21d1 U2754 ( .B1(n3548), .B2(n2334), .A(n1445), .ZN(mprj_dat_o[14]) );
  aoi22d1 U2755 ( .A1(mgmtsoc_dbus_dbus_dat_w[14]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[14]), .B2(n2339), .ZN(n1445) );
  oai21d1 U2756 ( .B1(n3551), .B2(n2335), .A(n1446), .ZN(mprj_dat_o[13]) );
  aoi22d1 U2757 ( .A1(mgmtsoc_dbus_dbus_dat_w[13]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[13]), .B2(n2340), .ZN(n1446) );
  oai21d1 U2758 ( .B1(n3554), .B2(n2333), .A(n1447), .ZN(mprj_dat_o[12]) );
  aoi22d1 U2759 ( .A1(mgmtsoc_dbus_dbus_dat_w[12]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_dat_w[12]), .B2(n2337), .ZN(n1447) );
  oai21d1 U2760 ( .B1(n3557), .B2(n2334), .A(n1448), .ZN(mprj_dat_o[11]) );
  aoi22d1 U2761 ( .A1(mgmtsoc_dbus_dbus_dat_w[11]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_dat_w[11]), .B2(n2338), .ZN(n1448) );
  oai21d1 U2762 ( .B1(n3560), .B2(n2335), .A(n1449), .ZN(mprj_dat_o[10]) );
  aoi22d1 U2763 ( .A1(mgmtsoc_dbus_dbus_dat_w[10]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_dat_w[10]), .B2(n2339), .ZN(n1449) );
  oai21d1 U2764 ( .B1(n3566), .B2(n2333), .A(n1450), .ZN(mprj_dat_o[0]) );
  aoi22d1 U2765 ( .A1(mgmtsoc_dbus_dbus_dat_w[0]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_dat_w[0]), .B2(n2340), .ZN(n1450) );
  nr02d0 U2766 ( .A1(n1451), .A2(n1452), .ZN(mprj_cyc_o) );
  inv0d0 U2767 ( .I(n3312), .ZN(mgmtsoc_zero1) );
  inv0d0 U2768 ( .I(n3153), .ZN(mgmtsoc_value[9]) );
  inv0d0 U2769 ( .I(n3147), .ZN(mgmtsoc_value[8]) );
  inv0d0 U2770 ( .I(n3240), .ZN(mgmtsoc_value[7]) );
  inv0d0 U2771 ( .I(n3208), .ZN(mgmtsoc_value[6]) );
  inv0d0 U2772 ( .I(n3194), .ZN(mgmtsoc_value[5]) );
  inv0d0 U2773 ( .I(n3187), .ZN(mgmtsoc_value[4]) );
  inv0d0 U2774 ( .I(n3182), .ZN(mgmtsoc_value[3]) );
  inv0d0 U2775 ( .I(n3309), .ZN(mgmtsoc_value[31]) );
  inv0d0 U2776 ( .I(n3308), .ZN(mgmtsoc_value[30]) );
  inv0d0 U2777 ( .I(n3140), .ZN(mgmtsoc_value[2]) );
  inv0d0 U2778 ( .I(n3075), .ZN(mgmtsoc_value[29]) );
  inv0d0 U2779 ( .I(n3079), .ZN(mgmtsoc_value[28]) );
  inv0d0 U2780 ( .I(n3083), .ZN(mgmtsoc_value[27]) );
  inv0d0 U2781 ( .I(n3087), .ZN(mgmtsoc_value[26]) );
  inv0d0 U2782 ( .I(n3091), .ZN(mgmtsoc_value[25]) );
  inv0d0 U2783 ( .I(n3313), .ZN(mgmtsoc_value[24]) );
  inv0d0 U2784 ( .I(n3095), .ZN(mgmtsoc_value[23]) );
  inv0d0 U2785 ( .I(n3099), .ZN(mgmtsoc_value[22]) );
  inv0d0 U2786 ( .I(n3103), .ZN(mgmtsoc_value[21]) );
  inv0d0 U2787 ( .I(n3107), .ZN(mgmtsoc_value[20]) );
  inv0d0 U2788 ( .I(n3216), .ZN(mgmtsoc_value[1]) );
  inv0d0 U2789 ( .I(n3111), .ZN(mgmtsoc_value[19]) );
  inv0d0 U2790 ( .I(n3115), .ZN(mgmtsoc_value[18]) );
  inv0d0 U2791 ( .I(n3119), .ZN(mgmtsoc_value[17]) );
  inv0d0 U2792 ( .I(n3123), .ZN(mgmtsoc_value[16]) );
  inv0d0 U2793 ( .I(n3241), .ZN(mgmtsoc_value[15]) );
  inv0d0 U2794 ( .I(n3177), .ZN(mgmtsoc_value[14]) );
  inv0d0 U2795 ( .I(n3171), .ZN(mgmtsoc_value[13]) );
  inv0d0 U2796 ( .I(n3165), .ZN(mgmtsoc_value[12]) );
  inv0d0 U2797 ( .I(n3159), .ZN(mgmtsoc_value[11]) );
  inv0d0 U2798 ( .I(n3200), .ZN(mgmtsoc_value[10]) );
  inv0d0 U2799 ( .I(n3239), .ZN(mgmtsoc_value[0]) );
  oai22d1 U2800 ( .A1(n3533), .A2(n416), .B1(n1453), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[9]) );
  oai22d1 U2801 ( .A1(n3534), .A2(n417), .B1(n1455), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[8]) );
  oai22d1 U2802 ( .A1(n3535), .A2(n416), .B1(n1456), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[7]) );
  oai22d1 U2803 ( .A1(n3536), .A2(n417), .B1(n1457), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[6]) );
  oai22d1 U2804 ( .A1(n3537), .A2(n416), .B1(n1458), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[5]) );
  oai22d1 U2805 ( .A1(n3538), .A2(n417), .B1(n1459), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[4]) );
  oai22d1 U2806 ( .A1(n3539), .A2(n416), .B1(n1460), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[3]) );
  oai22d1 U2807 ( .A1(n3511), .A2(n417), .B1(n1461), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[31]) );
  oai22d1 U2808 ( .A1(n3512), .A2(n416), .B1(n1462), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[30]) );
  oai22d1 U2809 ( .A1(n3540), .A2(n417), .B1(n1463), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[2]) );
  oai22d1 U2810 ( .A1(n3513), .A2(n416), .B1(n1464), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[29]) );
  oai22d1 U2811 ( .A1(n3514), .A2(n417), .B1(n1465), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[28]) );
  oai22d1 U2812 ( .A1(n3515), .A2(n416), .B1(n1466), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[27]) );
  inv0d0 U2813 ( .I(mprj_adr_o[27]), .ZN(n1466) );
  oai22d1 U2814 ( .A1(n3516), .A2(n417), .B1(n1467), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[26]) );
  inv0d0 U2815 ( .I(mprj_adr_o[26]), .ZN(n1467) );
  oai22d1 U2816 ( .A1(n3517), .A2(n416), .B1(n1468), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[25]) );
  inv0d0 U2817 ( .I(mprj_adr_o[25]), .ZN(n1468) );
  oai22d1 U2818 ( .A1(n3518), .A2(n417), .B1(n1469), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[24]) );
  inv0d0 U2819 ( .I(mprj_adr_o[24]), .ZN(n1469) );
  oai22d1 U2820 ( .A1(n3519), .A2(n416), .B1(n1470), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[23]) );
  inv0d0 U2821 ( .I(mprj_adr_o[23]), .ZN(n1470) );
  oai22d1 U2822 ( .A1(n3520), .A2(n417), .B1(n1471), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[22]) );
  inv0d0 U2823 ( .I(mprj_adr_o[22]), .ZN(n1471) );
  oai22d1 U2824 ( .A1(n3521), .A2(n416), .B1(n1472), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[21]) );
  inv0d0 U2825 ( .I(mprj_adr_o[21]), .ZN(n1472) );
  oai22d1 U2826 ( .A1(n3522), .A2(n417), .B1(n1473), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[20]) );
  inv0d0 U2827 ( .I(mprj_adr_o[20]), .ZN(n1473) );
  oai22d1 U2828 ( .A1(n3541), .A2(n416), .B1(litespi_tx_mux_sel), .B2(n1099), 
        .ZN(mgmtsoc_litespisdrphycore_sink_payload_data[1]) );
  oai22d1 U2829 ( .A1(n3523), .A2(n415), .B1(n1474), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[19]) );
  oai22d1 U2830 ( .A1(n3524), .A2(n415), .B1(n1475), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[18]) );
  oai22d1 U2831 ( .A1(n3525), .A2(n415), .B1(n1476), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[17]) );
  oai22d1 U2832 ( .A1(n3526), .A2(n415), .B1(n1477), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[16]) );
  oai22d1 U2833 ( .A1(n3527), .A2(n415), .B1(n1478), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[15]) );
  oai22d1 U2834 ( .A1(n3528), .A2(n415), .B1(n1479), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[14]) );
  oai22d1 U2835 ( .A1(n3529), .A2(n415), .B1(n1480), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[13]) );
  oai22d1 U2836 ( .A1(n3530), .A2(n415), .B1(n1481), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[12]) );
  oai22d1 U2837 ( .A1(n3531), .A2(n415), .B1(n1482), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[11]) );
  oai22d1 U2838 ( .A1(n3532), .A2(n415), .B1(n1483), .B2(n1454), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_data[10]) );
  inv0d0 U2839 ( .I(mprj_adr_o[10]), .ZN(n1483) );
  oai22d1 U2840 ( .A1(n3542), .A2(n415), .B1(litespi_tx_mux_sel), .B2(n1099), 
        .ZN(mgmtsoc_litespisdrphycore_sink_payload_data[0]) );
  oai221d1 U2841 ( .B1(n1059), .B2(n985), .C1(n496), .C2(n993), .A(n1484), 
        .ZN(mgmtsoc_litespisdrphycore_dq_o) );
  aoi22d1 U2842 ( .A1(mgmtsoc_litespisdrphycore_sr_out[28]), .A2(n1063), .B1(
        mgmtsoc_litespisdrphycore_sr_out[24]), .B2(n1064), .ZN(n1484) );
  nr04d0 U2843 ( .A1(n1485), .A2(
        mgmtsoc_litespisdrphycore_sink_payload_width[2]), .A3(
        mgmtsoc_litespisdrphycore_sink_payload_width[1]), .A4(
        mgmtsoc_litespisdrphycore_sink_payload_width[0]), .ZN(n1064) );
  nr04d0 U2844 ( .A1(n1486), .A2(
        mgmtsoc_litespisdrphycore_sink_payload_width[1]), .A3(
        mgmtsoc_litespisdrphycore_sink_payload_width[0]), .A4(
        mgmtsoc_litespisdrphycore_sink_payload_width[3]), .ZN(n1063) );
  inv0d0 U2845 ( .I(n1487), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_width[0]) );
  inv0d0 U2846 ( .I(mgmtsoc_litespisdrphycore_sr_out[30]), .ZN(n993) );
  nd04d0 U2847 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_width[1]), .A2(
        n1486), .A3(n1487), .A4(n1485), .ZN(n496) );
  inv0d0 U2848 ( .I(mgmtsoc_litespisdrphycore_sink_payload_width[3]), .ZN(
        n1485) );
  inv0d0 U2849 ( .I(mgmtsoc_litespisdrphycore_sr_out[31]), .ZN(n985) );
  inv0d0 U2850 ( .I(n499), .ZN(n1059) );
  nr04d0 U2851 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_width[2]), .A2(
        mgmtsoc_litespisdrphycore_sink_payload_width[1]), .A3(n1487), .A4(
        mgmtsoc_litespisdrphycore_sink_payload_width[3]), .ZN(n499) );
  nr02d0 U2852 ( .A1(n416), .A2(n3494), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_width[3]) );
  aoi21d1 U2853 ( .B1(litespi_tx_mux_sel), .B2(
        mgmtsoc_port_master_user_port_sink_payload_width[0]), .A(n1488), .ZN(
        n1487) );
  nr02d0 U2854 ( .A1(n1074), .A2(n417), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_width[1]) );
  inv0d0 U2855 ( .I(mgmtsoc_port_master_user_port_sink_payload_width[1]), .ZN(
        n1074) );
  inv0d0 U2856 ( .I(n1486), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_width[2]) );
  nd02d0 U2857 ( .A1(mgmtsoc_port_master_user_port_sink_payload_width[2]), 
        .A2(litespi_tx_mux_sel), .ZN(n1486) );
  inv0d0 U2858 ( .I(n3305), .ZN(mgmtsoc_litespisdrphycore_div[7]) );
  inv0d0 U2859 ( .I(n3130), .ZN(mgmtsoc_litespisdrphycore_div[6]) );
  inv0d0 U2860 ( .I(n3189), .ZN(mgmtsoc_litespisdrphycore_div[5]) );
  inv0d0 U2861 ( .I(n3149), .ZN(la_output[9]) );
  inv0d0 U2862 ( .I(n3143), .ZN(la_output[8]) );
  inv0d0 U2863 ( .I(n3221), .ZN(la_output[7]) );
  inv0d0 U2864 ( .I(n3131), .ZN(la_output[6]) );
  inv0d0 U2865 ( .I(n3069), .ZN(la_output[63]) );
  inv0d0 U2866 ( .I(n3071), .ZN(la_output[62]) );
  inv0d0 U2867 ( .I(n3074), .ZN(la_output[61]) );
  inv0d0 U2868 ( .I(n3078), .ZN(la_output[60]) );
  inv0d0 U2869 ( .I(n3190), .ZN(la_output[5]) );
  inv0d0 U2870 ( .I(n3082), .ZN(la_output[59]) );
  inv0d0 U2871 ( .I(n3086), .ZN(la_output[58]) );
  inv0d0 U2872 ( .I(n3090), .ZN(la_output[57]) );
  inv0d0 U2873 ( .I(n3067), .ZN(la_output[56]) );
  inv0d0 U2874 ( .I(n3094), .ZN(la_output[55]) );
  inv0d0 U2875 ( .I(n3098), .ZN(la_output[54]) );
  inv0d0 U2876 ( .I(n3102), .ZN(la_output[53]) );
  inv0d0 U2877 ( .I(n3106), .ZN(la_output[52]) );
  inv0d0 U2878 ( .I(n3110), .ZN(la_output[51]) );
  inv0d0 U2879 ( .I(n3114), .ZN(la_output[50]) );
  inv0d0 U2880 ( .I(n3184), .ZN(la_output[4]) );
  inv0d0 U2881 ( .I(n3118), .ZN(la_output[49]) );
  inv0d0 U2882 ( .I(n3122), .ZN(la_output[48]) );
  inv0d0 U2883 ( .I(n3126), .ZN(la_output[47]) );
  inv0d0 U2884 ( .I(n3174), .ZN(la_output[46]) );
  inv0d0 U2885 ( .I(n3168), .ZN(la_output[45]) );
  inv0d0 U2886 ( .I(n3162), .ZN(la_output[44]) );
  inv0d0 U2887 ( .I(n3156), .ZN(la_output[43]) );
  inv0d0 U2888 ( .I(n3197), .ZN(la_output[42]) );
  inv0d0 U2889 ( .I(n3150), .ZN(la_output[41]) );
  inv0d0 U2890 ( .I(n3144), .ZN(la_output[40]) );
  inv0d0 U2891 ( .I(n3179), .ZN(la_output[3]) );
  inv0d0 U2892 ( .I(n3223), .ZN(la_output[39]) );
  inv0d0 U2893 ( .I(n3132), .ZN(la_output[38]) );
  inv0d0 U2894 ( .I(n3191), .ZN(la_output[37]) );
  inv0d0 U2895 ( .I(n3185), .ZN(la_output[36]) );
  inv0d0 U2896 ( .I(n3180), .ZN(la_output[35]) );
  inv0d0 U2897 ( .I(n3137), .ZN(la_output[34]) );
  inv0d0 U2898 ( .I(n3214), .ZN(la_output[33]) );
  inv0d0 U2899 ( .I(n3222), .ZN(la_output[32]) );
  inv0d0 U2900 ( .I(n3068), .ZN(la_output[31]) );
  inv0d0 U2901 ( .I(n3070), .ZN(la_output[30]) );
  inv0d0 U2902 ( .I(n3136), .ZN(la_output[2]) );
  inv0d0 U2903 ( .I(n3073), .ZN(la_output[29]) );
  inv0d0 U2904 ( .I(n3077), .ZN(la_output[28]) );
  inv0d0 U2905 ( .I(n3081), .ZN(la_output[27]) );
  inv0d0 U2906 ( .I(n3085), .ZN(la_output[26]) );
  inv0d0 U2907 ( .I(n3089), .ZN(la_output[25]) );
  inv0d0 U2908 ( .I(n3066), .ZN(la_output[24]) );
  inv0d0 U2909 ( .I(n3093), .ZN(la_output[23]) );
  inv0d0 U2910 ( .I(n3097), .ZN(la_output[22]) );
  inv0d0 U2911 ( .I(n3101), .ZN(la_output[21]) );
  inv0d0 U2912 ( .I(n3105), .ZN(la_output[20]) );
  inv0d0 U2913 ( .I(n3213), .ZN(la_output[1]) );
  inv0d0 U2914 ( .I(n3109), .ZN(la_output[19]) );
  inv0d0 U2915 ( .I(n3113), .ZN(la_output[18]) );
  inv0d0 U2916 ( .I(n3117), .ZN(la_output[17]) );
  inv0d0 U2917 ( .I(n3121), .ZN(la_output[16]) );
  inv0d0 U2918 ( .I(n3125), .ZN(la_output[15]) );
  inv0d0 U2919 ( .I(n3173), .ZN(la_output[14]) );
  inv0d0 U2920 ( .I(n3167), .ZN(la_output[13]) );
  inv0d0 U2921 ( .I(n3161), .ZN(la_output[12]) );
  inv0d0 U2922 ( .I(n3155), .ZN(la_output[11]) );
  inv0d0 U2923 ( .I(n3196), .ZN(la_output[10]) );
  inv0d0 U2924 ( .I(n3220), .ZN(la_output[0]) );
  nr02d0 U2925 ( .A1(n1451), .A2(n1489), .ZN(hk_cyc_o) );
  inv0d0 U2926 ( .I(n3229), .ZN(gpioin5_i01) );
  inv0d0 U2927 ( .I(n3228), .ZN(gpioin4_i02) );
  inv0d0 U2928 ( .I(n3227), .ZN(gpioin4_i01) );
  inv0d0 U2929 ( .I(n3226), .ZN(gpioin3_i02) );
  inv0d0 U2930 ( .I(n3225), .ZN(gpioin3_i01) );
  inv0d0 U2931 ( .I(n3258), .ZN(gpioin2_i02) );
  inv0d0 U2932 ( .I(n3257), .ZN(gpioin2_i01) );
  inv0d0 U2933 ( .I(n3256), .ZN(gpioin1_i02) );
  inv0d0 U2934 ( .I(n3255), .ZN(gpioin1_i01) );
  inv0d0 U2935 ( .I(n3238), .ZN(gpioin0_i02) );
  inv0d0 U2936 ( .I(n3237), .ZN(gpioin0_i01) );
  inv0d0 U2937 ( .I(n3219), .ZN(gpio_out_pad) );
  nr02d0 U2938 ( .A1(n1415), .A2(n1490), .ZN(dff_we[3]) );
  nr02d0 U2939 ( .A1(n1490), .A2(n1416), .ZN(dff_we[2]) );
  nr02d0 U2940 ( .A1(n1490), .A2(n1417), .ZN(dff_we[1]) );
  nr02d0 U2941 ( .A1(n1490), .A2(n1418), .ZN(dff_we[0]) );
  nd02d0 U2942 ( .A1(dff_en), .A2(mprj_we_o), .ZN(n1490) );
  nr02d0 U2943 ( .A1(n1415), .A2(n1491), .ZN(dff2_we[3]) );
  nr02d0 U2944 ( .A1(n1416), .A2(n1491), .ZN(dff2_we[2]) );
  nr02d0 U2945 ( .A1(n1417), .A2(n1491), .ZN(dff2_we[1]) );
  nr02d0 U2946 ( .A1(n1418), .A2(n1491), .ZN(dff2_we[0]) );
  nd02d0 U2947 ( .A1(dff2_en), .A2(mprj_we_o), .ZN(n1491) );
  inv0d0 U2948 ( .I(n3293), .ZN(dbg_uart_wishbone_adr[9]) );
  inv0d0 U2949 ( .I(n3294), .ZN(dbg_uart_wishbone_adr[8]) );
  inv0d0 U2950 ( .I(n3295), .ZN(dbg_uart_wishbone_adr[7]) );
  inv0d0 U2951 ( .I(n3296), .ZN(dbg_uart_wishbone_adr[6]) );
  inv0d0 U2952 ( .I(n3297), .ZN(dbg_uart_wishbone_adr[5]) );
  inv0d0 U2953 ( .I(n3298), .ZN(dbg_uart_wishbone_adr[4]) );
  inv0d0 U2954 ( .I(n3299), .ZN(dbg_uart_wishbone_adr[3]) );
  inv0d0 U2955 ( .I(n3300), .ZN(dbg_uart_wishbone_adr[2]) );
  inv0d0 U2956 ( .I(n3275), .ZN(dbg_uart_wishbone_adr[29]) );
  inv0d0 U2957 ( .I(n3276), .ZN(dbg_uart_wishbone_adr[28]) );
  inv0d0 U2958 ( .I(n3277), .ZN(dbg_uart_wishbone_adr[27]) );
  inv0d0 U2959 ( .I(n3278), .ZN(dbg_uart_wishbone_adr[26]) );
  inv0d0 U2960 ( .I(n3279), .ZN(dbg_uart_wishbone_adr[25]) );
  inv0d0 U2961 ( .I(n3280), .ZN(dbg_uart_wishbone_adr[24]) );
  inv0d0 U2962 ( .I(n3281), .ZN(dbg_uart_wishbone_adr[21]) );
  inv0d0 U2963 ( .I(n3282), .ZN(dbg_uart_wishbone_adr[20]) );
  inv0d0 U2964 ( .I(n3301), .ZN(dbg_uart_wishbone_adr[1]) );
  inv0d0 U2965 ( .I(n3283), .ZN(dbg_uart_wishbone_adr[19]) );
  inv0d0 U2966 ( .I(n3284), .ZN(dbg_uart_wishbone_adr[18]) );
  inv0d0 U2967 ( .I(n3285), .ZN(dbg_uart_wishbone_adr[17]) );
  inv0d0 U2968 ( .I(n3286), .ZN(dbg_uart_wishbone_adr[16]) );
  inv0d0 U2969 ( .I(n3287), .ZN(dbg_uart_wishbone_adr[15]) );
  inv0d0 U2970 ( .I(n3288), .ZN(dbg_uart_wishbone_adr[14]) );
  inv0d0 U2971 ( .I(n3289), .ZN(dbg_uart_wishbone_adr[13]) );
  inv0d0 U2972 ( .I(n3290), .ZN(dbg_uart_wishbone_adr[12]) );
  inv0d0 U2973 ( .I(n3291), .ZN(dbg_uart_wishbone_adr[11]) );
  inv0d0 U2974 ( .I(n3292), .ZN(dbg_uart_wishbone_adr[10]) );
  inv0d0 U2975 ( .I(n3302), .ZN(dbg_uart_wishbone_adr[0]) );
  nr02d0 U2976 ( .A1(n61), .A2(n60), .ZN(dbg_uart_dbg_uart_rx) );
  inv0d0 U2977 ( .I(debug_in), .ZN(n60) );
  inv0d0 U2978 ( .I(serial_rx), .ZN(n61) );
  inv0d0 U2979 ( .I(core_rstn), .ZN(core_rst) );
  nr04d0 U2981 ( .A1(uart_phy_rx_count[1]), .A2(uart_phy_rx_count[2]), .A3(
        n3311), .A4(n1492), .ZN(n556) );
  oai211d1 U2982 ( .C1(n1493), .C2(n1413), .A(uart_phy_rx_rx), .B(n1387), .ZN(
        n1492) );
  nr02d0 U2983 ( .A1(n1394), .A2(n1393), .ZN(n1387) );
  inv0d0 U2985 ( .I(uart_phy_rx_count[0]), .ZN(n1394) );
  nr02d0 U2987 ( .A1(n3128), .A2(n1041), .ZN(\U3/U1/Z_7 ) );
  nr02d0 U2988 ( .A1(n3129), .A2(n1041), .ZN(\U3/U1/Z_6 ) );
  aor22d1 U2989 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_len[5]), .A2(
        n1349), .B1(n1062), .B2(mgmtsoc_litespisdrphycore_sr_cnt[5]), .Z(
        \U3/U1/Z_5 ) );
  oai222d1 U2990 ( .A1(n3582), .A2(n1495), .B1(n1496), .B2(n1497), .C1(n3499), 
        .C2(n415), .ZN(mgmtsoc_litespisdrphycore_sink_payload_len[5]) );
  aor22d1 U2991 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_len[4]), .A2(
        n1349), .B1(n1062), .B2(mgmtsoc_litespisdrphycore_sr_cnt[4]), .Z(
        \U3/U1/Z_4 ) );
  oai221d1 U2992 ( .B1(n1205), .B2(n1495), .C1(n3501), .C2(n417), .A(n1454), 
        .ZN(mgmtsoc_litespisdrphycore_sink_payload_len[4]) );
  aor22d1 U2994 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_len[3]), .A2(
        n1349), .B1(n1062), .B2(mgmtsoc_litespisdrphycore_sr_cnt[3]), .Z(
        \U3/U1/Z_3 ) );
  oai222d1 U2995 ( .A1(litespi_state[2]), .A2(n1497), .B1(n1206), .B2(n1495), 
        .C1(n3503), .C2(n415), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_len[3]) );
  inv0d0 U2996 ( .I(n1488), .ZN(n1497) );
  aor22d1 U2997 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_len[2]), .A2(
        n1349), .B1(n1062), .B2(mgmtsoc_litespisdrphycore_sr_cnt[2]), .Z(
        \U3/U1/Z_2 ) );
  oai22d1 U2998 ( .A1(n3505), .A2(n415), .B1(n3583), .B2(n1495), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_len[2]) );
  aor22d1 U2999 ( .A1(mgmtsoc_litespisdrphycore_sink_payload_len[1]), .A2(
        n1349), .B1(n1062), .B2(mgmtsoc_litespisdrphycore_sr_cnt[1]), .Z(
        \U3/U1/Z_1 ) );
  oai22d1 U3000 ( .A1(n3507), .A2(n415), .B1(n3584), .B2(n1495), .ZN(
        mgmtsoc_litespisdrphycore_sink_payload_len[1]) );
  aor22d1 U3001 ( .A1(N3236), .A2(n1349), .B1(n1062), .B2(
        mgmtsoc_litespisdrphycore_sr_cnt[0]), .Z(\U3/U1/Z_0 ) );
  inv0d0 U3002 ( .I(n1041), .ZN(n1062) );
  nd02d0 U3004 ( .A1(n1499), .A2(n417), .ZN(n1495) );
  aor211d1 U3005 ( .C1(mgmtsoc_reset_re), .C2(csrbank0_reset0_w[0]), .A(n2350), 
        .B(csrbank0_reset0_w[1]), .Z(N8772) );
  nr02d0 U3006 ( .A1(n3365), .A2(n3364), .ZN(N7769) );
  nr02d0 U3007 ( .A1(n3254), .A2(n3367), .ZN(N7768) );
  inv0d0 U3008 ( .I(n3210), .ZN(N772) );
  inv0d0 U3009 ( .I(n3253), .ZN(N768) );
  nr02d0 U3010 ( .A1(n2348), .A2(n1500), .ZN(N6326) );
  nr02d0 U3011 ( .A1(n2350), .A2(n1501), .ZN(N6304) );
  nr02d0 U3012 ( .A1(n2349), .A2(n1489), .ZN(N6303) );
  nd04d0 U3013 ( .A1(mprj_adr_o[25]), .A2(mprj_adr_o[26]), .A3(n1502), .A4(
        n1503), .ZN(n1489) );
  nr04d0 U3014 ( .A1(mprj_adr_o[28]), .A2(mprj_adr_o[23]), .A3(mprj_adr_o[22]), 
        .A4(n1464), .ZN(n1503) );
  nr02d0 U3015 ( .A1(n2347), .A2(n1452), .ZN(N6302) );
  nd04d0 U3016 ( .A1(mprj_adr_o[28]), .A2(mprj_adr_o[29]), .A3(n1462), .A4(
        n1461), .ZN(n1452) );
  nr02d0 U3017 ( .A1(n2348), .A2(n1504), .ZN(N6301) );
  nr02d0 U3018 ( .A1(n2350), .A2(n1505), .ZN(N6300) );
  nr03d0 U3019 ( .A1(n1506), .A2(n2350), .A3(mprj_adr_o[10]), .ZN(N6299) );
  nr02d0 U3020 ( .A1(n1232), .A2(n2349), .ZN(N6298) );
  nd04d0 U3021 ( .A1(n1507), .A2(n1508), .A3(n1509), .A4(n1510), .ZN(n1232) );
  nr04d0 U3022 ( .A1(n1511), .A2(mprj_adr_o[11]), .A3(mprj_adr_o[13]), .A4(
        mprj_adr_o[12]), .ZN(n1510) );
  nd04d0 U3023 ( .A1(n1479), .A2(n1478), .A3(n1455), .A4(n1453), .ZN(n1511) );
  inv0d0 U3024 ( .I(mprj_adr_o[8]), .ZN(n1455) );
  nr03d0 U3025 ( .A1(n1475), .A2(mprj_adr_o[10]), .A3(n1474), .ZN(n1509) );
  inv0d0 U3026 ( .I(n1512), .ZN(n1508) );
  nr02d0 U3027 ( .A1(n1476), .A2(n1477), .ZN(n1507) );
  inv0d0 U3028 ( .I(mprj_adr_o[16]), .ZN(n1477) );
  nr02d0 U3029 ( .A1(n651), .A2(n2347), .ZN(N6290) );
  or02d0 U3030 ( .A1(n756), .A2(n646), .Z(n651) );
  nr02d0 U3031 ( .A1(n668), .A2(n2348), .ZN(N6285) );
  or02d0 U3032 ( .A1(n756), .A2(n664), .Z(n668) );
  nr02d0 U3033 ( .A1(n683), .A2(n2350), .ZN(N6280) );
  or02d0 U3034 ( .A1(n756), .A2(n679), .Z(n683) );
  nr02d0 U3035 ( .A1(n698), .A2(n2349), .ZN(N6275) );
  or02d0 U3036 ( .A1(n756), .A2(n694), .Z(n698) );
  nr02d0 U3037 ( .A1(n713), .A2(n2347), .ZN(N6270) );
  or02d0 U3038 ( .A1(n756), .A2(n709), .Z(n713) );
  nr02d0 U3039 ( .A1(n728), .A2(n2348), .ZN(N6265) );
  or02d0 U3040 ( .A1(n756), .A2(n724), .Z(n728) );
  oai211d1 U3041 ( .C1(n1513), .C2(n1282), .A(n1514), .B(n1515), .ZN(N6264) );
  aoim22d1 U3042 ( .A1(n1516), .A2(n1517), .B1(n1518), .B2(n1519), .Z(n1515)
         );
  aoi211d1 U3043 ( .C1(n1344), .C2(n1520), .A(n1521), .B(n1522), .ZN(n1519) );
  oai22d1 U3044 ( .A1(n1523), .A2(n1302), .B1(n1524), .B2(n1282), .ZN(n1522)
         );
  aoi22d1 U3045 ( .A1(n1525), .A2(n1410), .B1(n1331), .B2(n1407), .ZN(n1513)
         );
  nr02d0 U3046 ( .A1(n1111), .A2(n1408), .ZN(n1525) );
  inv0d0 U3047 ( .I(n1409), .ZN(n1408) );
  oai211d1 U3048 ( .C1(n1526), .C2(n1407), .A(n1527), .B(n1528), .ZN(N6263) );
  oan211d1 U3049 ( .C1(n1126), .C2(n1529), .B(n1530), .A(n1531), .ZN(n1528) );
  aoi31d1 U3050 ( .B1(n1318), .B2(n1291), .B3(n1524), .A(n1282), .ZN(n1531) );
  nd02d0 U3051 ( .A1(n1126), .A2(n1303), .ZN(n1524) );
  aon211d1 U3053 ( .C1(uartwishbonebridge_state[1]), .C2(n1344), .B(n1529), 
        .A(n1520), .ZN(n1527) );
  nr02d0 U3054 ( .A1(n1282), .A2(n1410), .ZN(n1520) );
  nr02d0 U3055 ( .A1(n1340), .A2(uartwishbonebridge_state[2]), .ZN(n1529) );
  aoi21d1 U3056 ( .B1(n1517), .B2(n1331), .A(n1521), .ZN(n1526) );
  nd04d0 U3057 ( .A1(n1533), .A2(n1514), .A3(n1534), .A4(n1535), .ZN(N6262) );
  aoi222d1 U3058 ( .A1(n1536), .A2(n1292), .B1(n1517), .B2(n1277), .C1(n1530), 
        .C2(n1409), .ZN(n1535) );
  inv0d0 U3059 ( .I(n1523), .ZN(n1530) );
  nd02d0 U3060 ( .A1(n1292), .A2(n1111), .ZN(n1523) );
  inv0d0 U3061 ( .I(n1338), .ZN(n1277) );
  aoi31d1 U3062 ( .B1(n1339), .B2(n1341), .B3(n1331), .A(n1516), .ZN(n1338) );
  nr03d0 U3063 ( .A1(n1111), .A2(n1302), .A3(n1303), .ZN(n1516) );
  nd02d0 U3064 ( .A1(n1316), .A2(uartwishbonebridge_rs232phytx_state), .ZN(
        n1303) );
  an03d0 U3065 ( .A1(dbg_uart_tx_count[0]), .A2(dbg_uart_tx_tick), .A3(n1537), 
        .Z(n1316) );
  nr03d0 U3066 ( .A1(dbg_uart_tx_count[1]), .A2(n3619), .A3(
        dbg_uart_tx_count[2]), .ZN(n1537) );
  inv0d0 U3067 ( .I(n1126), .ZN(n1302) );
  nr02d0 U3068 ( .A1(n1305), .A2(uartwishbonebridge_state[0]), .ZN(n1126) );
  inv0d0 U3069 ( .I(n1538), .ZN(n1305) );
  inv0d0 U3070 ( .I(n1407), .ZN(n1339) );
  nr02d0 U3071 ( .A1(N1940), .A2(n1282), .ZN(n1517) );
  inv0d0 U3072 ( .I(n1291), .ZN(n1536) );
  nd02d0 U3073 ( .A1(n1294), .A2(n1286), .ZN(n1291) );
  nr03d0 U3074 ( .A1(n1539), .A2(dbg_uart_cmd[2]), .A3(n1322), .ZN(n1286) );
  aoi22d1 U3075 ( .A1(n1540), .A2(n1344), .B1(n1521), .B2(n1407), .ZN(n1534)
         );
  nd03d0 U3076 ( .A1(shared_ack), .A2(n1325), .A3(grant[1]), .ZN(n1407) );
  nd04d0 U3077 ( .A1(n1098), .A2(n1541), .A3(n1542), .A4(n1543), .ZN(
        shared_ack) );
  nr04d0 U3078 ( .A1(state), .A2(mprj_ack_i), .A3(hk_ack_i), .A4(dff_bus_ack), 
        .ZN(n1543) );
  nr02d0 U3079 ( .A1(n3656), .A2(n1230), .ZN(n1542) );
  inv0d0 U3080 ( .I(n3260), .ZN(n1230) );
  nr04d0 U3083 ( .A1(count[7]), .A2(n1548), .A3(count[6]), .A4(count[5]), .ZN(
        n1547) );
  or02d0 U3084 ( .A1(count[9]), .A2(count[8]), .Z(n1548) );
  nr04d0 U3085 ( .A1(count[2]), .A2(n1549), .A3(count[1]), .A4(count[19]), 
        .ZN(n1546) );
  or02d0 U3086 ( .A1(count[4]), .A2(count[3]), .Z(n1549) );
  nr04d0 U3087 ( .A1(count[16]), .A2(n1550), .A3(count[15]), .A4(count[14]), 
        .ZN(n1545) );
  or02d0 U3088 ( .A1(count[18]), .A2(count[17]), .Z(n1550) );
  nr04d0 U3089 ( .A1(count[11]), .A2(n1551), .A3(count[10]), .A4(count[0]), 
        .ZN(n1544) );
  or02d0 U3090 ( .A1(count[13]), .A2(count[12]), .Z(n1551) );
  nd02d0 U3091 ( .A1(n447), .A2(n1552), .ZN(n1098) );
  nr02d0 U3092 ( .A1(n1553), .A2(n1336), .ZN(n1521) );
  inv0d0 U3093 ( .I(n1323), .ZN(n1344) );
  aoi22d1 U3094 ( .A1(n1538), .A2(uartwishbonebridge_state[0]), .B1(n1341), 
        .B2(n1532), .ZN(n1323) );
  nr02d0 U3095 ( .A1(n1340), .A2(n1518), .ZN(n1538) );
  oai21d1 U3096 ( .B1(n1324), .B2(n1282), .A(n1553), .ZN(n1540) );
  inv0d0 U3097 ( .I(n1554), .ZN(n1553) );
  nd03d0 U3098 ( .A1(n1294), .A2(n1289), .A3(n1292), .ZN(n1514) );
  inv0d0 U3099 ( .I(n1282), .ZN(n1292) );
  aor21d1 U3100 ( .B1(n1322), .B2(n1288), .A(n1293), .Z(n1289) );
  nr04d0 U3101 ( .A1(n1321), .A2(n1539), .A3(dbg_uart_cmd[0]), .A4(
        dbg_uart_cmd[1]), .ZN(n1293) );
  inv0d0 U3102 ( .I(dbg_uart_cmd[2]), .ZN(n1321) );
  nr03d0 U3103 ( .A1(n1539), .A2(dbg_uart_cmd[2]), .A3(n1287), .ZN(n1288) );
  inv0d0 U3104 ( .I(dbg_uart_cmd[1]), .ZN(n1287) );
  nd04d0 U3105 ( .A1(n3303), .A2(n3304), .A3(n1555), .A4(n3622), .ZN(n1539) );
  an02d0 U3106 ( .A1(n3620), .A2(n3621), .Z(n1555) );
  inv0d0 U3107 ( .I(dbg_uart_cmd[0]), .ZN(n1322) );
  nr02d0 U3108 ( .A1(n1278), .A2(n1111), .ZN(n1294) );
  inv0d0 U3110 ( .I(n1276), .ZN(n1278) );
  nr02d0 U3111 ( .A1(n1304), .A2(uartwishbonebridge_state[0]), .ZN(n1276) );
  nd03d0 U3112 ( .A1(uartwishbonebridge_state[1]), .A2(n1518), .A3(n1410), 
        .ZN(n1304) );
  inv0d0 U3113 ( .I(n1324), .ZN(n1410) );
  oai211d1 U3114 ( .C1(n1532), .C2(n1409), .A(n1324), .B(n1554), .ZN(n1533) );
  nr02d0 U3115 ( .A1(n1282), .A2(n1341), .ZN(n1554) );
  nd02d0 U3116 ( .A1(n2385), .A2(n1280), .ZN(n1282) );
  nd04d0 U3117 ( .A1(n1556), .A2(n1557), .A3(n1558), .A4(n1559), .ZN(n1280) );
  nr04d0 U3118 ( .A1(dbg_uart_count[7]), .A2(n1560), .A3(dbg_uart_count[6]), 
        .A4(dbg_uart_count[5]), .ZN(n1559) );
  or02d0 U3119 ( .A1(dbg_uart_count[9]), .A2(dbg_uart_count[8]), .Z(n1560) );
  nr04d0 U3120 ( .A1(dbg_uart_count[2]), .A2(n1561), .A3(dbg_uart_count[1]), 
        .A4(dbg_uart_count[19]), .ZN(n1558) );
  or02d0 U3121 ( .A1(dbg_uart_count[4]), .A2(dbg_uart_count[3]), .Z(n1561) );
  nr04d0 U3122 ( .A1(dbg_uart_count[16]), .A2(n1562), .A3(dbg_uart_count[15]), 
        .A4(dbg_uart_count[14]), .ZN(n1557) );
  or02d0 U3123 ( .A1(dbg_uart_count[18]), .A2(dbg_uart_count[17]), .Z(n1562)
         );
  nr04d0 U3124 ( .A1(dbg_uart_count[11]), .A2(n1563), .A3(dbg_uart_count[10]), 
        .A4(dbg_uart_count[0]), .ZN(n1556) );
  or02d0 U3125 ( .A1(dbg_uart_count[13]), .A2(dbg_uart_count[12]), .Z(n1563)
         );
  nd03d0 U3126 ( .A1(dbg_uart_rx_rx), .A2(n1369), .A3(n1564), .ZN(n1324) );
  nr03d0 U3127 ( .A1(dbg_uart_rx_count[1]), .A2(n3310), .A3(
        dbg_uart_rx_count[2]), .ZN(n1564) );
  nr02d0 U3128 ( .A1(n1376), .A2(n1375), .ZN(n1369) );
  inv0d0 U3130 ( .I(dbg_uart_rx_count[0]), .ZN(n1376) );
  nr03d0 U3131 ( .A1(n1340), .A2(uartwishbonebridge_state[2]), .A3(n1341), 
        .ZN(n1409) );
  inv0d0 U3132 ( .I(uartwishbonebridge_state[1]), .ZN(n1340) );
  nr02d0 U3133 ( .A1(uartwishbonebridge_state[1]), .A2(
        uartwishbonebridge_state[2]), .ZN(n1532) );
  oan211d1 U3134 ( .C1(n1552), .C2(n1565), .B(n1566), .A(n2347), .ZN(N6255) );
  aoim31d1 U3135 ( .B1(n1567), .B2(n1568), .B3(n1091), .A(n1569), .ZN(n1566)
         );
  nr03d0 U3136 ( .A1(n1570), .A2(n1571), .A3(n1496), .ZN(n1569) );
  oai311d1 U3137 ( .C1(n1100), .C2(n2349), .C3(n1570), .A(n1572), .B(n1573), 
        .ZN(N6254) );
  aoi22d1 U3138 ( .A1(n1574), .A2(N998), .B1(n1575), .B2(litespi_state[2]), 
        .ZN(n1573) );
  oai211d1 U3139 ( .C1(n1354), .C2(n1568), .A(n1576), .B(n1351), .ZN(n1575) );
  nd04d0 U3140 ( .A1(n1577), .A2(n1572), .A3(n1578), .A4(n1579), .ZN(N6253) );
  aoi221d1 U3141 ( .B1(n1580), .B2(n1498), .C1(N998), .C2(n1574), .A(n1581), 
        .ZN(n1579) );
  oan211d1 U3142 ( .C1(n1568), .C2(n1354), .B(n1576), .A(n1095), .ZN(n1581) );
  an03d0 U3143 ( .A1(mgmtsoc_litespimmap_burst_cs), .A2(n1568), .A3(n1582), 
        .Z(n1574) );
  inv0d0 U3144 ( .I(n1100), .ZN(n1498) );
  nd02d0 U3145 ( .A1(litespi_state[1]), .A2(n1097), .ZN(n1100) );
  inv0d0 U3146 ( .I(n1583), .ZN(n1578) );
  oan211d1 U3147 ( .C1(n1099), .C2(n2348), .B(n1351), .A(n1570), .ZN(n1583) );
  nd02d0 U3148 ( .A1(n1499), .A2(n2392), .ZN(n1351) );
  inv0d0 U3149 ( .I(n1101), .ZN(n1499) );
  nd03d0 U3150 ( .A1(n1096), .A2(n1095), .A3(litespi_state[2]), .ZN(n1101) );
  nd02d0 U3151 ( .A1(n1097), .A2(n1095), .ZN(n1099) );
  inv0d0 U3152 ( .I(litespi_state[1]), .ZN(n1095) );
  nr02d0 U3153 ( .A1(n1571), .A2(litespi_state[2]), .ZN(n1097) );
  nd03d0 U3154 ( .A1(litespi_state[2]), .A2(n1096), .A3(n1580), .ZN(n1572) );
  an03d0 U3155 ( .A1(n1570), .A2(n2384), .A3(litespi_state[1]), .Z(n1580) );
  nd04d0 U3156 ( .A1(n3581), .A2(n3580), .A3(n1584), .A4(n1585), .ZN(n1577) );
  an04d0 U3157 ( .A1(n3582), .A2(n3583), .A3(n3584), .A4(n3585), .Z(n1585) );
  nr03d0 U3158 ( .A1(n1586), .A2(mgmtsoc_litespimmap_spi_dummy_bits[4]), .A3(
        mgmtsoc_litespimmap_spi_dummy_bits[3]), .ZN(n1584) );
  oai211d1 U3159 ( .C1(n1090), .C2(n1354), .A(n1587), .B(n1588), .ZN(N6252) );
  aoi31d1 U3160 ( .B1(litespi_state[1]), .B2(n1552), .B3(n1589), .A(n1590), 
        .ZN(n1588) );
  inv0d0 U3161 ( .I(n1586), .ZN(n1590) );
  nd03d0 U3162 ( .A1(litespi_state[2]), .A2(n1552), .A3(n1589), .ZN(n1586) );
  inv0d0 U3163 ( .I(n1576), .ZN(n1589) );
  nd03d0 U3164 ( .A1(n1567), .A2(n2393), .A3(n1591), .ZN(n1576) );
  nr02d0 U3165 ( .A1(n1068), .A2(litespi_tx_mux_sel), .ZN(n1552) );
  aon211d1 U3166 ( .C1(n1570), .C2(n2377), .B(n1582), .A(litespi_state[0]), 
        .ZN(n1587) );
  nd02d0 U3167 ( .A1(n508), .A2(n416), .ZN(n1570) );
  inv0d0 U3168 ( .I(n1582), .ZN(n1354) );
  nr02d0 U3169 ( .A1(n1091), .A2(n2350), .ZN(n1582) );
  oai211d1 U3170 ( .C1(litespi_state[3]), .C2(n1592), .A(n1571), .B(n1565), 
        .ZN(n1091) );
  nr02d0 U3171 ( .A1(litespi_state[1]), .A2(litespi_state[2]), .ZN(n1592) );
  inv0d0 U3172 ( .I(n1568), .ZN(n1090) );
  nr03d0 U3173 ( .A1(n1103), .A2(mprj_we_o), .A3(n1504), .ZN(n1568) );
  nd03d0 U3174 ( .A1(n1502), .A2(mprj_adr_o[28]), .A3(n1593), .ZN(n1504) );
  nr03d0 U3175 ( .A1(mprj_adr_o[25]), .A2(mprj_adr_o[29]), .A3(mprj_adr_o[26]), 
        .ZN(n1593) );
  nr04d0 U3176 ( .A1(mprj_adr_o[24]), .A2(mprj_adr_o[27]), .A3(mprj_adr_o[30]), 
        .A4(mprj_adr_o[31]), .ZN(n1502) );
  oan211d1 U3177 ( .C1(n1041), .C2(n1594), .B(n1595), .A(n2350), .ZN(N6249) );
  oaim21d1 U3178 ( .B1(n1596), .B2(litespiphy_state[0]), .A(
        litespiphy_state[1]), .ZN(n1595) );
  aoim31d1 U3179 ( .B1(n508), .B2(n1349), .B3(n1597), .A(n2347), .ZN(N6248) );
  oai21d1 U3180 ( .B1(n1596), .B2(n1068), .A(n1598), .ZN(n1597) );
  oai21d1 U3181 ( .B1(n1594), .B2(n1041), .A(n500), .ZN(n1598) );
  nd04d0 U3183 ( .A1(n3128), .A2(n3129), .A3(n1599), .A4(n1600), .ZN(n1594) );
  nr04d0 U3184 ( .A1(mgmtsoc_litespisdrphycore_sr_cnt[5]), .A2(
        mgmtsoc_litespisdrphycore_sr_cnt[4]), .A3(
        mgmtsoc_litespisdrphycore_sr_cnt[3]), .A4(
        mgmtsoc_litespisdrphycore_sr_cnt[2]), .ZN(n1600) );
  nr02d0 U3185 ( .A1(mgmtsoc_litespisdrphycore_sr_cnt[1]), .A2(
        mgmtsoc_litespisdrphycore_sr_cnt[0]), .ZN(n1599) );
  nd02d0 U3186 ( .A1(litespiphy_state[1]), .A2(litespiphy_state[0]), .ZN(n1068) );
  oai321d1 U3187 ( .C1(n1601), .C2(litespi_tx_mux_sel), .C3(litespi_state[3]), 
        .B1(litespi_tx_mux_sel), .B2(n1565), .A(n1602), .ZN(n1596) );
  oaim21d1 U3188 ( .B1(n1069), .B2(\mgmtsoc_master_status_status[1] ), .A(
        litespi_tx_mux_sel), .ZN(n1602) );
  nd04d0 U3189 ( .A1(n1603), .A2(n829), .A3(n1604), .A4(n1605), .ZN(n1069) );
  an03d0 U3190 ( .A1(n1221), .A2(n903), .A3(n1606), .Z(n1605) );
  inv0d0 U3191 ( .I(n447), .ZN(n1565) );
  nr04d0 U3192 ( .A1(n1567), .A2(litespi_state[0]), .A3(litespi_state[1]), 
        .A4(litespi_state[2]), .ZN(n447) );
  inv0d0 U3193 ( .I(litespi_state[3]), .ZN(n1567) );
  oai21d1 U3194 ( .B1(litespi_state[1]), .B2(litespi_state[2]), .A(n1591), 
        .ZN(n1601) );
  nr04d0 U3195 ( .A1(n1607), .A2(flash_cs_n), .A3(litespiphy_state[0]), .A4(
        litespiphy_state[1]), .ZN(n1349) );
  nd02d0 U3196 ( .A1(n3543), .A2(n1081), .ZN(flash_cs_n) );
  nr02d0 U3197 ( .A1(n1080), .A2(mgmtsoc_litespisdrphycore_count[2]), .ZN(
        n1081) );
  inv0d0 U3198 ( .I(n1077), .ZN(n1080) );
  nr02d0 U3199 ( .A1(mgmtsoc_litespisdrphycore_count[1]), .A2(
        mgmtsoc_litespisdrphycore_count[0]), .ZN(n1077) );
  aoi21d1 U3200 ( .B1(litespi_tx_mux_sel), .B2(
        mgmtsoc_port_master_user_port_sink_valid), .A(n1488), .ZN(n1607) );
  nr02d0 U3201 ( .A1(n1571), .A2(litespi_tx_mux_sel), .ZN(n1488) );
  inv0d0 U3202 ( .I(n1096), .ZN(n1571) );
  inv0d0 U3203 ( .I(n1076), .ZN(n508) );
  inv0d0 U3204 ( .I(n648), .ZN(N6247) );
  nd02d0 U3205 ( .A1(n1608), .A2(n2390), .ZN(n648) );
  nr02d0 U3206 ( .A1(n2349), .A2(n3623), .ZN(N6244) );
  inv0d0 U3207 ( .I(n665), .ZN(N6239) );
  nd02d0 U3208 ( .A1(n1609), .A2(n2390), .ZN(n665) );
  nr02d0 U3209 ( .A1(n2347), .A2(n1610), .ZN(N6236) );
  inv0d0 U3210 ( .I(n680), .ZN(N6231) );
  nd02d0 U3211 ( .A1(n1611), .A2(n2390), .ZN(n680) );
  nr02d0 U3212 ( .A1(n2348), .A2(n1612), .ZN(N6228) );
  inv0d0 U3213 ( .I(n695), .ZN(N6223) );
  nd02d0 U3214 ( .A1(n1613), .A2(n2390), .ZN(n695) );
  nr02d0 U3215 ( .A1(n2350), .A2(n1614), .ZN(N6220) );
  inv0d0 U3216 ( .I(n710), .ZN(N6215) );
  nd02d0 U3217 ( .A1(n1615), .A2(n2390), .ZN(n710) );
  nr02d0 U3218 ( .A1(n2349), .A2(n1616), .ZN(N6212) );
  inv0d0 U3219 ( .I(n725), .ZN(N6207) );
  nd02d0 U3220 ( .A1(n1617), .A2(n2390), .ZN(n725) );
  nr02d0 U3221 ( .A1(n2347), .A2(n1618), .ZN(N6204) );
  nr02d0 U3222 ( .A1(n2348), .A2(n1379), .ZN(N5758) );
  inv0d0 U3223 ( .I(dbg_uart_rx_rx), .ZN(n1379) );
  an02d0 U3224 ( .A1(N3844), .A2(n50), .Z(N5757) );
  an02d0 U3225 ( .A1(N3777), .A2(n1315), .Z(N5756) );
  nr03d0 U3226 ( .A1(n756), .A2(n2349), .A3(n755), .ZN(N5711) );
  nd02d0 U3227 ( .A1(n1620), .A2(n946), .ZN(n756) );
  nr02d0 U3228 ( .A1(n829), .A2(n1621), .ZN(n946) );
  nr02d0 U3229 ( .A1(n3366), .A2(n2349), .ZN(N5710) );
  nr02d0 U3230 ( .A1(n1622), .A2(n2347), .ZN(N5707) );
  nr02d0 U3231 ( .A1(n2350), .A2(n1397), .ZN(N5704) );
  inv0d0 U3232 ( .I(uart_phy_rx_rx), .ZN(n1397) );
  an03d0 U3233 ( .A1(n17), .A2(n2385), .A3(N3638), .Z(N5703) );
  an03d0 U3234 ( .A1(n6), .A2(n2385), .A3(N3571), .Z(N5702) );
  an02d0 U3235 ( .A1(N3502), .A2(n1623), .Z(N5658) );
  an02d0 U3236 ( .A1(N3501), .A2(n1623), .Z(N5657) );
  an02d0 U3237 ( .A1(N3500), .A2(n1623), .Z(N5656) );
  an02d0 U3238 ( .A1(N3499), .A2(n1623), .Z(N5655) );
  an02d0 U3239 ( .A1(N3498), .A2(n1623), .Z(N5654) );
  an02d0 U3240 ( .A1(N3497), .A2(n1623), .Z(N5653) );
  an02d0 U3241 ( .A1(N3496), .A2(n1623), .Z(N5652) );
  an02d0 U3242 ( .A1(N3495), .A2(n1623), .Z(N5651) );
  an02d0 U3243 ( .A1(N3494), .A2(n1623), .Z(N5650) );
  an02d0 U3244 ( .A1(N3493), .A2(n1623), .Z(N5649) );
  an02d0 U3245 ( .A1(N3492), .A2(n1623), .Z(N5648) );
  an02d0 U3246 ( .A1(N3491), .A2(n1623), .Z(N5647) );
  an02d0 U3247 ( .A1(N3490), .A2(n1623), .Z(N5646) );
  an02d0 U3248 ( .A1(N3489), .A2(n1623), .Z(N5645) );
  an02d0 U3249 ( .A1(N3488), .A2(n1623), .Z(N5644) );
  an02d0 U3250 ( .A1(N3487), .A2(n1623), .Z(N5643) );
  aoi21d1 U3251 ( .B1(n617), .B2(spi_master_clk_fall), .A(n2348), .ZN(n1623)
         );
  inv0d0 U3252 ( .I(spi_master_clk_rise), .ZN(n617) );
  nr03d0 U3253 ( .A1(n908), .A2(n2347), .A3(n1624), .ZN(N5618) );
  oan211d1 U3254 ( .C1(csrbank9_cs0_w[16]), .C2(n849), .B(csrbank9_cs0_w[0]), 
        .A(n2349), .ZN(N5589) );
  oai21d1 U3255 ( .B1(n616), .B2(n852), .A(n618), .ZN(n849) );
  inv0d0 U3256 ( .I(spimaster_state[1]), .ZN(n618) );
  inv0d0 U3257 ( .I(spi_master_clk_fall), .ZN(n852) );
  inv0d0 U3258 ( .I(spimaster_state[0]), .ZN(n616) );
  an02d0 U3259 ( .A1(mgmtsoc_litespisdrphycore_posedge_reg), .A2(n2384), .Z(
        N5454) );
  an04d0 U3260 ( .A1(n2379), .A2(n1065), .A3(n500), .A4(N800), .Z(N5453) );
  inv0d0 U3261 ( .I(mgmtsoc_litespisdrphycore_clk), .ZN(n1065) );
  an02d0 U3262 ( .A1(N3428), .A2(n1625), .Z(N5450) );
  an02d0 U3263 ( .A1(N3427), .A2(n1625), .Z(N5449) );
  an02d0 U3264 ( .A1(N3426), .A2(n1625), .Z(N5448) );
  an02d0 U3265 ( .A1(N3425), .A2(n1625), .Z(N5447) );
  an02d0 U3266 ( .A1(N3424), .A2(n1625), .Z(N5446) );
  an02d0 U3267 ( .A1(N3423), .A2(n1625), .Z(N5445) );
  an02d0 U3268 ( .A1(N3422), .A2(n1625), .Z(N5444) );
  an02d0 U3269 ( .A1(N3421), .A2(n1625), .Z(N5443) );
  inv0d0 U3270 ( .I(n1066), .ZN(n1625) );
  nd03d0 U3271 ( .A1(n500), .A2(n2393), .A3(N3419), .ZN(n1066) );
  nr02d0 U3272 ( .A1(n1626), .A2(litespiphy_state[1]), .ZN(n500) );
  an03d0 U3273 ( .A1(dff2_en), .A2(n2384), .A3(n1541), .Z(N5433) );
  inv0d0 U3274 ( .I(dff2_bus_ack), .ZN(n1541) );
  nr02d0 U3275 ( .A1(n1505), .A2(n1103), .ZN(dff2_en) );
  nd13d1 U3276 ( .A1(n1506), .A2(mprj_adr_o[10]), .A3(n1453), .ZN(n1505) );
  inv0d0 U3277 ( .I(mprj_adr_o[9]), .ZN(n1453) );
  nr13d1 U3278 ( .A1(dff_en), .A2(n2348), .A3(dff_bus_ack), .ZN(N5432) );
  nr03d0 U3279 ( .A1(n1103), .A2(mprj_adr_o[10]), .A3(n1506), .ZN(dff_en) );
  nd04d0 U3280 ( .A1(n1627), .A2(n1628), .A3(n1629), .A4(n1630), .ZN(n1506) );
  nr04d0 U3281 ( .A1(n1631), .A2(mprj_adr_o[17]), .A3(mprj_adr_o[19]), .A4(
        mprj_adr_o[18]), .ZN(n1630) );
  nd04d0 U3282 ( .A1(n1465), .A2(n1464), .A3(n1462), .A4(n1461), .ZN(n1631) );
  inv0d0 U3283 ( .I(mprj_adr_o[29]), .ZN(n1464) );
  inv0d0 U3284 ( .I(mprj_adr_o[28]), .ZN(n1465) );
  nr04d0 U3285 ( .A1(mprj_adr_o[16]), .A2(mprj_adr_o[15]), .A3(mprj_adr_o[14]), 
        .A4(mprj_adr_o[13]), .ZN(n1629) );
  nr02d0 U3286 ( .A1(mprj_adr_o[12]), .A2(mprj_adr_o[11]), .ZN(n1627) );
  oai222d1 U3287 ( .A1(n3409), .A2(n141), .B1(n1633), .B2(n1634), .C1(n3440), 
        .C2(n1635), .ZN(N5431) );
  inv0d0 U3288 ( .I(N3166), .ZN(n1634) );
  oai222d1 U3289 ( .A1(n3410), .A2(n141), .B1(n1633), .B2(n1636), .C1(n3441), 
        .C2(n1635), .ZN(N5430) );
  inv0d0 U3290 ( .I(N3165), .ZN(n1636) );
  oai222d1 U3291 ( .A1(n3411), .A2(n141), .B1(n1633), .B2(n1637), .C1(n3442), 
        .C2(n1635), .ZN(N5429) );
  inv0d0 U3292 ( .I(N3164), .ZN(n1637) );
  oai222d1 U3293 ( .A1(n3412), .A2(n141), .B1(n1633), .B2(n1638), .C1(n3443), 
        .C2(n1635), .ZN(N5428) );
  inv0d0 U3294 ( .I(N3163), .ZN(n1638) );
  oai222d1 U3295 ( .A1(n3413), .A2(n141), .B1(n1633), .B2(n1639), .C1(n3444), 
        .C2(n1635), .ZN(N5427) );
  inv0d0 U3296 ( .I(N3162), .ZN(n1639) );
  oai222d1 U3297 ( .A1(n3414), .A2(n141), .B1(n1633), .B2(n1640), .C1(n3445), 
        .C2(n1635), .ZN(N5426) );
  inv0d0 U3298 ( .I(N3161), .ZN(n1640) );
  oai222d1 U3299 ( .A1(n3415), .A2(n141), .B1(n1633), .B2(n1641), .C1(n3446), 
        .C2(n1635), .ZN(N5425) );
  inv0d0 U3300 ( .I(N3160), .ZN(n1641) );
  oai222d1 U3301 ( .A1(n3416), .A2(n141), .B1(n1633), .B2(n1642), .C1(n3447), 
        .C2(n1635), .ZN(N5424) );
  inv0d0 U3302 ( .I(N3159), .ZN(n1642) );
  oai222d1 U3303 ( .A1(n3417), .A2(n141), .B1(n1633), .B2(n1643), .C1(n3448), 
        .C2(n1635), .ZN(N5423) );
  inv0d0 U3304 ( .I(N3158), .ZN(n1643) );
  oai222d1 U3305 ( .A1(n3418), .A2(n141), .B1(n1633), .B2(n1644), .C1(n3449), 
        .C2(n1635), .ZN(N5422) );
  inv0d0 U3306 ( .I(N3157), .ZN(n1644) );
  oai222d1 U3307 ( .A1(n3419), .A2(n141), .B1(n1633), .B2(n1645), .C1(n3450), 
        .C2(n1635), .ZN(N5421) );
  inv0d0 U3308 ( .I(N3156), .ZN(n1645) );
  oai222d1 U3309 ( .A1(n3420), .A2(n141), .B1(n1633), .B2(n1646), .C1(n3451), 
        .C2(n1635), .ZN(N5420) );
  inv0d0 U3310 ( .I(N3155), .ZN(n1646) );
  oai222d1 U3311 ( .A1(n3421), .A2(n141), .B1(n1633), .B2(n1647), .C1(n3452), 
        .C2(n1635), .ZN(N5419) );
  inv0d0 U3312 ( .I(N3154), .ZN(n1647) );
  oai222d1 U3313 ( .A1(n3422), .A2(n141), .B1(n1633), .B2(n1648), .C1(n3453), 
        .C2(n1635), .ZN(N5418) );
  inv0d0 U3314 ( .I(N3153), .ZN(n1648) );
  oai222d1 U3315 ( .A1(n3423), .A2(n141), .B1(n1633), .B2(n1649), .C1(n3454), 
        .C2(n1635), .ZN(N5417) );
  inv0d0 U3316 ( .I(N3152), .ZN(n1649) );
  oai222d1 U3317 ( .A1(n3424), .A2(n141), .B1(n1633), .B2(n1650), .C1(n3455), 
        .C2(n1635), .ZN(N5416) );
  inv0d0 U3318 ( .I(N3151), .ZN(n1650) );
  oai222d1 U3319 ( .A1(n3425), .A2(n140), .B1(n1633), .B2(n1651), .C1(n3456), 
        .C2(n1635), .ZN(N5415) );
  inv0d0 U3320 ( .I(N3150), .ZN(n1651) );
  oai222d1 U3321 ( .A1(n3426), .A2(n140), .B1(n1633), .B2(n1652), .C1(n3457), 
        .C2(n1635), .ZN(N5414) );
  inv0d0 U3322 ( .I(N3149), .ZN(n1652) );
  oai222d1 U3323 ( .A1(n3427), .A2(n140), .B1(n1633), .B2(n1653), .C1(n3458), 
        .C2(n1635), .ZN(N5413) );
  inv0d0 U3324 ( .I(N3148), .ZN(n1653) );
  oai222d1 U3325 ( .A1(n3428), .A2(n140), .B1(n1633), .B2(n1654), .C1(n3459), 
        .C2(n1635), .ZN(N5412) );
  inv0d0 U3326 ( .I(N3147), .ZN(n1654) );
  oai222d1 U3327 ( .A1(n3429), .A2(n140), .B1(n1633), .B2(n1655), .C1(n3460), 
        .C2(n1635), .ZN(N5411) );
  inv0d0 U3328 ( .I(N3146), .ZN(n1655) );
  oai222d1 U3329 ( .A1(n3430), .A2(n140), .B1(n1633), .B2(n1656), .C1(n3461), 
        .C2(n1635), .ZN(N5410) );
  inv0d0 U3330 ( .I(N3145), .ZN(n1656) );
  oai222d1 U3331 ( .A1(n3431), .A2(n140), .B1(n1633), .B2(n1657), .C1(n3462), 
        .C2(n1635), .ZN(N5409) );
  inv0d0 U3332 ( .I(N3144), .ZN(n1657) );
  oai222d1 U3333 ( .A1(n3432), .A2(n140), .B1(n1633), .B2(n1658), .C1(n3463), 
        .C2(n1635), .ZN(N5408) );
  inv0d0 U3334 ( .I(N3143), .ZN(n1658) );
  oai222d1 U3335 ( .A1(n3433), .A2(n140), .B1(n1633), .B2(n1659), .C1(n3464), 
        .C2(n1635), .ZN(N5407) );
  inv0d0 U3336 ( .I(N3142), .ZN(n1659) );
  oai222d1 U3337 ( .A1(n3434), .A2(n140), .B1(n1633), .B2(n1660), .C1(n3465), 
        .C2(n1635), .ZN(N5406) );
  inv0d0 U3338 ( .I(N3141), .ZN(n1660) );
  oai222d1 U3339 ( .A1(n3435), .A2(n140), .B1(n1633), .B2(n1661), .C1(n3466), 
        .C2(n1635), .ZN(N5405) );
  inv0d0 U3340 ( .I(N3140), .ZN(n1661) );
  oai222d1 U3341 ( .A1(n3436), .A2(n140), .B1(n1633), .B2(n1662), .C1(n3467), 
        .C2(n1635), .ZN(N5404) );
  inv0d0 U3342 ( .I(N3139), .ZN(n1662) );
  oai222d1 U3343 ( .A1(n3437), .A2(n140), .B1(n1633), .B2(n1663), .C1(n3468), 
        .C2(n1635), .ZN(N5403) );
  inv0d0 U3344 ( .I(N3138), .ZN(n1663) );
  oai222d1 U3345 ( .A1(n3438), .A2(n140), .B1(n1633), .B2(n1664), .C1(n3469), 
        .C2(n1635), .ZN(N5402) );
  inv0d0 U3346 ( .I(N3137), .ZN(n1664) );
  oai222d1 U3347 ( .A1(n3439), .A2(n140), .B1(n1633), .B2(n1665), .C1(n3470), 
        .C2(n1635), .ZN(N5401) );
  inv0d0 U3348 ( .I(N3136), .ZN(n1665) );
  oai222d1 U3349 ( .A1(n3242), .A2(n140), .B1(n1633), .B2(n1666), .C1(n3471), 
        .C2(n1635), .ZN(N5400) );
  inv0d0 U3351 ( .I(csrbank10_en0_w), .ZN(n798) );
  inv0d0 U3352 ( .I(N3135), .ZN(n1666) );
  nd02d0 U3354 ( .A1(csrbank10_en0_w), .A2(N5394), .ZN(n1632) );
  nr02d0 U3355 ( .A1(n791), .A2(n2348), .ZN(N5395) );
  nd02d0 U3356 ( .A1(n945), .A2(n800), .ZN(n791) );
  nr02d0 U3357 ( .A1(n1668), .A2(n829), .ZN(n800) );
  nr02d0 U3358 ( .A1(n1667), .A2(n2350), .ZN(N5394) );
  nr02d0 U3359 ( .A1(n2349), .A2(n794), .ZN(N5358) );
  nd03d0 U3360 ( .A1(n903), .A2(n1604), .A3(n785), .ZN(n794) );
  an02d0 U3361 ( .A1(n1669), .A2(n889), .Z(n785) );
  inv0d0 U3362 ( .I(n829), .ZN(n889) );
  nr02d0 U3363 ( .A1(n1403), .A2(n2349), .ZN(N5281) );
  inv0d0 U3364 ( .I(mgmtsoc_vexriscv_o_resetOut), .ZN(n1403) );
  an02d0 U3365 ( .A1(mgmtsoc_vexriscv_reset_debug_logic), .A2(n2383), .Z(N5235) );
  nr03d0 U3366 ( .A1(n1670), .A2(n2348), .A3(n1624), .ZN(N5168) );
  inv0d0 U3367 ( .I(n907), .ZN(n1624) );
  nr02d0 U3368 ( .A1(n829), .A2(n1671), .ZN(n907) );
  nd03d0 U3369 ( .A1(n1672), .A2(mprj_we_o), .A3(n1673), .ZN(n829) );
  aor222d1 U3370 ( .A1(mgmtsoc_dbus_dbus_we), .A2(n2344), .B1(n1674), .B2(
        n1341), .C1(mgmtsoc_ibus_ibus_we), .C2(n2339), .Z(mprj_we_o) );
  inv0d0 U3371 ( .I(uartwishbonebridge_state[0]), .ZN(n1341) );
  nd04d0 U3372 ( .A1(n1415), .A2(n1416), .A3(n1417), .A4(n1418), .ZN(n1672) );
  oai22d1 U3373 ( .A1(mgmtsoc_ibus_ibus_sel[0]), .A2(n1333), .B1(
        mgmtsoc_dbus_dbus_sel[0]), .B2(n1675), .ZN(n1418) );
  oai22d1 U3374 ( .A1(mgmtsoc_ibus_ibus_sel[1]), .A2(n1333), .B1(
        mgmtsoc_dbus_dbus_sel[1]), .B2(n1675), .ZN(n1417) );
  oai22d1 U3375 ( .A1(mgmtsoc_ibus_ibus_sel[2]), .A2(n1333), .B1(
        mgmtsoc_dbus_dbus_sel[2]), .B2(n1675), .ZN(n1416) );
  oai22d1 U3376 ( .A1(mgmtsoc_ibus_ibus_sel[3]), .A2(n1333), .B1(
        mgmtsoc_dbus_dbus_sel[3]), .B2(n1675), .ZN(n1415) );
  inv0d0 U3377 ( .I(n2343), .ZN(n1675) );
  inv0d0 U3378 ( .I(n2337), .ZN(n1333) );
  aoim21d1 U3379 ( .B1(N3843), .B2(n1378), .A(n2348), .ZN(N5077) );
  an02d0 U3380 ( .A1(N3842), .A2(n50), .Z(N5076) );
  an02d0 U3381 ( .A1(N3841), .A2(n50), .Z(N5075) );
  an02d0 U3382 ( .A1(N3840), .A2(n50), .Z(N5074) );
  an02d0 U3383 ( .A1(N3839), .A2(n50), .Z(N5073) );
  an02d0 U3384 ( .A1(N3838), .A2(n50), .Z(N5072) );
  an02d0 U3385 ( .A1(N3837), .A2(n50), .Z(N5071) );
  an02d0 U3386 ( .A1(N3836), .A2(n50), .Z(N5070) );
  an02d0 U3387 ( .A1(N3835), .A2(n50), .Z(N5069) );
  an02d0 U3388 ( .A1(N3834), .A2(n50), .Z(N5068) );
  an02d0 U3389 ( .A1(N3833), .A2(n50), .Z(N5067) );
  an02d0 U3390 ( .A1(N3832), .A2(n50), .Z(N5066) );
  an02d0 U3391 ( .A1(N3831), .A2(n50), .Z(N5065) );
  an02d0 U3392 ( .A1(N3830), .A2(n50), .Z(N5064) );
  an02d0 U3393 ( .A1(N3829), .A2(n50), .Z(N5063) );
  an02d0 U3394 ( .A1(N3828), .A2(n50), .Z(N5062) );
  an02d0 U3395 ( .A1(N3827), .A2(n49), .Z(N5061) );
  an02d0 U3396 ( .A1(N3826), .A2(n49), .Z(N5060) );
  an02d0 U3397 ( .A1(N3825), .A2(n49), .Z(N5059) );
  an02d0 U3398 ( .A1(N3824), .A2(n49), .Z(N5058) );
  an02d0 U3399 ( .A1(N3823), .A2(n49), .Z(N5057) );
  an02d0 U3400 ( .A1(N3822), .A2(n49), .Z(N5056) );
  an02d0 U3401 ( .A1(N3821), .A2(n49), .Z(N5055) );
  an02d0 U3402 ( .A1(N3820), .A2(n49), .Z(N5054) );
  an02d0 U3403 ( .A1(N3819), .A2(n49), .Z(N5053) );
  an02d0 U3404 ( .A1(N3818), .A2(n49), .Z(N5052) );
  an02d0 U3405 ( .A1(N3817), .A2(n49), .Z(N5051) );
  an02d0 U3406 ( .A1(N3816), .A2(n49), .Z(N5050) );
  an02d0 U3407 ( .A1(N3815), .A2(n49), .Z(N5049) );
  an02d0 U3408 ( .A1(N3814), .A2(n49), .Z(N5048) );
  an02d0 U3409 ( .A1(N3813), .A2(n49), .Z(N5047) );
  an02d0 U3410 ( .A1(N3812), .A2(n49), .Z(N5046) );
  nr02d0 U3411 ( .A1(n1378), .A2(n2347), .ZN(n1619) );
  inv0d0 U3412 ( .I(uartwishbonebridge_rs232phyrx_state), .ZN(n1378) );
  an02d0 U3413 ( .A1(N3776), .A2(n1315), .Z(N5045) );
  an02d0 U3414 ( .A1(N3775), .A2(n1315), .Z(N5044) );
  an02d0 U3415 ( .A1(N3774), .A2(n1315), .Z(N5043) );
  an02d0 U3416 ( .A1(N3773), .A2(n1315), .Z(N5042) );
  an02d0 U3417 ( .A1(N3772), .A2(n1315), .Z(N5041) );
  an02d0 U3418 ( .A1(N3771), .A2(n1315), .Z(N5040) );
  oaim21d1 U3419 ( .B1(N3770), .B2(n2380), .A(n1130), .ZN(N5039) );
  an02d0 U3420 ( .A1(N3769), .A2(n1315), .Z(N5038) );
  oaim21d1 U3421 ( .B1(N3768), .B2(n2380), .A(n1130), .ZN(N5037) );
  oaim21d1 U3422 ( .B1(N3767), .B2(n2381), .A(n1130), .ZN(N5036) );
  oaim21d1 U3423 ( .B1(N3766), .B2(n2380), .A(n1130), .ZN(N5035) );
  oaim21d1 U3424 ( .B1(N3765), .B2(n2380), .A(n1130), .ZN(N5034) );
  an02d0 U3425 ( .A1(N3764), .A2(n1315), .Z(N5033) );
  an02d0 U3426 ( .A1(N3763), .A2(n1315), .Z(N5032) );
  oaim21d1 U3427 ( .B1(N3762), .B2(n2380), .A(n1130), .ZN(N5031) );
  an02d0 U3428 ( .A1(N3761), .A2(n1315), .Z(N5030) );
  oaim21d1 U3429 ( .B1(N3760), .B2(n2381), .A(n1130), .ZN(N5029) );
  oaim21d1 U3430 ( .B1(N3759), .B2(n2380), .A(n1130), .ZN(N5028) );
  oaim21d1 U3431 ( .B1(N3758), .B2(n2380), .A(n1130), .ZN(N5027) );
  oaim21d1 U3432 ( .B1(N3757), .B2(n2380), .A(n1130), .ZN(N5026) );
  oaim21d1 U3433 ( .B1(N3756), .B2(n2381), .A(n1130), .ZN(N5025) );
  an02d0 U3434 ( .A1(N3755), .A2(n1315), .Z(N5024) );
  an02d0 U3435 ( .A1(N3754), .A2(n1315), .Z(N5023) );
  oaim21d1 U3436 ( .B1(N3753), .B2(n2379), .A(n1130), .ZN(N5022) );
  oaim21d1 U3437 ( .B1(N3752), .B2(n2380), .A(n1130), .ZN(N5021) );
  an02d0 U3438 ( .A1(N3751), .A2(n1315), .Z(N5020) );
  an02d0 U3439 ( .A1(N3750), .A2(n1315), .Z(N5019) );
  an02d0 U3440 ( .A1(N3749), .A2(n1315), .Z(N5018) );
  an02d0 U3441 ( .A1(N3748), .A2(n1315), .Z(N5017) );
  oaim21d1 U3443 ( .B1(N3747), .B2(n2379), .A(n1130), .ZN(N5016) );
  oaim21d1 U3444 ( .B1(N3746), .B2(n2381), .A(n1130), .ZN(N5015) );
  oaim21d1 U3445 ( .B1(N3745), .B2(n2379), .A(n1130), .ZN(N5014) );
  inv0d0 U3447 ( .I(uartwishbonebridge_rs232phytx_state), .ZN(n1133) );
  inv0d0 U3448 ( .I(n2350), .ZN(n511) );
  nr02d0 U3449 ( .A1(n3141), .A2(n1676), .ZN(N4997) );
  nr02d0 U3450 ( .A1(n3212), .A2(n1676), .ZN(N4996) );
  nr02d0 U3451 ( .A1(n3231), .A2(n1676), .ZN(N4995) );
  nd02d0 U3452 ( .A1(n641), .A2(n1677), .ZN(n1676) );
  an03d0 U3453 ( .A1(n1221), .A2(n1606), .A3(n1678), .Z(n641) );
  aoi21d1 U3454 ( .B1(n1679), .B2(n1680), .A(n646), .ZN(N4982) );
  nd03d0 U3455 ( .A1(n1221), .A2(n1222), .A3(n1678), .ZN(n646) );
  aoi321d1 U3456 ( .C1(n1604), .C2(n1608), .C3(n903), .B1(n903), .B2(n1681), 
        .A(n1682), .ZN(n1680) );
  nr03d0 U3457 ( .A1(n1683), .A2(n3229), .A3(n1621), .ZN(n1682) );
  oai22d1 U3458 ( .A1(n653), .A2(n1684), .B1(n1685), .B2(n658), .ZN(n1681) );
  inv0d0 U3459 ( .I(csrbank18_edge0_w), .ZN(n653) );
  oai22d1 U3460 ( .A1(n658), .A2(n1686), .B1(csrbank18_mode0_w), .B2(n1687), 
        .ZN(n1608) );
  xr02d1 U3461 ( .A1(n3623), .A2(csrbank18_edge0_w), .Z(n1687) );
  xr02d1 U3462 ( .A1(n3623), .A2(gpioin5_gpioin5_in_pads_n_d), .Z(n1686) );
  inv0d0 U3463 ( .I(csrbank18_mode0_w), .ZN(n658) );
  aoim22d1 U3464 ( .A1(n1688), .A2(gpioin5_i02), .B1(n1671), .B2(n3623), .Z(
        n1679) );
  inv0d0 U3465 ( .I(n3230), .ZN(gpioin5_i02) );
  oan211d1 U3466 ( .C1(n3228), .C2(n1689), .B(n1690), .A(n664), .ZN(N4950) );
  nd02d0 U3467 ( .A1(n1227), .A2(n1678), .ZN(n664) );
  aoi22d1 U3468 ( .A1(n1691), .A2(n1692), .B1(n1693), .B2(csrbank17_in_w), 
        .ZN(n1690) );
  oai221d1 U3469 ( .B1(n3227), .B2(n1683), .C1(n1694), .C2(n674), .A(n1695), 
        .ZN(n1692) );
  aoi22d1 U3470 ( .A1(n973), .A2(n1609), .B1(csrbank17_edge0_w), .B2(n801), 
        .ZN(n1695) );
  oai22d1 U3471 ( .A1(n1696), .A2(n674), .B1(csrbank17_mode0_w), .B2(n1697), 
        .ZN(n1609) );
  xr02d1 U3472 ( .A1(csrbank17_edge0_w), .A2(n1610), .Z(n1697) );
  xr02d1 U3473 ( .A1(n1610), .A2(gpioin4_gpioin4_in_pads_n_d), .Z(n1696) );
  inv0d0 U3474 ( .I(csrbank17_in_w), .ZN(n1610) );
  inv0d0 U3475 ( .I(csrbank17_mode0_w), .ZN(n674) );
  oan211d1 U3476 ( .C1(n3226), .C2(n1689), .B(n1698), .A(n679), .ZN(N4918) );
  nd02d0 U3477 ( .A1(n1699), .A2(n1678), .ZN(n679) );
  nr03d0 U3478 ( .A1(n739), .A2(n1700), .A3(n1701), .ZN(n1678) );
  aoi22d1 U3479 ( .A1(n1691), .A2(n1702), .B1(n1693), .B2(csrbank16_in_w), 
        .ZN(n1698) );
  oai221d1 U3480 ( .B1(n3225), .B2(n1683), .C1(n1694), .C2(n689), .A(n1703), 
        .ZN(n1702) );
  aoi22d1 U3481 ( .A1(n973), .A2(n1611), .B1(csrbank16_edge0_w), .B2(n801), 
        .ZN(n1703) );
  oai22d1 U3482 ( .A1(n1704), .A2(n689), .B1(csrbank16_mode0_w), .B2(n1705), 
        .ZN(n1611) );
  xr02d1 U3483 ( .A1(csrbank16_edge0_w), .A2(n1612), .Z(n1705) );
  xr02d1 U3484 ( .A1(n1612), .A2(gpioin3_gpioin3_in_pads_n_d), .Z(n1704) );
  inv0d0 U3485 ( .I(csrbank16_in_w), .ZN(n1612) );
  inv0d0 U3486 ( .I(csrbank16_mode0_w), .ZN(n689) );
  oan211d1 U3487 ( .C1(n3258), .C2(n1689), .B(n1706), .A(n694), .ZN(N4886) );
  nd03d0 U3488 ( .A1(n1707), .A2(n1606), .A3(n739), .ZN(n694) );
  aoi22d1 U3489 ( .A1(n1691), .A2(n1708), .B1(n1693), .B2(csrbank15_in_w), 
        .ZN(n1706) );
  oai221d1 U3490 ( .B1(n3257), .B2(n1683), .C1(n1694), .C2(n704), .A(n1709), 
        .ZN(n1708) );
  aoi22d1 U3491 ( .A1(n973), .A2(n1613), .B1(csrbank15_edge0_w), .B2(n801), 
        .ZN(n1709) );
  oai22d1 U3492 ( .A1(n1710), .A2(n704), .B1(csrbank15_mode0_w), .B2(n1711), 
        .ZN(n1613) );
  xr02d1 U3493 ( .A1(csrbank15_edge0_w), .A2(n1614), .Z(n1711) );
  xr02d1 U3494 ( .A1(n1614), .A2(gpioin2_gpioin2_in_pads_n_d), .Z(n1710) );
  inv0d0 U3495 ( .I(csrbank15_in_w), .ZN(n1614) );
  inv0d0 U3496 ( .I(csrbank15_mode0_w), .ZN(n704) );
  oan211d1 U3497 ( .C1(n3256), .C2(n1689), .B(n1712), .A(n709), .ZN(N4854) );
  nd03d0 U3498 ( .A1(n1707), .A2(n1222), .A3(n739), .ZN(n709) );
  aoi22d1 U3499 ( .A1(n1691), .A2(n1713), .B1(n1693), .B2(csrbank14_in_w), 
        .ZN(n1712) );
  oai221d1 U3500 ( .B1(n3255), .B2(n1683), .C1(n1694), .C2(n719), .A(n1714), 
        .ZN(n1713) );
  aoi22d1 U3501 ( .A1(n973), .A2(n1615), .B1(csrbank14_edge0_w), .B2(n801), 
        .ZN(n1714) );
  oai22d1 U3502 ( .A1(n1715), .A2(n719), .B1(csrbank14_mode0_w), .B2(n1716), 
        .ZN(n1615) );
  xr02d1 U3503 ( .A1(csrbank14_edge0_w), .A2(n1616), .Z(n1716) );
  xr02d1 U3504 ( .A1(n1616), .A2(gpioin1_gpioin1_in_pads_n_d), .Z(n1715) );
  inv0d0 U3505 ( .I(csrbank14_in_w), .ZN(n1616) );
  inv0d0 U3506 ( .I(csrbank14_mode0_w), .ZN(n719) );
  oan211d1 U3507 ( .C1(n3238), .C2(n1689), .B(n1717), .A(n724), .ZN(N4822) );
  nd02d0 U3508 ( .A1(n1718), .A2(n739), .ZN(n724) );
  aoi22d1 U3509 ( .A1(n1691), .A2(n1719), .B1(n1693), .B2(csrbank13_in_w), 
        .ZN(n1717) );
  oai221d1 U3510 ( .B1(n3237), .B2(n1683), .C1(n1694), .C2(n734), .A(n1720), 
        .ZN(n1719) );
  aoi22d1 U3511 ( .A1(n973), .A2(n1617), .B1(csrbank13_edge0_w), .B2(n801), 
        .ZN(n1720) );
  oai22d1 U3512 ( .A1(n1721), .A2(n734), .B1(csrbank13_mode0_w), .B2(n1722), 
        .ZN(n1617) );
  xr02d1 U3513 ( .A1(csrbank13_edge0_w), .A2(n1618), .Z(n1722) );
  xr02d1 U3514 ( .A1(n1618), .A2(gpioin0_gpioin0_in_pads_n_d), .Z(n1721) );
  inv0d0 U3515 ( .I(csrbank13_in_w), .ZN(n1618) );
  inv0d0 U3516 ( .I(csrbank13_mode0_w), .ZN(n734) );
  nr04d0 U3517 ( .A1(n1671), .A2(n912), .A3(n914), .A4(n59), .ZN(N4790) );
  inv0d0 U3518 ( .I(uart_enabled_o), .ZN(n59) );
  nr02d0 U3519 ( .A1(n1723), .A2(n1724), .ZN(N4779) );
  inv0d0 U3520 ( .I(uart_rx_fifo_fifo_out_payload_data[7]), .ZN(n1723) );
  nr02d0 U3521 ( .A1(n1725), .A2(n1724), .ZN(N4778) );
  inv0d0 U3522 ( .I(uart_rx_fifo_fifo_out_payload_data[6]), .ZN(n1725) );
  nr02d0 U3523 ( .A1(n1726), .A2(n1724), .ZN(N4777) );
  inv0d0 U3524 ( .I(uart_rx_fifo_fifo_out_payload_data[5]), .ZN(n1726) );
  nr02d0 U3525 ( .A1(n1727), .A2(n1724), .ZN(N4776) );
  inv0d0 U3526 ( .I(uart_rx_fifo_fifo_out_payload_data[4]), .ZN(n1727) );
  nr02d0 U3527 ( .A1(n1728), .A2(n1724), .ZN(N4775) );
  inv0d0 U3528 ( .I(uart_rx_fifo_fifo_out_payload_data[3]), .ZN(n1728) );
  nr02d0 U3529 ( .A1(n1729), .A2(n1724), .ZN(N4774) );
  inv0d0 U3530 ( .I(uart_rx_fifo_fifo_out_payload_data[2]), .ZN(n1729) );
  oai22d1 U3531 ( .A1(n1730), .A2(n1724), .B1(n1731), .B2(n755), .ZN(N4773) );
  aoim22d1 U3532 ( .A1(n1691), .A2(n1732), .B1(n1689), .B2(n3364), .Z(n1731)
         );
  oai22d1 U3533 ( .A1(n3365), .A2(n1683), .B1(n3366), .B2(n1733), .ZN(n1732)
         );
  inv0d0 U3534 ( .I(uart_rx_fifo_fifo_out_payload_data[1]), .ZN(n1730) );
  oai22d1 U3535 ( .A1(n1734), .A2(n1724), .B1(n1735), .B2(n755), .ZN(N4772) );
  aoim22d1 U3536 ( .A1(n1691), .A2(n1736), .B1(n1689), .B2(n3254), .Z(n1735)
         );
  oai211d1 U3537 ( .C1(n3367), .C2(n1683), .A(n1737), .B(n1738), .ZN(n1736) );
  aoi221d1 U3538 ( .B1(n973), .B2(n1494), .C1(n1622), .C2(n1201), .A(n1739), 
        .ZN(n1738) );
  nr04d0 U3539 ( .A1(n1740), .A2(n1413), .A3(n1493), .A4(n1741), .ZN(n1739) );
  inv0d0 U3540 ( .I(uart_rx_fifo_level0[4]), .ZN(n1493) );
  or04d0 U3541 ( .A1(uart_rx_fifo_level0[0]), .A2(uart_rx_fifo_level0[1]), 
        .A3(uart_rx_fifo_level0[2]), .A4(uart_rx_fifo_level0[3]), .Z(n1413) );
  inv0d0 U3542 ( .I(n1622), .ZN(n1494) );
  nr04d0 U3543 ( .A1(n1742), .A2(uart_tx_fifo_level0[0]), .A3(n1743), .A4(
        uart_tx_fifo_level0[1]), .ZN(n1622) );
  or02d0 U3544 ( .A1(uart_tx_fifo_level0[3]), .A2(uart_tx_fifo_level0[2]), .Z(
        n1743) );
  inv0d0 U3545 ( .I(uart_tx_fifo_level0[4]), .ZN(n1742) );
  aoi22d1 U3546 ( .A1(n945), .A2(n765), .B1(n3366), .B2(n801), .ZN(n1737) );
  inv0d0 U3547 ( .I(uart_phy_tx_sink_valid), .ZN(n765) );
  nd02d0 U3548 ( .A1(n1693), .A2(n742), .ZN(n1724) );
  inv0d0 U3549 ( .I(n755), .ZN(n742) );
  nd03d0 U3550 ( .A1(n1606), .A2(n912), .A3(n1707), .ZN(n755) );
  inv0d0 U3551 ( .I(uart_rx_fifo_fifo_out_payload_data[0]), .ZN(n1734) );
  oai222d1 U3552 ( .A1(n3440), .A2(n306), .B1(n3409), .B2(n318), .C1(n3377), 
        .C2(n150), .ZN(N4725) );
  oai222d1 U3553 ( .A1(n3441), .A2(n306), .B1(n3410), .B2(n318), .C1(n3378), 
        .C2(n150), .ZN(N4724) );
  oai222d1 U3554 ( .A1(n3442), .A2(n306), .B1(n3411), .B2(n318), .C1(n3379), 
        .C2(n150), .ZN(N4723) );
  oai222d1 U3555 ( .A1(n3443), .A2(n306), .B1(n3412), .B2(n318), .C1(n3380), 
        .C2(n150), .ZN(N4722) );
  oai222d1 U3556 ( .A1(n3444), .A2(n306), .B1(n3413), .B2(n318), .C1(n3381), 
        .C2(n150), .ZN(N4721) );
  oai222d1 U3557 ( .A1(n3445), .A2(n306), .B1(n3414), .B2(n318), .C1(n3382), 
        .C2(n150), .ZN(N4720) );
  oai222d1 U3558 ( .A1(n3446), .A2(n306), .B1(n3415), .B2(n318), .C1(n3383), 
        .C2(n150), .ZN(N4719) );
  oai222d1 U3559 ( .A1(n3447), .A2(n306), .B1(n3416), .B2(n318), .C1(n3384), 
        .C2(n150), .ZN(N4718) );
  oai222d1 U3560 ( .A1(n3448), .A2(n306), .B1(n3417), .B2(n318), .C1(n3385), 
        .C2(n150), .ZN(N4717) );
  oai222d1 U3561 ( .A1(n3449), .A2(n306), .B1(n3418), .B2(n318), .C1(n3386), 
        .C2(n150), .ZN(N4716) );
  oai222d1 U3562 ( .A1(n3450), .A2(n306), .B1(n3419), .B2(n318), .C1(n3387), 
        .C2(n150), .ZN(N4715) );
  oai222d1 U3563 ( .A1(n3451), .A2(n306), .B1(n3420), .B2(n318), .C1(n3388), 
        .C2(n150), .ZN(N4714) );
  oai222d1 U3564 ( .A1(n3452), .A2(n306), .B1(n3421), .B2(n318), .C1(n3389), 
        .C2(n150), .ZN(N4713) );
  oai222d1 U3565 ( .A1(n3453), .A2(n306), .B1(n3422), .B2(n318), .C1(n3390), 
        .C2(n150), .ZN(N4712) );
  oai222d1 U3566 ( .A1(n3454), .A2(n306), .B1(n3423), .B2(n318), .C1(n3391), 
        .C2(n150), .ZN(N4711) );
  oai222d1 U3567 ( .A1(n3455), .A2(n306), .B1(n3424), .B2(n311), .C1(n3392), 
        .C2(n150), .ZN(N4710) );
  oai222d1 U3568 ( .A1(n3456), .A2(n299), .B1(n3425), .B2(n311), .C1(n3393), 
        .C2(n143), .ZN(N4709) );
  oai222d1 U3569 ( .A1(n3457), .A2(n299), .B1(n3426), .B2(n311), .C1(n3394), 
        .C2(n143), .ZN(N4708) );
  oai222d1 U3570 ( .A1(n3458), .A2(n299), .B1(n3427), .B2(n311), .C1(n3395), 
        .C2(n143), .ZN(N4707) );
  oai222d1 U3571 ( .A1(n3459), .A2(n299), .B1(n3428), .B2(n311), .C1(n3396), 
        .C2(n143), .ZN(N4706) );
  oai222d1 U3572 ( .A1(n3460), .A2(n299), .B1(n3429), .B2(n311), .C1(n3397), 
        .C2(n143), .ZN(N4705) );
  oai222d1 U3573 ( .A1(n3461), .A2(n299), .B1(n3430), .B2(n311), .C1(n3398), 
        .C2(n143), .ZN(N4704) );
  oai222d1 U3574 ( .A1(n3462), .A2(n299), .B1(n3431), .B2(n311), .C1(n3399), 
        .C2(n143), .ZN(N4703) );
  oai222d1 U3575 ( .A1(n3463), .A2(n299), .B1(n3432), .B2(n311), .C1(n3400), 
        .C2(n143), .ZN(N4702) );
  oai222d1 U3576 ( .A1(n3464), .A2(n299), .B1(n3433), .B2(n311), .C1(n3401), 
        .C2(n143), .ZN(N4701) );
  oai222d1 U3577 ( .A1(n3465), .A2(n299), .B1(n3434), .B2(n311), .C1(n3402), 
        .C2(n143), .ZN(N4700) );
  oai222d1 U3578 ( .A1(n3466), .A2(n299), .B1(n3435), .B2(n311), .C1(n3403), 
        .C2(n143), .ZN(N4699) );
  oai222d1 U3579 ( .A1(n3467), .A2(n299), .B1(n3436), .B2(n311), .C1(n3404), 
        .C2(n143), .ZN(N4698) );
  oai222d1 U3580 ( .A1(n3468), .A2(n299), .B1(n3437), .B2(n311), .C1(n3405), 
        .C2(n143), .ZN(N4697) );
  oai222d1 U3581 ( .A1(n3469), .A2(n299), .B1(n3438), .B2(n311), .C1(n3406), 
        .C2(n143), .ZN(N4696) );
  oai222d1 U3582 ( .A1(n3470), .A2(n299), .B1(n3439), .B2(n311), .C1(n3407), 
        .C2(n143), .ZN(N4695) );
  oai221d1 U3583 ( .B1(n1745), .B2(n1668), .C1(n3242), .C2(n318), .A(n1746), 
        .ZN(N4694) );
  inv0d0 U3584 ( .I(n1747), .ZN(n1746) );
  oai22d1 U3585 ( .A1(n299), .A2(n3471), .B1(n143), .B2(n3408), .ZN(n1747) );
  nd02d0 U3586 ( .A1(n1748), .A2(n1620), .ZN(n1744) );
  nd02d0 U3587 ( .A1(n1748), .A2(n1365), .ZN(n834) );
  nd02d0 U3588 ( .A1(n1748), .A2(n1201), .ZN(n830) );
  inv0d0 U3589 ( .I(n1668), .ZN(n1748) );
  nd02d0 U3590 ( .A1(n1669), .A2(n1691), .ZN(n1668) );
  an03d0 U3591 ( .A1(n1222), .A2(n912), .A3(n1707), .Z(n1669) );
  nr03d0 U3592 ( .A1(n1749), .A2(n1750), .A3(n1751), .ZN(n1707) );
  aoi221d1 U3593 ( .B1(n973), .B2(csrbank10_update_value0_w), .C1(
        csrbank10_en0_w), .C2(n801), .A(n1752), .ZN(n1745) );
  oai322d1 U3594 ( .C1(n1753), .C2(n1740), .C3(n1741), .A1(n1754), .A2(n1667), 
        .B1(n3312), .B2(n1755), .ZN(n1752) );
  nd02d0 U3595 ( .A1(n1756), .A2(n1757), .ZN(n1667) );
  nr04d0 U3596 ( .A1(n1758), .A2(n1759), .A3(n1760), .A4(n1761), .ZN(n1757) );
  nd04d0 U3597 ( .A1(n3313), .A2(n3091), .A3(n3087), .A4(n3083), .ZN(n1761) );
  nd04d0 U3598 ( .A1(n3079), .A2(n3075), .A3(n3140), .A4(n3308), .ZN(n1760) );
  nd04d0 U3599 ( .A1(n3309), .A2(n3182), .A3(n3187), .A4(n3194), .ZN(n1759) );
  nd04d0 U3600 ( .A1(n3208), .A2(n3240), .A3(n3147), .A4(n3153), .ZN(n1758) );
  nr04d0 U3601 ( .A1(n1762), .A2(n1763), .A3(n1764), .A4(n1765), .ZN(n1756) );
  nd04d0 U3602 ( .A1(n3239), .A2(n3200), .A3(n3159), .A4(n3165), .ZN(n1765) );
  nd04d0 U3603 ( .A1(n3171), .A2(n3177), .A3(n3241), .A4(n3123), .ZN(n1764) );
  nd04d0 U3604 ( .A1(n3119), .A2(n3115), .A3(n3111), .A4(n3216), .ZN(n1763) );
  nd04d0 U3605 ( .A1(n3107), .A2(n3103), .A3(n3099), .A4(n3095), .ZN(n1762) );
  inv0d0 U3606 ( .I(mgmtsoc_zero2), .ZN(n1753) );
  nr02d0 U3607 ( .A1(n1766), .A2(n895), .ZN(N4601) );
  inv0d0 U3608 ( .I(csrbank9_cs0_w[16]), .ZN(n895) );
  oai222d1 U3609 ( .A1(n3478), .A2(n1766), .B1(n3307), .B2(n1767), .C1(n3233), 
        .C2(n1768), .ZN(N4600) );
  oai222d1 U3610 ( .A1(n3479), .A2(n1766), .B1(n3175), .B2(n1767), .C1(n3176), 
        .C2(n1768), .ZN(N4599) );
  oai222d1 U3611 ( .A1(n3480), .A2(n1766), .B1(n3169), .B2(n1767), .C1(n3170), 
        .C2(n1768), .ZN(N4598) );
  oai222d1 U3612 ( .A1(n3481), .A2(n1766), .B1(n3163), .B2(n1767), .C1(n3164), 
        .C2(n1768), .ZN(N4597) );
  oai222d1 U3613 ( .A1(n3482), .A2(n1766), .B1(n3157), .B2(n1767), .C1(n3158), 
        .C2(n1768), .ZN(N4596) );
  oai222d1 U3614 ( .A1(n3483), .A2(n1766), .B1(n3198), .B2(n1767), .C1(n3199), 
        .C2(n1768), .ZN(N4595) );
  oai222d1 U3615 ( .A1(n3484), .A2(n1766), .B1(n3151), .B2(n1767), .C1(n3152), 
        .C2(n1768), .ZN(N4594) );
  oai222d1 U3616 ( .A1(n3485), .A2(n1766), .B1(n3145), .B2(n1767), .C1(n3146), 
        .C2(n1768), .ZN(N4593) );
  inv0d0 U3617 ( .I(n899), .ZN(n1766) );
  oai211d1 U3618 ( .C1(n3486), .C2(n1767), .A(n1769), .B(n1770), .ZN(N4592) );
  aoi22d1 U3619 ( .A1(csrbank9_cs0_w[7]), .A2(n899), .B1(
        spi_master_clk_divider0[7]), .B2(n890), .ZN(n1770) );
  aoi22d1 U3620 ( .A1(n1771), .A2(n1772), .B1(n1773), .B2(n1774), .ZN(n1769)
         );
  inv0d0 U3621 ( .I(n3306), .ZN(n1774) );
  inv0d0 U3622 ( .I(n3236), .ZN(n1772) );
  oai211d1 U3623 ( .C1(n3487), .C2(n1767), .A(n1775), .B(n1776), .ZN(N4591) );
  aoi22d1 U3624 ( .A1(csrbank9_cs0_w[6]), .A2(n899), .B1(n890), .B2(
        spi_master_clk_divider0[6]), .ZN(n1776) );
  inv0d0 U3625 ( .I(n3207), .ZN(spi_master_clk_divider0[6]) );
  aoi22d1 U3626 ( .A1(n1771), .A2(n1777), .B1(n1773), .B2(n1778), .ZN(n1775)
         );
  inv0d0 U3627 ( .I(n3206), .ZN(n1778) );
  inv0d0 U3628 ( .I(n3133), .ZN(n1777) );
  oai211d1 U3629 ( .C1(n3488), .C2(n1767), .A(n1779), .B(n1780), .ZN(N4590) );
  aoi22d1 U3630 ( .A1(csrbank9_cs0_w[5]), .A2(n899), .B1(n890), .B2(
        spi_master_clk_divider0[5]), .ZN(n1780) );
  inv0d0 U3631 ( .I(n3193), .ZN(spi_master_clk_divider0[5]) );
  aoi22d1 U3632 ( .A1(n1771), .A2(n1781), .B1(n1773), .B2(n1782), .ZN(n1779)
         );
  inv0d0 U3633 ( .I(n3205), .ZN(n1782) );
  inv0d0 U3634 ( .I(n3192), .ZN(n1781) );
  oai211d1 U3635 ( .C1(n3489), .C2(n1767), .A(n1783), .B(n1784), .ZN(N4589) );
  aoi22d1 U3636 ( .A1(csrbank9_cs0_w[4]), .A2(n899), .B1(
        spi_master_clk_divider0[4]), .B2(n890), .ZN(n1784) );
  aoi22d1 U3637 ( .A1(n1771), .A2(n1785), .B1(n1773), .B2(n1786), .ZN(n1783)
         );
  inv0d0 U3638 ( .I(n3204), .ZN(n1786) );
  inv0d0 U3639 ( .I(n3186), .ZN(n1785) );
  oai211d1 U3640 ( .C1(n3490), .C2(n1767), .A(n1787), .B(n1788), .ZN(N4588) );
  aoi22d1 U3641 ( .A1(csrbank9_cs0_w[3]), .A2(n899), .B1(
        spi_master_clk_divider0[3]), .B2(n890), .ZN(n1788) );
  aoi22d1 U3642 ( .A1(n1771), .A2(n1789), .B1(n1773), .B2(n1790), .ZN(n1787)
         );
  inv0d0 U3643 ( .I(n3203), .ZN(n1790) );
  inv0d0 U3644 ( .I(n3181), .ZN(n1789) );
  oai211d1 U3645 ( .C1(n3491), .C2(n1767), .A(n1791), .B(n1792), .ZN(N4587) );
  aoi22d1 U3646 ( .A1(csrbank9_cs0_w[2]), .A2(n899), .B1(n890), .B2(
        spi_master_clk_divider0[2]), .ZN(n1792) );
  inv0d0 U3647 ( .I(n3139), .ZN(spi_master_clk_divider0[2]) );
  aoi22d1 U3648 ( .A1(n1771), .A2(n1793), .B1(n1773), .B2(n1794), .ZN(n1791)
         );
  inv0d0 U3649 ( .I(n3202), .ZN(n1794) );
  inv0d0 U3650 ( .I(n3138), .ZN(n1793) );
  oai211d1 U3651 ( .C1(n3492), .C2(n1767), .A(n1795), .B(n1796), .ZN(N4586) );
  aoi22d1 U3652 ( .A1(csrbank9_cs0_w[1]), .A2(n899), .B1(
        spi_master_clk_divider0[1]), .B2(n890), .ZN(n1796) );
  aoi22d1 U3653 ( .A1(n1771), .A2(n1797), .B1(n1773), .B2(n1798), .ZN(n1795)
         );
  inv0d0 U3654 ( .I(n3135), .ZN(n1798) );
  inv0d0 U3655 ( .I(n3215), .ZN(n1797) );
  oai211d1 U3656 ( .C1(n3232), .C2(n1768), .A(n1799), .B(n1800), .ZN(N4585) );
  aoi221d1 U3657 ( .B1(n1773), .B2(n1801), .C1(n1771), .C2(n1802), .A(n1803), 
        .ZN(n1800) );
  oan211d1 U3658 ( .C1(n622), .C2(n1754), .B(n1804), .A(n1805), .ZN(n1803) );
  nd03d0 U3659 ( .A1(n1201), .A2(n876), .A3(n861), .ZN(n1804) );
  nr02d0 U3660 ( .A1(spimaster_state[0]), .A2(spimaster_state[1]), .ZN(n861)
         );
  nd12d0 U3661 ( .A1(n3234), .A2(spi_master_control_re), .ZN(n876) );
  inv0d0 U3662 ( .I(spi_master_loopback), .ZN(n622) );
  inv0d0 U3663 ( .I(n3235), .ZN(n1802) );
  nr02d0 U3664 ( .A1(n1805), .A2(n1806), .ZN(n1771) );
  inv0d0 U3665 ( .I(n3134), .ZN(n1801) );
  nr02d0 U3666 ( .A1(n1733), .A2(n1805), .ZN(n1773) );
  aoim22d1 U3667 ( .A1(csrbank9_cs0_w[0]), .A2(n899), .B1(n1767), .B2(n3234), 
        .Z(n1799) );
  nr02d0 U3669 ( .A1(n1805), .A2(n1683), .ZN(n899) );
  inv0d0 U3670 ( .I(n890), .ZN(n1768) );
  nr02d0 U3671 ( .A1(n1805), .A2(n1755), .ZN(n890) );
  inv0d0 U3672 ( .I(n945), .ZN(n1755) );
  inv0d0 U3673 ( .I(n1807), .ZN(n1805) );
  nr02d0 U3674 ( .A1(n908), .A2(n1621), .ZN(n1807) );
  nd02d0 U3675 ( .A1(n1718), .A2(n912), .ZN(n908) );
  nr03d0 U3676 ( .A1(n1751), .A2(n1750), .A3(n1808), .ZN(n1718) );
  inv0d0 U3677 ( .I(n1700), .ZN(n1751) );
  nr04d0 U3678 ( .A1(n739), .A2(n1671), .A3(n914), .A4(n910), .ZN(N4516) );
  inv0d0 U3679 ( .I(spi_enabled), .ZN(n910) );
  nd03d0 U3680 ( .A1(n1700), .A2(n1701), .A3(n1699), .ZN(n914) );
  inv0d0 U3681 ( .I(n1750), .ZN(n1701) );
  nr03d0 U3682 ( .A1(n917), .A2(n3224), .A3(n1671), .ZN(N4505) );
  nd03d0 U3683 ( .A1(n1221), .A2(n1606), .A3(n1809), .ZN(n917) );
  aoi31d1 U3684 ( .B1(n1810), .B2(n1811), .B3(n1812), .A(n234), .ZN(N4494) );
  an03d0 U3685 ( .A1(n1813), .A2(n1814), .A3(n1815), .Z(n1812) );
  aoi221d1 U3686 ( .B1(n920), .B2(la_output[127]), .C1(n249), .C2(
        la_output[95]), .A(n1816), .ZN(n1815) );
  oai22d1 U3687 ( .A1(n3069), .A2(n297), .B1(n3068), .B2(n237), .ZN(n1816) );
  aoi22d1 U3688 ( .A1(csrbank6_in1_w[31]), .A2(n222), .B1(csrbank6_in0_w[31]), 
        .B2(n186), .ZN(n1814) );
  aoi22d1 U3689 ( .A1(csrbank6_in3_w[31]), .A2(n1819), .B1(csrbank6_in2_w[31]), 
        .B2(n177), .ZN(n1813) );
  aoi221d1 U3690 ( .B1(n90), .B2(n1822), .C1(n330), .C2(n1823), .A(n1824), 
        .ZN(n1811) );
  oai22d1 U3691 ( .A1(la_oenb[63]), .A2(n129), .B1(la_oenb[31]), .B2(n105), 
        .ZN(n1824) );
  inv0d0 U3692 ( .I(la_oenb[95]), .ZN(n1823) );
  inv0d0 U3693 ( .I(la_oenb[127]), .ZN(n1822) );
  aoi221d1 U3694 ( .B1(n1827), .B2(n1828), .C1(n114), .C2(n1830), .A(n1831), 
        .ZN(n1810) );
  oai22d1 U3695 ( .A1(la_iena[63]), .A2(n1832), .B1(la_iena[31]), .B2(n1833), 
        .ZN(n1831) );
  inv0d0 U3696 ( .I(la_iena[95]), .ZN(n1830) );
  inv0d0 U3697 ( .I(la_iena[127]), .ZN(n1828) );
  aoi31d1 U3698 ( .B1(n1834), .B2(n1835), .B3(n1836), .A(n234), .ZN(N4493) );
  an03d0 U3699 ( .A1(n1837), .A2(n1838), .A3(n1839), .Z(n1836) );
  aoi221d1 U3700 ( .B1(n920), .B2(la_output[126]), .C1(n249), .C2(
        la_output[94]), .A(n1840), .ZN(n1839) );
  oai22d1 U3701 ( .A1(n3071), .A2(n297), .B1(n3070), .B2(n237), .ZN(n1840) );
  aoi22d1 U3702 ( .A1(csrbank6_in1_w[30]), .A2(n222), .B1(csrbank6_in0_w[30]), 
        .B2(n186), .ZN(n1838) );
  aoi22d1 U3703 ( .A1(csrbank6_in3_w[30]), .A2(n1819), .B1(csrbank6_in2_w[30]), 
        .B2(n177), .ZN(n1837) );
  aoi221d1 U3704 ( .B1(n90), .B2(n1841), .C1(n330), .C2(n1842), .A(n1843), 
        .ZN(n1835) );
  oai22d1 U3705 ( .A1(la_oenb[62]), .A2(n129), .B1(la_oenb[30]), .B2(n105), 
        .ZN(n1843) );
  inv0d0 U3706 ( .I(la_oenb[94]), .ZN(n1842) );
  inv0d0 U3707 ( .I(la_oenb[126]), .ZN(n1841) );
  aoi221d1 U3708 ( .B1(n1827), .B2(n1844), .C1(n114), .C2(n1845), .A(n1846), 
        .ZN(n1834) );
  oai22d1 U3709 ( .A1(la_iena[62]), .A2(n1832), .B1(la_iena[30]), .B2(n1833), 
        .ZN(n1846) );
  inv0d0 U3710 ( .I(la_iena[94]), .ZN(n1845) );
  inv0d0 U3711 ( .I(la_iena[126]), .ZN(n1844) );
  aoi31d1 U3712 ( .B1(n1847), .B2(n1848), .B3(n1849), .A(n234), .ZN(N4492) );
  an03d0 U3713 ( .A1(n1850), .A2(n1851), .A3(n1852), .Z(n1849) );
  aoi221d1 U3714 ( .B1(n920), .B2(la_output[125]), .C1(n249), .C2(
        la_output[93]), .A(n1853), .ZN(n1852) );
  oai22d1 U3715 ( .A1(n3074), .A2(n297), .B1(n3073), .B2(n237), .ZN(n1853) );
  aoi22d1 U3716 ( .A1(csrbank6_in1_w[29]), .A2(n222), .B1(csrbank6_in0_w[29]), 
        .B2(n186), .ZN(n1851) );
  aoi22d1 U3717 ( .A1(csrbank6_in3_w[29]), .A2(n1819), .B1(csrbank6_in2_w[29]), 
        .B2(n177), .ZN(n1850) );
  aoi221d1 U3718 ( .B1(n90), .B2(n1854), .C1(n330), .C2(n1855), .A(n1856), 
        .ZN(n1848) );
  oai22d1 U3719 ( .A1(la_oenb[61]), .A2(n129), .B1(la_oenb[29]), .B2(n105), 
        .ZN(n1856) );
  inv0d0 U3720 ( .I(la_oenb[93]), .ZN(n1855) );
  inv0d0 U3721 ( .I(la_oenb[125]), .ZN(n1854) );
  aoi221d1 U3722 ( .B1(n1827), .B2(n1857), .C1(n114), .C2(n1858), .A(n1859), 
        .ZN(n1847) );
  oai22d1 U3723 ( .A1(la_iena[61]), .A2(n1832), .B1(la_iena[29]), .B2(n1833), 
        .ZN(n1859) );
  inv0d0 U3724 ( .I(la_iena[93]), .ZN(n1858) );
  inv0d0 U3725 ( .I(la_iena[125]), .ZN(n1857) );
  aoi31d1 U3726 ( .B1(n1860), .B2(n1861), .B3(n1862), .A(n234), .ZN(N4491) );
  an03d0 U3727 ( .A1(n1863), .A2(n1864), .A3(n1865), .Z(n1862) );
  aoi221d1 U3728 ( .B1(n920), .B2(la_output[124]), .C1(n249), .C2(
        la_output[92]), .A(n1866), .ZN(n1865) );
  oai22d1 U3729 ( .A1(n3078), .A2(n297), .B1(n3077), .B2(n237), .ZN(n1866) );
  aoi22d1 U3730 ( .A1(csrbank6_in1_w[28]), .A2(n222), .B1(csrbank6_in0_w[28]), 
        .B2(n186), .ZN(n1864) );
  aoi22d1 U3731 ( .A1(csrbank6_in3_w[28]), .A2(n1819), .B1(csrbank6_in2_w[28]), 
        .B2(n177), .ZN(n1863) );
  aoi221d1 U3732 ( .B1(n90), .B2(n1867), .C1(n330), .C2(n1868), .A(n1869), 
        .ZN(n1861) );
  oai22d1 U3733 ( .A1(la_oenb[60]), .A2(n129), .B1(la_oenb[28]), .B2(n105), 
        .ZN(n1869) );
  inv0d0 U3734 ( .I(la_oenb[92]), .ZN(n1868) );
  inv0d0 U3735 ( .I(la_oenb[124]), .ZN(n1867) );
  aoi221d1 U3736 ( .B1(n1827), .B2(n1870), .C1(n114), .C2(n1871), .A(n1872), 
        .ZN(n1860) );
  oai22d1 U3737 ( .A1(la_iena[60]), .A2(n1832), .B1(la_iena[28]), .B2(n1833), 
        .ZN(n1872) );
  inv0d0 U3738 ( .I(la_iena[92]), .ZN(n1871) );
  inv0d0 U3739 ( .I(la_iena[124]), .ZN(n1870) );
  aoi31d1 U3740 ( .B1(n1873), .B2(n1874), .B3(n1875), .A(n234), .ZN(N4490) );
  an03d0 U3741 ( .A1(n1876), .A2(n1877), .A3(n1878), .Z(n1875) );
  aoi221d1 U3742 ( .B1(n920), .B2(la_output[123]), .C1(n249), .C2(
        la_output[91]), .A(n1879), .ZN(n1878) );
  oai22d1 U3743 ( .A1(n3082), .A2(n297), .B1(n3081), .B2(n237), .ZN(n1879) );
  aoi22d1 U3744 ( .A1(csrbank6_in1_w[27]), .A2(n222), .B1(csrbank6_in0_w[27]), 
        .B2(n186), .ZN(n1877) );
  aoi22d1 U3745 ( .A1(csrbank6_in3_w[27]), .A2(n1819), .B1(csrbank6_in2_w[27]), 
        .B2(n177), .ZN(n1876) );
  aoi221d1 U3746 ( .B1(n90), .B2(n1880), .C1(n330), .C2(n1881), .A(n1882), 
        .ZN(n1874) );
  oai22d1 U3747 ( .A1(la_oenb[59]), .A2(n129), .B1(la_oenb[27]), .B2(n105), 
        .ZN(n1882) );
  inv0d0 U3748 ( .I(la_oenb[91]), .ZN(n1881) );
  inv0d0 U3749 ( .I(la_oenb[123]), .ZN(n1880) );
  aoi221d1 U3750 ( .B1(n1827), .B2(n1883), .C1(n114), .C2(n1884), .A(n1885), 
        .ZN(n1873) );
  oai22d1 U3751 ( .A1(la_iena[59]), .A2(n1832), .B1(la_iena[27]), .B2(n1833), 
        .ZN(n1885) );
  inv0d0 U3752 ( .I(la_iena[91]), .ZN(n1884) );
  inv0d0 U3753 ( .I(la_iena[123]), .ZN(n1883) );
  aoi31d1 U3754 ( .B1(n1886), .B2(n1887), .B3(n1888), .A(n234), .ZN(N4489) );
  an03d0 U3755 ( .A1(n1889), .A2(n1890), .A3(n1891), .Z(n1888) );
  aoi221d1 U3756 ( .B1(n920), .B2(la_output[122]), .C1(n249), .C2(
        la_output[90]), .A(n1892), .ZN(n1891) );
  oai22d1 U3757 ( .A1(n3086), .A2(n297), .B1(n3085), .B2(n237), .ZN(n1892) );
  aoi22d1 U3758 ( .A1(csrbank6_in1_w[26]), .A2(n222), .B1(csrbank6_in0_w[26]), 
        .B2(n186), .ZN(n1890) );
  aoi22d1 U3759 ( .A1(csrbank6_in3_w[26]), .A2(n1819), .B1(csrbank6_in2_w[26]), 
        .B2(n177), .ZN(n1889) );
  aoi221d1 U3760 ( .B1(n90), .B2(n1893), .C1(n330), .C2(n1894), .A(n1895), 
        .ZN(n1887) );
  oai22d1 U3761 ( .A1(la_oenb[58]), .A2(n129), .B1(la_oenb[26]), .B2(n105), 
        .ZN(n1895) );
  inv0d0 U3762 ( .I(la_oenb[90]), .ZN(n1894) );
  inv0d0 U3763 ( .I(la_oenb[122]), .ZN(n1893) );
  aoi221d1 U3764 ( .B1(n1827), .B2(n1896), .C1(n114), .C2(n1897), .A(n1898), 
        .ZN(n1886) );
  oai22d1 U3765 ( .A1(la_iena[58]), .A2(n1832), .B1(la_iena[26]), .B2(n1833), 
        .ZN(n1898) );
  inv0d0 U3766 ( .I(la_iena[90]), .ZN(n1897) );
  inv0d0 U3767 ( .I(la_iena[122]), .ZN(n1896) );
  aoi31d1 U3768 ( .B1(n1899), .B2(n1900), .B3(n1901), .A(n234), .ZN(N4488) );
  an03d0 U3769 ( .A1(n1902), .A2(n1903), .A3(n1904), .Z(n1901) );
  aoi221d1 U3770 ( .B1(n920), .B2(la_output[121]), .C1(n249), .C2(
        la_output[89]), .A(n1905), .ZN(n1904) );
  oai22d1 U3771 ( .A1(n3090), .A2(n297), .B1(n3089), .B2(n237), .ZN(n1905) );
  aoi22d1 U3772 ( .A1(csrbank6_in1_w[25]), .A2(n222), .B1(csrbank6_in0_w[25]), 
        .B2(n186), .ZN(n1903) );
  aoi22d1 U3773 ( .A1(csrbank6_in3_w[25]), .A2(n1819), .B1(csrbank6_in2_w[25]), 
        .B2(n177), .ZN(n1902) );
  aoi221d1 U3774 ( .B1(n90), .B2(n1906), .C1(n330), .C2(n1907), .A(n1908), 
        .ZN(n1900) );
  oai22d1 U3775 ( .A1(la_oenb[57]), .A2(n129), .B1(la_oenb[25]), .B2(n105), 
        .ZN(n1908) );
  inv0d0 U3776 ( .I(la_oenb[89]), .ZN(n1907) );
  inv0d0 U3777 ( .I(la_oenb[121]), .ZN(n1906) );
  aoi221d1 U3778 ( .B1(n1827), .B2(n1909), .C1(n114), .C2(n1910), .A(n1911), 
        .ZN(n1899) );
  oai22d1 U3779 ( .A1(la_iena[57]), .A2(n1832), .B1(la_iena[25]), .B2(n1833), 
        .ZN(n1911) );
  inv0d0 U3780 ( .I(la_iena[89]), .ZN(n1910) );
  inv0d0 U3781 ( .I(la_iena[121]), .ZN(n1909) );
  aoi31d1 U3782 ( .B1(n1912), .B2(n1913), .B3(n1914), .A(n234), .ZN(N4487) );
  an03d0 U3783 ( .A1(n1915), .A2(n1916), .A3(n1917), .Z(n1914) );
  aoi221d1 U3784 ( .B1(n920), .B2(la_output[120]), .C1(n249), .C2(
        la_output[88]), .A(n1918), .ZN(n1917) );
  oai22d1 U3785 ( .A1(n3067), .A2(n297), .B1(n3066), .B2(n237), .ZN(n1918) );
  aoi22d1 U3786 ( .A1(csrbank6_in1_w[24]), .A2(n222), .B1(csrbank6_in0_w[24]), 
        .B2(n186), .ZN(n1916) );
  aoi22d1 U3787 ( .A1(csrbank6_in3_w[24]), .A2(n1819), .B1(csrbank6_in2_w[24]), 
        .B2(n177), .ZN(n1915) );
  aoi221d1 U3788 ( .B1(n90), .B2(n1919), .C1(n330), .C2(n1920), .A(n1921), 
        .ZN(n1913) );
  oai22d1 U3789 ( .A1(la_oenb[56]), .A2(n129), .B1(la_oenb[24]), .B2(n105), 
        .ZN(n1921) );
  inv0d0 U3790 ( .I(la_oenb[88]), .ZN(n1920) );
  inv0d0 U3791 ( .I(la_oenb[120]), .ZN(n1919) );
  aoi221d1 U3792 ( .B1(n1827), .B2(n1922), .C1(n114), .C2(n1923), .A(n1924), 
        .ZN(n1912) );
  oai22d1 U3793 ( .A1(la_iena[56]), .A2(n1832), .B1(la_iena[24]), .B2(n1833), 
        .ZN(n1924) );
  inv0d0 U3794 ( .I(la_iena[88]), .ZN(n1923) );
  inv0d0 U3795 ( .I(la_iena[120]), .ZN(n1922) );
  aoi31d1 U3796 ( .B1(n1925), .B2(n1926), .B3(n1927), .A(n234), .ZN(N4486) );
  an03d0 U3797 ( .A1(n1928), .A2(n1929), .A3(n1930), .Z(n1927) );
  aoi221d1 U3798 ( .B1(n920), .B2(la_output[119]), .C1(n249), .C2(
        la_output[87]), .A(n1931), .ZN(n1930) );
  oai22d1 U3799 ( .A1(n3094), .A2(n297), .B1(n3093), .B2(n237), .ZN(n1931) );
  aoi22d1 U3800 ( .A1(csrbank6_in1_w[23]), .A2(n222), .B1(csrbank6_in0_w[23]), 
        .B2(n186), .ZN(n1929) );
  aoi22d1 U3801 ( .A1(csrbank6_in3_w[23]), .A2(n1819), .B1(csrbank6_in2_w[23]), 
        .B2(n177), .ZN(n1928) );
  aoi221d1 U3802 ( .B1(n90), .B2(n1932), .C1(n330), .C2(n1933), .A(n1934), 
        .ZN(n1926) );
  oai22d1 U3803 ( .A1(la_oenb[55]), .A2(n129), .B1(la_oenb[23]), .B2(n105), 
        .ZN(n1934) );
  inv0d0 U3804 ( .I(la_oenb[87]), .ZN(n1933) );
  inv0d0 U3805 ( .I(la_oenb[119]), .ZN(n1932) );
  aoi221d1 U3806 ( .B1(n1827), .B2(n1935), .C1(n114), .C2(n1936), .A(n1937), 
        .ZN(n1925) );
  oai22d1 U3807 ( .A1(la_iena[55]), .A2(n1832), .B1(la_iena[23]), .B2(n1833), 
        .ZN(n1937) );
  inv0d0 U3808 ( .I(la_iena[87]), .ZN(n1936) );
  inv0d0 U3809 ( .I(la_iena[119]), .ZN(n1935) );
  aoi31d1 U3810 ( .B1(n1938), .B2(n1939), .B3(n1940), .A(n234), .ZN(N4485) );
  an03d0 U3811 ( .A1(n1941), .A2(n1942), .A3(n1943), .Z(n1940) );
  aoi221d1 U3812 ( .B1(n920), .B2(la_output[118]), .C1(n249), .C2(
        la_output[86]), .A(n1944), .ZN(n1943) );
  oai22d1 U3813 ( .A1(n3098), .A2(n297), .B1(n3097), .B2(n237), .ZN(n1944) );
  aoi22d1 U3814 ( .A1(csrbank6_in1_w[22]), .A2(n222), .B1(csrbank6_in0_w[22]), 
        .B2(n186), .ZN(n1942) );
  aoi22d1 U3815 ( .A1(csrbank6_in3_w[22]), .A2(n1819), .B1(csrbank6_in2_w[22]), 
        .B2(n177), .ZN(n1941) );
  aoi221d1 U3816 ( .B1(n90), .B2(n1945), .C1(n330), .C2(n1946), .A(n1947), 
        .ZN(n1939) );
  oai22d1 U3817 ( .A1(la_oenb[54]), .A2(n129), .B1(la_oenb[22]), .B2(n105), 
        .ZN(n1947) );
  inv0d0 U3818 ( .I(la_oenb[86]), .ZN(n1946) );
  inv0d0 U3819 ( .I(la_oenb[118]), .ZN(n1945) );
  aoi221d1 U3820 ( .B1(n1827), .B2(n1948), .C1(n114), .C2(n1949), .A(n1950), 
        .ZN(n1938) );
  oai22d1 U3821 ( .A1(la_iena[54]), .A2(n1832), .B1(la_iena[22]), .B2(n1833), 
        .ZN(n1950) );
  inv0d0 U3822 ( .I(la_iena[86]), .ZN(n1949) );
  inv0d0 U3823 ( .I(la_iena[118]), .ZN(n1948) );
  aoi31d1 U3824 ( .B1(n1951), .B2(n1952), .B3(n1953), .A(n234), .ZN(N4484) );
  an03d0 U3825 ( .A1(n1954), .A2(n1955), .A3(n1956), .Z(n1953) );
  aoi221d1 U3826 ( .B1(n920), .B2(la_output[117]), .C1(n249), .C2(
        la_output[85]), .A(n1957), .ZN(n1956) );
  oai22d1 U3827 ( .A1(n3102), .A2(n297), .B1(n3101), .B2(n237), .ZN(n1957) );
  aoi22d1 U3828 ( .A1(csrbank6_in1_w[21]), .A2(n222), .B1(csrbank6_in0_w[21]), 
        .B2(n186), .ZN(n1955) );
  aoi22d1 U3829 ( .A1(csrbank6_in3_w[21]), .A2(n1819), .B1(csrbank6_in2_w[21]), 
        .B2(n177), .ZN(n1954) );
  aoi221d1 U3830 ( .B1(n90), .B2(n1958), .C1(n330), .C2(n1959), .A(n1960), 
        .ZN(n1952) );
  oai22d1 U3831 ( .A1(la_oenb[53]), .A2(n129), .B1(la_oenb[21]), .B2(n105), 
        .ZN(n1960) );
  inv0d0 U3832 ( .I(la_oenb[85]), .ZN(n1959) );
  inv0d0 U3833 ( .I(la_oenb[117]), .ZN(n1958) );
  aoi221d1 U3834 ( .B1(n1827), .B2(n1961), .C1(n114), .C2(n1962), .A(n1963), 
        .ZN(n1951) );
  oai22d1 U3835 ( .A1(la_iena[53]), .A2(n1832), .B1(la_iena[21]), .B2(n1833), 
        .ZN(n1963) );
  inv0d0 U3836 ( .I(la_iena[85]), .ZN(n1962) );
  inv0d0 U3837 ( .I(la_iena[117]), .ZN(n1961) );
  aoi31d1 U3838 ( .B1(n1964), .B2(n1965), .B3(n1966), .A(n234), .ZN(N4483) );
  an03d0 U3839 ( .A1(n1967), .A2(n1968), .A3(n1969), .Z(n1966) );
  aoi221d1 U3840 ( .B1(n920), .B2(la_output[116]), .C1(n249), .C2(
        la_output[84]), .A(n1970), .ZN(n1969) );
  oai22d1 U3841 ( .A1(n3106), .A2(n297), .B1(n3105), .B2(n237), .ZN(n1970) );
  aoi22d1 U3842 ( .A1(csrbank6_in1_w[20]), .A2(n222), .B1(csrbank6_in0_w[20]), 
        .B2(n186), .ZN(n1968) );
  aoi22d1 U3843 ( .A1(csrbank6_in3_w[20]), .A2(n1819), .B1(csrbank6_in2_w[20]), 
        .B2(n177), .ZN(n1967) );
  aoi221d1 U3844 ( .B1(n90), .B2(n1971), .C1(n330), .C2(n1972), .A(n1973), 
        .ZN(n1965) );
  oai22d1 U3845 ( .A1(la_oenb[52]), .A2(n129), .B1(la_oenb[20]), .B2(n105), 
        .ZN(n1973) );
  inv0d0 U3846 ( .I(la_oenb[84]), .ZN(n1972) );
  inv0d0 U3847 ( .I(la_oenb[116]), .ZN(n1971) );
  aoi221d1 U3848 ( .B1(n1827), .B2(n1974), .C1(n114), .C2(n1975), .A(n1976), 
        .ZN(n1964) );
  oai22d1 U3849 ( .A1(la_iena[52]), .A2(n1832), .B1(la_iena[20]), .B2(n1833), 
        .ZN(n1976) );
  inv0d0 U3850 ( .I(la_iena[84]), .ZN(n1975) );
  inv0d0 U3851 ( .I(la_iena[116]), .ZN(n1974) );
  aoi31d1 U3852 ( .B1(n1977), .B2(n1978), .B3(n1979), .A(n234), .ZN(N4482) );
  an03d0 U3853 ( .A1(n1980), .A2(n1981), .A3(n1982), .Z(n1979) );
  aoi221d1 U3854 ( .B1(n920), .B2(la_output[115]), .C1(n249), .C2(
        la_output[83]), .A(n1983), .ZN(n1982) );
  oai22d1 U3855 ( .A1(n3110), .A2(n297), .B1(n3109), .B2(n237), .ZN(n1983) );
  aoi22d1 U3856 ( .A1(csrbank6_in1_w[19]), .A2(n222), .B1(csrbank6_in0_w[19]), 
        .B2(n186), .ZN(n1981) );
  aoi22d1 U3857 ( .A1(csrbank6_in3_w[19]), .A2(n1819), .B1(csrbank6_in2_w[19]), 
        .B2(n177), .ZN(n1980) );
  aoi221d1 U3858 ( .B1(n90), .B2(n1984), .C1(n330), .C2(n1985), .A(n1986), 
        .ZN(n1978) );
  oai22d1 U3859 ( .A1(la_oenb[51]), .A2(n129), .B1(la_oenb[19]), .B2(n105), 
        .ZN(n1986) );
  inv0d0 U3860 ( .I(la_oenb[83]), .ZN(n1985) );
  inv0d0 U3861 ( .I(la_oenb[115]), .ZN(n1984) );
  aoi221d1 U3862 ( .B1(n1827), .B2(n1987), .C1(n114), .C2(n1988), .A(n1989), 
        .ZN(n1977) );
  oai22d1 U3863 ( .A1(la_iena[51]), .A2(n1832), .B1(la_iena[19]), .B2(n1833), 
        .ZN(n1989) );
  inv0d0 U3864 ( .I(la_iena[83]), .ZN(n1988) );
  inv0d0 U3865 ( .I(la_iena[115]), .ZN(n1987) );
  aoi31d1 U3866 ( .B1(n1990), .B2(n1991), .B3(n1992), .A(n234), .ZN(N4481) );
  an03d0 U3867 ( .A1(n1993), .A2(n1994), .A3(n1995), .Z(n1992) );
  aoi221d1 U3868 ( .B1(n920), .B2(la_output[114]), .C1(n249), .C2(
        la_output[82]), .A(n1996), .ZN(n1995) );
  oai22d1 U3869 ( .A1(n3114), .A2(n297), .B1(n3113), .B2(n237), .ZN(n1996) );
  aoi22d1 U3870 ( .A1(csrbank6_in1_w[18]), .A2(n222), .B1(csrbank6_in0_w[18]), 
        .B2(n186), .ZN(n1994) );
  aoi22d1 U3871 ( .A1(csrbank6_in3_w[18]), .A2(n1819), .B1(csrbank6_in2_w[18]), 
        .B2(n177), .ZN(n1993) );
  aoi221d1 U3872 ( .B1(n90), .B2(n1997), .C1(n330), .C2(n1998), .A(n1999), 
        .ZN(n1991) );
  oai22d1 U3873 ( .A1(la_oenb[50]), .A2(n129), .B1(la_oenb[18]), .B2(n105), 
        .ZN(n1999) );
  inv0d0 U3874 ( .I(la_oenb[82]), .ZN(n1998) );
  inv0d0 U3875 ( .I(la_oenb[114]), .ZN(n1997) );
  aoi221d1 U3876 ( .B1(n1827), .B2(n2000), .C1(n114), .C2(n2001), .A(n2002), 
        .ZN(n1990) );
  oai22d1 U3877 ( .A1(la_iena[50]), .A2(n1832), .B1(la_iena[18]), .B2(n1833), 
        .ZN(n2002) );
  inv0d0 U3878 ( .I(la_iena[82]), .ZN(n2001) );
  inv0d0 U3879 ( .I(la_iena[114]), .ZN(n2000) );
  aoi31d1 U3880 ( .B1(n2003), .B2(n2004), .B3(n2005), .A(n234), .ZN(N4480) );
  an03d0 U3881 ( .A1(n2006), .A2(n2007), .A3(n2008), .Z(n2005) );
  aoi221d1 U3882 ( .B1(n920), .B2(la_output[113]), .C1(n249), .C2(
        la_output[81]), .A(n2009), .ZN(n2008) );
  oai22d1 U3883 ( .A1(n3118), .A2(n297), .B1(n3117), .B2(n237), .ZN(n2009) );
  aoi22d1 U3884 ( .A1(csrbank6_in1_w[17]), .A2(n222), .B1(csrbank6_in0_w[17]), 
        .B2(n186), .ZN(n2007) );
  aoi22d1 U3885 ( .A1(csrbank6_in3_w[17]), .A2(n1819), .B1(csrbank6_in2_w[17]), 
        .B2(n177), .ZN(n2006) );
  aoi221d1 U3886 ( .B1(n90), .B2(n2010), .C1(n330), .C2(n2011), .A(n2012), 
        .ZN(n2004) );
  oai22d1 U3887 ( .A1(la_oenb[49]), .A2(n129), .B1(la_oenb[17]), .B2(n105), 
        .ZN(n2012) );
  inv0d0 U3888 ( .I(la_oenb[81]), .ZN(n2011) );
  inv0d0 U3889 ( .I(la_oenb[113]), .ZN(n2010) );
  aoi221d1 U3890 ( .B1(n1827), .B2(n2013), .C1(n114), .C2(n2014), .A(n2015), 
        .ZN(n2003) );
  oai22d1 U3891 ( .A1(la_iena[49]), .A2(n1832), .B1(la_iena[17]), .B2(n1833), 
        .ZN(n2015) );
  inv0d0 U3892 ( .I(la_iena[81]), .ZN(n2014) );
  inv0d0 U3893 ( .I(la_iena[113]), .ZN(n2013) );
  aoi31d1 U3894 ( .B1(n2016), .B2(n2017), .B3(n2018), .A(n234), .ZN(N4479) );
  an03d0 U3895 ( .A1(n2019), .A2(n2020), .A3(n2021), .Z(n2018) );
  aoi221d1 U3896 ( .B1(n920), .B2(la_output[112]), .C1(n249), .C2(
        la_output[80]), .A(n2022), .ZN(n2021) );
  oai22d1 U3897 ( .A1(n3122), .A2(n297), .B1(n3121), .B2(n237), .ZN(n2022) );
  aoi22d1 U3898 ( .A1(csrbank6_in1_w[16]), .A2(n222), .B1(csrbank6_in0_w[16]), 
        .B2(n186), .ZN(n2020) );
  aoi22d1 U3899 ( .A1(csrbank6_in3_w[16]), .A2(n1819), .B1(csrbank6_in2_w[16]), 
        .B2(n177), .ZN(n2019) );
  aoi221d1 U3900 ( .B1(n90), .B2(n2023), .C1(n323), .C2(n2024), .A(n2025), 
        .ZN(n2017) );
  oai22d1 U3901 ( .A1(la_oenb[48]), .A2(n129), .B1(la_oenb[16]), .B2(n105), 
        .ZN(n2025) );
  inv0d0 U3902 ( .I(la_oenb[80]), .ZN(n2024) );
  inv0d0 U3903 ( .I(la_oenb[112]), .ZN(n2023) );
  aoi221d1 U3904 ( .B1(n1827), .B2(n2026), .C1(n114), .C2(n2027), .A(n2028), 
        .ZN(n2016) );
  oai22d1 U3905 ( .A1(la_iena[48]), .A2(n1832), .B1(la_iena[16]), .B2(n1833), 
        .ZN(n2028) );
  inv0d0 U3906 ( .I(la_iena[80]), .ZN(n2027) );
  inv0d0 U3907 ( .I(la_iena[112]), .ZN(n2026) );
  aoi31d1 U3908 ( .B1(n2029), .B2(n2030), .B3(n2031), .A(n227), .ZN(N4478) );
  an03d0 U3909 ( .A1(n2032), .A2(n2033), .A3(n2034), .Z(n2031) );
  aoi221d1 U3910 ( .B1(n920), .B2(la_output[111]), .C1(n248), .C2(
        la_output[79]), .A(n2035), .ZN(n2034) );
  oai22d1 U3911 ( .A1(n3126), .A2(n296), .B1(n3125), .B2(n236), .ZN(n2035) );
  aoi22d1 U3912 ( .A1(csrbank6_in1_w[15]), .A2(n215), .B1(csrbank6_in0_w[15]), 
        .B2(n179), .ZN(n2033) );
  aoi22d1 U3913 ( .A1(csrbank6_in3_w[15]), .A2(n1819), .B1(csrbank6_in2_w[15]), 
        .B2(n176), .ZN(n2032) );
  aoi221d1 U3914 ( .B1(n83), .B2(n2036), .C1(n323), .C2(n2037), .A(n2038), 
        .ZN(n2030) );
  oai22d1 U3915 ( .A1(la_oenb[47]), .A2(n128), .B1(la_oenb[15]), .B2(n104), 
        .ZN(n2038) );
  inv0d0 U3916 ( .I(la_oenb[79]), .ZN(n2037) );
  inv0d0 U3917 ( .I(la_oenb[111]), .ZN(n2036) );
  aoi221d1 U3918 ( .B1(n1827), .B2(n2039), .C1(n107), .C2(n2040), .A(n2041), 
        .ZN(n2029) );
  oai22d1 U3919 ( .A1(la_iena[47]), .A2(n1832), .B1(la_iena[15]), .B2(n1833), 
        .ZN(n2041) );
  inv0d0 U3920 ( .I(la_iena[79]), .ZN(n2040) );
  inv0d0 U3921 ( .I(la_iena[111]), .ZN(n2039) );
  aoi31d1 U3922 ( .B1(n2042), .B2(n2043), .B3(n2044), .A(n227), .ZN(N4477) );
  an03d0 U3923 ( .A1(n2045), .A2(n2046), .A3(n2047), .Z(n2044) );
  aoi221d1 U3924 ( .B1(n920), .B2(la_output[110]), .C1(n248), .C2(
        la_output[78]), .A(n2048), .ZN(n2047) );
  oai22d1 U3925 ( .A1(n3174), .A2(n296), .B1(n3173), .B2(n236), .ZN(n2048) );
  aoi22d1 U3926 ( .A1(csrbank6_in1_w[14]), .A2(n215), .B1(csrbank6_in0_w[14]), 
        .B2(n179), .ZN(n2046) );
  aoi22d1 U3927 ( .A1(csrbank6_in3_w[14]), .A2(n1819), .B1(csrbank6_in2_w[14]), 
        .B2(n176), .ZN(n2045) );
  aoi221d1 U3928 ( .B1(n83), .B2(n2049), .C1(n323), .C2(n2050), .A(n2051), 
        .ZN(n2043) );
  oai22d1 U3929 ( .A1(la_oenb[46]), .A2(n128), .B1(la_oenb[14]), .B2(n104), 
        .ZN(n2051) );
  inv0d0 U3930 ( .I(la_oenb[78]), .ZN(n2050) );
  inv0d0 U3931 ( .I(la_oenb[110]), .ZN(n2049) );
  aoi221d1 U3932 ( .B1(n1827), .B2(n2052), .C1(n107), .C2(n2053), .A(n2054), 
        .ZN(n2042) );
  oai22d1 U3933 ( .A1(la_iena[46]), .A2(n1832), .B1(la_iena[14]), .B2(n1833), 
        .ZN(n2054) );
  inv0d0 U3934 ( .I(la_iena[78]), .ZN(n2053) );
  inv0d0 U3935 ( .I(la_iena[110]), .ZN(n2052) );
  aoi31d1 U3936 ( .B1(n2055), .B2(n2056), .B3(n2057), .A(n227), .ZN(N4476) );
  an03d0 U3937 ( .A1(n2058), .A2(n2059), .A3(n2060), .Z(n2057) );
  aoi221d1 U3938 ( .B1(n920), .B2(la_output[109]), .C1(n248), .C2(
        la_output[77]), .A(n2061), .ZN(n2060) );
  oai22d1 U3939 ( .A1(n3168), .A2(n296), .B1(n3167), .B2(n236), .ZN(n2061) );
  aoi22d1 U3940 ( .A1(csrbank6_in1_w[13]), .A2(n215), .B1(csrbank6_in0_w[13]), 
        .B2(n179), .ZN(n2059) );
  aoi22d1 U3941 ( .A1(csrbank6_in3_w[13]), .A2(n1819), .B1(csrbank6_in2_w[13]), 
        .B2(n176), .ZN(n2058) );
  aoi221d1 U3942 ( .B1(n83), .B2(n2062), .C1(n323), .C2(n2063), .A(n2064), 
        .ZN(n2056) );
  oai22d1 U3943 ( .A1(la_oenb[45]), .A2(n128), .B1(la_oenb[13]), .B2(n104), 
        .ZN(n2064) );
  inv0d0 U3944 ( .I(la_oenb[77]), .ZN(n2063) );
  inv0d0 U3945 ( .I(la_oenb[109]), .ZN(n2062) );
  aoi221d1 U3946 ( .B1(n1827), .B2(n2065), .C1(n107), .C2(n2066), .A(n2067), 
        .ZN(n2055) );
  oai22d1 U3947 ( .A1(la_iena[45]), .A2(n1832), .B1(la_iena[13]), .B2(n1833), 
        .ZN(n2067) );
  inv0d0 U3948 ( .I(la_iena[77]), .ZN(n2066) );
  inv0d0 U3949 ( .I(la_iena[109]), .ZN(n2065) );
  aoi31d1 U3950 ( .B1(n2068), .B2(n2069), .B3(n2070), .A(n227), .ZN(N4475) );
  an03d0 U3951 ( .A1(n2071), .A2(n2072), .A3(n2073), .Z(n2070) );
  aoi221d1 U3952 ( .B1(n920), .B2(la_output[108]), .C1(n248), .C2(
        la_output[76]), .A(n2074), .ZN(n2073) );
  oai22d1 U3953 ( .A1(n3162), .A2(n296), .B1(n3161), .B2(n236), .ZN(n2074) );
  aoi22d1 U3954 ( .A1(csrbank6_in1_w[12]), .A2(n215), .B1(csrbank6_in0_w[12]), 
        .B2(n179), .ZN(n2072) );
  aoi22d1 U3955 ( .A1(csrbank6_in3_w[12]), .A2(n1819), .B1(csrbank6_in2_w[12]), 
        .B2(n176), .ZN(n2071) );
  aoi221d1 U3956 ( .B1(n83), .B2(n2075), .C1(n323), .C2(n2076), .A(n2077), 
        .ZN(n2069) );
  oai22d1 U3957 ( .A1(la_oenb[44]), .A2(n128), .B1(la_oenb[12]), .B2(n104), 
        .ZN(n2077) );
  inv0d0 U3958 ( .I(la_oenb[76]), .ZN(n2076) );
  inv0d0 U3959 ( .I(la_oenb[108]), .ZN(n2075) );
  aoi221d1 U3960 ( .B1(n1827), .B2(n2078), .C1(n107), .C2(n2079), .A(n2080), 
        .ZN(n2068) );
  oai22d1 U3961 ( .A1(la_iena[44]), .A2(n1832), .B1(la_iena[12]), .B2(n1833), 
        .ZN(n2080) );
  inv0d0 U3962 ( .I(la_iena[76]), .ZN(n2079) );
  inv0d0 U3963 ( .I(la_iena[108]), .ZN(n2078) );
  aoi31d1 U3964 ( .B1(n2081), .B2(n2082), .B3(n2083), .A(n227), .ZN(N4474) );
  an03d0 U3965 ( .A1(n2084), .A2(n2085), .A3(n2086), .Z(n2083) );
  aoi221d1 U3966 ( .B1(n920), .B2(la_output[107]), .C1(n248), .C2(
        la_output[75]), .A(n2087), .ZN(n2086) );
  oai22d1 U3967 ( .A1(n3156), .A2(n296), .B1(n3155), .B2(n236), .ZN(n2087) );
  aoi22d1 U3968 ( .A1(csrbank6_in1_w[11]), .A2(n215), .B1(csrbank6_in0_w[11]), 
        .B2(n179), .ZN(n2085) );
  aoi22d1 U3969 ( .A1(csrbank6_in3_w[11]), .A2(n1819), .B1(csrbank6_in2_w[11]), 
        .B2(n176), .ZN(n2084) );
  aoi221d1 U3970 ( .B1(n83), .B2(n2088), .C1(n323), .C2(n2089), .A(n2090), 
        .ZN(n2082) );
  oai22d1 U3971 ( .A1(la_oenb[43]), .A2(n128), .B1(la_oenb[11]), .B2(n104), 
        .ZN(n2090) );
  inv0d0 U3972 ( .I(la_oenb[75]), .ZN(n2089) );
  inv0d0 U3973 ( .I(la_oenb[107]), .ZN(n2088) );
  aoi221d1 U3974 ( .B1(n1827), .B2(n2091), .C1(n107), .C2(n2092), .A(n2093), 
        .ZN(n2081) );
  oai22d1 U3975 ( .A1(la_iena[43]), .A2(n1832), .B1(la_iena[11]), .B2(n1833), 
        .ZN(n2093) );
  inv0d0 U3976 ( .I(la_iena[75]), .ZN(n2092) );
  inv0d0 U3977 ( .I(la_iena[107]), .ZN(n2091) );
  aoi31d1 U3978 ( .B1(n2094), .B2(n2095), .B3(n2096), .A(n227), .ZN(N4473) );
  an03d0 U3979 ( .A1(n2097), .A2(n2098), .A3(n2099), .Z(n2096) );
  aoi221d1 U3980 ( .B1(n920), .B2(la_output[106]), .C1(n248), .C2(
        la_output[74]), .A(n2100), .ZN(n2099) );
  oai22d1 U3981 ( .A1(n3197), .A2(n296), .B1(n3196), .B2(n236), .ZN(n2100) );
  aoi22d1 U3982 ( .A1(csrbank6_in1_w[10]), .A2(n215), .B1(csrbank6_in0_w[10]), 
        .B2(n179), .ZN(n2098) );
  aoi22d1 U3983 ( .A1(csrbank6_in3_w[10]), .A2(n1819), .B1(csrbank6_in2_w[10]), 
        .B2(n176), .ZN(n2097) );
  aoi221d1 U3984 ( .B1(n83), .B2(n2101), .C1(n323), .C2(n2102), .A(n2103), 
        .ZN(n2095) );
  oai22d1 U3985 ( .A1(la_oenb[42]), .A2(n128), .B1(la_oenb[10]), .B2(n104), 
        .ZN(n2103) );
  inv0d0 U3986 ( .I(la_oenb[74]), .ZN(n2102) );
  inv0d0 U3987 ( .I(la_oenb[106]), .ZN(n2101) );
  aoi221d1 U3988 ( .B1(n1827), .B2(n2104), .C1(n107), .C2(n2105), .A(n2106), 
        .ZN(n2094) );
  oai22d1 U3989 ( .A1(la_iena[42]), .A2(n1832), .B1(la_iena[10]), .B2(n1833), 
        .ZN(n2106) );
  inv0d0 U3990 ( .I(la_iena[74]), .ZN(n2105) );
  inv0d0 U3991 ( .I(la_iena[106]), .ZN(n2104) );
  aoi31d1 U3992 ( .B1(n2107), .B2(n2108), .B3(n2109), .A(n227), .ZN(N4472) );
  an03d0 U3993 ( .A1(n2110), .A2(n2111), .A3(n2112), .Z(n2109) );
  aoi221d1 U3994 ( .B1(n920), .B2(la_output[105]), .C1(n248), .C2(
        la_output[73]), .A(n2113), .ZN(n2112) );
  oai22d1 U3995 ( .A1(n3150), .A2(n296), .B1(n3149), .B2(n236), .ZN(n2113) );
  aoi22d1 U3996 ( .A1(csrbank6_in1_w[9]), .A2(n215), .B1(csrbank6_in0_w[9]), 
        .B2(n179), .ZN(n2111) );
  aoi22d1 U3997 ( .A1(csrbank6_in3_w[9]), .A2(n1819), .B1(csrbank6_in2_w[9]), 
        .B2(n176), .ZN(n2110) );
  aoi221d1 U3998 ( .B1(n83), .B2(n2114), .C1(n323), .C2(n2115), .A(n2116), 
        .ZN(n2108) );
  oai22d1 U3999 ( .A1(la_oenb[41]), .A2(n128), .B1(la_oenb[9]), .B2(n104), 
        .ZN(n2116) );
  inv0d0 U4000 ( .I(la_oenb[73]), .ZN(n2115) );
  inv0d0 U4001 ( .I(la_oenb[105]), .ZN(n2114) );
  aoi221d1 U4002 ( .B1(n1827), .B2(n2117), .C1(n107), .C2(n2118), .A(n2119), 
        .ZN(n2107) );
  oai22d1 U4003 ( .A1(la_iena[41]), .A2(n1832), .B1(la_iena[9]), .B2(n1833), 
        .ZN(n2119) );
  inv0d0 U4004 ( .I(la_iena[73]), .ZN(n2118) );
  inv0d0 U4005 ( .I(la_iena[105]), .ZN(n2117) );
  aoi31d1 U4006 ( .B1(n2120), .B2(n2121), .B3(n2122), .A(n227), .ZN(N4471) );
  an03d0 U4007 ( .A1(n2123), .A2(n2124), .A3(n2125), .Z(n2122) );
  aoi221d1 U4008 ( .B1(n920), .B2(la_output[104]), .C1(n248), .C2(
        la_output[72]), .A(n2126), .ZN(n2125) );
  oai22d1 U4009 ( .A1(n3144), .A2(n296), .B1(n3143), .B2(n236), .ZN(n2126) );
  aoi22d1 U4010 ( .A1(csrbank6_in1_w[8]), .A2(n215), .B1(csrbank6_in0_w[8]), 
        .B2(n179), .ZN(n2124) );
  aoi22d1 U4011 ( .A1(csrbank6_in3_w[8]), .A2(n1819), .B1(csrbank6_in2_w[8]), 
        .B2(n176), .ZN(n2123) );
  aoi221d1 U4012 ( .B1(n83), .B2(n2127), .C1(n323), .C2(n2128), .A(n2129), 
        .ZN(n2121) );
  oai22d1 U4013 ( .A1(la_oenb[40]), .A2(n128), .B1(la_oenb[8]), .B2(n104), 
        .ZN(n2129) );
  inv0d0 U4014 ( .I(la_oenb[72]), .ZN(n2128) );
  inv0d0 U4015 ( .I(la_oenb[104]), .ZN(n2127) );
  aoi221d1 U4016 ( .B1(n1827), .B2(n2130), .C1(n107), .C2(n2131), .A(n2132), 
        .ZN(n2120) );
  oai22d1 U4017 ( .A1(la_iena[40]), .A2(n1832), .B1(la_iena[8]), .B2(n1833), 
        .ZN(n2132) );
  inv0d0 U4018 ( .I(la_iena[72]), .ZN(n2131) );
  inv0d0 U4019 ( .I(la_iena[104]), .ZN(n2130) );
  aoi31d1 U4020 ( .B1(n2133), .B2(n2134), .B3(n2135), .A(n227), .ZN(N4470) );
  an03d0 U4021 ( .A1(n2136), .A2(n2137), .A3(n2138), .Z(n2135) );
  aoi221d1 U4022 ( .B1(n920), .B2(la_output[103]), .C1(n248), .C2(
        la_output[71]), .A(n2139), .ZN(n2138) );
  oai22d1 U4023 ( .A1(n3223), .A2(n296), .B1(n3221), .B2(n236), .ZN(n2139) );
  aoi22d1 U4024 ( .A1(csrbank6_in1_w[7]), .A2(n215), .B1(csrbank6_in0_w[7]), 
        .B2(n179), .ZN(n2137) );
  aoi22d1 U4025 ( .A1(csrbank6_in3_w[7]), .A2(n1819), .B1(csrbank6_in2_w[7]), 
        .B2(n176), .ZN(n2136) );
  aoi221d1 U4026 ( .B1(n83), .B2(n2140), .C1(n323), .C2(n2141), .A(n2142), 
        .ZN(n2134) );
  oai22d1 U4027 ( .A1(la_oenb[39]), .A2(n128), .B1(la_oenb[7]), .B2(n104), 
        .ZN(n2142) );
  inv0d0 U4028 ( .I(la_oenb[71]), .ZN(n2141) );
  inv0d0 U4029 ( .I(la_oenb[103]), .ZN(n2140) );
  aoi221d1 U4030 ( .B1(n1827), .B2(n2143), .C1(n107), .C2(n2144), .A(n2145), 
        .ZN(n2133) );
  oai22d1 U4031 ( .A1(la_iena[39]), .A2(n1832), .B1(la_iena[7]), .B2(n1833), 
        .ZN(n2145) );
  inv0d0 U4032 ( .I(la_iena[71]), .ZN(n2144) );
  inv0d0 U4033 ( .I(la_iena[103]), .ZN(n2143) );
  aoi31d1 U4034 ( .B1(n2146), .B2(n2147), .B3(n2148), .A(n227), .ZN(N4469) );
  an03d0 U4035 ( .A1(n2149), .A2(n2150), .A3(n2151), .Z(n2148) );
  aoi221d1 U4036 ( .B1(n920), .B2(la_output[102]), .C1(n248), .C2(
        la_output[70]), .A(n2152), .ZN(n2151) );
  oai22d1 U4037 ( .A1(n3132), .A2(n296), .B1(n3131), .B2(n236), .ZN(n2152) );
  aoi22d1 U4038 ( .A1(csrbank6_in1_w[6]), .A2(n215), .B1(csrbank6_in0_w[6]), 
        .B2(n179), .ZN(n2150) );
  aoi22d1 U4039 ( .A1(csrbank6_in3_w[6]), .A2(n1819), .B1(csrbank6_in2_w[6]), 
        .B2(n176), .ZN(n2149) );
  aoi221d1 U4040 ( .B1(n83), .B2(n2153), .C1(n323), .C2(n2154), .A(n2155), 
        .ZN(n2147) );
  oai22d1 U4041 ( .A1(la_oenb[38]), .A2(n128), .B1(la_oenb[6]), .B2(n104), 
        .ZN(n2155) );
  inv0d0 U4042 ( .I(la_oenb[70]), .ZN(n2154) );
  inv0d0 U4043 ( .I(la_oenb[102]), .ZN(n2153) );
  aoi221d1 U4044 ( .B1(n1827), .B2(n2156), .C1(n107), .C2(n2157), .A(n2158), 
        .ZN(n2146) );
  oai22d1 U4045 ( .A1(la_iena[38]), .A2(n1832), .B1(la_iena[6]), .B2(n1833), 
        .ZN(n2158) );
  inv0d0 U4046 ( .I(la_iena[70]), .ZN(n2157) );
  inv0d0 U4047 ( .I(la_iena[102]), .ZN(n2156) );
  aoi31d1 U4048 ( .B1(n2159), .B2(n2160), .B3(n2161), .A(n227), .ZN(N4468) );
  an03d0 U4049 ( .A1(n2162), .A2(n2163), .A3(n2164), .Z(n2161) );
  aoi221d1 U4050 ( .B1(n920), .B2(la_output[101]), .C1(n248), .C2(
        la_output[69]), .A(n2165), .ZN(n2164) );
  oai22d1 U4051 ( .A1(n3191), .A2(n296), .B1(n3190), .B2(n236), .ZN(n2165) );
  aoi22d1 U4052 ( .A1(csrbank6_in1_w[5]), .A2(n215), .B1(csrbank6_in0_w[5]), 
        .B2(n179), .ZN(n2163) );
  aoi22d1 U4053 ( .A1(csrbank6_in3_w[5]), .A2(n1819), .B1(csrbank6_in2_w[5]), 
        .B2(n176), .ZN(n2162) );
  aoi221d1 U4054 ( .B1(n83), .B2(n2166), .C1(n323), .C2(n2167), .A(n2168), 
        .ZN(n2160) );
  oai22d1 U4055 ( .A1(la_oenb[37]), .A2(n128), .B1(la_oenb[5]), .B2(n104), 
        .ZN(n2168) );
  inv0d0 U4056 ( .I(la_oenb[69]), .ZN(n2167) );
  inv0d0 U4057 ( .I(la_oenb[101]), .ZN(n2166) );
  aoi221d1 U4058 ( .B1(n1827), .B2(n2169), .C1(n107), .C2(n2170), .A(n2171), 
        .ZN(n2159) );
  oai22d1 U4059 ( .A1(la_iena[37]), .A2(n1832), .B1(la_iena[5]), .B2(n1833), 
        .ZN(n2171) );
  inv0d0 U4060 ( .I(la_iena[69]), .ZN(n2170) );
  inv0d0 U4061 ( .I(la_iena[101]), .ZN(n2169) );
  aoi31d1 U4062 ( .B1(n2172), .B2(n2173), .B3(n2174), .A(n227), .ZN(N4467) );
  an03d0 U4063 ( .A1(n2175), .A2(n2176), .A3(n2177), .Z(n2174) );
  aoi221d1 U4064 ( .B1(n920), .B2(la_output[100]), .C1(n248), .C2(
        la_output[68]), .A(n2178), .ZN(n2177) );
  oai22d1 U4065 ( .A1(n3185), .A2(n296), .B1(n3184), .B2(n236), .ZN(n2178) );
  aoi22d1 U4066 ( .A1(csrbank6_in1_w[4]), .A2(n215), .B1(csrbank6_in0_w[4]), 
        .B2(n179), .ZN(n2176) );
  aoi22d1 U4067 ( .A1(csrbank6_in3_w[4]), .A2(n1819), .B1(csrbank6_in2_w[4]), 
        .B2(n176), .ZN(n2175) );
  aoi221d1 U4068 ( .B1(n83), .B2(n2179), .C1(n323), .C2(n2180), .A(n2181), 
        .ZN(n2173) );
  oai22d1 U4069 ( .A1(la_oenb[36]), .A2(n128), .B1(la_oenb[4]), .B2(n104), 
        .ZN(n2181) );
  inv0d0 U4070 ( .I(la_oenb[68]), .ZN(n2180) );
  inv0d0 U4071 ( .I(la_oenb[100]), .ZN(n2179) );
  aoi221d1 U4072 ( .B1(n1827), .B2(n2182), .C1(n107), .C2(n2183), .A(n2184), 
        .ZN(n2172) );
  oai22d1 U4073 ( .A1(la_iena[36]), .A2(n1832), .B1(la_iena[4]), .B2(n1833), 
        .ZN(n2184) );
  inv0d0 U4074 ( .I(la_iena[68]), .ZN(n2183) );
  inv0d0 U4075 ( .I(la_iena[100]), .ZN(n2182) );
  aoi31d1 U4076 ( .B1(n2185), .B2(n2186), .B3(n2187), .A(n227), .ZN(N4466) );
  an03d0 U4077 ( .A1(n2188), .A2(n2189), .A3(n2190), .Z(n2187) );
  aoi221d1 U4078 ( .B1(n920), .B2(la_output[99]), .C1(n248), .C2(la_output[67]), .A(n2191), .ZN(n2190) );
  oai22d1 U4079 ( .A1(n3180), .A2(n296), .B1(n3179), .B2(n236), .ZN(n2191) );
  aoi22d1 U4080 ( .A1(csrbank6_in1_w[3]), .A2(n215), .B1(csrbank6_in0_w[3]), 
        .B2(n179), .ZN(n2189) );
  aoi22d1 U4081 ( .A1(csrbank6_in3_w[3]), .A2(n1819), .B1(csrbank6_in2_w[3]), 
        .B2(n176), .ZN(n2188) );
  aoi221d1 U4082 ( .B1(n83), .B2(n2192), .C1(n323), .C2(n2193), .A(n2194), 
        .ZN(n2186) );
  oai22d1 U4083 ( .A1(la_oenb[35]), .A2(n128), .B1(la_oenb[3]), .B2(n104), 
        .ZN(n2194) );
  inv0d0 U4084 ( .I(la_oenb[67]), .ZN(n2193) );
  inv0d0 U4085 ( .I(la_oenb[99]), .ZN(n2192) );
  aoi221d1 U4086 ( .B1(n1827), .B2(n2195), .C1(n107), .C2(n2196), .A(n2197), 
        .ZN(n2185) );
  oai22d1 U4087 ( .A1(la_iena[35]), .A2(n1832), .B1(la_iena[3]), .B2(n1833), 
        .ZN(n2197) );
  inv0d0 U4088 ( .I(la_iena[67]), .ZN(n2196) );
  inv0d0 U4089 ( .I(la_iena[99]), .ZN(n2195) );
  aoi31d1 U4090 ( .B1(n2198), .B2(n2199), .B3(n2200), .A(n227), .ZN(N4465) );
  an03d0 U4091 ( .A1(n2201), .A2(n2202), .A3(n2203), .Z(n2200) );
  aoi221d1 U4092 ( .B1(n920), .B2(la_output[98]), .C1(n248), .C2(la_output[66]), .A(n2204), .ZN(n2203) );
  oai22d1 U4093 ( .A1(n3137), .A2(n296), .B1(n3136), .B2(n236), .ZN(n2204) );
  aoi22d1 U4094 ( .A1(csrbank6_in1_w[2]), .A2(n215), .B1(csrbank6_in0_w[2]), 
        .B2(n179), .ZN(n2202) );
  aoi22d1 U4095 ( .A1(csrbank6_in3_w[2]), .A2(n1819), .B1(csrbank6_in2_w[2]), 
        .B2(n176), .ZN(n2201) );
  aoi221d1 U4096 ( .B1(n83), .B2(n2205), .C1(n323), .C2(n2206), .A(n2207), 
        .ZN(n2199) );
  oai22d1 U4097 ( .A1(la_oenb[34]), .A2(n128), .B1(la_oenb[2]), .B2(n104), 
        .ZN(n2207) );
  inv0d0 U4098 ( .I(la_oenb[66]), .ZN(n2206) );
  inv0d0 U4099 ( .I(la_oenb[98]), .ZN(n2205) );
  aoi221d1 U4100 ( .B1(n1827), .B2(n2208), .C1(n107), .C2(n2209), .A(n2210), 
        .ZN(n2198) );
  oai22d1 U4101 ( .A1(la_iena[34]), .A2(n1832), .B1(la_iena[2]), .B2(n1833), 
        .ZN(n2210) );
  inv0d0 U4102 ( .I(la_iena[66]), .ZN(n2209) );
  inv0d0 U4103 ( .I(la_iena[98]), .ZN(n2208) );
  aoi31d1 U4104 ( .B1(n2211), .B2(n2212), .B3(n2213), .A(n227), .ZN(N4464) );
  an03d0 U4105 ( .A1(n2214), .A2(n2215), .A3(n2216), .Z(n2213) );
  aoi221d1 U4106 ( .B1(n920), .B2(la_output[97]), .C1(n248), .C2(la_output[65]), .A(n2217), .ZN(n2216) );
  oai22d1 U4107 ( .A1(n3214), .A2(n296), .B1(n3213), .B2(n236), .ZN(n2217) );
  aoi22d1 U4108 ( .A1(csrbank6_in1_w[1]), .A2(n215), .B1(csrbank6_in0_w[1]), 
        .B2(n179), .ZN(n2215) );
  aoi22d1 U4109 ( .A1(csrbank6_in3_w[1]), .A2(n1819), .B1(csrbank6_in2_w[1]), 
        .B2(n176), .ZN(n2214) );
  aoi221d1 U4110 ( .B1(n83), .B2(n2218), .C1(n323), .C2(n2219), .A(n2220), 
        .ZN(n2212) );
  oai22d1 U4111 ( .A1(la_oenb[33]), .A2(n128), .B1(la_oenb[1]), .B2(n104), 
        .ZN(n2220) );
  inv0d0 U4112 ( .I(la_oenb[65]), .ZN(n2219) );
  inv0d0 U4113 ( .I(la_oenb[97]), .ZN(n2218) );
  aoi221d1 U4114 ( .B1(n1827), .B2(n2221), .C1(n107), .C2(n2222), .A(n2223), 
        .ZN(n2211) );
  oai22d1 U4115 ( .A1(la_iena[33]), .A2(n1832), .B1(la_iena[1]), .B2(n1833), 
        .ZN(n2223) );
  inv0d0 U4116 ( .I(la_iena[65]), .ZN(n2222) );
  inv0d0 U4117 ( .I(la_iena[97]), .ZN(n2221) );
  aoi31d1 U4118 ( .B1(n2224), .B2(n2225), .B3(n2226), .A(n227), .ZN(N4463) );
  nd02d0 U4119 ( .A1(n947), .A2(n786), .ZN(n951) );
  inv0d0 U4120 ( .I(n937), .ZN(n947) );
  nd03d0 U4121 ( .A1(n1221), .A2(n1222), .A3(n1809), .ZN(n937) );
  an03d0 U4122 ( .A1(n2227), .A2(n2228), .A3(n2229), .Z(n2226) );
  aoi221d1 U4123 ( .B1(n920), .B2(la_output[96]), .C1(n248), .C2(la_output[64]), .A(n2230), .ZN(n2229) );
  oai22d1 U4124 ( .A1(n3222), .A2(n296), .B1(n3220), .B2(n236), .ZN(n2230) );
  nd03d0 U4125 ( .A1(n2231), .A2(n1604), .A3(n2232), .ZN(n933) );
  nd02d0 U4126 ( .A1(n2232), .A2(n945), .ZN(n928) );
  nr02d0 U4127 ( .A1(n2233), .A2(n1754), .ZN(n924) );
  aoi22d1 U4129 ( .A1(csrbank6_in1_w[0]), .A2(n215), .B1(csrbank6_in0_w[0]), 
        .B2(n179), .ZN(n2228) );
  nr02d0 U4130 ( .A1(n1733), .A2(n2233), .ZN(n1818) );
  nr02d0 U4131 ( .A1(n2233), .A2(n1806), .ZN(n1817) );
  aoi22d1 U4132 ( .A1(csrbank6_in3_w[0]), .A2(n1819), .B1(csrbank6_in2_w[0]), 
        .B2(n176), .ZN(n2227) );
  nr02d0 U4133 ( .A1(n2233), .A2(n1694), .ZN(n1820) );
  aoi221d1 U4135 ( .B1(n83), .B2(n2234), .C1(n323), .C2(n2235), .A(n2236), 
        .ZN(n2225) );
  oai22d1 U4136 ( .A1(la_oenb[32]), .A2(n128), .B1(la_oenb[0]), .B2(n104), 
        .ZN(n2236) );
  inv0d0 U4137 ( .I(n787), .ZN(n1826) );
  nr03d0 U4138 ( .A1(n1740), .A2(n2232), .A3(n1741), .ZN(n787) );
  nd02d0 U4139 ( .A1(n945), .A2(n2233), .ZN(n1825) );
  nr02d0 U4140 ( .A1(n1684), .A2(n1741), .ZN(n945) );
  inv0d0 U4141 ( .I(la_oenb[64]), .ZN(n2235) );
  nr02d0 U4142 ( .A1(n1754), .A2(n2232), .ZN(n941) );
  inv0d0 U4143 ( .I(la_oenb[96]), .ZN(n2234) );
  nr02d0 U4144 ( .A1(n1683), .A2(n2232), .ZN(n1821) );
  aoi221d1 U4146 ( .B1(n1827), .B2(n2237), .C1(n107), .C2(n2238), .A(n2239), 
        .ZN(n2224) );
  oai22d1 U4147 ( .A1(la_iena[32]), .A2(n1832), .B1(la_iena[0]), .B2(n1833), 
        .ZN(n2239) );
  inv0d0 U4150 ( .I(la_iena[64]), .ZN(n2238) );
  nr02d0 U4151 ( .A1(n1694), .A2(n2232), .ZN(n1829) );
  inv0d0 U4152 ( .I(n1201), .ZN(n1694) );
  inv0d0 U4153 ( .I(la_iena[96]), .ZN(n2237) );
  oan211d1 U4155 ( .C1(n3219), .C2(n1689), .B(n2240), .A(n969), .ZN(N4331) );
  nd02d0 U4156 ( .A1(n1809), .A2(n1227), .ZN(n969) );
  aoi22d1 U4157 ( .A1(n1691), .A2(n2241), .B1(n1693), .B2(gpio_mode1_pad), 
        .ZN(n2240) );
  an02d0 U4158 ( .A1(n1365), .A2(n1691), .Z(n1693) );
  oai221d1 U4159 ( .B1(gpio_outenb_pad), .B2(n1733), .C1(gpio_inenb_pad), .C2(
        n1806), .A(n2242), .ZN(n2241) );
  aoi22d1 U4160 ( .A1(csrbank5_in_w), .A2(n1620), .B1(gpio_mode0_pad), .B2(
        n1201), .ZN(n2242) );
  inv0d0 U4161 ( .I(n801), .ZN(n1806) );
  inv0d0 U4162 ( .I(n973), .ZN(n1733) );
  inv0d0 U4163 ( .I(csrbank5_oe0_w), .ZN(gpio_outenb_pad) );
  inv0d0 U4164 ( .I(n1621), .ZN(n1691) );
  inv0d0 U4165 ( .I(n1688), .ZN(n1689) );
  nr02d0 U4166 ( .A1(n1754), .A2(n1621), .ZN(n1688) );
  nd02d0 U4167 ( .A1(n2231), .A2(n2243), .ZN(n1754) );
  nr02d0 U4168 ( .A1(n3305), .A2(n2244), .ZN(N4299) );
  nr02d0 U4169 ( .A1(n3130), .A2(n2244), .ZN(N4298) );
  nr02d0 U4170 ( .A1(n3189), .A2(n2244), .ZN(N4297) );
  nr02d0 U4171 ( .A1(n506), .A2(n2244), .ZN(N4296) );
  inv0d0 U4172 ( .I(mgmtsoc_litespisdrphycore_div[4]), .ZN(n506) );
  nr02d0 U4173 ( .A1(n505), .A2(n2244), .ZN(N4295) );
  inv0d0 U4174 ( .I(mgmtsoc_litespisdrphycore_div[3]), .ZN(n505) );
  nr02d0 U4175 ( .A1(n507), .A2(n2244), .ZN(N4294) );
  inv0d0 U4176 ( .I(mgmtsoc_litespisdrphycore_div[2]), .ZN(n507) );
  nr02d0 U4177 ( .A1(n1361), .A2(n2244), .ZN(N4293) );
  inv0d0 U4178 ( .I(mgmtsoc_litespisdrphycore_div[1]), .ZN(n1361) );
  nr02d0 U4179 ( .A1(n1362), .A2(n2244), .ZN(N4292) );
  nd02d0 U4180 ( .A1(n1364), .A2(n1677), .ZN(n2244) );
  an02d0 U4181 ( .A1(n1809), .A2(n1699), .Z(n1364) );
  an02d0 U4182 ( .A1(n739), .A2(n2245), .Z(n1809) );
  inv0d0 U4183 ( .I(mgmtsoc_litespisdrphycore_div[0]), .ZN(n1362) );
  nr02d0 U4184 ( .A1(n3315), .A2(n225), .ZN(N4274) );
  nr02d0 U4185 ( .A1(n3316), .A2(n225), .ZN(N4273) );
  nr02d0 U4186 ( .A1(n3317), .A2(n225), .ZN(N4272) );
  nr02d0 U4187 ( .A1(n3318), .A2(n225), .ZN(N4271) );
  nr02d0 U4188 ( .A1(n3319), .A2(n225), .ZN(N4270) );
  nr02d0 U4189 ( .A1(n3320), .A2(n225), .ZN(N4269) );
  nr02d0 U4190 ( .A1(n3321), .A2(n225), .ZN(N4268) );
  nr02d0 U4191 ( .A1(n3322), .A2(n225), .ZN(N4267) );
  oai22d1 U4192 ( .A1(n3567), .A2(n1197), .B1(n3323), .B2(n225), .ZN(N4266) );
  oai22d1 U4193 ( .A1(n3568), .A2(n1197), .B1(n3324), .B2(n225), .ZN(N4265) );
  oai22d1 U4194 ( .A1(n3569), .A2(n1197), .B1(n3325), .B2(n225), .ZN(N4264) );
  oai22d1 U4195 ( .A1(n3570), .A2(n1197), .B1(n3326), .B2(n225), .ZN(N4263) );
  oai22d1 U4196 ( .A1(n3571), .A2(n1197), .B1(n3327), .B2(n225), .ZN(N4262) );
  oai22d1 U4197 ( .A1(n3572), .A2(n1197), .B1(n3328), .B2(n225), .ZN(N4261) );
  oai22d1 U4198 ( .A1(n3573), .A2(n1197), .B1(n3329), .B2(n225), .ZN(N4260) );
  oai22d1 U4199 ( .A1(n3493), .A2(n1197), .B1(n3330), .B2(n225), .ZN(N4259) );
  oai22d1 U4200 ( .A1(n3574), .A2(n1197), .B1(n3331), .B2(n224), .ZN(N4258) );
  oai22d1 U4201 ( .A1(n3575), .A2(n1197), .B1(n3332), .B2(n224), .ZN(N4257) );
  oai22d1 U4202 ( .A1(n3576), .A2(n1197), .B1(n3333), .B2(n224), .ZN(N4256) );
  oai22d1 U4203 ( .A1(n3577), .A2(n1197), .B1(n3334), .B2(n224), .ZN(N4255) );
  oai22d1 U4204 ( .A1(n3495), .A2(n1197), .B1(n3335), .B2(n224), .ZN(N4254) );
  oai22d1 U4205 ( .A1(n3496), .A2(n1197), .B1(n3336), .B2(n224), .ZN(N4253) );
  oai22d1 U4206 ( .A1(n3497), .A2(n1197), .B1(n3337), .B2(n224), .ZN(N4252) );
  oai22d1 U4207 ( .A1(n3498), .A2(n1197), .B1(n3338), .B2(n224), .ZN(N4251) );
  oai222d1 U4208 ( .A1(n3578), .A2(n1197), .B1(n3339), .B2(n224), .C1(n3580), 
        .C2(n1208), .ZN(N4250) );
  oai222d1 U4209 ( .A1(n3579), .A2(n1197), .B1(n3340), .B2(n224), .C1(n3581), 
        .C2(n1208), .ZN(N4249) );
  oai222d1 U4210 ( .A1(n3500), .A2(n1197), .B1(n3341), .B2(n224), .C1(n3582), 
        .C2(n1208), .ZN(N4248) );
  oai222d1 U4211 ( .A1(n3502), .A2(n1197), .B1(n3342), .B2(n224), .C1(n1208), 
        .C2(n1205), .ZN(N4247) );
  inv0d0 U4212 ( .I(mgmtsoc_litespimmap_spi_dummy_bits[4]), .ZN(n1205) );
  oai222d1 U4213 ( .A1(n3504), .A2(n1197), .B1(n3343), .B2(n224), .C1(n1208), 
        .C2(n1206), .ZN(N4246) );
  inv0d0 U4214 ( .I(mgmtsoc_litespimmap_spi_dummy_bits[3]), .ZN(n1206) );
  oai222d1 U4215 ( .A1(n3506), .A2(n1197), .B1(n3344), .B2(n224), .C1(n3583), 
        .C2(n1208), .ZN(N4245) );
  oai221d1 U4216 ( .B1(n2246), .B2(n2247), .C1(n3345), .C2(n225), .A(n2248), 
        .ZN(N4244) );
  inv0d0 U4217 ( .I(n2249), .ZN(n2248) );
  oai22d1 U4218 ( .A1(n1197), .A2(n3508), .B1(n1208), .B2(n3584), .ZN(n2249)
         );
  inv0d0 U4219 ( .I(\mgmtsoc_master_status_status[1] ), .ZN(n2246) );
  oai211d1 U4220 ( .C1(n3346), .C2(n224), .A(n2250), .B(n2251), .ZN(N4243) );
  inv0d0 U4221 ( .I(n2252), .ZN(n2251) );
  oai22d1 U4222 ( .A1(n1197), .A2(n3510), .B1(n1208), .B2(n3585), .ZN(n2252)
         );
  nd02d0 U4223 ( .A1(n1202), .A2(n1365), .ZN(n1208) );
  nr03d0 U4224 ( .A1(n2253), .A2(n2231), .A3(n2254), .ZN(n1365) );
  inv0d0 U4227 ( .I(n902), .ZN(n1684) );
  aoi31d1 U4228 ( .B1(n1201), .B2(n1088), .B3(n1202), .A(n2255), .ZN(n2250) );
  oan211d1 U4229 ( .C1(n416), .C2(n1076), .B(
        mgmtsoc_port_master_user_port_sink_valid), .A(n2247), .ZN(n2255) );
  nd02d0 U4230 ( .A1(n1202), .A2(n1620), .ZN(n2247) );
  nr03d0 U4231 ( .A1(n2254), .A2(n2253), .A3(n1741), .ZN(n1620) );
  inv0d0 U4232 ( .I(n2231), .ZN(n1741) );
  oai211d1 U4233 ( .C1(mgmtsoc_litespisdrphycore_posedge_reg2), .C2(N815), .A(
        n1626), .B(litespiphy_state[1]), .ZN(n1076) );
  inv0d0 U4234 ( .I(litespiphy_state[0]), .ZN(n1626) );
  inv0d0 U4235 ( .I(litespi_tx_mux_sel), .ZN(n448) );
  inv0d0 U4236 ( .I(n3218), .ZN(n1088) );
  nr02d0 U4237 ( .A1(n1685), .A2(n2231), .ZN(n1201) );
  inv0d0 U4238 ( .I(n2243), .ZN(n1685) );
  nd02d0 U4239 ( .A1(n1202), .A2(n973), .ZN(n1075) );
  inv0d0 U4241 ( .I(n1604), .ZN(n1740) );
  nr02d0 U4242 ( .A1(n2256), .A2(n2257), .ZN(n1604) );
  nr04d0 U4243 ( .A1(n1749), .A2(n1222), .A3(n1228), .A4(n1621), .ZN(n1202) );
  nr04d0 U4244 ( .A1(n2258), .A2(n1749), .A3(n1606), .A4(n1228), .ZN(N4152) );
  inv0d0 U4245 ( .I(n1221), .ZN(n1749) );
  nd02d0 U4246 ( .A1(debug_oeb), .A2(n1677), .ZN(n2258) );
  inv0d0 U4247 ( .I(n1671), .ZN(n1677) );
  nr04d0 U4248 ( .A1(n1228), .A2(n1671), .A3(n1808), .A4(n1225), .ZN(N4141) );
  inv0d0 U4249 ( .I(debug_mode), .ZN(n1225) );
  inv0d0 U4250 ( .I(n1227), .ZN(n1808) );
  nr02d0 U4251 ( .A1(n1222), .A2(n1221), .ZN(n1227) );
  inv0d0 U4252 ( .I(n1606), .ZN(n1222) );
  oai22d1 U4253 ( .A1(n2259), .A2(n126), .B1(n3586), .B2(n93), .ZN(N4130) );
  inv0d0 U4254 ( .I(mgmtsoc_bus_errors_status[31]), .ZN(n2259) );
  oai22d1 U4255 ( .A1(n2262), .A2(n126), .B1(n3587), .B2(n93), .ZN(N4129) );
  inv0d0 U4256 ( .I(mgmtsoc_bus_errors_status[30]), .ZN(n2262) );
  oai22d1 U4257 ( .A1(n2263), .A2(n126), .B1(n3588), .B2(n93), .ZN(N4128) );
  inv0d0 U4258 ( .I(mgmtsoc_bus_errors_status[29]), .ZN(n2263) );
  oai22d1 U4259 ( .A1(n2264), .A2(n126), .B1(n3589), .B2(n93), .ZN(N4127) );
  inv0d0 U4260 ( .I(mgmtsoc_bus_errors_status[28]), .ZN(n2264) );
  oai22d1 U4261 ( .A1(n2265), .A2(n126), .B1(n3590), .B2(n93), .ZN(N4126) );
  inv0d0 U4262 ( .I(mgmtsoc_bus_errors_status[27]), .ZN(n2265) );
  oai22d1 U4263 ( .A1(n2266), .A2(n126), .B1(n3591), .B2(n93), .ZN(N4125) );
  inv0d0 U4264 ( .I(mgmtsoc_bus_errors_status[26]), .ZN(n2266) );
  oai22d1 U4265 ( .A1(n2267), .A2(n126), .B1(n3592), .B2(n93), .ZN(N4124) );
  inv0d0 U4266 ( .I(mgmtsoc_bus_errors_status[25]), .ZN(n2267) );
  oai22d1 U4267 ( .A1(n2268), .A2(n126), .B1(n3593), .B2(n93), .ZN(N4123) );
  inv0d0 U4268 ( .I(mgmtsoc_bus_errors_status[24]), .ZN(n2268) );
  oai22d1 U4269 ( .A1(n2269), .A2(n126), .B1(n3594), .B2(n93), .ZN(N4122) );
  inv0d0 U4270 ( .I(mgmtsoc_bus_errors_status[23]), .ZN(n2269) );
  oai22d1 U4271 ( .A1(n2270), .A2(n126), .B1(n3595), .B2(n93), .ZN(N4121) );
  inv0d0 U4272 ( .I(mgmtsoc_bus_errors_status[22]), .ZN(n2270) );
  oai22d1 U4273 ( .A1(n2271), .A2(n126), .B1(n3596), .B2(n93), .ZN(N4120) );
  inv0d0 U4274 ( .I(mgmtsoc_bus_errors_status[21]), .ZN(n2271) );
  oai22d1 U4275 ( .A1(n2272), .A2(n126), .B1(n3597), .B2(n93), .ZN(N4119) );
  inv0d0 U4276 ( .I(mgmtsoc_bus_errors_status[20]), .ZN(n2272) );
  oai22d1 U4277 ( .A1(n2273), .A2(n126), .B1(n3598), .B2(n93), .ZN(N4118) );
  inv0d0 U4278 ( .I(mgmtsoc_bus_errors_status[19]), .ZN(n2273) );
  oai22d1 U4279 ( .A1(n2274), .A2(n126), .B1(n3599), .B2(n93), .ZN(N4117) );
  inv0d0 U4280 ( .I(mgmtsoc_bus_errors_status[18]), .ZN(n2274) );
  oai22d1 U4281 ( .A1(n2275), .A2(n119), .B1(n3600), .B2(n92), .ZN(N4116) );
  inv0d0 U4282 ( .I(mgmtsoc_bus_errors_status[17]), .ZN(n2275) );
  oai22d1 U4283 ( .A1(n2276), .A2(n119), .B1(n3601), .B2(n92), .ZN(N4115) );
  inv0d0 U4284 ( .I(mgmtsoc_bus_errors_status[16]), .ZN(n2276) );
  oai22d1 U4285 ( .A1(n2277), .A2(n119), .B1(n3602), .B2(n92), .ZN(N4114) );
  inv0d0 U4286 ( .I(mgmtsoc_bus_errors_status[15]), .ZN(n2277) );
  oai22d1 U4287 ( .A1(n2278), .A2(n119), .B1(n3603), .B2(n92), .ZN(N4113) );
  inv0d0 U4288 ( .I(mgmtsoc_bus_errors_status[14]), .ZN(n2278) );
  oai22d1 U4289 ( .A1(n2279), .A2(n119), .B1(n3604), .B2(n92), .ZN(N4112) );
  inv0d0 U4290 ( .I(mgmtsoc_bus_errors_status[13]), .ZN(n2279) );
  oai22d1 U4291 ( .A1(n2280), .A2(n119), .B1(n3605), .B2(n92), .ZN(N4111) );
  inv0d0 U4292 ( .I(mgmtsoc_bus_errors_status[12]), .ZN(n2280) );
  oai22d1 U4293 ( .A1(n2281), .A2(n119), .B1(n3606), .B2(n92), .ZN(N4110) );
  inv0d0 U4294 ( .I(mgmtsoc_bus_errors_status[11]), .ZN(n2281) );
  oai22d1 U4295 ( .A1(n2282), .A2(n119), .B1(n3607), .B2(n92), .ZN(N4109) );
  inv0d0 U4296 ( .I(mgmtsoc_bus_errors_status[10]), .ZN(n2282) );
  oai22d1 U4297 ( .A1(n2283), .A2(n119), .B1(n3608), .B2(n92), .ZN(N4108) );
  inv0d0 U4298 ( .I(mgmtsoc_bus_errors_status[9]), .ZN(n2283) );
  oai22d1 U4299 ( .A1(n2284), .A2(n119), .B1(n3609), .B2(n92), .ZN(N4107) );
  inv0d0 U4300 ( .I(mgmtsoc_bus_errors_status[8]), .ZN(n2284) );
  oai22d1 U4301 ( .A1(n2285), .A2(n119), .B1(n3610), .B2(n92), .ZN(N4106) );
  inv0d0 U4302 ( .I(mgmtsoc_bus_errors_status[7]), .ZN(n2285) );
  oai22d1 U4303 ( .A1(n2286), .A2(n119), .B1(n3611), .B2(n92), .ZN(N4105) );
  inv0d0 U4304 ( .I(mgmtsoc_bus_errors_status[6]), .ZN(n2286) );
  oai22d1 U4305 ( .A1(n2287), .A2(n119), .B1(n3612), .B2(n92), .ZN(N4104) );
  inv0d0 U4306 ( .I(mgmtsoc_bus_errors_status[5]), .ZN(n2287) );
  oai22d1 U4307 ( .A1(n2288), .A2(n119), .B1(n3613), .B2(n92), .ZN(N4103) );
  inv0d0 U4308 ( .I(mgmtsoc_bus_errors_status[4]), .ZN(n2288) );
  oai22d1 U4309 ( .A1(n2289), .A2(n119), .B1(n3614), .B2(n92), .ZN(N4102) );
  inv0d0 U4310 ( .I(mgmtsoc_bus_errors_status[3]), .ZN(n2289) );
  oai22d1 U4311 ( .A1(n2290), .A2(n119), .B1(n3615), .B2(n92), .ZN(N4101) );
  inv0d0 U4312 ( .I(mgmtsoc_bus_errors_status[2]), .ZN(n2290) );
  oai322d1 U4313 ( .C1(n1215), .C2(n1671), .C3(n1670), .A1(n3616), .A2(n93), 
        .B1(n2291), .B2(n126), .ZN(N4100) );
  inv0d0 U4314 ( .I(mgmtsoc_bus_errors_status[1]), .ZN(n2291) );
  inv0d0 U4315 ( .I(csrbank0_reset0_w[1]), .ZN(n1215) );
  oai322d1 U4316 ( .C1(n1217), .C2(n1671), .C3(n1670), .A1(n3617), .A2(n93), 
        .B1(n2292), .B2(n126), .ZN(N4099) );
  nd03d0 U4317 ( .A1(n902), .A2(n903), .A3(n1213), .ZN(n2260) );
  nr02d0 U4318 ( .A1(n2256), .A2(n2254), .ZN(n902) );
  inv0d0 U4319 ( .I(mgmtsoc_bus_errors_status[0]), .ZN(n2292) );
  nd03d0 U4320 ( .A1(n2243), .A2(n903), .A3(n1213), .ZN(n2261) );
  inv0d0 U4321 ( .I(n1670), .ZN(n1213) );
  nr02d0 U4322 ( .A1(n2257), .A2(n2253), .ZN(n2243) );
  nd02d0 U4323 ( .A1(n1699), .A2(n1603), .ZN(n1670) );
  inv0d0 U4324 ( .I(n1228), .ZN(n1603) );
  nd02d0 U4325 ( .A1(n2245), .A2(n912), .ZN(n1228) );
  inv0d0 U4326 ( .I(n739), .ZN(n912) );
  nr02d0 U4327 ( .A1(n1500), .A2(n1480), .ZN(n739) );
  inv0d0 U4328 ( .I(mprj_adr_o[13]), .ZN(n1480) );
  oai21d1 U4329 ( .B1(n3291), .B2(n2334), .A(n2293), .ZN(mprj_adr_o[13]) );
  aoi22d1 U4330 ( .A1(mgmtsoc_dbus_dbus_adr[11]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[11]), .B2(n2337), .ZN(n2293) );
  nr02d0 U4331 ( .A1(n1700), .A2(n1750), .ZN(n2245) );
  nr02d0 U4332 ( .A1(n1500), .A2(n1478), .ZN(n1750) );
  inv0d0 U4333 ( .I(mprj_adr_o[15]), .ZN(n1478) );
  oai21d1 U4334 ( .B1(n3289), .B2(n2335), .A(n2294), .ZN(mprj_adr_o[15]) );
  aoi22d1 U4335 ( .A1(mgmtsoc_dbus_dbus_adr[13]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[13]), .B2(n2338), .ZN(n2294) );
  nr02d0 U4336 ( .A1(n1500), .A2(n1479), .ZN(n1700) );
  inv0d0 U4337 ( .I(mprj_adr_o[14]), .ZN(n1479) );
  oai21d1 U4338 ( .B1(n3290), .B2(n2333), .A(n2295), .ZN(mprj_adr_o[14]) );
  aoi22d1 U4339 ( .A1(mgmtsoc_dbus_dbus_adr[12]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[12]), .B2(n2339), .ZN(n2295) );
  nr02d0 U4340 ( .A1(n1221), .A2(n1606), .ZN(n1699) );
  nr02d0 U4341 ( .A1(n1500), .A2(n1482), .ZN(n1606) );
  inv0d0 U4342 ( .I(mprj_adr_o[11]), .ZN(n1482) );
  oai21d1 U4343 ( .B1(n3293), .B2(n2334), .A(n2296), .ZN(mprj_adr_o[11]) );
  aoi22d1 U4344 ( .A1(mgmtsoc_dbus_dbus_adr[9]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[9]), .B2(n2340), .ZN(n2296) );
  nr02d0 U4345 ( .A1(n1500), .A2(n1481), .ZN(n1221) );
  inv0d0 U4346 ( .I(mprj_adr_o[12]), .ZN(n1481) );
  oai21d1 U4347 ( .B1(n3292), .B2(n2335), .A(n2297), .ZN(mprj_adr_o[12]) );
  aoi22d1 U4348 ( .A1(mgmtsoc_dbus_dbus_adr[10]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[10]), .B2(n2337), .ZN(n2297) );
  nd03d0 U4349 ( .A1(n2257), .A2(n2256), .A3(n903), .ZN(n1671) );
  nr02d0 U4350 ( .A1(n1621), .A2(n2231), .ZN(n903) );
  nr02d0 U4351 ( .A1(n1500), .A2(n1459), .ZN(n2231) );
  inv0d0 U4352 ( .I(mprj_adr_o[4]), .ZN(n1459) );
  aoi22d1 U4354 ( .A1(mgmtsoc_dbus_dbus_adr[2]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[2]), .B2(n2338), .ZN(n2298) );
  nd02d0 U4355 ( .A1(n786), .A2(n2233), .ZN(n1621) );
  inv0d0 U4356 ( .I(n2232), .ZN(n2233) );
  nr02d0 U4357 ( .A1(n1500), .A2(n1458), .ZN(n2232) );
  inv0d0 U4358 ( .I(mprj_adr_o[5]), .ZN(n1458) );
  oai21d1 U4359 ( .B1(n3299), .B2(n2334), .A(n2299), .ZN(mprj_adr_o[5]) );
  aoi22d1 U4360 ( .A1(mgmtsoc_dbus_dbus_adr[3]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[3]), .B2(n2339), .ZN(n2299) );
  aoi21d1 U4361 ( .B1(mprj_adr_o[8]), .B2(n1673), .A(n2300), .ZN(n786) );
  aon211d1 U4362 ( .C1(n1456), .C2(n1457), .B(n1500), .A(n2301), .ZN(n2300) );
  oai21d1 U4363 ( .B1(mprj_adr_o[10]), .B2(mprj_adr_o[9]), .A(n1673), .ZN(
        n2301) );
  oai21d1 U4364 ( .B1(n3295), .B2(n2335), .A(n2302), .ZN(mprj_adr_o[9]) );
  aoi22d1 U4365 ( .A1(mgmtsoc_dbus_dbus_adr[7]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[7]), .B2(n2340), .ZN(n2302) );
  oai21d1 U4366 ( .B1(n3294), .B2(n2333), .A(n2303), .ZN(mprj_adr_o[10]) );
  aoi22d1 U4367 ( .A1(mgmtsoc_dbus_dbus_adr[8]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[8]), .B2(n2337), .ZN(n2303) );
  inv0d0 U4368 ( .I(mprj_adr_o[6]), .ZN(n1457) );
  oai21d1 U4369 ( .B1(n3298), .B2(n2334), .A(n2304), .ZN(mprj_adr_o[6]) );
  aoi22d1 U4370 ( .A1(mgmtsoc_dbus_dbus_adr[4]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[4]), .B2(n2338), .ZN(n2304) );
  inv0d0 U4371 ( .I(mprj_adr_o[7]), .ZN(n1456) );
  oai21d1 U4372 ( .B1(n3297), .B2(n2335), .A(n2305), .ZN(mprj_adr_o[7]) );
  aoi22d1 U4373 ( .A1(mgmtsoc_dbus_dbus_adr[5]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[5]), .B2(n2339), .ZN(n2305) );
  oai21d1 U4374 ( .B1(n3296), .B2(n2333), .A(n2306), .ZN(mprj_adr_o[8]) );
  aoi22d1 U4375 ( .A1(mgmtsoc_dbus_dbus_adr[6]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[6]), .B2(n2340), .ZN(n2306) );
  inv0d0 U4376 ( .I(n2253), .ZN(n2256) );
  nr02d0 U4377 ( .A1(n1500), .A2(n1460), .ZN(n2253) );
  inv0d0 U4378 ( .I(mprj_adr_o[3]), .ZN(n1460) );
  oai21d1 U4379 ( .B1(n3301), .B2(n2334), .A(n2307), .ZN(mprj_adr_o[3]) );
  aoi22d1 U4380 ( .A1(mgmtsoc_dbus_dbus_adr[1]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[1]), .B2(n2337), .ZN(n2307) );
  inv0d0 U4381 ( .I(n2254), .ZN(n2257) );
  nr02d0 U4382 ( .A1(n1500), .A2(n1463), .ZN(n2254) );
  inv0d0 U4383 ( .I(mprj_adr_o[2]), .ZN(n1463) );
  oai21d1 U4384 ( .B1(n3302), .B2(n2335), .A(n2308), .ZN(mprj_adr_o[2]) );
  aoi22d1 U4385 ( .A1(mgmtsoc_dbus_dbus_adr[0]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[0]), .B2(n2338), .ZN(n2308) );
  inv0d0 U4386 ( .I(n1673), .ZN(n1500) );
  nr03d0 U4387 ( .A1(n1103), .A2(state), .A3(n1501), .ZN(n1673) );
  nd04d0 U4388 ( .A1(n1475), .A2(n1474), .A3(n1476), .A4(n2309), .ZN(n1501) );
  nr02d0 U4389 ( .A1(mprj_adr_o[16]), .A2(n1512), .ZN(n2309) );
  nd04d0 U4390 ( .A1(n1628), .A2(mprj_adr_o[28]), .A3(n2310), .A4(
        mprj_adr_o[29]), .ZN(n1512) );
  oai21d1 U4391 ( .B1(n3277), .B2(n2333), .A(n2311), .ZN(mprj_adr_o[29]) );
  aoi22d1 U4392 ( .A1(mgmtsoc_dbus_dbus_adr[27]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[27]), .B2(n2339), .ZN(n2311) );
  nr02d0 U4393 ( .A1(n1461), .A2(n1462), .ZN(n2310) );
  inv0d0 U4394 ( .I(mprj_adr_o[30]), .ZN(n1462) );
  oai21d1 U4395 ( .B1(n3276), .B2(n2334), .A(n2312), .ZN(mprj_adr_o[30]) );
  aoi22d1 U4396 ( .A1(mgmtsoc_dbus_dbus_adr[28]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[28]), .B2(n2340), .ZN(n2312) );
  inv0d0 U4397 ( .I(mprj_adr_o[31]), .ZN(n1461) );
  oai21d1 U4398 ( .B1(n3275), .B2(n2335), .A(n2313), .ZN(mprj_adr_o[31]) );
  aoi22d1 U4399 ( .A1(mgmtsoc_dbus_dbus_adr[29]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[29]), .B2(n2337), .ZN(n2313) );
  oai21d1 U4400 ( .B1(n3278), .B2(n2333), .A(n2314), .ZN(mprj_adr_o[28]) );
  aoi22d1 U4401 ( .A1(mgmtsoc_dbus_dbus_adr[26]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[26]), .B2(n2338), .ZN(n2314) );
  an02d0 U4402 ( .A1(n2315), .A2(n2316), .Z(n1628) );
  nr04d0 U4403 ( .A1(mprj_adr_o[27]), .A2(mprj_adr_o[26]), .A3(mprj_adr_o[25]), 
        .A4(mprj_adr_o[24]), .ZN(n2316) );
  oai21d1 U4404 ( .B1(n2332), .B2(n1252), .A(n2317), .ZN(mprj_adr_o[24]) );
  aoi22d1 U4405 ( .A1(mgmtsoc_dbus_dbus_adr[22]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[22]), .B2(n2339), .ZN(n2317) );
  inv0d0 U4406 ( .I(dbg_uart_wishbone_adr[22]), .ZN(n1252) );
  oai21d1 U4407 ( .B1(n2332), .B2(n1250), .A(n2318), .ZN(mprj_adr_o[25]) );
  aoi22d1 U4408 ( .A1(mgmtsoc_dbus_dbus_adr[23]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[23]), .B2(n2340), .ZN(n2318) );
  inv0d0 U4409 ( .I(dbg_uart_wishbone_adr[23]), .ZN(n1250) );
  oai21d1 U4410 ( .B1(n3280), .B2(n2334), .A(n2319), .ZN(mprj_adr_o[26]) );
  aoi22d1 U4411 ( .A1(mgmtsoc_dbus_dbus_adr[24]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[24]), .B2(n2337), .ZN(n2319) );
  oai21d1 U4412 ( .B1(n3279), .B2(n2335), .A(n2320), .ZN(mprj_adr_o[27]) );
  aoi22d1 U4413 ( .A1(mgmtsoc_dbus_dbus_adr[25]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[25]), .B2(n2338), .ZN(n2320) );
  nr04d0 U4414 ( .A1(mprj_adr_o[23]), .A2(mprj_adr_o[22]), .A3(mprj_adr_o[21]), 
        .A4(mprj_adr_o[20]), .ZN(n2315) );
  oai21d1 U4415 ( .B1(n3284), .B2(n2333), .A(n2321), .ZN(mprj_adr_o[20]) );
  aoi22d1 U4416 ( .A1(mgmtsoc_dbus_dbus_adr[18]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[18]), .B2(n2339), .ZN(n2321) );
  oai21d1 U4417 ( .B1(n3283), .B2(n2334), .A(n2322), .ZN(mprj_adr_o[21]) );
  aoi22d1 U4418 ( .A1(mgmtsoc_dbus_dbus_adr[19]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[19]), .B2(n2340), .ZN(n2322) );
  oai21d1 U4419 ( .B1(n3282), .B2(n2335), .A(n2323), .ZN(mprj_adr_o[22]) );
  aoi22d1 U4420 ( .A1(mgmtsoc_dbus_dbus_adr[20]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[20]), .B2(n2337), .ZN(n2323) );
  oai21d1 U4421 ( .B1(n3281), .B2(n2333), .A(n2324), .ZN(mprj_adr_o[23]) );
  aoi22d1 U4422 ( .A1(mgmtsoc_dbus_dbus_adr[21]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[21]), .B2(n2338), .ZN(n2324) );
  oai21d1 U4423 ( .B1(n3288), .B2(n2334), .A(n2325), .ZN(mprj_adr_o[16]) );
  aoi22d1 U4424 ( .A1(mgmtsoc_dbus_dbus_adr[14]), .A2(n2344), .B1(
        mgmtsoc_ibus_ibus_adr[14]), .B2(n2339), .ZN(n2325) );
  inv0d0 U4425 ( .I(mprj_adr_o[17]), .ZN(n1476) );
  oai21d1 U4426 ( .B1(n3287), .B2(n2335), .A(n2326), .ZN(mprj_adr_o[17]) );
  aoi22d1 U4427 ( .A1(mgmtsoc_dbus_dbus_adr[15]), .A2(n2345), .B1(
        mgmtsoc_ibus_ibus_adr[15]), .B2(n2340), .ZN(n2326) );
  inv0d0 U4428 ( .I(mprj_adr_o[19]), .ZN(n1474) );
  oai21d1 U4429 ( .B1(n3285), .B2(n2333), .A(n2327), .ZN(mprj_adr_o[19]) );
  aoi22d1 U4430 ( .A1(mgmtsoc_dbus_dbus_adr[17]), .A2(n2342), .B1(
        mgmtsoc_ibus_ibus_adr[17]), .B2(n2337), .ZN(n2327) );
  inv0d0 U4431 ( .I(mprj_adr_o[18]), .ZN(n1475) );
  oai21d1 U4432 ( .B1(n3286), .B2(n2334), .A(n2328), .ZN(mprj_adr_o[18]) );
  aoi22d1 U4433 ( .A1(mgmtsoc_dbus_dbus_adr[16]), .A2(n2343), .B1(
        mgmtsoc_ibus_ibus_adr[16]), .B2(n2338), .ZN(n2328) );
  inv0d0 U4434 ( .I(n1239), .ZN(n1103) );
  nr02d0 U4435 ( .A1(n1451), .A2(n1414), .ZN(n1239) );
  aoi221d1 U4436 ( .B1(n2340), .B2(mgmtsoc_ibus_ibus_stb), .C1(n2344), .C2(
        mgmtsoc_dbus_dbus_stb), .A(n1674), .ZN(n1414) );
  aoi221d1 U4437 ( .B1(n2345), .B2(request[1]), .C1(n2340), .C2(request[0]), 
        .A(n1674), .ZN(n1451) );
  nr02d0 U4438 ( .A1(n2335), .A2(n1336), .ZN(n1674) );
  inv0d0 U4439 ( .I(n1331), .ZN(n1336) );
  nr02d0 U4440 ( .A1(n1518), .A2(uartwishbonebridge_state[1]), .ZN(n1331) );
  inv0d0 U4441 ( .I(uartwishbonebridge_state[2]), .ZN(n1518) );
  inv0d0 U4442 ( .I(grant[1]), .ZN(n1329) );
  nr02d0 U4443 ( .A1(grant[0]), .A2(grant[1]), .ZN(N6479) );
  nr02d0 U4444 ( .A1(n1325), .A2(grant[1]), .ZN(N6477) );
  inv0d0 U4445 ( .I(grant[0]), .ZN(n1325) );
  inv0d0 U4446 ( .I(csrbank0_reset0_w[0]), .ZN(n1217) );
  or02d0 U4447 ( .A1(N3637), .A2(n1396), .Z(N3670) );
  inv0d0 U4448 ( .I(n17), .ZN(n1396) );
  an02d0 U4449 ( .A1(N3636), .A2(rs232phy_rs232phyrx_state), .Z(N3669) );
  an02d0 U4450 ( .A1(N3635), .A2(rs232phy_rs232phyrx_state), .Z(N3668) );
  an02d0 U4451 ( .A1(N3634), .A2(rs232phy_rs232phyrx_state), .Z(N3667) );
  an02d0 U4452 ( .A1(N3633), .A2(rs232phy_rs232phyrx_state), .Z(N3666) );
  an02d0 U4453 ( .A1(N3632), .A2(rs232phy_rs232phyrx_state), .Z(N3665) );
  an02d0 U4454 ( .A1(N3631), .A2(rs232phy_rs232phyrx_state), .Z(N3664) );
  an02d0 U4455 ( .A1(N3630), .A2(rs232phy_rs232phyrx_state), .Z(N3663) );
  an02d0 U4456 ( .A1(N3629), .A2(rs232phy_rs232phyrx_state), .Z(N3662) );
  an02d0 U4457 ( .A1(N3628), .A2(rs232phy_rs232phyrx_state), .Z(N3661) );
  an02d0 U4458 ( .A1(N3627), .A2(rs232phy_rs232phyrx_state), .Z(N3660) );
  an02d0 U4459 ( .A1(N3626), .A2(rs232phy_rs232phyrx_state), .Z(N3659) );
  an02d0 U4460 ( .A1(N3625), .A2(rs232phy_rs232phyrx_state), .Z(N3658) );
  an02d0 U4461 ( .A1(N3624), .A2(rs232phy_rs232phyrx_state), .Z(N3657) );
  an02d0 U4462 ( .A1(N3623), .A2(rs232phy_rs232phyrx_state), .Z(N3656) );
  an02d0 U4463 ( .A1(N3622), .A2(rs232phy_rs232phyrx_state), .Z(N3655) );
  an02d0 U4464 ( .A1(N3621), .A2(rs232phy_rs232phyrx_state), .Z(N3654) );
  an02d0 U4465 ( .A1(N3620), .A2(rs232phy_rs232phyrx_state), .Z(N3653) );
  an02d0 U4466 ( .A1(N3619), .A2(n17), .Z(N3652) );
  an02d0 U4467 ( .A1(N3618), .A2(n17), .Z(N3651) );
  an02d0 U4468 ( .A1(N3617), .A2(n17), .Z(N3650) );
  an02d0 U4469 ( .A1(N3616), .A2(n17), .Z(N3649) );
  an02d0 U4470 ( .A1(N3615), .A2(n17), .Z(N3648) );
  an02d0 U4471 ( .A1(N3614), .A2(n17), .Z(N3647) );
  an02d0 U4472 ( .A1(N3613), .A2(n17), .Z(N3646) );
  an02d0 U4473 ( .A1(N3612), .A2(n17), .Z(N3645) );
  an02d0 U4474 ( .A1(N3611), .A2(n17), .Z(N3644) );
  an02d0 U4475 ( .A1(N3610), .A2(n17), .Z(N3643) );
  an02d0 U4476 ( .A1(N3609), .A2(n17), .Z(N3642) );
  an02d0 U4477 ( .A1(N3608), .A2(n17), .Z(N3641) );
  an02d0 U4478 ( .A1(N3607), .A2(n17), .Z(N3640) );
  an02d0 U4479 ( .A1(N3606), .A2(n17), .Z(N3639) );
  an02d0 U4480 ( .A1(N3570), .A2(rs232phy_rs232phytx_state), .Z(N3603) );
  an02d0 U4481 ( .A1(N3569), .A2(rs232phy_rs232phytx_state), .Z(N3602) );
  an02d0 U4482 ( .A1(N3568), .A2(rs232phy_rs232phytx_state), .Z(N3601) );
  an02d0 U4483 ( .A1(N3567), .A2(rs232phy_rs232phytx_state), .Z(N3600) );
  an02d0 U4484 ( .A1(N3566), .A2(rs232phy_rs232phytx_state), .Z(N3599) );
  an02d0 U4485 ( .A1(N3565), .A2(rs232phy_rs232phytx_state), .Z(N3598) );
  an02d0 U4486 ( .A1(N3564), .A2(rs232phy_rs232phytx_state), .Z(N3597) );
  an02d0 U4487 ( .A1(N3563), .A2(rs232phy_rs232phytx_state), .Z(N3596) );
  an02d0 U4488 ( .A1(N3562), .A2(rs232phy_rs232phytx_state), .Z(N3595) );
  an02d0 U4489 ( .A1(N3561), .A2(rs232phy_rs232phytx_state), .Z(N3594) );
  or02d0 U4490 ( .A1(N3560), .A2(n764), .Z(N3593) );
  or02d0 U4491 ( .A1(N3559), .A2(n764), .Z(N3592) );
  or02d0 U4492 ( .A1(N3558), .A2(n764), .Z(N3591) );
  or02d0 U4493 ( .A1(N3557), .A2(n764), .Z(N3590) );
  or02d0 U4494 ( .A1(N3556), .A2(n764), .Z(N3589) );
  an02d0 U4495 ( .A1(N3555), .A2(rs232phy_rs232phytx_state), .Z(N3588) );
  or02d0 U4496 ( .A1(N3554), .A2(n764), .Z(N3587) );
  or02d0 U4497 ( .A1(N3553), .A2(n764), .Z(N3586) );
  or02d0 U4498 ( .A1(N3552), .A2(n764), .Z(N3585) );
  an02d0 U4499 ( .A1(N3551), .A2(rs232phy_rs232phytx_state), .Z(N3584) );
  or02d0 U4500 ( .A1(N3550), .A2(n764), .Z(N3583) );
  an02d0 U4501 ( .A1(N3549), .A2(rs232phy_rs232phytx_state), .Z(N3582) );
  or02d0 U4502 ( .A1(N3548), .A2(n764), .Z(N3581) );
  an02d0 U4503 ( .A1(N3547), .A2(rs232phy_rs232phytx_state), .Z(N3580) );
  an02d0 U4504 ( .A1(N3546), .A2(rs232phy_rs232phytx_state), .Z(N3579) );
  an02d0 U4505 ( .A1(N3545), .A2(rs232phy_rs232phytx_state), .Z(N3578) );
  or02d0 U4506 ( .A1(N3544), .A2(n764), .Z(N3577) );
  an02d0 U4508 ( .A1(N3543), .A2(rs232phy_rs232phytx_state), .Z(N3576) );
  an02d0 U4509 ( .A1(N3542), .A2(n6), .Z(N3575) );
  an02d0 U4510 ( .A1(N3541), .A2(n6), .Z(N3574) );
  an02d0 U4511 ( .A1(N3540), .A2(n6), .Z(N3573) );
  an02d0 U4512 ( .A1(N3539), .A2(n6), .Z(N3572) );
  aon211d1 U4513 ( .C1(n1096), .C2(n1496), .B(litespi_tx_mux_sel), .A(n2329), 
        .ZN(N3077) );
  nd02d0 U4514 ( .A1(litespi_tx_mux_sel), .A2(n1071), .ZN(n2329) );
  inv0d0 U4515 ( .I(\mgmtsoc_port_master_user_port_sink_payload_mask[0] ), 
        .ZN(n1071) );
  nd02d0 U4516 ( .A1(litespi_state[2]), .A2(litespi_state[1]), .ZN(n1496) );
  nr02d0 U4517 ( .A1(n1591), .A2(litespi_state[3]), .ZN(n1096) );
  inv0d0 U4518 ( .I(litespi_state[0]), .ZN(n1591) );
  oai22d1 U4984 ( .A1(n3656), .A2(n3624), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[31]) );
  oai22d1 U4985 ( .A1(n3656), .A2(n3625), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[30]) );
  oai22d1 U4986 ( .A1(n3656), .A2(n3626), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[29]) );
  oai22d1 U4987 ( .A1(n3656), .A2(n3627), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[28]) );
  oai22d1 U4988 ( .A1(n3656), .A2(n3628), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[27]) );
  oai22d1 U4989 ( .A1(n3656), .A2(n3629), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[26]) );
  oai22d1 U4990 ( .A1(n3656), .A2(n3630), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[25]) );
  oai22d1 U4991 ( .A1(n3656), .A2(n3631), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[24]) );
  oai22d1 U4992 ( .A1(n3656), .A2(n3632), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[23]) );
  oai22d1 U4993 ( .A1(n3656), .A2(n3633), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[22]) );
  oai22d1 U4994 ( .A1(n3656), .A2(n3634), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[21]) );
  oai22d1 U4995 ( .A1(n3656), .A2(n3635), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[20]) );
  oai22d1 U4996 ( .A1(n3656), .A2(n3636), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[19]) );
  oai22d1 U4997 ( .A1(n3656), .A2(n3637), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[18]) );
  oai22d1 U4998 ( .A1(n3656), .A2(n3638), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[17]) );
  oai22d1 U4999 ( .A1(n3656), .A2(n3639), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[16]) );
  oai22d1 U5000 ( .A1(n3656), .A2(n3640), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[15]) );
  oai22d1 U5001 ( .A1(n3656), .A2(n3641), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[14]) );
  oai22d1 U5002 ( .A1(n3656), .A2(n3642), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[13]) );
  oai22d1 U5003 ( .A1(n3656), .A2(n3643), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[12]) );
  oai22d1 U5004 ( .A1(n3656), .A2(n3644), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[11]) );
  oai22d1 U5005 ( .A1(n3656), .A2(n3645), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[10]) );
  oai22d1 U5006 ( .A1(n3656), .A2(n3646), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[9]) );
  oai22d1 U5007 ( .A1(n3656), .A2(n3647), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[8]) );
  oai22d1 U5008 ( .A1(n3656), .A2(n3648), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[7]) );
  oai22d1 U5009 ( .A1(n3656), .A2(n3649), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[6]) );
  oai22d1 U5010 ( .A1(n3656), .A2(n3650), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[5]) );
  oai22d1 U5011 ( .A1(n3656), .A2(n3651), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[4]) );
  oai22d1 U5012 ( .A1(n3656), .A2(n3652), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[3]) );
  oai22d1 U5013 ( .A1(n3656), .A2(n3653), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[2]) );
  oai22d1 U5014 ( .A1(n3656), .A2(n3654), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[1]) );
  oai22d1 U5015 ( .A1(n3657), .A2(n3656), .B1(1'b0), .B2(n3655), .ZN(
        mgmtsoc_ibus_ibus_dat_r[0]) );
  VexRiscv VexRiscv ( .vccd1(VPWR), .vssd1(VGND), .clk(core_clk), 
        .dBusWishbone_ACK(mgmtsoc_dbus_dbus_ack), .dBusWishbone_DAT_MISO(
        mgmtsoc_ibus_ibus_dat_r), .dBusWishbone_ERR(_0_net_), .debugReset(
        sys_rst), .debug_bus_cmd_payload_address(
        mgmtsoc_vexriscv_i_cmd_payload_address), .debug_bus_cmd_payload_data(
        mgmtsoc_vexriscv_i_cmd_payload_data), .debug_bus_cmd_payload_wr(
        mgmtsoc_vexriscv_i_cmd_payload_wr), .debug_bus_cmd_valid(
        mgmtsoc_vexriscv_i_cmd_valid), .externalInterruptArray({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        mgmtsoc_interrupt}), .iBusWishbone_ACK(mgmtsoc_ibus_ibus_ack), 
        .iBusWishbone_DAT_MISO(mgmtsoc_ibus_ibus_dat_r), .iBusWishbone_ERR(
        _1_net_), .reset(_2_net_), .softwareInterrupt(1'b0), .timerInterrupt(
        1'b0), .dBusWishbone_ADR(mgmtsoc_dbus_dbus_adr), .dBusWishbone_CYC(
        request[1]), .dBusWishbone_DAT_MOSI(mgmtsoc_dbus_dbus_dat_w), 
        .dBusWishbone_SEL(mgmtsoc_dbus_dbus_sel), .dBusWishbone_STB(
        mgmtsoc_dbus_dbus_stb), .dBusWishbone_WE(mgmtsoc_dbus_dbus_we), 
        .debug_bus_cmd_ready(mgmtsoc_vexriscv_o_cmd_ready), 
        .debug_bus_rsp_data(mgmtsoc_vexriscv_o_rsp_data), .debug_resetOut(
        mgmtsoc_vexriscv_o_resetOut), .iBusWishbone_ADR(mgmtsoc_ibus_ibus_adr), 
        .iBusWishbone_CYC(request[0]), .iBusWishbone_DAT_MOSI(
        mgmtsoc_ibus_ibus_dat_w), .iBusWishbone_SEL(mgmtsoc_ibus_ibus_sel), 
        .iBusWishbone_STB(mgmtsoc_ibus_ibus_stb), .iBusWishbone_WE(
        mgmtsoc_ibus_ibus_we) );
  mgmt_core_DW01_dec_0_DW01_dec_6 sub_7086 ( .A(dbg_uart_count), .SUM({N3904, 
        N3903, N3902, N3901, N3900, N3899, N3898, N3897, N3896, N3895, N3894, 
        N3893, N3892, N3891, N3890, N3889, N3888, N3887, N3886, N3885}) );
  mgmt_core_DW01_add_0_DW01_add_3 add_7049 ( .A({1'b0, dbg_uart_rx_phase}), 
        .B({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 
        1'b0, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1}), .CI(1'b0), .SUM({N3844, N3843, N3842, N3841, N3840, N3839, N3838, N3837, N3836, N3835, 
        N3834, N3833, N3832, N3831, N3830, N3829, N3828, N3827, N3826, N3825, 
        N3824, N3823, N3822, N3821, N3820, N3819, N3818, N3817, N3816, N3815, 
        N3814, N3813, N3812}) );
  mgmt_core_DW01_add_1_DW01_add_4 add_7034 ( .A({1'b0, dbg_uart_tx_phase}), 
        .B({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 
        1'b0, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1}), .CI(1'b0), .SUM({N3777, N3776, N3775, N3774, N3773, N3772, N3771, N3770, N3769, N3768, 
        N3767, N3766, N3765, N3764, N3763, N3762, N3761, N3760, N3759, N3758, 
        N3757, N3756, N3755, N3754, N3753, N3752, N3751, N3750, N3749, N3748, 
        N3747, N3746, N3745}) );
  mgmt_core_DW01_add_2_DW01_add_5 add_6950 ( .A({1'b0, uart_phy_tx_phase}), 
        .B({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .CI(1'b0), .SUM({N3571, N3570, N3569, N3568, N3567, N3566, N3565, N3564, N3563, N3562, 
        N3561, N3560, N3559, N3558, N3557, N3556, N3555, N3554, N3553, N3552, 
        N3551, N3550, N3549, N3548, N3547, N3546, N3545, N3544, N3543, N3542, 
        N3541, N3540, N3539}) );
  mgmt_core_DW01_inc_0_DW01_inc_14 add_6913 ( .A(spi_master_clk_divider1), 
        .SUM({N3502, N3501, N3500, N3499, N3498, N3497, N3496, N3495, N3494, 
        N3493, N3492, N3491, N3490, N3489, N3488, N3487}) );
  mgmt_core_DW01_inc_1_DW01_inc_15 add_6848 ( .A(mgmtsoc_litespisdrphycore_cnt), .SUM({N3428, N3427, N3426, N3425, N3424, N3423, N3422, N3421}) );
  mgmt_core_DW01_dec_2_DW01_dec_8 sub_6792 ( .A(mgmtsoc_value), .SUM({N3166, 
        N3165, N3164, N3163, N3162, N3161, N3160, N3159, N3158, N3157, N3156, 
        N3155, N3154, N3153, N3152, N3151, N3150, N3149, N3148, N3147, N3146, 
        N3145, N3144, N3143, N3142, N3141, N3140, N3139, N3138, N3137, N3136, 
        N3135}) );
  mgmt_core_DW01_dec_5_DW01_dec_11 sub_2900 ( .A({1'b0, 
        spi_master_clk_divider0[15:1]}), .SUM({N1636, N1635, N1634, N1633, 
        N1632, N1631, N1630, N1629, N1628, N1627, N1626, N1625, N1624, N1623, 
        N1622, N1621}) );
  mgmt_core_DW01_inc_2_DW01_inc_16 add_2741 ( .A(mgmtsoc_litespimmap_burst_adr), .SUM({N1426, N1425, N1424, N1423, N1422, N1421, N1420, N1419, N1418, N1417, 
        N1416, N1415, N1414, N1413, N1412, N1411, N1410, N1409, N1408, N1407, 
        N1406, N1405, N1404, N1403, N1402, N1401, N1400, N1399, N1398, N1397})
         );
  mgmt_core_DW01_add_3_DW01_add_6 r993 ( .A({dbg_uart_address, 
        dbg_uart_wishbone_adr}), .B({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        dbg_uart_incr}), .CI(1'b0), .SUM({N2387, N2386, N2385, N2384, N2383, 
        N2382, N2381, N2380, N2379, N2378, N2377, N2376, N2375, N2374, N2373, 
        N2372, N2371, N2370, N2369, N2368, N2367, N2366, N2365, N2364, N2363, 
        N2362, N2361, N2360, N2359, N2358, N2357, N2356}) );
  mgmt_core_DW01_inc_3_DW01_inc_17 r992 ( .A(dbg_uart_words_count), .SUM({
        N2109, N2108, N2107, N2106, N2105, N2104, N2103, N2102}) );
  mgmt_core_DW01_cmp6_3_DW01_cmp6_117 r972 ( .A(mprj_adr_o[31:2]), .B(
        mgmtsoc_litespimmap_burst_adr), .TC(1'b0), .EQ(N998) );
  mgmt_core_DW01_ash_0 sla_6810 ( .A(
        mgmtsoc_litespisdrphycore_sink_payload_data), .DATA_TC(1'b0), .SH({
        N3241, N3240, N3239, N3238, N3237, N3236}), .SH_TC(1'b0), .B({N3273, 
        N3272, N3271, N3270, N3269, N3268, N3267, N3266, N3265, N3264, N3263, 
        N3262, N3261, N3260, N3259, N3258, N3257, N3256, N3255, N3254, N3253, 
        N3252, N3251, N3250, N3249, N3248, N3247, N3246, N3245, N3244, N3243, 
        N3242}) );
  mgmt_core_DW01_dec_6_DW01_dec_12 sub_7178 ( .A(count), .SUM({N3993, N3992, 
        N3991, N3990, N3989, N3988, N3987, N3986, N3985, N3984, N3983, N3982, 
        N3981, N3980, N3979, N3978, N3977, N3976, N3975, N3974}) );
  mgmt_core_DW01_inc_4_DW01_inc_18 add_6739 ( .A(mgmtsoc_bus_errors_status), 
        .SUM({N3113, N3112, N3111, N3110, N3109, N3108, N3107, N3106, N3105, 
        N3104, N3103, N3102, N3101, N3100, N3099, N3098, N3097, N3096, N3095, 
        N3094, N3093, N3092, N3091, N3090, N3089, N3088, N3087, N3086, N3085, 
        N3084, N3083, N3082}) );
  mgmt_core_DW01_add_4_DW01_add_7 add_6965 ( .A({1'b0, uart_phy_rx_phase}), 
        .B({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .CI(1'b0), .SUM({N3638, N3637, N3636, N3635, N3634, N3633, N3632, N3631, N3630, N3629, 
        N3628, N3627, N3626, N3625, N3624, N3623, N3622, N3621, N3620, N3619, 
        N3618, N3617, N3616, N3615, N3614, N3613, N3612, N3611, N3610, N3609, 
        N3608, N3607, N3606}) );
  mgmt_core_DW01_dec_7_DW01_dec_13 sub_2901 ( .A(spi_master_clk_divider0), 
        .SUM({N1652, N1651, N1650, N1649, N1648, N1647, N1646, N1645, N1644, 
        N1643, N1642, N1641, N1640, N1639, N1638, N1637}) );
  ad01d0 \r1135/U1_0  ( .A(uart_rx_fifo_level0[0]), .B(\U3/U3/Z_0 ), .CI(n556), 
        .CO(\r1135/carry[1] ), .S(N3739) );
  ad01d0 \r1135/U1_1  ( .A(uart_rx_fifo_level0[1]), .B(\U3/U3/Z_0 ), .CI(
        \r1135/carry[1] ), .CO(\r1135/carry[2] ), .S(N3740) );
  ad01d0 \r1135/U1_2  ( .A(uart_rx_fifo_level0[2]), .B(\U3/U3/Z_0 ), .CI(
        \r1135/carry[2] ), .CO(\r1135/carry[3] ), .S(N3741) );
  ad01d0 \r1135/U1_3  ( .A(uart_rx_fifo_level0[3]), .B(\U3/U3/Z_0 ), .CI(
        \r1135/carry[3] ), .CO(\r1135/carry[4] ), .S(N3742) );
  ad01d0 \r1135/U1_4  ( .A(uart_rx_fifo_level0[4]), .B(\U3/U3/Z_0 ), .CI(
        \r1135/carry[4] ), .S(N3743) );
  ad01d0 \r1127/U1_0  ( .A(uart_tx_fifo_level0[0]), .B(\U3/U2/Z_0 ), .CI(
        \r1127/carry[0] ), .CO(\r1127/carry[1] ), .S(N3706) );
  ad01d0 \r1127/U1_1  ( .A(uart_tx_fifo_level0[1]), .B(\U3/U2/Z_0 ), .CI(
        \r1127/carry[1] ), .CO(\r1127/carry[2] ), .S(N3707) );
  ad01d0 \r1127/U1_2  ( .A(uart_tx_fifo_level0[2]), .B(\U3/U2/Z_0 ), .CI(
        \r1127/carry[2] ), .CO(\r1127/carry[3] ), .S(N3708) );
  ad01d0 \r1127/U1_3  ( .A(uart_tx_fifo_level0[3]), .B(\U3/U2/Z_0 ), .CI(
        \r1127/carry[3] ), .CO(\r1127/carry[4] ), .S(N3709) );
  ad01d0 \r1061/U2_1  ( .A(\U3/U1/Z_1 ), .B(\r1061/B_not[1] ), .CI(
        \r1061/carry[1] ), .CO(\r1061/carry[2] ), .S(N868) );
  ad01d0 \r1061/U2_2  ( .A(\U3/U1/Z_2 ), .B(\r1061/B_not[2] ), .CI(
        \r1061/carry[2] ), .CO(\r1061/carry[3] ), .S(N869) );
  ad01d0 \r1061/U2_3  ( .A(\U3/U1/Z_3 ), .B(\r1061/B_not[3] ), .CI(
        \r1061/carry[3] ), .CO(\r1061/carry[4] ), .S(N870) );
  xr03d1 \r1127/U1_4  ( .A1(uart_tx_fifo_level0[4]), .A2(\U3/U2/Z_0 ), .A3(
        \r1127/carry[4] ), .Z(N3710) );
  nr04d0 U474 ( .A1(1'b0), .A2(interface0_bank_bus_dat_r[2]), .A3(
        interface11_bank_bus_dat_r[2]), .A4(interface10_bank_bus_dat_r[2]), 
        .ZN(n426) );
  nr04d0 U487 ( .A1(1'b0), .A2(interface0_bank_bus_dat_r[1]), .A3(
        interface11_bank_bus_dat_r[1]), .A4(interface10_bank_bus_dat_r[1]), 
        .ZN(n438) );
  nd04d0 U404 ( .A1(n364), .A2(n365), .A3(n366), .A4(1'b1), .ZN(n363) );
  nd04d0 U417 ( .A1(n376), .A2(n377), .A3(n378), .A4(1'b1), .ZN(n375) );
  nd04d0 U430 ( .A1(n388), .A2(n389), .A3(n390), .A4(1'b1), .ZN(n387) );
  nd04d0 U443 ( .A1(n400), .A2(n401), .A3(n402), .A4(1'b1), .ZN(n399) );
  nd04d0 U456 ( .A1(n412), .A2(n413), .A3(n414), .A4(1'b1), .ZN(n411) );
  nd04d0 U469 ( .A1(n424), .A2(n425), .A3(n426), .A4(1'b1), .ZN(n423) );
  nd04d0 U482 ( .A1(n436), .A2(n437), .A3(n438), .A4(1'b1), .ZN(n435) );
  nd02d1 U53 ( .A1(n352), .A2(n353), .ZN(n351) );
  nd02d1 U54 ( .A1(n340), .A2(n341), .ZN(n339) );
  nd02d1 U56 ( .A1(n328), .A2(n329), .ZN(n327) );
  nd02d1 U57 ( .A1(n316), .A2(n317), .ZN(n315) );
  nd02d1 U59 ( .A1(n304), .A2(n305), .ZN(n303) );
  nd02d1 U62 ( .A1(n292), .A2(n293), .ZN(n291) );
  nd02d1 U63 ( .A1(n280), .A2(n281), .ZN(n279) );
  nd02d1 U67 ( .A1(n268), .A2(n269), .ZN(n267) );
  nd02d1 U92 ( .A1(n256), .A2(n257), .ZN(n255) );
  nd02d1 U93 ( .A1(n244), .A2(n245), .ZN(n243) );
  nd02d1 U94 ( .A1(n232), .A2(n233), .ZN(n231) );
  nd02d1 U95 ( .A1(n220), .A2(n221), .ZN(n219) );
  nd02d1 U96 ( .A1(n208), .A2(n209), .ZN(n207) );
  nd02d1 U97 ( .A1(n196), .A2(n197), .ZN(n195) );
  nd02d1 U98 ( .A1(n184), .A2(n185), .ZN(n183) );
  nd02d1 U100 ( .A1(n172), .A2(n173), .ZN(n171) );
  nd02d1 U105 ( .A1(n160), .A2(n161), .ZN(n159) );
  nd02d1 U106 ( .A1(n148), .A2(n149), .ZN(n147) );
  nd02d1 U107 ( .A1(n136), .A2(n137), .ZN(n135) );
  nd02d1 U108 ( .A1(n124), .A2(n125), .ZN(n123) );
  nd02d1 U109 ( .A1(n112), .A2(n113), .ZN(n111) );
  nd02d1 U110 ( .A1(n100), .A2(n101), .ZN(n99) );
  nd02d1 U111 ( .A1(n88), .A2(n89), .ZN(n87) );
  nd02d1 U113 ( .A1(n76), .A2(n77), .ZN(n75) );
  nr02d2 U118 ( .A1(interface10_bank_bus_dat_r[3]), .A2(
        interface0_bank_bus_dat_r[3]), .ZN(n414) );
  nr02d2 U119 ( .A1(interface10_bank_bus_dat_r[4]), .A2(
        interface0_bank_bus_dat_r[4]), .ZN(n402) );
  nr02d2 U120 ( .A1(interface10_bank_bus_dat_r[5]), .A2(
        interface0_bank_bus_dat_r[5]), .ZN(n390) );
  nr02d2 U121 ( .A1(interface10_bank_bus_dat_r[6]), .A2(
        interface0_bank_bus_dat_r[6]), .ZN(n378) );
  nr02d2 U122 ( .A1(interface10_bank_bus_dat_r[7]), .A2(
        interface0_bank_bus_dat_r[7]), .ZN(n366) );
  inv0d1 U123 ( .I(interface0_bank_bus_dat_r[17]), .ZN(n244) );
  inv0d1 U124 ( .I(interface0_bank_bus_dat_r[18]), .ZN(n232) );
  inv0d1 U126 ( .I(interface0_bank_bus_dat_r[19]), .ZN(n220) );
  inv0d1 U131 ( .I(interface0_bank_bus_dat_r[20]), .ZN(n208) );
  inv0d1 U132 ( .I(interface0_bank_bus_dat_r[21]), .ZN(n196) );
  inv0d1 U133 ( .I(interface0_bank_bus_dat_r[22]), .ZN(n184) );
  inv0d1 U134 ( .I(interface0_bank_bus_dat_r[23]), .ZN(n172) );
  inv0d1 U135 ( .I(interface0_bank_bus_dat_r[24]), .ZN(n160) );
  inv0d1 U136 ( .I(interface0_bank_bus_dat_r[25]), .ZN(n148) );
  inv0d1 U137 ( .I(interface0_bank_bus_dat_r[26]), .ZN(n136) );
  inv0d1 U139 ( .I(interface0_bank_bus_dat_r[27]), .ZN(n124) );
  inv0d1 U144 ( .I(interface0_bank_bus_dat_r[28]), .ZN(n112) );
  inv0d1 U145 ( .I(interface0_bank_bus_dat_r[29]), .ZN(n100) );
  inv0d1 U146 ( .I(interface0_bank_bus_dat_r[30]), .ZN(n88) );
  inv0d1 U147 ( .I(interface0_bank_bus_dat_r[31]), .ZN(n76) );
  buffd1 U150 ( .I(n569), .Z(n3) );
  xr02d2 U152 ( .A1(\sub_6810/B_not[4] ), .A2(\sub_6810/carry[4] ), .Z(N3240)
         );
  an02d1 U157 ( .A1(n1281), .A2(n1280), .Z(n1279) );
  nd02d1 U158 ( .A1(uart_phy_rx_tick), .A2(n17), .ZN(n1393) );
  nd02d1 U159 ( .A1(uartwishbonebridge_rs232phyrx_state), .A2(dbg_uart_rx_tick), .ZN(n1375) );
  nd02d1 U160 ( .A1(dbg_uart_bytes_count[1]), .A2(dbg_uart_bytes_count[0]), 
        .ZN(n1111) );
  nd02d0 U161 ( .A1(n2386), .A2(n886), .ZN(n4) );
  buffd1 U162 ( .I(n2397), .Z(n2386) );
  nd02d1 U163 ( .A1(dbg_uart_tx_tick), .A2(n1315), .ZN(n1107) );
  inv0d1 U165 ( .I(n888), .ZN(n886) );
  nd02d1 U170 ( .A1(uart_phy_tx_tick), .A2(n6), .ZN(n761) );
  nd02d1 U171 ( .A1(n2387), .A2(n904), .ZN(n905) );
  nd02d1 U172 ( .A1(n588), .A2(n586), .ZN(n591) );
  nd02d1 U173 ( .A1(n600), .A2(n586), .ZN(n605) );
  nd02d1 U174 ( .A1(n600), .A2(n584), .ZN(n602) );
  nd02d1 U175 ( .A1(n600), .A2(n582), .ZN(n601) );
  nd02d1 U176 ( .A1(n600), .A2(n579), .ZN(n599) );
  nd02d1 U178 ( .A1(n595), .A2(n586), .ZN(n598) );
  nd02d1 U183 ( .A1(n595), .A2(n584), .ZN(n597) );
  nd02d1 U184 ( .A1(n595), .A2(n582), .ZN(n596) );
  nd02d1 U185 ( .A1(n595), .A2(n579), .ZN(n594) );
  nd02d1 U186 ( .A1(n588), .A2(n584), .ZN(n590) );
  nd02d1 U187 ( .A1(n588), .A2(n582), .ZN(n589) );
  nd02d1 U188 ( .A1(n588), .A2(n579), .ZN(n587) );
  nd02d1 U189 ( .A1(n586), .A2(n580), .ZN(n585) );
  nd02d1 U191 ( .A1(n584), .A2(n580), .ZN(n583) );
  nd02d1 U196 ( .A1(n582), .A2(n580), .ZN(n581) );
  nd02d1 U197 ( .A1(n542), .A2(n530), .ZN(n547) );
  nd02d1 U198 ( .A1(n542), .A2(n528), .ZN(n544) );
  nd02d1 U199 ( .A1(n542), .A2(n526), .ZN(n543) );
  nd02d1 U200 ( .A1(n542), .A2(n523), .ZN(n541) );
  nd02d1 U201 ( .A1(n537), .A2(n530), .ZN(n540) );
  nd02d1 U202 ( .A1(n537), .A2(n528), .ZN(n539) );
  nd02d1 U204 ( .A1(n537), .A2(n526), .ZN(n538) );
  nd02d1 U209 ( .A1(n537), .A2(n523), .ZN(n536) );
  nd02d1 U210 ( .A1(n532), .A2(n528), .ZN(n534) );
  nd02d1 U211 ( .A1(n532), .A2(n526), .ZN(n533) );
  nd02d1 U212 ( .A1(n532), .A2(n523), .ZN(n531) );
  nd02d1 U213 ( .A1(n530), .A2(n524), .ZN(n529) );
  nd02d1 U214 ( .A1(n528), .A2(n524), .ZN(n527) );
  nd02d1 U215 ( .A1(n526), .A2(n524), .ZN(n525) );
  nd02d1 U217 ( .A1(n523), .A2(n524), .ZN(n522) );
  nd02d1 U222 ( .A1(n579), .A2(n580), .ZN(n570) );
  inv0d1 U223 ( .I(n556), .ZN(\U3/U3/Z_0 ) );
  nd02d1 U224 ( .A1(n2386), .A2(n894), .ZN(n896) );
  nd02d1 U225 ( .A1(n1211), .A2(mprj_dat_o[24]), .ZN(n811) );
  nd02d1 U226 ( .A1(n1211), .A2(mprj_dat_o[26]), .ZN(n809) );
  nd02d1 U227 ( .A1(n1211), .A2(mprj_dat_o[27]), .ZN(n808) );
  nd02d1 U228 ( .A1(n1211), .A2(mprj_dat_o[29]), .ZN(n806) );
  nd02d1 U230 ( .A1(n1211), .A2(mprj_dat_o[30]), .ZN(n805) );
  nd02d1 U235 ( .A1(n1211), .A2(mprj_dat_o[31]), .ZN(n804) );
  nd02d1 U236 ( .A1(n1211), .A2(mprj_dat_o[25]), .ZN(n810) );
  nd02d1 U237 ( .A1(n1211), .A2(mprj_dat_o[28]), .ZN(n807) );
  nd02d1 U238 ( .A1(n1807), .A2(n1365), .ZN(n1767) );
  nd02d1 U239 ( .A1(n532), .A2(n530), .ZN(n535) );
  nd03d1 U240 ( .A1(n1410), .A2(uartwishbonebridge_state[0]), .A3(n1532), .ZN(
        n1318) );
  inv0d1 U241 ( .I(n906), .ZN(n904) );
  nd02d1 U243 ( .A1(n1211), .A2(mprj_dat_o[0]), .ZN(n578) );
  nd03d1 U248 ( .A1(n907), .A2(n1494), .A3(n742), .ZN(\U3/U2/Z_0 ) );
  nd02d1 U249 ( .A1(n1211), .A2(mprj_dat_o[17]), .ZN(n818) );
  nd02d1 U250 ( .A1(n1211), .A2(mprj_dat_o[19]), .ZN(n816) );
  nd02d1 U251 ( .A1(n1211), .A2(mprj_dat_o[22]), .ZN(n813) );
  nd02d1 U252 ( .A1(n1211), .A2(mprj_dat_o[23]), .ZN(n812) );
  nd02d1 U253 ( .A1(n1211), .A2(mprj_dat_o[18]), .ZN(n817) );
  nd02d1 U254 ( .A1(n1211), .A2(mprj_dat_o[20]), .ZN(n815) );
  nd02d1 U256 ( .A1(n1211), .A2(mprj_dat_o[21]), .ZN(n814) );
  nd02d1 U261 ( .A1(n1133), .A2(n2389), .ZN(n1130) );
  buffd1 U262 ( .I(n2396), .Z(n2389) );
  nd02d0 U263 ( .A1(n2385), .A2(n258), .ZN(n5) );
  buffd1 U264 ( .I(n2398), .Z(n2385) );
  nd02d1 U265 ( .A1(n1211), .A2(mprj_dat_o[16]), .ZN(n819) );
  inv0d0 U266 ( .I(n764), .ZN(n6) );
  inv0d1 U267 ( .I(rs232phy_rs232phytx_state), .ZN(n764) );
  nd02d2 U269 ( .A1(n1211), .A2(mprj_dat_o[8]), .ZN(n827) );
  nd02d2 U274 ( .A1(n1211), .A2(mprj_dat_o[11]), .ZN(n824) );
  nd02d2 U275 ( .A1(n1211), .A2(mprj_dat_o[13]), .ZN(n822) );
  nd02d2 U276 ( .A1(n1211), .A2(mprj_dat_o[15]), .ZN(n820) );
  nd02d2 U277 ( .A1(n1211), .A2(mprj_dat_o[9]), .ZN(n826) );
  nd02d2 U278 ( .A1(n1211), .A2(mprj_dat_o[10]), .ZN(n825) );
  nd02d2 U279 ( .A1(n1211), .A2(mprj_dat_o[12]), .ZN(n823) );
  nd02d2 U280 ( .A1(n1211), .A2(mprj_dat_o[14]), .ZN(n821) );
  buffd1 U282 ( .I(n493), .Z(n10) );
  buffd1 U287 ( .I(slave_sel_r[5]), .Z(n11) );
  buffd1 U288 ( .I(slave_sel_r[0]), .Z(n12) );
  buffd1 U289 ( .I(slave_sel_r[4]), .Z(n13) );
  buffd1 U290 ( .I(slave_sel_r[2]), .Z(n14) );
  buffd1 U291 ( .I(slave_sel_r[1]), .Z(n16) );
  buffd1 U292 ( .I(rs232phy_rs232phyrx_state), .Z(n17) );
  nd02d2 U293 ( .A1(n2385), .A2(n19), .ZN(n1195) );
  oai21d2 U300 ( .B1(n3300), .B2(n2333), .A(n2298), .ZN(mprj_adr_o[4]) );
  nr02d2 U301 ( .A1(n1133), .A2(n2348), .ZN(n1315) );
  nd02d2 U302 ( .A1(n1202), .A2(n801), .ZN(n1197) );
  inv0d0 U303 ( .I(n1194), .ZN(n18) );
  inv0d0 U304 ( .I(n18), .ZN(n19) );
  inv0d0 U305 ( .I(n18), .ZN(n20) );
  inv0d0 U306 ( .I(n18), .ZN(n21) );
  nr03d2 U313 ( .A1(shared_ack), .A2(n2347), .A3(n1103), .ZN(n1102) );
  inv0d0 U314 ( .I(n832), .ZN(n22) );
  inv0d1 U315 ( .I(n22), .ZN(n23) );
  inv0d1 U316 ( .I(n22), .ZN(n24) );
  nr02d2 U317 ( .A1(n497), .A2(n1041), .ZN(n989) );
  nd02d4 U318 ( .A1(n294), .A2(n2391), .ZN(n939) );
  nd02d4 U319 ( .A1(n1498), .A2(n416), .ZN(n1454) );
  nd02d4 U326 ( .A1(n282), .A2(n2391), .ZN(n953) );
  nd02d4 U327 ( .A1(n285), .A2(n2391), .ZN(n949) );
  nd02d4 U328 ( .A1(n2386), .A2(n930), .ZN(n931) );
  nd02d4 U329 ( .A1(n2386), .A2(n925), .ZN(n926) );
  nd02d4 U330 ( .A1(n2386), .A2(n273), .ZN(n943) );
  nd02d4 U331 ( .A1(n2386), .A2(n44), .ZN(n935) );
  nd02d4 U332 ( .A1(n2386), .A2(n261), .ZN(n959) );
  nd02d4 U339 ( .A1(n2386), .A2(n270), .ZN(n956) );
  inv0d0 U340 ( .I(n963), .ZN(n27) );
  inv0d1 U341 ( .I(n27), .ZN(n28) );
  inv0d1 U342 ( .I(n27), .ZN(n30) );
  inv0d0 U343 ( .I(n919), .ZN(n32) );
  inv0d1 U344 ( .I(n32), .ZN(n33) );
  inv0d1 U345 ( .I(n32), .ZN(n34) );
  inv0d0 U352 ( .I(n1092), .ZN(n35) );
  inv0d0 U353 ( .I(n35), .ZN(n36) );
  inv0d0 U354 ( .I(n35), .ZN(n37) );
  inv0d0 U355 ( .I(n35), .ZN(n38) );
  inv0d0 U356 ( .I(n923), .ZN(n39) );
  inv0d1 U357 ( .I(n39), .ZN(n40) );
  inv0d1 U358 ( .I(n39), .ZN(n41) );
  aoi222d2 U365 ( .A1(mgmtsoc_litespisdrphycore_sr_out[25]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[19]), .B2(n989), .C1(n990), .C2(
        mgmtsoc_litespisdrphycore_sr_out[23]), .ZN(n1002) );
  nr02d4 U366 ( .A1(n495), .A2(n1041), .ZN(n990) );
  oai21d4 U367 ( .B1(n829), .B2(n306), .A(n2378), .ZN(n831) );
  oai21d4 U368 ( .B1(n937), .B2(n965), .A(n2378), .ZN(n962) );
  oai21d4 U369 ( .B1(n929), .B2(n237), .A(n2377), .ZN(n930) );
  oai21d4 U370 ( .B1(n297), .B2(n929), .A(n2378), .ZN(n925) );
  inv0d0 U371 ( .I(n934), .ZN(n42) );
  inv0d1 U378 ( .I(n42), .ZN(n43) );
  inv0d1 U379 ( .I(n42), .ZN(n44) );
  aoi222d2 U380 ( .A1(mgmtsoc_litespisdrphycore_sr_out[6]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[0]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[4]), .C2(n990), .ZN(n1040) );
  aoi222d2 U381 ( .A1(mgmtsoc_litespisdrphycore_sr_out[7]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[1]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[5]), .C2(n990), .ZN(n1038) );
  aoi222d2 U382 ( .A1(mgmtsoc_litespisdrphycore_sr_out[8]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[2]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[6]), .C2(n990), .ZN(n1036) );
  aoi222d2 U383 ( .A1(mgmtsoc_litespisdrphycore_sr_out[9]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[3]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[7]), .C2(n990), .ZN(n1034) );
  aoi222d2 U384 ( .A1(mgmtsoc_litespisdrphycore_sr_out[10]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[4]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[8]), .C2(n990), .ZN(n1032) );
  aoi222d2 U391 ( .A1(mgmtsoc_litespisdrphycore_sr_out[11]), .A2(n988), .B1(
        mgmtsoc_litespisdrphycore_sr_out[5]), .B2(n989), .C1(
        mgmtsoc_litespisdrphycore_sr_out[9]), .C2(n990), .ZN(n1030) );
  nr02d4 U392 ( .A1(n496), .A2(n1041), .ZN(n988) );
  inv0d4 U393 ( .I(n984), .ZN(n996) );
  nd02d1 U394 ( .A1(n1061), .A2(n1060), .ZN(n984) );
  nr02d4 U395 ( .A1(n1041), .A2(n1059), .ZN(n991) );
  nd03d1 U396 ( .A1(N800), .A2(n500), .A3(mgmtsoc_litespisdrphycore_clk), .ZN(
        n1041) );
  inv0d4 U397 ( .I(n1191), .ZN(n1241) );
  nr02d1 U405 ( .A1(n1278), .A2(n2347), .ZN(n1191) );
  aor222d4 U406 ( .A1(n38), .A2(mprj_adr_o[4]), .B1(
        mgmtsoc_litespimmap_burst_adr[2]), .B2(n1093), .C1(N1399), .C2(n52), 
        .Z(n4801) );
  aoi211d4 U407 ( .C1(n1095), .C2(n1096), .A(n1097), .B(n52), .ZN(n1093) );
  inv0d0 U408 ( .I(n1137), .ZN(n45) );
  inv0d1 U409 ( .I(n45), .ZN(n46) );
  inv0d1 U410 ( .I(n45), .ZN(n47) );
  inv0d4 U418 ( .I(n1193), .ZN(n1243) );
  nr02d1 U419 ( .A1(n1338), .A2(n2348), .ZN(n1193) );
  inv0d4 U420 ( .I(n1192), .ZN(n1242) );
  nr03d1 U421 ( .A1(n1276), .A2(n2348), .A3(n1277), .ZN(n1192) );
  inv0d0 U422 ( .I(n1619), .ZN(n48) );
  inv0d1 U423 ( .I(n48), .ZN(n49) );
  inv0d1 U431 ( .I(n48), .ZN(n50) );
  inv0d0 U432 ( .I(n1094), .ZN(n51) );
  inv0d1 U433 ( .I(n51), .ZN(n52) );
  inv0d1 U434 ( .I(n51), .ZN(n53) );
  nd02d4 U435 ( .A1(n2387), .A2(n802), .ZN(n803) );
  oai21d4 U436 ( .B1(n829), .B2(n318), .A(n2378), .ZN(n802) );
  inv0d0 U444 ( .I(n992), .ZN(n54) );
  inv0d1 U445 ( .I(n54), .ZN(n55) );
  inv0d1 U446 ( .I(n54), .ZN(n56) );
  inv0d0 U447 ( .I(n922), .ZN(n57) );
  inv0d1 U448 ( .I(n57), .ZN(n58) );
  inv0d1 U449 ( .I(n57), .ZN(n78) );
  inv0d0 U457 ( .I(n918), .ZN(n79) );
  inv0d1 U458 ( .I(n79), .ZN(n80) );
  inv0d1 U459 ( .I(n79), .ZN(n81) );
  an02d4 U460 ( .A1(n1365), .A2(n2233), .Z(n1827) );
  inv0d0 U461 ( .I(n1821), .ZN(n82) );
  inv0d1 U462 ( .I(n82), .ZN(n83) );
  inv0d1 U470 ( .I(n82), .ZN(n90) );
  inv0d0 U471 ( .I(n2261), .ZN(n91) );
  inv0d1 U472 ( .I(n91), .ZN(n92) );
  inv0d1 U473 ( .I(n91), .ZN(n93) );
  nd02d4 U475 ( .A1(n973), .A2(n2233), .ZN(n1833) );
  nr02d1 U483 ( .A1(n1740), .A2(n2231), .ZN(n973) );
  inv0d0 U484 ( .I(n793), .ZN(n94) );
  inv0d1 U485 ( .I(n94), .ZN(n95) );
  inv0d1 U486 ( .I(n94), .ZN(n102) );
  inv0d0 U488 ( .I(n1826), .ZN(n103) );
  inv0d1 U494 ( .I(n103), .ZN(n104) );
  inv0d1 U505 ( .I(n103), .ZN(n105) );
  inv0d0 U633 ( .I(n1829), .ZN(n106) );
  inv0d1 U642 ( .I(n106), .ZN(n107) );
  inv0d1 U651 ( .I(n106), .ZN(n114) );
  inv0d0 U660 ( .I(n624), .ZN(n115) );
  inv0d1 U670 ( .I(n115), .ZN(n116) );
  inv0d1 U679 ( .I(n115), .ZN(n117) );
  inv0d0 U688 ( .I(n2260), .ZN(n118) );
  inv0d1 U705 ( .I(n118), .ZN(n119) );
  inv0d1 U714 ( .I(n118), .ZN(n126) );
  nd02d4 U723 ( .A1(n801), .A2(n2233), .ZN(n1832) );
  nr02d1 U732 ( .A1(n1684), .A2(n2231), .ZN(n801) );
  inv0d0 U741 ( .I(n1825), .ZN(n127) );
  inv0d1 U751 ( .I(n127), .ZN(n128) );
  inv0d1 U760 ( .I(n127), .ZN(n129) );
  inv0d0 U770 ( .I(n492), .ZN(n130) );
  inv0d1 U776 ( .I(n130), .ZN(n131) );
  inv0d1 U815 ( .I(n130), .ZN(n138) );
  inv0d0 U824 ( .I(n1632), .ZN(n139) );
  inv0d1 U833 ( .I(n139), .ZN(n140) );
  inv0d1 U842 ( .I(n139), .ZN(n141) );
  nd02d4 U852 ( .A1(n2387), .A2(n798), .ZN(n1635) );
  buffd1 U861 ( .I(n2397), .Z(n2387) );
  inv0d0 U870 ( .I(n1744), .ZN(n142) );
  inv0d1 U887 ( .I(n142), .ZN(n143) );
  inv0d1 U896 ( .I(n142), .ZN(n150) );
  nd03d4 U905 ( .A1(n1667), .A2(n2394), .A3(csrbank10_en0_w), .ZN(n1633) );
  buffd3 U914 ( .I(n2395), .Z(n2394) );
  inv0d0 U923 ( .I(n2500), .ZN(n151) );
  inv0d1 U933 ( .I(n151), .ZN(n152) );
  inv0d1 U942 ( .I(n151), .ZN(n153) );
  inv0d0 U952 ( .I(n2502), .ZN(n154) );
  inv0d1 U958 ( .I(n154), .ZN(n155) );
  inv0d1 U1227 ( .I(n154), .ZN(n162) );
  inv0d0 U1269 ( .I(n2608), .ZN(n163) );
  inv0d1 U1307 ( .I(n163), .ZN(n164) );
  inv0d1 U1310 ( .I(n163), .ZN(n165) );
  inv0d0 U1345 ( .I(n2610), .ZN(n166) );
  inv0d1 U1429 ( .I(n166), .ZN(n167) );
  inv0d1 U1451 ( .I(n166), .ZN(n174) );
  inv0d0 U1480 ( .I(n1820), .ZN(n175) );
  inv0d1 U1482 ( .I(n175), .ZN(n176) );
  inv0d1 U1591 ( .I(n175), .ZN(n177) );
  inv0d0 U1594 ( .I(n1818), .ZN(n178) );
  inv0d1 U1626 ( .I(n178), .ZN(n179) );
  inv0d1 U1629 ( .I(n178), .ZN(n186) );
  nd03d4 U1661 ( .A1(n1409), .A2(n2393), .A3(n1410), .ZN(n1135) );
  buffd3 U1696 ( .I(n2395), .Z(n2393) );
  inv0d0 U1731 ( .I(n1138), .ZN(n187) );
  inv0d1 U1766 ( .I(n187), .ZN(n188) );
  inv0d1 U1803 ( .I(n187), .ZN(n189) );
  inv0d0 U1838 ( .I(n2501), .ZN(n190) );
  inv0d1 U1873 ( .I(n190), .ZN(n191) );
  inv0d1 U1912 ( .I(n190), .ZN(n198) );
  inv0d0 U1950 ( .I(n2503), .ZN(n199) );
  inv0d1 U1992 ( .I(n199), .ZN(n200) );
  inv0d1 U1995 ( .I(n199), .ZN(n201) );
  inv0d0 U1998 ( .I(n2609), .ZN(n202) );
  inv0d1 U2001 ( .I(n202), .ZN(n203) );
  inv0d1 U2004 ( .I(n202), .ZN(n210) );
  inv0d0 U2007 ( .I(n2611), .ZN(n211) );
  inv0d1 U2008 ( .I(n211), .ZN(n212) );
  inv0d1 U2022 ( .I(n211), .ZN(n213) );
  an02d4 U2029 ( .A1(n2232), .A2(n1365), .Z(n1819) );
  inv0d0 U2034 ( .I(n1817), .ZN(n214) );
  inv0d1 U2039 ( .I(n214), .ZN(n215) );
  inv0d1 U2040 ( .I(n214), .ZN(n222) );
  an02d4 U2096 ( .A1(state), .A2(slave_sel_r[6]), .Z(n74) );
  an03d4 U2138 ( .A1(n447), .A2(n416), .A3(slave_sel_r[3]), .Z(n73) );
  inv0d0 U2141 ( .I(n1075), .ZN(n223) );
  inv0d1 U2164 ( .I(n223), .ZN(n224) );
  inv0d1 U2283 ( .I(n223), .ZN(n225) );
  nr02d4 U2303 ( .A1(n2233), .A2(n1683), .ZN(n920) );
  inv0d1 U2305 ( .I(n1620), .ZN(n1683) );
  inv0d0 U2307 ( .I(n951), .ZN(n226) );
  inv0d1 U2309 ( .I(n226), .ZN(n227) );
  inv0d1 U2311 ( .I(n226), .ZN(n234) );
  inv0d0 U2313 ( .I(n933), .ZN(n235) );
  inv0d1 U2315 ( .I(n235), .ZN(n236) );
  inv0d1 U2317 ( .I(n235), .ZN(n237) );
  inv0d0 U2319 ( .I(n460), .ZN(n238) );
  inv0d1 U2321 ( .I(n238), .ZN(n239) );
  inv0d1 U2323 ( .I(n238), .ZN(n246) );
  inv0d0 U2325 ( .I(n924), .ZN(n247) );
  inv0d1 U2327 ( .I(n247), .ZN(n248) );
  inv0d1 U2329 ( .I(n247), .ZN(n249) );
  inv0d0 U2331 ( .I(n1209), .ZN(n250) );
  inv0d1 U2333 ( .I(n250), .ZN(n251) );
  inv0d1 U2335 ( .I(n250), .ZN(n258) );
  inv0d0 U2337 ( .I(n958), .ZN(n259) );
  inv0d1 U2339 ( .I(n259), .ZN(n260) );
  inv0d1 U2341 ( .I(n259), .ZN(n261) );
  inv0d0 U2343 ( .I(n955), .ZN(n262) );
  inv0d1 U2345 ( .I(n262), .ZN(n263) );
  inv0d1 U2347 ( .I(n262), .ZN(n270) );
  nd12d4 U2349 ( .A1(mgmtsoc_update_value_re), .A2(n2392), .ZN(n792) );
  buffd1 U2452 ( .I(n2395), .Z(n2392) );
  inv0d0 U2453 ( .I(n942), .ZN(n271) );
  inv0d1 U2454 ( .I(n271), .ZN(n272) );
  inv0d1 U2456 ( .I(n271), .ZN(n273) );
  inv0d0 U2457 ( .I(n952), .ZN(n274) );
  inv0d1 U2477 ( .I(n274), .ZN(n275) );
  inv0d1 U2514 ( .I(n274), .ZN(n282) );
  inv0d0 U2547 ( .I(n948), .ZN(n283) );
  inv0d1 U2593 ( .I(n283), .ZN(n284) );
  inv0d1 U2600 ( .I(n283), .ZN(n285) );
  inv0d0 U2601 ( .I(n938), .ZN(n286) );
  inv0d1 U2674 ( .I(n286), .ZN(n287) );
  inv0d1 U2680 ( .I(n286), .ZN(n294) );
  inv0d0 U2980 ( .I(n928), .ZN(n295) );
  inv0d1 U2984 ( .I(n295), .ZN(n296) );
  inv0d1 U2986 ( .I(n295), .ZN(n297) );
  inv0d0 U2993 ( .I(n834), .ZN(n298) );
  inv0d1 U3003 ( .I(n298), .ZN(n299) );
  inv0d1 U3052 ( .I(n298), .ZN(n306) );
  inv0d0 U3081 ( .I(n623), .ZN(n307) );
  inv0d1 U3082 ( .I(n307), .ZN(n308) );
  inv0d1 U3109 ( .I(n307), .ZN(n309) );
  inv0d0 U3129 ( .I(n830), .ZN(n310) );
  inv0d1 U3182 ( .I(n310), .ZN(n311) );
  inv0d1 U3350 ( .I(n310), .ZN(n318) );
  inv0d0 U3353 ( .I(n494), .ZN(n319) );
  inv0d1 U3442 ( .I(n319), .ZN(n320) );
  inv0d1 U3446 ( .I(n319), .ZN(n321) );
  oai22d4 U3668 ( .A1(n3509), .A2(n415), .B1(n3585), .B2(n1495), .ZN(N3236) );
  inv0d4 U4128 ( .I(n3224), .ZN(mprj_wb_iena) );
  inv0d4 U4134 ( .I(n3655), .ZN(n3656) );
  nd04d4 U4145 ( .A1(n1544), .A2(n1545), .A3(n1546), .A4(n1547), .ZN(n3655) );
  inv0d0 U4148 ( .I(n941), .ZN(n322) );
  inv0d1 U4149 ( .I(n322), .ZN(n323) );
  inv0d1 U4154 ( .I(n322), .ZN(n330) );
  inv0d0 U4225 ( .I(n458), .ZN(n331) );
  inv0d1 U4226 ( .I(n331), .ZN(n332) );
  inv0d1 U4240 ( .I(n331), .ZN(n333) );
  inv0d0 U4353 ( .I(n65), .ZN(n334) );
  inv0d1 U4507 ( .I(n334), .ZN(n335) );
  inv0d1 U4519 ( .I(n334), .ZN(n342) );
  inv0d0 U4520 ( .I(n573), .ZN(n343) );
  inv0d0 U4521 ( .I(n343), .ZN(n344) );
  inv0d0 U4522 ( .I(n343), .ZN(n345) );
  inv0d0 U4523 ( .I(n343), .ZN(n346) );
  inv0d0 U4524 ( .I(n343), .ZN(n347) );
  inv0d0 U4525 ( .I(n572), .ZN(n354) );
  inv0d0 U4526 ( .I(n354), .ZN(n355) );
  inv0d0 U4527 ( .I(n354), .ZN(n356) );
  inv0d0 U4528 ( .I(n354), .ZN(n357) );
  inv0d0 U4529 ( .I(n354), .ZN(n358) );
  inv0d0 U4530 ( .I(n575), .ZN(n359) );
  inv0d0 U4531 ( .I(n359), .ZN(n367) );
  inv0d0 U4532 ( .I(n359), .ZN(n368) );
  inv0d0 U4533 ( .I(n359), .ZN(n369) );
  inv0d0 U4534 ( .I(n359), .ZN(n370) );
  inv0d0 U4535 ( .I(n574), .ZN(n371) );
  inv0d0 U4536 ( .I(n371), .ZN(n379) );
  inv0d0 U4537 ( .I(n371), .ZN(n380) );
  inv0d0 U4538 ( .I(n371), .ZN(n381) );
  inv0d0 U4539 ( .I(n371), .ZN(n382) );
  inv0d0 U4540 ( .I(n571), .ZN(n383) );
  inv0d0 U4541 ( .I(n383), .ZN(n391) );
  inv0d0 U4542 ( .I(n383), .ZN(n392) );
  inv0d0 U4543 ( .I(n383), .ZN(n393) );
  inv0d0 U4544 ( .I(n383), .ZN(n394) );
  inv0d0 U4545 ( .I(n577), .ZN(n395) );
  inv0d0 U4546 ( .I(n395), .ZN(n403) );
  inv0d0 U4547 ( .I(n395), .ZN(n404) );
  inv0d0 U4548 ( .I(n395), .ZN(n405) );
  inv0d0 U4549 ( .I(n395), .ZN(n406) );
  nd02d4 U4550 ( .A1(n1211), .A2(mprj_dat_o[2]), .ZN(n576) );
  inv0d4 U4551 ( .I(state), .ZN(n1211) );
  oai211d4 U4552 ( .C1(n415), .C2(n1076), .A(n2377), .B(
        mgmtsoc_port_master_user_port_sink_valid), .ZN(n1070) );
  buffd1 U4553 ( .I(n2400), .Z(n2377) );
  inv0d0 U4554 ( .I(n448), .ZN(n407) );
  inv0d1 U4555 ( .I(n407), .ZN(n415) );
  inv0d1 U4556 ( .I(n407), .ZN(n416) );
  inv0d1 U4557 ( .I(n407), .ZN(n417) );
  inv0d0 U4558 ( .I(n64), .ZN(n418) );
  inv0d1 U4559 ( .I(n418), .ZN(n419) );
  inv0d1 U4560 ( .I(n418), .ZN(n427) );
  inv0d1 U4561 ( .I(n418), .ZN(n428) );
  inv0d0 U4562 ( .I(n1072), .ZN(n429) );
  inv0d1 U4563 ( .I(n429), .ZN(n430) );
  inv0d1 U4564 ( .I(n429), .ZN(n431) );
  inv0d1 U4565 ( .I(n429), .ZN(n439) );
  inv0d0 U4566 ( .I(n640), .ZN(n440) );
  inv0d1 U4567 ( .I(n440), .ZN(n441) );
  inv0d1 U4568 ( .I(n440), .ZN(n442) );
  inv0d1 U4569 ( .I(n440), .ZN(n443) );
  inv0d1 U4570 ( .I(n440), .ZN(n2330) );
  inv0d0 U4571 ( .I(n1329), .ZN(n2331) );
  inv0d1 U4572 ( .I(n2331), .ZN(n2332) );
  inv0d1 U4573 ( .I(n2331), .ZN(n2333) );
  inv0d1 U4574 ( .I(n2331), .ZN(n2334) );
  inv0d1 U4575 ( .I(n2331), .ZN(n2335) );
  inv0d0 U4576 ( .I(N6479), .ZN(n2336) );
  inv0d1 U4577 ( .I(n2336), .ZN(n2337) );
  inv0d1 U4578 ( .I(n2336), .ZN(n2338) );
  inv0d1 U4579 ( .I(n2336), .ZN(n2339) );
  inv0d1 U4580 ( .I(n2336), .ZN(n2340) );
  inv0d0 U4581 ( .I(N6477), .ZN(n2341) );
  inv0d1 U4582 ( .I(n2341), .ZN(n2342) );
  inv0d1 U4583 ( .I(n2341), .ZN(n2343) );
  inv0d1 U4584 ( .I(n2341), .ZN(n2344) );
  inv0d1 U4585 ( .I(n2341), .ZN(n2345) );
  inv0d0 U4586 ( .I(sys_rst), .ZN(n2346) );
  inv0d2 U4587 ( .I(n2346), .ZN(n2347) );
  inv0d2 U4588 ( .I(n2346), .ZN(n2348) );
  inv0d2 U4589 ( .I(n2346), .ZN(n2349) );
  inv0d2 U4590 ( .I(n2346), .ZN(n2350) );
  inv0d2 U4591 ( .I(n2374), .ZN(n2351) );
  invbdf U4592 ( .I(n2351), .ZN(n2352) );
  invbdf U4593 ( .I(n2351), .ZN(n2353) );
  invbdf U4594 ( .I(n2351), .ZN(n2354) );
  invbdf U4595 ( .I(n2351), .ZN(n2355) );
  inv0d2 U4596 ( .I(n2375), .ZN(n2356) );
  invbdf U4597 ( .I(n2356), .ZN(n2357) );
  invbdf U4598 ( .I(n2356), .ZN(n2358) );
  invbdf U4599 ( .I(n2356), .ZN(n2359) );
  invbdf U4600 ( .I(n2356), .ZN(n2360) );
  inv0d2 U4601 ( .I(n2373), .ZN(n2361) );
  invbdf U4602 ( .I(n2361), .ZN(n2362) );
  invbdf U4603 ( .I(n2361), .ZN(n2363) );
  invbdf U4604 ( .I(n2361), .ZN(n2364) );
  invbdf U4605 ( .I(n2361), .ZN(n2365) );
  inv0d2 U4606 ( .I(n2372), .ZN(n2366) );
  invbdf U4607 ( .I(n2366), .ZN(n2367) );
  invbdf U4608 ( .I(n2366), .ZN(n2368) );
  invbdf U4609 ( .I(n2366), .ZN(n2369) );
  invbdf U4610 ( .I(n2366), .ZN(n2370) );
  clk2d2 U4611 ( .CLK(core_clk), .CN(n2371) );
  invbdk U4612 ( .I(n2371), .ZN(n2372) );
  invbdk U4613 ( .I(n2371), .ZN(n2373) );
  invbdk U4614 ( .I(n2371), .ZN(n2374) );
  invbdk U4615 ( .I(n2371), .ZN(n2375) );
  bufbdk U4616 ( .I(n511), .Z(n2376) );
  bufbdk U4617 ( .I(n2400), .Z(n2378) );
  bufbdk U4618 ( .I(n2400), .Z(n2379) );
  bufbdk U4619 ( .I(n2399), .Z(n2380) );
  bufbdk U4620 ( .I(n2399), .Z(n2381) );
  bufbdk U4621 ( .I(n2399), .Z(n2382) );
  bufbdk U4622 ( .I(n2398), .Z(n2383) );
  bufbdk U4623 ( .I(n2398), .Z(n2384) );
  bufbdk U4624 ( .I(n2397), .Z(n2388) );
  bufbdk U4625 ( .I(n2396), .Z(n2390) );
  bufbdk U4626 ( .I(n2396), .Z(n2391) );
  bufbdk U4627 ( .I(n2402), .Z(n2395) );
  bufbdk U4628 ( .I(n2402), .Z(n2396) );
  bufbdk U4629 ( .I(n2402), .Z(n2397) );
  bufbdk U4630 ( .I(n2401), .Z(n2398) );
  bufbdk U4631 ( .I(n2401), .Z(n2399) );
  bufbdk U4632 ( .I(n2401), .Z(n2400) );
  bufbdk U4633 ( .I(n2376), .Z(n2401) );
  bufbdk U4634 ( .I(n2376), .Z(n2402) );
  inv0d0 U4635 ( .I(N767), .ZN(n2403) );
  nr02d0 U4636 ( .A1(n2403), .A2(N766), .ZN(n2501) );
  inv0d0 U4637 ( .I(N766), .ZN(n2404) );
  nr02d0 U4638 ( .A1(n2403), .A2(n2404), .ZN(n2500) );
  aoi22d1 U4639 ( .A1(\storage[10][0] ), .A2(n191), .B1(\storage[11][0] ), 
        .B2(n152), .ZN(n2406) );
  nr02d0 U4640 ( .A1(N766), .A2(N767), .ZN(n2503) );
  nr02d0 U4641 ( .A1(n2404), .A2(N767), .ZN(n2502) );
  aoi22d1 U4642 ( .A1(\storage[8][0] ), .A2(n200), .B1(\storage[9][0] ), .B2(
        n155), .ZN(n2405) );
  inv0d0 U4643 ( .I(N768), .ZN(n2409) );
  nd02d0 U4644 ( .A1(N769), .A2(n2409), .ZN(n2491) );
  aoi21d1 U4645 ( .B1(n2406), .B2(n2405), .A(n2491), .ZN(n2418) );
  aoi22d1 U4646 ( .A1(\storage[14][0] ), .A2(n191), .B1(\storage[15][0] ), 
        .B2(n152), .ZN(n2408) );
  aoi22d1 U4647 ( .A1(\storage[12][0] ), .A2(n200), .B1(\storage[13][0] ), 
        .B2(n155), .ZN(n2407) );
  nd02d0 U4648 ( .A1(N769), .A2(N768), .ZN(n2494) );
  aoi21d1 U4649 ( .B1(n2408), .B2(n2407), .A(n2494), .ZN(n2417) );
  aoi22d1 U4650 ( .A1(\storage[2][0] ), .A2(n191), .B1(\storage[3][0] ), .B2(
        n152), .ZN(n2411) );
  aoi22d1 U4651 ( .A1(\storage[0][0] ), .A2(n200), .B1(\storage[1][0] ), .B2(
        n155), .ZN(n2410) );
  inv0d0 U4652 ( .I(N769), .ZN(n2412) );
  nd02d0 U4653 ( .A1(n2409), .A2(n2412), .ZN(n2497) );
  aoi21d1 U4654 ( .B1(n2411), .B2(n2410), .A(n2497), .ZN(n2416) );
  aoi22d1 U4655 ( .A1(\storage[6][0] ), .A2(n191), .B1(\storage[7][0] ), .B2(
        n152), .ZN(n2414) );
  aoi22d1 U4656 ( .A1(\storage[4][0] ), .A2(n200), .B1(\storage[5][0] ), .B2(
        n155), .ZN(n2413) );
  nd02d0 U4657 ( .A1(N768), .A2(n2412), .ZN(n2504) );
  aoi21d1 U4658 ( .B1(n2414), .B2(n2413), .A(n2504), .ZN(n2415) );
  or04d0 U4659 ( .A1(n2418), .A2(n2417), .A3(n2416), .A4(n2415), .Z(N6388) );
  aoi22d1 U4660 ( .A1(\storage[10][1] ), .A2(n191), .B1(\storage[11][1] ), 
        .B2(n152), .ZN(n2420) );
  aoi22d1 U4661 ( .A1(\storage[8][1] ), .A2(n200), .B1(\storage[9][1] ), .B2(
        n155), .ZN(n2419) );
  aoi21d1 U4662 ( .B1(n2420), .B2(n2419), .A(n2491), .ZN(n2430) );
  aoi22d1 U4663 ( .A1(\storage[14][1] ), .A2(n191), .B1(\storage[15][1] ), 
        .B2(n152), .ZN(n2422) );
  aoi22d1 U4664 ( .A1(\storage[12][1] ), .A2(n200), .B1(\storage[13][1] ), 
        .B2(n155), .ZN(n2421) );
  aoi21d1 U4665 ( .B1(n2422), .B2(n2421), .A(n2494), .ZN(n2429) );
  aoi22d1 U4666 ( .A1(\storage[2][1] ), .A2(n191), .B1(\storage[3][1] ), .B2(
        n152), .ZN(n2424) );
  aoi22d1 U4667 ( .A1(\storage[0][1] ), .A2(n200), .B1(\storage[1][1] ), .B2(
        n155), .ZN(n2423) );
  aoi21d1 U4668 ( .B1(n2424), .B2(n2423), .A(n2497), .ZN(n2428) );
  aoi22d1 U4669 ( .A1(\storage[6][1] ), .A2(n191), .B1(\storage[7][1] ), .B2(
        n152), .ZN(n2426) );
  aoi22d1 U4670 ( .A1(\storage[4][1] ), .A2(n200), .B1(\storage[5][1] ), .B2(
        n155), .ZN(n2425) );
  aoi21d1 U4671 ( .B1(n2426), .B2(n2425), .A(n2504), .ZN(n2427) );
  or04d0 U4672 ( .A1(n2430), .A2(n2429), .A3(n2428), .A4(n2427), .Z(N6387) );
  aoi22d1 U4673 ( .A1(\storage[10][2] ), .A2(n191), .B1(\storage[11][2] ), 
        .B2(n152), .ZN(n2432) );
  aoi22d1 U4674 ( .A1(\storage[8][2] ), .A2(n200), .B1(\storage[9][2] ), .B2(
        n155), .ZN(n2431) );
  aoi21d1 U4675 ( .B1(n2432), .B2(n2431), .A(n2491), .ZN(n2442) );
  aoi22d1 U4676 ( .A1(\storage[14][2] ), .A2(n191), .B1(\storage[15][2] ), 
        .B2(n152), .ZN(n2434) );
  aoi22d1 U4677 ( .A1(\storage[12][2] ), .A2(n200), .B1(\storage[13][2] ), 
        .B2(n155), .ZN(n2433) );
  aoi21d1 U4678 ( .B1(n2434), .B2(n2433), .A(n2494), .ZN(n2441) );
  aoi22d1 U4679 ( .A1(\storage[2][2] ), .A2(n191), .B1(\storage[3][2] ), .B2(
        n152), .ZN(n2436) );
  aoi22d1 U4680 ( .A1(\storage[0][2] ), .A2(n200), .B1(\storage[1][2] ), .B2(
        n155), .ZN(n2435) );
  aoi21d1 U4681 ( .B1(n2436), .B2(n2435), .A(n2497), .ZN(n2440) );
  aoi22d1 U4682 ( .A1(\storage[6][2] ), .A2(n191), .B1(\storage[7][2] ), .B2(
        n152), .ZN(n2438) );
  aoi22d1 U4683 ( .A1(\storage[4][2] ), .A2(n200), .B1(\storage[5][2] ), .B2(
        n155), .ZN(n2437) );
  aoi21d1 U4684 ( .B1(n2438), .B2(n2437), .A(n2504), .ZN(n2439) );
  or04d0 U4685 ( .A1(n2442), .A2(n2441), .A3(n2440), .A4(n2439), .Z(N6386) );
  aoi22d1 U4686 ( .A1(\storage[10][3] ), .A2(n191), .B1(\storage[11][3] ), 
        .B2(n152), .ZN(n2444) );
  aoi22d1 U4687 ( .A1(\storage[8][3] ), .A2(n200), .B1(\storage[9][3] ), .B2(
        n155), .ZN(n2443) );
  aoi21d1 U4688 ( .B1(n2444), .B2(n2443), .A(n2491), .ZN(n2454) );
  aoi22d1 U4689 ( .A1(\storage[14][3] ), .A2(n191), .B1(\storage[15][3] ), 
        .B2(n152), .ZN(n2446) );
  aoi22d1 U4690 ( .A1(\storage[12][3] ), .A2(n200), .B1(\storage[13][3] ), 
        .B2(n155), .ZN(n2445) );
  aoi21d1 U4691 ( .B1(n2446), .B2(n2445), .A(n2494), .ZN(n2453) );
  aoi22d1 U4692 ( .A1(\storage[2][3] ), .A2(n191), .B1(\storage[3][3] ), .B2(
        n152), .ZN(n2448) );
  aoi22d1 U4693 ( .A1(\storage[0][3] ), .A2(n200), .B1(\storage[1][3] ), .B2(
        n155), .ZN(n2447) );
  aoi21d1 U4694 ( .B1(n2448), .B2(n2447), .A(n2497), .ZN(n2452) );
  aoi22d1 U4695 ( .A1(\storage[6][3] ), .A2(n191), .B1(\storage[7][3] ), .B2(
        n152), .ZN(n2450) );
  aoi22d1 U4696 ( .A1(\storage[4][3] ), .A2(n200), .B1(\storage[5][3] ), .B2(
        n155), .ZN(n2449) );
  aoi21d1 U4697 ( .B1(n2450), .B2(n2449), .A(n2504), .ZN(n2451) );
  or04d0 U4698 ( .A1(n2454), .A2(n2453), .A3(n2452), .A4(n2451), .Z(N6385) );
  aoi22d1 U4699 ( .A1(\storage[10][4] ), .A2(n198), .B1(\storage[11][4] ), 
        .B2(n153), .ZN(n2456) );
  aoi22d1 U4700 ( .A1(\storage[8][4] ), .A2(n201), .B1(\storage[9][4] ), .B2(
        n162), .ZN(n2455) );
  aoi21d1 U4701 ( .B1(n2456), .B2(n2455), .A(n2491), .ZN(n2466) );
  aoi22d1 U4702 ( .A1(\storage[14][4] ), .A2(n198), .B1(\storage[15][4] ), 
        .B2(n153), .ZN(n2458) );
  aoi22d1 U4703 ( .A1(\storage[12][4] ), .A2(n201), .B1(\storage[13][4] ), 
        .B2(n162), .ZN(n2457) );
  aoi21d1 U4704 ( .B1(n2458), .B2(n2457), .A(n2494), .ZN(n2465) );
  aoi22d1 U4705 ( .A1(\storage[2][4] ), .A2(n198), .B1(\storage[3][4] ), .B2(
        n153), .ZN(n2460) );
  aoi22d1 U4706 ( .A1(\storage[0][4] ), .A2(n201), .B1(\storage[1][4] ), .B2(
        n162), .ZN(n2459) );
  aoi21d1 U4707 ( .B1(n2460), .B2(n2459), .A(n2497), .ZN(n2464) );
  aoi22d1 U4708 ( .A1(\storage[6][4] ), .A2(n198), .B1(\storage[7][4] ), .B2(
        n153), .ZN(n2462) );
  aoi22d1 U4709 ( .A1(\storage[4][4] ), .A2(n201), .B1(\storage[5][4] ), .B2(
        n162), .ZN(n2461) );
  aoi21d1 U4710 ( .B1(n2462), .B2(n2461), .A(n2504), .ZN(n2463) );
  or04d0 U4711 ( .A1(n2466), .A2(n2465), .A3(n2464), .A4(n2463), .Z(N6384) );
  aoi22d1 U4712 ( .A1(\storage[10][5] ), .A2(n198), .B1(\storage[11][5] ), 
        .B2(n153), .ZN(n2468) );
  aoi22d1 U4713 ( .A1(\storage[8][5] ), .A2(n201), .B1(\storage[9][5] ), .B2(
        n162), .ZN(n2467) );
  aoi21d1 U4714 ( .B1(n2468), .B2(n2467), .A(n2491), .ZN(n2478) );
  aoi22d1 U4715 ( .A1(\storage[14][5] ), .A2(n198), .B1(\storage[15][5] ), 
        .B2(n153), .ZN(n2470) );
  aoi22d1 U4716 ( .A1(\storage[12][5] ), .A2(n201), .B1(\storage[13][5] ), 
        .B2(n162), .ZN(n2469) );
  aoi21d1 U4717 ( .B1(n2470), .B2(n2469), .A(n2494), .ZN(n2477) );
  aoi22d1 U4718 ( .A1(\storage[2][5] ), .A2(n198), .B1(\storage[3][5] ), .B2(
        n153), .ZN(n2472) );
  aoi22d1 U4719 ( .A1(\storage[0][5] ), .A2(n201), .B1(\storage[1][5] ), .B2(
        n162), .ZN(n2471) );
  aoi21d1 U4720 ( .B1(n2472), .B2(n2471), .A(n2497), .ZN(n2476) );
  aoi22d1 U4721 ( .A1(\storage[6][5] ), .A2(n198), .B1(\storage[7][5] ), .B2(
        n153), .ZN(n2474) );
  aoi22d1 U4722 ( .A1(\storage[4][5] ), .A2(n201), .B1(\storage[5][5] ), .B2(
        n162), .ZN(n2473) );
  aoi21d1 U4723 ( .B1(n2474), .B2(n2473), .A(n2504), .ZN(n2475) );
  or04d0 U4724 ( .A1(n2478), .A2(n2477), .A3(n2476), .A4(n2475), .Z(N6383) );
  aoi22d1 U4725 ( .A1(\storage[10][6] ), .A2(n198), .B1(\storage[11][6] ), 
        .B2(n153), .ZN(n2480) );
  aoi22d1 U4726 ( .A1(\storage[8][6] ), .A2(n201), .B1(\storage[9][6] ), .B2(
        n162), .ZN(n2479) );
  aoi21d1 U4727 ( .B1(n2480), .B2(n2479), .A(n2491), .ZN(n2490) );
  aoi22d1 U4728 ( .A1(\storage[14][6] ), .A2(n198), .B1(\storage[15][6] ), 
        .B2(n153), .ZN(n2482) );
  aoi22d1 U4729 ( .A1(\storage[12][6] ), .A2(n201), .B1(\storage[13][6] ), 
        .B2(n162), .ZN(n2481) );
  aoi21d1 U4730 ( .B1(n2482), .B2(n2481), .A(n2494), .ZN(n2489) );
  aoi22d1 U4731 ( .A1(\storage[2][6] ), .A2(n198), .B1(\storage[3][6] ), .B2(
        n153), .ZN(n2484) );
  aoi22d1 U4732 ( .A1(\storage[0][6] ), .A2(n201), .B1(\storage[1][6] ), .B2(
        n162), .ZN(n2483) );
  aoi21d1 U4733 ( .B1(n2484), .B2(n2483), .A(n2497), .ZN(n2488) );
  aoi22d1 U4734 ( .A1(\storage[6][6] ), .A2(n198), .B1(\storage[7][6] ), .B2(
        n153), .ZN(n2486) );
  aoi22d1 U4735 ( .A1(\storage[4][6] ), .A2(n201), .B1(\storage[5][6] ), .B2(
        n162), .ZN(n2485) );
  aoi21d1 U4736 ( .B1(n2486), .B2(n2485), .A(n2504), .ZN(n2487) );
  or04d0 U4737 ( .A1(n2490), .A2(n2489), .A3(n2488), .A4(n2487), .Z(N6382) );
  aoi22d1 U4738 ( .A1(\storage[10][7] ), .A2(n198), .B1(\storage[11][7] ), 
        .B2(n153), .ZN(n2493) );
  aoi22d1 U4739 ( .A1(\storage[8][7] ), .A2(n201), .B1(\storage[9][7] ), .B2(
        n162), .ZN(n2492) );
  aoi21d1 U4740 ( .B1(n2493), .B2(n2492), .A(n2491), .ZN(n2510) );
  aoi22d1 U4741 ( .A1(\storage[14][7] ), .A2(n198), .B1(\storage[15][7] ), 
        .B2(n153), .ZN(n2496) );
  aoi22d1 U4742 ( .A1(\storage[12][7] ), .A2(n201), .B1(\storage[13][7] ), 
        .B2(n162), .ZN(n2495) );
  aoi21d1 U4743 ( .B1(n2496), .B2(n2495), .A(n2494), .ZN(n2509) );
  aoi22d1 U4744 ( .A1(\storage[2][7] ), .A2(n198), .B1(\storage[3][7] ), .B2(
        n153), .ZN(n2499) );
  aoi22d1 U4745 ( .A1(\storage[0][7] ), .A2(n201), .B1(\storage[1][7] ), .B2(
        n162), .ZN(n2498) );
  aoi21d1 U4746 ( .B1(n2499), .B2(n2498), .A(n2497), .ZN(n2508) );
  aoi22d1 U4747 ( .A1(\storage[6][7] ), .A2(n198), .B1(\storage[7][7] ), .B2(
        n153), .ZN(n2506) );
  aoi22d1 U4748 ( .A1(\storage[4][7] ), .A2(n201), .B1(\storage[5][7] ), .B2(
        n162), .ZN(n2505) );
  aoi21d1 U4749 ( .B1(n2506), .B2(n2505), .A(n2504), .ZN(n2507) );
  or04d0 U4750 ( .A1(n2510), .A2(n2509), .A3(n2508), .A4(n2507), .Z(N6381) );
  inv0d0 U4751 ( .I(N771), .ZN(n2511) );
  nr02d0 U4752 ( .A1(n2511), .A2(N770), .ZN(n2609) );
  inv0d0 U4753 ( .I(N770), .ZN(n2512) );
  nr02d0 U4754 ( .A1(n2511), .A2(n2512), .ZN(n2608) );
  aoi22d1 U4755 ( .A1(\storage_1[10][0] ), .A2(n203), .B1(\storage_1[11][0] ), 
        .B2(n164), .ZN(n2514) );
  nr02d0 U4756 ( .A1(N770), .A2(N771), .ZN(n2611) );
  nr02d0 U4757 ( .A1(n2512), .A2(N771), .ZN(n2610) );
  aoi22d1 U4758 ( .A1(\storage_1[8][0] ), .A2(n212), .B1(\storage_1[9][0] ), 
        .B2(n167), .ZN(n2513) );
  inv0d0 U4759 ( .I(N772), .ZN(n2517) );
  nd02d0 U4760 ( .A1(N773), .A2(n2517), .ZN(n2599) );
  aoi21d1 U4761 ( .B1(n2514), .B2(n2513), .A(n2599), .ZN(n2526) );
  aoi22d1 U4762 ( .A1(\storage_1[14][0] ), .A2(n203), .B1(\storage_1[15][0] ), 
        .B2(n164), .ZN(n2516) );
  aoi22d1 U4763 ( .A1(\storage_1[12][0] ), .A2(n212), .B1(\storage_1[13][0] ), 
        .B2(n167), .ZN(n2515) );
  nd02d0 U4764 ( .A1(N773), .A2(N772), .ZN(n2602) );
  aoi21d1 U4765 ( .B1(n2516), .B2(n2515), .A(n2602), .ZN(n2525) );
  aoi22d1 U4766 ( .A1(\storage_1[2][0] ), .A2(n203), .B1(\storage_1[3][0] ), 
        .B2(n164), .ZN(n2519) );
  aoi22d1 U4767 ( .A1(\storage_1[0][0] ), .A2(n212), .B1(\storage_1[1][0] ), 
        .B2(n167), .ZN(n2518) );
  inv0d0 U4768 ( .I(N773), .ZN(n2520) );
  nd02d0 U4769 ( .A1(n2517), .A2(n2520), .ZN(n2605) );
  aoi21d1 U4770 ( .B1(n2519), .B2(n2518), .A(n2605), .ZN(n2524) );
  aoi22d1 U4771 ( .A1(\storage_1[6][0] ), .A2(n203), .B1(\storage_1[7][0] ), 
        .B2(n164), .ZN(n2522) );
  aoi22d1 U4772 ( .A1(\storage_1[4][0] ), .A2(n212), .B1(\storage_1[5][0] ), 
        .B2(n167), .ZN(n2521) );
  nd02d0 U4773 ( .A1(N772), .A2(n2520), .ZN(n2612) );
  aoi21d1 U4774 ( .B1(n2522), .B2(n2521), .A(n2612), .ZN(n2523) );
  or04d0 U4775 ( .A1(n2526), .A2(n2525), .A3(n2524), .A4(n2523), .Z(N6429) );
  aoi22d1 U4776 ( .A1(\storage_1[10][1] ), .A2(n203), .B1(\storage_1[11][1] ), 
        .B2(n164), .ZN(n2528) );
  aoi22d1 U4777 ( .A1(\storage_1[8][1] ), .A2(n212), .B1(\storage_1[9][1] ), 
        .B2(n167), .ZN(n2527) );
  aoi21d1 U4778 ( .B1(n2528), .B2(n2527), .A(n2599), .ZN(n2538) );
  aoi22d1 U4779 ( .A1(\storage_1[14][1] ), .A2(n203), .B1(\storage_1[15][1] ), 
        .B2(n164), .ZN(n2530) );
  aoi22d1 U4780 ( .A1(\storage_1[12][1] ), .A2(n212), .B1(\storage_1[13][1] ), 
        .B2(n167), .ZN(n2529) );
  aoi21d1 U4781 ( .B1(n2530), .B2(n2529), .A(n2602), .ZN(n2537) );
  aoi22d1 U4782 ( .A1(\storage_1[2][1] ), .A2(n203), .B1(\storage_1[3][1] ), 
        .B2(n164), .ZN(n2532) );
  aoi22d1 U4783 ( .A1(\storage_1[0][1] ), .A2(n212), .B1(\storage_1[1][1] ), 
        .B2(n167), .ZN(n2531) );
  aoi21d1 U4784 ( .B1(n2532), .B2(n2531), .A(n2605), .ZN(n2536) );
  aoi22d1 U4785 ( .A1(\storage_1[6][1] ), .A2(n203), .B1(\storage_1[7][1] ), 
        .B2(n164), .ZN(n2534) );
  aoi22d1 U4786 ( .A1(\storage_1[4][1] ), .A2(n212), .B1(\storage_1[5][1] ), 
        .B2(n167), .ZN(n2533) );
  aoi21d1 U4787 ( .B1(n2534), .B2(n2533), .A(n2612), .ZN(n2535) );
  or04d0 U4788 ( .A1(n2538), .A2(n2537), .A3(n2536), .A4(n2535), .Z(N6428) );
  aoi22d1 U4789 ( .A1(\storage_1[10][2] ), .A2(n203), .B1(\storage_1[11][2] ), 
        .B2(n164), .ZN(n2540) );
  aoi22d1 U4790 ( .A1(\storage_1[8][2] ), .A2(n212), .B1(\storage_1[9][2] ), 
        .B2(n167), .ZN(n2539) );
  aoi21d1 U4791 ( .B1(n2540), .B2(n2539), .A(n2599), .ZN(n2550) );
  aoi22d1 U4792 ( .A1(\storage_1[14][2] ), .A2(n203), .B1(\storage_1[15][2] ), 
        .B2(n164), .ZN(n2542) );
  aoi22d1 U4793 ( .A1(\storage_1[12][2] ), .A2(n212), .B1(\storage_1[13][2] ), 
        .B2(n167), .ZN(n2541) );
  aoi21d1 U4794 ( .B1(n2542), .B2(n2541), .A(n2602), .ZN(n2549) );
  aoi22d1 U4795 ( .A1(\storage_1[2][2] ), .A2(n203), .B1(\storage_1[3][2] ), 
        .B2(n164), .ZN(n2544) );
  aoi22d1 U4796 ( .A1(\storage_1[0][2] ), .A2(n212), .B1(\storage_1[1][2] ), 
        .B2(n167), .ZN(n2543) );
  aoi21d1 U4797 ( .B1(n2544), .B2(n2543), .A(n2605), .ZN(n2548) );
  aoi22d1 U4798 ( .A1(\storage_1[6][2] ), .A2(n203), .B1(\storage_1[7][2] ), 
        .B2(n164), .ZN(n2546) );
  aoi22d1 U4799 ( .A1(\storage_1[4][2] ), .A2(n212), .B1(\storage_1[5][2] ), 
        .B2(n167), .ZN(n2545) );
  aoi21d1 U4800 ( .B1(n2546), .B2(n2545), .A(n2612), .ZN(n2547) );
  or04d0 U4801 ( .A1(n2550), .A2(n2549), .A3(n2548), .A4(n2547), .Z(N6427) );
  aoi22d1 U4802 ( .A1(\storage_1[10][3] ), .A2(n203), .B1(\storage_1[11][3] ), 
        .B2(n164), .ZN(n2552) );
  aoi22d1 U4803 ( .A1(\storage_1[8][3] ), .A2(n212), .B1(\storage_1[9][3] ), 
        .B2(n167), .ZN(n2551) );
  aoi21d1 U4804 ( .B1(n2552), .B2(n2551), .A(n2599), .ZN(n2562) );
  aoi22d1 U4805 ( .A1(\storage_1[14][3] ), .A2(n203), .B1(\storage_1[15][3] ), 
        .B2(n164), .ZN(n2554) );
  aoi22d1 U4806 ( .A1(\storage_1[12][3] ), .A2(n212), .B1(\storage_1[13][3] ), 
        .B2(n167), .ZN(n2553) );
  aoi21d1 U4807 ( .B1(n2554), .B2(n2553), .A(n2602), .ZN(n2561) );
  aoi22d1 U4808 ( .A1(\storage_1[2][3] ), .A2(n203), .B1(\storage_1[3][3] ), 
        .B2(n164), .ZN(n2556) );
  aoi22d1 U4809 ( .A1(\storage_1[0][3] ), .A2(n212), .B1(\storage_1[1][3] ), 
        .B2(n167), .ZN(n2555) );
  aoi21d1 U4810 ( .B1(n2556), .B2(n2555), .A(n2605), .ZN(n2560) );
  aoi22d1 U4811 ( .A1(\storage_1[6][3] ), .A2(n203), .B1(\storage_1[7][3] ), 
        .B2(n164), .ZN(n2558) );
  aoi22d1 U4812 ( .A1(\storage_1[4][3] ), .A2(n212), .B1(\storage_1[5][3] ), 
        .B2(n167), .ZN(n2557) );
  aoi21d1 U4813 ( .B1(n2558), .B2(n2557), .A(n2612), .ZN(n2559) );
  or04d0 U4814 ( .A1(n2562), .A2(n2561), .A3(n2560), .A4(n2559), .Z(N6426) );
  aoi22d1 U4815 ( .A1(\storage_1[10][4] ), .A2(n210), .B1(\storage_1[11][4] ), 
        .B2(n165), .ZN(n2564) );
  aoi22d1 U4816 ( .A1(\storage_1[8][4] ), .A2(n213), .B1(\storage_1[9][4] ), 
        .B2(n174), .ZN(n2563) );
  aoi21d1 U4817 ( .B1(n2564), .B2(n2563), .A(n2599), .ZN(n2574) );
  aoi22d1 U4818 ( .A1(\storage_1[14][4] ), .A2(n210), .B1(\storage_1[15][4] ), 
        .B2(n165), .ZN(n2566) );
  aoi22d1 U4819 ( .A1(\storage_1[12][4] ), .A2(n213), .B1(\storage_1[13][4] ), 
        .B2(n174), .ZN(n2565) );
  aoi21d1 U4820 ( .B1(n2566), .B2(n2565), .A(n2602), .ZN(n2573) );
  aoi22d1 U4821 ( .A1(\storage_1[2][4] ), .A2(n210), .B1(\storage_1[3][4] ), 
        .B2(n165), .ZN(n2568) );
  aoi22d1 U4822 ( .A1(\storage_1[0][4] ), .A2(n213), .B1(\storage_1[1][4] ), 
        .B2(n174), .ZN(n2567) );
  aoi21d1 U4823 ( .B1(n2568), .B2(n2567), .A(n2605), .ZN(n2572) );
  aoi22d1 U4824 ( .A1(\storage_1[6][4] ), .A2(n210), .B1(\storage_1[7][4] ), 
        .B2(n165), .ZN(n2570) );
  aoi22d1 U4825 ( .A1(\storage_1[4][4] ), .A2(n213), .B1(\storage_1[5][4] ), 
        .B2(n174), .ZN(n2569) );
  aoi21d1 U4826 ( .B1(n2570), .B2(n2569), .A(n2612), .ZN(n2571) );
  or04d0 U4827 ( .A1(n2574), .A2(n2573), .A3(n2572), .A4(n2571), .Z(N6425) );
  aoi22d1 U4828 ( .A1(\storage_1[10][5] ), .A2(n210), .B1(\storage_1[11][5] ), 
        .B2(n165), .ZN(n2576) );
  aoi22d1 U4829 ( .A1(\storage_1[8][5] ), .A2(n213), .B1(\storage_1[9][5] ), 
        .B2(n174), .ZN(n2575) );
  aoi21d1 U4830 ( .B1(n2576), .B2(n2575), .A(n2599), .ZN(n2586) );
  aoi22d1 U4831 ( .A1(\storage_1[14][5] ), .A2(n210), .B1(\storage_1[15][5] ), 
        .B2(n165), .ZN(n2578) );
  aoi22d1 U4832 ( .A1(\storage_1[12][5] ), .A2(n213), .B1(\storage_1[13][5] ), 
        .B2(n174), .ZN(n2577) );
  aoi21d1 U4833 ( .B1(n2578), .B2(n2577), .A(n2602), .ZN(n2585) );
  aoi22d1 U4834 ( .A1(\storage_1[2][5] ), .A2(n210), .B1(\storage_1[3][5] ), 
        .B2(n165), .ZN(n2580) );
  aoi22d1 U4835 ( .A1(\storage_1[0][5] ), .A2(n213), .B1(\storage_1[1][5] ), 
        .B2(n174), .ZN(n2579) );
  aoi21d1 U4836 ( .B1(n2580), .B2(n2579), .A(n2605), .ZN(n2584) );
  aoi22d1 U4837 ( .A1(\storage_1[6][5] ), .A2(n210), .B1(\storage_1[7][5] ), 
        .B2(n165), .ZN(n2582) );
  aoi22d1 U4838 ( .A1(\storage_1[4][5] ), .A2(n213), .B1(\storage_1[5][5] ), 
        .B2(n174), .ZN(n2581) );
  aoi21d1 U4839 ( .B1(n2582), .B2(n2581), .A(n2612), .ZN(n2583) );
  or04d0 U4840 ( .A1(n2586), .A2(n2585), .A3(n2584), .A4(n2583), .Z(N6424) );
  aoi22d1 U4841 ( .A1(\storage_1[10][6] ), .A2(n210), .B1(\storage_1[11][6] ), 
        .B2(n165), .ZN(n2588) );
  aoi22d1 U4842 ( .A1(\storage_1[8][6] ), .A2(n213), .B1(\storage_1[9][6] ), 
        .B2(n174), .ZN(n2587) );
  aoi21d1 U4843 ( .B1(n2588), .B2(n2587), .A(n2599), .ZN(n2598) );
  aoi22d1 U4844 ( .A1(\storage_1[14][6] ), .A2(n210), .B1(\storage_1[15][6] ), 
        .B2(n165), .ZN(n2590) );
  aoi22d1 U4845 ( .A1(\storage_1[12][6] ), .A2(n213), .B1(\storage_1[13][6] ), 
        .B2(n174), .ZN(n2589) );
  aoi21d1 U4846 ( .B1(n2590), .B2(n2589), .A(n2602), .ZN(n2597) );
  aoi22d1 U4847 ( .A1(\storage_1[2][6] ), .A2(n210), .B1(\storage_1[3][6] ), 
        .B2(n165), .ZN(n2592) );
  aoi22d1 U4848 ( .A1(\storage_1[0][6] ), .A2(n213), .B1(\storage_1[1][6] ), 
        .B2(n174), .ZN(n2591) );
  aoi21d1 U4849 ( .B1(n2592), .B2(n2591), .A(n2605), .ZN(n2596) );
  aoi22d1 U4850 ( .A1(\storage_1[6][6] ), .A2(n210), .B1(\storage_1[7][6] ), 
        .B2(n165), .ZN(n2594) );
  aoi22d1 U4851 ( .A1(\storage_1[4][6] ), .A2(n213), .B1(\storage_1[5][6] ), 
        .B2(n174), .ZN(n2593) );
  aoi21d1 U4852 ( .B1(n2594), .B2(n2593), .A(n2612), .ZN(n2595) );
  or04d0 U4853 ( .A1(n2598), .A2(n2597), .A3(n2596), .A4(n2595), .Z(N6423) );
  aoi22d1 U4854 ( .A1(\storage_1[10][7] ), .A2(n210), .B1(\storage_1[11][7] ), 
        .B2(n165), .ZN(n2601) );
  aoi22d1 U4855 ( .A1(\storage_1[8][7] ), .A2(n213), .B1(\storage_1[9][7] ), 
        .B2(n174), .ZN(n2600) );
  aoi21d1 U4856 ( .B1(n2601), .B2(n2600), .A(n2599), .ZN(n2618) );
  aoi22d1 U4857 ( .A1(\storage_1[14][7] ), .A2(n210), .B1(\storage_1[15][7] ), 
        .B2(n165), .ZN(n2604) );
  aoi22d1 U4858 ( .A1(\storage_1[12][7] ), .A2(n213), .B1(\storage_1[13][7] ), 
        .B2(n174), .ZN(n2603) );
  aoi21d1 U4859 ( .B1(n2604), .B2(n2603), .A(n2602), .ZN(n2617) );
  aoi22d1 U4860 ( .A1(\storage_1[2][7] ), .A2(n210), .B1(\storage_1[3][7] ), 
        .B2(n165), .ZN(n2607) );
  aoi22d1 U4861 ( .A1(\storage_1[0][7] ), .A2(n213), .B1(\storage_1[1][7] ), 
        .B2(n174), .ZN(n2606) );
  aoi21d1 U4862 ( .B1(n2607), .B2(n2606), .A(n2605), .ZN(n2616) );
  aoi22d1 U4863 ( .A1(\storage_1[6][7] ), .A2(n210), .B1(\storage_1[7][7] ), 
        .B2(n165), .ZN(n2614) );
  aoi22d1 U4864 ( .A1(\storage_1[4][7] ), .A2(n213), .B1(\storage_1[5][7] ), 
        .B2(n174), .ZN(n2613) );
  aoi21d1 U4865 ( .B1(n2614), .B2(n2613), .A(n2612), .ZN(n2615) );
  or04d0 U4866 ( .A1(n2618), .A2(n2617), .A3(n2616), .A4(n2615), .Z(N6422) );
  inv0d0 U4867 ( .I(mgmtsoc_litespisdrphycore_sink_payload_width[0]), .ZN(
        \r1061/B_not[0] ) );
  inv0d0 U4868 ( .I(mgmtsoc_litespisdrphycore_sink_payload_width[1]), .ZN(
        \r1061/B_not[1] ) );
  inv0d0 U4869 ( .I(mgmtsoc_litespisdrphycore_sink_payload_width[2]), .ZN(
        \r1061/B_not[2] ) );
  inv0d0 U4870 ( .I(mgmtsoc_litespisdrphycore_sink_payload_width[3]), .ZN(
        \r1061/B_not[3] ) );
  xn02d1 U4871 ( .A1(\r1061/B_not[0] ), .A2(\U3/U1/Z_0 ), .ZN(N867) );
  nr02d2 U4872 ( .A1(\U3/U1/Z_0 ), .A2(\r1061/B_not[0] ), .ZN(n2619) );
  inv0d1 U4873 ( .I(n2619), .ZN(\r1061/carry[1] ) );
  xn02d1 U4874 ( .A1(\U3/U1/Z_7 ), .A2(\r1061/carry[7] ), .ZN(N855) );
  xn02d1 U4875 ( .A1(\U3/U1/Z_6 ), .A2(\r1061/carry[6] ), .ZN(N873) );
  nr02d2 U4876 ( .A1(\r1061/carry[6] ), .A2(\U3/U1/Z_6 ), .ZN(n2620) );
  inv0d1 U4877 ( .I(n2620), .ZN(\r1061/carry[7] ) );
  xn02d1 U4878 ( .A1(\U3/U1/Z_5 ), .A2(\r1061/carry[5] ), .ZN(N872) );
  nr02d2 U4879 ( .A1(\r1061/carry[5] ), .A2(\U3/U1/Z_5 ), .ZN(n2621) );
  inv0d1 U4880 ( .I(n2621), .ZN(\r1061/carry[6] ) );
  xn02d1 U4881 ( .A1(\U3/U1/Z_4 ), .A2(\r1061/carry[4] ), .ZN(N871) );
  nr02d2 U4882 ( .A1(\r1061/carry[4] ), .A2(\U3/U1/Z_4 ), .ZN(n2622) );
  inv0d1 U4883 ( .I(n2622), .ZN(\r1061/carry[5] ) );
  inv0d0 U4884 ( .I(spi_master_length0[0]), .ZN(N1663) );
  nd12d0 U4885 ( .A1(spi_master_length0[1]), .A2(N1663), .ZN(n2623) );
  oaim21d1 U4886 ( .B1(spi_master_length0[0]), .B2(spi_master_length0[1]), .A(
        n2623), .ZN(N1664) );
  or02d0 U4887 ( .A1(n2623), .A2(spi_master_length0[2]), .Z(n2624) );
  oaim21d1 U4888 ( .B1(n2623), .B2(spi_master_length0[2]), .A(n2624), .ZN(
        N1665) );
  or02d0 U4889 ( .A1(n2624), .A2(spi_master_length0[3]), .Z(n2625) );
  oaim21d1 U4890 ( .B1(n2624), .B2(spi_master_length0[3]), .A(n2625), .ZN(
        N1666) );
  or02d0 U4891 ( .A1(n2625), .A2(spi_master_length0[4]), .Z(n2626) );
  oaim21d1 U4892 ( .B1(n2625), .B2(spi_master_length0[4]), .A(n2626), .ZN(
        N1667) );
  nr02d0 U4893 ( .A1(n2626), .A2(spi_master_length0[5]), .ZN(n2627) );
  inv0d0 U4894 ( .I(n2627), .ZN(n2628) );
  oaim21d1 U4895 ( .B1(n2626), .B2(spi_master_length0[5]), .A(n2628), .ZN(
        N1668) );
  xr02d1 U4896 ( .A1(spi_master_length0[6]), .A2(n2627), .Z(N1669) );
  nr02d0 U4897 ( .A1(spi_master_length0[6]), .A2(n2628), .ZN(n2629) );
  xr02d1 U4898 ( .A1(spi_master_length0[7]), .A2(n2629), .Z(N1670) );
  inv0d0 U4899 ( .I(dbg_uart_length[0]), .ZN(N1932) );
  nd12d0 U4900 ( .A1(dbg_uart_length[1]), .A2(N1932), .ZN(n2630) );
  oaim21d1 U4901 ( .B1(dbg_uart_length[0]), .B2(dbg_uart_length[1]), .A(n2630), 
        .ZN(N1933) );
  or02d0 U4902 ( .A1(n2630), .A2(dbg_uart_length[2]), .Z(n2631) );
  oaim21d1 U4903 ( .B1(n2630), .B2(dbg_uart_length[2]), .A(n2631), .ZN(N1934)
         );
  or02d0 U4904 ( .A1(n2631), .A2(dbg_uart_length[3]), .Z(n2632) );
  oaim21d1 U4905 ( .B1(n2631), .B2(dbg_uart_length[3]), .A(n2632), .ZN(N1935)
         );
  or02d0 U4906 ( .A1(n2632), .A2(dbg_uart_length[4]), .Z(n2633) );
  oaim21d1 U4907 ( .B1(n2632), .B2(dbg_uart_length[4]), .A(n2633), .ZN(N1936)
         );
  nr02d0 U4908 ( .A1(n2633), .A2(dbg_uart_length[5]), .ZN(n2634) );
  inv0d0 U4909 ( .I(n2634), .ZN(n2635) );
  oaim21d1 U4910 ( .B1(n2633), .B2(dbg_uart_length[5]), .A(n2635), .ZN(N1937)
         );
  xr02d1 U4911 ( .A1(dbg_uart_length[6]), .A2(n2634), .Z(N1938) );
  nr02d0 U4912 ( .A1(dbg_uart_length[6]), .A2(n2635), .ZN(n2636) );
  xr02d1 U4913 ( .A1(dbg_uart_length[7]), .A2(n2636), .Z(N1939) );
  inv0d0 U4914 ( .I(mgmtsoc_litespisdrphycore_sink_payload_len[1]), .ZN(
        \sub_6810/B_not[1] ) );
  inv0d0 U4915 ( .I(mgmtsoc_litespisdrphycore_sink_payload_len[2]), .ZN(
        \sub_6810/B_not[2] ) );
  inv0d0 U4916 ( .I(mgmtsoc_litespisdrphycore_sink_payload_len[3]), .ZN(
        \sub_6810/B_not[3] ) );
  inv0d0 U4917 ( .I(mgmtsoc_litespisdrphycore_sink_payload_len[4]), .ZN(
        \sub_6810/B_not[4] ) );
  inv0d0 U4918 ( .I(mgmtsoc_litespisdrphycore_sink_payload_len[5]), .ZN(
        \sub_6810/B_not[5] ) );
  inv0d0 U4919 ( .I(N3236), .ZN(\sub_6810/carry[1] ) );
  inv0d1 U4920 ( .I(n2637), .ZN(\sub_6810/carry[2] ) );
  nd02d1 U4921 ( .A1(\sub_6810/B_not[1] ), .A2(\sub_6810/carry[1] ), .ZN(n2637) );
  xr02d1 U4922 ( .A1(\sub_6810/B_not[1] ), .A2(\sub_6810/carry[1] ), .Z(N3237)
         );
  inv0d1 U4923 ( .I(n2638), .ZN(\sub_6810/carry[3] ) );
  nd02d1 U4924 ( .A1(\sub_6810/B_not[2] ), .A2(\sub_6810/carry[2] ), .ZN(n2638) );
  xr02d1 U4925 ( .A1(\sub_6810/B_not[2] ), .A2(\sub_6810/carry[2] ), .Z(N3238)
         );
  inv0d1 U4926 ( .I(n2639), .ZN(\sub_6810/carry[4] ) );
  nd02d1 U4927 ( .A1(\sub_6810/B_not[3] ), .A2(\sub_6810/carry[3] ), .ZN(n2639) );
  xr02d1 U4928 ( .A1(\sub_6810/B_not[3] ), .A2(\sub_6810/carry[3] ), .Z(N3239)
         );
  inv0d1 U4929 ( .I(n2640), .ZN(\sub_6810/carry[5] ) );
  nd02d1 U4930 ( .A1(\sub_6810/B_not[4] ), .A2(\sub_6810/carry[4] ), .ZN(n2640) );
  xn02d1 U4931 ( .A1(\sub_6810/B_not[5] ), .A2(\sub_6810/carry[5] ), .ZN(N3241) );
  inv0d0 U4932 ( .I(mgmtsoc_litespimmap_count[0]), .ZN(N3466) );
  or02d0 U4933 ( .A1(mgmtsoc_litespimmap_count[1]), .A2(
        mgmtsoc_litespimmap_count[0]), .Z(n2641) );
  oaim21d1 U4934 ( .B1(mgmtsoc_litespimmap_count[0]), .B2(
        mgmtsoc_litespimmap_count[1]), .A(n2641), .ZN(N3467) );
  or02d0 U4935 ( .A1(n2641), .A2(mgmtsoc_litespimmap_count[2]), .Z(n2642) );
  oaim21d1 U4936 ( .B1(n2641), .B2(mgmtsoc_litespimmap_count[2]), .A(n2642), 
        .ZN(N3468) );
  or02d0 U4937 ( .A1(n2642), .A2(mgmtsoc_litespimmap_count[3]), .Z(n2643) );
  oaim21d1 U4938 ( .B1(n2642), .B2(mgmtsoc_litespimmap_count[3]), .A(n2643), 
        .ZN(N3469) );
  or02d0 U4939 ( .A1(n2643), .A2(mgmtsoc_litespimmap_count[4]), .Z(n2644) );
  oaim21d1 U4940 ( .B1(n2643), .B2(mgmtsoc_litespimmap_count[4]), .A(n2644), 
        .ZN(N3470) );
  nr02d0 U4941 ( .A1(n2644), .A2(mgmtsoc_litespimmap_count[5]), .ZN(n2646) );
  aor21d1 U4942 ( .B1(n2644), .B2(mgmtsoc_litespimmap_count[5]), .A(n2646), 
        .Z(N3471) );
  inv0d0 U4943 ( .I(mgmtsoc_litespimmap_count[6]), .ZN(n2645) );
  nd02d0 U4944 ( .A1(n2646), .A2(n2645), .ZN(n2647) );
  oai21d1 U4945 ( .B1(n2646), .B2(n2645), .A(n2647), .ZN(N3472) );
  xn02d1 U4946 ( .A1(mgmtsoc_litespimmap_count[7]), .A2(n2647), .ZN(N3473) );
  nr02d0 U4947 ( .A1(mgmtsoc_litespimmap_count[7]), .A2(n2647), .ZN(n2648) );
  xr02d1 U4948 ( .A1(mgmtsoc_litespimmap_count[8]), .A2(n2648), .Z(N3474) );
  inv0d0 U4949 ( .I(\U3/U2/Z_0 ), .ZN(\r1127/carry[0] ) );
  xr02d1 U4950 ( .A1(N1648), .A2(spi_master_clk_divider1[11]), .Z(n2652) );
  xr02d1 U4951 ( .A1(N1649), .A2(spi_master_clk_divider1[12]), .Z(n2651) );
  xr02d1 U4952 ( .A1(N1650), .A2(spi_master_clk_divider1[13]), .Z(n2650) );
  xr02d1 U4953 ( .A1(N1651), .A2(spi_master_clk_divider1[14]), .Z(n2649) );
  nr04d0 U4954 ( .A1(n2652), .A2(n2651), .A3(n2650), .A4(n2649), .ZN(n2673) );
  xr02d1 U4955 ( .A1(N1644), .A2(spi_master_clk_divider1[7]), .Z(n2656) );
  xr02d1 U4956 ( .A1(N1645), .A2(spi_master_clk_divider1[8]), .Z(n2655) );
  xr02d1 U4957 ( .A1(N1646), .A2(spi_master_clk_divider1[9]), .Z(n2654) );
  xr02d1 U4958 ( .A1(N1647), .A2(spi_master_clk_divider1[10]), .Z(n2653) );
  nr04d0 U4959 ( .A1(n2656), .A2(n2655), .A3(n2654), .A4(n2653), .ZN(n2672) );
  xr02d1 U4960 ( .A1(N1640), .A2(spi_master_clk_divider1[3]), .Z(n2660) );
  xr02d1 U4961 ( .A1(N1641), .A2(spi_master_clk_divider1[4]), .Z(n2659) );
  xr02d1 U4962 ( .A1(N1642), .A2(spi_master_clk_divider1[5]), .Z(n2658) );
  xr02d1 U4963 ( .A1(N1643), .A2(spi_master_clk_divider1[6]), .Z(n2657) );
  nr04d0 U4964 ( .A1(n2660), .A2(n2659), .A3(n2658), .A4(n2657), .ZN(n2671) );
  inv0d0 U4965 ( .I(N1637), .ZN(n2663) );
  nr02d0 U4966 ( .A1(n2663), .A2(spi_master_clk_divider1[0]), .ZN(n2661) );
  inv0d0 U4967 ( .I(spi_master_clk_divider1[1]), .ZN(n2664) );
  oai22d1 U4968 ( .A1(n2661), .A2(N1638), .B1(n2661), .B2(n2664), .ZN(n2662)
         );
  inv0d0 U4969 ( .I(n2662), .ZN(n2669) );
  nd02d0 U4970 ( .A1(spi_master_clk_divider1[0]), .A2(n2663), .ZN(n2665) );
  aoi22d1 U4971 ( .A1(n2665), .A2(n2664), .B1(n2665), .B2(N1638), .ZN(n2668)
         );
  xr02d1 U4972 ( .A1(N1652), .A2(spi_master_clk_divider1[15]), .Z(n2667) );
  xr02d1 U4973 ( .A1(N1639), .A2(spi_master_clk_divider1[2]), .Z(n2666) );
  nr04d0 U4974 ( .A1(n2669), .A2(n2668), .A3(n2667), .A4(n2666), .ZN(n2670) );
  an04d0 U4975 ( .A1(n2673), .A2(n2672), .A3(n2671), .A4(n2670), .Z(
        spi_master_clk_fall) );
  xr02d1 U4976 ( .A1(N1632), .A2(spi_master_clk_divider1[11]), .Z(n2677) );
  xr02d1 U4977 ( .A1(N1633), .A2(spi_master_clk_divider1[12]), .Z(n2676) );
  xr02d1 U4978 ( .A1(N1634), .A2(spi_master_clk_divider1[13]), .Z(n2675) );
  xr02d1 U4979 ( .A1(N1635), .A2(spi_master_clk_divider1[14]), .Z(n2674) );
  nr04d0 U4980 ( .A1(n2677), .A2(n2676), .A3(n2675), .A4(n2674), .ZN(n2698) );
  xr02d1 U4981 ( .A1(N1628), .A2(spi_master_clk_divider1[7]), .Z(n2681) );
  xr02d1 U4982 ( .A1(N1629), .A2(spi_master_clk_divider1[8]), .Z(n2680) );
  xr02d1 U5016 ( .A1(N1630), .A2(spi_master_clk_divider1[9]), .Z(n2679) );
  xr02d1 U5017 ( .A1(N1631), .A2(spi_master_clk_divider1[10]), .Z(n2678) );
  nr04d0 U5018 ( .A1(n2681), .A2(n2680), .A3(n2679), .A4(n2678), .ZN(n2697) );
  xr02d1 U5019 ( .A1(N1624), .A2(spi_master_clk_divider1[3]), .Z(n2685) );
  xr02d1 U5020 ( .A1(N1625), .A2(spi_master_clk_divider1[4]), .Z(n2684) );
  xr02d1 U5021 ( .A1(N1626), .A2(spi_master_clk_divider1[5]), .Z(n2683) );
  xr02d1 U5022 ( .A1(N1627), .A2(spi_master_clk_divider1[6]), .Z(n2682) );
  nr04d0 U5023 ( .A1(n2685), .A2(n2684), .A3(n2683), .A4(n2682), .ZN(n2696) );
  inv0d0 U5024 ( .I(N1621), .ZN(n2688) );
  nr02d0 U5025 ( .A1(n2688), .A2(spi_master_clk_divider1[0]), .ZN(n2686) );
  inv0d0 U5026 ( .I(spi_master_clk_divider1[1]), .ZN(n2689) );
  oai22d1 U5027 ( .A1(n2686), .A2(N1622), .B1(n2686), .B2(n2689), .ZN(n2687)
         );
  inv0d0 U5028 ( .I(n2687), .ZN(n2694) );
  nd02d0 U5029 ( .A1(spi_master_clk_divider1[0]), .A2(n2688), .ZN(n2690) );
  aoi22d1 U5030 ( .A1(n2690), .A2(n2689), .B1(n2690), .B2(N1622), .ZN(n2693)
         );
  xr02d1 U5031 ( .A1(N1636), .A2(spi_master_clk_divider1[15]), .Z(n2692) );
  xr02d1 U5032 ( .A1(N1623), .A2(spi_master_clk_divider1[2]), .Z(n2691) );
  nr04d0 U5033 ( .A1(n2694), .A2(n2693), .A3(n2692), .A4(n2691), .ZN(n2695) );
  an04d0 U5034 ( .A1(n2698), .A2(n2697), .A3(n2696), .A4(n2695), .Z(
        spi_master_clk_rise) );
  inv0d0 U5035 ( .I(N1663), .ZN(n2701) );
  nr02d0 U5036 ( .A1(n2701), .A2(spi_master_count[0]), .ZN(n2699) );
  inv0d0 U5037 ( .I(spi_master_count[1]), .ZN(n2702) );
  oai22d1 U5038 ( .A1(n2699), .A2(N1664), .B1(n2699), .B2(n2702), .ZN(n2700)
         );
  inv0d0 U5039 ( .I(n2700), .ZN(n2706) );
  nd02d0 U5040 ( .A1(spi_master_count[0]), .A2(n2701), .ZN(n2703) );
  aoi22d1 U5041 ( .A1(n2703), .A2(n2702), .B1(n2703), .B2(N1664), .ZN(n2705)
         );
  xr02d1 U5042 ( .A1(N1665), .A2(spi_master_count[2]), .Z(n2704) );
  nr04d0 U5043 ( .A1(N1666), .A2(n2706), .A3(n2705), .A4(n2704), .ZN(n2708) );
  nr04d0 U5044 ( .A1(N1670), .A2(N1669), .A3(N1668), .A4(N1667), .ZN(n2707) );
  an02d0 U5045 ( .A1(n2708), .A2(n2707), .Z(N1671) );
  inv0d0 U5046 ( .I(dbg_uart_words_count[0]), .ZN(n2711) );
  nr02d0 U5047 ( .A1(n2711), .A2(N1932), .ZN(n2710) );
  inv0d0 U5048 ( .I(N1933), .ZN(n2709) );
  oai22d1 U5049 ( .A1(dbg_uart_words_count[1]), .A2(n2710), .B1(n2710), .B2(
        n2709), .ZN(n2723) );
  an02d0 U5050 ( .A1(N1932), .A2(n2711), .Z(n2713) );
  inv0d0 U5051 ( .I(dbg_uart_words_count[1]), .ZN(n2712) );
  oai22d1 U5052 ( .A1(n2713), .A2(n2712), .B1(N1933), .B2(n2713), .ZN(n2722)
         );
  xr02d1 U5053 ( .A1(N1939), .A2(dbg_uart_words_count[7]), .Z(n2715) );
  xr02d1 U5054 ( .A1(N1934), .A2(dbg_uart_words_count[2]), .Z(n2714) );
  nr02d0 U5055 ( .A1(n2715), .A2(n2714), .ZN(n2721) );
  xr02d1 U5056 ( .A1(N1935), .A2(dbg_uart_words_count[3]), .Z(n2719) );
  xr02d1 U5057 ( .A1(N1936), .A2(dbg_uart_words_count[4]), .Z(n2718) );
  xr02d1 U5058 ( .A1(N1937), .A2(dbg_uart_words_count[5]), .Z(n2717) );
  xr02d1 U5059 ( .A1(N1938), .A2(dbg_uart_words_count[6]), .Z(n2716) );
  nr04d0 U5060 ( .A1(n2719), .A2(n2718), .A3(n2717), .A4(n2716), .ZN(n2720) );
  an04d0 U5061 ( .A1(n2723), .A2(n2722), .A3(n2721), .A4(n2720), .Z(N1940) );
  nr04d0 U5062 ( .A1(mgmtsoc_litespisdrphycore_div[3]), .A2(
        mgmtsoc_litespisdrphycore_div[2]), .A3(
        mgmtsoc_litespisdrphycore_div[1]), .A4(
        mgmtsoc_litespisdrphycore_div[0]), .ZN(n2725) );
  nr04d0 U5063 ( .A1(mgmtsoc_litespisdrphycore_div[7]), .A2(
        mgmtsoc_litespisdrphycore_div[6]), .A3(
        mgmtsoc_litespisdrphycore_div[5]), .A4(
        mgmtsoc_litespisdrphycore_div[4]), .ZN(n2724) );
  nd02d0 U5064 ( .A1(n2725), .A2(n2724), .ZN(N815) );
  inv0d0 U5065 ( .I(mgmtsoc_litespisdrphycore_div[3]), .ZN(n2728) );
  nd02d0 U5066 ( .A1(mgmtsoc_litespisdrphycore_cnt[3]), .A2(n2728), .ZN(n2743)
         );
  inv0d0 U5067 ( .I(mgmtsoc_litespisdrphycore_div[2]), .ZN(n2729) );
  nd02d0 U5068 ( .A1(mgmtsoc_litespisdrphycore_cnt[2]), .A2(n2729), .ZN(n2742)
         );
  inv0d0 U5069 ( .I(mgmtsoc_litespisdrphycore_div[7]), .ZN(n2739) );
  nd02d0 U5070 ( .A1(mgmtsoc_litespisdrphycore_cnt[7]), .A2(n2739), .ZN(n2741)
         );
  inv0d0 U5071 ( .I(mgmtsoc_litespisdrphycore_cnt[6]), .ZN(n2737) );
  nd12d0 U5072 ( .A1(mgmtsoc_litespisdrphycore_div[4]), .A2(
        mgmtsoc_litespisdrphycore_cnt[4]), .ZN(n2749) );
  inv0d0 U5073 ( .I(mgmtsoc_litespisdrphycore_div[0]), .ZN(n2744) );
  nr02d0 U5074 ( .A1(n2744), .A2(mgmtsoc_litespisdrphycore_cnt[0]), .ZN(n2727)
         );
  inv0d0 U5075 ( .I(mgmtsoc_litespisdrphycore_cnt[1]), .ZN(n2726) );
  nr02d0 U5076 ( .A1(n2727), .A2(n2726), .ZN(n2731) );
  aon211d1 U5077 ( .C1(n2727), .C2(n2726), .B(mgmtsoc_litespisdrphycore_div[1]), .A(n2742), .ZN(n2730) );
  oai222d1 U5078 ( .A1(n2731), .A2(n2730), .B1(
        mgmtsoc_litespisdrphycore_cnt[2]), .B2(n2729), .C1(
        mgmtsoc_litespisdrphycore_cnt[3]), .C2(n2728), .ZN(n2733) );
  inv0d0 U5079 ( .I(mgmtsoc_litespisdrphycore_cnt[5]), .ZN(n2734) );
  inv0d0 U5080 ( .I(mgmtsoc_litespisdrphycore_cnt[4]), .ZN(n2732) );
  aoi322d1 U5081 ( .C1(n2749), .C2(n2743), .C3(n2733), .A1(
        mgmtsoc_litespisdrphycore_div[5]), .A2(n2734), .B1(
        mgmtsoc_litespisdrphycore_div[4]), .B2(n2732), .ZN(n2735) );
  nr02d0 U5082 ( .A1(n2734), .A2(mgmtsoc_litespisdrphycore_div[5]), .ZN(n2748)
         );
  nr02d0 U5083 ( .A1(n2737), .A2(mgmtsoc_litespisdrphycore_div[6]), .ZN(n2747)
         );
  nr03d0 U5084 ( .A1(n2735), .A2(n2748), .A3(n2747), .ZN(n2736) );
  aon211d1 U5085 ( .C1(mgmtsoc_litespisdrphycore_div[6]), .C2(n2737), .B(n2736), .A(n2741), .ZN(n2738) );
  oai21d1 U5086 ( .B1(mgmtsoc_litespisdrphycore_cnt[7]), .B2(n2739), .A(n2738), 
        .ZN(N3419) );
  inv0d0 U5087 ( .I(N3419), .ZN(n2740) );
  nd04d0 U5088 ( .A1(n2743), .A2(n2742), .A3(n2741), .A4(n2740), .ZN(n2754) );
  an02d0 U5089 ( .A1(mgmtsoc_litespisdrphycore_cnt[0]), .A2(n2744), .Z(n2746)
         );
  inv0d0 U5090 ( .I(mgmtsoc_litespisdrphycore_div[1]), .ZN(n2745) );
  oai22d1 U5091 ( .A1(mgmtsoc_litespisdrphycore_cnt[1]), .A2(n2746), .B1(n2746), .B2(n2745), .ZN(n2752) );
  inv0d0 U5092 ( .I(n2747), .ZN(n2751) );
  inv0d0 U5093 ( .I(n2748), .ZN(n2750) );
  nd04d0 U5094 ( .A1(n2752), .A2(n2751), .A3(n2750), .A4(n2749), .ZN(n2753) );
  nr02d0 U5095 ( .A1(n2754), .A2(n2753), .ZN(N800) );
endmodule


module mgmt_core_wrapper ( core_clk, core_rstn, gpio_out_pad, gpio_in_pad, 
        gpio_mode0_pad, gpio_mode1_pad, gpio_outenb_pad, gpio_inenb_pad, 
        la_input, la_output, la_oenb, la_iena, flash_csb, flash_clk, 
        flash_io0_oeb, flash_io1_oeb, flash_io2_oeb, flash_io3_oeb, 
        flash_io0_do, flash_io1_do, flash_io2_do, flash_io3_do, flash_io0_di, 
        flash_io1_di, flash_io2_di, flash_io3_di, mprj_wb_iena, mprj_cyc_o, 
        mprj_stb_o, mprj_we_o, mprj_sel_o, mprj_adr_o, mprj_dat_o, mprj_ack_i, 
        mprj_dat_i, hk_cyc_o, hk_stb_o, hk_dat_i, hk_ack_i, irq, user_irq_ena, 
        qspi_enabled, uart_enabled, spi_enabled, debug_mode, ser_tx, ser_rx, 
        spi_csb, spi_sck, spi_sdo, spi_sdoenb, spi_sdi, debug_in, debug_out, 
        debug_oeb, trap );
  input [127:0] la_input;
  output [127:0] la_output;
  output [127:0] la_oenb;
  output [127:0] la_iena;
  output [3:0] mprj_sel_o;
  output [31:0] mprj_adr_o;
  output [31:0] mprj_dat_o;
  input [31:0] mprj_dat_i;
  input [31:0] hk_dat_i;
  input [5:0] irq;
  output [2:0] user_irq_ena;
  input core_clk, core_rstn, gpio_in_pad, flash_io0_di, flash_io1_di,
         flash_io2_di, flash_io3_di, mprj_ack_i, hk_ack_i, ser_rx, spi_sdi,
         debug_in;
  output gpio_out_pad, gpio_mode0_pad, gpio_mode1_pad, gpio_outenb_pad,
         gpio_inenb_pad, flash_csb, flash_clk, flash_io0_oeb, flash_io1_oeb,
         flash_io2_oeb, flash_io3_oeb, flash_io0_do, flash_io1_do,
         flash_io2_do, flash_io3_do, mprj_wb_iena, mprj_cyc_o, mprj_stb_o,
         mprj_we_o, hk_cyc_o, hk_stb_o, qspi_enabled, uart_enabled,
         spi_enabled, debug_mode, ser_tx, spi_csb, spi_sck, spi_sdo,
         spi_sdoenb, debug_out, debug_oeb, trap;

  tri   core_clk;
  tri   gpio_out_pad;
  tri   gpio_in_pad;
  tri   gpio_mode0_pad;
  tri   gpio_mode1_pad;
  tri   gpio_outenb_pad;
  tri   gpio_inenb_pad;
  wire   SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1;
  assign flash_io1_oeb = 1'b1;
  assign flash_io2_oeb = 1'b1;
  assign flash_io3_oeb = 1'b1;
  assign flash_io1_do = 1'b0;
  assign flash_io2_do = 1'b0;
  assign flash_io3_do = 1'b0;
  assign mprj_adr_o[1] = 1'b0;
  assign mprj_adr_o[0] = 1'b0;
  assign qspi_enabled = 1'b0;
  assign debug_out = 1'b0;
  assign trap = 1'b0;

  mgmt_core core ( .core_clk(core_clk), .core_rstn(core_rstn), .flash_cs_n(
        flash_csb), .flash_clk(flash_clk), .flash_io0_oeb(flash_io0_oeb), 
        .flash_io0_do(flash_io0_do), .flash_io0_di(flash_io0_di), 
        .flash_io1_di(flash_io1_di), .flash_io2_di(flash_io2_di), 
        .flash_io3_di(flash_io3_di), .spi_clk(spi_sck), .spi_cs_n(spi_csb), 
        .spi_mosi(spi_sdo), .spi_miso(spi_sdi), .spi_sdoenb(spi_sdoenb), 
        .mprj_wb_iena(mprj_wb_iena), .mprj_cyc_o(mprj_cyc_o), .mprj_stb_o(
        mprj_stb_o), .mprj_we_o(mprj_we_o), .mprj_sel_o(mprj_sel_o), 
        .mprj_adr_o({mprj_adr_o[31:2], SYNOPSYS_UNCONNECTED__0, 
        SYNOPSYS_UNCONNECTED__1}), .mprj_dat_o(mprj_dat_o), .mprj_dat_i(
        mprj_dat_i), .mprj_ack_i(mprj_ack_i), .hk_dat_i(hk_dat_i), .hk_stb_o(
        hk_stb_o), .hk_cyc_o(hk_cyc_o), .hk_ack_i(hk_ack_i), .serial_tx(ser_tx), .serial_rx(ser_rx), .debug_in(debug_in), .debug_oeb(debug_oeb), .debug_mode(
        debug_mode), .uart_enabled(uart_enabled), .gpio_out_pad(gpio_out_pad), 
        .gpio_in_pad(gpio_in_pad), .gpio_outenb_pad(gpio_outenb_pad), 
        .gpio_inenb_pad(gpio_inenb_pad), .gpio_mode0_pad(gpio_mode0_pad), 
        .gpio_mode1_pad(gpio_mode1_pad), .la_output(la_output), .la_input(
        la_input), .la_oenb(la_oenb), .la_iena(la_iena), .spi_enabled(
        spi_enabled), .user_irq_ena(user_irq_ena), .user_irq(irq), .clk_in(
        1'b0), .resetn_in(1'b0), .serial_load_in(1'b0), .serial_data_2_in(1'b0), .serial_resetn_in(1'b0), .serial_clock_in(1'b0), .rstb_l_in(1'b0), 
        .por_l_in(1'b0), .porb_h_in(1'b0) );
endmodule


module dummy_scl180_conb_1_104 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_105 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_106 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_107 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_108 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_109 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_110 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_111 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_112 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_113 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_114 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_115 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_116 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_117 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_118 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_119 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_120 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_121 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_122 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_123 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_124 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_125 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_126 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_127 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_128 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_129 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_130 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_131 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_132 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_133 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_134 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_135 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_136 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_137 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_138 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_139 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_140 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_141 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_142 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_143 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_144 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_145 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_146 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_147 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_148 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_149 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_150 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_151 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_152 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_153 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_154 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_155 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_156 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_157 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_158 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_159 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_160 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_161 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_162 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_163 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_164 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_165 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_166 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_167 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_168 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_169 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_170 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_171 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_172 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_173 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_174 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_175 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_176 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_177 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_178 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_179 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_180 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_181 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_182 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_183 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_184 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_185 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_186 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_187 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_188 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_189 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_190 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_191 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_192 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_193 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_194 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_195 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_196 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_197 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_198 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_199 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_200 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_201 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_202 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_203 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_204 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_205 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_206 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_207 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_208 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_209 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_210 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_211 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_212 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_213 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_214 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_215 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_216 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_217 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_218 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_219 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_220 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_221 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_222 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_223 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_224 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_225 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_226 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_227 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_228 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_229 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_230 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_231 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_232 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_233 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_234 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_235 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_236 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_237 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_238 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_239 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_240 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_241 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_242 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_243 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_244 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_245 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_246 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_247 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_248 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_249 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_250 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_251 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_252 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_253 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_254 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_255 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_256 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_257 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_258 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_259 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_260 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_261 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_262 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_263 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_264 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_265 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_266 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_267 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_268 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_269 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_270 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_271 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_272 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_273 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_274 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_275 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_276 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_277 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_278 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_279 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_280 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_281 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_282 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_283 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_284 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_285 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_286 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_287 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_288 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_289 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_290 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_291 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_292 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_293 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_294 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_295 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_296 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_297 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_298 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_299 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_300 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_301 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_302 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_303 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_304 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_305 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_306 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_307 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_308 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_309 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_310 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_311 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_312 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_313 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_314 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_315 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_316 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_317 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_318 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_319 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_320 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_321 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_322 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_323 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_324 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_325 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_326 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_327 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_328 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_329 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_330 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_331 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_332 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_333 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_334 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_335 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_336 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_337 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_338 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_339 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_340 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_341 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_342 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_343 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_344 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_345 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_346 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_347 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_348 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_349 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_350 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_351 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_352 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_353 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_354 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_355 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_356 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_357 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_358 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_359 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_360 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_361 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_362 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_363 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_364 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_365 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_366 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_367 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_368 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_369 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_370 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_371 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_372 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_373 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_374 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_375 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_376 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_377 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_378 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_379 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_380 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_381 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_382 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_383 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_384 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_385 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_386 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_387 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_388 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_389 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_390 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_391 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_392 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_393 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_394 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_395 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_396 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_397 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_398 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_399 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_400 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_401 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_402 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_403 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_404 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_405 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_406 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_407 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_408 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_409 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_410 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_411 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_412 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_413 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_414 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_415 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_416 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_417 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_418 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_419 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_420 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_421 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_422 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_423 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_424 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_425 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_426 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_427 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_428 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_429 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_430 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_431 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_432 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_433 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_434 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_435 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_436 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_437 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_438 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_439 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_440 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_441 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_442 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_443 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_444 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_445 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_446 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_447 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_448 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_449 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_450 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_451 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_452 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_453 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_454 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_455 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_456 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_457 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_458 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_459 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_460 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_461 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_462 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_463 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_464 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_465 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_466 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_467 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_468 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_469 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_470 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_471 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_472 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_473 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_474 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_475 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_476 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_477 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_478 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_479 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_480 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_481 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_482 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_483 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_484 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_485 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_486 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_487 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_488 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_489 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_490 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_491 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_492 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_493 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_494 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_495 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_496 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_497 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_498 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_499 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_500 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_501 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_502 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_503 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_504 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_505 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_506 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_507 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_508 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_509 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_510 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_511 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_512 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_513 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_514 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_515 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_516 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_517 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_518 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_519 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_520 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_521 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_522 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_523 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_524 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_525 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_526 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_527 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_528 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_529 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_530 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_531 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_532 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_533 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_534 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_535 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_536 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_537 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_538 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_539 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_540 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_541 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_542 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_543 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_544 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_545 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_546 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_547 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_548 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_549 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_550 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_551 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_552 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_553 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_554 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_555 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_556 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_557 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_558 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_559 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_560 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_561 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_562 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_563 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_564 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_565 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_566 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module mprj_logic_high ( vccd1, vssd1, HI );
  output [462:0] HI;
  inout vccd1,  vssd1;

  assign HI[462] = 1'b1;
  assign HI[461] = 1'b1;
  assign HI[460] = 1'b1;
  assign HI[459] = 1'b1;
  assign HI[458] = 1'b1;
  assign HI[457] = 1'b1;
  assign HI[456] = 1'b1;
  assign HI[455] = 1'b1;
  assign HI[454] = 1'b1;
  assign HI[453] = 1'b1;
  assign HI[452] = 1'b1;
  assign HI[451] = 1'b1;
  assign HI[450] = 1'b1;
  assign HI[449] = 1'b1;
  assign HI[448] = 1'b1;
  assign HI[447] = 1'b1;
  assign HI[446] = 1'b1;
  assign HI[445] = 1'b1;
  assign HI[444] = 1'b1;
  assign HI[443] = 1'b1;
  assign HI[442] = 1'b1;
  assign HI[441] = 1'b1;
  assign HI[440] = 1'b1;
  assign HI[439] = 1'b1;
  assign HI[438] = 1'b1;
  assign HI[437] = 1'b1;
  assign HI[436] = 1'b1;
  assign HI[435] = 1'b1;
  assign HI[434] = 1'b1;
  assign HI[433] = 1'b1;
  assign HI[432] = 1'b1;
  assign HI[431] = 1'b1;
  assign HI[430] = 1'b1;
  assign HI[429] = 1'b1;
  assign HI[428] = 1'b1;
  assign HI[427] = 1'b1;
  assign HI[426] = 1'b1;
  assign HI[425] = 1'b1;
  assign HI[424] = 1'b1;
  assign HI[423] = 1'b1;
  assign HI[422] = 1'b1;
  assign HI[421] = 1'b1;
  assign HI[420] = 1'b1;
  assign HI[419] = 1'b1;
  assign HI[418] = 1'b1;
  assign HI[417] = 1'b1;
  assign HI[416] = 1'b1;
  assign HI[415] = 1'b1;
  assign HI[414] = 1'b1;
  assign HI[413] = 1'b1;
  assign HI[412] = 1'b1;
  assign HI[411] = 1'b1;
  assign HI[410] = 1'b1;
  assign HI[409] = 1'b1;
  assign HI[408] = 1'b1;
  assign HI[407] = 1'b1;
  assign HI[406] = 1'b1;
  assign HI[405] = 1'b1;
  assign HI[404] = 1'b1;
  assign HI[403] = 1'b1;
  assign HI[402] = 1'b1;
  assign HI[401] = 1'b1;
  assign HI[400] = 1'b1;
  assign HI[399] = 1'b1;
  assign HI[398] = 1'b1;
  assign HI[397] = 1'b1;
  assign HI[396] = 1'b1;
  assign HI[395] = 1'b1;
  assign HI[394] = 1'b1;
  assign HI[393] = 1'b1;
  assign HI[392] = 1'b1;
  assign HI[391] = 1'b1;
  assign HI[390] = 1'b1;
  assign HI[389] = 1'b1;
  assign HI[388] = 1'b1;
  assign HI[387] = 1'b1;
  assign HI[386] = 1'b1;
  assign HI[385] = 1'b1;
  assign HI[384] = 1'b1;
  assign HI[383] = 1'b1;
  assign HI[382] = 1'b1;
  assign HI[381] = 1'b1;
  assign HI[380] = 1'b1;
  assign HI[379] = 1'b1;
  assign HI[378] = 1'b1;
  assign HI[377] = 1'b1;
  assign HI[376] = 1'b1;
  assign HI[375] = 1'b1;
  assign HI[374] = 1'b1;
  assign HI[373] = 1'b1;
  assign HI[372] = 1'b1;
  assign HI[371] = 1'b1;
  assign HI[370] = 1'b1;
  assign HI[369] = 1'b1;
  assign HI[368] = 1'b1;
  assign HI[367] = 1'b1;
  assign HI[366] = 1'b1;
  assign HI[365] = 1'b1;
  assign HI[364] = 1'b1;
  assign HI[363] = 1'b1;
  assign HI[362] = 1'b1;
  assign HI[361] = 1'b1;
  assign HI[360] = 1'b1;
  assign HI[359] = 1'b1;
  assign HI[358] = 1'b1;
  assign HI[357] = 1'b1;
  assign HI[356] = 1'b1;
  assign HI[355] = 1'b1;
  assign HI[354] = 1'b1;
  assign HI[353] = 1'b1;
  assign HI[352] = 1'b1;
  assign HI[351] = 1'b1;
  assign HI[350] = 1'b1;
  assign HI[349] = 1'b1;
  assign HI[348] = 1'b1;
  assign HI[347] = 1'b1;
  assign HI[346] = 1'b1;
  assign HI[345] = 1'b1;
  assign HI[344] = 1'b1;
  assign HI[343] = 1'b1;
  assign HI[342] = 1'b1;
  assign HI[341] = 1'b1;
  assign HI[340] = 1'b1;
  assign HI[339] = 1'b1;
  assign HI[338] = 1'b1;
  assign HI[337] = 1'b1;
  assign HI[336] = 1'b1;
  assign HI[335] = 1'b1;
  assign HI[334] = 1'b1;
  assign HI[333] = 1'b1;
  assign HI[332] = 1'b1;
  assign HI[331] = 1'b1;
  assign HI[330] = 1'b1;
  assign HI[329] = 1'b1;
  assign HI[328] = 1'b1;
  assign HI[327] = 1'b1;
  assign HI[326] = 1'b1;
  assign HI[325] = 1'b1;
  assign HI[324] = 1'b1;
  assign HI[323] = 1'b1;
  assign HI[322] = 1'b1;
  assign HI[321] = 1'b1;
  assign HI[320] = 1'b1;
  assign HI[319] = 1'b1;
  assign HI[318] = 1'b1;
  assign HI[317] = 1'b1;
  assign HI[316] = 1'b1;
  assign HI[315] = 1'b1;
  assign HI[314] = 1'b1;
  assign HI[313] = 1'b1;
  assign HI[312] = 1'b1;
  assign HI[311] = 1'b1;
  assign HI[310] = 1'b1;
  assign HI[309] = 1'b1;
  assign HI[308] = 1'b1;
  assign HI[307] = 1'b1;
  assign HI[306] = 1'b1;
  assign HI[305] = 1'b1;
  assign HI[304] = 1'b1;
  assign HI[303] = 1'b1;
  assign HI[302] = 1'b1;
  assign HI[301] = 1'b1;
  assign HI[300] = 1'b1;
  assign HI[299] = 1'b1;
  assign HI[298] = 1'b1;
  assign HI[297] = 1'b1;
  assign HI[296] = 1'b1;
  assign HI[295] = 1'b1;
  assign HI[294] = 1'b1;
  assign HI[293] = 1'b1;
  assign HI[292] = 1'b1;
  assign HI[291] = 1'b1;
  assign HI[290] = 1'b1;
  assign HI[289] = 1'b1;
  assign HI[288] = 1'b1;
  assign HI[287] = 1'b1;
  assign HI[286] = 1'b1;
  assign HI[285] = 1'b1;
  assign HI[284] = 1'b1;
  assign HI[283] = 1'b1;
  assign HI[282] = 1'b1;
  assign HI[281] = 1'b1;
  assign HI[280] = 1'b1;
  assign HI[279] = 1'b1;
  assign HI[278] = 1'b1;
  assign HI[277] = 1'b1;
  assign HI[276] = 1'b1;
  assign HI[275] = 1'b1;
  assign HI[274] = 1'b1;
  assign HI[273] = 1'b1;
  assign HI[272] = 1'b1;
  assign HI[271] = 1'b1;
  assign HI[270] = 1'b1;
  assign HI[269] = 1'b1;
  assign HI[268] = 1'b1;
  assign HI[267] = 1'b1;
  assign HI[266] = 1'b1;
  assign HI[265] = 1'b1;
  assign HI[264] = 1'b1;
  assign HI[263] = 1'b1;
  assign HI[262] = 1'b1;
  assign HI[261] = 1'b1;
  assign HI[260] = 1'b1;
  assign HI[259] = 1'b1;
  assign HI[258] = 1'b1;
  assign HI[257] = 1'b1;
  assign HI[256] = 1'b1;
  assign HI[255] = 1'b1;
  assign HI[254] = 1'b1;
  assign HI[253] = 1'b1;
  assign HI[252] = 1'b1;
  assign HI[251] = 1'b1;
  assign HI[250] = 1'b1;
  assign HI[249] = 1'b1;
  assign HI[248] = 1'b1;
  assign HI[247] = 1'b1;
  assign HI[246] = 1'b1;
  assign HI[245] = 1'b1;
  assign HI[244] = 1'b1;
  assign HI[243] = 1'b1;
  assign HI[242] = 1'b1;
  assign HI[241] = 1'b1;
  assign HI[240] = 1'b1;
  assign HI[239] = 1'b1;
  assign HI[238] = 1'b1;
  assign HI[237] = 1'b1;
  assign HI[236] = 1'b1;
  assign HI[235] = 1'b1;
  assign HI[234] = 1'b1;
  assign HI[233] = 1'b1;
  assign HI[232] = 1'b1;
  assign HI[231] = 1'b1;
  assign HI[230] = 1'b1;
  assign HI[229] = 1'b1;
  assign HI[228] = 1'b1;
  assign HI[227] = 1'b1;
  assign HI[226] = 1'b1;
  assign HI[225] = 1'b1;
  assign HI[224] = 1'b1;
  assign HI[223] = 1'b1;
  assign HI[222] = 1'b1;
  assign HI[221] = 1'b1;
  assign HI[220] = 1'b1;
  assign HI[219] = 1'b1;
  assign HI[218] = 1'b1;
  assign HI[217] = 1'b1;
  assign HI[216] = 1'b1;
  assign HI[215] = 1'b1;
  assign HI[214] = 1'b1;
  assign HI[213] = 1'b1;
  assign HI[212] = 1'b1;
  assign HI[211] = 1'b1;
  assign HI[210] = 1'b1;
  assign HI[209] = 1'b1;
  assign HI[208] = 1'b1;
  assign HI[207] = 1'b1;
  assign HI[206] = 1'b1;
  assign HI[205] = 1'b1;
  assign HI[204] = 1'b1;
  assign HI[203] = 1'b1;
  assign HI[202] = 1'b1;
  assign HI[201] = 1'b1;
  assign HI[200] = 1'b1;
  assign HI[199] = 1'b1;
  assign HI[198] = 1'b1;
  assign HI[197] = 1'b1;
  assign HI[196] = 1'b1;
  assign HI[195] = 1'b1;
  assign HI[194] = 1'b1;
  assign HI[193] = 1'b1;
  assign HI[192] = 1'b1;
  assign HI[191] = 1'b1;
  assign HI[190] = 1'b1;
  assign HI[189] = 1'b1;
  assign HI[188] = 1'b1;
  assign HI[187] = 1'b1;
  assign HI[186] = 1'b1;
  assign HI[185] = 1'b1;
  assign HI[184] = 1'b1;
  assign HI[183] = 1'b1;
  assign HI[182] = 1'b1;
  assign HI[181] = 1'b1;
  assign HI[180] = 1'b1;
  assign HI[179] = 1'b1;
  assign HI[178] = 1'b1;
  assign HI[177] = 1'b1;
  assign HI[176] = 1'b1;
  assign HI[175] = 1'b1;
  assign HI[174] = 1'b1;
  assign HI[173] = 1'b1;
  assign HI[172] = 1'b1;
  assign HI[171] = 1'b1;
  assign HI[170] = 1'b1;
  assign HI[169] = 1'b1;
  assign HI[168] = 1'b1;
  assign HI[167] = 1'b1;
  assign HI[166] = 1'b1;
  assign HI[165] = 1'b1;
  assign HI[164] = 1'b1;
  assign HI[163] = 1'b1;
  assign HI[162] = 1'b1;
  assign HI[161] = 1'b1;
  assign HI[160] = 1'b1;
  assign HI[159] = 1'b1;
  assign HI[158] = 1'b1;
  assign HI[157] = 1'b1;
  assign HI[156] = 1'b1;
  assign HI[155] = 1'b1;
  assign HI[154] = 1'b1;
  assign HI[153] = 1'b1;
  assign HI[152] = 1'b1;
  assign HI[151] = 1'b1;
  assign HI[150] = 1'b1;
  assign HI[149] = 1'b1;
  assign HI[148] = 1'b1;
  assign HI[147] = 1'b1;
  assign HI[146] = 1'b1;
  assign HI[145] = 1'b1;
  assign HI[144] = 1'b1;
  assign HI[143] = 1'b1;
  assign HI[142] = 1'b1;
  assign HI[141] = 1'b1;
  assign HI[140] = 1'b1;
  assign HI[139] = 1'b1;
  assign HI[138] = 1'b1;
  assign HI[137] = 1'b1;
  assign HI[136] = 1'b1;
  assign HI[135] = 1'b1;
  assign HI[134] = 1'b1;
  assign HI[133] = 1'b1;
  assign HI[132] = 1'b1;
  assign HI[131] = 1'b1;
  assign HI[130] = 1'b1;
  assign HI[129] = 1'b1;
  assign HI[128] = 1'b1;
  assign HI[127] = 1'b1;
  assign HI[126] = 1'b1;
  assign HI[125] = 1'b1;
  assign HI[124] = 1'b1;
  assign HI[123] = 1'b1;
  assign HI[122] = 1'b1;
  assign HI[121] = 1'b1;
  assign HI[120] = 1'b1;
  assign HI[119] = 1'b1;
  assign HI[118] = 1'b1;
  assign HI[117] = 1'b1;
  assign HI[116] = 1'b1;
  assign HI[115] = 1'b1;
  assign HI[114] = 1'b1;
  assign HI[113] = 1'b1;
  assign HI[112] = 1'b1;
  assign HI[111] = 1'b1;
  assign HI[110] = 1'b1;
  assign HI[109] = 1'b1;
  assign HI[108] = 1'b1;
  assign HI[107] = 1'b1;
  assign HI[106] = 1'b1;
  assign HI[105] = 1'b1;
  assign HI[104] = 1'b1;
  assign HI[103] = 1'b1;
  assign HI[102] = 1'b1;
  assign HI[101] = 1'b1;
  assign HI[100] = 1'b1;
  assign HI[99] = 1'b1;
  assign HI[98] = 1'b1;
  assign HI[97] = 1'b1;
  assign HI[96] = 1'b1;
  assign HI[95] = 1'b1;
  assign HI[94] = 1'b1;
  assign HI[93] = 1'b1;
  assign HI[92] = 1'b1;
  assign HI[91] = 1'b1;
  assign HI[90] = 1'b1;
  assign HI[89] = 1'b1;
  assign HI[88] = 1'b1;
  assign HI[87] = 1'b1;
  assign HI[86] = 1'b1;
  assign HI[85] = 1'b1;
  assign HI[84] = 1'b1;
  assign HI[83] = 1'b1;
  assign HI[82] = 1'b1;
  assign HI[81] = 1'b1;
  assign HI[80] = 1'b1;
  assign HI[79] = 1'b1;
  assign HI[78] = 1'b1;
  assign HI[77] = 1'b1;
  assign HI[76] = 1'b1;
  assign HI[75] = 1'b1;
  assign HI[74] = 1'b1;
  assign HI[73] = 1'b1;
  assign HI[72] = 1'b1;
  assign HI[71] = 1'b1;
  assign HI[70] = 1'b1;
  assign HI[69] = 1'b1;
  assign HI[68] = 1'b1;
  assign HI[67] = 1'b1;
  assign HI[66] = 1'b1;
  assign HI[65] = 1'b1;
  assign HI[64] = 1'b1;
  assign HI[63] = 1'b1;
  assign HI[62] = 1'b1;
  assign HI[61] = 1'b1;
  assign HI[60] = 1'b1;
  assign HI[59] = 1'b1;
  assign HI[58] = 1'b1;
  assign HI[57] = 1'b1;
  assign HI[56] = 1'b1;
  assign HI[55] = 1'b1;
  assign HI[54] = 1'b1;
  assign HI[53] = 1'b1;
  assign HI[52] = 1'b1;
  assign HI[51] = 1'b1;
  assign HI[50] = 1'b1;
  assign HI[49] = 1'b1;
  assign HI[48] = 1'b1;
  assign HI[47] = 1'b1;
  assign HI[46] = 1'b1;
  assign HI[45] = 1'b1;
  assign HI[44] = 1'b1;
  assign HI[43] = 1'b1;
  assign HI[42] = 1'b1;
  assign HI[41] = 1'b1;
  assign HI[40] = 1'b1;
  assign HI[39] = 1'b1;
  assign HI[38] = 1'b1;
  assign HI[37] = 1'b1;
  assign HI[36] = 1'b1;
  assign HI[35] = 1'b1;
  assign HI[34] = 1'b1;
  assign HI[33] = 1'b1;
  assign HI[32] = 1'b1;
  assign HI[31] = 1'b1;
  assign HI[30] = 1'b1;
  assign HI[29] = 1'b1;
  assign HI[28] = 1'b1;
  assign HI[27] = 1'b1;
  assign HI[26] = 1'b1;
  assign HI[25] = 1'b1;
  assign HI[24] = 1'b1;
  assign HI[23] = 1'b1;
  assign HI[22] = 1'b1;
  assign HI[21] = 1'b1;
  assign HI[20] = 1'b1;
  assign HI[19] = 1'b1;
  assign HI[18] = 1'b1;
  assign HI[17] = 1'b1;
  assign HI[16] = 1'b1;
  assign HI[15] = 1'b1;
  assign HI[14] = 1'b1;
  assign HI[13] = 1'b1;
  assign HI[12] = 1'b1;
  assign HI[11] = 1'b1;
  assign HI[10] = 1'b1;
  assign HI[9] = 1'b1;
  assign HI[8] = 1'b1;
  assign HI[7] = 1'b1;
  assign HI[6] = 1'b1;
  assign HI[5] = 1'b1;
  assign HI[4] = 1'b1;
  assign HI[3] = 1'b1;
  assign HI[2] = 1'b1;
  assign HI[1] = 1'b1;
  assign HI[0] = 1'b1;

  dummy_scl180_conb_1_104 \insts[0]  (  );
  dummy_scl180_conb_1_105 \insts[1]  (  );
  dummy_scl180_conb_1_106 \insts[2]  (  );
  dummy_scl180_conb_1_107 \insts[3]  (  );
  dummy_scl180_conb_1_108 \insts[4]  (  );
  dummy_scl180_conb_1_109 \insts[5]  (  );
  dummy_scl180_conb_1_110 \insts[6]  (  );
  dummy_scl180_conb_1_111 \insts[7]  (  );
  dummy_scl180_conb_1_112 \insts[8]  (  );
  dummy_scl180_conb_1_113 \insts[9]  (  );
  dummy_scl180_conb_1_114 \insts[10]  (  );
  dummy_scl180_conb_1_115 \insts[11]  (  );
  dummy_scl180_conb_1_116 \insts[12]  (  );
  dummy_scl180_conb_1_117 \insts[13]  (  );
  dummy_scl180_conb_1_118 \insts[14]  (  );
  dummy_scl180_conb_1_119 \insts[15]  (  );
  dummy_scl180_conb_1_120 \insts[16]  (  );
  dummy_scl180_conb_1_121 \insts[17]  (  );
  dummy_scl180_conb_1_122 \insts[18]  (  );
  dummy_scl180_conb_1_123 \insts[19]  (  );
  dummy_scl180_conb_1_124 \insts[20]  (  );
  dummy_scl180_conb_1_125 \insts[21]  (  );
  dummy_scl180_conb_1_126 \insts[22]  (  );
  dummy_scl180_conb_1_127 \insts[23]  (  );
  dummy_scl180_conb_1_128 \insts[24]  (  );
  dummy_scl180_conb_1_129 \insts[25]  (  );
  dummy_scl180_conb_1_130 \insts[26]  (  );
  dummy_scl180_conb_1_131 \insts[27]  (  );
  dummy_scl180_conb_1_132 \insts[28]  (  );
  dummy_scl180_conb_1_133 \insts[29]  (  );
  dummy_scl180_conb_1_134 \insts[30]  (  );
  dummy_scl180_conb_1_135 \insts[31]  (  );
  dummy_scl180_conb_1_136 \insts[32]  (  );
  dummy_scl180_conb_1_137 \insts[33]  (  );
  dummy_scl180_conb_1_138 \insts[34]  (  );
  dummy_scl180_conb_1_139 \insts[35]  (  );
  dummy_scl180_conb_1_140 \insts[36]  (  );
  dummy_scl180_conb_1_141 \insts[37]  (  );
  dummy_scl180_conb_1_142 \insts[38]  (  );
  dummy_scl180_conb_1_143 \insts[39]  (  );
  dummy_scl180_conb_1_144 \insts[40]  (  );
  dummy_scl180_conb_1_145 \insts[41]  (  );
  dummy_scl180_conb_1_146 \insts[42]  (  );
  dummy_scl180_conb_1_147 \insts[43]  (  );
  dummy_scl180_conb_1_148 \insts[44]  (  );
  dummy_scl180_conb_1_149 \insts[45]  (  );
  dummy_scl180_conb_1_150 \insts[46]  (  );
  dummy_scl180_conb_1_151 \insts[47]  (  );
  dummy_scl180_conb_1_152 \insts[48]  (  );
  dummy_scl180_conb_1_153 \insts[49]  (  );
  dummy_scl180_conb_1_154 \insts[50]  (  );
  dummy_scl180_conb_1_155 \insts[51]  (  );
  dummy_scl180_conb_1_156 \insts[52]  (  );
  dummy_scl180_conb_1_157 \insts[53]  (  );
  dummy_scl180_conb_1_158 \insts[54]  (  );
  dummy_scl180_conb_1_159 \insts[55]  (  );
  dummy_scl180_conb_1_160 \insts[56]  (  );
  dummy_scl180_conb_1_161 \insts[57]  (  );
  dummy_scl180_conb_1_162 \insts[58]  (  );
  dummy_scl180_conb_1_163 \insts[59]  (  );
  dummy_scl180_conb_1_164 \insts[60]  (  );
  dummy_scl180_conb_1_165 \insts[61]  (  );
  dummy_scl180_conb_1_166 \insts[62]  (  );
  dummy_scl180_conb_1_167 \insts[63]  (  );
  dummy_scl180_conb_1_168 \insts[64]  (  );
  dummy_scl180_conb_1_169 \insts[65]  (  );
  dummy_scl180_conb_1_170 \insts[66]  (  );
  dummy_scl180_conb_1_171 \insts[67]  (  );
  dummy_scl180_conb_1_172 \insts[68]  (  );
  dummy_scl180_conb_1_173 \insts[69]  (  );
  dummy_scl180_conb_1_174 \insts[70]  (  );
  dummy_scl180_conb_1_175 \insts[71]  (  );
  dummy_scl180_conb_1_176 \insts[72]  (  );
  dummy_scl180_conb_1_177 \insts[73]  (  );
  dummy_scl180_conb_1_178 \insts[74]  (  );
  dummy_scl180_conb_1_179 \insts[75]  (  );
  dummy_scl180_conb_1_180 \insts[76]  (  );
  dummy_scl180_conb_1_181 \insts[77]  (  );
  dummy_scl180_conb_1_182 \insts[78]  (  );
  dummy_scl180_conb_1_183 \insts[79]  (  );
  dummy_scl180_conb_1_184 \insts[80]  (  );
  dummy_scl180_conb_1_185 \insts[81]  (  );
  dummy_scl180_conb_1_186 \insts[82]  (  );
  dummy_scl180_conb_1_187 \insts[83]  (  );
  dummy_scl180_conb_1_188 \insts[84]  (  );
  dummy_scl180_conb_1_189 \insts[85]  (  );
  dummy_scl180_conb_1_190 \insts[86]  (  );
  dummy_scl180_conb_1_191 \insts[87]  (  );
  dummy_scl180_conb_1_192 \insts[88]  (  );
  dummy_scl180_conb_1_193 \insts[89]  (  );
  dummy_scl180_conb_1_194 \insts[90]  (  );
  dummy_scl180_conb_1_195 \insts[91]  (  );
  dummy_scl180_conb_1_196 \insts[92]  (  );
  dummy_scl180_conb_1_197 \insts[93]  (  );
  dummy_scl180_conb_1_198 \insts[94]  (  );
  dummy_scl180_conb_1_199 \insts[95]  (  );
  dummy_scl180_conb_1_200 \insts[96]  (  );
  dummy_scl180_conb_1_201 \insts[97]  (  );
  dummy_scl180_conb_1_202 \insts[98]  (  );
  dummy_scl180_conb_1_203 \insts[99]  (  );
  dummy_scl180_conb_1_204 \insts[100]  (  );
  dummy_scl180_conb_1_205 \insts[101]  (  );
  dummy_scl180_conb_1_206 \insts[102]  (  );
  dummy_scl180_conb_1_207 \insts[103]  (  );
  dummy_scl180_conb_1_208 \insts[104]  (  );
  dummy_scl180_conb_1_209 \insts[105]  (  );
  dummy_scl180_conb_1_210 \insts[106]  (  );
  dummy_scl180_conb_1_211 \insts[107]  (  );
  dummy_scl180_conb_1_212 \insts[108]  (  );
  dummy_scl180_conb_1_213 \insts[109]  (  );
  dummy_scl180_conb_1_214 \insts[110]  (  );
  dummy_scl180_conb_1_215 \insts[111]  (  );
  dummy_scl180_conb_1_216 \insts[112]  (  );
  dummy_scl180_conb_1_217 \insts[113]  (  );
  dummy_scl180_conb_1_218 \insts[114]  (  );
  dummy_scl180_conb_1_219 \insts[115]  (  );
  dummy_scl180_conb_1_220 \insts[116]  (  );
  dummy_scl180_conb_1_221 \insts[117]  (  );
  dummy_scl180_conb_1_222 \insts[118]  (  );
  dummy_scl180_conb_1_223 \insts[119]  (  );
  dummy_scl180_conb_1_224 \insts[120]  (  );
  dummy_scl180_conb_1_225 \insts[121]  (  );
  dummy_scl180_conb_1_226 \insts[122]  (  );
  dummy_scl180_conb_1_227 \insts[123]  (  );
  dummy_scl180_conb_1_228 \insts[124]  (  );
  dummy_scl180_conb_1_229 \insts[125]  (  );
  dummy_scl180_conb_1_230 \insts[126]  (  );
  dummy_scl180_conb_1_231 \insts[127]  (  );
  dummy_scl180_conb_1_232 \insts[128]  (  );
  dummy_scl180_conb_1_233 \insts[129]  (  );
  dummy_scl180_conb_1_234 \insts[130]  (  );
  dummy_scl180_conb_1_235 \insts[131]  (  );
  dummy_scl180_conb_1_236 \insts[132]  (  );
  dummy_scl180_conb_1_237 \insts[133]  (  );
  dummy_scl180_conb_1_238 \insts[134]  (  );
  dummy_scl180_conb_1_239 \insts[135]  (  );
  dummy_scl180_conb_1_240 \insts[136]  (  );
  dummy_scl180_conb_1_241 \insts[137]  (  );
  dummy_scl180_conb_1_242 \insts[138]  (  );
  dummy_scl180_conb_1_243 \insts[139]  (  );
  dummy_scl180_conb_1_244 \insts[140]  (  );
  dummy_scl180_conb_1_245 \insts[141]  (  );
  dummy_scl180_conb_1_246 \insts[142]  (  );
  dummy_scl180_conb_1_247 \insts[143]  (  );
  dummy_scl180_conb_1_248 \insts[144]  (  );
  dummy_scl180_conb_1_249 \insts[145]  (  );
  dummy_scl180_conb_1_250 \insts[146]  (  );
  dummy_scl180_conb_1_251 \insts[147]  (  );
  dummy_scl180_conb_1_252 \insts[148]  (  );
  dummy_scl180_conb_1_253 \insts[149]  (  );
  dummy_scl180_conb_1_254 \insts[150]  (  );
  dummy_scl180_conb_1_255 \insts[151]  (  );
  dummy_scl180_conb_1_256 \insts[152]  (  );
  dummy_scl180_conb_1_257 \insts[153]  (  );
  dummy_scl180_conb_1_258 \insts[154]  (  );
  dummy_scl180_conb_1_259 \insts[155]  (  );
  dummy_scl180_conb_1_260 \insts[156]  (  );
  dummy_scl180_conb_1_261 \insts[157]  (  );
  dummy_scl180_conb_1_262 \insts[158]  (  );
  dummy_scl180_conb_1_263 \insts[159]  (  );
  dummy_scl180_conb_1_264 \insts[160]  (  );
  dummy_scl180_conb_1_265 \insts[161]  (  );
  dummy_scl180_conb_1_266 \insts[162]  (  );
  dummy_scl180_conb_1_267 \insts[163]  (  );
  dummy_scl180_conb_1_268 \insts[164]  (  );
  dummy_scl180_conb_1_269 \insts[165]  (  );
  dummy_scl180_conb_1_270 \insts[166]  (  );
  dummy_scl180_conb_1_271 \insts[167]  (  );
  dummy_scl180_conb_1_272 \insts[168]  (  );
  dummy_scl180_conb_1_273 \insts[169]  (  );
  dummy_scl180_conb_1_274 \insts[170]  (  );
  dummy_scl180_conb_1_275 \insts[171]  (  );
  dummy_scl180_conb_1_276 \insts[172]  (  );
  dummy_scl180_conb_1_277 \insts[173]  (  );
  dummy_scl180_conb_1_278 \insts[174]  (  );
  dummy_scl180_conb_1_279 \insts[175]  (  );
  dummy_scl180_conb_1_280 \insts[176]  (  );
  dummy_scl180_conb_1_281 \insts[177]  (  );
  dummy_scl180_conb_1_282 \insts[178]  (  );
  dummy_scl180_conb_1_283 \insts[179]  (  );
  dummy_scl180_conb_1_284 \insts[180]  (  );
  dummy_scl180_conb_1_285 \insts[181]  (  );
  dummy_scl180_conb_1_286 \insts[182]  (  );
  dummy_scl180_conb_1_287 \insts[183]  (  );
  dummy_scl180_conb_1_288 \insts[184]  (  );
  dummy_scl180_conb_1_289 \insts[185]  (  );
  dummy_scl180_conb_1_290 \insts[186]  (  );
  dummy_scl180_conb_1_291 \insts[187]  (  );
  dummy_scl180_conb_1_292 \insts[188]  (  );
  dummy_scl180_conb_1_293 \insts[189]  (  );
  dummy_scl180_conb_1_294 \insts[190]  (  );
  dummy_scl180_conb_1_295 \insts[191]  (  );
  dummy_scl180_conb_1_296 \insts[192]  (  );
  dummy_scl180_conb_1_297 \insts[193]  (  );
  dummy_scl180_conb_1_298 \insts[194]  (  );
  dummy_scl180_conb_1_299 \insts[195]  (  );
  dummy_scl180_conb_1_300 \insts[196]  (  );
  dummy_scl180_conb_1_301 \insts[197]  (  );
  dummy_scl180_conb_1_302 \insts[198]  (  );
  dummy_scl180_conb_1_303 \insts[199]  (  );
  dummy_scl180_conb_1_304 \insts[200]  (  );
  dummy_scl180_conb_1_305 \insts[201]  (  );
  dummy_scl180_conb_1_306 \insts[202]  (  );
  dummy_scl180_conb_1_307 \insts[203]  (  );
  dummy_scl180_conb_1_308 \insts[204]  (  );
  dummy_scl180_conb_1_309 \insts[205]  (  );
  dummy_scl180_conb_1_310 \insts[206]  (  );
  dummy_scl180_conb_1_311 \insts[207]  (  );
  dummy_scl180_conb_1_312 \insts[208]  (  );
  dummy_scl180_conb_1_313 \insts[209]  (  );
  dummy_scl180_conb_1_314 \insts[210]  (  );
  dummy_scl180_conb_1_315 \insts[211]  (  );
  dummy_scl180_conb_1_316 \insts[212]  (  );
  dummy_scl180_conb_1_317 \insts[213]  (  );
  dummy_scl180_conb_1_318 \insts[214]  (  );
  dummy_scl180_conb_1_319 \insts[215]  (  );
  dummy_scl180_conb_1_320 \insts[216]  (  );
  dummy_scl180_conb_1_321 \insts[217]  (  );
  dummy_scl180_conb_1_322 \insts[218]  (  );
  dummy_scl180_conb_1_323 \insts[219]  (  );
  dummy_scl180_conb_1_324 \insts[220]  (  );
  dummy_scl180_conb_1_325 \insts[221]  (  );
  dummy_scl180_conb_1_326 \insts[222]  (  );
  dummy_scl180_conb_1_327 \insts[223]  (  );
  dummy_scl180_conb_1_328 \insts[224]  (  );
  dummy_scl180_conb_1_329 \insts[225]  (  );
  dummy_scl180_conb_1_330 \insts[226]  (  );
  dummy_scl180_conb_1_331 \insts[227]  (  );
  dummy_scl180_conb_1_332 \insts[228]  (  );
  dummy_scl180_conb_1_333 \insts[229]  (  );
  dummy_scl180_conb_1_334 \insts[230]  (  );
  dummy_scl180_conb_1_335 \insts[231]  (  );
  dummy_scl180_conb_1_336 \insts[232]  (  );
  dummy_scl180_conb_1_337 \insts[233]  (  );
  dummy_scl180_conb_1_338 \insts[234]  (  );
  dummy_scl180_conb_1_339 \insts[235]  (  );
  dummy_scl180_conb_1_340 \insts[236]  (  );
  dummy_scl180_conb_1_341 \insts[237]  (  );
  dummy_scl180_conb_1_342 \insts[238]  (  );
  dummy_scl180_conb_1_343 \insts[239]  (  );
  dummy_scl180_conb_1_344 \insts[240]  (  );
  dummy_scl180_conb_1_345 \insts[241]  (  );
  dummy_scl180_conb_1_346 \insts[242]  (  );
  dummy_scl180_conb_1_347 \insts[243]  (  );
  dummy_scl180_conb_1_348 \insts[244]  (  );
  dummy_scl180_conb_1_349 \insts[245]  (  );
  dummy_scl180_conb_1_350 \insts[246]  (  );
  dummy_scl180_conb_1_351 \insts[247]  (  );
  dummy_scl180_conb_1_352 \insts[248]  (  );
  dummy_scl180_conb_1_353 \insts[249]  (  );
  dummy_scl180_conb_1_354 \insts[250]  (  );
  dummy_scl180_conb_1_355 \insts[251]  (  );
  dummy_scl180_conb_1_356 \insts[252]  (  );
  dummy_scl180_conb_1_357 \insts[253]  (  );
  dummy_scl180_conb_1_358 \insts[254]  (  );
  dummy_scl180_conb_1_359 \insts[255]  (  );
  dummy_scl180_conb_1_360 \insts[256]  (  );
  dummy_scl180_conb_1_361 \insts[257]  (  );
  dummy_scl180_conb_1_362 \insts[258]  (  );
  dummy_scl180_conb_1_363 \insts[259]  (  );
  dummy_scl180_conb_1_364 \insts[260]  (  );
  dummy_scl180_conb_1_365 \insts[261]  (  );
  dummy_scl180_conb_1_366 \insts[262]  (  );
  dummy_scl180_conb_1_367 \insts[263]  (  );
  dummy_scl180_conb_1_368 \insts[264]  (  );
  dummy_scl180_conb_1_369 \insts[265]  (  );
  dummy_scl180_conb_1_370 \insts[266]  (  );
  dummy_scl180_conb_1_371 \insts[267]  (  );
  dummy_scl180_conb_1_372 \insts[268]  (  );
  dummy_scl180_conb_1_373 \insts[269]  (  );
  dummy_scl180_conb_1_374 \insts[270]  (  );
  dummy_scl180_conb_1_375 \insts[271]  (  );
  dummy_scl180_conb_1_376 \insts[272]  (  );
  dummy_scl180_conb_1_377 \insts[273]  (  );
  dummy_scl180_conb_1_378 \insts[274]  (  );
  dummy_scl180_conb_1_379 \insts[275]  (  );
  dummy_scl180_conb_1_380 \insts[276]  (  );
  dummy_scl180_conb_1_381 \insts[277]  (  );
  dummy_scl180_conb_1_382 \insts[278]  (  );
  dummy_scl180_conb_1_383 \insts[279]  (  );
  dummy_scl180_conb_1_384 \insts[280]  (  );
  dummy_scl180_conb_1_385 \insts[281]  (  );
  dummy_scl180_conb_1_386 \insts[282]  (  );
  dummy_scl180_conb_1_387 \insts[283]  (  );
  dummy_scl180_conb_1_388 \insts[284]  (  );
  dummy_scl180_conb_1_389 \insts[285]  (  );
  dummy_scl180_conb_1_390 \insts[286]  (  );
  dummy_scl180_conb_1_391 \insts[287]  (  );
  dummy_scl180_conb_1_392 \insts[288]  (  );
  dummy_scl180_conb_1_393 \insts[289]  (  );
  dummy_scl180_conb_1_394 \insts[290]  (  );
  dummy_scl180_conb_1_395 \insts[291]  (  );
  dummy_scl180_conb_1_396 \insts[292]  (  );
  dummy_scl180_conb_1_397 \insts[293]  (  );
  dummy_scl180_conb_1_398 \insts[294]  (  );
  dummy_scl180_conb_1_399 \insts[295]  (  );
  dummy_scl180_conb_1_400 \insts[296]  (  );
  dummy_scl180_conb_1_401 \insts[297]  (  );
  dummy_scl180_conb_1_402 \insts[298]  (  );
  dummy_scl180_conb_1_403 \insts[299]  (  );
  dummy_scl180_conb_1_404 \insts[300]  (  );
  dummy_scl180_conb_1_405 \insts[301]  (  );
  dummy_scl180_conb_1_406 \insts[302]  (  );
  dummy_scl180_conb_1_407 \insts[303]  (  );
  dummy_scl180_conb_1_408 \insts[304]  (  );
  dummy_scl180_conb_1_409 \insts[305]  (  );
  dummy_scl180_conb_1_410 \insts[306]  (  );
  dummy_scl180_conb_1_411 \insts[307]  (  );
  dummy_scl180_conb_1_412 \insts[308]  (  );
  dummy_scl180_conb_1_413 \insts[309]  (  );
  dummy_scl180_conb_1_414 \insts[310]  (  );
  dummy_scl180_conb_1_415 \insts[311]  (  );
  dummy_scl180_conb_1_416 \insts[312]  (  );
  dummy_scl180_conb_1_417 \insts[313]  (  );
  dummy_scl180_conb_1_418 \insts[314]  (  );
  dummy_scl180_conb_1_419 \insts[315]  (  );
  dummy_scl180_conb_1_420 \insts[316]  (  );
  dummy_scl180_conb_1_421 \insts[317]  (  );
  dummy_scl180_conb_1_422 \insts[318]  (  );
  dummy_scl180_conb_1_423 \insts[319]  (  );
  dummy_scl180_conb_1_424 \insts[320]  (  );
  dummy_scl180_conb_1_425 \insts[321]  (  );
  dummy_scl180_conb_1_426 \insts[322]  (  );
  dummy_scl180_conb_1_427 \insts[323]  (  );
  dummy_scl180_conb_1_428 \insts[324]  (  );
  dummy_scl180_conb_1_429 \insts[325]  (  );
  dummy_scl180_conb_1_430 \insts[326]  (  );
  dummy_scl180_conb_1_431 \insts[327]  (  );
  dummy_scl180_conb_1_432 \insts[328]  (  );
  dummy_scl180_conb_1_433 \insts[329]  (  );
  dummy_scl180_conb_1_434 \insts[330]  (  );
  dummy_scl180_conb_1_435 \insts[331]  (  );
  dummy_scl180_conb_1_436 \insts[332]  (  );
  dummy_scl180_conb_1_437 \insts[333]  (  );
  dummy_scl180_conb_1_438 \insts[334]  (  );
  dummy_scl180_conb_1_439 \insts[335]  (  );
  dummy_scl180_conb_1_440 \insts[336]  (  );
  dummy_scl180_conb_1_441 \insts[337]  (  );
  dummy_scl180_conb_1_442 \insts[338]  (  );
  dummy_scl180_conb_1_443 \insts[339]  (  );
  dummy_scl180_conb_1_444 \insts[340]  (  );
  dummy_scl180_conb_1_445 \insts[341]  (  );
  dummy_scl180_conb_1_446 \insts[342]  (  );
  dummy_scl180_conb_1_447 \insts[343]  (  );
  dummy_scl180_conb_1_448 \insts[344]  (  );
  dummy_scl180_conb_1_449 \insts[345]  (  );
  dummy_scl180_conb_1_450 \insts[346]  (  );
  dummy_scl180_conb_1_451 \insts[347]  (  );
  dummy_scl180_conb_1_452 \insts[348]  (  );
  dummy_scl180_conb_1_453 \insts[349]  (  );
  dummy_scl180_conb_1_454 \insts[350]  (  );
  dummy_scl180_conb_1_455 \insts[351]  (  );
  dummy_scl180_conb_1_456 \insts[352]  (  );
  dummy_scl180_conb_1_457 \insts[353]  (  );
  dummy_scl180_conb_1_458 \insts[354]  (  );
  dummy_scl180_conb_1_459 \insts[355]  (  );
  dummy_scl180_conb_1_460 \insts[356]  (  );
  dummy_scl180_conb_1_461 \insts[357]  (  );
  dummy_scl180_conb_1_462 \insts[358]  (  );
  dummy_scl180_conb_1_463 \insts[359]  (  );
  dummy_scl180_conb_1_464 \insts[360]  (  );
  dummy_scl180_conb_1_465 \insts[361]  (  );
  dummy_scl180_conb_1_466 \insts[362]  (  );
  dummy_scl180_conb_1_467 \insts[363]  (  );
  dummy_scl180_conb_1_468 \insts[364]  (  );
  dummy_scl180_conb_1_469 \insts[365]  (  );
  dummy_scl180_conb_1_470 \insts[366]  (  );
  dummy_scl180_conb_1_471 \insts[367]  (  );
  dummy_scl180_conb_1_472 \insts[368]  (  );
  dummy_scl180_conb_1_473 \insts[369]  (  );
  dummy_scl180_conb_1_474 \insts[370]  (  );
  dummy_scl180_conb_1_475 \insts[371]  (  );
  dummy_scl180_conb_1_476 \insts[372]  (  );
  dummy_scl180_conb_1_477 \insts[373]  (  );
  dummy_scl180_conb_1_478 \insts[374]  (  );
  dummy_scl180_conb_1_479 \insts[375]  (  );
  dummy_scl180_conb_1_480 \insts[376]  (  );
  dummy_scl180_conb_1_481 \insts[377]  (  );
  dummy_scl180_conb_1_482 \insts[378]  (  );
  dummy_scl180_conb_1_483 \insts[379]  (  );
  dummy_scl180_conb_1_484 \insts[380]  (  );
  dummy_scl180_conb_1_485 \insts[381]  (  );
  dummy_scl180_conb_1_486 \insts[382]  (  );
  dummy_scl180_conb_1_487 \insts[383]  (  );
  dummy_scl180_conb_1_488 \insts[384]  (  );
  dummy_scl180_conb_1_489 \insts[385]  (  );
  dummy_scl180_conb_1_490 \insts[386]  (  );
  dummy_scl180_conb_1_491 \insts[387]  (  );
  dummy_scl180_conb_1_492 \insts[388]  (  );
  dummy_scl180_conb_1_493 \insts[389]  (  );
  dummy_scl180_conb_1_494 \insts[390]  (  );
  dummy_scl180_conb_1_495 \insts[391]  (  );
  dummy_scl180_conb_1_496 \insts[392]  (  );
  dummy_scl180_conb_1_497 \insts[393]  (  );
  dummy_scl180_conb_1_498 \insts[394]  (  );
  dummy_scl180_conb_1_499 \insts[395]  (  );
  dummy_scl180_conb_1_500 \insts[396]  (  );
  dummy_scl180_conb_1_501 \insts[397]  (  );
  dummy_scl180_conb_1_502 \insts[398]  (  );
  dummy_scl180_conb_1_503 \insts[399]  (  );
  dummy_scl180_conb_1_504 \insts[400]  (  );
  dummy_scl180_conb_1_505 \insts[401]  (  );
  dummy_scl180_conb_1_506 \insts[402]  (  );
  dummy_scl180_conb_1_507 \insts[403]  (  );
  dummy_scl180_conb_1_508 \insts[404]  (  );
  dummy_scl180_conb_1_509 \insts[405]  (  );
  dummy_scl180_conb_1_510 \insts[406]  (  );
  dummy_scl180_conb_1_511 \insts[407]  (  );
  dummy_scl180_conb_1_512 \insts[408]  (  );
  dummy_scl180_conb_1_513 \insts[409]  (  );
  dummy_scl180_conb_1_514 \insts[410]  (  );
  dummy_scl180_conb_1_515 \insts[411]  (  );
  dummy_scl180_conb_1_516 \insts[412]  (  );
  dummy_scl180_conb_1_517 \insts[413]  (  );
  dummy_scl180_conb_1_518 \insts[414]  (  );
  dummy_scl180_conb_1_519 \insts[415]  (  );
  dummy_scl180_conb_1_520 \insts[416]  (  );
  dummy_scl180_conb_1_521 \insts[417]  (  );
  dummy_scl180_conb_1_522 \insts[418]  (  );
  dummy_scl180_conb_1_523 \insts[419]  (  );
  dummy_scl180_conb_1_524 \insts[420]  (  );
  dummy_scl180_conb_1_525 \insts[421]  (  );
  dummy_scl180_conb_1_526 \insts[422]  (  );
  dummy_scl180_conb_1_527 \insts[423]  (  );
  dummy_scl180_conb_1_528 \insts[424]  (  );
  dummy_scl180_conb_1_529 \insts[425]  (  );
  dummy_scl180_conb_1_530 \insts[426]  (  );
  dummy_scl180_conb_1_531 \insts[427]  (  );
  dummy_scl180_conb_1_532 \insts[428]  (  );
  dummy_scl180_conb_1_533 \insts[429]  (  );
  dummy_scl180_conb_1_534 \insts[430]  (  );
  dummy_scl180_conb_1_535 \insts[431]  (  );
  dummy_scl180_conb_1_536 \insts[432]  (  );
  dummy_scl180_conb_1_537 \insts[433]  (  );
  dummy_scl180_conb_1_538 \insts[434]  (  );
  dummy_scl180_conb_1_539 \insts[435]  (  );
  dummy_scl180_conb_1_540 \insts[436]  (  );
  dummy_scl180_conb_1_541 \insts[437]  (  );
  dummy_scl180_conb_1_542 \insts[438]  (  );
  dummy_scl180_conb_1_543 \insts[439]  (  );
  dummy_scl180_conb_1_544 \insts[440]  (  );
  dummy_scl180_conb_1_545 \insts[441]  (  );
  dummy_scl180_conb_1_546 \insts[442]  (  );
  dummy_scl180_conb_1_547 \insts[443]  (  );
  dummy_scl180_conb_1_548 \insts[444]  (  );
  dummy_scl180_conb_1_549 \insts[445]  (  );
  dummy_scl180_conb_1_550 \insts[446]  (  );
  dummy_scl180_conb_1_551 \insts[447]  (  );
  dummy_scl180_conb_1_552 \insts[448]  (  );
  dummy_scl180_conb_1_553 \insts[449]  (  );
  dummy_scl180_conb_1_554 \insts[450]  (  );
  dummy_scl180_conb_1_555 \insts[451]  (  );
  dummy_scl180_conb_1_556 \insts[452]  (  );
  dummy_scl180_conb_1_557 \insts[453]  (  );
  dummy_scl180_conb_1_558 \insts[454]  (  );
  dummy_scl180_conb_1_559 \insts[455]  (  );
  dummy_scl180_conb_1_560 \insts[456]  (  );
  dummy_scl180_conb_1_561 \insts[457]  (  );
  dummy_scl180_conb_1_562 \insts[458]  (  );
  dummy_scl180_conb_1_563 \insts[459]  (  );
  dummy_scl180_conb_1_564 \insts[460]  (  );
  dummy_scl180_conb_1_565 \insts[461]  (  );
  dummy_scl180_conb_1_566 \insts[462]  (  );
endmodule


module dummy_scl180_conb_1_759 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module mprj2_logic_high ( HI );
  output HI;

  assign HI = 1'b1;

  dummy_scl180_conb_1_759 inst (  );
endmodule


module dummy_scl180_conb_1_758 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_757 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module mgmt_protect_hv ( mprj_vdd_logic1, mprj2_vdd_logic1 );
  output mprj_vdd_logic1, mprj2_vdd_logic1;

  assign mprj_vdd_logic1 = 1'b1;
  assign mprj2_vdd_logic1 = 1'b1;

  dummy_scl180_conb_1_758 mprj_logic_high_hvl (  );
  dummy_scl180_conb_1_757 mprj2_logic_high_hvl (  );
endmodule


module mgmt_protect ( caravel_clk, caravel_clk2, caravel_rstn, mprj_cyc_o_core, 
        mprj_stb_o_core, mprj_we_o_core, mprj_sel_o_core, mprj_adr_o_core, 
        mprj_dat_o_core, user_irq_core, mprj_dat_i_core, mprj_ack_i_core, 
        mprj_iena_wb, la_data_in_mprj, la_data_out_mprj, la_oenb_mprj, 
        la_iena_mprj, la_data_out_core, la_data_in_core, la_oenb_core, 
        user_irq_ena, user_clock, user_clock2, user_reset, mprj_cyc_o_user, 
        mprj_stb_o_user, mprj_we_o_user, mprj_sel_o_user, mprj_adr_o_user, 
        mprj_dat_o_user, mprj_dat_i_user, mprj_ack_i_user, user_irq, 
        user1_vcc_powergood, user2_vcc_powergood, user1_vdd_powergood, 
        user2_vdd_powergood );
  input [3:0] mprj_sel_o_core;
  input [31:0] mprj_adr_o_core;
  input [31:0] mprj_dat_o_core;
  input [2:0] user_irq_core;
  output [31:0] mprj_dat_i_core;
  output [127:0] la_data_in_mprj;
  input [127:0] la_data_out_mprj;
  input [127:0] la_oenb_mprj;
  input [127:0] la_iena_mprj;
  input [127:0] la_data_out_core;
  output [127:0] la_data_in_core;
  output [127:0] la_oenb_core;
  input [2:0] user_irq_ena;
  output [3:0] mprj_sel_o_user;
  output [31:0] mprj_adr_o_user;
  output [31:0] mprj_dat_o_user;
  input [31:0] mprj_dat_i_user;
  output [2:0] user_irq;
  input caravel_clk, caravel_clk2, caravel_rstn, mprj_cyc_o_core,
         mprj_stb_o_core, mprj_we_o_core, mprj_iena_wb, mprj_ack_i_user;
  output mprj_ack_i_core, user_clock, user_clock2, user_reset, mprj_cyc_o_user,
         mprj_stb_o_user, mprj_we_o_user, user1_vcc_powergood,
         user2_vcc_powergood, user1_vdd_powergood, user2_vdd_powergood;
  wire   caravel_clk2, mprj_cyc_o_core, mprj_stb_o_core, mprj_we_o_core, n1,
         n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58,
         n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72,
         n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86,
         n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100,
         n101, n102, n103, n104, n105, n106, n107, n108, n109, n110, n111,
         n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n122,
         n123, n124, n125, n126, n127, n128, n129, n130, n131, n132, n133,
         n134, n135, n136, n137, n138, n139, n140, n141, n142, n143, n144,
         n145, n146, n147, n148, n149, n150, n151, n152, n153, n154, n155,
         n156, n157, n158, n159, n160, n161, n162, n163, n164, n165, n166,
         n167, n168, n169, n170, n171, n172, n173, n174, n175, n176, n177,
         n178, n179, n180, n181, n182, n183, n184, n185, n186, n187, n188,
         n189, n190, n191, n192, n193, n194, n195, n196, n197, n198, n199,
         n200, n201, n202, n203, n204, n205, n206, n207, n208, n209, n210,
         n211, n212, n213, n214, n215, n216, n217, n218, n219, n220, n221,
         n222, n223, n224, n225, n226, n227, n228, n229, n230, n231, n232,
         n233, n234, n235, n236, n237, n238, n239, n240, n241, n242, n243,
         n244, n245, n246, n247, n248, n249, n250, n251, n252, n253, n254,
         n255, n256, n257, n258, n259;
  tri   caravel_clk;
  assign la_oenb_core[127] = la_oenb_mprj[127];
  assign la_oenb_core[126] = la_oenb_mprj[126];
  assign la_oenb_core[125] = la_oenb_mprj[125];
  assign la_oenb_core[124] = la_oenb_mprj[124];
  assign la_oenb_core[123] = la_oenb_mprj[123];
  assign la_oenb_core[122] = la_oenb_mprj[122];
  assign la_oenb_core[121] = la_oenb_mprj[121];
  assign la_oenb_core[120] = la_oenb_mprj[120];
  assign la_oenb_core[119] = la_oenb_mprj[119];
  assign la_oenb_core[118] = la_oenb_mprj[118];
  assign la_oenb_core[117] = la_oenb_mprj[117];
  assign la_oenb_core[116] = la_oenb_mprj[116];
  assign la_oenb_core[115] = la_oenb_mprj[115];
  assign la_oenb_core[114] = la_oenb_mprj[114];
  assign la_oenb_core[113] = la_oenb_mprj[113];
  assign la_oenb_core[112] = la_oenb_mprj[112];
  assign la_oenb_core[111] = la_oenb_mprj[111];
  assign la_oenb_core[110] = la_oenb_mprj[110];
  assign la_oenb_core[109] = la_oenb_mprj[109];
  assign la_oenb_core[108] = la_oenb_mprj[108];
  assign la_oenb_core[107] = la_oenb_mprj[107];
  assign la_oenb_core[106] = la_oenb_mprj[106];
  assign la_oenb_core[105] = la_oenb_mprj[105];
  assign la_oenb_core[104] = la_oenb_mprj[104];
  assign la_oenb_core[103] = la_oenb_mprj[103];
  assign la_oenb_core[102] = la_oenb_mprj[102];
  assign la_oenb_core[101] = la_oenb_mprj[101];
  assign la_oenb_core[100] = la_oenb_mprj[100];
  assign la_oenb_core[99] = la_oenb_mprj[99];
  assign la_oenb_core[98] = la_oenb_mprj[98];
  assign la_oenb_core[97] = la_oenb_mprj[97];
  assign la_oenb_core[96] = la_oenb_mprj[96];
  assign la_oenb_core[95] = la_oenb_mprj[95];
  assign la_oenb_core[94] = la_oenb_mprj[94];
  assign la_oenb_core[93] = la_oenb_mprj[93];
  assign la_oenb_core[92] = la_oenb_mprj[92];
  assign la_oenb_core[91] = la_oenb_mprj[91];
  assign la_oenb_core[90] = la_oenb_mprj[90];
  assign la_oenb_core[89] = la_oenb_mprj[89];
  assign la_oenb_core[88] = la_oenb_mprj[88];
  assign la_oenb_core[87] = la_oenb_mprj[87];
  assign la_oenb_core[86] = la_oenb_mprj[86];
  assign la_oenb_core[85] = la_oenb_mprj[85];
  assign la_oenb_core[84] = la_oenb_mprj[84];
  assign la_oenb_core[83] = la_oenb_mprj[83];
  assign la_oenb_core[82] = la_oenb_mprj[82];
  assign la_oenb_core[81] = la_oenb_mprj[81];
  assign la_oenb_core[80] = la_oenb_mprj[80];
  assign la_oenb_core[79] = la_oenb_mprj[79];
  assign la_oenb_core[78] = la_oenb_mprj[78];
  assign la_oenb_core[77] = la_oenb_mprj[77];
  assign la_oenb_core[76] = la_oenb_mprj[76];
  assign la_oenb_core[75] = la_oenb_mprj[75];
  assign la_oenb_core[74] = la_oenb_mprj[74];
  assign la_oenb_core[73] = la_oenb_mprj[73];
  assign la_oenb_core[72] = la_oenb_mprj[72];
  assign la_oenb_core[71] = la_oenb_mprj[71];
  assign la_oenb_core[70] = la_oenb_mprj[70];
  assign la_oenb_core[69] = la_oenb_mprj[69];
  assign la_oenb_core[68] = la_oenb_mprj[68];
  assign la_oenb_core[67] = la_oenb_mprj[67];
  assign la_oenb_core[66] = la_oenb_mprj[66];
  assign la_oenb_core[65] = la_oenb_mprj[65];
  assign la_oenb_core[64] = la_oenb_mprj[64];
  assign la_oenb_core[63] = la_oenb_mprj[63];
  assign la_oenb_core[62] = la_oenb_mprj[62];
  assign la_oenb_core[61] = la_oenb_mprj[61];
  assign la_oenb_core[60] = la_oenb_mprj[60];
  assign la_oenb_core[59] = la_oenb_mprj[59];
  assign la_oenb_core[58] = la_oenb_mprj[58];
  assign la_oenb_core[57] = la_oenb_mprj[57];
  assign la_oenb_core[56] = la_oenb_mprj[56];
  assign la_oenb_core[55] = la_oenb_mprj[55];
  assign la_oenb_core[54] = la_oenb_mprj[54];
  assign la_oenb_core[53] = la_oenb_mprj[53];
  assign la_oenb_core[52] = la_oenb_mprj[52];
  assign la_oenb_core[51] = la_oenb_mprj[51];
  assign la_oenb_core[50] = la_oenb_mprj[50];
  assign la_oenb_core[49] = la_oenb_mprj[49];
  assign la_oenb_core[48] = la_oenb_mprj[48];
  assign la_oenb_core[47] = la_oenb_mprj[47];
  assign la_oenb_core[46] = la_oenb_mprj[46];
  assign la_oenb_core[45] = la_oenb_mprj[45];
  assign la_oenb_core[44] = la_oenb_mprj[44];
  assign la_oenb_core[43] = la_oenb_mprj[43];
  assign la_oenb_core[42] = la_oenb_mprj[42];
  assign la_oenb_core[41] = la_oenb_mprj[41];
  assign la_oenb_core[40] = la_oenb_mprj[40];
  assign la_oenb_core[39] = la_oenb_mprj[39];
  assign la_oenb_core[38] = la_oenb_mprj[38];
  assign la_oenb_core[37] = la_oenb_mprj[37];
  assign la_oenb_core[36] = la_oenb_mprj[36];
  assign la_oenb_core[35] = la_oenb_mprj[35];
  assign la_oenb_core[34] = la_oenb_mprj[34];
  assign la_oenb_core[33] = la_oenb_mprj[33];
  assign la_oenb_core[32] = la_oenb_mprj[32];
  assign la_oenb_core[31] = la_oenb_mprj[31];
  assign la_oenb_core[30] = la_oenb_mprj[30];
  assign la_oenb_core[29] = la_oenb_mprj[29];
  assign la_oenb_core[28] = la_oenb_mprj[28];
  assign la_oenb_core[27] = la_oenb_mprj[27];
  assign la_oenb_core[26] = la_oenb_mprj[26];
  assign la_oenb_core[25] = la_oenb_mprj[25];
  assign la_oenb_core[24] = la_oenb_mprj[24];
  assign la_oenb_core[23] = la_oenb_mprj[23];
  assign la_oenb_core[22] = la_oenb_mprj[22];
  assign la_oenb_core[21] = la_oenb_mprj[21];
  assign la_oenb_core[20] = la_oenb_mprj[20];
  assign la_oenb_core[19] = la_oenb_mprj[19];
  assign la_oenb_core[18] = la_oenb_mprj[18];
  assign la_oenb_core[17] = la_oenb_mprj[17];
  assign la_oenb_core[16] = la_oenb_mprj[16];
  assign la_oenb_core[15] = la_oenb_mprj[15];
  assign la_oenb_core[14] = la_oenb_mprj[14];
  assign la_oenb_core[13] = la_oenb_mprj[13];
  assign la_oenb_core[12] = la_oenb_mprj[12];
  assign la_oenb_core[11] = la_oenb_mprj[11];
  assign la_oenb_core[10] = la_oenb_mprj[10];
  assign la_oenb_core[9] = la_oenb_mprj[9];
  assign la_oenb_core[8] = la_oenb_mprj[8];
  assign la_oenb_core[7] = la_oenb_mprj[7];
  assign la_oenb_core[6] = la_oenb_mprj[6];
  assign la_oenb_core[5] = la_oenb_mprj[5];
  assign la_oenb_core[4] = la_oenb_mprj[4];
  assign la_oenb_core[3] = la_oenb_mprj[3];
  assign la_oenb_core[2] = la_oenb_mprj[2];
  assign la_oenb_core[1] = la_oenb_mprj[1];
  assign la_oenb_core[0] = la_oenb_mprj[0];
  assign user_clock = caravel_clk;
  assign user_clock2 = caravel_clk2;
  assign mprj_cyc_o_user = mprj_cyc_o_core;
  assign mprj_stb_o_user = mprj_stb_o_core;
  assign mprj_we_o_user = mprj_we_o_core;
  assign mprj_sel_o_user[3] = mprj_sel_o_core[3];
  assign mprj_sel_o_user[2] = mprj_sel_o_core[2];
  assign mprj_sel_o_user[1] = mprj_sel_o_core[1];
  assign mprj_sel_o_user[0] = mprj_sel_o_core[0];
  assign mprj_adr_o_user[31] = mprj_adr_o_core[31];
  assign mprj_adr_o_user[30] = mprj_adr_o_core[30];
  assign mprj_adr_o_user[29] = mprj_adr_o_core[29];
  assign mprj_adr_o_user[28] = mprj_adr_o_core[28];
  assign mprj_adr_o_user[27] = mprj_adr_o_core[27];
  assign mprj_adr_o_user[26] = mprj_adr_o_core[26];
  assign mprj_adr_o_user[25] = mprj_adr_o_core[25];
  assign mprj_adr_o_user[24] = mprj_adr_o_core[24];
  assign mprj_adr_o_user[23] = mprj_adr_o_core[23];
  assign mprj_adr_o_user[22] = mprj_adr_o_core[22];
  assign mprj_adr_o_user[21] = mprj_adr_o_core[21];
  assign mprj_adr_o_user[20] = mprj_adr_o_core[20];
  assign mprj_adr_o_user[19] = mprj_adr_o_core[19];
  assign mprj_adr_o_user[18] = mprj_adr_o_core[18];
  assign mprj_adr_o_user[17] = mprj_adr_o_core[17];
  assign mprj_adr_o_user[16] = mprj_adr_o_core[16];
  assign mprj_adr_o_user[15] = mprj_adr_o_core[15];
  assign mprj_adr_o_user[14] = mprj_adr_o_core[14];
  assign mprj_adr_o_user[13] = mprj_adr_o_core[13];
  assign mprj_adr_o_user[12] = mprj_adr_o_core[12];
  assign mprj_adr_o_user[11] = mprj_adr_o_core[11];
  assign mprj_adr_o_user[10] = mprj_adr_o_core[10];
  assign mprj_adr_o_user[9] = mprj_adr_o_core[9];
  assign mprj_adr_o_user[8] = mprj_adr_o_core[8];
  assign mprj_adr_o_user[7] = mprj_adr_o_core[7];
  assign mprj_adr_o_user[6] = mprj_adr_o_core[6];
  assign mprj_adr_o_user[5] = mprj_adr_o_core[5];
  assign mprj_adr_o_user[4] = mprj_adr_o_core[4];
  assign mprj_adr_o_user[3] = mprj_adr_o_core[3];
  assign mprj_adr_o_user[2] = mprj_adr_o_core[2];
  assign mprj_adr_o_user[1] = mprj_adr_o_core[1];
  assign mprj_adr_o_user[0] = mprj_adr_o_core[0];
  assign mprj_dat_o_user[31] = mprj_dat_o_core[31];
  assign mprj_dat_o_user[30] = mprj_dat_o_core[30];
  assign mprj_dat_o_user[29] = mprj_dat_o_core[29];
  assign mprj_dat_o_user[28] = mprj_dat_o_core[28];
  assign mprj_dat_o_user[27] = mprj_dat_o_core[27];
  assign mprj_dat_o_user[26] = mprj_dat_o_core[26];
  assign mprj_dat_o_user[25] = mprj_dat_o_core[25];
  assign mprj_dat_o_user[24] = mprj_dat_o_core[24];
  assign mprj_dat_o_user[23] = mprj_dat_o_core[23];
  assign mprj_dat_o_user[22] = mprj_dat_o_core[22];
  assign mprj_dat_o_user[21] = mprj_dat_o_core[21];
  assign mprj_dat_o_user[20] = mprj_dat_o_core[20];
  assign mprj_dat_o_user[19] = mprj_dat_o_core[19];
  assign mprj_dat_o_user[18] = mprj_dat_o_core[18];
  assign mprj_dat_o_user[17] = mprj_dat_o_core[17];
  assign mprj_dat_o_user[16] = mprj_dat_o_core[16];
  assign mprj_dat_o_user[15] = mprj_dat_o_core[15];
  assign mprj_dat_o_user[14] = mprj_dat_o_core[14];
  assign mprj_dat_o_user[13] = mprj_dat_o_core[13];
  assign mprj_dat_o_user[12] = mprj_dat_o_core[12];
  assign mprj_dat_o_user[11] = mprj_dat_o_core[11];
  assign mprj_dat_o_user[10] = mprj_dat_o_core[10];
  assign mprj_dat_o_user[9] = mprj_dat_o_core[9];
  assign mprj_dat_o_user[8] = mprj_dat_o_core[8];
  assign mprj_dat_o_user[7] = mprj_dat_o_core[7];
  assign mprj_dat_o_user[6] = mprj_dat_o_core[6];
  assign mprj_dat_o_user[5] = mprj_dat_o_core[5];
  assign mprj_dat_o_user[4] = mprj_dat_o_core[4];
  assign mprj_dat_o_user[3] = mprj_dat_o_core[3];
  assign mprj_dat_o_user[2] = mprj_dat_o_core[2];
  assign mprj_dat_o_user[1] = mprj_dat_o_core[1];
  assign mprj_dat_o_user[0] = mprj_dat_o_core[0];
  assign user1_vcc_powergood = 1'b1;
  assign user2_vcc_powergood = 1'b1;
  assign user1_vdd_powergood = 1'b1;
  assign user2_vdd_powergood = 1'b1;

  an02d0 U46 ( .A1(mprj_dat_i_user[9]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[9]) );
  an02d0 U47 ( .A1(mprj_dat_i_user[8]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[8]) );
  an02d0 U48 ( .A1(mprj_dat_i_user[7]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[7]) );
  an02d0 U49 ( .A1(mprj_dat_i_user[6]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[6]) );
  an02d0 U50 ( .A1(mprj_dat_i_user[5]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[5]) );
  an02d0 U51 ( .A1(mprj_dat_i_user[4]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[4]) );
  an02d0 U52 ( .A1(mprj_dat_i_user[3]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[3]) );
  an02d0 U53 ( .A1(mprj_dat_i_user[31]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[31]) );
  an02d0 U54 ( .A1(mprj_dat_i_user[30]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[30]) );
  an02d0 U55 ( .A1(mprj_dat_i_user[2]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[2]) );
  an02d0 U56 ( .A1(mprj_dat_i_user[29]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[29]) );
  an02d0 U57 ( .A1(mprj_dat_i_user[28]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[28]) );
  an02d0 U58 ( .A1(mprj_dat_i_user[27]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[27]) );
  an02d0 U59 ( .A1(mprj_dat_i_user[26]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[26]) );
  an02d0 U60 ( .A1(mprj_dat_i_user[25]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[25]) );
  an02d0 U61 ( .A1(mprj_dat_i_user[24]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[24]) );
  an02d0 U62 ( .A1(mprj_dat_i_user[23]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[23]) );
  an02d0 U63 ( .A1(mprj_dat_i_user[22]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[22]) );
  an02d0 U64 ( .A1(mprj_dat_i_user[21]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[21]) );
  an02d0 U65 ( .A1(mprj_dat_i_user[20]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[20]) );
  an02d0 U66 ( .A1(mprj_dat_i_user[1]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[1]) );
  an02d0 U67 ( .A1(mprj_dat_i_user[19]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[19]) );
  an02d0 U68 ( .A1(mprj_dat_i_user[18]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[18]) );
  an02d0 U69 ( .A1(mprj_dat_i_user[17]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[17]) );
  an02d0 U70 ( .A1(mprj_dat_i_user[16]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[16]) );
  an02d0 U71 ( .A1(mprj_dat_i_user[15]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[15]) );
  an02d0 U72 ( .A1(mprj_dat_i_user[14]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[14]) );
  an02d0 U73 ( .A1(mprj_dat_i_user[13]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[13]) );
  an02d0 U74 ( .A1(mprj_dat_i_user[12]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[12]) );
  an02d0 U75 ( .A1(mprj_dat_i_user[11]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[11]) );
  an02d0 U76 ( .A1(mprj_dat_i_user[10]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[10]) );
  an02d0 U77 ( .A1(mprj_dat_i_user[0]), .A2(mprj_iena_wb), .Z(
        mprj_dat_i_core[0]) );
  an02d0 U111 ( .A1(mprj_ack_i_user), .A2(mprj_iena_wb), .Z(mprj_ack_i_core)
         );
  mprj_logic_high mprj_logic_high_inst (  );
  mprj2_logic_high mprj2_logic_high_inst (  );
  mgmt_protect_hv powergood_check (  );
  inv0d0 U1 ( .I(caravel_rstn), .ZN(user_reset) );
  nd02d1 U2 ( .A1(user_irq_core[2]), .A2(user_irq_ena[2]), .ZN(n1) );
  inv0d1 U3 ( .I(n1), .ZN(user_irq[2]) );
  nd02d1 U4 ( .A1(user_irq_core[1]), .A2(user_irq_ena[1]), .ZN(n2) );
  inv0d1 U5 ( .I(n2), .ZN(user_irq[1]) );
  nd02d1 U6 ( .A1(user_irq_core[0]), .A2(user_irq_ena[0]), .ZN(n3) );
  inv0d1 U7 ( .I(n3), .ZN(user_irq[0]) );
  nd02d1 U8 ( .A1(la_iena_mprj[127]), .A2(la_data_out_core[127]), .ZN(n4) );
  inv0d1 U9 ( .I(n4), .ZN(la_data_in_mprj[127]) );
  nd02d1 U10 ( .A1(la_iena_mprj[126]), .A2(la_data_out_core[126]), .ZN(n5) );
  inv0d1 U11 ( .I(n5), .ZN(la_data_in_mprj[126]) );
  nd02d1 U12 ( .A1(la_iena_mprj[125]), .A2(la_data_out_core[125]), .ZN(n6) );
  inv0d1 U13 ( .I(n6), .ZN(la_data_in_mprj[125]) );
  nd02d1 U14 ( .A1(la_iena_mprj[124]), .A2(la_data_out_core[124]), .ZN(n7) );
  inv0d1 U15 ( .I(n7), .ZN(la_data_in_mprj[124]) );
  nd02d1 U16 ( .A1(la_iena_mprj[123]), .A2(la_data_out_core[123]), .ZN(n8) );
  inv0d1 U17 ( .I(n8), .ZN(la_data_in_mprj[123]) );
  nd02d1 U18 ( .A1(la_iena_mprj[122]), .A2(la_data_out_core[122]), .ZN(n9) );
  inv0d1 U19 ( .I(n9), .ZN(la_data_in_mprj[122]) );
  nd02d1 U20 ( .A1(la_iena_mprj[121]), .A2(la_data_out_core[121]), .ZN(n10) );
  inv0d1 U21 ( .I(n10), .ZN(la_data_in_mprj[121]) );
  nd02d1 U22 ( .A1(la_iena_mprj[120]), .A2(la_data_out_core[120]), .ZN(n11) );
  inv0d1 U23 ( .I(n11), .ZN(la_data_in_mprj[120]) );
  nd02d1 U24 ( .A1(la_iena_mprj[119]), .A2(la_data_out_core[119]), .ZN(n12) );
  inv0d1 U25 ( .I(n12), .ZN(la_data_in_mprj[119]) );
  nd02d1 U26 ( .A1(la_iena_mprj[118]), .A2(la_data_out_core[118]), .ZN(n13) );
  inv0d1 U27 ( .I(n13), .ZN(la_data_in_mprj[118]) );
  nd02d1 U28 ( .A1(la_iena_mprj[117]), .A2(la_data_out_core[117]), .ZN(n14) );
  inv0d1 U29 ( .I(n14), .ZN(la_data_in_mprj[117]) );
  nd02d1 U30 ( .A1(la_iena_mprj[116]), .A2(la_data_out_core[116]), .ZN(n15) );
  inv0d1 U31 ( .I(n15), .ZN(la_data_in_mprj[116]) );
  nd02d1 U32 ( .A1(la_iena_mprj[115]), .A2(la_data_out_core[115]), .ZN(n16) );
  inv0d1 U33 ( .I(n16), .ZN(la_data_in_mprj[115]) );
  nd02d1 U34 ( .A1(la_iena_mprj[114]), .A2(la_data_out_core[114]), .ZN(n17) );
  inv0d1 U35 ( .I(n17), .ZN(la_data_in_mprj[114]) );
  nd02d1 U36 ( .A1(la_iena_mprj[113]), .A2(la_data_out_core[113]), .ZN(n18) );
  inv0d1 U37 ( .I(n18), .ZN(la_data_in_mprj[113]) );
  nd02d1 U38 ( .A1(la_iena_mprj[112]), .A2(la_data_out_core[112]), .ZN(n19) );
  inv0d1 U39 ( .I(n19), .ZN(la_data_in_mprj[112]) );
  nd02d1 U40 ( .A1(la_iena_mprj[111]), .A2(la_data_out_core[111]), .ZN(n20) );
  inv0d1 U41 ( .I(n20), .ZN(la_data_in_mprj[111]) );
  nd02d1 U42 ( .A1(la_iena_mprj[110]), .A2(la_data_out_core[110]), .ZN(n21) );
  inv0d1 U43 ( .I(n21), .ZN(la_data_in_mprj[110]) );
  nd02d1 U44 ( .A1(la_iena_mprj[109]), .A2(la_data_out_core[109]), .ZN(n22) );
  inv0d1 U45 ( .I(n22), .ZN(la_data_in_mprj[109]) );
  nd02d1 U78 ( .A1(la_iena_mprj[108]), .A2(la_data_out_core[108]), .ZN(n23) );
  inv0d1 U79 ( .I(n23), .ZN(la_data_in_mprj[108]) );
  nd02d1 U80 ( .A1(la_iena_mprj[107]), .A2(la_data_out_core[107]), .ZN(n24) );
  inv0d1 U81 ( .I(n24), .ZN(la_data_in_mprj[107]) );
  nd02d1 U82 ( .A1(la_iena_mprj[106]), .A2(la_data_out_core[106]), .ZN(n25) );
  inv0d1 U83 ( .I(n25), .ZN(la_data_in_mprj[106]) );
  nd02d1 U84 ( .A1(la_iena_mprj[105]), .A2(la_data_out_core[105]), .ZN(n26) );
  inv0d1 U85 ( .I(n26), .ZN(la_data_in_mprj[105]) );
  nd02d1 U86 ( .A1(la_iena_mprj[104]), .A2(la_data_out_core[104]), .ZN(n27) );
  inv0d1 U87 ( .I(n27), .ZN(la_data_in_mprj[104]) );
  nd02d1 U88 ( .A1(la_iena_mprj[103]), .A2(la_data_out_core[103]), .ZN(n28) );
  inv0d1 U89 ( .I(n28), .ZN(la_data_in_mprj[103]) );
  nd02d1 U90 ( .A1(la_iena_mprj[102]), .A2(la_data_out_core[102]), .ZN(n29) );
  inv0d1 U91 ( .I(n29), .ZN(la_data_in_mprj[102]) );
  nd02d1 U92 ( .A1(la_iena_mprj[101]), .A2(la_data_out_core[101]), .ZN(n30) );
  inv0d1 U93 ( .I(n30), .ZN(la_data_in_mprj[101]) );
  nd02d1 U94 ( .A1(la_iena_mprj[100]), .A2(la_data_out_core[100]), .ZN(n31) );
  inv0d1 U95 ( .I(n31), .ZN(la_data_in_mprj[100]) );
  nd02d1 U96 ( .A1(la_iena_mprj[99]), .A2(la_data_out_core[99]), .ZN(n32) );
  inv0d1 U97 ( .I(n32), .ZN(la_data_in_mprj[99]) );
  nd02d1 U98 ( .A1(la_iena_mprj[98]), .A2(la_data_out_core[98]), .ZN(n33) );
  inv0d1 U99 ( .I(n33), .ZN(la_data_in_mprj[98]) );
  nd02d1 U100 ( .A1(la_iena_mprj[97]), .A2(la_data_out_core[97]), .ZN(n34) );
  inv0d1 U101 ( .I(n34), .ZN(la_data_in_mprj[97]) );
  nd02d1 U102 ( .A1(la_iena_mprj[96]), .A2(la_data_out_core[96]), .ZN(n35) );
  inv0d1 U103 ( .I(n35), .ZN(la_data_in_mprj[96]) );
  nd02d1 U104 ( .A1(la_iena_mprj[95]), .A2(la_data_out_core[95]), .ZN(n36) );
  inv0d1 U105 ( .I(n36), .ZN(la_data_in_mprj[95]) );
  nd02d1 U106 ( .A1(la_iena_mprj[94]), .A2(la_data_out_core[94]), .ZN(n37) );
  inv0d1 U107 ( .I(n37), .ZN(la_data_in_mprj[94]) );
  nd02d1 U108 ( .A1(la_iena_mprj[93]), .A2(la_data_out_core[93]), .ZN(n38) );
  inv0d1 U109 ( .I(n38), .ZN(la_data_in_mprj[93]) );
  nd02d1 U110 ( .A1(la_iena_mprj[92]), .A2(la_data_out_core[92]), .ZN(n39) );
  inv0d1 U112 ( .I(n39), .ZN(la_data_in_mprj[92]) );
  nd02d1 U113 ( .A1(la_iena_mprj[91]), .A2(la_data_out_core[91]), .ZN(n40) );
  inv0d1 U114 ( .I(n40), .ZN(la_data_in_mprj[91]) );
  nd02d1 U115 ( .A1(la_iena_mprj[90]), .A2(la_data_out_core[90]), .ZN(n41) );
  inv0d1 U116 ( .I(n41), .ZN(la_data_in_mprj[90]) );
  nd02d1 U117 ( .A1(la_iena_mprj[89]), .A2(la_data_out_core[89]), .ZN(n42) );
  inv0d1 U118 ( .I(n42), .ZN(la_data_in_mprj[89]) );
  nd02d1 U119 ( .A1(la_iena_mprj[88]), .A2(la_data_out_core[88]), .ZN(n43) );
  inv0d1 U120 ( .I(n43), .ZN(la_data_in_mprj[88]) );
  nd02d1 U121 ( .A1(la_iena_mprj[87]), .A2(la_data_out_core[87]), .ZN(n44) );
  inv0d1 U122 ( .I(n44), .ZN(la_data_in_mprj[87]) );
  nd02d1 U123 ( .A1(la_iena_mprj[86]), .A2(la_data_out_core[86]), .ZN(n45) );
  inv0d1 U124 ( .I(n45), .ZN(la_data_in_mprj[86]) );
  nd02d1 U125 ( .A1(la_iena_mprj[85]), .A2(la_data_out_core[85]), .ZN(n46) );
  inv0d1 U126 ( .I(n46), .ZN(la_data_in_mprj[85]) );
  nd02d1 U127 ( .A1(la_iena_mprj[84]), .A2(la_data_out_core[84]), .ZN(n47) );
  inv0d1 U128 ( .I(n47), .ZN(la_data_in_mprj[84]) );
  nd02d1 U129 ( .A1(la_iena_mprj[83]), .A2(la_data_out_core[83]), .ZN(n48) );
  inv0d1 U130 ( .I(n48), .ZN(la_data_in_mprj[83]) );
  nd02d1 U131 ( .A1(la_iena_mprj[82]), .A2(la_data_out_core[82]), .ZN(n49) );
  inv0d1 U132 ( .I(n49), .ZN(la_data_in_mprj[82]) );
  nd02d1 U133 ( .A1(la_iena_mprj[81]), .A2(la_data_out_core[81]), .ZN(n50) );
  inv0d1 U134 ( .I(n50), .ZN(la_data_in_mprj[81]) );
  nd02d1 U135 ( .A1(la_iena_mprj[80]), .A2(la_data_out_core[80]), .ZN(n51) );
  inv0d1 U136 ( .I(n51), .ZN(la_data_in_mprj[80]) );
  nd02d1 U137 ( .A1(la_iena_mprj[79]), .A2(la_data_out_core[79]), .ZN(n52) );
  inv0d1 U138 ( .I(n52), .ZN(la_data_in_mprj[79]) );
  nd02d1 U139 ( .A1(la_iena_mprj[78]), .A2(la_data_out_core[78]), .ZN(n53) );
  inv0d1 U140 ( .I(n53), .ZN(la_data_in_mprj[78]) );
  nd02d1 U141 ( .A1(la_iena_mprj[77]), .A2(la_data_out_core[77]), .ZN(n54) );
  inv0d1 U142 ( .I(n54), .ZN(la_data_in_mprj[77]) );
  nd02d1 U143 ( .A1(la_iena_mprj[76]), .A2(la_data_out_core[76]), .ZN(n55) );
  inv0d1 U144 ( .I(n55), .ZN(la_data_in_mprj[76]) );
  nd02d1 U145 ( .A1(la_iena_mprj[75]), .A2(la_data_out_core[75]), .ZN(n56) );
  inv0d1 U146 ( .I(n56), .ZN(la_data_in_mprj[75]) );
  nd02d1 U147 ( .A1(la_iena_mprj[74]), .A2(la_data_out_core[74]), .ZN(n57) );
  inv0d1 U148 ( .I(n57), .ZN(la_data_in_mprj[74]) );
  nd02d1 U149 ( .A1(la_iena_mprj[73]), .A2(la_data_out_core[73]), .ZN(n58) );
  inv0d1 U150 ( .I(n58), .ZN(la_data_in_mprj[73]) );
  nd02d1 U151 ( .A1(la_iena_mprj[72]), .A2(la_data_out_core[72]), .ZN(n59) );
  inv0d1 U152 ( .I(n59), .ZN(la_data_in_mprj[72]) );
  nd02d1 U153 ( .A1(la_iena_mprj[71]), .A2(la_data_out_core[71]), .ZN(n60) );
  inv0d1 U154 ( .I(n60), .ZN(la_data_in_mprj[71]) );
  nd02d1 U155 ( .A1(la_iena_mprj[70]), .A2(la_data_out_core[70]), .ZN(n61) );
  inv0d1 U156 ( .I(n61), .ZN(la_data_in_mprj[70]) );
  nd02d1 U157 ( .A1(la_iena_mprj[69]), .A2(la_data_out_core[69]), .ZN(n62) );
  inv0d1 U158 ( .I(n62), .ZN(la_data_in_mprj[69]) );
  nd02d1 U159 ( .A1(la_iena_mprj[68]), .A2(la_data_out_core[68]), .ZN(n63) );
  inv0d1 U160 ( .I(n63), .ZN(la_data_in_mprj[68]) );
  nd02d1 U161 ( .A1(la_iena_mprj[67]), .A2(la_data_out_core[67]), .ZN(n64) );
  inv0d1 U162 ( .I(n64), .ZN(la_data_in_mprj[67]) );
  nd02d1 U163 ( .A1(la_iena_mprj[66]), .A2(la_data_out_core[66]), .ZN(n65) );
  inv0d1 U164 ( .I(n65), .ZN(la_data_in_mprj[66]) );
  nd02d1 U165 ( .A1(la_iena_mprj[65]), .A2(la_data_out_core[65]), .ZN(n66) );
  inv0d1 U166 ( .I(n66), .ZN(la_data_in_mprj[65]) );
  nd02d1 U167 ( .A1(la_iena_mprj[64]), .A2(la_data_out_core[64]), .ZN(n67) );
  inv0d1 U168 ( .I(n67), .ZN(la_data_in_mprj[64]) );
  nd02d1 U169 ( .A1(la_iena_mprj[63]), .A2(la_data_out_core[63]), .ZN(n68) );
  inv0d1 U170 ( .I(n68), .ZN(la_data_in_mprj[63]) );
  nd02d1 U171 ( .A1(la_iena_mprj[62]), .A2(la_data_out_core[62]), .ZN(n69) );
  inv0d1 U172 ( .I(n69), .ZN(la_data_in_mprj[62]) );
  nd02d1 U173 ( .A1(la_iena_mprj[61]), .A2(la_data_out_core[61]), .ZN(n70) );
  inv0d1 U174 ( .I(n70), .ZN(la_data_in_mprj[61]) );
  nd02d1 U175 ( .A1(la_iena_mprj[60]), .A2(la_data_out_core[60]), .ZN(n71) );
  inv0d1 U176 ( .I(n71), .ZN(la_data_in_mprj[60]) );
  nd02d1 U177 ( .A1(la_iena_mprj[59]), .A2(la_data_out_core[59]), .ZN(n72) );
  inv0d1 U178 ( .I(n72), .ZN(la_data_in_mprj[59]) );
  nd02d1 U179 ( .A1(la_iena_mprj[58]), .A2(la_data_out_core[58]), .ZN(n73) );
  inv0d1 U180 ( .I(n73), .ZN(la_data_in_mprj[58]) );
  nd02d1 U181 ( .A1(la_iena_mprj[57]), .A2(la_data_out_core[57]), .ZN(n74) );
  inv0d1 U182 ( .I(n74), .ZN(la_data_in_mprj[57]) );
  nd02d1 U183 ( .A1(la_iena_mprj[56]), .A2(la_data_out_core[56]), .ZN(n75) );
  inv0d1 U184 ( .I(n75), .ZN(la_data_in_mprj[56]) );
  nd02d1 U185 ( .A1(la_iena_mprj[55]), .A2(la_data_out_core[55]), .ZN(n76) );
  inv0d1 U186 ( .I(n76), .ZN(la_data_in_mprj[55]) );
  nd02d1 U187 ( .A1(la_iena_mprj[54]), .A2(la_data_out_core[54]), .ZN(n77) );
  inv0d1 U188 ( .I(n77), .ZN(la_data_in_mprj[54]) );
  nd02d1 U189 ( .A1(la_iena_mprj[53]), .A2(la_data_out_core[53]), .ZN(n78) );
  inv0d1 U190 ( .I(n78), .ZN(la_data_in_mprj[53]) );
  nd02d1 U191 ( .A1(la_iena_mprj[52]), .A2(la_data_out_core[52]), .ZN(n79) );
  inv0d1 U192 ( .I(n79), .ZN(la_data_in_mprj[52]) );
  nd02d1 U193 ( .A1(la_iena_mprj[51]), .A2(la_data_out_core[51]), .ZN(n80) );
  inv0d1 U194 ( .I(n80), .ZN(la_data_in_mprj[51]) );
  nd02d1 U195 ( .A1(la_iena_mprj[50]), .A2(la_data_out_core[50]), .ZN(n81) );
  inv0d1 U196 ( .I(n81), .ZN(la_data_in_mprj[50]) );
  nd02d1 U197 ( .A1(la_iena_mprj[49]), .A2(la_data_out_core[49]), .ZN(n82) );
  inv0d1 U198 ( .I(n82), .ZN(la_data_in_mprj[49]) );
  nd02d1 U199 ( .A1(la_iena_mprj[48]), .A2(la_data_out_core[48]), .ZN(n83) );
  inv0d1 U200 ( .I(n83), .ZN(la_data_in_mprj[48]) );
  nd02d1 U201 ( .A1(la_iena_mprj[47]), .A2(la_data_out_core[47]), .ZN(n84) );
  inv0d1 U202 ( .I(n84), .ZN(la_data_in_mprj[47]) );
  nd02d1 U203 ( .A1(la_iena_mprj[46]), .A2(la_data_out_core[46]), .ZN(n85) );
  inv0d1 U204 ( .I(n85), .ZN(la_data_in_mprj[46]) );
  nd02d1 U205 ( .A1(la_iena_mprj[45]), .A2(la_data_out_core[45]), .ZN(n86) );
  inv0d1 U206 ( .I(n86), .ZN(la_data_in_mprj[45]) );
  nd02d1 U207 ( .A1(la_iena_mprj[44]), .A2(la_data_out_core[44]), .ZN(n87) );
  inv0d1 U208 ( .I(n87), .ZN(la_data_in_mprj[44]) );
  nd02d1 U209 ( .A1(la_iena_mprj[43]), .A2(la_data_out_core[43]), .ZN(n88) );
  inv0d1 U210 ( .I(n88), .ZN(la_data_in_mprj[43]) );
  nd02d1 U211 ( .A1(la_iena_mprj[42]), .A2(la_data_out_core[42]), .ZN(n89) );
  inv0d1 U212 ( .I(n89), .ZN(la_data_in_mprj[42]) );
  nd02d1 U213 ( .A1(la_iena_mprj[41]), .A2(la_data_out_core[41]), .ZN(n90) );
  inv0d1 U214 ( .I(n90), .ZN(la_data_in_mprj[41]) );
  nd02d1 U215 ( .A1(la_iena_mprj[40]), .A2(la_data_out_core[40]), .ZN(n91) );
  inv0d1 U216 ( .I(n91), .ZN(la_data_in_mprj[40]) );
  nd02d1 U217 ( .A1(la_iena_mprj[39]), .A2(la_data_out_core[39]), .ZN(n92) );
  inv0d1 U218 ( .I(n92), .ZN(la_data_in_mprj[39]) );
  nd02d1 U219 ( .A1(la_iena_mprj[38]), .A2(la_data_out_core[38]), .ZN(n93) );
  inv0d1 U220 ( .I(n93), .ZN(la_data_in_mprj[38]) );
  nd02d1 U221 ( .A1(la_iena_mprj[37]), .A2(la_data_out_core[37]), .ZN(n94) );
  inv0d1 U222 ( .I(n94), .ZN(la_data_in_mprj[37]) );
  nd02d1 U223 ( .A1(la_iena_mprj[36]), .A2(la_data_out_core[36]), .ZN(n95) );
  inv0d1 U224 ( .I(n95), .ZN(la_data_in_mprj[36]) );
  nd02d1 U225 ( .A1(la_iena_mprj[35]), .A2(la_data_out_core[35]), .ZN(n96) );
  inv0d1 U226 ( .I(n96), .ZN(la_data_in_mprj[35]) );
  nd02d1 U227 ( .A1(la_iena_mprj[34]), .A2(la_data_out_core[34]), .ZN(n97) );
  inv0d1 U228 ( .I(n97), .ZN(la_data_in_mprj[34]) );
  nd02d1 U229 ( .A1(la_iena_mprj[33]), .A2(la_data_out_core[33]), .ZN(n98) );
  inv0d1 U230 ( .I(n98), .ZN(la_data_in_mprj[33]) );
  nd02d1 U231 ( .A1(la_iena_mprj[32]), .A2(la_data_out_core[32]), .ZN(n99) );
  inv0d1 U232 ( .I(n99), .ZN(la_data_in_mprj[32]) );
  nd02d1 U233 ( .A1(la_iena_mprj[31]), .A2(la_data_out_core[31]), .ZN(n100) );
  inv0d1 U234 ( .I(n100), .ZN(la_data_in_mprj[31]) );
  nd02d1 U235 ( .A1(la_iena_mprj[30]), .A2(la_data_out_core[30]), .ZN(n101) );
  inv0d1 U236 ( .I(n101), .ZN(la_data_in_mprj[30]) );
  nd02d1 U237 ( .A1(la_iena_mprj[29]), .A2(la_data_out_core[29]), .ZN(n102) );
  inv0d1 U238 ( .I(n102), .ZN(la_data_in_mprj[29]) );
  nd02d1 U239 ( .A1(la_iena_mprj[28]), .A2(la_data_out_core[28]), .ZN(n103) );
  inv0d1 U240 ( .I(n103), .ZN(la_data_in_mprj[28]) );
  nd02d1 U241 ( .A1(la_iena_mprj[27]), .A2(la_data_out_core[27]), .ZN(n104) );
  inv0d1 U242 ( .I(n104), .ZN(la_data_in_mprj[27]) );
  nd02d1 U243 ( .A1(la_iena_mprj[26]), .A2(la_data_out_core[26]), .ZN(n105) );
  inv0d1 U244 ( .I(n105), .ZN(la_data_in_mprj[26]) );
  nd02d1 U245 ( .A1(la_iena_mprj[25]), .A2(la_data_out_core[25]), .ZN(n106) );
  inv0d1 U246 ( .I(n106), .ZN(la_data_in_mprj[25]) );
  nd02d1 U247 ( .A1(la_iena_mprj[24]), .A2(la_data_out_core[24]), .ZN(n107) );
  inv0d1 U248 ( .I(n107), .ZN(la_data_in_mprj[24]) );
  nd02d1 U249 ( .A1(la_iena_mprj[23]), .A2(la_data_out_core[23]), .ZN(n108) );
  inv0d1 U250 ( .I(n108), .ZN(la_data_in_mprj[23]) );
  nd02d1 U251 ( .A1(la_iena_mprj[22]), .A2(la_data_out_core[22]), .ZN(n109) );
  inv0d1 U252 ( .I(n109), .ZN(la_data_in_mprj[22]) );
  nd02d1 U253 ( .A1(la_iena_mprj[21]), .A2(la_data_out_core[21]), .ZN(n110) );
  inv0d1 U254 ( .I(n110), .ZN(la_data_in_mprj[21]) );
  nd02d1 U255 ( .A1(la_iena_mprj[20]), .A2(la_data_out_core[20]), .ZN(n111) );
  inv0d1 U256 ( .I(n111), .ZN(la_data_in_mprj[20]) );
  nd02d1 U257 ( .A1(la_iena_mprj[19]), .A2(la_data_out_core[19]), .ZN(n112) );
  inv0d1 U258 ( .I(n112), .ZN(la_data_in_mprj[19]) );
  nd02d1 U259 ( .A1(la_iena_mprj[18]), .A2(la_data_out_core[18]), .ZN(n113) );
  inv0d1 U260 ( .I(n113), .ZN(la_data_in_mprj[18]) );
  nd02d1 U261 ( .A1(la_iena_mprj[17]), .A2(la_data_out_core[17]), .ZN(n114) );
  inv0d1 U262 ( .I(n114), .ZN(la_data_in_mprj[17]) );
  nd02d1 U263 ( .A1(la_iena_mprj[16]), .A2(la_data_out_core[16]), .ZN(n115) );
  inv0d1 U264 ( .I(n115), .ZN(la_data_in_mprj[16]) );
  nd02d1 U265 ( .A1(la_iena_mprj[15]), .A2(la_data_out_core[15]), .ZN(n116) );
  inv0d1 U266 ( .I(n116), .ZN(la_data_in_mprj[15]) );
  nd02d1 U267 ( .A1(la_iena_mprj[14]), .A2(la_data_out_core[14]), .ZN(n117) );
  inv0d1 U268 ( .I(n117), .ZN(la_data_in_mprj[14]) );
  nd02d1 U269 ( .A1(la_iena_mprj[13]), .A2(la_data_out_core[13]), .ZN(n118) );
  inv0d1 U270 ( .I(n118), .ZN(la_data_in_mprj[13]) );
  nd02d1 U271 ( .A1(la_iena_mprj[12]), .A2(la_data_out_core[12]), .ZN(n119) );
  inv0d1 U272 ( .I(n119), .ZN(la_data_in_mprj[12]) );
  nd02d1 U273 ( .A1(la_iena_mprj[11]), .A2(la_data_out_core[11]), .ZN(n120) );
  inv0d1 U274 ( .I(n120), .ZN(la_data_in_mprj[11]) );
  nd02d1 U275 ( .A1(la_iena_mprj[10]), .A2(la_data_out_core[10]), .ZN(n121) );
  inv0d1 U276 ( .I(n121), .ZN(la_data_in_mprj[10]) );
  nd02d1 U277 ( .A1(la_iena_mprj[9]), .A2(la_data_out_core[9]), .ZN(n122) );
  inv0d1 U278 ( .I(n122), .ZN(la_data_in_mprj[9]) );
  nd02d1 U279 ( .A1(la_iena_mprj[8]), .A2(la_data_out_core[8]), .ZN(n123) );
  inv0d1 U280 ( .I(n123), .ZN(la_data_in_mprj[8]) );
  nd02d1 U281 ( .A1(la_iena_mprj[7]), .A2(la_data_out_core[7]), .ZN(n124) );
  inv0d1 U282 ( .I(n124), .ZN(la_data_in_mprj[7]) );
  nd02d1 U283 ( .A1(la_iena_mprj[6]), .A2(la_data_out_core[6]), .ZN(n125) );
  inv0d1 U284 ( .I(n125), .ZN(la_data_in_mprj[6]) );
  nd02d1 U285 ( .A1(la_iena_mprj[5]), .A2(la_data_out_core[5]), .ZN(n126) );
  inv0d1 U286 ( .I(n126), .ZN(la_data_in_mprj[5]) );
  nd02d1 U287 ( .A1(la_iena_mprj[4]), .A2(la_data_out_core[4]), .ZN(n127) );
  inv0d1 U288 ( .I(n127), .ZN(la_data_in_mprj[4]) );
  nd02d1 U289 ( .A1(la_iena_mprj[3]), .A2(la_data_out_core[3]), .ZN(n128) );
  inv0d1 U290 ( .I(n128), .ZN(la_data_in_mprj[3]) );
  nd02d1 U291 ( .A1(la_iena_mprj[2]), .A2(la_data_out_core[2]), .ZN(n129) );
  inv0d1 U292 ( .I(n129), .ZN(la_data_in_mprj[2]) );
  nd02d1 U293 ( .A1(la_iena_mprj[1]), .A2(la_data_out_core[1]), .ZN(n130) );
  inv0d1 U294 ( .I(n130), .ZN(la_data_in_mprj[1]) );
  nd02d1 U295 ( .A1(la_iena_mprj[0]), .A2(la_data_out_core[0]), .ZN(n131) );
  inv0d1 U296 ( .I(n131), .ZN(la_data_in_mprj[0]) );
  nr02d2 U297 ( .A1(la_oenb_mprj[127]), .A2(n132), .ZN(la_data_in_core[127])
         );
  inv0d1 U298 ( .I(la_data_out_mprj[127]), .ZN(n132) );
  nr02d2 U299 ( .A1(la_oenb_mprj[126]), .A2(n133), .ZN(la_data_in_core[126])
         );
  inv0d1 U300 ( .I(la_data_out_mprj[126]), .ZN(n133) );
  nr02d2 U301 ( .A1(la_oenb_mprj[125]), .A2(n134), .ZN(la_data_in_core[125])
         );
  inv0d1 U302 ( .I(la_data_out_mprj[125]), .ZN(n134) );
  nr02d2 U303 ( .A1(la_oenb_mprj[124]), .A2(n135), .ZN(la_data_in_core[124])
         );
  inv0d1 U304 ( .I(la_data_out_mprj[124]), .ZN(n135) );
  nr02d2 U305 ( .A1(la_oenb_mprj[123]), .A2(n136), .ZN(la_data_in_core[123])
         );
  inv0d1 U306 ( .I(la_data_out_mprj[123]), .ZN(n136) );
  nr02d2 U307 ( .A1(la_oenb_mprj[122]), .A2(n137), .ZN(la_data_in_core[122])
         );
  inv0d1 U308 ( .I(la_data_out_mprj[122]), .ZN(n137) );
  nr02d2 U309 ( .A1(la_oenb_mprj[121]), .A2(n138), .ZN(la_data_in_core[121])
         );
  inv0d1 U310 ( .I(la_data_out_mprj[121]), .ZN(n138) );
  nr02d2 U311 ( .A1(la_oenb_mprj[120]), .A2(n139), .ZN(la_data_in_core[120])
         );
  inv0d1 U312 ( .I(la_data_out_mprj[120]), .ZN(n139) );
  nr02d2 U313 ( .A1(la_oenb_mprj[119]), .A2(n140), .ZN(la_data_in_core[119])
         );
  inv0d1 U314 ( .I(la_data_out_mprj[119]), .ZN(n140) );
  nr02d2 U315 ( .A1(la_oenb_mprj[118]), .A2(n141), .ZN(la_data_in_core[118])
         );
  inv0d1 U316 ( .I(la_data_out_mprj[118]), .ZN(n141) );
  nr02d2 U317 ( .A1(la_oenb_mprj[117]), .A2(n142), .ZN(la_data_in_core[117])
         );
  inv0d1 U318 ( .I(la_data_out_mprj[117]), .ZN(n142) );
  nr02d2 U319 ( .A1(la_oenb_mprj[116]), .A2(n143), .ZN(la_data_in_core[116])
         );
  inv0d1 U320 ( .I(la_data_out_mprj[116]), .ZN(n143) );
  nr02d2 U321 ( .A1(la_oenb_mprj[115]), .A2(n144), .ZN(la_data_in_core[115])
         );
  inv0d1 U322 ( .I(la_data_out_mprj[115]), .ZN(n144) );
  nr02d2 U323 ( .A1(la_oenb_mprj[114]), .A2(n145), .ZN(la_data_in_core[114])
         );
  inv0d1 U324 ( .I(la_data_out_mprj[114]), .ZN(n145) );
  nr02d2 U325 ( .A1(la_oenb_mprj[113]), .A2(n146), .ZN(la_data_in_core[113])
         );
  inv0d1 U326 ( .I(la_data_out_mprj[113]), .ZN(n146) );
  nr02d2 U327 ( .A1(la_oenb_mprj[112]), .A2(n147), .ZN(la_data_in_core[112])
         );
  inv0d1 U328 ( .I(la_data_out_mprj[112]), .ZN(n147) );
  nr02d2 U329 ( .A1(la_oenb_mprj[111]), .A2(n148), .ZN(la_data_in_core[111])
         );
  inv0d1 U330 ( .I(la_data_out_mprj[111]), .ZN(n148) );
  nr02d2 U331 ( .A1(la_oenb_mprj[110]), .A2(n149), .ZN(la_data_in_core[110])
         );
  inv0d1 U332 ( .I(la_data_out_mprj[110]), .ZN(n149) );
  nr02d2 U333 ( .A1(la_oenb_mprj[109]), .A2(n150), .ZN(la_data_in_core[109])
         );
  inv0d1 U334 ( .I(la_data_out_mprj[109]), .ZN(n150) );
  nr02d2 U335 ( .A1(la_oenb_mprj[108]), .A2(n151), .ZN(la_data_in_core[108])
         );
  inv0d1 U336 ( .I(la_data_out_mprj[108]), .ZN(n151) );
  nr02d2 U337 ( .A1(la_oenb_mprj[107]), .A2(n152), .ZN(la_data_in_core[107])
         );
  inv0d1 U338 ( .I(la_data_out_mprj[107]), .ZN(n152) );
  nr02d2 U339 ( .A1(la_oenb_mprj[106]), .A2(n153), .ZN(la_data_in_core[106])
         );
  inv0d1 U340 ( .I(la_data_out_mprj[106]), .ZN(n153) );
  nr02d2 U341 ( .A1(la_oenb_mprj[105]), .A2(n154), .ZN(la_data_in_core[105])
         );
  inv0d1 U342 ( .I(la_data_out_mprj[105]), .ZN(n154) );
  nr02d2 U343 ( .A1(la_oenb_mprj[104]), .A2(n155), .ZN(la_data_in_core[104])
         );
  inv0d1 U344 ( .I(la_data_out_mprj[104]), .ZN(n155) );
  nr02d2 U345 ( .A1(la_oenb_mprj[103]), .A2(n156), .ZN(la_data_in_core[103])
         );
  inv0d1 U346 ( .I(la_data_out_mprj[103]), .ZN(n156) );
  nr02d2 U347 ( .A1(la_oenb_mprj[102]), .A2(n157), .ZN(la_data_in_core[102])
         );
  inv0d1 U348 ( .I(la_data_out_mprj[102]), .ZN(n157) );
  nr02d2 U349 ( .A1(la_oenb_mprj[101]), .A2(n158), .ZN(la_data_in_core[101])
         );
  inv0d1 U350 ( .I(la_data_out_mprj[101]), .ZN(n158) );
  nr02d2 U351 ( .A1(la_oenb_mprj[100]), .A2(n159), .ZN(la_data_in_core[100])
         );
  inv0d1 U352 ( .I(la_data_out_mprj[100]), .ZN(n159) );
  nr02d2 U353 ( .A1(la_oenb_mprj[99]), .A2(n160), .ZN(la_data_in_core[99]) );
  inv0d1 U354 ( .I(la_data_out_mprj[99]), .ZN(n160) );
  nr02d2 U355 ( .A1(la_oenb_mprj[98]), .A2(n161), .ZN(la_data_in_core[98]) );
  inv0d1 U356 ( .I(la_data_out_mprj[98]), .ZN(n161) );
  nr02d2 U357 ( .A1(la_oenb_mprj[97]), .A2(n162), .ZN(la_data_in_core[97]) );
  inv0d1 U358 ( .I(la_data_out_mprj[97]), .ZN(n162) );
  nr02d2 U359 ( .A1(la_oenb_mprj[96]), .A2(n163), .ZN(la_data_in_core[96]) );
  inv0d1 U360 ( .I(la_data_out_mprj[96]), .ZN(n163) );
  nr02d2 U361 ( .A1(la_oenb_mprj[95]), .A2(n164), .ZN(la_data_in_core[95]) );
  inv0d1 U362 ( .I(la_data_out_mprj[95]), .ZN(n164) );
  nr02d2 U363 ( .A1(la_oenb_mprj[94]), .A2(n165), .ZN(la_data_in_core[94]) );
  inv0d1 U364 ( .I(la_data_out_mprj[94]), .ZN(n165) );
  nr02d2 U365 ( .A1(la_oenb_mprj[93]), .A2(n166), .ZN(la_data_in_core[93]) );
  inv0d1 U366 ( .I(la_data_out_mprj[93]), .ZN(n166) );
  nr02d2 U367 ( .A1(la_oenb_mprj[92]), .A2(n167), .ZN(la_data_in_core[92]) );
  inv0d1 U368 ( .I(la_data_out_mprj[92]), .ZN(n167) );
  nr02d2 U369 ( .A1(la_oenb_mprj[91]), .A2(n168), .ZN(la_data_in_core[91]) );
  inv0d1 U370 ( .I(la_data_out_mprj[91]), .ZN(n168) );
  nr02d2 U371 ( .A1(la_oenb_mprj[90]), .A2(n169), .ZN(la_data_in_core[90]) );
  inv0d1 U372 ( .I(la_data_out_mprj[90]), .ZN(n169) );
  nr02d2 U373 ( .A1(la_oenb_mprj[89]), .A2(n170), .ZN(la_data_in_core[89]) );
  inv0d1 U374 ( .I(la_data_out_mprj[89]), .ZN(n170) );
  nr02d2 U375 ( .A1(la_oenb_mprj[88]), .A2(n171), .ZN(la_data_in_core[88]) );
  inv0d1 U376 ( .I(la_data_out_mprj[88]), .ZN(n171) );
  nr02d2 U377 ( .A1(la_oenb_mprj[87]), .A2(n172), .ZN(la_data_in_core[87]) );
  inv0d1 U378 ( .I(la_data_out_mprj[87]), .ZN(n172) );
  nr02d2 U379 ( .A1(la_oenb_mprj[86]), .A2(n173), .ZN(la_data_in_core[86]) );
  inv0d1 U380 ( .I(la_data_out_mprj[86]), .ZN(n173) );
  nr02d2 U381 ( .A1(la_oenb_mprj[85]), .A2(n174), .ZN(la_data_in_core[85]) );
  inv0d1 U382 ( .I(la_data_out_mprj[85]), .ZN(n174) );
  nr02d2 U383 ( .A1(la_oenb_mprj[84]), .A2(n175), .ZN(la_data_in_core[84]) );
  inv0d1 U384 ( .I(la_data_out_mprj[84]), .ZN(n175) );
  nr02d2 U385 ( .A1(la_oenb_mprj[83]), .A2(n176), .ZN(la_data_in_core[83]) );
  inv0d1 U386 ( .I(la_data_out_mprj[83]), .ZN(n176) );
  nr02d2 U387 ( .A1(la_oenb_mprj[82]), .A2(n177), .ZN(la_data_in_core[82]) );
  inv0d1 U388 ( .I(la_data_out_mprj[82]), .ZN(n177) );
  nr02d2 U389 ( .A1(la_oenb_mprj[81]), .A2(n178), .ZN(la_data_in_core[81]) );
  inv0d1 U390 ( .I(la_data_out_mprj[81]), .ZN(n178) );
  nr02d2 U391 ( .A1(la_oenb_mprj[80]), .A2(n179), .ZN(la_data_in_core[80]) );
  inv0d1 U392 ( .I(la_data_out_mprj[80]), .ZN(n179) );
  nr02d2 U393 ( .A1(la_oenb_mprj[79]), .A2(n180), .ZN(la_data_in_core[79]) );
  inv0d1 U394 ( .I(la_data_out_mprj[79]), .ZN(n180) );
  nr02d2 U395 ( .A1(la_oenb_mprj[78]), .A2(n181), .ZN(la_data_in_core[78]) );
  inv0d1 U396 ( .I(la_data_out_mprj[78]), .ZN(n181) );
  nr02d2 U397 ( .A1(la_oenb_mprj[77]), .A2(n182), .ZN(la_data_in_core[77]) );
  inv0d1 U398 ( .I(la_data_out_mprj[77]), .ZN(n182) );
  nr02d2 U399 ( .A1(la_oenb_mprj[76]), .A2(n183), .ZN(la_data_in_core[76]) );
  inv0d1 U400 ( .I(la_data_out_mprj[76]), .ZN(n183) );
  nr02d2 U401 ( .A1(la_oenb_mprj[75]), .A2(n184), .ZN(la_data_in_core[75]) );
  inv0d1 U402 ( .I(la_data_out_mprj[75]), .ZN(n184) );
  nr02d2 U403 ( .A1(la_oenb_mprj[74]), .A2(n185), .ZN(la_data_in_core[74]) );
  inv0d1 U404 ( .I(la_data_out_mprj[74]), .ZN(n185) );
  nr02d2 U405 ( .A1(la_oenb_mprj[73]), .A2(n186), .ZN(la_data_in_core[73]) );
  inv0d1 U406 ( .I(la_data_out_mprj[73]), .ZN(n186) );
  nr02d2 U407 ( .A1(la_oenb_mprj[72]), .A2(n187), .ZN(la_data_in_core[72]) );
  inv0d1 U408 ( .I(la_data_out_mprj[72]), .ZN(n187) );
  nr02d2 U409 ( .A1(la_oenb_mprj[71]), .A2(n188), .ZN(la_data_in_core[71]) );
  inv0d1 U410 ( .I(la_data_out_mprj[71]), .ZN(n188) );
  nr02d2 U411 ( .A1(la_oenb_mprj[70]), .A2(n189), .ZN(la_data_in_core[70]) );
  inv0d1 U412 ( .I(la_data_out_mprj[70]), .ZN(n189) );
  nr02d2 U413 ( .A1(la_oenb_mprj[69]), .A2(n190), .ZN(la_data_in_core[69]) );
  inv0d1 U414 ( .I(la_data_out_mprj[69]), .ZN(n190) );
  nr02d2 U415 ( .A1(la_oenb_mprj[68]), .A2(n191), .ZN(la_data_in_core[68]) );
  inv0d1 U416 ( .I(la_data_out_mprj[68]), .ZN(n191) );
  nr02d2 U417 ( .A1(la_oenb_mprj[67]), .A2(n192), .ZN(la_data_in_core[67]) );
  inv0d1 U418 ( .I(la_data_out_mprj[67]), .ZN(n192) );
  nr02d2 U419 ( .A1(la_oenb_mprj[66]), .A2(n193), .ZN(la_data_in_core[66]) );
  inv0d1 U420 ( .I(la_data_out_mprj[66]), .ZN(n193) );
  nr02d2 U421 ( .A1(la_oenb_mprj[65]), .A2(n194), .ZN(la_data_in_core[65]) );
  inv0d1 U422 ( .I(la_data_out_mprj[65]), .ZN(n194) );
  nr02d2 U423 ( .A1(la_oenb_mprj[64]), .A2(n195), .ZN(la_data_in_core[64]) );
  inv0d1 U424 ( .I(la_data_out_mprj[64]), .ZN(n195) );
  nr02d2 U425 ( .A1(la_oenb_mprj[63]), .A2(n196), .ZN(la_data_in_core[63]) );
  inv0d1 U426 ( .I(la_data_out_mprj[63]), .ZN(n196) );
  nr02d2 U427 ( .A1(la_oenb_mprj[62]), .A2(n197), .ZN(la_data_in_core[62]) );
  inv0d1 U428 ( .I(la_data_out_mprj[62]), .ZN(n197) );
  nr02d2 U429 ( .A1(la_oenb_mprj[61]), .A2(n198), .ZN(la_data_in_core[61]) );
  inv0d1 U430 ( .I(la_data_out_mprj[61]), .ZN(n198) );
  nr02d2 U431 ( .A1(la_oenb_mprj[60]), .A2(n199), .ZN(la_data_in_core[60]) );
  inv0d1 U432 ( .I(la_data_out_mprj[60]), .ZN(n199) );
  nr02d2 U433 ( .A1(la_oenb_mprj[59]), .A2(n200), .ZN(la_data_in_core[59]) );
  inv0d1 U434 ( .I(la_data_out_mprj[59]), .ZN(n200) );
  nr02d2 U435 ( .A1(la_oenb_mprj[58]), .A2(n201), .ZN(la_data_in_core[58]) );
  inv0d1 U436 ( .I(la_data_out_mprj[58]), .ZN(n201) );
  nr02d2 U437 ( .A1(la_oenb_mprj[57]), .A2(n202), .ZN(la_data_in_core[57]) );
  inv0d1 U438 ( .I(la_data_out_mprj[57]), .ZN(n202) );
  nr02d2 U439 ( .A1(la_oenb_mprj[56]), .A2(n203), .ZN(la_data_in_core[56]) );
  inv0d1 U440 ( .I(la_data_out_mprj[56]), .ZN(n203) );
  nr02d2 U441 ( .A1(la_oenb_mprj[55]), .A2(n204), .ZN(la_data_in_core[55]) );
  inv0d1 U442 ( .I(la_data_out_mprj[55]), .ZN(n204) );
  nr02d2 U443 ( .A1(la_oenb_mprj[54]), .A2(n205), .ZN(la_data_in_core[54]) );
  inv0d1 U444 ( .I(la_data_out_mprj[54]), .ZN(n205) );
  nr02d2 U445 ( .A1(la_oenb_mprj[53]), .A2(n206), .ZN(la_data_in_core[53]) );
  inv0d1 U446 ( .I(la_data_out_mprj[53]), .ZN(n206) );
  nr02d2 U447 ( .A1(la_oenb_mprj[52]), .A2(n207), .ZN(la_data_in_core[52]) );
  inv0d1 U448 ( .I(la_data_out_mprj[52]), .ZN(n207) );
  nr02d2 U449 ( .A1(la_oenb_mprj[51]), .A2(n208), .ZN(la_data_in_core[51]) );
  inv0d1 U450 ( .I(la_data_out_mprj[51]), .ZN(n208) );
  nr02d2 U451 ( .A1(la_oenb_mprj[50]), .A2(n209), .ZN(la_data_in_core[50]) );
  inv0d1 U452 ( .I(la_data_out_mprj[50]), .ZN(n209) );
  nr02d2 U453 ( .A1(la_oenb_mprj[49]), .A2(n210), .ZN(la_data_in_core[49]) );
  inv0d1 U454 ( .I(la_data_out_mprj[49]), .ZN(n210) );
  nr02d2 U455 ( .A1(la_oenb_mprj[48]), .A2(n211), .ZN(la_data_in_core[48]) );
  inv0d1 U456 ( .I(la_data_out_mprj[48]), .ZN(n211) );
  nr02d2 U457 ( .A1(la_oenb_mprj[47]), .A2(n212), .ZN(la_data_in_core[47]) );
  inv0d1 U458 ( .I(la_data_out_mprj[47]), .ZN(n212) );
  nr02d2 U459 ( .A1(la_oenb_mprj[46]), .A2(n213), .ZN(la_data_in_core[46]) );
  inv0d1 U460 ( .I(la_data_out_mprj[46]), .ZN(n213) );
  nr02d2 U461 ( .A1(la_oenb_mprj[45]), .A2(n214), .ZN(la_data_in_core[45]) );
  inv0d1 U462 ( .I(la_data_out_mprj[45]), .ZN(n214) );
  nr02d2 U463 ( .A1(la_oenb_mprj[44]), .A2(n215), .ZN(la_data_in_core[44]) );
  inv0d1 U464 ( .I(la_data_out_mprj[44]), .ZN(n215) );
  nr02d2 U465 ( .A1(la_oenb_mprj[43]), .A2(n216), .ZN(la_data_in_core[43]) );
  inv0d1 U466 ( .I(la_data_out_mprj[43]), .ZN(n216) );
  nr02d2 U467 ( .A1(la_oenb_mprj[42]), .A2(n217), .ZN(la_data_in_core[42]) );
  inv0d1 U468 ( .I(la_data_out_mprj[42]), .ZN(n217) );
  nr02d2 U469 ( .A1(la_oenb_mprj[41]), .A2(n218), .ZN(la_data_in_core[41]) );
  inv0d1 U470 ( .I(la_data_out_mprj[41]), .ZN(n218) );
  nr02d2 U471 ( .A1(la_oenb_mprj[40]), .A2(n219), .ZN(la_data_in_core[40]) );
  inv0d1 U472 ( .I(la_data_out_mprj[40]), .ZN(n219) );
  nr02d2 U473 ( .A1(la_oenb_mprj[39]), .A2(n220), .ZN(la_data_in_core[39]) );
  inv0d1 U474 ( .I(la_data_out_mprj[39]), .ZN(n220) );
  nr02d2 U475 ( .A1(la_oenb_mprj[38]), .A2(n221), .ZN(la_data_in_core[38]) );
  inv0d1 U476 ( .I(la_data_out_mprj[38]), .ZN(n221) );
  nr02d2 U477 ( .A1(la_oenb_mprj[37]), .A2(n222), .ZN(la_data_in_core[37]) );
  inv0d1 U478 ( .I(la_data_out_mprj[37]), .ZN(n222) );
  nr02d2 U479 ( .A1(la_oenb_mprj[36]), .A2(n223), .ZN(la_data_in_core[36]) );
  inv0d1 U480 ( .I(la_data_out_mprj[36]), .ZN(n223) );
  nr02d2 U481 ( .A1(la_oenb_mprj[35]), .A2(n224), .ZN(la_data_in_core[35]) );
  inv0d1 U482 ( .I(la_data_out_mprj[35]), .ZN(n224) );
  nr02d2 U483 ( .A1(la_oenb_mprj[34]), .A2(n225), .ZN(la_data_in_core[34]) );
  inv0d1 U484 ( .I(la_data_out_mprj[34]), .ZN(n225) );
  nr02d2 U485 ( .A1(la_oenb_mprj[33]), .A2(n226), .ZN(la_data_in_core[33]) );
  inv0d1 U486 ( .I(la_data_out_mprj[33]), .ZN(n226) );
  nr02d2 U487 ( .A1(la_oenb_mprj[32]), .A2(n227), .ZN(la_data_in_core[32]) );
  inv0d1 U488 ( .I(la_data_out_mprj[32]), .ZN(n227) );
  nr02d2 U489 ( .A1(la_oenb_mprj[31]), .A2(n228), .ZN(la_data_in_core[31]) );
  inv0d1 U490 ( .I(la_data_out_mprj[31]), .ZN(n228) );
  nr02d2 U491 ( .A1(la_oenb_mprj[30]), .A2(n229), .ZN(la_data_in_core[30]) );
  inv0d1 U492 ( .I(la_data_out_mprj[30]), .ZN(n229) );
  nr02d2 U493 ( .A1(la_oenb_mprj[29]), .A2(n230), .ZN(la_data_in_core[29]) );
  inv0d1 U494 ( .I(la_data_out_mprj[29]), .ZN(n230) );
  nr02d2 U495 ( .A1(la_oenb_mprj[28]), .A2(n231), .ZN(la_data_in_core[28]) );
  inv0d1 U496 ( .I(la_data_out_mprj[28]), .ZN(n231) );
  nr02d2 U497 ( .A1(la_oenb_mprj[27]), .A2(n232), .ZN(la_data_in_core[27]) );
  inv0d1 U498 ( .I(la_data_out_mprj[27]), .ZN(n232) );
  nr02d2 U499 ( .A1(la_oenb_mprj[26]), .A2(n233), .ZN(la_data_in_core[26]) );
  inv0d1 U500 ( .I(la_data_out_mprj[26]), .ZN(n233) );
  nr02d2 U501 ( .A1(la_oenb_mprj[25]), .A2(n234), .ZN(la_data_in_core[25]) );
  inv0d1 U502 ( .I(la_data_out_mprj[25]), .ZN(n234) );
  nr02d2 U503 ( .A1(la_oenb_mprj[24]), .A2(n235), .ZN(la_data_in_core[24]) );
  inv0d1 U504 ( .I(la_data_out_mprj[24]), .ZN(n235) );
  nr02d2 U505 ( .A1(la_oenb_mprj[23]), .A2(n236), .ZN(la_data_in_core[23]) );
  inv0d1 U506 ( .I(la_data_out_mprj[23]), .ZN(n236) );
  nr02d2 U507 ( .A1(la_oenb_mprj[22]), .A2(n237), .ZN(la_data_in_core[22]) );
  inv0d1 U508 ( .I(la_data_out_mprj[22]), .ZN(n237) );
  nr02d2 U509 ( .A1(la_oenb_mprj[21]), .A2(n238), .ZN(la_data_in_core[21]) );
  inv0d1 U510 ( .I(la_data_out_mprj[21]), .ZN(n238) );
  nr02d2 U511 ( .A1(la_oenb_mprj[20]), .A2(n239), .ZN(la_data_in_core[20]) );
  inv0d1 U512 ( .I(la_data_out_mprj[20]), .ZN(n239) );
  nr02d2 U513 ( .A1(la_oenb_mprj[19]), .A2(n240), .ZN(la_data_in_core[19]) );
  inv0d1 U514 ( .I(la_data_out_mprj[19]), .ZN(n240) );
  nr02d2 U515 ( .A1(la_oenb_mprj[18]), .A2(n241), .ZN(la_data_in_core[18]) );
  inv0d1 U516 ( .I(la_data_out_mprj[18]), .ZN(n241) );
  nr02d2 U517 ( .A1(la_oenb_mprj[17]), .A2(n242), .ZN(la_data_in_core[17]) );
  inv0d1 U518 ( .I(la_data_out_mprj[17]), .ZN(n242) );
  nr02d2 U519 ( .A1(la_oenb_mprj[16]), .A2(n243), .ZN(la_data_in_core[16]) );
  inv0d1 U520 ( .I(la_data_out_mprj[16]), .ZN(n243) );
  nr02d2 U521 ( .A1(la_oenb_mprj[15]), .A2(n244), .ZN(la_data_in_core[15]) );
  inv0d1 U522 ( .I(la_data_out_mprj[15]), .ZN(n244) );
  nr02d2 U523 ( .A1(la_oenb_mprj[14]), .A2(n245), .ZN(la_data_in_core[14]) );
  inv0d1 U524 ( .I(la_data_out_mprj[14]), .ZN(n245) );
  nr02d2 U525 ( .A1(la_oenb_mprj[13]), .A2(n246), .ZN(la_data_in_core[13]) );
  inv0d1 U526 ( .I(la_data_out_mprj[13]), .ZN(n246) );
  nr02d2 U527 ( .A1(la_oenb_mprj[12]), .A2(n247), .ZN(la_data_in_core[12]) );
  inv0d1 U528 ( .I(la_data_out_mprj[12]), .ZN(n247) );
  nr02d2 U529 ( .A1(la_oenb_mprj[11]), .A2(n248), .ZN(la_data_in_core[11]) );
  inv0d1 U530 ( .I(la_data_out_mprj[11]), .ZN(n248) );
  nr02d2 U531 ( .A1(la_oenb_mprj[10]), .A2(n249), .ZN(la_data_in_core[10]) );
  inv0d1 U532 ( .I(la_data_out_mprj[10]), .ZN(n249) );
  nr02d2 U533 ( .A1(la_oenb_mprj[9]), .A2(n250), .ZN(la_data_in_core[9]) );
  inv0d1 U534 ( .I(la_data_out_mprj[9]), .ZN(n250) );
  nr02d2 U535 ( .A1(la_oenb_mprj[8]), .A2(n251), .ZN(la_data_in_core[8]) );
  inv0d1 U536 ( .I(la_data_out_mprj[8]), .ZN(n251) );
  nr02d2 U537 ( .A1(la_oenb_mprj[7]), .A2(n252), .ZN(la_data_in_core[7]) );
  inv0d1 U538 ( .I(la_data_out_mprj[7]), .ZN(n252) );
  nr02d2 U539 ( .A1(la_oenb_mprj[6]), .A2(n253), .ZN(la_data_in_core[6]) );
  inv0d1 U540 ( .I(la_data_out_mprj[6]), .ZN(n253) );
  nr02d2 U541 ( .A1(la_oenb_mprj[5]), .A2(n254), .ZN(la_data_in_core[5]) );
  inv0d1 U542 ( .I(la_data_out_mprj[5]), .ZN(n254) );
  nr02d2 U543 ( .A1(la_oenb_mprj[4]), .A2(n255), .ZN(la_data_in_core[4]) );
  inv0d1 U544 ( .I(la_data_out_mprj[4]), .ZN(n255) );
  nr02d2 U545 ( .A1(la_oenb_mprj[3]), .A2(n256), .ZN(la_data_in_core[3]) );
  inv0d1 U546 ( .I(la_data_out_mprj[3]), .ZN(n256) );
  nr02d2 U547 ( .A1(la_oenb_mprj[2]), .A2(n257), .ZN(la_data_in_core[2]) );
  inv0d1 U548 ( .I(la_data_out_mprj[2]), .ZN(n257) );
  nr02d2 U549 ( .A1(la_oenb_mprj[1]), .A2(n258), .ZN(la_data_in_core[1]) );
  inv0d1 U550 ( .I(la_data_out_mprj[1]), .ZN(n258) );
  nr02d2 U551 ( .A1(la_oenb_mprj[0]), .A2(n259), .ZN(la_data_in_core[0]) );
  inv0d1 U552 ( .I(la_data_out_mprj[0]), .ZN(n259) );
endmodule


module debug_regs ( wb_clk_i, wb_rst_i, wbs_stb_i, wbs_cyc_i, wbs_we_i, 
        wbs_sel_i, wbs_dat_i, wbs_adr_i, wbs_ack_o, wbs_dat_o );
  input [3:0] wbs_sel_i;
  input [31:0] wbs_dat_i;
  input [31:0] wbs_adr_i;
  output [31:0] wbs_dat_o;
  input wb_clk_i, wb_rst_i, wbs_stb_i, wbs_cyc_i, wbs_we_i;
  output wbs_ack_o;
  wire   N133, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14,
         n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28,
         n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42,
         n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56,
         n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70,
         n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84,
         n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98,
         n99, n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
         n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121,
         n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,
         n133, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143,
         n144, n145, n146, n147, n148, n149, n150, n151, n152, n153, n154,
         n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165,
         n166, n167, n168, n169, n170, n171, n172, n173, n174, n175, n176,
         n177, n178, n179, n180, n181, n182, n183, n184, n185, n186, n187,
         n188, n189, n190, n191, n192, n193, n194, n195, n196, n197, n198,
         n199, n200, n201, n202, n203, n204, n205, n206, n207, n208, n209,
         n210, n211, n212, n213, n214, n215, n216, n217, n218, n219, n220,
         n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231,
         n232, n233, n234, n235, n236, n237, n238, n239, n240, n241, n242,
         n243, n244, n245, n246, n247, n248, n249, n250, n251, n252, n253,
         n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264,
         n265, n266, n267, n268, n269, n270, n271, n272, n273, n274, n275,
         n276, n277, n278, n279, n280, n281, n282, n283, n284, n285, n286,
         n287, n288, n289, n290, n291, n292, n293;
  tri   wb_clk_i;

  dfcrq1 wbs_ack_o_reg ( .D(N133), .CP(n288), .CDN(n33), .Q(wbs_ack_o) );
  dfcrn1 \debug_reg_1_reg[30]  ( .D(n256), .CP(n288), .CDN(n33), .QN(n40) );
  dfcrn1 \debug_reg_1_reg[29]  ( .D(n257), .CP(n289), .CDN(n33), .QN(n43) );
  dfcrn1 \debug_reg_1_reg[28]  ( .D(n258), .CP(n288), .CDN(n33), .QN(n46) );
  dfcrn1 \debug_reg_1_reg[27]  ( .D(n259), .CP(n288), .CDN(n33), .QN(n49) );
  dfcrn1 \debug_reg_1_reg[26]  ( .D(n260), .CP(n288), .CDN(n33), .QN(n52) );
  dfcrn1 \debug_reg_1_reg[25]  ( .D(n261), .CP(n288), .CDN(n33), .QN(n55) );
  dfcrn1 \debug_reg_1_reg[24]  ( .D(n262), .CP(n288), .CDN(n33), .QN(n58) );
  dfcrn1 \debug_reg_1_reg[31]  ( .D(n263), .CP(n290), .CDN(n33), .QN(n35) );
  dfcrn1 \debug_reg_1_reg[22]  ( .D(n264), .CP(n288), .CDN(n33), .QN(n64) );
  dfcrn1 \debug_reg_1_reg[21]  ( .D(n265), .CP(n288), .CDN(n33), .QN(n67) );
  dfcrn1 \debug_reg_1_reg[20]  ( .D(n266), .CP(n288), .CDN(n33), .QN(n70) );
  dfcrn1 \debug_reg_1_reg[19]  ( .D(n267), .CP(n288), .CDN(n33), .QN(n73) );
  dfcrn1 \debug_reg_1_reg[18]  ( .D(n268), .CP(n288), .CDN(n33), .QN(n76) );
  dfcrn1 \debug_reg_1_reg[17]  ( .D(n269), .CP(n288), .CDN(n33), .QN(n79) );
  dfcrn1 \debug_reg_1_reg[16]  ( .D(n270), .CP(n290), .CDN(n33), .QN(n82) );
  dfcrn1 \debug_reg_1_reg[23]  ( .D(n271), .CP(n288), .CDN(n33), .QN(n61) );
  dfcrn1 \debug_reg_1_reg[14]  ( .D(n272), .CP(n290), .CDN(n33), .QN(n88) );
  dfcrn1 \debug_reg_1_reg[13]  ( .D(n273), .CP(n288), .CDN(n33), .QN(n91) );
  dfcrn1 \debug_reg_1_reg[12]  ( .D(n274), .CP(n288), .CDN(n33), .QN(n94) );
  dfcrn1 \debug_reg_1_reg[11]  ( .D(n275), .CP(n290), .CDN(n33), .QN(n97) );
  dfcrn1 \debug_reg_1_reg[10]  ( .D(n276), .CP(n288), .CDN(n33), .QN(n100) );
  dfcrn1 \debug_reg_1_reg[9]  ( .D(n277), .CP(n290), .CDN(n33), .QN(n103) );
  dfcrn1 \debug_reg_1_reg[8]  ( .D(n278), .CP(n290), .CDN(n33), .QN(n106) );
  dfcrn1 \debug_reg_1_reg[15]  ( .D(n279), .CP(n290), .CDN(n33), .QN(n85) );
  dfcrn1 \debug_reg_1_reg[6]  ( .D(n280), .CP(n288), .CDN(n33), .QN(n112) );
  dfcrn1 \debug_reg_1_reg[5]  ( .D(n281), .CP(n289), .CDN(n33), .QN(n115) );
  dfcrn1 \debug_reg_1_reg[4]  ( .D(n282), .CP(n290), .CDN(n33), .QN(n118) );
  dfcrn1 \debug_reg_1_reg[3]  ( .D(n283), .CP(n288), .CDN(n33), .QN(n121) );
  dfcrn1 \debug_reg_1_reg[2]  ( .D(n284), .CP(n288), .CDN(n33), .QN(n124) );
  dfcrn1 \debug_reg_1_reg[1]  ( .D(n285), .CP(n289), .CDN(n33), .QN(n127) );
  dfcrn1 \debug_reg_1_reg[0]  ( .D(n286), .CP(n290), .CDN(n33), .QN(n130) );
  dfcrn1 \debug_reg_1_reg[7]  ( .D(n287), .CP(n290), .CDN(n33), .QN(n109) );
  dfcrn1 \debug_reg_2_reg[31]  ( .D(n248), .CP(n288), .CDN(n33), .QN(n37) );
  dfcrn1 \wbs_dat_o_reg[31]  ( .D(n192), .CP(n289), .CDN(n33), .QN(n32) );
  dfcrn1 \debug_reg_2_reg[30]  ( .D(n249), .CP(n289), .CDN(n33), .QN(n41) );
  dfcrn1 \wbs_dat_o_reg[30]  ( .D(n193), .CP(n290), .CDN(n33), .QN(n31) );
  dfcrn1 \debug_reg_2_reg[29]  ( .D(n250), .CP(n290), .CDN(n33), .QN(n44) );
  dfcrn1 \wbs_dat_o_reg[29]  ( .D(n194), .CP(n288), .CDN(n33), .QN(n30) );
  dfcrn1 \debug_reg_2_reg[28]  ( .D(n251), .CP(n290), .CDN(n33), .QN(n47) );
  dfcrn1 \wbs_dat_o_reg[28]  ( .D(n195), .CP(n289), .CDN(n33), .QN(n29) );
  dfcrn1 \debug_reg_2_reg[27]  ( .D(n252), .CP(n290), .CDN(n33), .QN(n50) );
  dfcrn1 \wbs_dat_o_reg[27]  ( .D(n196), .CP(n289), .CDN(n33), .QN(n28) );
  dfcrn1 \debug_reg_2_reg[26]  ( .D(n253), .CP(n290), .CDN(n33), .QN(n53) );
  dfcrn1 \wbs_dat_o_reg[26]  ( .D(n197), .CP(n289), .CDN(n33), .QN(n27) );
  dfcrn1 \debug_reg_2_reg[25]  ( .D(n254), .CP(n290), .CDN(n33), .QN(n56) );
  dfcrn1 \wbs_dat_o_reg[25]  ( .D(n198), .CP(n289), .CDN(n33), .QN(n26) );
  dfcrn1 \debug_reg_2_reg[24]  ( .D(n255), .CP(n290), .CDN(n33), .QN(n59) );
  dfcrn1 \wbs_dat_o_reg[24]  ( .D(n199), .CP(n289), .CDN(n33), .QN(n25) );
  dfcrn1 \debug_reg_2_reg[23]  ( .D(n240), .CP(n290), .CDN(n33), .QN(n62) );
  dfcrn1 \wbs_dat_o_reg[23]  ( .D(n200), .CP(n289), .CDN(n33), .QN(n24) );
  dfcrn1 \debug_reg_2_reg[22]  ( .D(n241), .CP(n290), .CDN(n33), .QN(n65) );
  dfcrn1 \wbs_dat_o_reg[22]  ( .D(n201), .CP(n289), .CDN(n33), .QN(n23) );
  dfcrn1 \debug_reg_2_reg[21]  ( .D(n242), .CP(n290), .CDN(n33), .QN(n68) );
  dfcrn1 \wbs_dat_o_reg[21]  ( .D(n202), .CP(n289), .CDN(n33), .QN(n22) );
  dfcrn1 \debug_reg_2_reg[20]  ( .D(n243), .CP(n290), .CDN(n33), .QN(n71) );
  dfcrn1 \wbs_dat_o_reg[20]  ( .D(n203), .CP(n289), .CDN(n33), .QN(n21) );
  dfcrn1 \debug_reg_2_reg[19]  ( .D(n244), .CP(n290), .CDN(n33), .QN(n74) );
  dfcrn1 \wbs_dat_o_reg[19]  ( .D(n204), .CP(n289), .CDN(n33), .QN(n20) );
  dfcrn1 \debug_reg_2_reg[18]  ( .D(n245), .CP(n290), .CDN(n33), .QN(n77) );
  dfcrn1 \wbs_dat_o_reg[18]  ( .D(n205), .CP(n289), .CDN(n33), .QN(n19) );
  dfcrn1 \debug_reg_2_reg[17]  ( .D(n246), .CP(n290), .CDN(n33), .QN(n80) );
  dfcrn1 \wbs_dat_o_reg[17]  ( .D(n206), .CP(n289), .CDN(n33), .QN(n18) );
  dfcrn1 \debug_reg_2_reg[16]  ( .D(n247), .CP(n289), .CDN(n33), .QN(n83) );
  dfcrn1 \wbs_dat_o_reg[16]  ( .D(n207), .CP(n288), .CDN(n33), .QN(n17) );
  dfcrn1 \debug_reg_2_reg[15]  ( .D(n232), .CP(n289), .CDN(n33), .QN(n86) );
  dfcrn1 \wbs_dat_o_reg[15]  ( .D(n208), .CP(n288), .CDN(n33), .QN(n16) );
  dfcrn1 \debug_reg_2_reg[14]  ( .D(n233), .CP(n289), .CDN(n33), .QN(n89) );
  dfcrn1 \wbs_dat_o_reg[14]  ( .D(n209), .CP(n288), .CDN(n33), .QN(n15) );
  dfcrn1 \debug_reg_2_reg[13]  ( .D(n234), .CP(n290), .CDN(n33), .QN(n92) );
  dfcrn1 \wbs_dat_o_reg[13]  ( .D(n210), .CP(n289), .CDN(n33), .QN(n14) );
  dfcrn1 \debug_reg_2_reg[12]  ( .D(n235), .CP(n290), .CDN(n33), .QN(n95) );
  dfcrn1 \wbs_dat_o_reg[12]  ( .D(n211), .CP(n289), .CDN(n33), .QN(n13) );
  dfcrn1 \debug_reg_2_reg[11]  ( .D(n236), .CP(n289), .CDN(n33), .QN(n98) );
  dfcrn1 \wbs_dat_o_reg[11]  ( .D(n212), .CP(n288), .CDN(n33), .QN(n12) );
  dfcrn1 \debug_reg_2_reg[10]  ( .D(n237), .CP(n290), .CDN(n33), .QN(n101) );
  dfcrn1 \wbs_dat_o_reg[10]  ( .D(n213), .CP(n289), .CDN(n33), .QN(n11) );
  dfcrn1 \debug_reg_2_reg[9]  ( .D(n238), .CP(n289), .CDN(n33), .QN(n104) );
  dfcrn1 \wbs_dat_o_reg[9]  ( .D(n214), .CP(n288), .CDN(n33), .QN(n10) );
  dfcrn1 \debug_reg_2_reg[8]  ( .D(n239), .CP(n289), .CDN(n33), .QN(n107) );
  dfcrn1 \wbs_dat_o_reg[8]  ( .D(n215), .CP(n288), .CDN(n33), .QN(n9) );
  dfcrn1 \debug_reg_2_reg[7]  ( .D(n224), .CP(n289), .CDN(n33), .QN(n110) );
  dfcrn1 \wbs_dat_o_reg[7]  ( .D(n216), .CP(n288), .CDN(n33), .QN(n8) );
  dfcrn1 \debug_reg_2_reg[6]  ( .D(n225), .CP(n290), .CDN(n33), .QN(n113) );
  dfcrn1 \wbs_dat_o_reg[6]  ( .D(n217), .CP(n289), .CDN(n33), .QN(n7) );
  dfcrn1 \debug_reg_2_reg[5]  ( .D(n226), .CP(n288), .CDN(n33), .QN(n116) );
  dfcrn1 \wbs_dat_o_reg[5]  ( .D(n218), .CP(n290), .CDN(n33), .QN(n6) );
  dfcrn1 \debug_reg_2_reg[4]  ( .D(n227), .CP(n288), .CDN(n33), .QN(n119) );
  dfcrn1 \wbs_dat_o_reg[4]  ( .D(n219), .CP(n288), .CDN(n33), .QN(n5) );
  dfcrn1 \debug_reg_2_reg[3]  ( .D(n228), .CP(n290), .CDN(n33), .QN(n122) );
  dfcrn1 \wbs_dat_o_reg[3]  ( .D(n220), .CP(n289), .CDN(n33), .QN(n4) );
  dfcrn1 \debug_reg_2_reg[2]  ( .D(n229), .CP(n289), .CDN(n33), .QN(n125) );
  dfcrn1 \wbs_dat_o_reg[2]  ( .D(n221), .CP(n289), .CDN(n33), .QN(n3) );
  dfcrn1 \debug_reg_2_reg[1]  ( .D(n230), .CP(n290), .CDN(n33), .QN(n128) );
  dfcrn1 \wbs_dat_o_reg[1]  ( .D(n222), .CP(n290), .CDN(n33), .QN(n2) );
  dfcrn1 \debug_reg_2_reg[0]  ( .D(n231), .CP(n289), .CDN(n33), .QN(n131) );
  dfcrn1 \wbs_dat_o_reg[0]  ( .D(n223), .CP(n288), .CDN(n33), .QN(n1) );
  inv0d0 U3 ( .I(n1), .ZN(wbs_dat_o[0]) );
  inv0d0 U4 ( .I(n2), .ZN(wbs_dat_o[1]) );
  inv0d0 U5 ( .I(n3), .ZN(wbs_dat_o[2]) );
  inv0d0 U6 ( .I(n4), .ZN(wbs_dat_o[3]) );
  inv0d0 U7 ( .I(n5), .ZN(wbs_dat_o[4]) );
  inv0d0 U8 ( .I(n6), .ZN(wbs_dat_o[5]) );
  inv0d0 U9 ( .I(n7), .ZN(wbs_dat_o[6]) );
  inv0d0 U10 ( .I(n8), .ZN(wbs_dat_o[7]) );
  inv0d0 U11 ( .I(n9), .ZN(wbs_dat_o[8]) );
  inv0d0 U12 ( .I(n10), .ZN(wbs_dat_o[9]) );
  inv0d0 U13 ( .I(n11), .ZN(wbs_dat_o[10]) );
  inv0d0 U14 ( .I(n12), .ZN(wbs_dat_o[11]) );
  inv0d0 U15 ( .I(n13), .ZN(wbs_dat_o[12]) );
  inv0d0 U16 ( .I(n14), .ZN(wbs_dat_o[13]) );
  inv0d0 U17 ( .I(n15), .ZN(wbs_dat_o[14]) );
  inv0d0 U18 ( .I(n16), .ZN(wbs_dat_o[15]) );
  inv0d0 U19 ( .I(n17), .ZN(wbs_dat_o[16]) );
  inv0d0 U20 ( .I(n18), .ZN(wbs_dat_o[17]) );
  inv0d0 U21 ( .I(n19), .ZN(wbs_dat_o[18]) );
  inv0d0 U22 ( .I(n20), .ZN(wbs_dat_o[19]) );
  inv0d0 U23 ( .I(n21), .ZN(wbs_dat_o[20]) );
  inv0d0 U24 ( .I(n22), .ZN(wbs_dat_o[21]) );
  inv0d0 U25 ( .I(n23), .ZN(wbs_dat_o[22]) );
  inv0d0 U26 ( .I(n24), .ZN(wbs_dat_o[23]) );
  inv0d0 U27 ( .I(n25), .ZN(wbs_dat_o[24]) );
  inv0d0 U28 ( .I(n26), .ZN(wbs_dat_o[25]) );
  inv0d0 U29 ( .I(n27), .ZN(wbs_dat_o[26]) );
  inv0d0 U30 ( .I(n28), .ZN(wbs_dat_o[27]) );
  inv0d0 U31 ( .I(n29), .ZN(wbs_dat_o[28]) );
  inv0d0 U32 ( .I(n30), .ZN(wbs_dat_o[29]) );
  inv0d0 U33 ( .I(n31), .ZN(wbs_dat_o[30]) );
  inv0d0 U34 ( .I(n32), .ZN(wbs_dat_o[31]) );
  oai222d1 U36 ( .A1(n34), .A2(n35), .B1(n36), .B2(n37), .C1(n293), .C2(n39), 
        .ZN(n192) );
  inv0d0 U37 ( .I(wbs_dat_o[31]), .ZN(n39) );
  oai222d1 U38 ( .A1(n34), .A2(n40), .B1(n36), .B2(n41), .C1(n293), .C2(n42), 
        .ZN(n193) );
  inv0d0 U39 ( .I(wbs_dat_o[30]), .ZN(n42) );
  oai222d1 U40 ( .A1(n34), .A2(n43), .B1(n36), .B2(n44), .C1(n293), .C2(n45), 
        .ZN(n194) );
  inv0d0 U41 ( .I(wbs_dat_o[29]), .ZN(n45) );
  oai222d1 U42 ( .A1(n34), .A2(n46), .B1(n36), .B2(n47), .C1(n293), .C2(n48), 
        .ZN(n195) );
  inv0d0 U43 ( .I(wbs_dat_o[28]), .ZN(n48) );
  oai222d1 U44 ( .A1(n34), .A2(n49), .B1(n36), .B2(n50), .C1(n293), .C2(n51), 
        .ZN(n196) );
  inv0d0 U45 ( .I(wbs_dat_o[27]), .ZN(n51) );
  oai222d1 U46 ( .A1(n34), .A2(n52), .B1(n36), .B2(n53), .C1(n293), .C2(n54), 
        .ZN(n197) );
  inv0d0 U47 ( .I(wbs_dat_o[26]), .ZN(n54) );
  oai222d1 U48 ( .A1(n34), .A2(n55), .B1(n36), .B2(n56), .C1(n293), .C2(n57), 
        .ZN(n198) );
  inv0d0 U49 ( .I(wbs_dat_o[25]), .ZN(n57) );
  oai222d1 U50 ( .A1(n34), .A2(n58), .B1(n36), .B2(n59), .C1(n293), .C2(n60), 
        .ZN(n199) );
  inv0d0 U51 ( .I(wbs_dat_o[24]), .ZN(n60) );
  oai222d1 U52 ( .A1(n34), .A2(n61), .B1(n36), .B2(n62), .C1(n293), .C2(n63), 
        .ZN(n200) );
  inv0d0 U53 ( .I(wbs_dat_o[23]), .ZN(n63) );
  oai222d1 U54 ( .A1(n34), .A2(n64), .B1(n36), .B2(n65), .C1(n293), .C2(n66), 
        .ZN(n201) );
  inv0d0 U55 ( .I(wbs_dat_o[22]), .ZN(n66) );
  oai222d1 U56 ( .A1(n34), .A2(n67), .B1(n36), .B2(n68), .C1(n293), .C2(n69), 
        .ZN(n202) );
  inv0d0 U57 ( .I(wbs_dat_o[21]), .ZN(n69) );
  oai222d1 U58 ( .A1(n34), .A2(n70), .B1(n36), .B2(n71), .C1(n293), .C2(n72), 
        .ZN(n203) );
  inv0d0 U59 ( .I(wbs_dat_o[20]), .ZN(n72) );
  oai222d1 U60 ( .A1(n34), .A2(n73), .B1(n36), .B2(n74), .C1(n293), .C2(n75), 
        .ZN(n204) );
  inv0d0 U61 ( .I(wbs_dat_o[19]), .ZN(n75) );
  oai222d1 U62 ( .A1(n34), .A2(n76), .B1(n36), .B2(n77), .C1(n293), .C2(n78), 
        .ZN(n205) );
  inv0d0 U63 ( .I(wbs_dat_o[18]), .ZN(n78) );
  oai222d1 U64 ( .A1(n34), .A2(n79), .B1(n36), .B2(n80), .C1(n293), .C2(n81), 
        .ZN(n206) );
  inv0d0 U65 ( .I(wbs_dat_o[17]), .ZN(n81) );
  oai222d1 U66 ( .A1(n34), .A2(n82), .B1(n36), .B2(n83), .C1(n292), .C2(n84), 
        .ZN(n207) );
  inv0d0 U67 ( .I(wbs_dat_o[16]), .ZN(n84) );
  oai222d1 U68 ( .A1(n34), .A2(n85), .B1(n36), .B2(n86), .C1(n292), .C2(n87), 
        .ZN(n208) );
  inv0d0 U69 ( .I(wbs_dat_o[15]), .ZN(n87) );
  oai222d1 U70 ( .A1(n34), .A2(n88), .B1(n36), .B2(n89), .C1(n292), .C2(n90), 
        .ZN(n209) );
  inv0d0 U71 ( .I(wbs_dat_o[14]), .ZN(n90) );
  oai222d1 U72 ( .A1(n34), .A2(n91), .B1(n36), .B2(n92), .C1(n292), .C2(n93), 
        .ZN(n210) );
  inv0d0 U73 ( .I(wbs_dat_o[13]), .ZN(n93) );
  oai222d1 U74 ( .A1(n34), .A2(n94), .B1(n36), .B2(n95), .C1(n292), .C2(n96), 
        .ZN(n211) );
  inv0d0 U75 ( .I(wbs_dat_o[12]), .ZN(n96) );
  oai222d1 U76 ( .A1(n34), .A2(n97), .B1(n36), .B2(n98), .C1(n292), .C2(n99), 
        .ZN(n212) );
  inv0d0 U77 ( .I(wbs_dat_o[11]), .ZN(n99) );
  oai222d1 U78 ( .A1(n34), .A2(n100), .B1(n36), .B2(n101), .C1(n292), .C2(n102), .ZN(n213) );
  inv0d0 U79 ( .I(wbs_dat_o[10]), .ZN(n102) );
  oai222d1 U80 ( .A1(n34), .A2(n103), .B1(n36), .B2(n104), .C1(n292), .C2(n105), .ZN(n214) );
  inv0d0 U81 ( .I(wbs_dat_o[9]), .ZN(n105) );
  oai222d1 U82 ( .A1(n34), .A2(n106), .B1(n36), .B2(n107), .C1(n292), .C2(n108), .ZN(n215) );
  inv0d0 U83 ( .I(wbs_dat_o[8]), .ZN(n108) );
  oai222d1 U84 ( .A1(n34), .A2(n109), .B1(n36), .B2(n110), .C1(n292), .C2(n111), .ZN(n216) );
  inv0d0 U85 ( .I(wbs_dat_o[7]), .ZN(n111) );
  oai222d1 U86 ( .A1(n34), .A2(n112), .B1(n36), .B2(n113), .C1(n292), .C2(n114), .ZN(n217) );
  inv0d0 U87 ( .I(wbs_dat_o[6]), .ZN(n114) );
  oai222d1 U88 ( .A1(n34), .A2(n115), .B1(n36), .B2(n116), .C1(n292), .C2(n117), .ZN(n218) );
  inv0d0 U89 ( .I(wbs_dat_o[5]), .ZN(n117) );
  oai222d1 U90 ( .A1(n34), .A2(n118), .B1(n36), .B2(n119), .C1(n292), .C2(n120), .ZN(n219) );
  inv0d0 U91 ( .I(wbs_dat_o[4]), .ZN(n120) );
  oai222d1 U92 ( .A1(n34), .A2(n121), .B1(n36), .B2(n122), .C1(n292), .C2(n123), .ZN(n220) );
  inv0d0 U93 ( .I(wbs_dat_o[3]), .ZN(n123) );
  oai222d1 U94 ( .A1(n34), .A2(n124), .B1(n36), .B2(n125), .C1(n292), .C2(n126), .ZN(n221) );
  inv0d0 U95 ( .I(wbs_dat_o[2]), .ZN(n126) );
  oai222d1 U96 ( .A1(n34), .A2(n127), .B1(n36), .B2(n128), .C1(n292), .C2(n129), .ZN(n222) );
  inv0d0 U97 ( .I(wbs_dat_o[1]), .ZN(n129) );
  oai222d1 U98 ( .A1(n34), .A2(n130), .B1(n36), .B2(n131), .C1(n292), .C2(n132), .ZN(n223) );
  inv0d0 U99 ( .I(wbs_dat_o[0]), .ZN(n132) );
  inv0d0 U102 ( .I(n136), .ZN(n133) );
  oai22d1 U103 ( .A1(n137), .A2(n110), .B1(n138), .B2(n139), .ZN(n224) );
  oai22d1 U104 ( .A1(n137), .A2(n113), .B1(n138), .B2(n140), .ZN(n225) );
  oai22d1 U105 ( .A1(n137), .A2(n116), .B1(n138), .B2(n141), .ZN(n226) );
  oai22d1 U106 ( .A1(n137), .A2(n119), .B1(n138), .B2(n142), .ZN(n227) );
  oai22d1 U107 ( .A1(n137), .A2(n122), .B1(n138), .B2(n143), .ZN(n228) );
  oai22d1 U108 ( .A1(n137), .A2(n125), .B1(n138), .B2(n144), .ZN(n229) );
  oai22d1 U109 ( .A1(n137), .A2(n128), .B1(n138), .B2(n145), .ZN(n230) );
  oai22d1 U110 ( .A1(n137), .A2(n131), .B1(n138), .B2(n146), .ZN(n231) );
  inv0d0 U111 ( .I(n138), .ZN(n137) );
  nd03d0 U112 ( .A1(n147), .A2(n134), .A3(wbs_sel_i[0]), .ZN(n138) );
  oai22d1 U113 ( .A1(n148), .A2(n86), .B1(n149), .B2(n150), .ZN(n232) );
  oai22d1 U114 ( .A1(n148), .A2(n89), .B1(n149), .B2(n151), .ZN(n233) );
  oai22d1 U115 ( .A1(n148), .A2(n92), .B1(n149), .B2(n152), .ZN(n234) );
  oai22d1 U116 ( .A1(n148), .A2(n95), .B1(n149), .B2(n153), .ZN(n235) );
  oai22d1 U117 ( .A1(n148), .A2(n98), .B1(n149), .B2(n154), .ZN(n236) );
  oai22d1 U118 ( .A1(n148), .A2(n101), .B1(n149), .B2(n155), .ZN(n237) );
  oai22d1 U119 ( .A1(n148), .A2(n104), .B1(n149), .B2(n156), .ZN(n238) );
  oai22d1 U120 ( .A1(n148), .A2(n107), .B1(n149), .B2(n157), .ZN(n239) );
  inv0d0 U121 ( .I(n149), .ZN(n148) );
  nd03d0 U122 ( .A1(n147), .A2(n134), .A3(wbs_sel_i[1]), .ZN(n149) );
  oai22d1 U123 ( .A1(n158), .A2(n62), .B1(n159), .B2(n160), .ZN(n240) );
  oai22d1 U124 ( .A1(n158), .A2(n65), .B1(n159), .B2(n161), .ZN(n241) );
  oai22d1 U125 ( .A1(n158), .A2(n68), .B1(n159), .B2(n162), .ZN(n242) );
  oai22d1 U126 ( .A1(n158), .A2(n71), .B1(n159), .B2(n163), .ZN(n243) );
  oai22d1 U127 ( .A1(n158), .A2(n74), .B1(n159), .B2(n164), .ZN(n244) );
  oai22d1 U128 ( .A1(n158), .A2(n77), .B1(n159), .B2(n165), .ZN(n245) );
  oai22d1 U129 ( .A1(n158), .A2(n80), .B1(n159), .B2(n166), .ZN(n246) );
  oai22d1 U130 ( .A1(n158), .A2(n83), .B1(n159), .B2(n167), .ZN(n247) );
  inv0d0 U131 ( .I(n159), .ZN(n158) );
  nd03d0 U132 ( .A1(n147), .A2(n134), .A3(wbs_sel_i[2]), .ZN(n159) );
  oai22d1 U133 ( .A1(n168), .A2(n37), .B1(n169), .B2(n170), .ZN(n248) );
  oai22d1 U134 ( .A1(n168), .A2(n41), .B1(n169), .B2(n171), .ZN(n249) );
  oai22d1 U135 ( .A1(n168), .A2(n44), .B1(n169), .B2(n172), .ZN(n250) );
  oai22d1 U136 ( .A1(n168), .A2(n47), .B1(n169), .B2(n173), .ZN(n251) );
  oai22d1 U137 ( .A1(n168), .A2(n50), .B1(n169), .B2(n174), .ZN(n252) );
  oai22d1 U138 ( .A1(n168), .A2(n53), .B1(n169), .B2(n175), .ZN(n253) );
  oai22d1 U139 ( .A1(n168), .A2(n56), .B1(n169), .B2(n176), .ZN(n254) );
  oai22d1 U140 ( .A1(n168), .A2(n59), .B1(n169), .B2(n177), .ZN(n255) );
  inv0d0 U141 ( .I(n169), .ZN(n168) );
  nd03d0 U142 ( .A1(n147), .A2(n134), .A3(wbs_sel_i[3]), .ZN(n169) );
  inv0d0 U143 ( .I(n135), .ZN(n134) );
  oai22d1 U144 ( .A1(n178), .A2(n40), .B1(n171), .B2(n179), .ZN(n256) );
  inv0d0 U145 ( .I(wbs_dat_i[30]), .ZN(n171) );
  oai22d1 U146 ( .A1(n178), .A2(n43), .B1(n172), .B2(n179), .ZN(n257) );
  inv0d0 U147 ( .I(wbs_dat_i[29]), .ZN(n172) );
  oai22d1 U148 ( .A1(n178), .A2(n46), .B1(n173), .B2(n179), .ZN(n258) );
  inv0d0 U149 ( .I(wbs_dat_i[28]), .ZN(n173) );
  oai22d1 U150 ( .A1(n178), .A2(n49), .B1(n174), .B2(n179), .ZN(n259) );
  inv0d0 U151 ( .I(wbs_dat_i[27]), .ZN(n174) );
  oai22d1 U152 ( .A1(n178), .A2(n52), .B1(n175), .B2(n179), .ZN(n260) );
  inv0d0 U153 ( .I(wbs_dat_i[26]), .ZN(n175) );
  oai22d1 U154 ( .A1(n178), .A2(n55), .B1(n176), .B2(n179), .ZN(n261) );
  inv0d0 U155 ( .I(wbs_dat_i[25]), .ZN(n176) );
  oai22d1 U156 ( .A1(n178), .A2(n58), .B1(n177), .B2(n179), .ZN(n262) );
  inv0d0 U157 ( .I(wbs_dat_i[24]), .ZN(n177) );
  oai22d1 U158 ( .A1(n178), .A2(n35), .B1(n170), .B2(n179), .ZN(n263) );
  inv0d0 U159 ( .I(wbs_dat_i[31]), .ZN(n170) );
  inv0d0 U160 ( .I(n179), .ZN(n178) );
  nd03d0 U161 ( .A1(wbs_sel_i[3]), .A2(n147), .A3(n180), .ZN(n179) );
  oai22d1 U162 ( .A1(n181), .A2(n64), .B1(n161), .B2(n182), .ZN(n264) );
  inv0d0 U163 ( .I(wbs_dat_i[22]), .ZN(n161) );
  oai22d1 U164 ( .A1(n181), .A2(n67), .B1(n162), .B2(n182), .ZN(n265) );
  inv0d0 U165 ( .I(wbs_dat_i[21]), .ZN(n162) );
  oai22d1 U166 ( .A1(n181), .A2(n70), .B1(n163), .B2(n182), .ZN(n266) );
  inv0d0 U167 ( .I(wbs_dat_i[20]), .ZN(n163) );
  oai22d1 U168 ( .A1(n181), .A2(n73), .B1(n164), .B2(n182), .ZN(n267) );
  inv0d0 U169 ( .I(wbs_dat_i[19]), .ZN(n164) );
  oai22d1 U170 ( .A1(n181), .A2(n76), .B1(n165), .B2(n182), .ZN(n268) );
  inv0d0 U171 ( .I(wbs_dat_i[18]), .ZN(n165) );
  oai22d1 U172 ( .A1(n181), .A2(n79), .B1(n166), .B2(n182), .ZN(n269) );
  inv0d0 U173 ( .I(wbs_dat_i[17]), .ZN(n166) );
  oai22d1 U174 ( .A1(n181), .A2(n82), .B1(n167), .B2(n182), .ZN(n270) );
  inv0d0 U175 ( .I(wbs_dat_i[16]), .ZN(n167) );
  oai22d1 U176 ( .A1(n181), .A2(n61), .B1(n160), .B2(n182), .ZN(n271) );
  inv0d0 U177 ( .I(wbs_dat_i[23]), .ZN(n160) );
  inv0d0 U178 ( .I(n182), .ZN(n181) );
  nd03d0 U179 ( .A1(wbs_sel_i[2]), .A2(n147), .A3(n180), .ZN(n182) );
  oai22d1 U180 ( .A1(n183), .A2(n88), .B1(n151), .B2(n184), .ZN(n272) );
  inv0d0 U181 ( .I(wbs_dat_i[14]), .ZN(n151) );
  oai22d1 U182 ( .A1(n183), .A2(n91), .B1(n152), .B2(n184), .ZN(n273) );
  inv0d0 U183 ( .I(wbs_dat_i[13]), .ZN(n152) );
  oai22d1 U184 ( .A1(n183), .A2(n94), .B1(n153), .B2(n184), .ZN(n274) );
  inv0d0 U185 ( .I(wbs_dat_i[12]), .ZN(n153) );
  oai22d1 U186 ( .A1(n183), .A2(n97), .B1(n154), .B2(n184), .ZN(n275) );
  inv0d0 U187 ( .I(wbs_dat_i[11]), .ZN(n154) );
  oai22d1 U188 ( .A1(n183), .A2(n100), .B1(n155), .B2(n184), .ZN(n276) );
  inv0d0 U189 ( .I(wbs_dat_i[10]), .ZN(n155) );
  oai22d1 U190 ( .A1(n183), .A2(n103), .B1(n156), .B2(n184), .ZN(n277) );
  inv0d0 U191 ( .I(wbs_dat_i[9]), .ZN(n156) );
  oai22d1 U192 ( .A1(n183), .A2(n106), .B1(n157), .B2(n184), .ZN(n278) );
  inv0d0 U193 ( .I(wbs_dat_i[8]), .ZN(n157) );
  oai22d1 U194 ( .A1(n183), .A2(n85), .B1(n150), .B2(n184), .ZN(n279) );
  inv0d0 U195 ( .I(wbs_dat_i[15]), .ZN(n150) );
  inv0d0 U196 ( .I(n184), .ZN(n183) );
  nd03d0 U197 ( .A1(wbs_sel_i[1]), .A2(n147), .A3(n180), .ZN(n184) );
  oai22d1 U198 ( .A1(n185), .A2(n112), .B1(n140), .B2(n186), .ZN(n280) );
  inv0d0 U199 ( .I(wbs_dat_i[6]), .ZN(n140) );
  oai22d1 U200 ( .A1(n185), .A2(n115), .B1(n141), .B2(n186), .ZN(n281) );
  inv0d0 U201 ( .I(wbs_dat_i[5]), .ZN(n141) );
  oai22d1 U202 ( .A1(n185), .A2(n118), .B1(n142), .B2(n186), .ZN(n282) );
  inv0d0 U203 ( .I(wbs_dat_i[4]), .ZN(n142) );
  oai22d1 U204 ( .A1(n185), .A2(n121), .B1(n143), .B2(n186), .ZN(n283) );
  inv0d0 U205 ( .I(wbs_dat_i[3]), .ZN(n143) );
  oai22d1 U206 ( .A1(n185), .A2(n124), .B1(n144), .B2(n186), .ZN(n284) );
  inv0d0 U207 ( .I(wbs_dat_i[2]), .ZN(n144) );
  oai22d1 U208 ( .A1(n185), .A2(n127), .B1(n145), .B2(n186), .ZN(n285) );
  inv0d0 U209 ( .I(wbs_dat_i[1]), .ZN(n145) );
  oai22d1 U210 ( .A1(n185), .A2(n130), .B1(n146), .B2(n186), .ZN(n286) );
  inv0d0 U211 ( .I(wbs_dat_i[0]), .ZN(n146) );
  oai22d1 U212 ( .A1(n185), .A2(n109), .B1(n139), .B2(n186), .ZN(n287) );
  inv0d0 U213 ( .I(wbs_dat_i[7]), .ZN(n139) );
  inv0d0 U214 ( .I(n186), .ZN(n185) );
  nd03d0 U215 ( .A1(wbs_sel_i[0]), .A2(n147), .A3(n180), .ZN(n186) );
  inv0d0 U216 ( .I(n187), .ZN(n180) );
  inv0d0 U217 ( .I(n293), .ZN(n147) );
  nd02d0 U218 ( .A1(n293), .A2(n136), .ZN(N133) );
  nd12d0 U219 ( .A1(wbs_we_i), .A2(n188), .ZN(n136) );
  nd02d0 U220 ( .A1(wbs_we_i), .A2(n188), .ZN(n38) );
  an03d0 U221 ( .A1(wbs_stb_i), .A2(wbs_cyc_i), .A3(n189), .Z(n188) );
  aoi21d1 U222 ( .B1(n135), .B2(n187), .A(wbs_ack_o), .ZN(n189) );
  nd12d0 U223 ( .A1(wbs_adr_i[2]), .A2(n190), .ZN(n187) );
  nd02d0 U224 ( .A1(wbs_adr_i[2]), .A2(n190), .ZN(n135) );
  an02d0 U225 ( .A1(n191), .A2(wbs_adr_i[3]), .Z(n190) );
  nr02d0 U226 ( .A1(wbs_adr_i[1]), .A2(wbs_adr_i[0]), .ZN(n191) );
  buffd3 U35 ( .I(wb_clk_i), .Z(n288) );
  buffd3 U100 ( .I(wb_clk_i), .Z(n289) );
  buffd3 U101 ( .I(wb_clk_i), .Z(n290) );
  nd02d2 U227 ( .A1(n133), .A2(n134), .ZN(n36) );
  nd02d2 U228 ( .A1(n133), .A2(n135), .ZN(n34) );
  inv0d0 U229 ( .I(n38), .ZN(n291) );
  inv0d1 U230 ( .I(n291), .ZN(n292) );
  inv0d1 U231 ( .I(n291), .ZN(n293) );
  inv0da U232 ( .I(wb_rst_i), .ZN(n33) );
endmodule


module user_project_wrapper ( wb_clk_i, wb_rst_i, wbs_stb_i, wbs_cyc_i, 
        wbs_we_i, wbs_sel_i, wbs_dat_i, wbs_adr_i, wbs_ack_o, wbs_dat_o, 
        la_data_in, la_data_out, la_oenb, io_in, io_out, io_oeb, analog_io, 
        user_clock2, user_irq );
  input [3:0] wbs_sel_i;
  input [31:0] wbs_dat_i;
  input [31:0] wbs_adr_i;
  output [31:0] wbs_dat_o;
  input [127:0] la_data_in;
  output [127:0] la_data_out;
  input [127:0] la_oenb;
  input [37:0] io_in;
  output [37:0] io_out;
  output [37:0] io_oeb;
  inout [28:0] analog_io;
  output [2:0] user_irq;
  input wb_clk_i, wb_rst_i, wbs_stb_i, wbs_cyc_i, wbs_we_i, user_clock2;
  output wbs_ack_o;
  wire   wbs_cyc_i_debug, wbs_ack_o_debug, n1, n2, n3, n4, n5, n6, n7, n8, n9,
         n10, n11;
  wire   [31:0] wbs_dat_o_debug;
  tri   wb_clk_i;
  tri   [37:0] io_in;
  assign io_out[37] = io_in[37];
  assign io_out[36] = io_in[36];
  assign io_out[35] = io_in[35];
  assign io_out[34] = io_in[34];
  assign io_out[33] = io_in[33];
  assign io_out[32] = io_in[32];
  assign io_out[31] = io_in[31];
  assign io_out[30] = io_in[30];
  assign io_out[29] = io_in[29];
  assign io_out[28] = io_in[28];
  assign io_out[27] = io_in[27];
  assign io_out[26] = io_in[26];
  assign io_out[25] = io_in[25];
  assign io_out[24] = io_in[24];
  assign io_out[23] = io_in[23];
  assign io_out[22] = io_in[22];
  assign io_out[21] = io_in[21];
  assign io_out[20] = io_in[20];
  assign io_out[19] = io_in[19];
  assign io_out[18] = io_in[18];
  assign io_out[17] = io_in[17];
  assign io_out[16] = io_in[16];
  assign io_out[15] = io_in[15];
  assign io_out[14] = io_in[14];
  assign io_out[13] = io_in[13];
  assign io_out[12] = io_in[12];
  assign io_out[11] = io_in[11];
  assign io_out[10] = io_in[10];
  assign io_out[9] = io_in[9];
  assign io_out[8] = io_in[8];
  assign io_out[7] = io_in[7];
  assign io_out[6] = io_in[6];
  assign io_out[5] = io_in[5];
  assign io_out[4] = io_in[4];
  assign io_out[3] = io_in[3];
  assign io_out[2] = io_in[2];
  assign io_out[1] = io_in[1];
  assign io_out[0] = io_in[0];
  assign user_irq[0] = 1'b0;
  assign user_irq[1] = 1'b0;
  assign user_irq[2] = 1'b0;
  assign io_oeb[0] = 1'b0;
  assign io_oeb[1] = 1'b0;
  assign io_oeb[2] = 1'b0;
  assign io_oeb[3] = 1'b0;
  assign io_oeb[4] = 1'b0;
  assign io_oeb[5] = 1'b0;
  assign io_oeb[6] = 1'b0;
  assign io_oeb[7] = 1'b0;
  assign io_oeb[8] = 1'b0;
  assign io_oeb[9] = 1'b0;
  assign io_oeb[10] = 1'b0;
  assign io_oeb[11] = 1'b0;
  assign io_oeb[12] = 1'b0;
  assign io_oeb[13] = 1'b0;
  assign io_oeb[14] = 1'b0;
  assign io_oeb[15] = 1'b0;
  assign io_oeb[16] = 1'b0;
  assign io_oeb[17] = 1'b0;
  assign io_oeb[18] = 1'b0;
  assign io_oeb[19] = 1'b0;
  assign io_oeb[20] = 1'b0;
  assign io_oeb[21] = 1'b0;
  assign io_oeb[22] = 1'b0;
  assign io_oeb[23] = 1'b0;
  assign io_oeb[24] = 1'b0;
  assign io_oeb[25] = 1'b0;
  assign io_oeb[26] = 1'b0;
  assign io_oeb[27] = 1'b0;
  assign io_oeb[28] = 1'b0;
  assign io_oeb[29] = 1'b0;
  assign io_oeb[30] = 1'b0;
  assign io_oeb[31] = 1'b0;
  assign io_oeb[32] = 1'b0;
  assign io_oeb[33] = 1'b0;
  assign io_oeb[34] = 1'b0;
  assign io_oeb[35] = 1'b0;
  assign io_oeb[36] = 1'b0;
  assign io_oeb[37] = 1'b0;
  assign la_data_out[0] = 1'b0;
  assign la_data_out[1] = 1'b0;
  assign la_data_out[2] = 1'b0;
  assign la_data_out[3] = 1'b0;
  assign la_data_out[4] = 1'b0;
  assign la_data_out[5] = 1'b0;
  assign la_data_out[6] = 1'b0;
  assign la_data_out[7] = 1'b0;
  assign la_data_out[8] = 1'b0;
  assign la_data_out[9] = 1'b0;
  assign la_data_out[10] = 1'b0;
  assign la_data_out[11] = 1'b0;
  assign la_data_out[12] = 1'b0;
  assign la_data_out[13] = 1'b0;
  assign la_data_out[14] = 1'b0;
  assign la_data_out[15] = 1'b0;
  assign la_data_out[16] = 1'b0;
  assign la_data_out[17] = 1'b0;
  assign la_data_out[18] = 1'b0;
  assign la_data_out[19] = 1'b0;
  assign la_data_out[20] = 1'b0;
  assign la_data_out[21] = 1'b0;
  assign la_data_out[22] = 1'b0;
  assign la_data_out[23] = 1'b0;
  assign la_data_out[24] = 1'b0;
  assign la_data_out[25] = 1'b0;
  assign la_data_out[26] = 1'b0;
  assign la_data_out[27] = 1'b0;
  assign la_data_out[28] = 1'b0;
  assign la_data_out[29] = 1'b0;
  assign la_data_out[30] = 1'b0;
  assign la_data_out[31] = 1'b0;
  assign la_data_out[32] = 1'b0;
  assign la_data_out[33] = 1'b0;
  assign la_data_out[34] = 1'b0;
  assign la_data_out[35] = 1'b0;
  assign la_data_out[36] = 1'b0;
  assign la_data_out[37] = 1'b0;
  assign la_data_out[38] = 1'b0;
  assign la_data_out[39] = 1'b0;
  assign la_data_out[40] = 1'b0;
  assign la_data_out[41] = 1'b0;
  assign la_data_out[42] = 1'b0;
  assign la_data_out[43] = 1'b0;
  assign la_data_out[44] = 1'b0;
  assign la_data_out[45] = 1'b0;
  assign la_data_out[46] = 1'b0;
  assign la_data_out[47] = 1'b0;
  assign la_data_out[48] = 1'b0;
  assign la_data_out[49] = 1'b0;
  assign la_data_out[50] = 1'b0;
  assign la_data_out[51] = 1'b0;
  assign la_data_out[52] = 1'b0;
  assign la_data_out[53] = 1'b0;
  assign la_data_out[54] = 1'b0;
  assign la_data_out[55] = 1'b0;
  assign la_data_out[56] = 1'b0;
  assign la_data_out[57] = 1'b0;
  assign la_data_out[58] = 1'b0;
  assign la_data_out[59] = 1'b0;
  assign la_data_out[60] = 1'b0;
  assign la_data_out[61] = 1'b0;
  assign la_data_out[62] = 1'b0;
  assign la_data_out[63] = 1'b0;
  assign la_data_out[64] = 1'b0;
  assign la_data_out[65] = 1'b0;
  assign la_data_out[66] = 1'b0;
  assign la_data_out[67] = 1'b0;
  assign la_data_out[68] = 1'b0;
  assign la_data_out[69] = 1'b0;
  assign la_data_out[70] = 1'b0;
  assign la_data_out[71] = 1'b0;
  assign la_data_out[72] = 1'b0;
  assign la_data_out[73] = 1'b0;
  assign la_data_out[74] = 1'b0;
  assign la_data_out[75] = 1'b0;
  assign la_data_out[76] = 1'b0;
  assign la_data_out[77] = 1'b0;
  assign la_data_out[78] = 1'b0;
  assign la_data_out[79] = 1'b0;
  assign la_data_out[80] = 1'b0;
  assign la_data_out[81] = 1'b0;
  assign la_data_out[82] = 1'b0;
  assign la_data_out[83] = 1'b0;
  assign la_data_out[84] = 1'b0;
  assign la_data_out[85] = 1'b0;
  assign la_data_out[86] = 1'b0;
  assign la_data_out[87] = 1'b0;
  assign la_data_out[88] = 1'b0;
  assign la_data_out[89] = 1'b0;
  assign la_data_out[90] = 1'b0;
  assign la_data_out[91] = 1'b0;
  assign la_data_out[92] = 1'b0;
  assign la_data_out[93] = 1'b0;
  assign la_data_out[94] = 1'b0;
  assign la_data_out[95] = 1'b0;
  assign la_data_out[96] = 1'b0;
  assign la_data_out[97] = 1'b0;
  assign la_data_out[98] = 1'b0;
  assign la_data_out[99] = 1'b0;
  assign la_data_out[100] = 1'b0;
  assign la_data_out[101] = 1'b0;
  assign la_data_out[102] = 1'b0;
  assign la_data_out[103] = 1'b0;
  assign la_data_out[104] = 1'b0;
  assign la_data_out[105] = 1'b0;
  assign la_data_out[106] = 1'b0;
  assign la_data_out[107] = 1'b0;
  assign la_data_out[108] = 1'b0;
  assign la_data_out[109] = 1'b0;
  assign la_data_out[110] = 1'b0;
  assign la_data_out[111] = 1'b0;
  assign la_data_out[112] = 1'b0;
  assign la_data_out[113] = 1'b0;
  assign la_data_out[114] = 1'b0;
  assign la_data_out[115] = 1'b0;
  assign la_data_out[116] = 1'b0;
  assign la_data_out[117] = 1'b0;
  assign la_data_out[118] = 1'b0;
  assign la_data_out[119] = 1'b0;
  assign la_data_out[120] = 1'b0;
  assign la_data_out[121] = 1'b0;
  assign la_data_out[122] = 1'b0;
  assign la_data_out[123] = 1'b0;
  assign la_data_out[124] = 1'b0;
  assign la_data_out[125] = 1'b0;
  assign la_data_out[126] = 1'b0;
  assign la_data_out[127] = 1'b0;

  an02d0 U2 ( .A1(wbs_dat_o_debug[9]), .A2(n1), .Z(wbs_dat_o[9]) );
  an02d0 U3 ( .A1(wbs_dat_o_debug[8]), .A2(n1), .Z(wbs_dat_o[8]) );
  an02d0 U4 ( .A1(wbs_dat_o_debug[7]), .A2(n1), .Z(wbs_dat_o[7]) );
  an02d0 U5 ( .A1(wbs_dat_o_debug[6]), .A2(n1), .Z(wbs_dat_o[6]) );
  an02d0 U6 ( .A1(wbs_dat_o_debug[5]), .A2(n1), .Z(wbs_dat_o[5]) );
  an02d0 U7 ( .A1(wbs_dat_o_debug[4]), .A2(n1), .Z(wbs_dat_o[4]) );
  an02d0 U8 ( .A1(wbs_dat_o_debug[3]), .A2(n1), .Z(wbs_dat_o[3]) );
  an02d0 U9 ( .A1(wbs_dat_o_debug[31]), .A2(n1), .Z(wbs_dat_o[31]) );
  an02d0 U10 ( .A1(wbs_dat_o_debug[30]), .A2(n1), .Z(wbs_dat_o[30]) );
  an02d0 U11 ( .A1(wbs_dat_o_debug[2]), .A2(n1), .Z(wbs_dat_o[2]) );
  an02d0 U12 ( .A1(wbs_dat_o_debug[29]), .A2(n1), .Z(wbs_dat_o[29]) );
  an02d0 U13 ( .A1(wbs_dat_o_debug[28]), .A2(n1), .Z(wbs_dat_o[28]) );
  an02d0 U14 ( .A1(wbs_dat_o_debug[27]), .A2(n1), .Z(wbs_dat_o[27]) );
  an02d0 U15 ( .A1(wbs_dat_o_debug[26]), .A2(n1), .Z(wbs_dat_o[26]) );
  an02d0 U16 ( .A1(wbs_dat_o_debug[25]), .A2(n1), .Z(wbs_dat_o[25]) );
  an02d0 U17 ( .A1(wbs_dat_o_debug[24]), .A2(n1), .Z(wbs_dat_o[24]) );
  an02d0 U18 ( .A1(wbs_dat_o_debug[23]), .A2(n1), .Z(wbs_dat_o[23]) );
  an02d0 U19 ( .A1(wbs_dat_o_debug[22]), .A2(n1), .Z(wbs_dat_o[22]) );
  an02d0 U20 ( .A1(wbs_dat_o_debug[21]), .A2(n1), .Z(wbs_dat_o[21]) );
  an02d0 U21 ( .A1(wbs_dat_o_debug[20]), .A2(n1), .Z(wbs_dat_o[20]) );
  an02d0 U22 ( .A1(wbs_dat_o_debug[1]), .A2(n1), .Z(wbs_dat_o[1]) );
  an02d0 U23 ( .A1(wbs_dat_o_debug[19]), .A2(n1), .Z(wbs_dat_o[19]) );
  an02d0 U24 ( .A1(wbs_dat_o_debug[18]), .A2(n1), .Z(wbs_dat_o[18]) );
  an02d0 U25 ( .A1(wbs_dat_o_debug[17]), .A2(n1), .Z(wbs_dat_o[17]) );
  an02d0 U26 ( .A1(wbs_dat_o_debug[16]), .A2(n1), .Z(wbs_dat_o[16]) );
  an02d0 U27 ( .A1(wbs_dat_o_debug[15]), .A2(n1), .Z(wbs_dat_o[15]) );
  an02d0 U28 ( .A1(wbs_dat_o_debug[14]), .A2(n1), .Z(wbs_dat_o[14]) );
  an02d0 U29 ( .A1(wbs_dat_o_debug[13]), .A2(n1), .Z(wbs_dat_o[13]) );
  an02d0 U30 ( .A1(wbs_dat_o_debug[12]), .A2(n1), .Z(wbs_dat_o[12]) );
  an02d0 U31 ( .A1(wbs_dat_o_debug[11]), .A2(n1), .Z(wbs_dat_o[11]) );
  an02d0 U32 ( .A1(wbs_dat_o_debug[10]), .A2(n1), .Z(wbs_dat_o[10]) );
  an02d0 U33 ( .A1(wbs_dat_o_debug[0]), .A2(n1), .Z(wbs_dat_o[0]) );
  an02d0 U34 ( .A1(wbs_cyc_i), .A2(n1), .Z(wbs_cyc_i_debug) );
  an02d0 U35 ( .A1(wbs_ack_o_debug), .A2(n1), .Z(wbs_ack_o) );
  nd03d0 U38 ( .A1(wbs_adr_i[8]), .A2(wbs_adr_i[7]), .A3(wbs_adr_i[9]), .ZN(n9) );
  nd04d0 U39 ( .A1(wbs_adr_i[6]), .A2(wbs_adr_i[5]), .A3(wbs_adr_i[4]), .A4(
        wbs_adr_i[3]), .ZN(n8) );
  nd03d0 U40 ( .A1(wbs_adr_i[28]), .A2(wbs_adr_i[19]), .A3(wbs_adr_i[29]), 
        .ZN(n7) );
  nd04d0 U41 ( .A1(wbs_adr_i[18]), .A2(wbs_adr_i[17]), .A3(wbs_adr_i[16]), 
        .A4(wbs_adr_i[15]), .ZN(n6) );
  nr04d0 U42 ( .A1(n10), .A2(n11), .A3(wbs_adr_i[21]), .A4(wbs_adr_i[20]), 
        .ZN(n4) );
  nd02d0 U43 ( .A1(wbs_adr_i[11]), .A2(wbs_adr_i[10]), .ZN(n11) );
  nd03d0 U44 ( .A1(wbs_adr_i[13]), .A2(wbs_adr_i[12]), .A3(wbs_adr_i[14]), 
        .ZN(n10) );
  nr04d0 U45 ( .A1(wbs_adr_i[31]), .A2(wbs_adr_i[30]), .A3(wbs_adr_i[27]), 
        .A4(wbs_adr_i[26]), .ZN(n3) );
  nr04d0 U46 ( .A1(wbs_adr_i[25]), .A2(wbs_adr_i[24]), .A3(wbs_adr_i[23]), 
        .A4(wbs_adr_i[22]), .ZN(n2) );
  debug_regs debug ( .wb_clk_i(wb_clk_i), .wb_rst_i(wb_rst_i), .wbs_stb_i(
        wbs_stb_i), .wbs_cyc_i(wbs_cyc_i_debug), .wbs_we_i(wbs_we_i), 
        .wbs_sel_i(wbs_sel_i), .wbs_dat_i(wbs_dat_i), .wbs_adr_i(wbs_adr_i), 
        .wbs_ack_o(wbs_ack_o_debug), .wbs_dat_o(wbs_dat_o_debug) );
  an04d2 U36 ( .A1(n2), .A2(n3), .A3(n4), .A4(n5), .Z(n1) );
  nr04d1 U37 ( .A1(n6), .A2(n7), .A3(n8), .A4(n9), .ZN(n5) );
endmodule


module even_1 ( clk, out, N, resetb, not_zero, enable );
  input [2:0] N;
  input clk, resetb, not_zero, enable;
  output out;
  wire   out_counter, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13,
         n14;
  wire   [2:0] counter;

  dfprb1 \counter_reg[0]  ( .D(n13), .CP(clk), .SDN(resetb), .QN(n10) );
  dfcrq1 \counter_reg[1]  ( .D(n12), .CP(clk), .CDN(resetb), .Q(counter[1]) );
  dfcrq1 \counter_reg[2]  ( .D(n11), .CP(clk), .CDN(resetb), .Q(counter[2]) );
  dfprb1 out_counter_reg ( .D(n14), .CP(clk), .SDN(resetb), .Q(out_counter) );
  aor22d1 U3 ( .A1(clk), .A2(n1), .B1(out_counter), .B2(not_zero), .Z(out) );
  inv0d0 U4 ( .I(not_zero), .ZN(n1) );
  xr02d1 U5 ( .A1(counter[2]), .A2(n2), .Z(n11) );
  nr02d0 U6 ( .A1(counter[1]), .A2(n3), .ZN(n2) );
  oaim22d1 U7 ( .A1(n4), .A2(n5), .B1(n3), .B2(counter[1]), .ZN(n12) );
  aon211d1 U8 ( .C1(N[2]), .C2(n6), .B(n10), .A(n7), .ZN(n5) );
  oai21d1 U9 ( .B1(n10), .B2(n8), .A(n3), .ZN(n13) );
  nd02d0 U10 ( .A1(n10), .A2(enable), .ZN(n3) );
  aoi31d1 U11 ( .B1(n7), .B2(n6), .B3(N[1]), .A(n4), .ZN(n8) );
  inv0d0 U12 ( .I(counter[2]), .ZN(n6) );
  inv0d0 U13 ( .I(counter[1]), .ZN(n7) );
  xr02d1 U14 ( .A1(out_counter), .A2(n9), .Z(n14) );
  nr04d0 U15 ( .A1(n4), .A2(counter[1]), .A3(counter[2]), .A4(n10), .ZN(n9) );
  inv0d0 U16 ( .I(enable), .ZN(n4) );
endmodule


module odd_1 ( clk, out, N, resetb, enable );
  input [2:0] N;
  input clk, resetb, enable;
  output out;
  wire   out_counter2, out_counter, rst_pulse, \counter2[0] ,
         \initial_begin[2] , n13, n14, n15, n16, n17, n18, n19, n20, n21, n22,
         n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36,
         n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50,
         n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64,
         n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76;
  wire   [2:0] counter;
  wire   [2:0] old_N;

  dfnrq1 \old_N_reg[2]  ( .D(N[2]), .CP(clk), .Q(old_N[2]) );
  dfnrq1 \old_N_reg[1]  ( .D(N[1]), .CP(clk), .Q(old_N[1]) );
  dfnrq1 \old_N_reg[0]  ( .D(N[0]), .CP(clk), .Q(old_N[0]) );
  dfcrq1 rst_pulse_reg ( .D(n61), .CP(clk), .CDN(resetb), .Q(rst_pulse) );
  dfprb1 out_counter_reg ( .D(n73), .CP(clk), .SDN(resetb), .Q(out_counter) );
  dfcrq1 \counter_reg[0]  ( .D(n76), .CP(clk), .CDN(resetb), .Q(counter[0]) );
  dfprb1 \counter_reg[1]  ( .D(n75), .CP(clk), .SDN(resetb), .QN(n65) );
  dfcrq1 \counter_reg[2]  ( .D(n74), .CP(clk), .CDN(resetb), .Q(counter[2]) );
  dfcfq1 \counter2_reg[0]  ( .D(n69), .CPN(clk), .CDN(resetb), .Q(
        \counter2[0] ) );
  dfpfb1 out_counter2_reg ( .D(n66), .CPN(clk), .SDN(resetb), .Q(out_counter2)
         );
  dfpfb1 \counter2_reg[1]  ( .D(n68), .CPN(clk), .SDN(resetb), .Q(n60) );
  dfcfb1 \counter2_reg[2]  ( .D(n67), .CPN(clk), .CDN(resetb), .QN(n62) );
  dfcfq1 \initial_begin_reg[2]  ( .D(n72), .CPN(clk), .CDN(resetb), .Q(
        \initial_begin[2] ) );
  dfpfb1 \initial_begin_reg[1]  ( .D(n70), .CPN(clk), .SDN(resetb), .QN(n63)
         );
  dfcfb1 \initial_begin_reg[0]  ( .D(n71), .CPN(clk), .CDN(resetb), .QN(n64)
         );
  xr02d1 U3 ( .A1(out_counter2), .A2(out_counter), .Z(out) );
  oai22d1 U4 ( .A1(enable), .A2(n13), .B1(n14), .B2(n15), .ZN(n61) );
  nr03d0 U5 ( .A1(n16), .A2(n17), .A3(n18), .ZN(n14) );
  xr02d1 U6 ( .A1(old_N[0]), .A2(N[0]), .Z(n18) );
  xr02d1 U7 ( .A1(old_N[2]), .A2(N[2]), .Z(n17) );
  xr02d1 U8 ( .A1(old_N[1]), .A2(N[1]), .Z(n16) );
  aon211d1 U9 ( .C1(out_counter2), .C2(n13), .B(n19), .A(n20), .ZN(n66) );
  nd02d0 U10 ( .A1(n19), .A2(out_counter2), .ZN(n20) );
  oai222d1 U11 ( .A1(n19), .A2(n21), .B1(n62), .B2(n22), .C1(n23), .C2(n24), 
        .ZN(n67) );
  oai222d1 U12 ( .A1(n19), .A2(n25), .B1(n22), .B2(n26), .C1(n27), .C2(n23), 
        .ZN(n68) );
  oai222d1 U13 ( .A1(n19), .A2(n28), .B1(n29), .B2(n22), .C1(n30), .C2(n23), 
        .ZN(n69) );
  nd02d0 U14 ( .A1(n23), .A2(n13), .ZN(n22) );
  inv0d0 U15 ( .I(n31), .ZN(n23) );
  an02d0 U16 ( .A1(n32), .A2(n13), .Z(n19) );
  nd04d0 U17 ( .A1(n62), .A2(\counter2[0] ), .A3(n31), .A4(n26), .ZN(n32) );
  nr02d0 U18 ( .A1(n33), .A2(rst_pulse), .ZN(n31) );
  oai222d1 U19 ( .A1(n63), .A2(n34), .B1(n13), .B2(n35), .C1(n27), .C2(n36), 
        .ZN(n70) );
  aoi21d1 U20 ( .B1(n37), .B2(n30), .A(n38), .ZN(n27) );
  inv0d0 U21 ( .I(n39), .ZN(n38) );
  xr02d1 U22 ( .A1(N[2]), .A2(n40), .Z(n35) );
  oai222d1 U23 ( .A1(n30), .A2(n36), .B1(n64), .B2(n34), .C1(n13), .C2(n41), 
        .ZN(n71) );
  oai322d1 U24 ( .C1(n13), .C2(n40), .C3(n21), .A1(n34), .A2(n42), .B1(n24), 
        .B2(n36), .ZN(n72) );
  aon211d1 U25 ( .C1(n62), .C2(n43), .B(n39), .A(n44), .ZN(n24) );
  aon211d1 U26 ( .C1(n62), .C2(n39), .B(n33), .A(n42), .ZN(n44) );
  nd02d0 U27 ( .A1(n45), .A2(n46), .ZN(n39) );
  inv0d0 U28 ( .I(n30), .ZN(n46) );
  aoi22d1 U29 ( .A1(n33), .A2(n64), .B1(n29), .B2(n43), .ZN(n30) );
  inv0d0 U30 ( .I(\counter2[0] ), .ZN(n29) );
  inv0d0 U31 ( .I(n37), .ZN(n45) );
  oai21d1 U32 ( .B1(n33), .B2(n26), .A(n63), .ZN(n37) );
  inv0d0 U33 ( .I(n60), .ZN(n26) );
  inv0d0 U34 ( .I(n33), .ZN(n43) );
  nd02d0 U35 ( .A1(n36), .A2(n13), .ZN(n34) );
  nd03d0 U36 ( .A1(n33), .A2(n13), .A3(enable), .ZN(n36) );
  nd03d0 U37 ( .A1(enable), .A2(n42), .A3(n63), .ZN(n33) );
  inv0d0 U38 ( .I(\initial_begin[2] ), .ZN(n42) );
  nr02d0 U39 ( .A1(n41), .A2(N[0]), .ZN(n40) );
  xr02d1 U40 ( .A1(n28), .A2(n25), .Z(n41) );
  inv0d0 U41 ( .I(N[1]), .ZN(n25) );
  oai21d1 U42 ( .B1(n47), .B2(n48), .A(n49), .ZN(n73) );
  oai21d1 U43 ( .B1(rst_pulse), .B2(n48), .A(n47), .ZN(n49) );
  inv0d0 U44 ( .I(out_counter), .ZN(n48) );
  oai321d1 U45 ( .C1(n50), .C2(counter[2]), .C3(n51), .B1(n21), .B2(n52), .A(
        n53), .ZN(n74) );
  aon211d1 U46 ( .C1(n54), .C2(n51), .B(n55), .A(counter[2]), .ZN(n53) );
  inv0d0 U47 ( .I(N[2]), .ZN(n21) );
  inv0d0 U48 ( .I(n56), .ZN(n75) );
  aoi322d1 U49 ( .C1(n54), .C2(n57), .C3(n65), .A1(n51), .A2(n55), .B1(N[1]), 
        .B2(n47), .ZN(n56) );
  inv0d0 U50 ( .I(n52), .ZN(n47) );
  oai21d1 U51 ( .B1(n57), .B2(n50), .A(n58), .ZN(n55) );
  oai222d1 U52 ( .A1(n28), .A2(n52), .B1(n57), .B2(n58), .C1(counter[0]), .C2(
        n50), .ZN(n76) );
  inv0d0 U53 ( .I(n54), .ZN(n50) );
  nr03d0 U54 ( .A1(n59), .A2(rst_pulse), .A3(n15), .ZN(n54) );
  oai21d1 U55 ( .B1(rst_pulse), .B2(n59), .A(n58), .ZN(n52) );
  nd02d0 U56 ( .A1(n15), .A2(n13), .ZN(n58) );
  inv0d0 U57 ( .I(rst_pulse), .ZN(n13) );
  inv0d0 U58 ( .I(enable), .ZN(n15) );
  nr03d0 U59 ( .A1(n57), .A2(counter[2]), .A3(n51), .ZN(n59) );
  inv0d0 U60 ( .I(n65), .ZN(n51) );
  inv0d0 U61 ( .I(counter[0]), .ZN(n57) );
  inv0d0 U62 ( .I(N[0]), .ZN(n28) );
endmodule


module clock_div_SIZE3_1 ( in, out, N, resetb );
  input [2:0] N;
  input in, resetb;
  output out;
  wire   not_zero, out_odd, out_even, enable_odd, enable_even;
  wire   [2:0] syncN;
  wire   [2:0] syncNp;

  dfcrq1 \syncN_reg[0]  ( .D(syncNp[0]), .CP(out), .CDN(resetb), .Q(syncN[0])
         );
  dfcrq1 \syncNp_reg[2]  ( .D(N[2]), .CP(out), .CDN(resetb), .Q(syncNp[2]) );
  dfprb1 \syncNp_reg[1]  ( .D(N[1]), .CP(out), .SDN(resetb), .Q(syncNp[1]) );
  dfcrq1 \syncNp_reg[0]  ( .D(N[0]), .CP(out), .CDN(resetb), .Q(syncNp[0]) );
  dfcrq1 \syncN_reg[2]  ( .D(syncNp[2]), .CP(out), .CDN(resetb), .Q(syncN[2])
         );
  dfprb1 \syncN_reg[1]  ( .D(syncNp[1]), .CP(out), .SDN(resetb), .Q(syncN[1])
         );
  aor22d1 U3 ( .A1(out_even), .A2(enable_even), .B1(out_odd), .B2(enable_odd), 
        .Z(out) );
  an02d0 U4 ( .A1(not_zero), .A2(syncN[0]), .Z(enable_odd) );
  or02d0 U5 ( .A1(syncN[1]), .A2(syncN[2]), .Z(not_zero) );
  inv0d0 U6 ( .I(syncN[0]), .ZN(enable_even) );
  even_1 even_0 ( .clk(in), .out(out_even), .N(syncN), .resetb(resetb), 
        .not_zero(not_zero), .enable(enable_even) );
  odd_1 odd_0 ( .clk(in), .out(out_odd), .N(syncN), .resetb(resetb), .enable(
        enable_odd) );
endmodule


module even_0 ( clk, out, N, resetb, not_zero, enable );
  input [2:0] N;
  input clk, resetb, not_zero, enable;
  output out;
  wire   out_counter, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25,
         n26, n27, n28;
  wire   [2:0] counter;

  dfprb1 \counter_reg[0]  ( .D(n16), .CP(clk), .SDN(resetb), .QN(n19) );
  dfcrq1 \counter_reg[1]  ( .D(n17), .CP(clk), .CDN(resetb), .Q(counter[1]) );
  dfcrq1 \counter_reg[2]  ( .D(n18), .CP(clk), .CDN(resetb), .Q(counter[2]) );
  dfprb1 out_counter_reg ( .D(n15), .CP(clk), .SDN(resetb), .Q(out_counter) );
  aor22d1 U3 ( .A1(clk), .A2(n28), .B1(out_counter), .B2(not_zero), .Z(out) );
  inv0d0 U4 ( .I(not_zero), .ZN(n28) );
  xr02d1 U5 ( .A1(counter[2]), .A2(n27), .Z(n18) );
  nr02d0 U6 ( .A1(counter[1]), .A2(n26), .ZN(n27) );
  oaim22d1 U7 ( .A1(n25), .A2(n24), .B1(n26), .B2(counter[1]), .ZN(n17) );
  aon211d1 U8 ( .C1(N[2]), .C2(n23), .B(n19), .A(n22), .ZN(n24) );
  oai21d1 U9 ( .B1(n19), .B2(n21), .A(n26), .ZN(n16) );
  nd02d0 U10 ( .A1(n19), .A2(enable), .ZN(n26) );
  aoi31d1 U11 ( .B1(n22), .B2(n23), .B3(N[1]), .A(n25), .ZN(n21) );
  inv0d0 U12 ( .I(counter[2]), .ZN(n23) );
  inv0d0 U13 ( .I(counter[1]), .ZN(n22) );
  xr02d1 U14 ( .A1(out_counter), .A2(n20), .Z(n15) );
  nr04d0 U15 ( .A1(n25), .A2(counter[1]), .A3(counter[2]), .A4(n19), .ZN(n20)
         );
  inv0d0 U16 ( .I(enable), .ZN(n25) );
endmodule


module odd_0 ( clk, out, N, resetb, enable );
  input [2:0] N;
  input clk, resetb, enable;
  output out;
  wire   out_counter2, out_counter, rst_pulse, \counter2[0] ,
         \initial_begin[2] , n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12,
         n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78,
         n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92,
         n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105,
         n106, n107, n108, n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [2:0] counter;
  wire   [2:0] old_N;

  dfnrq1 \old_N_reg[2]  ( .D(N[2]), .CP(clk), .Q(old_N[2]) );
  dfnrq1 \old_N_reg[1]  ( .D(N[1]), .CP(clk), .Q(old_N[1]) );
  dfnrq1 \old_N_reg[0]  ( .D(N[0]), .CP(clk), .Q(old_N[0]) );
  dfcrq1 rst_pulse_reg ( .D(n68), .CP(clk), .CDN(resetb), .Q(rst_pulse) );
  dfprb1 out_counter_reg ( .D(n4), .CP(clk), .SDN(resetb), .Q(out_counter) );
  dfcrq1 \counter_reg[0]  ( .D(n1), .CP(clk), .CDN(resetb), .Q(counter[0]) );
  dfprb1 \counter_reg[1]  ( .D(n2), .CP(clk), .SDN(resetb), .QN(n12) );
  dfcrq1 \counter_reg[2]  ( .D(n3), .CP(clk), .CDN(resetb), .Q(counter[2]) );
  dfcfq1 \counter2_reg[0]  ( .D(n8), .CPN(clk), .CDN(resetb), .Q(\counter2[0] ) );
  dfpfb1 out_counter2_reg ( .D(n11), .CPN(clk), .SDN(resetb), .Q(out_counter2)
         );
  dfpfb1 \counter2_reg[1]  ( .D(n9), .CPN(clk), .SDN(resetb), .Q(n69) );
  dfcfb1 \counter2_reg[2]  ( .D(n10), .CPN(clk), .CDN(resetb), .QN(n67) );
  dfcfq1 \initial_begin_reg[2]  ( .D(n5), .CPN(clk), .CDN(resetb), .Q(
        \initial_begin[2] ) );
  dfpfb1 \initial_begin_reg[1]  ( .D(n7), .CPN(clk), .SDN(resetb), .QN(n66) );
  dfcfb1 \initial_begin_reg[0]  ( .D(n6), .CPN(clk), .CDN(resetb), .QN(n65) );
  xr02d1 U3 ( .A1(out_counter2), .A2(out_counter), .Z(out) );
  oai22d1 U4 ( .A1(enable), .A2(n116), .B1(n115), .B2(n114), .ZN(n68) );
  nr03d0 U5 ( .A1(n113), .A2(n112), .A3(n111), .ZN(n115) );
  xr02d1 U6 ( .A1(old_N[0]), .A2(N[0]), .Z(n111) );
  xr02d1 U7 ( .A1(old_N[2]), .A2(N[2]), .Z(n112) );
  xr02d1 U8 ( .A1(old_N[1]), .A2(N[1]), .Z(n113) );
  aon211d1 U9 ( .C1(out_counter2), .C2(n116), .B(n110), .A(n109), .ZN(n11) );
  nd02d0 U10 ( .A1(n110), .A2(out_counter2), .ZN(n109) );
  oai222d1 U11 ( .A1(n110), .A2(n108), .B1(n67), .B2(n107), .C1(n106), .C2(
        n105), .ZN(n10) );
  oai222d1 U12 ( .A1(n110), .A2(n104), .B1(n107), .B2(n103), .C1(n102), .C2(
        n106), .ZN(n9) );
  oai222d1 U13 ( .A1(n110), .A2(n101), .B1(n100), .B2(n107), .C1(n99), .C2(
        n106), .ZN(n8) );
  nd02d0 U14 ( .A1(n106), .A2(n116), .ZN(n107) );
  inv0d0 U15 ( .I(n98), .ZN(n106) );
  an02d0 U16 ( .A1(n97), .A2(n116), .Z(n110) );
  nd04d0 U17 ( .A1(n67), .A2(\counter2[0] ), .A3(n98), .A4(n103), .ZN(n97) );
  nr02d0 U18 ( .A1(n96), .A2(rst_pulse), .ZN(n98) );
  oai222d1 U19 ( .A1(n66), .A2(n95), .B1(n116), .B2(n94), .C1(n102), .C2(n93), 
        .ZN(n7) );
  aoi21d1 U20 ( .B1(n92), .B2(n99), .A(n91), .ZN(n102) );
  inv0d0 U21 ( .I(n90), .ZN(n91) );
  xr02d1 U22 ( .A1(N[2]), .A2(n89), .Z(n94) );
  oai222d1 U23 ( .A1(n99), .A2(n93), .B1(n65), .B2(n95), .C1(n116), .C2(n88), 
        .ZN(n6) );
  oai322d1 U24 ( .C1(n116), .C2(n89), .C3(n108), .A1(n95), .A2(n87), .B1(n105), 
        .B2(n93), .ZN(n5) );
  aon211d1 U25 ( .C1(n67), .C2(n86), .B(n90), .A(n85), .ZN(n105) );
  aon211d1 U26 ( .C1(n67), .C2(n90), .B(n96), .A(n87), .ZN(n85) );
  nd02d0 U27 ( .A1(n84), .A2(n83), .ZN(n90) );
  inv0d0 U28 ( .I(n99), .ZN(n83) );
  aoi22d1 U29 ( .A1(n96), .A2(n65), .B1(n100), .B2(n86), .ZN(n99) );
  inv0d0 U30 ( .I(\counter2[0] ), .ZN(n100) );
  inv0d0 U31 ( .I(n92), .ZN(n84) );
  oai21d1 U32 ( .B1(n96), .B2(n103), .A(n66), .ZN(n92) );
  inv0d0 U33 ( .I(n69), .ZN(n103) );
  inv0d0 U34 ( .I(n96), .ZN(n86) );
  nd02d0 U35 ( .A1(n93), .A2(n116), .ZN(n95) );
  nd03d0 U36 ( .A1(n96), .A2(n116), .A3(enable), .ZN(n93) );
  nd03d0 U37 ( .A1(enable), .A2(n87), .A3(n66), .ZN(n96) );
  inv0d0 U38 ( .I(\initial_begin[2] ), .ZN(n87) );
  nr02d0 U39 ( .A1(n88), .A2(N[0]), .ZN(n89) );
  xr02d1 U40 ( .A1(n101), .A2(n104), .Z(n88) );
  inv0d0 U41 ( .I(N[1]), .ZN(n104) );
  oai21d1 U42 ( .B1(n82), .B2(n81), .A(n80), .ZN(n4) );
  oai21d1 U43 ( .B1(rst_pulse), .B2(n81), .A(n82), .ZN(n80) );
  inv0d0 U44 ( .I(out_counter), .ZN(n81) );
  oai321d1 U45 ( .C1(n79), .C2(counter[2]), .C3(n78), .B1(n108), .B2(n77), .A(
        n76), .ZN(n3) );
  aon211d1 U46 ( .C1(n75), .C2(n78), .B(n74), .A(counter[2]), .ZN(n76) );
  inv0d0 U47 ( .I(N[2]), .ZN(n108) );
  inv0d0 U48 ( .I(n73), .ZN(n2) );
  aoi322d1 U49 ( .C1(n75), .C2(n72), .C3(n12), .A1(n78), .A2(n74), .B1(N[1]), 
        .B2(n82), .ZN(n73) );
  inv0d0 U50 ( .I(n77), .ZN(n82) );
  oai21d1 U51 ( .B1(n72), .B2(n79), .A(n71), .ZN(n74) );
  oai222d1 U52 ( .A1(n101), .A2(n77), .B1(n72), .B2(n71), .C1(counter[0]), 
        .C2(n79), .ZN(n1) );
  inv0d0 U53 ( .I(n75), .ZN(n79) );
  nr03d0 U54 ( .A1(n70), .A2(rst_pulse), .A3(n114), .ZN(n75) );
  oai21d1 U55 ( .B1(rst_pulse), .B2(n70), .A(n71), .ZN(n77) );
  nd02d0 U56 ( .A1(n114), .A2(n116), .ZN(n71) );
  inv0d0 U57 ( .I(rst_pulse), .ZN(n116) );
  inv0d0 U58 ( .I(enable), .ZN(n114) );
  nr03d0 U59 ( .A1(n72), .A2(counter[2]), .A3(n78), .ZN(n70) );
  inv0d0 U60 ( .I(n12), .ZN(n78) );
  inv0d0 U61 ( .I(counter[0]), .ZN(n72) );
  inv0d0 U62 ( .I(N[0]), .ZN(n101) );
endmodule


module clock_div_SIZE3_0 ( in, out, N, resetb );
  input [2:0] N;
  input in, resetb;
  output out;
  wire   not_zero, out_odd, out_even, enable_odd, enable_even;
  wire   [2:0] syncN;
  wire   [2:0] syncNp;

  dfcrq1 \syncN_reg[0]  ( .D(syncNp[0]), .CP(out), .CDN(resetb), .Q(syncN[0])
         );
  dfcrq1 \syncNp_reg[2]  ( .D(N[2]), .CP(out), .CDN(resetb), .Q(syncNp[2]) );
  dfprb1 \syncNp_reg[1]  ( .D(N[1]), .CP(out), .SDN(resetb), .Q(syncNp[1]) );
  dfcrq1 \syncNp_reg[0]  ( .D(N[0]), .CP(out), .CDN(resetb), .Q(syncNp[0]) );
  dfcrq1 \syncN_reg[2]  ( .D(syncNp[2]), .CP(out), .CDN(resetb), .Q(syncN[2])
         );
  dfprb1 \syncN_reg[1]  ( .D(syncNp[1]), .CP(out), .SDN(resetb), .Q(syncN[1])
         );
  aor22d1 U3 ( .A1(out_even), .A2(enable_even), .B1(out_odd), .B2(enable_odd), 
        .Z(out) );
  an02d0 U4 ( .A1(not_zero), .A2(syncN[0]), .Z(enable_odd) );
  or02d0 U5 ( .A1(syncN[1]), .A2(syncN[2]), .Z(not_zero) );
  inv0d0 U6 ( .I(syncN[0]), .ZN(enable_even) );
  even_0 even_0 ( .clk(in), .out(out_even), .N(syncN), .resetb(resetb), 
        .not_zero(not_zero), .enable(enable_even) );
  odd_0 odd_0 ( .clk(in), .out(out_odd), .N(syncN), .resetb(resetb), .enable(
        enable_odd) );
endmodule


module caravel_clocking ( porb, resetb, ext_clk_sel, ext_clk, pll_clk, 
        pll_clk90, sel, sel2, ext_reset, core_clk, user_clk, resetb_sync );
  input [2:0] sel;
  input [2:0] sel2;
  input porb, resetb, ext_clk_sel, ext_clk, pll_clk, pll_clk90, ext_reset;
  output core_clk, user_clk, resetb_sync;
  wire   pll_clk_sel, resetb_async, use_pll_second, ext_clk_syncd,
         use_pll_first, ext_clk_syncd_pre, pll_clk_divided, pll_clk90_divided,
         n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12;
  wire   [2:0] reset_delay;
  tri   ext_clk;
  tri   core_clk;

  dfcrq1 use_pll_first_reg ( .D(pll_clk_sel), .CP(pll_clk), .CDN(n7), .Q(
        use_pll_first) );
  dfcrq1 use_pll_second_reg ( .D(use_pll_first), .CP(pll_clk), .CDN(n7), .Q(
        use_pll_second) );
  dfnrq1 ext_clk_syncd_pre_reg ( .D(n4), .CP(pll_clk), .Q(ext_clk_syncd_pre)
         );
  dfcrq1 ext_clk_syncd_reg ( .D(ext_clk_syncd_pre), .CP(pll_clk), .CDN(n7), 
        .Q(ext_clk_syncd) );
  dfpfb1 \reset_delay_reg[2]  ( .D(1'b0), .CPN(n11), .SDN(n7), .Q(
        reset_delay[2]) );
  dfpfb1 \reset_delay_reg[1]  ( .D(reset_delay[2]), .CPN(n11), .SDN(n7), .Q(
        reset_delay[1]) );
  oaim22d1 U3 ( .A1(use_pll_second), .A2(n1), .B1(use_pll_second), .B2(
        pll_clk90_divided), .ZN(user_clk) );
  inv0d0 U4 ( .I(ext_clk_sel), .ZN(pll_clk_sel) );
  aor22d1 U5 ( .A1(ext_clk), .A2(n7), .B1(ext_clk_syncd_pre), .B2(n2), .Z(n4)
         );
  inv0d0 U6 ( .I(n2), .ZN(resetb_async) );
  nd13d1 U7 ( .A1(ext_reset), .A2(porb), .A3(resetb), .ZN(n2) );
  aoi22d1 U9 ( .A1(use_pll_first), .A2(ext_clk_syncd), .B1(n3), .B2(ext_clk), 
        .ZN(n1) );
  inv0d0 U10 ( .I(use_pll_first), .ZN(n3) );
  clock_div_SIZE3_1 divider ( .in(pll_clk), .out(pll_clk_divided), .N(sel), 
        .resetb(n7) );
  clock_div_SIZE3_0 divider2 ( .in(pll_clk90), .out(pll_clk90_divided), .N(
        sel2), .resetb(n6) );
  dfpfb4 \reset_delay_reg[0]  ( .D(reset_delay[1]), .CPN(n11), .SDN(n7), .QN(
        resetb_sync) );
  oaim22d1 U8 ( .A1(use_pll_second), .A2(n1), .B1(pll_clk_divided), .B2(
        use_pll_second), .ZN(core_clk) );
  inv0d0 U11 ( .I(resetb_async), .ZN(n5) );
  inv0d2 U12 ( .I(n5), .ZN(n6) );
  inv0d2 U13 ( .I(n5), .ZN(n7) );
  inv0d0 U14 ( .I(core_clk), .ZN(n8) );
  inv0d0 U15 ( .I(n8), .ZN(n9) );
  clk2d2 U16 ( .CLK(n12), .CN(n10) );
  inv0d0 U17 ( .I(n10), .ZN(n11) );
  buffd1 U18 ( .I(n9), .Z(n12) );
endmodule


module delay_stage_11 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_10 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_9 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_8 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_7 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_6 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_5 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_4 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_3 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_2 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_1 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module delay_stage_0 ( in, trim, out );
  input [1:0] trim;
  input in;
  output out;
  wire   ts, d0, dummy_dsig1, d2, dummy_dsig2;
  tri   in;
  tri   out;
  tri   d1;

  bufbd2 delaybuf0 ( .I(in), .Z(ts) );
  bufbdf delaybuf1 ( .I(ts), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_dsig1) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_dsig1), .ZN(d1) );
  invtd4 delayenb1 ( .I(ts), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_dsig2) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_dsig2), .ZN(out) );
  invtd7 delayenb0 ( .I(ts), .EN(trim[0]), .ZN(out) );
endmodule


module dummy_scl180_conb_1_103 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module start_stage ( in, trim, reset, out );
  input [1:0] trim;
  input in, reset;
  output out;
  wire   d0, dummy_ssig2, d2, dummy_ssig3, ctrl0, dummy_ssig1;
  tri   in;
  tri   out;
  tri   d1;

  bufbdf delaybuf0 ( .I(in), .Z(d0) );
  inv0d1 dummyinv1 ( .I(trim[1]), .ZN(dummy_ssig2) );
  invtd2 delayen1 ( .I(d0), .EN(dummy_ssig2), .ZN(d1) );
  invtd4 delayenb1 ( .I(in), .EN(trim[1]), .ZN(d1) );
  invbd2 delayint0 ( .I(d1), .ZN(d2) );
  inv0d1 dummyinv2 ( .I(trim[0]), .ZN(dummy_ssig3) );
  invtd2 delayen0 ( .I(d2), .EN(dummy_ssig3), .ZN(out) );
  invtd7 delayenb0 ( .I(in), .EN(ctrl0), .ZN(out) );
  inv0d1 dummyinv0 ( .I(reset), .ZN(dummy_ssig1) );
  invtd1 reseten0 ( .I(1'b1), .EN(dummy_ssig1), .ZN(out) );
  or02d2 ctrlen0 ( .A1(reset), .A2(trim[0]), .Z(ctrl0) );
  dummy_scl180_conb_1_103 const1 (  );
endmodule


module ring_osc2x13 ( reset, trim, clockp );
  input [25:0] trim;
  output [1:0] clockp;
  input reset;

  wire   [1:0] c;
  tri   [12:0] d;

  invbd4 ibufp00 ( .I(d[0]), .ZN(c[0]) );
  invbd7 ibufp01 ( .I(c[0]), .ZN(clockp[0]) );
  invbd4 ibufp10 ( .I(d[6]), .ZN(c[1]) );
  invbd7 ibufp11 ( .I(c[1]), .ZN(clockp[1]) );
  delay_stage_11 \dstage[0].id  ( .in(d[0]), .trim({trim[13], trim[0]}), .out(
        d[1]) );
  delay_stage_10 \dstage[1].id  ( .in(d[1]), .trim({trim[14], trim[1]}), .out(
        d[2]) );
  delay_stage_9 \dstage[2].id  ( .in(d[2]), .trim({trim[15], trim[2]}), .out(
        d[3]) );
  delay_stage_8 \dstage[3].id  ( .in(d[3]), .trim({trim[16], trim[3]}), .out(
        d[4]) );
  delay_stage_7 \dstage[4].id  ( .in(d[4]), .trim({trim[17], trim[4]}), .out(
        d[5]) );
  delay_stage_6 \dstage[5].id  ( .in(d[5]), .trim({trim[18], trim[5]}), .out(
        d[6]) );
  delay_stage_5 \dstage[6].id  ( .in(d[6]), .trim({trim[19], trim[6]}), .out(
        d[7]) );
  delay_stage_4 \dstage[7].id  ( .in(d[7]), .trim({trim[20], trim[7]}), .out(
        d[8]) );
  delay_stage_3 \dstage[8].id  ( .in(d[8]), .trim({trim[21], trim[8]}), .out(
        d[9]) );
  delay_stage_2 \dstage[9].id  ( .in(d[9]), .trim({trim[22], trim[9]}), .out(
        d[10]) );
  delay_stage_1 \dstage[10].id  ( .in(d[10]), .trim({trim[23], trim[10]}), 
        .out(d[11]) );
  delay_stage_0 \dstage[11].id  ( .in(d[11]), .trim({trim[24], trim[11]}), 
        .out(d[12]) );
  start_stage iss ( .in(d[12]), .trim({trim[25], trim[12]}), .reset(reset), 
        .out(d[0]) );
endmodule


module digital_pll_controller_DW01_incdec_0_DW01_incdec_1 ( A, INC_DEC, SUM );
  input [6:0] A;
  output [6:0] SUM;
  input INC_DEC;

  wire   [6:0] carry;

  ad01d0 U1_6 ( .A(A[6]), .B(INC_DEC), .CI(carry[6]), .S(SUM[6]) );
  ad01d0 U1_5 ( .A(A[5]), .B(INC_DEC), .CI(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ad01d0 U1_4 ( .A(A[4]), .B(INC_DEC), .CI(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ad01d0 U1_3 ( .A(A[3]), .B(INC_DEC), .CI(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ad01d0 U1_2 ( .A(A[2]), .B(INC_DEC), .CI(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ad01d0 U1_1 ( .A(A[1]), .B(INC_DEC), .CI(carry[1]), .CO(carry[2]), .S(SUM[1]) );
  ad01d0 U1_0 ( .A(A[0]), .B(INC_DEC), .CI(carry[0]), .CO(carry[1]), .S(SUM[0]) );
  inv0d0 U1 ( .I(INC_DEC), .ZN(carry[0]) );
endmodule


module digital_pll_controller ( reset, clock, osc, div, trim );
  input [4:0] div;
  output [25:0] trim;
  input reset, clock, osc;
  wire   N41, N45, N54, N63, N64, N65, N66, N67, N68, N69, N72, N73, N74, N75,
         N76, \U3/U1/Z_0 , \U3/U3/Z_0 , n21, n22, n23, n24, n25, n26, n27, n28,
         n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42,
         n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56,
         n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69,
         \add_129/carry[4] , \add_129/carry[3] , \add_129/carry[2] ,
         \add_67/carry[4] , \add_67/carry[3] , \add_67/carry[2] ,
         \add_67/carry[1] , n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12,
         n13, n14, n15, n16, n17, n18, n19, n20, n70, n71, n72, n73, n74, n75,
         n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86;
  wire   [4:0] count0;
  wire   [4:0] count1;
  wire   [5:0] sum;
  wire   [4:0] tint;
  wire   [1:0] tval;
  wire   [2:0] oscbuf;
  wire   [2:0] prep;
  tri   osc;

  dfcrq1 \oscbuf_reg[0]  ( .D(osc), .CP(clock), .CDN(n50), .Q(oscbuf[0]) );
  dfcrq1 \oscbuf_reg[1]  ( .D(oscbuf[0]), .CP(clock), .CDN(n50), .Q(oscbuf[1])
         );
  dfcrq1 \oscbuf_reg[2]  ( .D(oscbuf[1]), .CP(clock), .CDN(n50), .Q(oscbuf[2])
         );
  dfcrq1 \prep_reg[0]  ( .D(n49), .CP(clock), .CDN(n50), .Q(prep[0]) );
  dfcrq1 \prep_reg[1]  ( .D(n69), .CP(clock), .CDN(n50), .Q(prep[1]) );
  dfcrq1 \prep_reg[2]  ( .D(n68), .CP(clock), .CDN(n50), .Q(prep[2]) );
  dfcrq1 \count0_reg[4]  ( .D(n67), .CP(clock), .CDN(n50), .Q(count0[4]) );
  dfcrq1 \count0_reg[0]  ( .D(n66), .CP(clock), .CDN(n50), .Q(count0[0]) );
  dfcrq1 \count0_reg[1]  ( .D(n60), .CP(clock), .CDN(n50), .Q(count0[1]) );
  dfcrq1 \count0_reg[2]  ( .D(n62), .CP(clock), .CDN(n50), .Q(count0[2]) );
  dfcrq1 \count0_reg[3]  ( .D(n64), .CP(clock), .CDN(n50), .Q(count0[3]) );
  dfcrq1 \count1_reg[0]  ( .D(n65), .CP(clock), .CDN(n50), .Q(count1[0]) );
  dfcrq1 \count1_reg[3]  ( .D(n63), .CP(clock), .CDN(n50), .Q(count1[3]) );
  dfcrq1 \count1_reg[2]  ( .D(n61), .CP(clock), .CDN(n50), .Q(count1[2]) );
  dfcrq1 \count1_reg[1]  ( .D(n59), .CP(clock), .CDN(n50), .Q(count1[1]) );
  dfcrq1 \count1_reg[4]  ( .D(n58), .CP(clock), .CDN(n50), .Q(count1[4]) );
  dfcrq1 \tval_reg[0]  ( .D(n57), .CP(clock), .CDN(n50), .Q(tval[0]) );
  dfcrq1 \tval_reg[6]  ( .D(n56), .CP(clock), .CDN(n50), .Q(trim[23]) );
  dfcrq1 \tval_reg[5]  ( .D(n51), .CP(clock), .CDN(n50), .Q(tint[3]) );
  dfcrq1 \tval_reg[4]  ( .D(n52), .CP(clock), .CDN(n50), .Q(tint[2]) );
  dfcrq1 \tval_reg[3]  ( .D(n53), .CP(clock), .CDN(n50), .Q(tint[1]) );
  dfcrq1 \tval_reg[2]  ( .D(n54), .CP(clock), .CDN(n50), .Q(tint[0]) );
  dfcrq1 \tval_reg[1]  ( .D(n55), .CP(clock), .CDN(n50), .Q(tval[1]) );
  oai21d1 U3 ( .B1(n21), .B2(n22), .A(n23), .ZN(trim[9]) );
  oai21d1 U4 ( .B1(n24), .B2(n22), .A(n25), .ZN(trim[8]) );
  inv0d0 U5 ( .I(n26), .ZN(trim[6]) );
  inv0d0 U6 ( .I(n23), .ZN(trim[4]) );
  aoi21d1 U7 ( .B1(tint[3]), .B2(tint[1]), .A(trim[11]), .ZN(n23) );
  inv0d0 U9 ( .I(n27), .ZN(trim[3]) );
  inv0d0 U12 ( .I(n28), .ZN(trim[2]) );
  inv0d0 U13 ( .I(n29), .ZN(trim[22]) );
  inv0d0 U14 ( .I(n30), .ZN(trim[21]) );
  oai21d1 U15 ( .B1(n22), .B2(n31), .A(n30), .ZN(trim[16]) );
  aoi21d1 U16 ( .B1(tint[1]), .B2(trim[23]), .A(trim[25]), .ZN(n30) );
  oai21d1 U17 ( .B1(n32), .B2(n31), .A(n33), .ZN(trim[25]) );
  inv0d0 U18 ( .I(trim[18]), .ZN(n33) );
  nd02d0 U19 ( .A1(n34), .A2(n29), .ZN(trim[18]) );
  oai21d1 U20 ( .B1(n22), .B2(n34), .A(n29), .ZN(trim[15]) );
  aoim21d1 U21 ( .B1(n35), .B2(n34), .A(trim[17]), .ZN(n29) );
  oai21d1 U22 ( .B1(n32), .B2(n34), .A(n36), .ZN(trim[17]) );
  nd02d0 U23 ( .A1(trim[23]), .A2(tint[2]), .ZN(n34) );
  aor21d1 U24 ( .B1(tint[0]), .B2(trim[24]), .A(trim[20]), .Z(trim[14]) );
  aoi21d1 U25 ( .B1(n35), .B2(n24), .A(n36), .ZN(trim[20]) );
  inv0d0 U26 ( .I(n36), .ZN(trim[24]) );
  nd02d0 U27 ( .A1(trim[23]), .A2(tint[3]), .ZN(n36) );
  inv0d0 U28 ( .I(n37), .ZN(trim[13]) );
  inv0d0 U29 ( .I(n25), .ZN(trim[12]) );
  aoi21d1 U30 ( .B1(tint[2]), .B2(tint[1]), .A(trim[5]), .ZN(n25) );
  nd02d0 U31 ( .A1(n26), .A2(n22), .ZN(trim[0]) );
  nr02d0 U32 ( .A1(trim[10]), .A2(tint[1]), .ZN(n26) );
  nd02d0 U33 ( .A1(n32), .A2(n27), .ZN(trim[10]) );
  nr02d0 U34 ( .A1(trim[5]), .A2(tint[2]), .ZN(n27) );
  oai21d1 U35 ( .B1(n24), .B2(n32), .A(n28), .ZN(trim[5]) );
  nr02d0 U36 ( .A1(trim[11]), .A2(tint[3]), .ZN(n28) );
  oai21d1 U37 ( .B1(n21), .B2(n32), .A(n38), .ZN(trim[11]) );
  inv0d0 U38 ( .I(trim[1]), .ZN(n38) );
  nd12d0 U39 ( .A1(trim[7]), .A2(n39), .ZN(trim[1]) );
  oai21d1 U40 ( .B1(n22), .B2(n39), .A(n37), .ZN(trim[7]) );
  aoim21d1 U41 ( .B1(n35), .B2(n39), .A(trim[19]), .ZN(n37) );
  oai21d1 U42 ( .B1(n32), .B2(n39), .A(n31), .ZN(trim[19]) );
  inv0d0 U43 ( .I(trim[23]), .ZN(n31) );
  inv0d0 U44 ( .I(tint[1]), .ZN(n35) );
  nd02d0 U45 ( .A1(tint[3]), .A2(tint[2]), .ZN(n39) );
  inv0d0 U46 ( .I(tint[0]), .ZN(n22) );
  inv0d0 U47 ( .I(tint[3]), .ZN(n21) );
  inv0d0 U48 ( .I(tint[2]), .ZN(n24) );
  nd02d0 U49 ( .A1(tint[1]), .A2(tint[0]), .ZN(n32) );
  nd12d0 U50 ( .A1(prep[0]), .A2(n40), .ZN(n49) );
  aor22d1 U52 ( .A1(n41), .A2(tint[3]), .B1(N68), .B2(n42), .Z(n51) );
  aor22d1 U53 ( .A1(n41), .A2(tint[2]), .B1(N67), .B2(n42), .Z(n52) );
  aor22d1 U54 ( .A1(n41), .A2(tint[1]), .B1(N66), .B2(n42), .Z(n53) );
  aor22d1 U55 ( .A1(n41), .A2(tint[0]), .B1(N65), .B2(n42), .Z(n54) );
  aor22d1 U56 ( .A1(tval[1]), .A2(n41), .B1(N64), .B2(n42), .Z(n55) );
  aor22d1 U57 ( .A1(n41), .A2(trim[23]), .B1(N69), .B2(n42), .Z(n56) );
  aor22d1 U58 ( .A1(tval[0]), .A2(n41), .B1(N63), .B2(n42), .Z(n57) );
  inv0d0 U59 ( .I(n41), .ZN(n42) );
  nd04d0 U60 ( .A1(prep[1]), .A2(prep[0]), .A3(prep[2]), .A4(n43), .ZN(n41) );
  aoim211d1 U61 ( .C1(N45), .C2(\U3/U1/Z_0 ), .A(n40), .B(n44), .ZN(n43) );
  aoi21d1 U62 ( .B1(N54), .B2(N41), .A(\U3/U3/Z_0 ), .ZN(n44) );
  aor22d1 U63 ( .A1(n45), .A2(count0[4]), .B1(count1[4]), .B2(n40), .Z(n58) );
  aor22d1 U64 ( .A1(n45), .A2(count0[1]), .B1(count1[1]), .B2(n40), .Z(n59) );
  oaim21d1 U65 ( .B1(N73), .B2(n46), .A(n47), .ZN(n60) );
  aor22d1 U66 ( .A1(n45), .A2(count0[2]), .B1(count1[2]), .B2(n40), .Z(n61) );
  oaim21d1 U67 ( .B1(N74), .B2(n46), .A(n47), .ZN(n62) );
  aor22d1 U68 ( .A1(n45), .A2(count0[3]), .B1(count1[3]), .B2(n40), .Z(n63) );
  oaim21d1 U69 ( .B1(N75), .B2(n46), .A(n47), .ZN(n64) );
  aor22d1 U70 ( .A1(n45), .A2(count0[0]), .B1(count1[0]), .B2(n40), .Z(n65) );
  nd13d1 U71 ( .A1(N72), .A2(n47), .A3(n40), .ZN(n66) );
  oaim21d1 U72 ( .B1(N76), .B2(n46), .A(n47), .ZN(n67) );
  or02d0 U73 ( .A1(n46), .A2(n45), .Z(n47) );
  aoi31d1 U74 ( .B1(n48), .B2(count0[2]), .B3(count0[3]), .A(n45), .ZN(n46) );
  an03d0 U75 ( .A1(count0[1]), .A2(count0[4]), .A3(count0[0]), .Z(n48) );
  aor22d1 U76 ( .A1(n45), .A2(prep[1]), .B1(n40), .B2(prep[2]), .Z(n68) );
  aor22d1 U77 ( .A1(n45), .A2(prep[0]), .B1(n40), .B2(prep[1]), .Z(n69) );
  inv0d0 U78 ( .I(n45), .ZN(n40) );
  xr02d1 U79 ( .A1(oscbuf[2]), .A2(oscbuf[1]), .Z(n45) );
  digital_pll_controller_DW01_incdec_0_DW01_incdec_1 r112 ( .A({trim[23], 
        tint[3:0], tval}), .INC_DEC(\U3/U1/Z_0 ), .SUM({N69, N68, N67, N66, 
        N65, N64, N63}) );
  ah01d0 \add_129/U1_1_1  ( .A(count0[1]), .B(count0[0]), .CO(
        \add_129/carry[2] ), .S(N73) );
  ah01d0 \add_129/U1_1_2  ( .A(count0[2]), .B(\add_129/carry[2] ), .CO(
        \add_129/carry[3] ), .S(N74) );
  ah01d0 \add_129/U1_1_3  ( .A(count0[3]), .B(\add_129/carry[3] ), .CO(
        \add_129/carry[4] ), .S(N75) );
  ad01d0 \add_67/U1_1  ( .A(count0[1]), .B(count1[1]), .CI(\add_67/carry[1] ), 
        .CO(\add_67/carry[2] ), .S(sum[1]) );
  ad01d0 \add_67/U1_2  ( .A(count0[2]), .B(count1[2]), .CI(\add_67/carry[2] ), 
        .CO(\add_67/carry[3] ), .S(sum[2]) );
  ad01d0 \add_67/U1_3  ( .A(count0[3]), .B(count1[3]), .CI(\add_67/carry[3] ), 
        .CO(\add_67/carry[4] ), .S(sum[3]) );
  ad01d0 \add_67/U1_4  ( .A(count0[4]), .B(count1[4]), .CI(\add_67/carry[4] ), 
        .CO(sum[5]), .S(sum[4]) );
  inv0d1 U8 ( .I(\U3/U3/Z_0 ), .ZN(\U3/U1/Z_0 ) );
  inv0d2 U10 ( .I(reset), .ZN(n50) );
  inv0d1 U11 ( .I(n1), .ZN(\add_67/carry[1] ) );
  nd02d1 U51 ( .A1(count1[0]), .A2(count0[0]), .ZN(n1) );
  xr02d1 U80 ( .A1(count1[0]), .A2(count0[0]), .Z(sum[0]) );
  inv0d0 U81 ( .I(count0[0]), .ZN(N72) );
  xr02d1 U82 ( .A1(\add_129/carry[4] ), .A2(count0[4]), .Z(N76) );
  inv0d0 U83 ( .I(sum[4]), .ZN(n10) );
  xr02d1 U84 ( .A1(n10), .A2(div[4]), .Z(n18) );
  inv0d0 U85 ( .I(n18), .ZN(n12) );
  inv0d0 U86 ( .I(div[3]), .ZN(n5) );
  nr02d0 U87 ( .A1(n5), .A2(sum[3]), .ZN(n71) );
  inv0d0 U88 ( .I(sum[0]), .ZN(n13) );
  nr02d0 U89 ( .A1(div[0]), .A2(n13), .ZN(n3) );
  inv0d0 U90 ( .I(div[1]), .ZN(n2) );
  cg01d0 U91 ( .A(n3), .B(n2), .CI(sum[1]), .CO(n8) );
  inv0d0 U92 ( .I(div[2]), .ZN(n4) );
  an02d0 U93 ( .A1(sum[2]), .A2(n4), .Z(n7) );
  nr02d0 U94 ( .A1(n4), .A2(sum[2]), .ZN(n70) );
  nr02d0 U95 ( .A1(n7), .A2(n70), .ZN(n14) );
  nd02d0 U96 ( .A1(sum[3]), .A2(n5), .ZN(n19) );
  inv0d0 U97 ( .I(n19), .ZN(n6) );
  aoi211d1 U98 ( .C1(n8), .C2(n14), .A(n7), .B(n6), .ZN(n11) );
  inv0d0 U99 ( .I(sum[5]), .ZN(n9) );
  oai321d1 U100 ( .C1(n12), .C2(n71), .C3(n11), .B1(div[4]), .B2(n10), .A(n9), 
        .ZN(\U3/U3/Z_0 ) );
  inv0d0 U101 ( .I(div[4]), .ZN(n73) );
  nd02d0 U102 ( .A1(div[0]), .A2(n13), .ZN(n17) );
  inv0d0 U103 ( .I(n14), .ZN(n16) );
  aoim21d1 U104 ( .B1(n17), .B2(sum[1]), .A(div[1]), .ZN(n15) );
  aoi211d1 U105 ( .C1(sum[1]), .C2(n17), .A(n16), .B(n15), .ZN(n20) );
  oai311d1 U106 ( .C1(n71), .C2(n70), .C3(n20), .A(n19), .B(n18), .ZN(n72) );
  oan211d1 U107 ( .C1(sum[4]), .C2(n73), .B(n72), .A(sum[5]), .ZN(N41) );
  xr02d1 U108 ( .A1(tint[3]), .A2(trim[23]), .Z(n74) );
  xr02d1 U109 ( .A1(tint[2]), .A2(n74), .Z(n78) );
  xn02d1 U110 ( .A1(n78), .A2(tval[0]), .ZN(n77) );
  xr02d1 U111 ( .A1(tint[0]), .A2(tint[1]), .Z(n75) );
  xn02d1 U112 ( .A1(tval[1]), .A2(n75), .ZN(n76) );
  xr02d1 U113 ( .A1(n77), .A2(n76), .Z(n86) );
  aoi22d1 U114 ( .A1(trim[23]), .A2(tint[3]), .B1(n74), .B2(tint[2]), .ZN(n80)
         );
  aoi22d1 U115 ( .A1(tint[1]), .A2(tint[0]), .B1(n75), .B2(tval[1]), .ZN(n79)
         );
  aoim22d1 U116 ( .A1(n78), .A2(tval[0]), .B1(n77), .B2(n76), .Z(n81) );
  xn02d1 U117 ( .A1(n79), .A2(n80), .ZN(n82) );
  oai22d1 U118 ( .A1(n80), .A2(n79), .B1(n81), .B2(n82), .ZN(n85) );
  xr02d1 U119 ( .A1(n82), .A2(n81), .Z(n84) );
  aoim31d1 U120 ( .B1(n86), .B2(n84), .B3(n85), .A(\U3/U3/Z_0 ), .ZN(n83) );
  aoi31d1 U121 ( .B1(n86), .B2(n85), .B3(n84), .A(n83), .ZN(N45) );
  inv0d0 U122 ( .I(N45), .ZN(N54) );
endmodule


module digital_pll ( resetb, enable, osc, clockp, div, dco, ext_trim );
  output [1:0] clockp;
  input [4:0] div;
  input [25:0] ext_trim;
  input resetb, enable, osc, dco;
  wire   N0, ireset, creset;
  wire   [25:0] itrim;
  wire   [25:0] otrim;
  tri   osc;

  aor22d1 U2 ( .A1(ext_trim[9]), .A2(dco), .B1(otrim[9]), .B2(N0), .Z(itrim[9]) );
  aor22d1 U3 ( .A1(ext_trim[8]), .A2(dco), .B1(otrim[8]), .B2(N0), .Z(itrim[8]) );
  aor22d1 U5 ( .A1(ext_trim[7]), .A2(dco), .B1(otrim[7]), .B2(N0), .Z(itrim[7]) );
  aor22d1 U6 ( .A1(ext_trim[6]), .A2(dco), .B1(otrim[6]), .B2(N0), .Z(itrim[6]) );
  aor22d1 U7 ( .A1(ext_trim[5]), .A2(dco), .B1(otrim[5]), .B2(N0), .Z(itrim[5]) );
  aor22d1 U8 ( .A1(ext_trim[4]), .A2(dco), .B1(otrim[4]), .B2(N0), .Z(itrim[4]) );
  aor22d1 U9 ( .A1(ext_trim[3]), .A2(dco), .B1(otrim[3]), .B2(N0), .Z(itrim[3]) );
  aor22d1 U10 ( .A1(ext_trim[2]), .A2(dco), .B1(otrim[2]), .B2(N0), .Z(
        itrim[2]) );
  aor22d1 U11 ( .A1(ext_trim[25]), .A2(dco), .B1(otrim[25]), .B2(N0), .Z(
        itrim[25]) );
  aor22d1 U12 ( .A1(ext_trim[24]), .A2(dco), .B1(otrim[24]), .B2(N0), .Z(
        itrim[24]) );
  aor22d1 U13 ( .A1(ext_trim[23]), .A2(dco), .B1(otrim[23]), .B2(N0), .Z(
        itrim[23]) );
  aor22d1 U14 ( .A1(ext_trim[22]), .A2(dco), .B1(otrim[22]), .B2(N0), .Z(
        itrim[22]) );
  aor22d1 U15 ( .A1(ext_trim[21]), .A2(dco), .B1(otrim[21]), .B2(N0), .Z(
        itrim[21]) );
  aor22d1 U16 ( .A1(ext_trim[20]), .A2(dco), .B1(otrim[20]), .B2(N0), .Z(
        itrim[20]) );
  aor22d1 U17 ( .A1(ext_trim[1]), .A2(dco), .B1(otrim[1]), .B2(N0), .Z(
        itrim[1]) );
  aor22d1 U18 ( .A1(ext_trim[19]), .A2(dco), .B1(otrim[19]), .B2(N0), .Z(
        itrim[19]) );
  aor22d1 U19 ( .A1(ext_trim[18]), .A2(dco), .B1(otrim[18]), .B2(N0), .Z(
        itrim[18]) );
  aor22d1 U20 ( .A1(ext_trim[17]), .A2(dco), .B1(otrim[17]), .B2(N0), .Z(
        itrim[17]) );
  aor22d1 U21 ( .A1(ext_trim[16]), .A2(dco), .B1(otrim[16]), .B2(N0), .Z(
        itrim[16]) );
  aor22d1 U22 ( .A1(ext_trim[15]), .A2(dco), .B1(otrim[15]), .B2(N0), .Z(
        itrim[15]) );
  aor22d1 U23 ( .A1(ext_trim[14]), .A2(dco), .B1(otrim[14]), .B2(N0), .Z(
        itrim[14]) );
  aor22d1 U24 ( .A1(ext_trim[13]), .A2(dco), .B1(otrim[13]), .B2(N0), .Z(
        itrim[13]) );
  aor22d1 U25 ( .A1(ext_trim[12]), .A2(dco), .B1(otrim[12]), .B2(N0), .Z(
        itrim[12]) );
  aor22d1 U26 ( .A1(ext_trim[11]), .A2(dco), .B1(otrim[11]), .B2(N0), .Z(
        itrim[11]) );
  aor22d1 U27 ( .A1(ext_trim[10]), .A2(dco), .B1(otrim[10]), .B2(N0), .Z(
        itrim[10]) );
  aor22d1 U28 ( .A1(ext_trim[0]), .A2(dco), .B1(otrim[0]), .B2(N0), .Z(
        itrim[0]) );
  nd02d0 U29 ( .A1(resetb), .A2(enable), .ZN(ireset) );
  ring_osc2x13 ringosc ( .reset(ireset), .trim(itrim), .clockp(clockp) );
  digital_pll_controller pll_control ( .reset(creset), .clock(clockp[0]), 
        .osc(osc), .div(div), .trim(otrim) );
  inv0d2 U4 ( .I(dco), .ZN(N0) );
  mx02d1 U30 ( .I0(1'b1), .I1(ireset), .S(N0), .Z(creset) );
endmodule


module housekeeping_spi_DW01_inc_0_DW01_inc_12 ( A, SUM );
  input [7:0] A;
  output [7:0] SUM;

  wire   [7:2] carry;

  ah01d0 U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ah01d0 U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ah01d0 U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ah01d0 U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ah01d0 U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ah01d0 U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  xr02d1 U1 ( .A1(carry[7]), .A2(A[7]), .Z(SUM[7]) );
  inv0d0 U2 ( .I(A[0]), .ZN(SUM[0]) );
endmodule


module housekeeping_spi ( reset, SCK, SDI, CSB, SDO, sdoenb, idata, odata, 
        oaddr, rdstb, wrstb, pass_thru_mgmt, pass_thru_mgmt_delay, 
        pass_thru_user, pass_thru_user_delay, pass_thru_mgmt_reset, 
        pass_thru_user_reset );
  input [7:0] idata;
  output [7:0] odata;
  output [7:0] oaddr;
  input reset, SCK, SDI, CSB;
  output SDO, sdoenb, rdstb, wrstb, pass_thru_mgmt, pass_thru_mgmt_delay,
         pass_thru_user, pass_thru_user_delay, pass_thru_mgmt_reset,
         pass_thru_user_reset;
  wire   pre_pass_thru_mgmt, readmode, writemode, N34, \fixed[1] , N101, N102,
         N103, N104, N105, N106, N107, N108, n3, n4, n5, n6, n7, n8, n9, n10,
         n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24,
         n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38,
         n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52,
         n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66,
         n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80,
         n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94,
         n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106,
         n107, n108, n109, n110, n111, n112, n113, n114, n115, n116, n117,
         n118, n119, n120, n121, n122, n123, n124, n125, n126, n127, n128,
         n129, n1, n2, n130, n131;
  wire   [7:0] addr;
  wire   [2:0] state;
  wire   [6:0] ldata;
  wire   [2:0] count;
  tri   SCK;
  tri   SDI;
  assign odata[0] = SDI;

  dfcrq1 \state_reg[0]  ( .D(n129), .CP(SCK), .CDN(n131), .Q(state[0]) );
  dfcrn1 \state_reg[2]  ( .D(n126), .CP(SCK), .CDN(n131), .QN(n88) );
  dfcrq1 \state_reg[1]  ( .D(n122), .CP(SCK), .CDN(n131), .Q(state[1]) );
  dfcrq1 \count_reg[0]  ( .D(n121), .CP(SCK), .CDN(n130), .Q(count[0]) );
  dfcrq1 \count_reg[1]  ( .D(n120), .CP(SCK), .CDN(n131), .Q(count[1]) );
  dfcrq1 \count_reg[2]  ( .D(n119), .CP(SCK), .CDN(n130), .Q(count[2]) );
  dfcrq1 pre_pass_thru_mgmt_reg ( .D(n127), .CP(SCK), .CDN(n130), .Q(
        pre_pass_thru_mgmt) );
  dfcrq1 pass_thru_mgmt_delay_reg ( .D(n106), .CP(SCK), .CDN(n131), .Q(
        pass_thru_mgmt_delay) );
  dfcrn1 pre_pass_thru_user_reg ( .D(n128), .CP(SCK), .CDN(n131), .QN(n87) );
  dfcrn1 pass_thru_user_delay_reg ( .D(n105), .CP(SCK), .CDN(n130), .QN(n86)
         );
  dfcrq1 readmode_reg ( .D(n116), .CP(SCK), .CDN(n130), .Q(readmode) );
  dfcrq1 rdstb_reg ( .D(n107), .CP(SCK), .CDN(n131), .Q(rdstb) );
  dfcrq1 writemode_reg ( .D(n118), .CP(SCK), .CDN(n131), .Q(writemode) );
  dfcfq1 \ldata_reg[0]  ( .D(n114), .CPN(SCK), .CDN(n2), .Q(ldata[0]) );
  dfcfq1 \ldata_reg[1]  ( .D(n113), .CPN(SCK), .CDN(n2), .Q(ldata[1]) );
  dfcfq1 \ldata_reg[2]  ( .D(n112), .CPN(SCK), .CDN(n2), .Q(ldata[2]) );
  dfcfq1 \ldata_reg[3]  ( .D(n111), .CPN(SCK), .CDN(n2), .Q(ldata[3]) );
  dfcfq1 \ldata_reg[4]  ( .D(n110), .CPN(SCK), .CDN(n2), .Q(ldata[4]) );
  dfcfq1 \ldata_reg[5]  ( .D(n109), .CPN(SCK), .CDN(n2), .Q(ldata[5]) );
  dfcfq1 \ldata_reg[6]  ( .D(n115), .CPN(SCK), .CDN(n2), .Q(ldata[6]) );
  dfcfq1 \ldata_reg[7]  ( .D(n108), .CPN(SCK), .CDN(n2), .Q(SDO) );
  dfcfq1 wrstb_reg ( .D(n117), .CPN(SCK), .CDN(n2), .Q(wrstb) );
  dfcrn1 \fixed_reg[0]  ( .D(n124), .CP(SCK), .CDN(n131), .QN(n85) );
  dfcrq1 \fixed_reg[1]  ( .D(n123), .CP(SCK), .CDN(n130), .Q(\fixed[1] ) );
  dfcrn1 \fixed_reg[2]  ( .D(n125), .CP(SCK), .CDN(n130), .QN(n84) );
  dfcrq1 \predata_reg[0]  ( .D(n96), .CP(SCK), .CDN(n130), .Q(odata[1]) );
  dfcrq1 \predata_reg[1]  ( .D(n95), .CP(SCK), .CDN(n131), .Q(odata[2]) );
  dfcrq1 \predata_reg[2]  ( .D(n94), .CP(SCK), .CDN(n130), .Q(odata[3]) );
  dfcrq1 \predata_reg[3]  ( .D(n93), .CP(SCK), .CDN(n131), .Q(odata[4]) );
  dfcrq1 \predata_reg[4]  ( .D(n92), .CP(SCK), .CDN(n130), .Q(odata[5]) );
  dfcrq1 \predata_reg[5]  ( .D(n91), .CP(SCK), .CDN(n131), .Q(odata[6]) );
  dfcrq1 \predata_reg[6]  ( .D(n90), .CP(SCK), .CDN(n130), .Q(odata[7]) );
  dfpfb1 sdoenb_reg ( .D(N34), .CPN(SCK), .SDN(n130), .Q(sdoenb) );
  dfcrq1 pass_thru_user_reg ( .D(n83), .CP(SCK), .CDN(n131), .Q(pass_thru_user) );
  dfcrq1 pass_thru_mgmt_reg ( .D(n82), .CP(SCK), .CDN(n130), .Q(pass_thru_mgmt) );
  dfcrn1 \addr_reg[1]  ( .D(n104), .CP(SCK), .CDN(n131), .QN(n81) );
  dfcrn1 \addr_reg[2]  ( .D(n102), .CP(SCK), .CDN(n130), .QN(n80) );
  dfcrn1 \addr_reg[3]  ( .D(n101), .CP(SCK), .CDN(n2), .QN(n79) );
  dfcrn1 \addr_reg[4]  ( .D(n100), .CP(SCK), .CDN(n2), .QN(n78) );
  dfcrn1 \addr_reg[5]  ( .D(n99), .CP(SCK), .CDN(n2), .QN(n77) );
  dfcrn1 \addr_reg[6]  ( .D(n98), .CP(SCK), .CDN(n2), .QN(n76) );
  dfcrn1 \addr_reg[7]  ( .D(n97), .CP(SCK), .CDN(n2), .QN(n75) );
  dfcrn1 \addr_reg[0]  ( .D(n103), .CP(SCK), .CDN(n130), .QN(n74) );
  nd02d0 U3 ( .A1(n87), .A2(n86), .ZN(pass_thru_user_reset) );
  inv0d0 U4 ( .I(n86), .ZN(pass_thru_user_delay) );
  nd02d0 U5 ( .A1(n3), .A2(n4), .ZN(pass_thru_mgmt_reset) );
  oai22d1 U6 ( .A1(n76), .A2(n5), .B1(n75), .B2(n6), .ZN(oaddr[7]) );
  oai22d1 U7 ( .A1(n77), .A2(n5), .B1(n76), .B2(n6), .ZN(oaddr[6]) );
  oai22d1 U8 ( .A1(n78), .A2(n5), .B1(n77), .B2(n6), .ZN(oaddr[5]) );
  oai22d1 U9 ( .A1(n79), .A2(n5), .B1(n78), .B2(n6), .ZN(oaddr[4]) );
  oai22d1 U10 ( .A1(n80), .A2(n5), .B1(n79), .B2(n6), .ZN(oaddr[3]) );
  oai22d1 U11 ( .A1(n81), .A2(n5), .B1(n80), .B2(n6), .ZN(oaddr[2]) );
  oai22d1 U12 ( .A1(n74), .A2(n5), .B1(n81), .B2(n6), .ZN(oaddr[1]) );
  oai22d1 U13 ( .A1(n5), .A2(n7), .B1(n74), .B2(n6), .ZN(oaddr[0]) );
  aor31d1 U14 ( .B1(n8), .B2(n9), .B3(state[0]), .A(pass_thru_mgmt), .Z(n82)
         );
  aor31d1 U15 ( .B1(n10), .B2(n9), .B3(n8), .A(pass_thru_user), .Z(n83) );
  nr02d0 U16 ( .A1(reset), .A2(CSB), .ZN(n89) );
  aor22d1 U17 ( .A1(n11), .A2(odata[6]), .B1(odata[7]), .B2(n12), .Z(n90) );
  aor22d1 U18 ( .A1(n11), .A2(odata[5]), .B1(n12), .B2(odata[6]), .Z(n91) );
  aor22d1 U19 ( .A1(n11), .A2(odata[4]), .B1(n12), .B2(odata[5]), .Z(n92) );
  aor22d1 U20 ( .A1(n11), .A2(odata[3]), .B1(n12), .B2(odata[4]), .Z(n93) );
  aor22d1 U21 ( .A1(n11), .A2(odata[2]), .B1(n12), .B2(odata[3]), .Z(n94) );
  aor22d1 U22 ( .A1(n11), .A2(odata[1]), .B1(n12), .B2(odata[2]), .Z(n95) );
  aor22d1 U23 ( .A1(SDI), .A2(n11), .B1(n12), .B2(odata[1]), .Z(n96) );
  oai222d1 U24 ( .A1(n75), .A2(n13), .B1(n14), .B2(n15), .C1(n76), .C2(n5), 
        .ZN(n97) );
  inv0d0 U25 ( .I(N108), .ZN(n15) );
  oai222d1 U26 ( .A1(n76), .A2(n13), .B1(n14), .B2(n16), .C1(n77), .C2(n5), 
        .ZN(n98) );
  inv0d0 U27 ( .I(N107), .ZN(n16) );
  oai222d1 U28 ( .A1(n77), .A2(n13), .B1(n14), .B2(n17), .C1(n78), .C2(n5), 
        .ZN(n99) );
  inv0d0 U29 ( .I(N106), .ZN(n17) );
  oai222d1 U30 ( .A1(n78), .A2(n13), .B1(n14), .B2(n18), .C1(n79), .C2(n5), 
        .ZN(n100) );
  inv0d0 U31 ( .I(N105), .ZN(n18) );
  oai222d1 U32 ( .A1(n79), .A2(n13), .B1(n14), .B2(n19), .C1(n80), .C2(n5), 
        .ZN(n101) );
  inv0d0 U33 ( .I(N104), .ZN(n19) );
  oai222d1 U34 ( .A1(n80), .A2(n13), .B1(n14), .B2(n20), .C1(n81), .C2(n5), 
        .ZN(n102) );
  inv0d0 U35 ( .I(N103), .ZN(n20) );
  oai222d1 U36 ( .A1(n74), .A2(n13), .B1(n14), .B2(n21), .C1(n5), .C2(n7), 
        .ZN(n103) );
  inv0d0 U37 ( .I(N101), .ZN(n21) );
  oai222d1 U38 ( .A1(n81), .A2(n13), .B1(n14), .B2(n22), .C1(n74), .C2(n5), 
        .ZN(n104) );
  inv0d0 U39 ( .I(N102), .ZN(n22) );
  nd02d0 U40 ( .A1(n11), .A2(n13), .ZN(n14) );
  aon211d1 U41 ( .C1(n23), .C2(n24), .B(n25), .A(n5), .ZN(n13) );
  oai22d1 U42 ( .A1(n87), .A2(n26), .B1(n86), .B2(n27), .ZN(n105) );
  oaim22d1 U43 ( .A1(n28), .A2(n4), .B1(n28), .B2(pre_pass_thru_mgmt), .ZN(
        n106) );
  inv0d0 U44 ( .I(pass_thru_mgmt_delay), .ZN(n4) );
  nr02d0 U45 ( .A1(n29), .A2(n30), .ZN(n28) );
  oai31d1 U46 ( .B1(n31), .B2(n32), .B3(n33), .A(n34), .ZN(n107) );
  oai211d1 U47 ( .C1(n32), .C2(n35), .A(n33), .B(rdstb), .ZN(n34) );
  aoi211d1 U48 ( .C1(n6), .C2(readmode), .A(n36), .B(n37), .ZN(n33) );
  aor222d1 U49 ( .A1(idata[7]), .A2(n38), .B1(ldata[6]), .B2(n39), .C1(SDO), 
        .C2(n40), .Z(n108) );
  aor222d1 U50 ( .A1(n38), .A2(idata[5]), .B1(n39), .B2(ldata[4]), .C1(n40), 
        .C2(ldata[5]), .Z(n109) );
  aor222d1 U51 ( .A1(n38), .A2(idata[4]), .B1(n39), .B2(ldata[3]), .C1(n40), 
        .C2(ldata[4]), .Z(n110) );
  aor222d1 U52 ( .A1(n38), .A2(idata[3]), .B1(n39), .B2(ldata[2]), .C1(n40), 
        .C2(ldata[3]), .Z(n111) );
  aor222d1 U53 ( .A1(n38), .A2(idata[2]), .B1(n39), .B2(ldata[1]), .C1(n40), 
        .C2(ldata[2]), .Z(n112) );
  aor222d1 U54 ( .A1(n38), .A2(idata[1]), .B1(n39), .B2(ldata[0]), .C1(n40), 
        .C2(ldata[1]), .Z(n113) );
  aor22d1 U55 ( .A1(ldata[0]), .A2(n40), .B1(idata[0]), .B2(n38), .Z(n114) );
  aor222d1 U56 ( .A1(n38), .A2(idata[6]), .B1(n39), .B2(ldata[5]), .C1(n40), 
        .C2(ldata[6]), .Z(n115) );
  nr02d0 U57 ( .A1(n40), .A2(n41), .ZN(n39) );
  inv0d0 U58 ( .I(n36), .ZN(n40) );
  an02d0 U59 ( .A1(n41), .A2(n36), .Z(n38) );
  nr02d0 U60 ( .A1(n42), .A2(n12), .ZN(n36) );
  aon211d1 U61 ( .C1(n43), .C2(n37), .B(n42), .A(n44), .ZN(n116) );
  nd02d0 U62 ( .A1(n45), .A2(n43), .ZN(n44) );
  inv0d0 U63 ( .I(readmode), .ZN(n42) );
  aoim21d1 U64 ( .B1(writemode), .B2(wrstb), .A(n25), .ZN(n117) );
  aon211d1 U65 ( .C1(n41), .C2(n37), .B(n46), .A(n47), .ZN(n118) );
  nd02d0 U66 ( .A1(n45), .A2(n41), .ZN(n47) );
  inv0d0 U67 ( .I(writemode), .ZN(n46) );
  xr02d1 U68 ( .A1(n48), .A2(n49), .Z(n119) );
  nd02d0 U69 ( .A1(n50), .A2(count[1]), .ZN(n49) );
  xr02d1 U70 ( .A1(count[1]), .A2(n50), .Z(n120) );
  an02d0 U71 ( .A1(count[0]), .A2(n51), .Z(n50) );
  xr02d1 U72 ( .A1(count[0]), .A2(n51), .Z(n121) );
  nd02d0 U73 ( .A1(n32), .A2(n30), .ZN(n51) );
  nr02d0 U74 ( .A1(n6), .A2(n11), .ZN(n32) );
  oaim22d1 U75 ( .A1(n9), .A2(n52), .B1(n52), .B2(n6), .ZN(n122) );
  oai322d1 U76 ( .C1(n30), .C2(n85), .C3(n53), .A1(\fixed[1] ), .A2(n54), .B1(
        n55), .B2(n56), .ZN(n123) );
  oai221d1 U77 ( .B1(n53), .B2(n57), .C1(n85), .C2(n58), .A(n54), .ZN(n124) );
  nd03d0 U78 ( .A1(n11), .A2(n58), .A3(n85), .ZN(n54) );
  inv0d0 U79 ( .I(n45), .ZN(n57) );
  nr02d0 U80 ( .A1(n30), .A2(n7), .ZN(n45) );
  inv0d0 U81 ( .I(SDI), .ZN(n7) );
  aon211d1 U82 ( .C1(n55), .C2(n56), .B(n84), .A(n59), .ZN(n125) );
  nd03d0 U83 ( .A1(n37), .A2(n58), .A3(\fixed[1] ), .ZN(n59) );
  inv0d0 U84 ( .I(n53), .ZN(n58) );
  aoi21d1 U85 ( .B1(n24), .B2(n11), .A(n53), .ZN(n55) );
  aoim21d1 U86 ( .B1(n23), .B2(n25), .A(n60), .ZN(n53) );
  nr04d0 U87 ( .A1(n30), .A2(n43), .A3(n61), .A4(n41), .ZN(n60) );
  nr03d0 U88 ( .A1(count[1]), .A2(count[2]), .A3(count[0]), .ZN(n41) );
  inv0d0 U89 ( .I(n62), .ZN(n61) );
  nr03d0 U90 ( .A1(count[1]), .A2(count[2]), .A3(n63), .ZN(n43) );
  inv0d0 U91 ( .I(n64), .ZN(n23) );
  inv0d0 U92 ( .I(n85), .ZN(n24) );
  oai211d1 U93 ( .C1(n87), .C2(n65), .A(n66), .B(n88), .ZN(n126) );
  aor31d1 U94 ( .B1(n37), .B2(SDI), .B3(n67), .A(n68), .Z(n127) );
  aoi211d1 U95 ( .C1(n67), .C2(n37), .A(n3), .B(n27), .ZN(n68) );
  oai21d1 U96 ( .B1(n87), .B2(n69), .A(n70), .ZN(n128) );
  nd03d0 U97 ( .A1(SDI), .A2(n69), .A3(n71), .ZN(n70) );
  oai22d1 U98 ( .A1(n30), .A2(n29), .B1(pre_pass_thru_mgmt), .B2(n26), .ZN(n69) );
  oai221d1 U99 ( .B1(n72), .B2(n65), .C1(n10), .C2(n52), .A(n66), .ZN(n129) );
  or02d0 U100 ( .A1(n65), .A2(n3), .Z(n66) );
  inv0d0 U101 ( .I(pre_pass_thru_mgmt), .ZN(n3) );
  nd02d0 U102 ( .A1(n37), .A2(n52), .ZN(n65) );
  oai321d1 U103 ( .C1(n25), .C2(n85), .C3(n64), .B1(n5), .B2(n31), .A(n26), 
        .ZN(n52) );
  inv0d0 U104 ( .I(n27), .ZN(n26) );
  nr04d0 U105 ( .A1(n30), .A2(n62), .A3(n71), .A4(n67), .ZN(n27) );
  nr03d0 U106 ( .A1(n63), .A2(count[1]), .A3(n48), .ZN(n67) );
  inv0d0 U107 ( .I(count[2]), .ZN(n48) );
  inv0d0 U108 ( .I(n29), .ZN(n71) );
  nd03d0 U109 ( .A1(count[1]), .A2(n63), .A3(count[2]), .ZN(n29) );
  inv0d0 U110 ( .I(count[0]), .ZN(n63) );
  oai21d1 U111 ( .B1(count[1]), .B2(count[0]), .A(count[2]), .ZN(n62) );
  inv0d0 U112 ( .I(n37), .ZN(n30) );
  nr03d0 U114 ( .A1(n8), .A2(state[1]), .A3(n10), .ZN(n6) );
  inv0d0 U115 ( .I(state[0]), .ZN(n10) );
  nd02d0 U116 ( .A1(n84), .A2(n56), .ZN(n64) );
  inv0d0 U117 ( .I(\fixed[1] ), .ZN(n56) );
  nd02d0 U118 ( .A1(n35), .A2(n11), .ZN(n25) );
  inv0d0 U119 ( .I(n31), .ZN(n35) );
  nd03d0 U120 ( .A1(count[1]), .A2(count[0]), .A3(count[2]), .ZN(n31) );
  nr03d0 U121 ( .A1(state[0]), .A2(state[1]), .A3(n8), .ZN(n37) );
  inv0d0 U122 ( .I(n87), .ZN(n72) );
  inv0d0 U123 ( .I(n75), .ZN(addr[7]) );
  inv0d0 U124 ( .I(n76), .ZN(addr[6]) );
  inv0d0 U125 ( .I(n77), .ZN(addr[5]) );
  inv0d0 U126 ( .I(n78), .ZN(addr[4]) );
  inv0d0 U127 ( .I(n79), .ZN(addr[3]) );
  inv0d0 U128 ( .I(n80), .ZN(addr[2]) );
  inv0d0 U129 ( .I(n81), .ZN(addr[1]) );
  inv0d0 U130 ( .I(n74), .ZN(addr[0]) );
  oai21d1 U131 ( .B1(readmode), .B2(n12), .A(n73), .ZN(N34) );
  oai21d1 U132 ( .B1(n88), .B2(state[1]), .A(n12), .ZN(n73) );
  inv0d0 U133 ( .I(n11), .ZN(n12) );
  nr03d0 U134 ( .A1(n8), .A2(state[0]), .A3(n9), .ZN(n11) );
  inv0d0 U135 ( .I(state[1]), .ZN(n9) );
  inv0d0 U136 ( .I(n88), .ZN(n8) );
  housekeeping_spi_DW01_inc_0_DW01_inc_12 r144 ( .A(addr), .SUM({N108, N107, 
        N106, N105, N104, N103, N102, N101}) );
  inv0d1 U113 ( .I(n6), .ZN(n5) );
  inv0d0 U137 ( .I(n89), .ZN(n1) );
  inv0d1 U138 ( .I(n1), .ZN(n2) );
  inv0d1 U139 ( .I(n1), .ZN(n130) );
  inv0d1 U140 ( .I(n1), .ZN(n131) );
endmodule


module housekeeping_DW01_add_0_DW01_add_1 ( A, B, CI, SUM, CO );
  input [23:0] A;
  input [23:0] B;
  output [23:0] SUM;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14;
  wire   [23:1] carry;

  ad01d0 U1_1 ( .A(A[1]), .B(B[1]), .CI(carry[1]), .CO(carry[2]), .S(SUM[1])
         );
  xr02d1 U1 ( .A1(A[23]), .A2(carry[23]), .Z(SUM[23]) );
  xr02d1 U2 ( .A1(A[22]), .A2(carry[22]), .Z(SUM[22]) );
  nd02d1 U3 ( .A1(A[22]), .A2(carry[22]), .ZN(n1) );
  inv0d1 U4 ( .I(n1), .ZN(carry[23]) );
  xr02d1 U5 ( .A1(A[21]), .A2(carry[21]), .Z(SUM[21]) );
  nd02d1 U6 ( .A1(A[21]), .A2(carry[21]), .ZN(n2) );
  inv0d1 U7 ( .I(n2), .ZN(carry[22]) );
  xr02d1 U8 ( .A1(A[20]), .A2(carry[20]), .Z(SUM[20]) );
  nd02d1 U9 ( .A1(A[20]), .A2(carry[20]), .ZN(n3) );
  inv0d1 U10 ( .I(n3), .ZN(carry[21]) );
  xr02d1 U11 ( .A1(A[7]), .A2(carry[7]), .Z(SUM[7]) );
  nd02d1 U12 ( .A1(A[7]), .A2(carry[7]), .ZN(n4) );
  inv0d1 U13 ( .I(n4), .ZN(carry[8]) );
  xr02d1 U14 ( .A1(A[6]), .A2(carry[6]), .Z(SUM[6]) );
  nd02d1 U15 ( .A1(A[6]), .A2(carry[6]), .ZN(n5) );
  inv0d1 U16 ( .I(n5), .ZN(carry[7]) );
  xr02d1 U17 ( .A1(A[5]), .A2(carry[5]), .Z(SUM[5]) );
  nd02d1 U18 ( .A1(A[5]), .A2(carry[5]), .ZN(n6) );
  inv0d1 U19 ( .I(n6), .ZN(carry[6]) );
  xr02d1 U20 ( .A1(A[4]), .A2(carry[4]), .Z(SUM[4]) );
  nd02d1 U21 ( .A1(A[4]), .A2(carry[4]), .ZN(n7) );
  inv0d1 U22 ( .I(n7), .ZN(carry[5]) );
  xr02d1 U23 ( .A1(A[3]), .A2(carry[3]), .Z(SUM[3]) );
  nd02d1 U24 ( .A1(A[3]), .A2(carry[3]), .ZN(n8) );
  inv0d1 U25 ( .I(n8), .ZN(carry[4]) );
  xr02d1 U26 ( .A1(A[2]), .A2(carry[2]), .Z(SUM[2]) );
  nd02d1 U27 ( .A1(A[2]), .A2(carry[2]), .ZN(n9) );
  inv0d1 U28 ( .I(n9), .ZN(carry[3]) );
  xr02d1 U29 ( .A1(B[0]), .A2(A[0]), .Z(SUM[0]) );
  nd02d1 U30 ( .A1(B[0]), .A2(A[0]), .ZN(n10) );
  inv0d1 U31 ( .I(n10), .ZN(carry[1]) );
  nr04d0 U32 ( .A1(n11), .A2(n12), .A3(n13), .A4(n14), .ZN(carry[20]) );
  nd03d0 U33 ( .A1(A[9]), .A2(A[8]), .A3(carry[8]), .ZN(n14) );
  nd03d0 U34 ( .A1(A[18]), .A2(A[17]), .A3(A[19]), .ZN(n13) );
  nd03d0 U35 ( .A1(A[15]), .A2(A[14]), .A3(A[16]), .ZN(n12) );
  nd04d0 U36 ( .A1(A[13]), .A2(A[12]), .A3(A[11]), .A4(A[10]), .ZN(n11) );
endmodule


module housekeeping ( VPWR, VGND, wb_clk_i, wb_rstn_i, wb_adr_i, wb_dat_i, 
        wb_sel_i, wb_we_i, wb_cyc_i, wb_stb_i, wb_ack_o, wb_dat_o, porb, 
        pll_ena, pll_dco_ena, pll_div, pll_sel, pll90_sel, pll_trim, 
        pll_bypass, qspi_enabled, uart_enabled, spi_enabled, debug_mode, 
        ser_tx, ser_rx, spi_sdi, spi_csb, spi_sck, spi_sdo, spi_sdoenb, irq, 
        reset, serial_clock, serial_load, serial_resetn, serial_data_1, 
        serial_data_2, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        pwr_ctrl_out, trap, user_clock, mask_rev_in, spimemio_flash_csb, 
        spimemio_flash_clk, spimemio_flash_io0_oeb, spimemio_flash_io1_oeb, 
        spimemio_flash_io2_oeb, spimemio_flash_io3_oeb, spimemio_flash_io0_do, 
        spimemio_flash_io1_do, spimemio_flash_io2_do, spimemio_flash_io3_do, 
        spimemio_flash_io0_di, spimemio_flash_io1_di, spimemio_flash_io2_di, 
        spimemio_flash_io3_di, debug_in, debug_out, debug_oeb, pad_flash_csb, 
        pad_flash_csb_oeb, pad_flash_clk, pad_flash_clk_oeb, pad_flash_io0_oeb, 
        pad_flash_io1_oeb, pad_flash_io0_ieb, pad_flash_io1_ieb, 
        pad_flash_io0_do, pad_flash_io1_do, pad_flash_io0_di, pad_flash_io1_di, 
        usr1_vcc_pwrgood, usr2_vcc_pwrgood, usr1_vdd_pwrgood, usr2_vdd_pwrgood
 );
  input [31:0] wb_adr_i;
  input [31:0] wb_dat_i;
  input [3:0] wb_sel_i;
  output [31:0] wb_dat_o;
  output [4:0] pll_div;
  output [2:0] pll_sel;
  output [2:0] pll90_sel;
  output [25:0] pll_trim;
  output [2:0] irq;
  input [37:0] mgmt_gpio_in;
  output [37:0] mgmt_gpio_out;
  output [37:0] mgmt_gpio_oeb;
  output [3:0] pwr_ctrl_out;
  input [31:0] mask_rev_in;
  input wb_clk_i, wb_rstn_i, wb_we_i, wb_cyc_i, wb_stb_i, porb, qspi_enabled,
         uart_enabled, spi_enabled, debug_mode, ser_tx, spi_csb, spi_sck,
         spi_sdo, spi_sdoenb, trap, user_clock, spimemio_flash_csb,
         spimemio_flash_clk, spimemio_flash_io0_oeb, spimemio_flash_io1_oeb,
         spimemio_flash_io2_oeb, spimemio_flash_io3_oeb, spimemio_flash_io0_do,
         spimemio_flash_io1_do, spimemio_flash_io2_do, spimemio_flash_io3_do,
         debug_out, debug_oeb, pad_flash_io0_di, pad_flash_io1_di,
         usr1_vcc_pwrgood, usr2_vcc_pwrgood, usr1_vdd_pwrgood,
         usr2_vdd_pwrgood;
  output wb_ack_o, pll_ena, pll_dco_ena, pll_bypass, ser_rx, spi_sdi, reset,
         serial_clock, serial_load, serial_resetn, serial_data_1,
         serial_data_2, spimemio_flash_io0_di, spimemio_flash_io1_di,
         spimemio_flash_io2_di, spimemio_flash_io3_di, debug_in, pad_flash_csb,
         pad_flash_csb_oeb, pad_flash_clk, pad_flash_clk_oeb,
         pad_flash_io0_oeb, pad_flash_io1_oeb, pad_flash_io0_ieb,
         pad_flash_io1_ieb, pad_flash_io0_do, pad_flash_io1_do;
  inout VPWR,  VGND;
  wire   N139, N165, n2628, pass_thru_mgmt_reset, reset_reg,
         pass_thru_mgmt_delay, pass_thru_mgmt, \gpio_configure[34][12] ,
         \gpio_configure[34][11] , \gpio_configure[34][9] ,
         \gpio_configure[34][8] , \gpio_configure[34][7] ,
         \gpio_configure[34][6] , \gpio_configure[34][5] ,
         \gpio_configure[34][4] , \gpio_configure[34][3] ,
         \gpio_configure[34][2] , \gpio_configure[33][12] ,
         \gpio_configure[33][11] , \gpio_configure[33][9] ,
         \gpio_configure[33][8] , \gpio_configure[33][7] ,
         \gpio_configure[33][6] , \gpio_configure[33][5] ,
         \gpio_configure[33][4] , \gpio_configure[33][3] ,
         \gpio_configure[33][2] , \gpio_configure[31][12] ,
         \gpio_configure[31][11] , \gpio_configure[31][9] ,
         \gpio_configure[31][8] , \gpio_configure[31][7] ,
         \gpio_configure[31][6] , \gpio_configure[31][5] ,
         \gpio_configure[31][4] , \gpio_configure[31][3] ,
         \gpio_configure[31][2] , \gpio_configure[30][12] ,
         \gpio_configure[30][11] , \gpio_configure[30][9] ,
         \gpio_configure[30][8] , \gpio_configure[30][7] ,
         \gpio_configure[30][6] , \gpio_configure[30][5] ,
         \gpio_configure[30][4] , \gpio_configure[30][3] ,
         \gpio_configure[30][2] , \gpio_configure[29][12] ,
         \gpio_configure[29][11] , \gpio_configure[29][9] ,
         \gpio_configure[29][8] , \gpio_configure[29][7] ,
         \gpio_configure[29][6] , \gpio_configure[29][5] ,
         \gpio_configure[29][4] , \gpio_configure[29][3] ,
         \gpio_configure[29][2] , \gpio_configure[28][12] ,
         \gpio_configure[28][11] , \gpio_configure[28][9] ,
         \gpio_configure[28][8] , \gpio_configure[28][7] ,
         \gpio_configure[28][6] , \gpio_configure[28][5] ,
         \gpio_configure[28][4] , \gpio_configure[28][3] ,
         \gpio_configure[28][2] , \gpio_configure[27][12] ,
         \gpio_configure[27][11] , \gpio_configure[27][9] ,
         \gpio_configure[27][8] , \gpio_configure[27][7] ,
         \gpio_configure[27][6] , \gpio_configure[27][5] ,
         \gpio_configure[27][4] , \gpio_configure[27][3] ,
         \gpio_configure[27][2] , \gpio_configure[26][12] ,
         \gpio_configure[26][11] , \gpio_configure[26][9] ,
         \gpio_configure[26][8] , \gpio_configure[26][7] ,
         \gpio_configure[26][6] , \gpio_configure[26][5] ,
         \gpio_configure[26][4] , \gpio_configure[26][3] ,
         \gpio_configure[26][2] , \gpio_configure[25][12] ,
         \gpio_configure[25][11] , \gpio_configure[25][9] ,
         \gpio_configure[25][8] , \gpio_configure[25][7] ,
         \gpio_configure[25][6] , \gpio_configure[25][5] ,
         \gpio_configure[25][4] , \gpio_configure[25][3] ,
         \gpio_configure[25][2] , \gpio_configure[24][12] ,
         \gpio_configure[24][11] , \gpio_configure[24][9] ,
         \gpio_configure[24][8] , \gpio_configure[24][7] ,
         \gpio_configure[24][6] , \gpio_configure[24][5] ,
         \gpio_configure[24][4] , \gpio_configure[24][3] ,
         \gpio_configure[24][2] , \gpio_configure[23][12] ,
         \gpio_configure[23][11] , \gpio_configure[23][9] ,
         \gpio_configure[23][8] , \gpio_configure[23][7] ,
         \gpio_configure[23][6] , \gpio_configure[23][5] ,
         \gpio_configure[23][4] , \gpio_configure[23][3] ,
         \gpio_configure[23][2] , \gpio_configure[22][12] ,
         \gpio_configure[22][11] , \gpio_configure[22][9] ,
         \gpio_configure[22][8] , \gpio_configure[22][7] ,
         \gpio_configure[22][6] , \gpio_configure[22][5] ,
         \gpio_configure[22][4] , \gpio_configure[22][3] ,
         \gpio_configure[22][2] , \gpio_configure[21][12] ,
         \gpio_configure[21][11] , \gpio_configure[21][9] ,
         \gpio_configure[21][8] , \gpio_configure[21][7] ,
         \gpio_configure[21][6] , \gpio_configure[21][5] ,
         \gpio_configure[21][4] , \gpio_configure[21][3] ,
         \gpio_configure[21][2] , \gpio_configure[20][12] ,
         \gpio_configure[20][11] , \gpio_configure[20][9] ,
         \gpio_configure[20][8] , \gpio_configure[20][7] ,
         \gpio_configure[20][6] , \gpio_configure[20][5] ,
         \gpio_configure[20][4] , \gpio_configure[20][3] ,
         \gpio_configure[20][2] , \gpio_configure[19][12] ,
         \gpio_configure[19][11] , \gpio_configure[19][9] ,
         \gpio_configure[19][8] , \gpio_configure[19][7] ,
         \gpio_configure[19][6] , \gpio_configure[19][5] ,
         \gpio_configure[19][4] , \gpio_configure[19][3] ,
         \gpio_configure[19][2] , \gpio_configure[18][12] ,
         \gpio_configure[18][11] , \gpio_configure[18][9] ,
         \gpio_configure[18][8] , \gpio_configure[18][7] ,
         \gpio_configure[18][6] , \gpio_configure[18][5] ,
         \gpio_configure[18][4] , \gpio_configure[18][3] ,
         \gpio_configure[18][2] , \gpio_configure[17][12] ,
         \gpio_configure[17][11] , \gpio_configure[17][9] ,
         \gpio_configure[17][8] , \gpio_configure[17][7] ,
         \gpio_configure[17][6] , \gpio_configure[17][5] ,
         \gpio_configure[17][4] , \gpio_configure[17][3] ,
         \gpio_configure[17][2] , \gpio_configure[16][12] ,
         \gpio_configure[16][11] , \gpio_configure[16][9] ,
         \gpio_configure[16][8] , \gpio_configure[16][7] ,
         \gpio_configure[16][6] , \gpio_configure[16][5] ,
         \gpio_configure[16][4] , \gpio_configure[16][3] ,
         \gpio_configure[16][2] , \gpio_configure[15][12] ,
         \gpio_configure[15][11] , \gpio_configure[15][9] ,
         \gpio_configure[15][8] , \gpio_configure[15][7] ,
         \gpio_configure[15][6] , \gpio_configure[15][5] ,
         \gpio_configure[15][4] , \gpio_configure[15][3] ,
         \gpio_configure[15][2] , \gpio_configure[14][12] ,
         \gpio_configure[14][11] , \gpio_configure[14][9] ,
         \gpio_configure[14][8] , \gpio_configure[14][7] ,
         \gpio_configure[14][6] , \gpio_configure[14][5] ,
         \gpio_configure[14][4] , \gpio_configure[14][3] ,
         \gpio_configure[14][2] , \gpio_configure[13][12] ,
         \gpio_configure[13][11] , \gpio_configure[13][9] ,
         \gpio_configure[13][8] , \gpio_configure[13][7] ,
         \gpio_configure[13][6] , \gpio_configure[13][5] ,
         \gpio_configure[13][4] , \gpio_configure[13][3] ,
         \gpio_configure[13][2] , \gpio_configure[12][12] ,
         \gpio_configure[12][11] , \gpio_configure[12][9] ,
         \gpio_configure[12][8] , \gpio_configure[12][7] ,
         \gpio_configure[12][6] , \gpio_configure[12][5] ,
         \gpio_configure[12][4] , \gpio_configure[12][3] ,
         \gpio_configure[12][2] , \gpio_configure[11][12] ,
         \gpio_configure[11][11] , \gpio_configure[11][9] ,
         \gpio_configure[11][8] , \gpio_configure[11][7] ,
         \gpio_configure[11][6] , \gpio_configure[11][5] ,
         \gpio_configure[11][4] , \gpio_configure[11][3] ,
         \gpio_configure[11][2] , \gpio_configure[10][12] ,
         \gpio_configure[10][11] , \gpio_configure[10][9] ,
         \gpio_configure[10][8] , \gpio_configure[10][7] ,
         \gpio_configure[10][6] , \gpio_configure[10][5] ,
         \gpio_configure[10][4] , \gpio_configure[10][3] ,
         \gpio_configure[10][2] , \gpio_configure[9][12] ,
         \gpio_configure[9][11] , \gpio_configure[9][9] ,
         \gpio_configure[9][8] , \gpio_configure[9][7] ,
         \gpio_configure[9][6] , \gpio_configure[9][5] ,
         \gpio_configure[9][4] , \gpio_configure[9][3] ,
         \gpio_configure[9][2] , \gpio_configure[8][12] ,
         \gpio_configure[8][11] , \gpio_configure[8][9] ,
         \gpio_configure[8][8] , \gpio_configure[8][7] ,
         \gpio_configure[8][6] , \gpio_configure[8][5] ,
         \gpio_configure[8][4] , \gpio_configure[8][3] ,
         \gpio_configure[8][2] , \gpio_configure[7][12] ,
         \gpio_configure[7][11] , \gpio_configure[7][9] ,
         \gpio_configure[7][8] , \gpio_configure[7][7] ,
         \gpio_configure[7][6] , \gpio_configure[7][5] ,
         \gpio_configure[7][4] , \gpio_configure[7][3] ,
         \gpio_configure[7][2] , \gpio_configure[6][12] ,
         \gpio_configure[6][11] , \gpio_configure[6][9] ,
         \gpio_configure[6][8] , \gpio_configure[6][7] ,
         \gpio_configure[6][6] , \gpio_configure[6][5] ,
         \gpio_configure[6][4] , \gpio_configure[6][3] ,
         \gpio_configure[6][2] , \gpio_configure[5][12] ,
         \gpio_configure[5][11] , \gpio_configure[5][9] ,
         \gpio_configure[5][8] , \gpio_configure[5][7] ,
         \gpio_configure[5][6] , \gpio_configure[5][5] ,
         \gpio_configure[5][4] , \gpio_configure[5][3] ,
         \gpio_configure[5][2] , \gpio_configure[4][12] ,
         \gpio_configure[4][11] , \gpio_configure[4][9] ,
         \gpio_configure[4][8] , \gpio_configure[4][7] ,
         \gpio_configure[4][6] , \gpio_configure[4][5] ,
         \gpio_configure[4][4] , \gpio_configure[4][3] ,
         \gpio_configure[4][2] , \gpio_configure[3][12] ,
         \gpio_configure[3][10] , \gpio_configure[3][9] ,
         \gpio_configure[3][8] , \gpio_configure[3][7] ,
         \gpio_configure[3][6] , \gpio_configure[3][5] ,
         \gpio_configure[3][4] , \gpio_configure[3][3] ,
         \gpio_configure[3][2] , \gpio_configure[3][1] ,
         \gpio_configure[2][12] , \gpio_configure[2][11] ,
         \gpio_configure[2][9] , \gpio_configure[2][8] ,
         \gpio_configure[2][7] , \gpio_configure[2][6] ,
         \gpio_configure[2][5] , \gpio_configure[2][4] ,
         \gpio_configure[2][3] , \gpio_configure[2][2] ,
         \gpio_configure[1][10] , \gpio_configure[1][9] ,
         \gpio_configure[1][8] , \gpio_configure[1][7] ,
         \gpio_configure[1][6] , \gpio_configure[1][5] ,
         \gpio_configure[1][4] , \gpio_configure[1][3] ,
         \gpio_configure[1][2] , \gpio_configure[0][10] ,
         \gpio_configure[0][9] , \gpio_configure[0][8] ,
         \gpio_configure[0][7] , \gpio_configure[0][6] ,
         \gpio_configure[0][5] , \gpio_configure[0][4] ,
         \gpio_configure[0][3] , \gpio_configure[0][2] , hkspi_disable, rdstb,
         wrstb, wbbd_busy, N614, N615, N616, N617, N618, N619, N620, N621,
         N622, N623, N624, N625, _0_net_, \_1_net_[0] , sdo, sdo_enb,
         pass_thru_user, pass_thru_user_delay, clk2_output_dest,
         clk1_output_dest, trap_output_dest, irq_1_inputsrc, irq_2_inputsrc,
         serial_clock_pre, serial_bb_resetn, serial_resetn_pre, serial_bb_load,
         serial_load_pre, serial_bb_data_2, serial_xfer, serial_busy, N2651,
         N2652, N2653, N2654, N2655, N2656, N2657, N2789, N2790, N2791, N2792,
         csclk, \U3/U17/Z_0 , \U3/U17/Z_1 , \U3/U31/Z_0 , \U3/U31/Z_1 ,
         \U3/U31/Z_2 , \U3/U31/Z_3 , \U3/U31/Z_4 , \U3/U32/Z_0 , n475, n476,
         n477, n478, n479, n480, n481, n482, n483, n484, n485, n486, n487,
         n488, n489, n490, n491, n492, n493, n494, n495, n496, n497, n498,
         n499, n500, n501, n502, n503, n504, n505, n506, n507, n508, n509,
         n510, n511, n512, n513, n514, n515, n516, n517, n533, n538, n541,
         n544, n547, n550, n553, n556, n565, n568, n569, n570, n571, n572,
         n573, n575, n577, n578, n579, n580, n581, n582, n586, n590, n591,
         n592, n594, n596, n598, n600, n602, n603, n612, n666, n673, n694,
         n715, n723, n726, n736, n744, n745, n746, n748, n749, n750, n752,
         n753, n754, n756, n763, n764, n767, n769, n771, n772, n773, n775,
         n776, n778, n805, n806, n807, n810, n820, n847, n848, n849, n852,
         n862, n889, n890, n891, n894, n904, n933, n936, n946, n975, n978,
         n988, n1015, n1016, n1017, n1020, n1030, n1053, n1080, n1082, n1085,
         n1095, n1103, n1104, n1105, n1107, n1108, n1109, n1111, n1112, n1113,
         n1115, n1126, n1128, n1130, n1131, n1132, n1134, n1135, n1144, n1145,
         n1146, n1155, n1156, n1157, n1162, n1163, n1164, n1169, n1170, n1184,
         n1186, n1189, n1190, n1191, n1197, n1198, n1201, n1202, n1256, n1278,
         n1300, n1322, n1344, n1366, n1388, n1410, n1432, n1454, n1476, n1672,
         n1674, n1779, n1783, n1784, n1796, n1804, n1836, n1837, n1838, n1873,
         n1880, n1882, n1883, n1889, n1894, n1895, n1900, n1902, n1903, n1908,
         n1916, n1917, n1922, n1924, n1929, n1939, n1943, n1951, n1952, n1957,
         n1959, n1960, n1965, n1971, n1972, n1977, n1979, n1980, n1985, n1993,
         n1994, n1999, n2001, n2005, n2013, n2014, n2019, n2021, n2022, n2027,
         n3044, n3087, n3088, n3089, n3090, n3091, n3092, n3093, n3094, n3095,
         n3096, n3097, n3098, n3099, n3100, n3101, n3102, n3103, n3104, n3105,
         n3106, n3107, n3108, n3109, n3110, n3111, n3112, n3113, n3114, n3115,
         n3116, n3117, n3118, n3119, n3120, n3121, n3122, n3123, n3124, n3125,
         n3126, n3127, n3128, n3129, n3130, n3131, n3132, n3133, n3134, n3135,
         n3136, n3137, n3138, n3139, n3140, n3141, n3142, n3143, n3144, n3145,
         n3146, n3147, n3148, n3149, n3150, n3151, n3152, n3153, n3154, n3155,
         n3156, n3157, n3158, n3159, n3160, n3161, n3162, n3163, n3164, n3165,
         n3166, n3167, n3168, n3169, n3170, n3171, n3172, n3173, n3174, n3175,
         n3176, n3177, n3178, n3179, n3180, n3181, n3182, n3183, n3184, n3185,
         n3186, n3187, n3188, n3189, n3190, n3191, n3192, n3193, n3194, n3195,
         n3196, n3197, n3198, n3199, n3200, n3201, n3202, n3203, n3204, n3205,
         n3206, n3207, n3208, n3209, n3210, n3211, n3212, n3213, n3214, n3215,
         n3216, n3217, n3218, n3219, n3220, n3221, n3222, n3223, n3224, n3225,
         n3226, n3227, n3228, n3229, n3230, n3231, n3232, n3233, n3234, n3235,
         n3236, n3237, n3238, n3239, n3240, n3241, n3242, n3243, n3244, n3245,
         n3246, n3247, n3248, n3249, n3250, n3251, n3252, n3253, n3254, n3255,
         n3256, n3257, n3258, n3259, n3260, n3261, n3262, n3263, n3264, n3265,
         n3266, n3267, n3268, n3269, n3270, n3271, n3272, n3273, n3274, n3275,
         n3276, n3277, n3278, n3279, n3280, n3281, n3282, n3283, n3284, n3285,
         n3286, n3287, n3288, n3289, n3290, n3291, n3292, n3293, n3294, n3295,
         n3296, n3297, n3298, n3299, n3300, n3301, n3302, n3303, n3304, n3305,
         n3306, n3307, n3308, n3309, n3310, n3311, n3312, n3313, n3314, n3315,
         n3316, n3317, n3318, n3319, n3320, n3321, n3322, n3323, n3324, n3325,
         n3326, n3327, n3328, n3329, n3330, n3331, n3332, n3333, n3334, n3335,
         n3336, n3337, n3338, n3339, n3340, n3341, n3342, n3343, n3344, n3345,
         n3346, n3347, n3348, n3349, n3350, n3351, n3352, n3353, n3354, n3355,
         n3356, n3357, n3358, n3359, n3360, n3361, n3362, n3363, n3364, n3365,
         n3366, n3367, n3368, n3369, n3370, n3371, n3372, n3373, n3374, n3375,
         n3376, n3377, n3378, n3379, n3380, n3381, n3382, n3383, n3384, n3385,
         n3386, n3387, n3388, n3389, n3390, n3391, n3392, n3393, n3394, n3395,
         n3396, n3397, n3398, n3399, n3400, n3401, n3402, n3403, n3404, n3405,
         n3406, n3407, n3408, n3409, n3410, n3411, n3412, n3413, n3414, n3415,
         n3416, n3417, n3418, n3419, n3420, n3421, n3422, n3423, n3424, n3425,
         n3426, n3427, n3428, n3429, n3430, n3431, n3432, n3433, n3434, n3435,
         n3436, n3437, n3438, n3439, n3440, n3441, n3442, n3443, n3444, n3445,
         n3446, n3447, n3448, n3449, n3450, n3451, n3452, n3453, n3454, n3455,
         n3456, n3457, n3458, n3459, n3460, n3461, n3462, n3463, n3464, n3465,
         n3466, n3467, n3468, n3469, n3470, n3471, n3472, n3473, n3474, n3475,
         n3476, n3477, n3478, n3479, n3480, n3481, n3482, n3483, n3484, n3485,
         n3486, n3487, n3488, n3489, n3490, n3491, n3492, n3493, n3494, n3495,
         n3496, n3497, n3498, n3499, n3500, n3501, n3502, n3503, n3504, n3505,
         n3506, n3507, n3508, n3509, n3510, n3511, n3512, n3513, n3514, n3515,
         n3516, n3517, n3518, n3519, n3520, n3521, n3522, n3523, n3524, n3525,
         n3526, n3527, n3528, n3529, n3530, n3531, n3532, n3533, n3534, n3535,
         n3536, n3537, n3538, n3539, n3540, n3541, n3542, n3543, n3544, n3545,
         n3546, n3547, n3548, n3549, n3550, n3551, n3552, n3553, n3554, n3555,
         n3556, n3557, n3558, n3559, n3560, n3561, n3562, n3563, n3564, n3565,
         n3566, n3567, n3568, n3569, n3570, n3571, n3572, n3573, n3574, n3575,
         n3576, n3577, n3578, n3579, n3580, n3581, n3582, n3583, n3584, n3585,
         n3586, n3587, n3588, n3589, n3590, n3591, n3592, n3593, n3594, n3595,
         n3596, n3597, n3598, n3599, n3600, n3601, n3602, n3603, n3604, n3605,
         n3606, n3607, n3608, n3609, n3610, n3611, n3612, n3613, n3614, n3615,
         n3616, n3617, n3618, n3619, n3620, n3621, n3622, n3623, n3624, n3625,
         n3626, n3627, n3628, n3629, n3630, n3631, n3632, n3633, n3634, n3635,
         n3636, n3637, n3638, n3639, n3640, n3641, n3642, n3643, n3644, n3645,
         n3646, n3647, n3648, n3649, n3650, n3651, n3652, n3653, n3654, n3655,
         n3656, n3657, n3658, n3659, n3660, n3661, n3662, n3663, n3664, n3665,
         n3666, n3667, n3668, n3669, n3670, n3671, n3672, n3673, n3674, n3675,
         n3676, n3677, n3678, n3679, n3680, n3681, n3682, n3683, n3684, n3685,
         n3686, n3687, n3688, n3689, n3690, n3691, n3692, n3693, n3694, n3695,
         n3696, n3697, n3698, n3699, n3700, n3701, n3702, n3703, n3704, n3705,
         n3706, n3707, n3708, n3709, n3710, n3711, n3712, n3713, n3714, n3715,
         n3716, n3717, n3718, n3719, n3720, n3721, n3722, n3723, n3724, n3725,
         n3726, n3727, n3728, n3729, n3730, n3731, n3732, n3733, n3734, n3735,
         n3736, n3737, n3738, n3739, n3740, n3741, n3742, n3743, n3744, n3745,
         n3746, n3747, n3748, n3749, n3750, n3751, n3752, n3753, n3754, n3755,
         n3756, n3757, n3758, n3759, n3760, n3761, n3762, n3763, n3764, n3765,
         n3766, n3767, n3768, n3769, n3770, n3771, n3772, n3773, n3774, n3775,
         n3776, n3777, n3778, n3779, n3780, n3781, n3782, n3783, n3784, n3785,
         n3786, n3787, n3788, n3789, n3790, n3791, n3792, n3793, n3794, n3795,
         n3796, n3797, n3798, n3799, n3800, n3801, n3802, \r1926/carry[4] ,
         \r1926/carry[3] , \r1926/carry[2] , \r1926/carry[1] ,
         \r1926/carry[0] , \add_959/carry[5] , \add_959/carry[4] ,
         \add_959/carry[3] , \add_959/carry[2] , n1, n2, n3, n4, n5, n6, n7,
         n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
         n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35,
         n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49,
         n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63,
         n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77,
         n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91,
         n92, n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103, n104,
         n105, n106, n107, n108, n109, n110, n111, n112, n113, n114, n115,
         n116, n117, n118, n119, n120, n121, n122, n123, n124, n125, n126,
         n127, n128, n129, n130, n131, n132, n133, n135, n136, n137, n138,
         n139, n141, n142, n143, n144, n145, n146, n147, n148, n149, n150,
         n151, n152, n153, n154, n155, n156, n157, n158, n159, n160, n161,
         n162, n163, n164, n165, n166, n167, n168, n169, n170, n171, n172,
         n173, n174, n175, n176, n177, n178, n179, n180, n181, n182, n183,
         n184, n185, n186, n187, n188, n189, n190, n191, n192, n193, n194,
         n195, n196, n197, n198, n199, n200, n201, n202, n203, n204, n205,
         n206, n207, n208, n209, n210, n211, n212, n213, n214, n215, n216,
         n217, n218, n219, n220, n221, n222, n223, n224, n225, n226, n227,
         n228, n229, n230, n231, n232, n233, n234, n235, n236, n237, n238,
         n239, n240, n241, n242, n243, n244, n245, n246, n247, n248, n249,
         n250, n251, n252, n253, n254, n255, n256, n257, n258, n259, n260,
         n261, n262, n263, n264, n265, n266, n267, n268, n269, n270, n271,
         n272, n273, n274, n275, n276, n277, n278, n279, n280, n281, n282,
         n283, n284, n285, n286, n287, n288, n289, n290, n291, n292, n293,
         n294, n295, n296, n297, n298, n299, n300, n301, n302, n303, n304,
         n305, n306, n307, n308, n309, n310, n311, n312, n313, n314, n315,
         n316, n317, n318, n319, n320, n321, n322, n323, n324, n325, n326,
         n327, n328, n329, n330, n331, n332, n333, n334, n335, n336, n337,
         n338, n339, n340, n341, n342, n343, n344, n345, n346, n347, n348,
         n349, n350, n351, n352, n353, n354, n355, n356, n357, n358, n359,
         n360, n361, n362, n363, n364, n365, n366, n367, n368, n369, n370,
         n371, n372, n373, n374, n375, n376, n377, n378, n379, n380, n381,
         n382, n383, n384, n385, n386, n387, n388, n389, n390, n391, n392,
         n393, n394, n395, n396, n397, n398, n399, n400, n401, n402, n403,
         n404, n405, n406, n407, n408, n409, n410, n411, n412, n413, n414,
         n415, n416, n417, n418, n419, n420, n421, n422, n423, n424, n425,
         n426, n427, n428, n429, n430, n431, n432, n433, n434, n435, n436,
         n437, n438, n439, n440, n441, n442, n443, n444, n445, n446, n447,
         n448, n449, n450, n451, n452, n453, n454, n455, n456, n457, n458,
         n459, n460, n461, n462, n463, n464, n465, n466, n467, n468, n469,
         n470, n471, n472, n473, n474, n518, n519, n520, n521, n522, n523,
         n524, n525, n526, n527, n528, n529, n530, n531, n532, n534, n535,
         n536, n537, n539, n540, n542, n543, n545, n546, n548, n549, n551,
         n552, n554, n555, n557, n558, n559, n560, n561, n562, n563, n564,
         n566, n567, n574, n576, n583, n584, n585, n587, n588, n589, n593,
         n595, n597, n599, n601, n604, n605, n606, n607, n608, n609, n610,
         n611, n613, n614, n615, n616, n617, n618, n619, n620, n621, n622,
         n623, n624, n625, n626, n627, n628, n629, n630, n631, n632, n633,
         n634, n635, n636, n637, n638, n639, n640, n641, n642, n643, n644,
         n645, n646, n647, n648, n649, n650, n651, n652, n653, n654, n655,
         n656, n657, n658, n659, n660, n661, n662, n663, n664, n665, n667,
         n668, n669, n670, n671, n672, n674, n675, n676, n677, n678, n679,
         n680, n681, n682, n683, n684, n685, n686, n687, n688, n689, n690,
         n691, n692, n693, n695, n696, n697, n698, n699, n700, n701, n702,
         n703, n704, n705, n706, n707, n708, n709, n710, n711, n712, n713,
         n714, n716, n717, n718, n719, n720, n721, n722, n724, n725, n727,
         n728, n729, n730, n731, n732, n733, n734, n735, n737, n738, n739,
         n740, n741, n742, n743, n747, n751, n755, n757, n758, n759, n760,
         n761, n762, n765, n766, n768, n770, n774, n777, n779, n780, n781,
         n782, n783, n784, n785, n786, n787, n788, n789, n790, n791, n792,
         n793, n794, n795, n796, n797, n798, n799, n800, n801, n802, n803,
         n804, n808, n809, n811, n812, n813, n814, n815, n816, n817, n818,
         n819, n821, n822, n823, n824, n825, n826, n827, n828, n829, n830,
         n831, n832, n833, n834, n835, n836, n837, n838, n839, n840, n841,
         n842, n843, n844, n845, n846, n850, n851, n853, n854, n855, n856,
         n857, n858, n859, n860, n861, n863, n864, n865, n866, n867, n868,
         n869, n870, n871, n872, n873, n874, n875, n876, n877, n878, n879,
         n880, n881, n882, n883, n884, n885, n886, n887, n888, n892, n893,
         n895, n896, n897, n898, n899, n900, n901, n902, n903, n905, n906,
         n907, n908, n909, n910, n911, n912, n913, n914, n915, n916, n917,
         n918, n919, n920, n921, n922, n923, n924, n925, n926, n927, n928,
         n929, n930, n931, n932, n934, n935, n937, n938, n939, n940, n941,
         n942, n943, n944, n945, n947, n948, n949, n950, n951, n952, n953,
         n954, n955, n956, n957, n958, n959, n960, n961, n962, n963, n964,
         n965, n966, n967, n968, n969, n970, n971, n972, n973, n974, n976,
         n977, n979, n980, n981, n982, n983, n984, n985, n986, n987, n989,
         n990, n991, n992, n993, n994, n995, n996, n997, n998, n999, n1000,
         n1001, n1002, n1003, n1004, n1005, n1006, n1007, n1008, n1009, n1010,
         n1011, n1012, n1013, n1014, n1018, n1019, n1021, n1022, n1023, n1024,
         n1025, n1026, n1027, n1028, n1029, n1031, n1032, n1033, n1034, n1035,
         n1036, n1037, n1038, n1039, n1040, n1041, n1042, n1043, n1044, n1045,
         n1046, n1047, n1048, n1049, n1050, n1051, n1052, n1054, n1055, n1056,
         n1057, n1058, n1059, n1060, n1061, n1062, n1063, n1064, n1065, n1066,
         n1067, n1068, n1069, n1070, n1071, n1072, n1073, n1074, n1075, n1076,
         n1077, n1078, n1079, n1081, n1083, n1084, n1086, n1087, n1088, n1089,
         n1090, n1091, n1092, n1093, n1094, n1096, n1097, n1098, n1099, n1100,
         n1101, n1102, n1106, n1110, n1114, n1116, n1117, n1118, n1119, n1120,
         n1121, n1122, n1123, n1124, n1125, n1127, n1129, n1133, n1136, n1137,
         n1138, n1139, n1140, n1141, n1142, n1143, n1147, n1148, n1149, n1150,
         n1151, n1152, n1153, n1154, n1158, n1159, n1160, n1161, n1165, n1166,
         n1167, n1168, n1171, n1172, n1173, n1174, n1175, n1176, n1177, n1178,
         n1179, n1180, n1181, n1182, n1183, n1185, n1187, n1188, n1192, n1193,
         n1194, n1195, n1196, n1199, n1200, n1203, n1204, n1205, n1206, n1207,
         n1208, n1209, n1210, n1211, n1212, n1213, n1214, n1215, n1216, n1217,
         n1218, n1219, n1220, n1221, n1222, n1223, n1224, n1225, n1226, n1227,
         n1228, n1229, n1230, n1231, n1232, n1233, n1234, n1235, n1236, n1237,
         n1238, n1239, n1240, n1241, n1242, n1243, n1244, n1245, n1246, n1247,
         n1248, n1249, n1250, n1251, n1252, n1253, n1254, n1255, n1257, n1258,
         n1259, n1260, n1261, n1262, n1263, n1264, n1265, n1266, n1267, n1268,
         n1269, n1270, n1271, n1272, n1273, n1274, n1275, n1276, n1277, n1279,
         n1280, n1281, n1282, n1283, n1284, n1285, n1286, n1287, n1288, n1289,
         n1290, n1291, n1292, n1293, n1294, n1295, n1296, n1297, n1298, n1299,
         n1301, n1302, n1303, n1304, n1305, n1306, n1307, n1308, n1309, n1310,
         n1311, n1312, n1313, n1314, n1315, n1316, n1317, n1318, n1319, n1320,
         n1321, n1323, n1324, n1325, n1326, n1327, n1328, n1329, n1330, n1331,
         n1332, n1333, n1334, n1335, n1336, n1337, n1338, n1339, n1340, n1341,
         n1342, n1343, n1345, n1346, n1347, n1348, n1349, n1350, n1351, n1352,
         n1353, n1354, n1355, n1356, n1357, n1358, n1359, n1360, n1361, n1362,
         n1363, n1364, n1365, n1367, n1368, n1369, n1370, n1371, n1372, n1373,
         n1374, n1375, n1376, n1377, n1378, n1379, n1380, n1381, n1382, n1383,
         n1384, n1385, n1386, n1387, n1389, n1390, n1391, n1392, n1393, n1394,
         n1395, n1396, n1397, n1398, n1399, n1400, n1401, n1402, n1403, n1404,
         n1405, n1406, n1407, n1408, n1409, n1411, n1412, n1413, n1414, n1415,
         n1416, n1417, n1418, n1419, n1420, n1421, n1422, n1423, n1424, n1425,
         n1426, n1427, n1428, n1429, n1430, n1431, n1433, n1434, n1435, n1436,
         n1437, n1438, n1439, n1440, n1441, n1442, n1443, n1444, n1445, n1446,
         n1447, n1448, n1449, n1450, n1451, n1452, n1453, n1455, n1456, n1457,
         n1458, n1459, n1460, n1461, n1462, n1463, n1464, n1465, n1466, n1467,
         n1468, n1469, n1470, n1471, n1472, n1473, n1474, n1475, n1477, n1478,
         n1479, n1480, n1481, n1482, n1483, n1484, n1485, n1486, n1487, n1488,
         n1489, n1490, n1491, n1492, n1493, n1494, n1495, n1496, n1497, n1498,
         n1499, n1500, n1501, n1502, n1503, n1504, n1505, n1506, n1507, n1508,
         n1509, n1510, n1511, n1512, n1513, n1514, n1515, n1516, n1517, n1518,
         n1519, n1520, n1521, n1522, n1523, n1524, n1525, n1526, n1527, n1528,
         n1529, n1530, n1531, n1532, n1533, n1534, n1535, n1536, n1537, n1538,
         n1539, n1540, n1541, n1542, n1543, n1544, n1545, n1546, n1547, n1548,
         n1549, n1550, n1551, n1552, n1553, n1554, n1555, n1556, n1557, n1558,
         n1559, n1560, n1561, n1562, n1563, n1564, n1565, n1566, n1567, n1568,
         n1569, n1570, n1571, n1572, n1573, n1574, n1575, n1576, n1577, n1578,
         n1579, n1580, n1581, n1582, n1583, n1584, n1585, n1586, n1587, n1588,
         n1589, n1590, n1591, n1592, n1593, n1594, n1595, n1596, n1597, n1598,
         n1599, n1600, n1601, n1602, n1603, n1604, n1605, n1606, n1607, n1608,
         n1609, n1610, n1611, n1612, n1613, n1614, n1615, n1616, n1617, n1618,
         n1619, n1620, n1621, n1622, n1623, n1624, n1625, n1626, n1627, n1628,
         n1629, n1630, n1631, n1632, n1633, n1634, n1635, n1636, n1637, n1638,
         n1639, n1640, n1641, n1642, n1643, n1644, n1645, n1646, n1647, n1648,
         n1649, n1650, n1651, n1652, n1653, n1654, n1655, n1656, n1657, n1658,
         n1659, n1660, n1661, n1662, n1663, n1664, n1665, n1666, n1667, n1668,
         n1669, n1670, n1671, n1673, n1675, n1676, n1677, n1678, n1679, n1680,
         n1681, n1682, n1683, n1684, n1685, n1686, n1687, n1688, n1689, n1690,
         n1691, n1692, n1693, n1694, n1695, n1696, n1697, n1698, n1699, n1700,
         n1701, n1702, n1703, n1704, n1705, n1706, n1707, n1708, n1709, n1710,
         n1711, n1712, n1713, n1714, n1715, n1716, n1717, n1718, n1719, n1720,
         n1721, n1722, n1723, n1724, n1725, n1726, n1727, n1728, n1729, n1730,
         n1731, n1732, n1733, n1734, n1735, n1736, n1737, n1738, n1739, n1740,
         n1741, n1742, n1743, n1744, n1745, n1746, n1747, n1748, n1749, n1750,
         n1751, n1752, n1753, n1754, n1755, n1756, n1757, n1758, n1759, n1760,
         n1761, n1762, n1763, n1764, n1765, n1766, n1767, n1768, n1769, n1770,
         n1771, n1772, n1773, n1774, n1775, n1776, n1777, n1778, n1780, n1781,
         n1782, n1785, n1786, n1787, n1788, n1789, n1790, n1791, n1792, n1793,
         n1794, n1795, n1797, n1798, n1799, n1800, n1801, n1802, n1803, n1805,
         n1806, n1807, n1808, n1809, n1810, n1811, n1812, n1813, n1814, n1815,
         n1816, n1817, n1818, n1819, n1820, n1821, n1822, n1823, n1824, n1825,
         n1826, n1827, n1828, n1829, n1830, n1831, n1832, n1833, n1834, n1835,
         n1839, n1840, n1841, n1842, n1843, n1844, n1845, n1846, n1847, n1848,
         n1849, n1850, n1851, n1852, n1853, n1854, n1855, n1856, n1857, n1858,
         n1859, n1860, n1861, n1862, n1863, n1864, n1865, n1866, n1867, n1868,
         n1869, n1870, n1871, n1872, n1874, n1875, n1876, n1877, n1878, n1879,
         n1881, n1884, n1885, n1886, n1887, n1888, n1890, n1891, n1892, n1893,
         n1896, n1897, n1898, n1899, n1901, n1904, n1905, n1906, n1907, n1909,
         n1910, n1911, n1912, n1913, n1914, n1915, n1918, n1919, n1920, n1921,
         n1923, n1925, n1926, n1927, n1928, n1930, n1931, n1932, n1933, n1934,
         n1935, n1936, n1937, n1938, n1940, n1941, n1942, n1944, n1945, n1946,
         n1947, n1948, n1949, n1950, n1953, n1954, n1955, n1956, n1958, n1961,
         n1962, n1963, n1964, n1966, n1967, n1968, n1969, n1970, n1973, n1974,
         n1975, n1976, n1978, n1981, n1982, n1983, n1984, n1986, n1987, n1988,
         n1989, n1990, n1991, n1992, n1995, n1996, n1997, n1998, n2000, n2002,
         n2003, n2004, n2006, n2007, n2008, n2009, n2010, n2011, n2012, n2015,
         n2016, n2017, n2018, n2020, n2023, n2024, n2025, n2026, n2028, n2029,
         n2030, n2031, n2032, n2033, n2034, n2035, n2036, n2037, n2038, n2039,
         n2040, n2041, n2042, n2043, n2044, n2045, n2046, n2047, n2048, n2049,
         n2050, n2051, n2052, n2053, n2054, n2055, n2056, n2057, n2058, n2059,
         n2060, n2061, n2062, n2063, n2064, n2065, n2066, n2067, n2068, n2069,
         n2070, n2071, n2072, n2073, n2074, n2075, n2076, n2077, n2078, n2079,
         n2080, n2081, n2082, n2083, n2084, n2085, n2086, n2087, n2088, n2089,
         n2090, n2091, n2092, n2093, n2094, n2095, n2096, n2097, n2098, n2099,
         n2100, n2101, n2102, n2103, n2104, n2105, n2106, n2107, n2108, n2109,
         n2110, n2111, n2112, n2113, n2114, n2115, n2116, n2117, n2118, n2119,
         n2120, n2121, n2122, n2123, n2124, n2125, n2126, n2127, n2128, n2129,
         n2130, n2131, n2132, n2133, n2134, n2135, n2136, n2137, n2138, n2139,
         n2140, n2141, n2142, n2143, n2144, n2145, n2146, n2147, n2148, n2149,
         n2150, n2151, n2152, n2153, n2154, n2155, n2156, n2157, n2158, n2159,
         n2160, n2161, n2162, n2163, n2164, n2165, n2166, n2167, n2168, n2169,
         n2170, n2171, n2172, n2173, n2174, n2175, n2176, n2177, n2178, n2179,
         n2180, n2181, n2182, n2183, n2184, n2185, n2186, n2187, n2188, n2189,
         n2190, n2191, n2192, n2193, n2194, n2195, n2196, n2197, n2198, n2199,
         n2200, n2201, n2202, n2203, n2204, n2205, n2206, n2207, n2208, n2209,
         n2210, n2211, n2212, n2213, n2214, n2215, n2216, n2217, n2218, n2219,
         n2220, n2221, n2222, n2223, n2224, n2225, n2226, n2227, n2228, n2229,
         n2230, n2231, n2232, n2233, n2234, n2235, n2236, n2237, n2238, n2239,
         n2240, n2241, n2242, n2243, n2244, n2245, n2246, n2247, n2248, n2249,
         n2250, n2251, n2252, n2253, n2254, n2255, n2256, n2257, n2258, n2259,
         n2260, n2261, n2262, n2263, n2264, n2265, n2266, n2267, n2268, n2269,
         n2270, n2271, n2272, n2273, n2274, n2275, n2276, n2277, n2278, n2279,
         n2280, n2281, n2282, n2283, n2284, n2285, n2286, n2287, n2288, n2289,
         n2290, n2291, n2292, n2293, n2294, n2295, n2296, n2297, n2298, n2299,
         n2300, n2301, n2302, n2303, n2304, n2305, n2306, n2307, n2308, n2309,
         n2310, n2311, n2312, n2313, n2314, n2315, n2316, n2317, n2318, n2319,
         n2320, n2321, n2322, n2323, n2324, n2325, n2326, n2327, n2328, n2329,
         n2330, n2331, n2332, n2333, n2334, n2335, n2336, n2337, n2338, n2339,
         n2340, n2341, n2342, n2343, n2344, n2345, n2346, n2347, n2348, n2349,
         n2350, n2351, n2352, n2353, n2354, n2355, n2356, n2357, n2358, n2359,
         n2360, n2361, n2362, n2363, n2364, n2365, n2366, n2367, n2368, n2369,
         n2370, n2371, n2372, n2373, n2374, n2375, n2376, n2377, n2378, n2379,
         n2380, n2381, n2382, n2383, n2384, n2385, n2386, n2387, n2388, n2389,
         n2390, n2391, n2392, n2393, n2394, n2395, n2396, n2397, n2398, n2399,
         n2400, n2401, n2402, n2403, n2404, n2405, n2406, n2407, n2408, n2409,
         n2410, n2411, n2412, n2413, n2414, n2415, n2416, n2417, n2418, n2419,
         n2420, n2421, n2422, n2423, n2424, n2425, n2426, n2427, n2428, n2429,
         n2430, n2431, n2432, n2433, n2434, n2435, n2436, n2437, n2438, n2439,
         n2440, n2441, n2442, n2443, n2444, n2445, n2446, n2447, n2448, n2449,
         n2450, n2451, n2452, n2453, n2454, n2455, n2456, n2457, n2458, n2459,
         n2460, n2461, n2462, n2463, n2464, n2465, n2466, n2467, n2468, n2469,
         n2470, n2471, n2472, n2473, n2474, n2475, n2476, n2477, n2478, n2479,
         n2480, n2481, n2482, n2483, n2484, n2485, n2486, n2487, n2488, n2489,
         n2490, n2491, n2492, n2493, n2494, n2495, n2496, n2497, n2498, n2499,
         n2500, n2501, n2502, n2503, n2504, n2505, n2506, n2507, n2508, n2509,
         n2510, n2511, n2512, n2513, n2514, n2515, n2516, n2517, n2518, n2519,
         n2520, n2521, n2522, n2523, n2524, n2525, n2526, n2527, n2528, n2529,
         n2530, n2531, n2532, n2533, n2534, n2535, n2536, n2537, n2538, n2539,
         n2540, n2541, n2542, n2543, n2544, n2545, n2546, n2547, n2548, n2549,
         n2550, n2551, n2552, n2553, n2554, n2555, n2556, n2557, n2558, n2559,
         n2560, n2561, n2562, n2563, n2564, n2565, n2566, n2567, n2568, n2569,
         n2570, n2571, n2572, n2573, n2574, n2575, n2576, n2577, n2578, n2579,
         n2580, n2581, n2582, n2583, n2584, n2585, n2586, n2587, n2588, n2589,
         n2590, n2591, n2592, n2593, n2594, n2595, n2596, n2597, n2598, n2599,
         n2600, n2601, n2602, n2603, n2604, n2605, n2606, n2607, n2608, n2609,
         n2610, n2611, n2612, n2613, n2614, n2615, n2616, n2617, n2618, n2619,
         n2620, n2621, n2622, n2623, n2624, n2625, n2626, n2627;
  wire   [3:0] wbbd_state;
  wire   [7:0] odata;
  wire   [7:0] wbbd_addr;
  wire   [7:0] wbbd_data;
  wire   [7:0] iaddr;
  wire   [1:0] xfer_state;
  wire   [4:0] pad_count_1;
  wire   [5:0] pad_count_2;
  tri   wb_clk_i;
  tri   [37:0] mgmt_gpio_in;
  tri   pad_flash_csb;
  tri   pad_flash_csb_oeb;
  tri   pad_flash_clk;
  tri   pad_flash_clk_oeb;
  tri   pad_flash_io0_oeb;
  tri   pad_flash_io1_oeb;
  tri   pad_flash_io0_ieb;
  tri   pad_flash_io1_ieb;
  tri   pad_flash_io0_do;
  tri   spimemio_flash_io1_do;
  tri   pad_flash_io0_di;
  tri   pad_flash_io1_di;
  tri   [7:0] idata;
  wire   SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, 
        SYNOPSYS_UNCONNECTED__4, SYNOPSYS_UNCONNECTED__5, 
        SYNOPSYS_UNCONNECTED__6, SYNOPSYS_UNCONNECTED__7, 
        SYNOPSYS_UNCONNECTED__8, SYNOPSYS_UNCONNECTED__9, 
        SYNOPSYS_UNCONNECTED__10, SYNOPSYS_UNCONNECTED__11;
  assign spimemio_flash_io3_di = mgmt_gpio_in[37];
  assign spimemio_flash_io2_di = mgmt_gpio_in[36];
  assign pad_flash_io1_do = spimemio_flash_io1_do;

  dfcrq1 serial_resetn_pre_reg ( .D(1'b1), .CP(n2), .CDN(porb), .Q(
        serial_resetn_pre) );
  dfcrq1 irq_1_inputsrc_reg ( .D(n3802), .CP(n69), .CDN(porb), .Q(
        irq_1_inputsrc) );
  dfcrq1 \gpio_configure_reg[3][3]  ( .D(n3801), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[3][3] ) );
  dfcrq1 \wbbd_state_reg[3]  ( .D(n3800), .CP(n5), .CDN(wb_rstn_i), .Q(
        wbbd_state[3]) );
  dfcrq1 \wbbd_state_reg[1]  ( .D(n3798), .CP(n2), .CDN(wb_rstn_i), .Q(
        wbbd_state[1]) );
  dfcrq1 \wbbd_state_reg[0]  ( .D(n3799), .CP(n3), .CDN(wb_rstn_i), .Q(
        wbbd_state[0]) );
  dfcrq1 \wbbd_state_reg[2]  ( .D(n3797), .CP(n3), .CDN(wb_rstn_i), .Q(
        wbbd_state[2]) );
  dfcrq1 \wbbd_data_reg[4]  ( .D(n3782), .CP(n4), .CDN(wb_rstn_i), .Q(
        wbbd_data[4]) );
  dfcrq1 \wbbd_data_reg[3]  ( .D(n3783), .CP(n4), .CDN(wb_rstn_i), .Q(
        wbbd_data[3]) );
  dfcrq1 \wbbd_data_reg[2]  ( .D(n3784), .CP(n2), .CDN(wb_rstn_i), .Q(
        wbbd_data[2]) );
  dfcrq1 \wbbd_data_reg[1]  ( .D(n3785), .CP(n4), .CDN(wb_rstn_i), .Q(
        wbbd_data[1]) );
  dfcrq1 \wbbd_data_reg[0]  ( .D(n3786), .CP(n4), .CDN(wb_rstn_i), .Q(
        wbbd_data[0]) );
  dfcrq1 \wbbd_addr_reg[2]  ( .D(n3788), .CP(n5), .CDN(wb_rstn_i), .Q(
        wbbd_addr[2]) );
  dfcrq1 \wbbd_addr_reg[3]  ( .D(n3789), .CP(n2), .CDN(wb_rstn_i), .Q(
        wbbd_addr[3]) );
  dfcrq1 \wbbd_addr_reg[6]  ( .D(n3792), .CP(n3), .CDN(wb_rstn_i), .Q(
        wbbd_addr[6]) );
  dfcrn1 wbbd_write_reg ( .D(n3778), .CP(n3), .CDN(wb_rstn_i), .QN(n517) );
  dfcrn1 \wbbd_addr_reg[0]  ( .D(n3793), .CP(n3), .CDN(wb_rstn_i), .QN(n516)
         );
  dfcrn1 \wbbd_addr_reg[5]  ( .D(n3791), .CP(n2), .CDN(wb_rstn_i), .QN(n515)
         );
  dfcrn1 \wbbd_addr_reg[4]  ( .D(n3790), .CP(n5), .CDN(wb_rstn_i), .QN(n514)
         );
  dfcrn1 \wbbd_addr_reg[1]  ( .D(n3787), .CP(n4), .CDN(wb_rstn_i), .QN(n513)
         );
  dfcrq1 wbbd_busy_reg ( .D(n3795), .CP(n3), .CDN(wb_rstn_i), .Q(wbbd_busy) );
  dfcrn1 wbbd_sck_reg ( .D(n3796), .CP(n3), .CDN(wb_rstn_i), .QN(n3044) );
  dfcrn1 wb_ack_o_reg ( .D(n3794), .CP(n4), .CDN(wb_rstn_i), .QN(n512) );
  dfcrq1 irq_2_inputsrc_reg ( .D(n3745), .CP(n85), .CDN(porb), .Q(
        irq_2_inputsrc) );
  dfcrq1 serial_xfer_reg ( .D(n3744), .CP(n68), .CDN(porb), .Q(serial_xfer) );
  dfcrn1 \mgmt_gpio_data_reg[35]  ( .D(n3453), .CP(n61), .CDN(porb), .QN(n1837) );
  dfcrq1 \mgmt_gpio_data_reg[34]  ( .D(n3452), .CP(n85), .CDN(porb), .Q(
        mgmt_gpio_out[34]) );
  dfcrn1 \mgmt_gpio_data_reg[33]  ( .D(n3451), .CP(n56), .CDN(porb), .QN(n1836) );
  dfcrn1 \mgmt_gpio_data_reg[32]  ( .D(n3454), .CP(n61), .CDN(porb), .QN(n1838) );
  dfcrq1 \mgmt_gpio_data_reg[27]  ( .D(n3457), .CP(n70), .CDN(porb), .Q(
        mgmt_gpio_out[27]) );
  dfcrq1 \mgmt_gpio_data_reg[26]  ( .D(n3456), .CP(n85), .CDN(porb), .Q(
        mgmt_gpio_out[26]) );
  dfcrq1 \mgmt_gpio_data_reg[25]  ( .D(n3455), .CP(n87), .CDN(porb), .Q(
        mgmt_gpio_out[25]) );
  dfcrq1 \mgmt_gpio_data_reg[24]  ( .D(n3458), .CP(n70), .CDN(porb), .Q(
        mgmt_gpio_out[24]) );
  dfcrq1 serial_bb_enable_reg ( .D(n3743), .CP(n85), .CDN(porb), .Q(N165) );
  dfcrn1 \mgmt_gpio_data_buf_reg[19]  ( .D(n3742), .CP(n60), .CDN(porb), .QN(
        n547) );
  dfcrn1 \mgmt_gpio_data_reg[19]  ( .D(n3091), .CP(n62), .CDN(porb), .QN(n511)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[18]  ( .D(n3741), .CP(n64), .CDN(porb), .QN(
        n550) );
  dfcrn1 \mgmt_gpio_data_reg[18]  ( .D(n3092), .CP(n62), .CDN(porb), .QN(n510)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[17]  ( .D(n3740), .CP(n56), .CDN(porb), .QN(
        n553) );
  dfcrn1 \mgmt_gpio_data_reg[17]  ( .D(n3093), .CP(n62), .CDN(porb), .QN(n509)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[16]  ( .D(n3739), .CP(n59), .CDN(porb), .QN(
        n556) );
  dfcrn1 \mgmt_gpio_data_reg[16]  ( .D(n3094), .CP(n63), .CDN(porb), .QN(n508)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[11]  ( .D(n3738), .CP(n59), .CDN(porb), .QN(
        n575) );
  dfcrn1 \mgmt_gpio_data_reg[11]  ( .D(n3099), .CP(n64), .CDN(porb), .QN(n507)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[10]  ( .D(n3737), .CP(n65), .CDN(porb), .QN(
        n577) );
  dfcrn1 \mgmt_gpio_data_reg[10]  ( .D(n3100), .CP(n64), .CDN(porb), .QN(n578)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[9]  ( .D(n3736), .CP(n55), .CDN(porb), .QN(
        n579) );
  dfcrn1 \mgmt_gpio_data_reg[9]  ( .D(n3101), .CP(n64), .CDN(porb), .QN(n580)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[8]  ( .D(n3735), .CP(n58), .CDN(porb), .QN(
        n581) );
  dfcrn1 \mgmt_gpio_data_reg[8]  ( .D(n3102), .CP(n64), .CDN(porb), .QN(n582)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[3]  ( .D(n3734), .CP(n61), .CDN(porb), .QN(
        n596) );
  dfcrn1 \mgmt_gpio_data_reg[3]  ( .D(n3107), .CP(n64), .CDN(porb), .QN(n506)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[2]  ( .D(n3733), .CP(n65), .CDN(porb), .QN(
        n598) );
  dfcrn1 \mgmt_gpio_data_reg[2]  ( .D(n3108), .CP(n65), .CDN(porb), .QN(n505)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[1]  ( .D(n3732), .CP(n56), .CDN(porb), .QN(
        n600) );
  dfcrn1 \mgmt_gpio_data_reg[1]  ( .D(n3109), .CP(n65), .CDN(porb), .QN(n504)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[0]  ( .D(n3731), .CP(n61), .CDN(porb), .QN(
        n602) );
  dfcrn1 \mgmt_gpio_data_reg[0]  ( .D(n3110), .CP(n57), .CDN(porb), .QN(n603)
         );
  dfcrq1 serial_bb_load_reg ( .D(n3730), .CP(n66), .CDN(porb), .Q(
        serial_bb_load) );
  dfcrn1 \pwr_ctrl_out_reg[3]  ( .D(n3729), .CP(n59), .CDN(porb), .QN(n503) );
  dfcrn1 \pwr_ctrl_out_reg[2]  ( .D(n3728), .CP(n60), .CDN(porb), .QN(n502) );
  dfcrn1 \pwr_ctrl_out_reg[1]  ( .D(n3727), .CP(n65), .CDN(porb), .QN(n501) );
  dfcrn1 \pwr_ctrl_out_reg[0]  ( .D(n3726), .CP(n59), .CDN(porb), .QN(n500) );
  dfcrq1 serial_bb_resetn_reg ( .D(n3725), .CP(n94), .CDN(porb), .Q(
        serial_bb_resetn) );
  dfcrq1 hkspi_disable_reg ( .D(n3724), .CP(n68), .CDN(porb), .Q(hkspi_disable) );
  dfprb1 \gpio_configure_reg[37][11]  ( .D(n3384), .CP(n46), .SDN(porb), .Q(
        n2610) );
  dfcrn1 \gpio_configure_reg[37][10]  ( .D(n3723), .CP(n64), .CDN(porb), .QN(
        n764) );
  dfcrn1 \gpio_configure_reg[37][9]  ( .D(n3722), .CP(n66), .CDN(porb), .QN(
        n806) );
  dfcrn1 \gpio_configure_reg[37][8]  ( .D(n3721), .CP(n61), .CDN(porb), .QN(
        n848) );
  dfcrn1 \gpio_configure_reg[37][3]  ( .D(n3383), .CP(n58), .CDN(porb), .QN(
        n499) );
  dfcrn1 \gpio_configure_reg[37][2]  ( .D(n3720), .CP(n65), .CDN(porb), .QN(
        n498) );
  dfprb1 \gpio_configure_reg[37][1]  ( .D(n3719), .CP(n39), .SDN(porb), .Q(
        n2618) );
  dfprb1 \gpio_configure_reg[37][0]  ( .D(n3718), .CP(n52), .SDN(porb), .Q(
        n2624) );
  dfprb1 \gpio_configure_reg[36][11]  ( .D(n3386), .CP(n46), .SDN(porb), .Q(
        n2609) );
  dfcrn1 \gpio_configure_reg[36][10]  ( .D(n3717), .CP(n66), .CDN(porb), .QN(
        n763) );
  dfcrn1 \gpio_configure_reg[36][9]  ( .D(n3716), .CP(n66), .CDN(porb), .QN(
        n805) );
  dfcrn1 \gpio_configure_reg[36][8]  ( .D(n3715), .CP(n62), .CDN(porb), .QN(
        n847) );
  dfcrn1 \gpio_configure_reg[36][3]  ( .D(n3385), .CP(n58), .CDN(porb), .QN(
        n497) );
  dfcrn1 \gpio_configure_reg[36][2]  ( .D(n3714), .CP(n66), .CDN(porb), .QN(
        n1080) );
  dfprb1 \gpio_configure_reg[36][1]  ( .D(n3713), .CP(n39), .SDN(porb), .Q(
        n2617) );
  dfprb1 \gpio_configure_reg[36][0]  ( .D(n3712), .CP(n51), .SDN(porb), .Q(
        n2623) );
  dfcrn1 \gpio_configure_reg[35][11]  ( .D(n3388), .CP(n62), .CDN(porb), .QN(
        n723) );
  dfprb1 \gpio_configure_reg[35][10]  ( .D(n3711), .CP(n49), .SDN(porb), .Q(
        n2612) );
  dfcrn1 \gpio_configure_reg[35][9]  ( .D(n3710), .CP(n66), .CDN(porb), .QN(
        n807) );
  dfcrn1 \gpio_configure_reg[35][8]  ( .D(n3709), .CP(n62), .CDN(porb), .QN(
        n849) );
  dfcrn1 \gpio_configure_reg[35][3]  ( .D(n3387), .CP(n58), .CDN(porb), .QN(
        n496) );
  dfcrn1 \gpio_configure_reg[35][2]  ( .D(n3708), .CP(n64), .CDN(porb), .QN(
        n1082) );
  dfprb1 \gpio_configure_reg[35][1]  ( .D(n3707), .CP(n48), .SDN(porb), .Q(
        n2616) );
  dfprb1 \gpio_configure_reg[35][0]  ( .D(n3706), .CP(n51), .SDN(porb), .Q(
        n2626) );
  dfcrq1 \gpio_configure_reg[34][11]  ( .D(n3390), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[34][11] ) );
  dfprb1 \gpio_configure_reg[34][10]  ( .D(n3705), .CP(n49), .SDN(porb), .QN(
        n2027) );
  dfcrq1 \gpio_configure_reg[34][9]  ( .D(n3704), .CP(n85), .CDN(porb), .Q(
        \gpio_configure[34][9] ) );
  dfcrq1 \gpio_configure_reg[34][8]  ( .D(n3703), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[34][8] ) );
  dfcrq1 \gpio_configure_reg[34][3]  ( .D(n3389), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[34][3] ) );
  dfcrq1 \gpio_configure_reg[34][2]  ( .D(n3702), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[34][2] ) );
  dfprb1 \gpio_configure_reg[34][1]  ( .D(n3701), .CP(n39), .SDN(porb), .QN(
        n2022) );
  dfprb1 \gpio_configure_reg[34][0]  ( .D(n3700), .CP(n51), .SDN(porb), .QN(
        n2021) );
  dfcrq1 \gpio_configure_reg[33][11]  ( .D(n3392), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[33][11] ) );
  dfprb1 \gpio_configure_reg[33][10]  ( .D(n3699), .CP(n49), .SDN(porb), .QN(
        n2019) );
  dfcrq1 \gpio_configure_reg[33][9]  ( .D(n3698), .CP(n85), .CDN(porb), .Q(
        \gpio_configure[33][9] ) );
  dfcrq1 \gpio_configure_reg[33][8]  ( .D(n3697), .CP(n67), .CDN(porb), .Q(
        \gpio_configure[33][8] ) );
  dfcrq1 \gpio_configure_reg[33][3]  ( .D(n3391), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[33][3] ) );
  dfcrq1 \gpio_configure_reg[33][2]  ( .D(n3696), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[33][2] ) );
  dfprb1 \gpio_configure_reg[33][1]  ( .D(n3695), .CP(n39), .SDN(porb), .QN(
        n2014) );
  dfprb1 \gpio_configure_reg[33][0]  ( .D(n3694), .CP(n50), .SDN(porb), .QN(
        n2013) );
  dfcrn1 \gpio_configure_reg[32][11]  ( .D(n3394), .CP(n57), .CDN(porb), .QN(
        n726) );
  dfprb1 \gpio_configure_reg[32][10]  ( .D(n3693), .CP(n49), .SDN(porb), .Q(
        n2611) );
  dfcrn1 \gpio_configure_reg[32][9]  ( .D(n3692), .CP(n55), .CDN(porb), .QN(
        n810) );
  dfcrn1 \gpio_configure_reg[32][8]  ( .D(n3691), .CP(n57), .CDN(porb), .QN(
        n852) );
  dfcrn1 \gpio_configure_reg[32][3]  ( .D(n3393), .CP(n63), .CDN(porb), .QN(
        mgmt_gpio_oeb[32]) );
  dfcrn1 \gpio_configure_reg[32][2]  ( .D(n3690), .CP(n66), .CDN(porb), .QN(
        n1085) );
  dfprb1 \gpio_configure_reg[32][1]  ( .D(n3689), .CP(n39), .SDN(porb), .Q(
        n2619) );
  dfprb1 \gpio_configure_reg[32][0]  ( .D(n3688), .CP(n43), .SDN(porb), .Q(
        n2625) );
  dfcrq1 \gpio_configure_reg[31][11]  ( .D(n3396), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[31][11] ) );
  dfprb1 \gpio_configure_reg[31][10]  ( .D(n3687), .CP(n48), .SDN(porb), .QN(
        n767) );
  dfcrq1 \gpio_configure_reg[31][9]  ( .D(n3686), .CP(n85), .CDN(porb), .Q(
        \gpio_configure[31][9] ) );
  dfcrq1 \gpio_configure_reg[31][8]  ( .D(n3685), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[31][8] ) );
  dfcrq1 \gpio_configure_reg[31][3]  ( .D(n3395), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[31][3] ) );
  dfcrq1 \gpio_configure_reg[31][2]  ( .D(n3684), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[31][2] ) );
  dfprb1 \gpio_configure_reg[31][1]  ( .D(n3683), .CP(n39), .SDN(porb), .QN(
        n1126) );
  dfprb1 \gpio_configure_reg[31][0]  ( .D(n3682), .CP(n42), .SDN(porb), .QN(
        n1184) );
  dfcrq1 \gpio_configure_reg[30][11]  ( .D(n3398), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[30][11] ) );
  dfprb1 \gpio_configure_reg[30][10]  ( .D(n3681), .CP(n48), .SDN(porb), .QN(
        n769) );
  dfcrq1 \gpio_configure_reg[30][9]  ( .D(n3680), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[30][9] ) );
  dfcrq1 \gpio_configure_reg[30][8]  ( .D(n3679), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[30][8] ) );
  dfcrq1 \gpio_configure_reg[30][3]  ( .D(n3397), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[30][3] ) );
  dfcrq1 \gpio_configure_reg[30][2]  ( .D(n3678), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[30][2] ) );
  dfprb1 \gpio_configure_reg[30][1]  ( .D(n3677), .CP(n39), .SDN(porb), .QN(
        n1128) );
  dfprb1 \gpio_configure_reg[30][0]  ( .D(n3676), .CP(n42), .SDN(porb), .QN(
        n1186) );
  dfcrq1 \gpio_configure_reg[29][11]  ( .D(n3400), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[29][11] ) );
  dfprb1 \gpio_configure_reg[29][10]  ( .D(n3675), .CP(n48), .SDN(porb), .QN(
        n2005) );
  dfcrq1 \gpio_configure_reg[29][9]  ( .D(n3674), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[29][9] ) );
  dfcrq1 \gpio_configure_reg[29][8]  ( .D(n3673), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[29][8] ) );
  dfcrq1 \gpio_configure_reg[29][3]  ( .D(n3399), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[29][3] ) );
  dfcrq1 \gpio_configure_reg[29][2]  ( .D(n3672), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[29][2] ) );
  dfprb1 \gpio_configure_reg[29][1]  ( .D(n3671), .CP(n39), .SDN(porb), .QN(
        n2001) );
  dfprb1 \gpio_configure_reg[29][0]  ( .D(n3670), .CP(n41), .SDN(porb), .QN(
        n2627) );
  dfcrq1 \gpio_configure_reg[28][11]  ( .D(n3402), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[28][11] ) );
  dfprb1 \gpio_configure_reg[28][10]  ( .D(n3669), .CP(n48), .SDN(porb), .QN(
        n1999) );
  dfcrq1 \gpio_configure_reg[28][9]  ( .D(n3668), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[28][9] ) );
  dfcrq1 \gpio_configure_reg[28][8]  ( .D(n3667), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[28][8] ) );
  dfcrq1 \gpio_configure_reg[28][3]  ( .D(n3401), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[28][3] ) );
  dfcrq1 \gpio_configure_reg[28][2]  ( .D(n3666), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[28][2] ) );
  dfprb1 \gpio_configure_reg[28][1]  ( .D(n3665), .CP(n40), .SDN(porb), .QN(
        n1994) );
  dfprb1 \gpio_configure_reg[28][0]  ( .D(n3664), .CP(n40), .SDN(porb), .QN(
        n1993) );
  dfcrq1 \gpio_configure_reg[27][11]  ( .D(n3404), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[27][11] ) );
  dfprb1 \gpio_configure_reg[27][10]  ( .D(n3663), .CP(n47), .SDN(porb), .QN(
        n772) );
  dfcrq1 \gpio_configure_reg[27][9]  ( .D(n3662), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[27][9] ) );
  dfcrq1 \gpio_configure_reg[27][8]  ( .D(n3661), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[27][8] ) );
  dfcrq1 \gpio_configure_reg[27][3]  ( .D(n3403), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[27][3] ) );
  dfcrq1 \gpio_configure_reg[27][2]  ( .D(n3660), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[27][2] ) );
  dfprb1 \gpio_configure_reg[27][1]  ( .D(n3659), .CP(n40), .SDN(porb), .QN(
        n1131) );
  dfprb1 \gpio_configure_reg[27][0]  ( .D(n3658), .CP(n39), .SDN(porb), .QN(
        n1190) );
  dfcrq1 \gpio_configure_reg[26][11]  ( .D(n3406), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[26][11] ) );
  dfprb1 \gpio_configure_reg[26][10]  ( .D(n3657), .CP(n47), .SDN(porb), .QN(
        n771) );
  dfcrq1 \gpio_configure_reg[26][9]  ( .D(n3656), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[26][9] ) );
  dfcrq1 \gpio_configure_reg[26][8]  ( .D(n3655), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[26][8] ) );
  dfcrq1 \gpio_configure_reg[26][3]  ( .D(n3405), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[26][3] ) );
  dfcrq1 \gpio_configure_reg[26][2]  ( .D(n3654), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[26][2] ) );
  dfprb1 \gpio_configure_reg[26][1]  ( .D(n3653), .CP(n40), .SDN(porb), .QN(
        n1130) );
  dfprb1 \gpio_configure_reg[26][0]  ( .D(n3652), .CP(n40), .SDN(porb), .QN(
        n1189) );
  dfcrq1 \gpio_configure_reg[25][11]  ( .D(n3408), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[25][11] ) );
  dfprb1 \gpio_configure_reg[25][10]  ( .D(n3651), .CP(n47), .SDN(porb), .QN(
        n773) );
  dfcrq1 \gpio_configure_reg[25][9]  ( .D(n3650), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[25][9] ) );
  dfcrq1 \gpio_configure_reg[25][8]  ( .D(n3649), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[25][8] ) );
  dfcrq1 \gpio_configure_reg[25][3]  ( .D(n3407), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[25][3] ) );
  dfcrq1 \gpio_configure_reg[25][2]  ( .D(n3648), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[25][2] ) );
  dfprb1 \gpio_configure_reg[25][1]  ( .D(n3647), .CP(n40), .SDN(porb), .QN(
        n1132) );
  dfprb1 \gpio_configure_reg[25][0]  ( .D(n3646), .CP(n40), .SDN(porb), .QN(
        n1191) );
  dfcrq1 \gpio_configure_reg[24][11]  ( .D(n3410), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[24][11] ) );
  dfprb1 \gpio_configure_reg[24][10]  ( .D(n3645), .CP(n47), .SDN(porb), .QN(
        n1985) );
  dfcrq1 \gpio_configure_reg[24][9]  ( .D(n3644), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[24][9] ) );
  dfcrq1 \gpio_configure_reg[24][8]  ( .D(n3643), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[24][8] ) );
  dfcrq1 \gpio_configure_reg[24][3]  ( .D(n3409), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[24][3] ) );
  dfcrq1 \gpio_configure_reg[24][2]  ( .D(n3642), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[24][2] ) );
  dfprb1 \gpio_configure_reg[24][1]  ( .D(n3641), .CP(n40), .SDN(porb), .QN(
        n1980) );
  dfprb1 \gpio_configure_reg[24][0]  ( .D(n3640), .CP(n41), .SDN(porb), .QN(
        n1979) );
  dfcrq1 \gpio_configure_reg[23][11]  ( .D(n3412), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[23][11] ) );
  dfprb1 \gpio_configure_reg[23][10]  ( .D(n3639), .CP(n47), .SDN(porb), .QN(
        n1977) );
  dfcrq1 \gpio_configure_reg[23][9]  ( .D(n3638), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[23][9] ) );
  dfcrq1 \gpio_configure_reg[23][8]  ( .D(n3637), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[23][8] ) );
  dfcrq1 \gpio_configure_reg[23][3]  ( .D(n3411), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[23][3] ) );
  dfcrq1 \gpio_configure_reg[23][2]  ( .D(n3636), .CP(n89), .CDN(porb), .Q(
        \gpio_configure[23][2] ) );
  dfprb1 \gpio_configure_reg[23][1]  ( .D(n3635), .CP(n40), .SDN(porb), .QN(
        n1972) );
  dfprb1 \gpio_configure_reg[23][0]  ( .D(n3634), .CP(n42), .SDN(porb), .QN(
        n1971) );
  dfcrq1 \gpio_configure_reg[22][11]  ( .D(n3414), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[22][11] ) );
  dfprb1 \gpio_configure_reg[22][10]  ( .D(n3633), .CP(n46), .SDN(porb), .QN(
        n776) );
  dfcrq1 \gpio_configure_reg[22][9]  ( .D(n3632), .CP(n84), .CDN(porb), .Q(
        \gpio_configure[22][9] ) );
  dfcrq1 \gpio_configure_reg[22][8]  ( .D(n3631), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[22][8] ) );
  dfcrq1 \gpio_configure_reg[22][3]  ( .D(n3413), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[22][3] ) );
  dfcrq1 \gpio_configure_reg[22][2]  ( .D(n3630), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[22][2] ) );
  dfprb1 \gpio_configure_reg[22][1]  ( .D(n3629), .CP(n41), .SDN(porb), .QN(
        n1135) );
  dfprb1 \gpio_configure_reg[22][0]  ( .D(n3628), .CP(n44), .SDN(porb), .QN(
        n1198) );
  dfcrq1 \gpio_configure_reg[21][11]  ( .D(n3416), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[21][11] ) );
  dfprb1 \gpio_configure_reg[21][10]  ( .D(n3627), .CP(n46), .SDN(porb), .QN(
        n775) );
  dfcrq1 \gpio_configure_reg[21][9]  ( .D(n3626), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[21][9] ) );
  dfcrq1 \gpio_configure_reg[21][8]  ( .D(n3625), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[21][8] ) );
  dfcrq1 \gpio_configure_reg[21][3]  ( .D(n3415), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[21][3] ) );
  dfcrq1 \gpio_configure_reg[21][2]  ( .D(n3624), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[21][2] ) );
  dfprb1 \gpio_configure_reg[21][1]  ( .D(n3623), .CP(n41), .SDN(porb), .QN(
        n1134) );
  dfprb1 \gpio_configure_reg[21][0]  ( .D(n3622), .CP(n45), .SDN(porb), .QN(
        n1197) );
  dfcrq1 \gpio_configure_reg[20][11]  ( .D(n3418), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[20][11] ) );
  dfprb1 \gpio_configure_reg[20][10]  ( .D(n3621), .CP(n46), .SDN(porb), .QN(
        n1965) );
  dfcrq1 \gpio_configure_reg[20][9]  ( .D(n3620), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[20][9] ) );
  dfcrq1 \gpio_configure_reg[20][8]  ( .D(n3619), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[20][8] ) );
  dfcrq1 \gpio_configure_reg[20][3]  ( .D(n3417), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[20][3] ) );
  dfcrq1 \gpio_configure_reg[20][2]  ( .D(n3618), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[20][2] ) );
  dfprb1 \gpio_configure_reg[20][1]  ( .D(n3617), .CP(n41), .SDN(porb), .QN(
        n1960) );
  dfprb1 \gpio_configure_reg[20][0]  ( .D(n3616), .CP(n46), .SDN(porb), .QN(
        n1959) );
  dfcrq1 \gpio_configure_reg[19][11]  ( .D(n3420), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[19][11] ) );
  dfprb1 \gpio_configure_reg[19][10]  ( .D(n3615), .CP(n46), .SDN(porb), .QN(
        n1957) );
  dfcrq1 \gpio_configure_reg[19][9]  ( .D(n3614), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[19][9] ) );
  dfcrq1 \gpio_configure_reg[19][8]  ( .D(n3613), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[19][8] ) );
  dfcrq1 \gpio_configure_reg[19][3]  ( .D(n3419), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[19][3] ) );
  dfcrq1 \gpio_configure_reg[19][2]  ( .D(n3612), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[19][2] ) );
  dfprb1 \gpio_configure_reg[19][1]  ( .D(n3611), .CP(n42), .SDN(porb), .QN(
        n1952) );
  dfprb1 \gpio_configure_reg[19][0]  ( .D(n3610), .CP(n47), .SDN(porb), .QN(
        n1951) );
  dfcrq1 \gpio_configure_reg[18][11]  ( .D(n3422), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[18][11] ) );
  dfprb1 \gpio_configure_reg[18][10]  ( .D(n3609), .CP(n45), .SDN(porb), .QN(
        n745) );
  dfcrq1 \gpio_configure_reg[18][9]  ( .D(n3608), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[18][9] ) );
  dfcrq1 \gpio_configure_reg[18][8]  ( .D(n3607), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[18][8] ) );
  dfcrq1 \gpio_configure_reg[18][3]  ( .D(n3421), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[18][3] ) );
  dfcrq1 \gpio_configure_reg[18][2]  ( .D(n3606), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[18][2] ) );
  dfprb1 \gpio_configure_reg[18][1]  ( .D(n3605), .CP(n42), .SDN(porb), .QN(
        n1104) );
  dfprb1 \gpio_configure_reg[18][0]  ( .D(n3604), .CP(n50), .SDN(porb), .QN(
        n1145) );
  dfcrq1 \gpio_configure_reg[17][11]  ( .D(n3424), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[17][11] ) );
  dfprb1 \gpio_configure_reg[17][10]  ( .D(n3603), .CP(n45), .SDN(porb), .QN(
        n744) );
  dfcrq1 \gpio_configure_reg[17][9]  ( .D(n3602), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[17][9] ) );
  dfcrq1 \gpio_configure_reg[17][8]  ( .D(n3601), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[17][8] ) );
  dfcrq1 \gpio_configure_reg[17][3]  ( .D(n3423), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[17][3] ) );
  dfcrq1 \gpio_configure_reg[17][2]  ( .D(n3600), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[17][2] ) );
  dfprb1 \gpio_configure_reg[17][1]  ( .D(n3599), .CP(n42), .SDN(porb), .QN(
        n1103) );
  dfprb1 \gpio_configure_reg[17][0]  ( .D(n3598), .CP(n50), .SDN(porb), .QN(
        n1144) );
  dfcrq1 \gpio_configure_reg[16][11]  ( .D(n3426), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[16][11] ) );
  dfprb1 \gpio_configure_reg[16][10]  ( .D(n3597), .CP(n45), .SDN(porb), .QN(
        n746) );
  dfcrq1 \gpio_configure_reg[16][9]  ( .D(n3596), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[16][9] ) );
  dfcrq1 \gpio_configure_reg[16][8]  ( .D(n3595), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[16][8] ) );
  dfcrq1 \gpio_configure_reg[16][3]  ( .D(n3425), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[16][3] ) );
  dfcrq1 \gpio_configure_reg[16][2]  ( .D(n3594), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[16][2] ) );
  dfprb1 \gpio_configure_reg[16][1]  ( .D(n3593), .CP(n42), .SDN(porb), .QN(
        n1105) );
  dfprb1 \gpio_configure_reg[16][0]  ( .D(n3592), .CP(n50), .SDN(porb), .QN(
        n1146) );
  dfcrq1 \gpio_configure_reg[15][11]  ( .D(n3428), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[15][11] ) );
  dfprb1 \gpio_configure_reg[15][10]  ( .D(n3591), .CP(n45), .SDN(porb), .QN(
        n1943) );
  dfcrq1 \gpio_configure_reg[15][9]  ( .D(n3590), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[15][9] ) );
  dfcrq1 \gpio_configure_reg[15][8]  ( .D(n3589), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[15][8] ) );
  dfcrq1 \gpio_configure_reg[15][3]  ( .D(n3427), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[15][3] ) );
  dfcrq1 \gpio_configure_reg[15][2]  ( .D(n3588), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[15][2] ) );
  dfprb1 \gpio_configure_reg[15][1]  ( .D(n3587), .CP(n43), .SDN(porb), .QN(
        n2614) );
  dfprb1 \gpio_configure_reg[15][0]  ( .D(n3586), .CP(n50), .SDN(porb), .QN(
        n2621) );
  dfcrq1 \gpio_configure_reg[14][11]  ( .D(n3430), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[14][11] ) );
  dfprb1 \gpio_configure_reg[14][10]  ( .D(n3585), .CP(n45), .SDN(porb), .QN(
        n1939) );
  dfcrq1 \gpio_configure_reg[14][9]  ( .D(n3584), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[14][9] ) );
  dfcrq1 \gpio_configure_reg[14][8]  ( .D(n3583), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[14][8] ) );
  dfcrq1 \gpio_configure_reg[14][3]  ( .D(n3429), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[14][3] ) );
  dfcrq1 \gpio_configure_reg[14][2]  ( .D(n3582), .CP(n88), .CDN(porb), .Q(
        \gpio_configure[14][2] ) );
  dfprb1 \gpio_configure_reg[14][1]  ( .D(n3581), .CP(n43), .SDN(porb), .QN(
        n2615) );
  dfprb1 \gpio_configure_reg[14][0]  ( .D(n3580), .CP(n51), .SDN(porb), .QN(
        n2622) );
  dfcrq1 \gpio_configure_reg[13][11]  ( .D(n3432), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[13][11] ) );
  dfprb1 \gpio_configure_reg[13][10]  ( .D(n3579), .CP(n44), .SDN(porb), .QN(
        n749) );
  dfcrq1 \gpio_configure_reg[13][9]  ( .D(n3578), .CP(n83), .CDN(porb), .Q(
        \gpio_configure[13][9] ) );
  dfcrq1 \gpio_configure_reg[13][8]  ( .D(n3577), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[13][8] ) );
  dfcrq1 \gpio_configure_reg[13][3]  ( .D(n3431), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[13][3] ) );
  dfcrq1 \gpio_configure_reg[13][2]  ( .D(n3576), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[13][2] ) );
  dfprb1 \gpio_configure_reg[13][1]  ( .D(n3575), .CP(n43), .SDN(porb), .QN(
        n1108) );
  dfprb1 \gpio_configure_reg[13][0]  ( .D(n3574), .CP(n50), .SDN(porb), .QN(
        n1156) );
  dfcrq1 \gpio_configure_reg[12][11]  ( .D(n3434), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[12][11] ) );
  dfprb1 \gpio_configure_reg[12][10]  ( .D(n3573), .CP(n44), .SDN(porb), .QN(
        n748) );
  dfcrq1 \gpio_configure_reg[12][9]  ( .D(n3572), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[12][9] ) );
  dfcrq1 \gpio_configure_reg[12][8]  ( .D(n3571), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[12][8] ) );
  dfcrq1 \gpio_configure_reg[12][3]  ( .D(n3433), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[12][3] ) );
  dfcrq1 \gpio_configure_reg[12][2]  ( .D(n3570), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[12][2] ) );
  dfprb1 \gpio_configure_reg[12][1]  ( .D(n3569), .CP(n44), .SDN(porb), .QN(
        n1107) );
  dfprb1 \gpio_configure_reg[12][0]  ( .D(n3568), .CP(n51), .SDN(porb), .QN(
        n1155) );
  dfcrq1 \gpio_configure_reg[11][11]  ( .D(n3436), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[11][11] ) );
  dfprb1 \gpio_configure_reg[11][10]  ( .D(n3567), .CP(n44), .SDN(porb), .QN(
        n750) );
  dfcrq1 \gpio_configure_reg[11][9]  ( .D(n3566), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[11][9] ) );
  dfcrq1 \gpio_configure_reg[11][8]  ( .D(n3565), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[11][8] ) );
  dfcrq1 \gpio_configure_reg[11][3]  ( .D(n3435), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[11][3] ) );
  dfcrq1 \gpio_configure_reg[11][2]  ( .D(n3564), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[11][2] ) );
  dfprb1 \gpio_configure_reg[11][1]  ( .D(n3563), .CP(n44), .SDN(porb), .QN(
        n1109) );
  dfprb1 \gpio_configure_reg[11][0]  ( .D(n3562), .CP(n50), .SDN(porb), .QN(
        n1157) );
  dfcrq1 \gpio_configure_reg[10][11]  ( .D(n3438), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[10][11] ) );
  dfprb1 \gpio_configure_reg[10][10]  ( .D(n3561), .CP(n44), .SDN(porb), .QN(
        n1929) );
  dfcrq1 \gpio_configure_reg[10][9]  ( .D(n3560), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[10][9] ) );
  dfcrq1 \gpio_configure_reg[10][8]  ( .D(n3559), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[10][8] ) );
  dfcrq1 \gpio_configure_reg[10][3]  ( .D(n3437), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[10][3] ) );
  dfcrq1 \gpio_configure_reg[10][2]  ( .D(n3558), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[10][2] ) );
  dfprb1 \gpio_configure_reg[10][1]  ( .D(n3557), .CP(n44), .SDN(porb), .QN(
        n2613) );
  dfprb1 \gpio_configure_reg[10][0]  ( .D(n3556), .CP(n51), .SDN(porb), .QN(
        n1924) );
  dfcrq1 \gpio_configure_reg[9][11]  ( .D(n3440), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[9][11] ) );
  dfprb1 \gpio_configure_reg[9][10]  ( .D(n3555), .CP(n43), .SDN(porb), .QN(
        n1922) );
  dfcrq1 \gpio_configure_reg[9][9]  ( .D(n3554), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[9][9] ) );
  dfcrq1 \gpio_configure_reg[9][8]  ( .D(n3553), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[9][8] ) );
  dfcrq1 \gpio_configure_reg[9][3]  ( .D(n3439), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[9][3] ) );
  dfcrq1 \gpio_configure_reg[9][2]  ( .D(n3552), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[9][2] ) );
  dfprb1 \gpio_configure_reg[9][1]  ( .D(n3551), .CP(n44), .SDN(porb), .QN(
        n1917) );
  dfprb1 \gpio_configure_reg[9][0]  ( .D(n3550), .CP(n52), .SDN(porb), .QN(
        n1916) );
  dfcrq1 \gpio_configure_reg[8][11]  ( .D(n3442), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[8][11] ) );
  dfprb1 \gpio_configure_reg[8][10]  ( .D(n3549), .CP(n43), .SDN(porb), .QN(
        n753) );
  dfcrq1 \gpio_configure_reg[8][9]  ( .D(n3548), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[8][9] ) );
  dfcrq1 \gpio_configure_reg[8][8]  ( .D(n3547), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[8][8] ) );
  dfcrq1 \gpio_configure_reg[8][3]  ( .D(n3441), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[8][3] ) );
  dfcrq1 \gpio_configure_reg[8][2]  ( .D(n3546), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[8][2] ) );
  dfprb1 \gpio_configure_reg[8][1]  ( .D(n3545), .CP(n45), .SDN(porb), .QN(
        n1112) );
  dfprb1 \gpio_configure_reg[8][0]  ( .D(n3544), .CP(n52), .SDN(porb), .QN(
        n1163) );
  dfcrq1 \gpio_configure_reg[7][11]  ( .D(n3444), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[7][11] ) );
  dfprb1 \gpio_configure_reg[7][10]  ( .D(n3543), .CP(n43), .SDN(porb), .QN(
        n752) );
  dfcrq1 \gpio_configure_reg[7][9]  ( .D(n3542), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[7][9] ) );
  dfcrq1 \gpio_configure_reg[7][8]  ( .D(n3541), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[7][8] ) );
  dfcrq1 \gpio_configure_reg[7][3]  ( .D(n3443), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[7][3] ) );
  dfcrq1 \gpio_configure_reg[7][2]  ( .D(n3540), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[7][2] ) );
  dfprb1 \gpio_configure_reg[7][1]  ( .D(n3539), .CP(n45), .SDN(porb), .QN(
        n1111) );
  dfprb1 \gpio_configure_reg[7][0]  ( .D(n3538), .CP(n52), .SDN(porb), .QN(
        n1162) );
  dfcrq1 \gpio_configure_reg[6][11]  ( .D(n3446), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[6][11] ) );
  dfprb1 \gpio_configure_reg[6][10]  ( .D(n3537), .CP(n43), .SDN(porb), .QN(
        n754) );
  dfcrq1 \gpio_configure_reg[6][9]  ( .D(n3536), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[6][9] ) );
  dfcrq1 \gpio_configure_reg[6][8]  ( .D(n3535), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[6][8] ) );
  dfcrq1 \gpio_configure_reg[6][3]  ( .D(n3445), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[6][3] ) );
  dfcrq1 \gpio_configure_reg[6][2]  ( .D(n3534), .CP(n87), .CDN(porb), .Q(
        \gpio_configure[6][2] ) );
  dfprb1 \gpio_configure_reg[6][1]  ( .D(n3533), .CP(n45), .SDN(porb), .QN(
        n1113) );
  dfprb1 \gpio_configure_reg[6][0]  ( .D(n3532), .CP(n52), .SDN(porb), .QN(
        n1164) );
  dfcrq1 \gpio_configure_reg[5][11]  ( .D(n3448), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[5][11] ) );
  dfprb1 \gpio_configure_reg[5][10]  ( .D(n3531), .CP(n43), .SDN(porb), .QN(
        n1908) );
  dfcrq1 \gpio_configure_reg[5][9]  ( .D(n3530), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[5][9] ) );
  dfcrq1 \gpio_configure_reg[5][8]  ( .D(n3529), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[5][8] ) );
  dfcrq1 \gpio_configure_reg[5][3]  ( .D(n3447), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[5][3] ) );
  dfcrq1 \gpio_configure_reg[5][2]  ( .D(n3528), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[5][2] ) );
  dfprb1 \gpio_configure_reg[5][1]  ( .D(n3527), .CP(n46), .SDN(porb), .QN(
        n1903) );
  dfprb1 \gpio_configure_reg[5][0]  ( .D(n3526), .CP(n51), .SDN(porb), .QN(
        n1902) );
  dfcrq1 \gpio_configure_reg[4][11]  ( .D(n3450), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[4][11] ) );
  dfprb1 \gpio_configure_reg[4][10]  ( .D(n3525), .CP(n42), .SDN(porb), .QN(
        n1900) );
  dfcrq1 \gpio_configure_reg[4][9]  ( .D(n3524), .CP(n82), .CDN(porb), .Q(
        \gpio_configure[4][9] ) );
  dfcrq1 \gpio_configure_reg[4][8]  ( .D(n3523), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[4][8] ) );
  dfcrq1 \gpio_configure_reg[4][3]  ( .D(n3449), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[4][3] ) );
  dfcrq1 \gpio_configure_reg[4][2]  ( .D(n3522), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[4][2] ) );
  dfprb1 \gpio_configure_reg[4][1]  ( .D(n3521), .CP(n47), .SDN(porb), .QN(
        n1895) );
  dfprb1 \gpio_configure_reg[4][0]  ( .D(n3520), .CP(n51), .SDN(porb), .QN(
        n1894) );
  dfprb1 \gpio_configure_reg[3][11]  ( .D(n3519), .CP(n52), .SDN(porb), .QN(
        n715) );
  dfcrq1 \gpio_configure_reg[3][10]  ( .D(n3518), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[3][10] ) );
  dfcrq1 \gpio_configure_reg[3][9]  ( .D(n3517), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[3][9] ) );
  dfcrq1 \gpio_configure_reg[3][8]  ( .D(n3516), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[3][8] ) );
  dfcrq1 \gpio_configure_reg[3][2]  ( .D(n3515), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[3][2] ) );
  dfcrq1 \gpio_configure_reg[3][1]  ( .D(n3514), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[3][1] ) );
  dfprb1 \gpio_configure_reg[3][0]  ( .D(n3513), .CP(n52), .SDN(porb), .QN(
        n1170) );
  dfcrq1 \gpio_configure_reg[2][11]  ( .D(n3512), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[2][11] ) );
  dfprb1 \gpio_configure_reg[2][10]  ( .D(n3511), .CP(n42), .SDN(porb), .QN(
        n756) );
  dfcrq1 \gpio_configure_reg[2][9]  ( .D(n3510), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[2][9] ) );
  dfcrq1 \gpio_configure_reg[2][8]  ( .D(n3509), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[2][8] ) );
  dfcrq1 \gpio_configure_reg[2][3]  ( .D(n3508), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[2][3] ) );
  dfcrq1 \gpio_configure_reg[2][2]  ( .D(n3507), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[2][2] ) );
  dfprb1 \gpio_configure_reg[2][1]  ( .D(n3506), .CP(n47), .SDN(porb), .QN(
        n1115) );
  dfprb1 \gpio_configure_reg[2][0]  ( .D(n3505), .CP(n52), .SDN(porb), .QN(
        n1169) );
  dfprb1 \gpio_configure_reg[1][11]  ( .D(n3504), .CP(n54), .SDN(porb), .QN(
        n1889) );
  dfcrq1 \gpio_configure_reg[1][10]  ( .D(n3503), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[1][10] ) );
  dfcrq1 \gpio_configure_reg[1][9]  ( .D(n3502), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[1][9] ) );
  dfcrq1 \gpio_configure_reg[1][8]  ( .D(n3501), .CP(n67), .CDN(porb), .Q(
        \gpio_configure[1][8] ) );
  dfcrq1 \gpio_configure_reg[1][3]  ( .D(n3500), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[1][3] ) );
  dfcrq1 \gpio_configure_reg[1][2]  ( .D(n3499), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[1][2] ) );
  dfprb1 \gpio_configure_reg[1][1]  ( .D(n3498), .CP(n48), .SDN(porb), .QN(
        n1883) );
  dfprb1 \gpio_configure_reg[1][0]  ( .D(n3497), .CP(n54), .SDN(porb), .QN(
        n1882) );
  dfprb1 \gpio_configure_reg[0][11]  ( .D(n3496), .CP(n55), .SDN(porb), .QN(
        n1880) );
  dfcrq1 \gpio_configure_reg[0][10]  ( .D(n3495), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[0][10] ) );
  dfcrq1 \gpio_configure_reg[0][9]  ( .D(n3494), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[0][9] ) );
  dfcrq1 \gpio_configure_reg[0][8]  ( .D(n3493), .CP(n66), .CDN(porb), .Q(
        \gpio_configure[0][8] ) );
  dfcrq1 \gpio_configure_reg[0][3]  ( .D(n3492), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[0][3] ) );
  dfcrq1 \gpio_configure_reg[0][2]  ( .D(n3491), .CP(n86), .CDN(porb), .Q(
        \gpio_configure[0][2] ) );
  dfprb1 \gpio_configure_reg[0][1]  ( .D(n3490), .CP(n48), .SDN(porb), .QN(
        n1873) );
  dfprb1 \gpio_configure_reg[0][0]  ( .D(n3489), .CP(n54), .SDN(porb), .QN(
        n2620) );
  dfprb1 \pll_trim_reg[25]  ( .D(n3488), .CP(n48), .SDN(porb), .Q(pll_trim[25]) );
  dfprb1 \pll_trim_reg[24]  ( .D(n3487), .CP(n53), .SDN(porb), .Q(pll_trim[24]) );
  dfprb1 \pll_trim_reg[19]  ( .D(n3486), .CP(n53), .SDN(porb), .Q(pll_trim[19]) );
  dfprb1 \pll_trim_reg[18]  ( .D(n3485), .CP(n41), .SDN(porb), .Q(pll_trim[18]) );
  dfprb1 \pll_trim_reg[17]  ( .D(n3484), .CP(n48), .SDN(porb), .Q(pll_trim[17]) );
  dfprb1 \pll_trim_reg[16]  ( .D(n3483), .CP(n53), .SDN(porb), .Q(pll_trim[16]) );
  dfprb1 \pll_trim_reg[11]  ( .D(n3482), .CP(n54), .SDN(porb), .Q(pll_trim[11]) );
  dfprb1 \pll_trim_reg[10]  ( .D(n3481), .CP(n41), .SDN(porb), .Q(pll_trim[10]) );
  dfprb1 \pll_trim_reg[9]  ( .D(n3480), .CP(n49), .SDN(porb), .Q(pll_trim[9])
         );
  dfprb1 \pll_trim_reg[8]  ( .D(n3479), .CP(n54), .SDN(porb), .Q(pll_trim[8])
         );
  dfprb1 \pll_trim_reg[3]  ( .D(n3478), .CP(n54), .SDN(porb), .Q(pll_trim[3])
         );
  dfprb1 \pll_trim_reg[2]  ( .D(n3477), .CP(n41), .SDN(porb), .Q(pll_trim[2])
         );
  dfprb1 \pll_trim_reg[1]  ( .D(n3476), .CP(n49), .SDN(porb), .Q(pll_trim[1])
         );
  dfprb1 \pll_trim_reg[0]  ( .D(n3475), .CP(n55), .SDN(porb), .Q(pll_trim[0])
         );
  dfcrq1 \pll_sel_reg[2]  ( .D(n3474), .CP(n85), .CDN(porb), .Q(pll_sel[2]) );
  dfprb1 \pll_sel_reg[1]  ( .D(n3473), .CP(n49), .SDN(porb), .Q(pll_sel[1]) );
  dfcrn1 \pll_sel_reg[0]  ( .D(n3472), .CP(n57), .CDN(porb), .QN(n495) );
  dfcrq1 \pll90_sel_reg[0]  ( .D(n3471), .CP(n67), .CDN(porb), .Q(pll90_sel[0]) );
  dfcrq1 \pll_div_reg[3]  ( .D(n3470), .CP(n66), .CDN(porb), .Q(pll_div[3]) );
  dfprb1 \pll_div_reg[2]  ( .D(n3469), .CP(n41), .SDN(porb), .Q(pll_div[2]) );
  dfcrn1 \pll_div_reg[1]  ( .D(n3468), .CP(n55), .CDN(porb), .QN(n494) );
  dfcrn1 \pll_div_reg[0]  ( .D(n3467), .CP(n56), .CDN(porb), .QN(n493) );
  dfcrq1 pll_ena_reg ( .D(n3465), .CP(n67), .CDN(porb), .Q(pll_ena) );
  dfprb1 pll_bypass_reg ( .D(n3464), .CP(n54), .SDN(porb), .Q(pll_bypass) );
  dfcrn1 irq_spi_reg ( .D(n3463), .CP(n57), .CDN(porb), .QN(n492) );
  dfcrq1 reset_reg_reg ( .D(n3462), .CP(n67), .CDN(porb), .Q(reset_reg) );
  dfcrq1 clk1_output_dest_reg ( .D(n3461), .CP(n85), .CDN(porb), .Q(
        clk1_output_dest) );
  dfnrq1 \wb_dat_o_reg[26]  ( .D(n3751), .CP(n4), .Q(wb_dat_o[26]) );
  dfnrq1 \wb_dat_o_reg[18]  ( .D(n3759), .CP(n2), .Q(wb_dat_o[18]) );
  dfnrq1 \wb_dat_o_reg[10]  ( .D(n3767), .CP(n5), .Q(wb_dat_o[10]) );
  dfnrq1 \wb_dat_o_reg[2]  ( .D(n3775), .CP(n3), .Q(wb_dat_o[2]) );
  dfcrq1 clk2_output_dest_reg ( .D(n3460), .CP(n81), .CDN(porb), .Q(
        clk2_output_dest) );
  dfnrq1 \wb_dat_o_reg[25]  ( .D(n3752), .CP(n4), .Q(wb_dat_o[25]) );
  dfnrq1 \wb_dat_o_reg[17]  ( .D(n3760), .CP(n2), .Q(wb_dat_o[17]) );
  dfnrq1 \wb_dat_o_reg[9]  ( .D(n3768), .CP(n5), .Q(wb_dat_o[9]) );
  dfnrq1 \wb_dat_o_reg[1]  ( .D(n3776), .CP(n3), .Q(wb_dat_o[1]) );
  dfcrq1 trap_output_dest_reg ( .D(n3459), .CP(n67), .CDN(porb), .Q(
        trap_output_dest) );
  dfnrq1 \wb_dat_o_reg[27]  ( .D(n3750), .CP(n3), .Q(wb_dat_o[27]) );
  dfnrq1 \wb_dat_o_reg[19]  ( .D(n3758), .CP(n5), .Q(wb_dat_o[19]) );
  dfnrq1 \wb_dat_o_reg[11]  ( .D(n3766), .CP(n4), .Q(wb_dat_o[11]) );
  dfnrq1 \wb_dat_o_reg[3]  ( .D(n3774), .CP(n3), .Q(wb_dat_o[3]) );
  dfcrn1 \gpio_configure_reg[37][4]  ( .D(n3276), .CP(n58), .CDN(porb), .QN(
        n1016) );
  dfprb1 \gpio_configure_reg[37][12]  ( .D(n3277), .CP(n47), .SDN(porb), .Q(
        n2608) );
  dfcrn1 \gpio_configure_reg[36][4]  ( .D(n3278), .CP(n58), .CDN(porb), .QN(
        n1015) );
  dfprb1 \gpio_configure_reg[36][12]  ( .D(n3279), .CP(n46), .SDN(porb), .Q(
        n2607) );
  dfcrn1 \gpio_configure_reg[35][4]  ( .D(n3280), .CP(n58), .CDN(porb), .QN(
        n1017) );
  dfcrn1 \gpio_configure_reg[35][12]  ( .D(n3281), .CP(n62), .CDN(porb), .QN(
        n666) );
  dfcrq1 \gpio_configure_reg[34][4]  ( .D(n3282), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[34][4] ) );
  dfcrq1 \gpio_configure_reg[34][12]  ( .D(n3283), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[34][12] ) );
  dfcrq1 \gpio_configure_reg[33][4]  ( .D(n3284), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[33][4] ) );
  dfcrq1 \gpio_configure_reg[33][12]  ( .D(n3285), .CP(n67), .CDN(porb), .Q(
        \gpio_configure[33][12] ) );
  dfcrn1 \gpio_configure_reg[32][4]  ( .D(n3286), .CP(n63), .CDN(porb), .QN(
        n1020) );
  dfcrn1 \gpio_configure_reg[32][12]  ( .D(n3287), .CP(n57), .CDN(porb), .QN(
        n673) );
  dfcrq1 \gpio_configure_reg[31][4]  ( .D(n3288), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[31][4] ) );
  dfcrq1 \gpio_configure_reg[31][12]  ( .D(n3289), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[31][12] ) );
  dfcrq1 \gpio_configure_reg[30][4]  ( .D(n3290), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[30][4] ) );
  dfcrq1 \gpio_configure_reg[30][12]  ( .D(n3291), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[30][12] ) );
  dfcrq1 \gpio_configure_reg[29][4]  ( .D(n3292), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[29][4] ) );
  dfcrq1 \gpio_configure_reg[29][12]  ( .D(n3293), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[29][12] ) );
  dfcrq1 \gpio_configure_reg[28][4]  ( .D(n3294), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[28][4] ) );
  dfcrq1 \gpio_configure_reg[28][12]  ( .D(n3295), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[28][12] ) );
  dfcrq1 \gpio_configure_reg[27][4]  ( .D(n3296), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[27][4] ) );
  dfcrq1 \gpio_configure_reg[27][12]  ( .D(n3297), .CP(n94), .CDN(porb), .Q(
        \gpio_configure[27][12] ) );
  dfcrq1 \gpio_configure_reg[26][4]  ( .D(n3298), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[26][4] ) );
  dfcrq1 \gpio_configure_reg[26][12]  ( .D(n3299), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[26][12] ) );
  dfcrq1 \gpio_configure_reg[25][4]  ( .D(n3300), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[25][4] ) );
  dfcrq1 \gpio_configure_reg[25][12]  ( .D(n3301), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[25][12] ) );
  dfcrq1 \gpio_configure_reg[24][4]  ( .D(n3302), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[24][4] ) );
  dfcrq1 \gpio_configure_reg[24][12]  ( .D(n3303), .CP(n95), .CDN(porb), .Q(
        \gpio_configure[24][12] ) );
  dfcrq1 \gpio_configure_reg[23][4]  ( .D(n3304), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[23][4] ) );
  dfcrq1 \gpio_configure_reg[23][12]  ( .D(n3305), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[23][12] ) );
  dfcrq1 \gpio_configure_reg[22][4]  ( .D(n3306), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[22][4] ) );
  dfcrq1 \gpio_configure_reg[22][12]  ( .D(n3307), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[22][12] ) );
  dfcrq1 \gpio_configure_reg[21][4]  ( .D(n3308), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[21][4] ) );
  dfcrq1 \gpio_configure_reg[21][12]  ( .D(n3309), .CP(n96), .CDN(porb), .Q(
        \gpio_configure[21][12] ) );
  dfcrq1 \gpio_configure_reg[20][4]  ( .D(n3310), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[20][4] ) );
  dfcrq1 \gpio_configure_reg[20][12]  ( .D(n3311), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[20][12] ) );
  dfcrq1 \gpio_configure_reg[19][4]  ( .D(n3312), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[19][4] ) );
  dfcrq1 \gpio_configure_reg[19][12]  ( .D(n3313), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[19][12] ) );
  dfcrq1 \gpio_configure_reg[18][4]  ( .D(n3314), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[18][4] ) );
  dfcrq1 \gpio_configure_reg[18][12]  ( .D(n3315), .CP(n97), .CDN(porb), .Q(
        \gpio_configure[18][12] ) );
  dfcrq1 \gpio_configure_reg[17][4]  ( .D(n3316), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[17][4] ) );
  dfcrq1 \gpio_configure_reg[17][12]  ( .D(n3317), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[17][12] ) );
  dfcrq1 \gpio_configure_reg[16][4]  ( .D(n3318), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[16][4] ) );
  dfcrq1 \gpio_configure_reg[16][12]  ( .D(n3319), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[16][12] ) );
  dfcrq1 \gpio_configure_reg[15][4]  ( .D(n3320), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[15][4] ) );
  dfcrq1 \gpio_configure_reg[15][12]  ( .D(n3321), .CP(n98), .CDN(porb), .Q(
        \gpio_configure[15][12] ) );
  dfcrq1 \gpio_configure_reg[14][4]  ( .D(n3322), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[14][4] ) );
  dfcrq1 \gpio_configure_reg[14][12]  ( .D(n3323), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[14][12] ) );
  dfcrq1 \gpio_configure_reg[13][4]  ( .D(n3324), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[13][4] ) );
  dfcrq1 \gpio_configure_reg[13][12]  ( .D(n3325), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[13][12] ) );
  dfcrq1 \gpio_configure_reg[12][4]  ( .D(n3326), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[12][4] ) );
  dfcrq1 \gpio_configure_reg[12][12]  ( .D(n3327), .CP(n99), .CDN(porb), .Q(
        \gpio_configure[12][12] ) );
  dfcrq1 \gpio_configure_reg[11][4]  ( .D(n3328), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[11][4] ) );
  dfcrq1 \gpio_configure_reg[11][12]  ( .D(n3329), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[11][12] ) );
  dfcrq1 \gpio_configure_reg[10][4]  ( .D(n3330), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[10][4] ) );
  dfcrq1 \gpio_configure_reg[10][12]  ( .D(n3331), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[10][12] ) );
  dfcrq1 \gpio_configure_reg[9][4]  ( .D(n3332), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[9][4] ) );
  dfcrq1 \gpio_configure_reg[9][12]  ( .D(n3333), .CP(n100), .CDN(porb), .Q(
        \gpio_configure[9][12] ) );
  dfcrq1 \gpio_configure_reg[8][4]  ( .D(n3334), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[8][4] ) );
  dfcrq1 \gpio_configure_reg[8][12]  ( .D(n3335), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[8][12] ) );
  dfcrq1 \gpio_configure_reg[7][4]  ( .D(n3336), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[7][4] ) );
  dfcrq1 \gpio_configure_reg[7][12]  ( .D(n3337), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[7][12] ) );
  dfcrq1 \gpio_configure_reg[6][4]  ( .D(n3338), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[6][4] ) );
  dfcrq1 \gpio_configure_reg[6][12]  ( .D(n3339), .CP(n101), .CDN(porb), .Q(
        \gpio_configure[6][12] ) );
  dfcrq1 \gpio_configure_reg[5][4]  ( .D(n3340), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[5][4] ) );
  dfcrq1 \gpio_configure_reg[5][12]  ( .D(n3341), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[5][12] ) );
  dfcrq1 \gpio_configure_reg[4][4]  ( .D(n3342), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[4][4] ) );
  dfcrq1 \gpio_configure_reg[4][12]  ( .D(n3343), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[4][12] ) );
  dfcrq1 \gpio_configure_reg[3][4]  ( .D(n3344), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[3][4] ) );
  dfcrq1 \gpio_configure_reg[3][12]  ( .D(n3345), .CP(n102), .CDN(porb), .Q(
        \gpio_configure[3][12] ) );
  dfcrq1 \gpio_configure_reg[2][4]  ( .D(n3346), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[2][4] ) );
  dfcrq1 \gpio_configure_reg[2][12]  ( .D(n3347), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[2][12] ) );
  dfcrq1 \gpio_configure_reg[1][4]  ( .D(n3348), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[1][4] ) );
  dfprb1 \gpio_configure_reg[1][12]  ( .D(n3349), .CP(n53), .SDN(porb), .QN(
        n1779) );
  dfcrq1 \gpio_configure_reg[0][4]  ( .D(n3350), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[0][4] ) );
  dfprb1 \gpio_configure_reg[0][12]  ( .D(n3351), .CP(n55), .SDN(porb), .QN(
        n1783) );
  dfcrn1 \mgmt_gpio_data_buf_reg[4]  ( .D(n3352), .CP(n60), .CDN(porb), .QN(
        n594) );
  dfcrn1 \mgmt_gpio_data_reg[4]  ( .D(n3106), .CP(n65), .CDN(porb), .QN(n491)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[12]  ( .D(n3353), .CP(n63), .CDN(porb), .QN(
        n573) );
  dfcrn1 \mgmt_gpio_data_reg[12]  ( .D(n3098), .CP(n63), .CDN(porb), .QN(n490)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[20]  ( .D(n3354), .CP(n59), .CDN(porb), .QN(
        n544) );
  dfcrn1 \mgmt_gpio_data_reg[20]  ( .D(n3090), .CP(n62), .CDN(porb), .QN(n489)
         );
  dfcrq1 \mgmt_gpio_data_reg[28]  ( .D(n3355), .CP(n69), .CDN(porb), .Q(
        mgmt_gpio_out[28]) );
  dfcrn1 \mgmt_gpio_data_reg[36]  ( .D(n3356), .CP(n61), .CDN(porb), .QN(n1784) );
  dfcrn1 serial_bb_clock_reg ( .D(n3377), .CP(n56), .CDN(porb), .QN(n488) );
  dfcrn1 \xfer_count_reg[3]  ( .D(n3365), .CP(n2), .CDN(porb), .QN(n487) );
  dfcrq1 \xfer_state_reg[1]  ( .D(n3376), .CP(n5), .CDN(porb), .Q(
        xfer_state[1]) );
  dfcrq1 \xfer_state_reg[0]  ( .D(n3375), .CP(n2), .CDN(porb), .Q(
        xfer_state[0]) );
  dfcrq1 serial_busy_reg ( .D(n3362), .CP(n3), .CDN(porb), .Q(serial_busy) );
  dfcrq1 \pad_count_1_reg[3]  ( .D(n3358), .CP(n3), .CDN(porb), .Q(
        pad_count_1[3]) );
  dfcrq1 \pad_count_1_reg[2]  ( .D(n3359), .CP(n2), .CDN(porb), .Q(
        pad_count_1[2]) );
  dfprb1 \pad_count_1_reg[1]  ( .D(n3360), .CP(n4), .SDN(porb), .Q(
        pad_count_1[1]) );
  dfcrq1 \pad_count_1_reg[0]  ( .D(n3361), .CP(n5), .CDN(porb), .Q(
        pad_count_1[0]) );
  dfprb1 \pad_count_2_reg[1]  ( .D(n3374), .CP(n4), .SDN(porb), .Q(
        pad_count_2[1]) );
  dfprb1 \pad_count_2_reg[0]  ( .D(n3373), .CP(n3), .SDN(porb), .Q(
        pad_count_2[0]) );
  dfcrq1 \pad_count_2_reg[2]  ( .D(n3372), .CP(n5), .CDN(porb), .Q(
        pad_count_2[2]) );
  dfcrq1 \pad_count_2_reg[3]  ( .D(n3371), .CP(n4), .CDN(porb), .Q(
        pad_count_2[3]) );
  dfprb1 \pad_count_2_reg[4]  ( .D(n3370), .CP(n5), .SDN(porb), .Q(
        pad_count_2[4]) );
  dfcrq1 \pad_count_2_reg[5]  ( .D(n3369), .CP(n3), .CDN(porb), .Q(
        pad_count_2[5]) );
  dfcrn1 \serial_data_staging_2_reg[0]  ( .D(n3123), .CP(n3), .CDN(porb), .QN(
        n1095) );
  dfcrn1 \serial_data_staging_2_reg[1]  ( .D(n3122), .CP(n4), .CDN(porb), .QN(
        n1053) );
  dfcrn1 \serial_data_staging_2_reg[2]  ( .D(n3121), .CP(n5), .CDN(porb), .QN(
        n1030) );
  dfcrn1 \serial_data_staging_2_reg[3]  ( .D(n3120), .CP(n2), .CDN(porb), .QN(
        n988) );
  dfcrn1 \serial_data_staging_2_reg[4]  ( .D(n3119), .CP(n3), .CDN(porb), .QN(
        n946) );
  dfcrn1 \xfer_count_reg[2]  ( .D(n3366), .CP(n5), .CDN(porb), .QN(n486) );
  dfcrn1 \xfer_count_reg[1]  ( .D(n3367), .CP(n5), .CDN(porb), .QN(n1804) );
  dfcrq1 serial_clock_pre_reg ( .D(n3364), .CP(n5), .CDN(porb), .Q(
        serial_clock_pre) );
  dfcrn1 \xfer_count_reg[0]  ( .D(n3368), .CP(n4), .CDN(porb), .QN(n1796) );
  dfcrq1 serial_load_pre_reg ( .D(n3363), .CP(n4), .CDN(porb), .Q(
        serial_load_pre) );
  dfprb1 \pad_count_1_reg[4]  ( .D(n3357), .CP(n3), .SDN(porb), .Q(
        pad_count_1[4]) );
  dfcrn1 \serial_data_staging_1_reg[0]  ( .D(n3136), .CP(n2), .CDN(porb), .QN(
        n1476) );
  dfcrn1 \serial_data_staging_1_reg[1]  ( .D(n3135), .CP(n3), .CDN(porb), .QN(
        n1454) );
  dfcrn1 \serial_data_staging_1_reg[2]  ( .D(n3134), .CP(n4), .CDN(porb), .QN(
        n1432) );
  dfcrn1 \serial_data_staging_1_reg[3]  ( .D(n3133), .CP(n5), .CDN(porb), .QN(
        n1410) );
  dfcrn1 \serial_data_staging_1_reg[4]  ( .D(n3132), .CP(n2), .CDN(porb), .QN(
        n1388) );
  dfcrn1 \pll_div_reg[4]  ( .D(n3378), .CP(n56), .CDN(porb), .QN(n485) );
  dfprb1 \pll90_sel_reg[1]  ( .D(n3379), .CP(n54), .SDN(porb), .Q(pll90_sel[1]) );
  dfprb1 \pll_trim_reg[20]  ( .D(n3380), .CP(n54), .SDN(porb), .Q(pll_trim[20]) );
  dfcrq1 \pll_trim_reg[12]  ( .D(n3381), .CP(n67), .CDN(porb), .Q(pll_trim[12]) );
  dfprb1 \pll_trim_reg[4]  ( .D(n3382), .CP(n53), .SDN(porb), .Q(pll_trim[4])
         );
  dfnrq1 \wb_dat_o_reg[28]  ( .D(n3749), .CP(n2), .Q(wb_dat_o[28]) );
  dfnrq1 \wb_dat_o_reg[20]  ( .D(n3757), .CP(n5), .Q(wb_dat_o[20]) );
  dfnrq1 \wb_dat_o_reg[12]  ( .D(n3765), .CP(n3), .Q(wb_dat_o[12]) );
  dfnrq1 \wb_dat_o_reg[4]  ( .D(n3773), .CP(n4), .Q(wb_dat_o[4]) );
  dfcrn1 \gpio_configure_reg[37][5]  ( .D(n3228), .CP(n57), .CDN(porb), .QN(
        n484) );
  dfcrn1 \gpio_configure_reg[36][5]  ( .D(n3229), .CP(n58), .CDN(porb), .QN(
        n483) );
  dfcrn1 \gpio_configure_reg[35][5]  ( .D(n3230), .CP(n58), .CDN(porb), .QN(
        n975) );
  dfcrq1 \gpio_configure_reg[34][5]  ( .D(n3231), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[34][5] ) );
  dfcrq1 \gpio_configure_reg[33][5]  ( .D(n3232), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[33][5] ) );
  dfcrn1 \gpio_configure_reg[32][5]  ( .D(n3233), .CP(n63), .CDN(porb), .QN(
        n978) );
  dfcrq1 \gpio_configure_reg[31][5]  ( .D(n3234), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[31][5] ) );
  dfcrq1 \gpio_configure_reg[30][5]  ( .D(n3235), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[30][5] ) );
  dfcrq1 \gpio_configure_reg[29][5]  ( .D(n3236), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[29][5] ) );
  dfcrq1 \gpio_configure_reg[28][5]  ( .D(n3237), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[28][5] ) );
  dfcrq1 \gpio_configure_reg[27][5]  ( .D(n3238), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[27][5] ) );
  dfcrq1 \gpio_configure_reg[26][5]  ( .D(n3239), .CP(n81), .CDN(porb), .Q(
        \gpio_configure[26][5] ) );
  dfcrq1 \gpio_configure_reg[25][5]  ( .D(n3240), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[25][5] ) );
  dfcrq1 \gpio_configure_reg[24][5]  ( .D(n3241), .CP(n80), .CDN(porb), .Q(
        \gpio_configure[24][5] ) );
  dfcrq1 \gpio_configure_reg[23][5]  ( .D(n3242), .CP(n79), .CDN(porb), .Q(
        \gpio_configure[23][5] ) );
  dfcrq1 \gpio_configure_reg[22][5]  ( .D(n3243), .CP(n78), .CDN(porb), .Q(
        \gpio_configure[22][5] ) );
  dfcrq1 \gpio_configure_reg[21][5]  ( .D(n3244), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[21][5] ) );
  dfcrq1 \gpio_configure_reg[20][5]  ( .D(n3245), .CP(n77), .CDN(porb), .Q(
        \gpio_configure[20][5] ) );
  dfcrq1 \gpio_configure_reg[19][5]  ( .D(n3246), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[19][5] ) );
  dfcrq1 \gpio_configure_reg[18][5]  ( .D(n3247), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[18][5] ) );
  dfcrq1 \gpio_configure_reg[17][5]  ( .D(n3248), .CP(n76), .CDN(porb), .Q(
        \gpio_configure[17][5] ) );
  dfcrq1 \gpio_configure_reg[16][5]  ( .D(n3249), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[16][5] ) );
  dfcrq1 \gpio_configure_reg[15][5]  ( .D(n3250), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[15][5] ) );
  dfcrq1 \gpio_configure_reg[14][5]  ( .D(n3251), .CP(n75), .CDN(porb), .Q(
        \gpio_configure[14][5] ) );
  dfcrq1 \gpio_configure_reg[13][5]  ( .D(n3252), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[13][5] ) );
  dfcrq1 \gpio_configure_reg[12][5]  ( .D(n3253), .CP(n74), .CDN(porb), .Q(
        \gpio_configure[12][5] ) );
  dfcrq1 \gpio_configure_reg[11][5]  ( .D(n3254), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[11][5] ) );
  dfcrq1 \gpio_configure_reg[10][5]  ( .D(n3255), .CP(n73), .CDN(porb), .Q(
        \gpio_configure[10][5] ) );
  dfcrq1 \gpio_configure_reg[9][5]  ( .D(n3256), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[9][5] ) );
  dfcrq1 \gpio_configure_reg[8][5]  ( .D(n3257), .CP(n72), .CDN(porb), .Q(
        \gpio_configure[8][5] ) );
  dfcrq1 \gpio_configure_reg[7][5]  ( .D(n3258), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[7][5] ) );
  dfcrq1 \gpio_configure_reg[6][5]  ( .D(n3259), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[6][5] ) );
  dfcrq1 \gpio_configure_reg[5][5]  ( .D(n3260), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[5][5] ) );
  dfcrq1 \gpio_configure_reg[4][5]  ( .D(n3261), .CP(n70), .CDN(porb), .Q(
        \gpio_configure[4][5] ) );
  dfcrq1 \gpio_configure_reg[3][5]  ( .D(n3262), .CP(n69), .CDN(porb), .Q(
        \gpio_configure[3][5] ) );
  dfcrq1 \gpio_configure_reg[2][5]  ( .D(n3263), .CP(n71), .CDN(porb), .Q(
        \gpio_configure[2][5] ) );
  dfcrq1 \gpio_configure_reg[1][5]  ( .D(n3264), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[1][5] ) );
  dfcrq1 \gpio_configure_reg[0][5]  ( .D(n3265), .CP(n68), .CDN(porb), .Q(
        \gpio_configure[0][5] ) );
  dfcrn1 \serial_data_staging_1_reg[5]  ( .D(n3131), .CP(n3), .CDN(porb), .QN(
        n1366) );
  dfcrn1 \serial_data_staging_2_reg[5]  ( .D(n3118), .CP(n4), .CDN(porb), .QN(
        n904) );
  dfcrn1 \mgmt_gpio_data_buf_reg[5]  ( .D(n3266), .CP(n60), .CDN(porb), .QN(
        n592) );
  dfcrn1 \mgmt_gpio_data_reg[5]  ( .D(n3105), .CP(n65), .CDN(porb), .QN(n482)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[13]  ( .D(n3267), .CP(n59), .CDN(porb), .QN(
        n571) );
  dfcrn1 \mgmt_gpio_data_reg[13]  ( .D(n3097), .CP(n63), .CDN(porb), .QN(n572)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[21]  ( .D(n3268), .CP(n59), .CDN(porb), .QN(
        n541) );
  dfcrn1 \mgmt_gpio_data_reg[21]  ( .D(n3089), .CP(n62), .CDN(porb), .QN(n481)
         );
  dfcrq1 \mgmt_gpio_data_reg[29]  ( .D(n3269), .CP(n69), .CDN(porb), .Q(
        mgmt_gpio_out[29]) );
  dfcrn1 \mgmt_gpio_data_reg[37]  ( .D(n3270), .CP(n61), .CDN(porb), .QN(n1672) );
  dfcrn1 serial_bb_data_1_reg ( .D(n3271), .CP(n56), .CDN(porb), .QN(n1674) );
  dfcrq1 \pll90_sel_reg[2]  ( .D(n3272), .CP(n67), .CDN(porb), .Q(pll90_sel[2]) );
  dfprb1 \pll_trim_reg[21]  ( .D(n3273), .CP(n53), .SDN(porb), .Q(pll_trim[21]) );
  dfprb1 \pll_trim_reg[13]  ( .D(n3274), .CP(n53), .SDN(porb), .Q(pll_trim[13]) );
  dfprb1 \pll_trim_reg[5]  ( .D(n3275), .CP(n53), .SDN(porb), .Q(pll_trim[5])
         );
  dfcrn1 \gpio_configure_reg[37][6]  ( .D(n3182), .CP(n60), .CDN(porb), .QN(
        n480) );
  dfcrn1 \gpio_configure_reg[36][6]  ( .D(n3183), .CP(n60), .CDN(porb), .QN(
        n479) );
  dfcrn1 \gpio_configure_reg[35][6]  ( .D(n3184), .CP(n59), .CDN(porb), .QN(
        n933) );
  dfcrq1 \gpio_configure_reg[34][6]  ( .D(n3185), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[34][6] ) );
  dfcrq1 \gpio_configure_reg[33][6]  ( .D(n3186), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[33][6] ) );
  dfcrn1 \gpio_configure_reg[32][6]  ( .D(n3187), .CP(n59), .CDN(porb), .QN(
        n936) );
  dfcrq1 \gpio_configure_reg[31][6]  ( .D(n3188), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[31][6] ) );
  dfcrq1 \gpio_configure_reg[30][6]  ( .D(n3189), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[30][6] ) );
  dfcrq1 \gpio_configure_reg[29][6]  ( .D(n3190), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[29][6] ) );
  dfcrq1 \gpio_configure_reg[28][6]  ( .D(n3191), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[28][6] ) );
  dfcrq1 \gpio_configure_reg[27][6]  ( .D(n3192), .CP(n90), .CDN(porb), .Q(
        \gpio_configure[27][6] ) );
  dfcrq1 \gpio_configure_reg[26][6]  ( .D(n3193), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[26][6] ) );
  dfcrq1 \gpio_configure_reg[25][6]  ( .D(n3194), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[25][6] ) );
  dfcrq1 \gpio_configure_reg[24][6]  ( .D(n3195), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[24][6] ) );
  dfcrq1 \gpio_configure_reg[23][6]  ( .D(n3196), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[23][6] ) );
  dfcrq1 \gpio_configure_reg[22][6]  ( .D(n3197), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[22][6] ) );
  dfcrq1 \gpio_configure_reg[21][6]  ( .D(n3198), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[21][6] ) );
  dfcrq1 \gpio_configure_reg[20][6]  ( .D(n3199), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[20][6] ) );
  dfcrq1 \gpio_configure_reg[19][6]  ( .D(n3200), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[19][6] ) );
  dfcrq1 \gpio_configure_reg[18][6]  ( .D(n3201), .CP(n91), .CDN(porb), .Q(
        \gpio_configure[18][6] ) );
  dfcrq1 \gpio_configure_reg[17][6]  ( .D(n3202), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[17][6] ) );
  dfcrq1 \gpio_configure_reg[16][6]  ( .D(n3203), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[16][6] ) );
  dfcrq1 \gpio_configure_reg[15][6]  ( .D(n3204), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[15][6] ) );
  dfcrq1 \gpio_configure_reg[14][6]  ( .D(n3205), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[14][6] ) );
  dfcrq1 \gpio_configure_reg[13][6]  ( .D(n3206), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[13][6] ) );
  dfcrq1 \gpio_configure_reg[12][6]  ( .D(n3207), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[12][6] ) );
  dfcrq1 \gpio_configure_reg[11][6]  ( .D(n3208), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[11][6] ) );
  dfcrq1 \gpio_configure_reg[10][6]  ( .D(n3209), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[10][6] ) );
  dfcrq1 \gpio_configure_reg[9][6]  ( .D(n3210), .CP(n92), .CDN(porb), .Q(
        \gpio_configure[9][6] ) );
  dfcrq1 \gpio_configure_reg[8][6]  ( .D(n3211), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[8][6] ) );
  dfcrq1 \gpio_configure_reg[7][6]  ( .D(n3212), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[7][6] ) );
  dfcrq1 \gpio_configure_reg[6][6]  ( .D(n3213), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[6][6] ) );
  dfcrq1 \gpio_configure_reg[5][6]  ( .D(n3214), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[5][6] ) );
  dfcrq1 \gpio_configure_reg[4][6]  ( .D(n3215), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[4][6] ) );
  dfcrq1 \gpio_configure_reg[3][6]  ( .D(n3216), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[3][6] ) );
  dfcrq1 \gpio_configure_reg[2][6]  ( .D(n3217), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[2][6] ) );
  dfcrq1 \gpio_configure_reg[1][6]  ( .D(n3218), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[1][6] ) );
  dfcrq1 \gpio_configure_reg[0][6]  ( .D(n3219), .CP(n93), .CDN(porb), .Q(
        \gpio_configure[0][6] ) );
  dfcrn1 \serial_data_staging_1_reg[6]  ( .D(n3130), .CP(n4), .CDN(porb), .QN(
        n1344) );
  dfcrn1 \serial_data_staging_2_reg[6]  ( .D(n3117), .CP(n4), .CDN(porb), .QN(
        n862) );
  dfcrn1 \mgmt_gpio_data_buf_reg[6]  ( .D(n3220), .CP(n60), .CDN(porb), .QN(
        n590) );
  dfcrn1 \mgmt_gpio_data_reg[6]  ( .D(n3104), .CP(n64), .CDN(porb), .QN(n591)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[14]  ( .D(n3221), .CP(n60), .CDN(porb), .QN(
        n569) );
  dfcrn1 \mgmt_gpio_data_reg[14]  ( .D(n3096), .CP(n63), .CDN(porb), .QN(n570)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[22]  ( .D(n3222), .CP(n60), .CDN(porb), .QN(
        n538) );
  dfcrn1 \mgmt_gpio_data_reg[22]  ( .D(n3088), .CP(n61), .CDN(porb), .QN(n478)
         );
  dfcrq1 \mgmt_gpio_data_reg[30]  ( .D(n3223), .CP(n94), .CDN(porb), .Q(
        mgmt_gpio_out[30]) );
  dfcrq1 serial_bb_data_2_reg ( .D(n3224), .CP(n94), .CDN(porb), .Q(
        serial_bb_data_2) );
  dfprb1 \pll_trim_reg[22]  ( .D(n3225), .CP(n53), .SDN(porb), .Q(pll_trim[22]) );
  dfprb1 \pll_trim_reg[14]  ( .D(n3226), .CP(n51), .SDN(porb), .Q(pll_trim[14]) );
  dfprb1 \pll_trim_reg[6]  ( .D(n3227), .CP(n52), .SDN(porb), .Q(pll_trim[6])
         );
  dfcrn1 \gpio_configure_reg[37][7]  ( .D(n3137), .CP(n56), .CDN(porb), .QN(
        n890) );
  dfcrn1 \gpio_configure_reg[36][7]  ( .D(n3138), .CP(n57), .CDN(porb), .QN(
        n889) );
  dfcrn1 \gpio_configure_reg[35][7]  ( .D(n3139), .CP(n56), .CDN(porb), .QN(
        n891) );
  dfcrq1 \gpio_configure_reg[34][7]  ( .D(n3140), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[34][7] ) );
  dfcrq1 \gpio_configure_reg[33][7]  ( .D(n3141), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[33][7] ) );
  dfcrn1 \gpio_configure_reg[32][7]  ( .D(n3142), .CP(n55), .CDN(porb), .QN(
        n894) );
  dfcrq1 \gpio_configure_reg[31][7]  ( .D(n3143), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[31][7] ) );
  dfcrq1 \gpio_configure_reg[30][7]  ( .D(n3144), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[30][7] ) );
  dfcrq1 \gpio_configure_reg[29][7]  ( .D(n3145), .CP(n103), .CDN(porb), .Q(
        \gpio_configure[29][7] ) );
  dfcrq1 \gpio_configure_reg[28][7]  ( .D(n3146), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[28][7] ) );
  dfcrq1 \gpio_configure_reg[27][7]  ( .D(n3147), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[27][7] ) );
  dfcrq1 \gpio_configure_reg[26][7]  ( .D(n3148), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[26][7] ) );
  dfcrq1 \gpio_configure_reg[25][7]  ( .D(n3149), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[25][7] ) );
  dfcrq1 \gpio_configure_reg[24][7]  ( .D(n3150), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[24][7] ) );
  dfcrq1 \gpio_configure_reg[23][7]  ( .D(n3151), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[23][7] ) );
  dfcrq1 \gpio_configure_reg[22][7]  ( .D(n3152), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[22][7] ) );
  dfcrq1 \gpio_configure_reg[21][7]  ( .D(n3153), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[21][7] ) );
  dfcrq1 \gpio_configure_reg[20][7]  ( .D(n3154), .CP(n104), .CDN(porb), .Q(
        \gpio_configure[20][7] ) );
  dfcrq1 \gpio_configure_reg[19][7]  ( .D(n3155), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[19][7] ) );
  dfcrq1 \gpio_configure_reg[18][7]  ( .D(n3156), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[18][7] ) );
  dfcrq1 \gpio_configure_reg[17][7]  ( .D(n3157), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[17][7] ) );
  dfcrq1 \gpio_configure_reg[16][7]  ( .D(n3158), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[16][7] ) );
  dfcrq1 \gpio_configure_reg[15][7]  ( .D(n3159), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[15][7] ) );
  dfcrq1 \gpio_configure_reg[14][7]  ( .D(n3160), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[14][7] ) );
  dfcrq1 \gpio_configure_reg[13][7]  ( .D(n3161), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[13][7] ) );
  dfcrq1 \gpio_configure_reg[12][7]  ( .D(n3162), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[12][7] ) );
  dfcrq1 \gpio_configure_reg[11][7]  ( .D(n3163), .CP(n105), .CDN(porb), .Q(
        \gpio_configure[11][7] ) );
  dfcrq1 \gpio_configure_reg[10][7]  ( .D(n3164), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[10][7] ) );
  dfcrq1 \gpio_configure_reg[9][7]  ( .D(n3165), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[9][7] ) );
  dfcrq1 \gpio_configure_reg[8][7]  ( .D(n3166), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[8][7] ) );
  dfcrq1 \gpio_configure_reg[7][7]  ( .D(n3167), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[7][7] ) );
  dfcrq1 \gpio_configure_reg[6][7]  ( .D(n3168), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[6][7] ) );
  dfcrq1 \gpio_configure_reg[5][7]  ( .D(n3169), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[5][7] ) );
  dfcrq1 \gpio_configure_reg[4][7]  ( .D(n3170), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[4][7] ) );
  dfcrq1 \gpio_configure_reg[3][7]  ( .D(n3171), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[3][7] ) );
  dfcrq1 \gpio_configure_reg[2][7]  ( .D(n3172), .CP(n106), .CDN(porb), .Q(
        \gpio_configure[2][7] ) );
  dfcrq1 \gpio_configure_reg[1][7]  ( .D(n3173), .CP(n107), .CDN(porb), .Q(
        \gpio_configure[1][7] ) );
  dfcrq1 \gpio_configure_reg[0][7]  ( .D(n3174), .CP(n107), .CDN(porb), .Q(
        \gpio_configure[0][7] ) );
  dfcrn1 \serial_data_staging_1_reg[7]  ( .D(n3129), .CP(n5), .CDN(porb), .QN(
        n1322) );
  dfcrn1 \serial_data_staging_1_reg[8]  ( .D(n3128), .CP(n2), .CDN(porb), .QN(
        n1300) );
  dfcrn1 \serial_data_staging_1_reg[9]  ( .D(n3127), .CP(n3), .CDN(porb), .QN(
        n1278) );
  dfcrn1 \serial_data_staging_1_reg[10]  ( .D(n3126), .CP(n4), .CDN(porb), 
        .QN(n1256) );
  dfcrn1 \serial_data_staging_1_reg[11]  ( .D(n3125), .CP(n5), .CDN(porb), 
        .QN(n1201) );
  dfcrn1 \serial_data_staging_1_reg[12]  ( .D(n3124), .CP(n2), .CDN(porb), 
        .QN(n1202) );
  dfnrq1 \wb_dat_o_reg[29]  ( .D(n3748), .CP(n5), .Q(wb_dat_o[29]) );
  dfnrq1 \wb_dat_o_reg[21]  ( .D(n3756), .CP(n2), .Q(wb_dat_o[21]) );
  dfnrq1 \wb_dat_o_reg[13]  ( .D(n3764), .CP(n2), .Q(wb_dat_o[13]) );
  dfnrq1 \wb_dat_o_reg[5]  ( .D(n3772), .CP(n4), .Q(wb_dat_o[5]) );
  dfcrn1 \serial_data_staging_2_reg[7]  ( .D(n3116), .CP(n5), .CDN(porb), .QN(
        n820) );
  dfcrn1 \serial_data_staging_2_reg[8]  ( .D(n3115), .CP(n2), .CDN(porb), .QN(
        n778) );
  dfcrn1 \serial_data_staging_2_reg[9]  ( .D(n3114), .CP(n4), .CDN(porb), .QN(
        n736) );
  dfcrn1 \serial_data_staging_2_reg[10]  ( .D(n3113), .CP(n5), .CDN(porb), 
        .QN(n694) );
  dfcrn1 \serial_data_staging_2_reg[11]  ( .D(n3112), .CP(n2), .CDN(porb), 
        .QN(n612) );
  dfcrn1 \serial_data_staging_2_reg[12]  ( .D(n3111), .CP(n3), .CDN(porb), 
        .QN(n477) );
  dfnrq1 \wb_dat_o_reg[30]  ( .D(n3747), .CP(n4), .Q(wb_dat_o[30]) );
  dfnrq1 \wb_dat_o_reg[22]  ( .D(n3755), .CP(n2), .Q(wb_dat_o[22]) );
  dfnrq1 \wb_dat_o_reg[14]  ( .D(n3763), .CP(n5), .Q(wb_dat_o[14]) );
  dfnrq1 \wb_dat_o_reg[6]  ( .D(n3771), .CP(n3), .Q(wb_dat_o[6]) );
  dfcrn1 \mgmt_gpio_data_buf_reg[7]  ( .D(n3175), .CP(n57), .CDN(porb), .QN(
        n586) );
  dfcrn1 \mgmt_gpio_data_reg[7]  ( .D(n3103), .CP(n65), .CDN(porb), .QN(n476)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[15]  ( .D(n3176), .CP(n55), .CDN(porb), .QN(
        n565) );
  dfcrn1 \mgmt_gpio_data_reg[15]  ( .D(n3095), .CP(n63), .CDN(porb), .QN(n568)
         );
  dfcrn1 \mgmt_gpio_data_buf_reg[23]  ( .D(n3177), .CP(n55), .CDN(porb), .QN(
        n533) );
  dfcrn1 \mgmt_gpio_data_reg[23]  ( .D(n3087), .CP(n61), .CDN(porb), .QN(n475)
         );
  dfcrq1 \mgmt_gpio_data_reg[31]  ( .D(n3178), .CP(n107), .CDN(porb), .Q(
        mgmt_gpio_out[31]) );
  dfprb1 \pll_trim_reg[23]  ( .D(n3179), .CP(n50), .SDN(porb), .Q(pll_trim[23]) );
  dfprb1 \pll_trim_reg[15]  ( .D(n3180), .CP(n49), .SDN(porb), .Q(pll_trim[15]) );
  dfprb1 \pll_trim_reg[7]  ( .D(n3181), .CP(n50), .SDN(porb), .Q(pll_trim[7])
         );
  dfnrq1 \wb_dat_o_reg[31]  ( .D(n3746), .CP(n4), .Q(wb_dat_o[31]) );
  dfnrq1 \wb_dat_o_reg[23]  ( .D(n3754), .CP(n2), .Q(wb_dat_o[23]) );
  dfnrq1 \wb_dat_o_reg[15]  ( .D(n3762), .CP(n5), .Q(wb_dat_o[15]) );
  dfnrq1 \wb_dat_o_reg[7]  ( .D(n3770), .CP(n3), .Q(wb_dat_o[7]) );
  dfnrq1 \wb_dat_o_reg[24]  ( .D(n3753), .CP(n5), .Q(wb_dat_o[24]) );
  dfnrq1 \wb_dat_o_reg[16]  ( .D(n3761), .CP(n2), .Q(wb_dat_o[16]) );
  dfnrq1 \wb_dat_o_reg[8]  ( .D(n3769), .CP(n3), .Q(wb_dat_o[8]) );
  dfnrq1 \wb_dat_o_reg[0]  ( .D(n3777), .CP(n5), .Q(wb_dat_o[0]) );
  housekeeping_spi hkspi ( .reset(_0_net_), .SCK(mgmt_gpio_in[4]), .SDI(
        mgmt_gpio_in[2]), .CSB(\_1_net_[0] ), .SDO(sdo), .sdoenb(sdo_enb), 
        .idata(odata), .odata(idata), .oaddr(iaddr), .rdstb(rdstb), .wrstb(
        wrstb), .pass_thru_mgmt(pass_thru_mgmt), .pass_thru_mgmt_delay(
        pass_thru_mgmt_delay), .pass_thru_user(pass_thru_user), 
        .pass_thru_user_delay(pass_thru_user_delay), .pass_thru_mgmt_reset(
        pass_thru_mgmt_reset) );
  housekeeping_DW01_add_0_DW01_add_1 r2721 ( .A(wb_adr_i[23:0]), .B({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \U3/U17/Z_1 , 
        \U3/U17/Z_0 }), .CI(1'b0), .SUM({N625, N624, N623, N622, 
        SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, 
        SYNOPSYS_UNCONNECTED__4, SYNOPSYS_UNCONNECTED__5, 
        SYNOPSYS_UNCONNECTED__6, SYNOPSYS_UNCONNECTED__7, 
        SYNOPSYS_UNCONNECTED__8, SYNOPSYS_UNCONNECTED__9, 
        SYNOPSYS_UNCONNECTED__10, SYNOPSYS_UNCONNECTED__11, N621, N620, N619, 
        N618, N617, N616, N615, N614}) );
  ad01d0 \r1926/U1_0  ( .A(\U3/U31/Z_0 ), .B(\U3/U32/Z_0 ), .CI(
        \r1926/carry[0] ), .CO(\r1926/carry[1] ), .S(N2789) );
  ad01d0 \r1926/U1_1  ( .A(\U3/U31/Z_1 ), .B(\U3/U32/Z_0 ), .CI(
        \r1926/carry[1] ), .CO(\r1926/carry[2] ), .S(N2790) );
  ad01d0 \r1926/U1_2  ( .A(\U3/U31/Z_2 ), .B(\U3/U32/Z_0 ), .CI(
        \r1926/carry[2] ), .CO(\r1926/carry[3] ), .S(N2791) );
  ad01d0 \r1926/U1_3  ( .A(\U3/U31/Z_3 ), .B(\U3/U32/Z_0 ), .CI(
        \r1926/carry[3] ), .CO(\r1926/carry[4] ), .S(N2792) );
  ad01d0 \r1926/U1_4  ( .A(\U3/U31/Z_4 ), .B(\U3/U32/Z_0 ), .CI(
        \r1926/carry[4] ), .S(N2651) );
  ah01d0 \add_959/U1_1_1  ( .A(pad_count_2[1]), .B(pad_count_2[0]), .CO(
        \add_959/carry[2] ), .S(N2653) );
  ah01d0 \add_959/U1_1_2  ( .A(pad_count_2[2]), .B(\add_959/carry[2] ), .CO(
        \add_959/carry[3] ), .S(N2654) );
  ah01d0 \add_959/U1_1_3  ( .A(pad_count_2[3]), .B(\add_959/carry[3] ), .CO(
        \add_959/carry[4] ), .S(N2655) );
  ah01d0 \add_959/U1_1_4  ( .A(pad_count_2[4]), .B(\add_959/carry[4] ), .CO(
        \add_959/carry[5] ), .S(N2656) );
  dfcrq2 \wbbd_data_reg[6]  ( .D(n3780), .CP(n4), .CDN(wb_rstn_i), .Q(
        wbbd_data[6]) );
  dfcrq2 \wbbd_data_reg[5]  ( .D(n3781), .CP(n5), .CDN(wb_rstn_i), .Q(
        wbbd_data[5]) );
  dfcrq2 \wbbd_data_reg[7]  ( .D(n3779), .CP(n2), .CDN(wb_rstn_i), .Q(
        wbbd_data[7]) );
  dfprb4 pll_dco_ena_reg ( .D(n3466), .CP(n49), .SDN(porb), .Q(pll_dco_ena) );
  nr02d1 U3 ( .A1(n813), .A2(n821), .ZN(n1151) );
  aoi311d1 U4 ( .C1(n454), .C2(n226), .C3(n396), .A(n606), .B(n402), .ZN(n576)
         );
  an02d1 U5 ( .A1(N617), .A2(n661), .Z(n454) );
  an02d1 U6 ( .A1(n613), .A2(n659), .Z(n396) );
  an02d1 U7 ( .A1(n341), .A2(N619), .Z(n268) );
  inv0d1 U8 ( .I(n1613), .ZN(n16) );
  inv0d1 U9 ( .I(n11), .ZN(n15) );
  inv0d1 U10 ( .I(n147), .ZN(n11) );
  inv0d1 U11 ( .I(n6), .ZN(n9) );
  inv0d1 U12 ( .I(n1807), .ZN(n6) );
  an02d1 U13 ( .A1(n1615), .A2(n1795), .Z(n844) );
  an02d1 U14 ( .A1(n2548), .A2(pad_count_2[5]), .Z(n2257) );
  an02d1 U15 ( .A1(n2550), .A2(n2555), .Z(n2265) );
  an02d1 U16 ( .A1(n2551), .A2(n2560), .Z(n2272) );
  an02d1 U17 ( .A1(n2560), .A2(n2552), .Z(n2278) );
  an02d1 U18 ( .A1(n2567), .A2(n2552), .Z(n2287) );
  an02d1 U19 ( .A1(n2567), .A2(n2548), .Z(n2293) );
  an02d1 U20 ( .A1(n2572), .A2(n2555), .Z(n2299) );
  an02d1 U21 ( .A1(n2572), .A2(n2558), .Z(n2304) );
  nd02d1 U22 ( .A1(n2558), .A2(n2560), .ZN(n2282) );
  nd02d1 U23 ( .A1(n2572), .A2(n2553), .ZN(n2308) );
  an02d1 U24 ( .A1(pad_count_2[5]), .A2(n2547), .Z(n2258) );
  an02d1 U25 ( .A1(n2550), .A2(n2554), .Z(n2266) );
  an02d1 U26 ( .A1(n2550), .A2(n2553), .Z(n2273) );
  an02d1 U27 ( .A1(n2554), .A2(n2560), .Z(n2279) );
  an02d1 U28 ( .A1(n2551), .A2(n2567), .Z(n2288) );
  an02d1 U29 ( .A1(n2567), .A2(n2557), .Z(n2294) );
  an02d1 U30 ( .A1(n2572), .A2(n2554), .Z(n2300) );
  an02d1 U31 ( .A1(n2572), .A2(n2557), .Z(n2305) );
  nd02d1 U32 ( .A1(n2555), .A2(n2560), .ZN(n2281) );
  nd02d1 U33 ( .A1(n2572), .A2(n2548), .ZN(n2307) );
  nd03d1 U34 ( .A1(pad_count_2[5]), .A2(pad_count_2[2]), .A3(pad_count_2[0]), 
        .ZN(n2261) );
  nd02d1 U35 ( .A1(n2553), .A2(pad_count_2[5]), .ZN(n2269) );
  nd02d1 U36 ( .A1(n2550), .A2(n2558), .ZN(n2275) );
  nd02d1 U37 ( .A1(n2557), .A2(n2560), .ZN(n2290) );
  nd02d1 U38 ( .A1(n2554), .A2(n2567), .ZN(n2296) );
  nd02d1 U39 ( .A1(n2567), .A2(n2553), .ZN(n2302) );
  nd03d1 U40 ( .A1(pad_count_2[2]), .A2(n2546), .A3(pad_count_2[5]), .ZN(n2264) );
  nd03d1 U41 ( .A1(n1827), .A2(n2559), .A3(n2551), .ZN(n2303) );
  nd02d1 U42 ( .A1(n2550), .A2(n2551), .ZN(n2271) );
  nd02d1 U43 ( .A1(n2550), .A2(n2557), .ZN(n2277) );
  nd02d1 U44 ( .A1(n2548), .A2(n2560), .ZN(n2292) );
  nd02d1 U45 ( .A1(n2555), .A2(n2567), .ZN(n2298) );
  an02d1 U46 ( .A1(n2225), .A2(n2226), .Z(n1911) );
  an02d1 U47 ( .A1(n2225), .A2(n2228), .Z(n1913) );
  an02d1 U48 ( .A1(n2225), .A2(n2230), .Z(n1915) );
  an02d1 U49 ( .A1(n2225), .A2(n2232), .Z(n1919) );
  an02d1 U50 ( .A1(n2238), .A2(n2226), .Z(n1927) );
  an02d1 U51 ( .A1(n2238), .A2(n2228), .Z(n1930) );
  an02d1 U52 ( .A1(n2238), .A2(n2230), .Z(n1932) );
  an02d1 U53 ( .A1(n2238), .A2(n2232), .Z(n1934) );
  an02d1 U54 ( .A1(n2243), .A2(n2226), .Z(n1941) );
  an02d1 U55 ( .A1(n2243), .A2(n2228), .Z(n1944) );
  an02d1 U56 ( .A1(n2243), .A2(n2230), .Z(n1946) );
  an02d1 U57 ( .A1(n2243), .A2(n2232), .Z(n1948) );
  an02d1 U58 ( .A1(n2226), .A2(n2248), .Z(n1956) );
  an02d1 U59 ( .A1(n2228), .A2(n2248), .Z(n1961) );
  an02d1 U60 ( .A1(n2230), .A2(n2248), .Z(n1963) );
  an02d1 U61 ( .A1(n2232), .A2(n2248), .Z(n1966) );
  nd03d1 U62 ( .A1(pad_count_2[5]), .A2(pad_count_2[1]), .A3(pad_count_2[0]), 
        .ZN(n2262) );
  nd02d1 U63 ( .A1(n2550), .A2(n2552), .ZN(n2270) );
  nd02d1 U64 ( .A1(n2550), .A2(n2548), .ZN(n2276) );
  nd02d1 U65 ( .A1(n2560), .A2(n2553), .ZN(n2291) );
  nd02d1 U66 ( .A1(n2558), .A2(n2567), .ZN(n2297) );
  aoi22d2 U67 ( .A1(n1910), .A2(\gpio_configure[8][12] ), .B1(n1911), .B2(
        n1853), .ZN(n2224) );
  aoi22d2 U68 ( .A1(n1910), .A2(\gpio_configure[8][11] ), .B1(n1911), .B2(
        n1776), .ZN(n2203) );
  aoi22d2 U69 ( .A1(n1910), .A2(n1742), .B1(n1911), .B2(
        \gpio_configure[0][10] ), .ZN(n2182) );
  aoi22d2 U70 ( .A1(n1910), .A2(\gpio_configure[8][9] ), .B1(n1911), .B2(
        \gpio_configure[0][9] ), .ZN(n2161) );
  aoi22d2 U71 ( .A1(n1910), .A2(\gpio_configure[8][8] ), .B1(n1911), .B2(
        \gpio_configure[0][8] ), .ZN(n2140) );
  aoi22d2 U72 ( .A1(n1910), .A2(\gpio_configure[8][7] ), .B1(n1911), .B2(
        \gpio_configure[0][7] ), .ZN(n2119) );
  an02d1 U73 ( .A1(n2225), .A2(n2227), .Z(n1910) );
  aoi22d2 U74 ( .A1(n1912), .A2(\gpio_configure[24][12] ), .B1(n1913), .B2(
        \gpio_configure[16][12] ), .ZN(n2223) );
  aoi22d2 U75 ( .A1(n1912), .A2(\gpio_configure[24][11] ), .B1(n1913), .B2(
        \gpio_configure[16][11] ), .ZN(n2202) );
  aoi22d2 U76 ( .A1(n1912), .A2(n1668), .B1(n1913), .B2(n1703), .ZN(n2181) );
  aoi22d2 U77 ( .A1(n1912), .A2(\gpio_configure[24][9] ), .B1(n1913), .B2(
        \gpio_configure[16][9] ), .ZN(n2160) );
  aoi22d2 U78 ( .A1(n1912), .A2(\gpio_configure[24][8] ), .B1(n1913), .B2(
        \gpio_configure[16][8] ), .ZN(n2139) );
  aoi22d2 U79 ( .A1(n1912), .A2(\gpio_configure[24][7] ), .B1(n1913), .B2(
        \gpio_configure[16][7] ), .ZN(n2118) );
  an02d1 U80 ( .A1(n2225), .A2(n2229), .Z(n1912) );
  aoi22d2 U81 ( .A1(n1914), .A2(\gpio_configure[9][12] ), .B1(n1915), .B2(
        n1343), .ZN(n2222) );
  aoi22d2 U82 ( .A1(n1914), .A2(\gpio_configure[9][11] ), .B1(n1915), .B2(
        n1772), .ZN(n2201) );
  aoi22d2 U83 ( .A1(n1914), .A2(n1737), .B1(n1915), .B2(
        \gpio_configure[1][10] ), .ZN(n2180) );
  aoi22d2 U84 ( .A1(n1914), .A2(\gpio_configure[9][9] ), .B1(n1915), .B2(
        \gpio_configure[1][9] ), .ZN(n2159) );
  aoi22d2 U85 ( .A1(n1914), .A2(\gpio_configure[9][8] ), .B1(n1915), .B2(
        \gpio_configure[1][8] ), .ZN(n2138) );
  aoi22d2 U86 ( .A1(n1914), .A2(\gpio_configure[9][7] ), .B1(n1915), .B2(
        \gpio_configure[1][7] ), .ZN(n2117) );
  an02d1 U87 ( .A1(n2225), .A2(n2231), .Z(n1914) );
  aoi22d2 U88 ( .A1(n1918), .A2(\gpio_configure[25][12] ), .B1(n1919), .B2(
        \gpio_configure[17][12] ), .ZN(n2221) );
  aoi22d2 U89 ( .A1(n1918), .A2(\gpio_configure[25][11] ), .B1(n1919), .B2(
        \gpio_configure[17][11] ), .ZN(n2200) );
  aoi22d2 U90 ( .A1(n1918), .A2(n1663), .B1(n1919), .B2(n1698), .ZN(n2179) );
  aoi22d2 U91 ( .A1(n1918), .A2(\gpio_configure[25][9] ), .B1(n1919), .B2(
        \gpio_configure[17][9] ), .ZN(n2158) );
  aoi22d2 U92 ( .A1(n1918), .A2(\gpio_configure[25][8] ), .B1(n1919), .B2(
        \gpio_configure[17][8] ), .ZN(n2137) );
  aoi22d2 U93 ( .A1(n1918), .A2(\gpio_configure[25][7] ), .B1(n1919), .B2(
        \gpio_configure[17][7] ), .ZN(n2116) );
  an02d1 U94 ( .A1(n2225), .A2(n2233), .Z(n1918) );
  aoi22d2 U95 ( .A1(n1926), .A2(\gpio_configure[10][12] ), .B1(n1927), .B2(
        \gpio_configure[2][12] ), .ZN(n2237) );
  aoi22d2 U96 ( .A1(n1926), .A2(\gpio_configure[10][11] ), .B1(n1927), .B2(
        \gpio_configure[2][11] ), .ZN(n2207) );
  aoi22d2 U97 ( .A1(n1926), .A2(n1732), .B1(n1927), .B2(n1769), .ZN(n2186) );
  aoi22d2 U98 ( .A1(n1926), .A2(\gpio_configure[10][9] ), .B1(n1927), .B2(
        \gpio_configure[2][9] ), .ZN(n2165) );
  aoi22d2 U99 ( .A1(n1926), .A2(\gpio_configure[10][8] ), .B1(n1927), .B2(
        \gpio_configure[2][8] ), .ZN(n2144) );
  aoi22d2 U100 ( .A1(n1926), .A2(\gpio_configure[10][7] ), .B1(n1927), .B2(
        \gpio_configure[2][7] ), .ZN(n2123) );
  an02d1 U101 ( .A1(n2238), .A2(n2227), .Z(n1926) );
  aoi22d2 U102 ( .A1(n1928), .A2(\gpio_configure[26][12] ), .B1(n1930), .B2(
        \gpio_configure[18][12] ), .ZN(n2236) );
  aoi22d2 U103 ( .A1(n1928), .A2(\gpio_configure[26][11] ), .B1(n1930), .B2(
        \gpio_configure[18][11] ), .ZN(n2206) );
  aoi22d2 U104 ( .A1(n1928), .A2(n1658), .B1(n1930), .B2(n1693), .ZN(n2185) );
  aoi22d2 U105 ( .A1(n1928), .A2(\gpio_configure[26][9] ), .B1(n1930), .B2(
        \gpio_configure[18][9] ), .ZN(n2164) );
  aoi22d2 U106 ( .A1(n1928), .A2(\gpio_configure[26][8] ), .B1(n1930), .B2(
        \gpio_configure[18][8] ), .ZN(n2143) );
  aoi22d2 U107 ( .A1(n1928), .A2(\gpio_configure[26][7] ), .B1(n1930), .B2(
        \gpio_configure[18][7] ), .ZN(n2122) );
  an02d1 U108 ( .A1(n2238), .A2(n2229), .Z(n1928) );
  aoi22d2 U109 ( .A1(n1931), .A2(\gpio_configure[11][12] ), .B1(n1932), .B2(
        \gpio_configure[3][12] ), .ZN(n2235) );
  aoi22d2 U110 ( .A1(n1931), .A2(\gpio_configure[11][11] ), .B1(n1932), .B2(
        n1765), .ZN(n2205) );
  aoi22d2 U111 ( .A1(n1931), .A2(n1727), .B1(n1932), .B2(
        \gpio_configure[3][10] ), .ZN(n2184) );
  aoi22d2 U112 ( .A1(n1931), .A2(\gpio_configure[11][9] ), .B1(n1932), .B2(
        \gpio_configure[3][9] ), .ZN(n2163) );
  aoi22d2 U113 ( .A1(n1931), .A2(\gpio_configure[11][8] ), .B1(n1932), .B2(
        \gpio_configure[3][8] ), .ZN(n2142) );
  aoi22d2 U114 ( .A1(n1931), .A2(\gpio_configure[11][7] ), .B1(n1932), .B2(
        \gpio_configure[3][7] ), .ZN(n2121) );
  an02d1 U115 ( .A1(n2238), .A2(n2231), .Z(n1931) );
  aoi22d2 U116 ( .A1(n1933), .A2(\gpio_configure[27][12] ), .B1(n1934), .B2(
        \gpio_configure[19][12] ), .ZN(n2234) );
  aoi22d2 U117 ( .A1(n1933), .A2(\gpio_configure[27][11] ), .B1(n1934), .B2(
        \gpio_configure[19][11] ), .ZN(n2204) );
  aoi22d2 U118 ( .A1(n1933), .A2(n1653), .B1(n1934), .B2(n1174), .ZN(n2183) );
  aoi22d2 U119 ( .A1(n1933), .A2(\gpio_configure[27][9] ), .B1(n1934), .B2(
        \gpio_configure[19][9] ), .ZN(n2162) );
  aoi22d2 U121 ( .A1(n1933), .A2(\gpio_configure[27][8] ), .B1(n1934), .B2(
        \gpio_configure[19][8] ), .ZN(n2141) );
  aoi22d2 U122 ( .A1(n1933), .A2(\gpio_configure[27][7] ), .B1(n1934), .B2(
        \gpio_configure[19][7] ), .ZN(n2120) );
  an02d1 U123 ( .A1(n2238), .A2(n2233), .Z(n1933) );
  aoi22d2 U124 ( .A1(n1940), .A2(\gpio_configure[12][12] ), .B1(n1941), .B2(
        \gpio_configure[4][12] ), .ZN(n2242) );
  aoi22d2 U125 ( .A1(n1940), .A2(\gpio_configure[12][11] ), .B1(n1941), .B2(
        \gpio_configure[4][11] ), .ZN(n2211) );
  aoi22d2 U126 ( .A1(n1940), .A2(n1722), .B1(n1941), .B2(n1211), .ZN(n2190) );
  aoi22d2 U127 ( .A1(n1940), .A2(\gpio_configure[12][9] ), .B1(n1941), .B2(
        \gpio_configure[4][9] ), .ZN(n2169) );
  aoi22d2 U128 ( .A1(n1940), .A2(\gpio_configure[12][8] ), .B1(n1941), .B2(
        \gpio_configure[4][8] ), .ZN(n2148) );
  aoi22d2 U129 ( .A1(n1940), .A2(\gpio_configure[12][7] ), .B1(n1941), .B2(
        \gpio_configure[4][7] ), .ZN(n2127) );
  an02d1 U130 ( .A1(n2243), .A2(n2227), .Z(n1940) );
  aoi22d2 U131 ( .A1(n1942), .A2(\gpio_configure[28][12] ), .B1(n1944), .B2(
        \gpio_configure[20][12] ), .ZN(n2241) );
  aoi22d2 U132 ( .A1(n1942), .A2(\gpio_configure[28][11] ), .B1(n1944), .B2(
        \gpio_configure[20][11] ), .ZN(n2210) );
  aoi22d2 U133 ( .A1(n1942), .A2(n1648), .B1(n1944), .B2(n1685), .ZN(n2189) );
  aoi22d2 U134 ( .A1(n1942), .A2(\gpio_configure[28][9] ), .B1(n1944), .B2(
        \gpio_configure[20][9] ), .ZN(n2168) );
  aoi22d2 U135 ( .A1(n1942), .A2(\gpio_configure[28][8] ), .B1(n1944), .B2(
        \gpio_configure[20][8] ), .ZN(n2147) );
  aoi22d2 U136 ( .A1(n1942), .A2(\gpio_configure[28][7] ), .B1(n1944), .B2(
        \gpio_configure[20][7] ), .ZN(n2126) );
  an02d1 U137 ( .A1(n2243), .A2(n2229), .Z(n1942) );
  aoi22d2 U138 ( .A1(n1945), .A2(\gpio_configure[13][12] ), .B1(n1946), .B2(
        \gpio_configure[5][12] ), .ZN(n2240) );
  aoi22d2 U139 ( .A1(n1945), .A2(\gpio_configure[13][11] ), .B1(n1946), .B2(
        \gpio_configure[5][11] ), .ZN(n2209) );
  aoi22d2 U140 ( .A1(n1945), .A2(n1717), .B1(n1946), .B2(n1213), .ZN(n2188) );
  aoi22d2 U141 ( .A1(n1945), .A2(\gpio_configure[13][9] ), .B1(n1946), .B2(
        \gpio_configure[5][9] ), .ZN(n2167) );
  aoi22d2 U142 ( .A1(n1945), .A2(\gpio_configure[13][8] ), .B1(n1946), .B2(
        \gpio_configure[5][8] ), .ZN(n2146) );
  aoi22d2 U143 ( .A1(n1945), .A2(\gpio_configure[13][7] ), .B1(n1946), .B2(
        \gpio_configure[5][7] ), .ZN(n2125) );
  an02d1 U144 ( .A1(n2243), .A2(n2231), .Z(n1945) );
  aoi22d2 U145 ( .A1(n1947), .A2(\gpio_configure[29][12] ), .B1(n1948), .B2(
        \gpio_configure[21][12] ), .ZN(n2239) );
  aoi22d2 U146 ( .A1(n1947), .A2(\gpio_configure[29][11] ), .B1(n1948), .B2(
        \gpio_configure[21][11] ), .ZN(n2208) );
  aoi22d2 U147 ( .A1(n1947), .A2(n1644), .B1(n1948), .B2(n1187), .ZN(n2187) );
  aoi22d2 U148 ( .A1(n1947), .A2(\gpio_configure[29][9] ), .B1(n1948), .B2(
        \gpio_configure[21][9] ), .ZN(n2166) );
  aoi22d2 U149 ( .A1(n1947), .A2(\gpio_configure[29][8] ), .B1(n1948), .B2(
        \gpio_configure[21][8] ), .ZN(n2145) );
  aoi22d2 U150 ( .A1(n1947), .A2(\gpio_configure[29][7] ), .B1(n1948), .B2(
        \gpio_configure[21][7] ), .ZN(n2124) );
  an02d1 U151 ( .A1(n2243), .A2(n2233), .Z(n1947) );
  aoi22d2 U152 ( .A1(n1955), .A2(\gpio_configure[14][12] ), .B1(n1956), .B2(
        \gpio_configure[6][12] ), .ZN(n2247) );
  aoi22d2 U153 ( .A1(n1955), .A2(\gpio_configure[14][11] ), .B1(n1956), .B2(
        \gpio_configure[6][11] ), .ZN(n2215) );
  aoi22d2 U154 ( .A1(n1955), .A2(n1712), .B1(n1956), .B2(n1752), .ZN(n2194) );
  aoi22d2 U155 ( .A1(n1955), .A2(\gpio_configure[14][9] ), .B1(n1956), .B2(
        \gpio_configure[6][9] ), .ZN(n2173) );
  aoi22d2 U156 ( .A1(n1955), .A2(\gpio_configure[14][8] ), .B1(n1956), .B2(
        \gpio_configure[6][8] ), .ZN(n2152) );
  aoi22d2 U157 ( .A1(n1955), .A2(\gpio_configure[14][7] ), .B1(n1956), .B2(
        \gpio_configure[6][7] ), .ZN(n2131) );
  an02d1 U158 ( .A1(n2227), .A2(n2248), .Z(n1955) );
  aoi22d2 U159 ( .A1(n1958), .A2(\gpio_configure[30][12] ), .B1(n1961), .B2(
        \gpio_configure[22][12] ), .ZN(n2246) );
  aoi22d2 U160 ( .A1(n1958), .A2(\gpio_configure[30][11] ), .B1(n1961), .B2(
        \gpio_configure[22][11] ), .ZN(n2214) );
  aoi22d2 U161 ( .A1(n1958), .A2(n1640), .B1(n1961), .B2(n1183), .ZN(n2193) );
  aoi22d2 U162 ( .A1(n1958), .A2(\gpio_configure[30][9] ), .B1(n1961), .B2(
        \gpio_configure[22][9] ), .ZN(n2172) );
  aoi22d2 U163 ( .A1(n1958), .A2(\gpio_configure[30][8] ), .B1(n1961), .B2(
        \gpio_configure[22][8] ), .ZN(n2151) );
  aoi22d2 U164 ( .A1(n1958), .A2(\gpio_configure[30][7] ), .B1(n1961), .B2(
        \gpio_configure[22][7] ), .ZN(n2130) );
  an02d1 U165 ( .A1(n2229), .A2(n2248), .Z(n1958) );
  aoi22d2 U166 ( .A1(n1962), .A2(\gpio_configure[15][12] ), .B1(n1963), .B2(
        \gpio_configure[7][12] ), .ZN(n2245) );
  aoi22d2 U167 ( .A1(n1962), .A2(\gpio_configure[15][11] ), .B1(n1963), .B2(
        \gpio_configure[7][11] ), .ZN(n2213) );
  aoi22d2 U168 ( .A1(n1962), .A2(n1707), .B1(n1963), .B2(n1747), .ZN(n2192) );
  aoi22d2 U169 ( .A1(n1962), .A2(\gpio_configure[15][9] ), .B1(n1963), .B2(
        \gpio_configure[7][9] ), .ZN(n2171) );
  aoi22d2 U170 ( .A1(n1962), .A2(\gpio_configure[15][8] ), .B1(n1963), .B2(
        \gpio_configure[7][8] ), .ZN(n2150) );
  aoi22d2 U171 ( .A1(n1962), .A2(\gpio_configure[15][7] ), .B1(n1963), .B2(
        \gpio_configure[7][7] ), .ZN(n2129) );
  an02d1 U172 ( .A1(n2231), .A2(n2248), .Z(n1962) );
  aoi22d2 U173 ( .A1(n1964), .A2(\gpio_configure[31][12] ), .B1(n1966), .B2(
        \gpio_configure[23][12] ), .ZN(n2244) );
  aoi22d2 U174 ( .A1(n1964), .A2(\gpio_configure[31][11] ), .B1(n1966), .B2(
        \gpio_configure[23][11] ), .ZN(n2212) );
  aoi22d2 U175 ( .A1(n1964), .A2(n1636), .B1(n1966), .B2(n1182), .ZN(n2191) );
  aoi22d2 U176 ( .A1(n1964), .A2(\gpio_configure[31][9] ), .B1(n1966), .B2(
        \gpio_configure[23][9] ), .ZN(n2170) );
  aoi22d2 U177 ( .A1(n1964), .A2(\gpio_configure[31][8] ), .B1(n1966), .B2(
        \gpio_configure[23][8] ), .ZN(n2149) );
  aoi22d2 U178 ( .A1(n1964), .A2(\gpio_configure[31][7] ), .B1(n1966), .B2(
        \gpio_configure[23][7] ), .ZN(n2128) );
  an02d1 U179 ( .A1(n2233), .A2(n2248), .Z(n1964) );
  nd03d1 U180 ( .A1(n1827), .A2(n2559), .A3(n2552), .ZN(n1811) );
  nd02d2 U181 ( .A1(n1842), .A2(n1896), .ZN(n1967) );
  inv0d0 U182 ( .I(wb_clk_i), .ZN(n1) );
  inv0d2 U183 ( .I(n1), .ZN(n2) );
  inv0d2 U184 ( .I(n1), .ZN(n3) );
  inv0d2 U185 ( .I(n1), .ZN(n4) );
  inv0d2 U186 ( .I(n1), .ZN(n5) );
  nr03d1 U187 ( .A1(n819), .A2(n1863), .A3(n1864), .ZN(n1876) );
  nr03d1 U188 ( .A1(n819), .A2(n1860), .A3(n1861), .ZN(n1875) );
  nr03d1 U189 ( .A1(n821), .A2(n1860), .A3(n1861), .ZN(n1855) );
  nr03d1 U190 ( .A1(n821), .A2(n1863), .A3(n1864), .ZN(n1862) );
  oai21d2 U191 ( .B1(n1812), .B2(n141), .A(n1815), .ZN(n1896) );
  inv0d0 U192 ( .I(n2628), .ZN(n141) );
  mx02d4 U193 ( .I0(idata[7]), .I1(wbbd_data[7]), .S(wbbd_busy), .Z(n1871) );
  inv0d1 U194 ( .I(n1815), .ZN(\U3/U32/Z_0 ) );
  nd02d4 U195 ( .A1(xfer_state[0]), .A2(n1813), .ZN(n1815) );
  mx02d4 U196 ( .I0(idata[5]), .I1(wbbd_data[5]), .S(wbbd_busy), .Z(n1866) );
  mx02d4 U197 ( .I0(idata[6]), .I1(wbbd_data[6]), .S(wbbd_busy), .Z(n1869) );
  inv0d2 U198 ( .I(n6), .ZN(n7) );
  inv0d2 U199 ( .I(n6), .ZN(n8) );
  inv0d1 U200 ( .I(n6), .ZN(n10) );
  inv0d2 U201 ( .I(n11), .ZN(n12) );
  inv0d2 U202 ( .I(n11), .ZN(n13) );
  inv0d2 U203 ( .I(n11), .ZN(n14) );
  inv0d2 U204 ( .I(n16), .ZN(n17) );
  inv0d2 U205 ( .I(n16), .ZN(n18) );
  inv0d2 U206 ( .I(n16), .ZN(n19) );
  inv0d2 U207 ( .I(n16), .ZN(n20) );
  inv0d0 U208 ( .I(n1614), .ZN(n21) );
  inv0d2 U209 ( .I(n21), .ZN(n22) );
  inv0d2 U210 ( .I(n21), .ZN(n23) );
  inv0d2 U211 ( .I(n21), .ZN(n24) );
  inv0d2 U212 ( .I(n21), .ZN(n25) );
  inv0d0 U213 ( .I(n1602), .ZN(n26) );
  inv0d2 U214 ( .I(n26), .ZN(n27) );
  inv0d2 U215 ( .I(n26), .ZN(n28) );
  inv0d2 U216 ( .I(n26), .ZN(n29) );
  inv0d2 U217 ( .I(n26), .ZN(n30) );
  inv0d0 U218 ( .I(n145), .ZN(n31) );
  inv0d2 U219 ( .I(n31), .ZN(n32) );
  inv0d2 U220 ( .I(n31), .ZN(n33) );
  inv0d2 U221 ( .I(n31), .ZN(n34) );
  inv0d2 U222 ( .I(n31), .ZN(n35) );
  bufbdk U223 ( .I(csclk), .Z(n36) );
  bufbdk U224 ( .I(csclk), .Z(n37) );
  bufbdk U225 ( .I(csclk), .Z(n38) );
  bufbdk U226 ( .I(n130), .Z(n39) );
  bufbdk U227 ( .I(n130), .Z(n40) );
  bufbdk U228 ( .I(n130), .Z(n41) );
  bufbdk U229 ( .I(n129), .Z(n42) );
  bufbdk U230 ( .I(n129), .Z(n43) );
  bufbdk U231 ( .I(n129), .Z(n44) );
  bufbdk U232 ( .I(n128), .Z(n45) );
  bufbdk U233 ( .I(n128), .Z(n46) );
  bufbdk U234 ( .I(n128), .Z(n47) );
  bufbdk U235 ( .I(n127), .Z(n48) );
  bufbdk U236 ( .I(n127), .Z(n49) );
  bufbdk U237 ( .I(n127), .Z(n50) );
  bufbdk U238 ( .I(n126), .Z(n51) );
  bufbdk U239 ( .I(n126), .Z(n52) );
  bufbdk U240 ( .I(n126), .Z(n53) );
  bufbdk U241 ( .I(n125), .Z(n54) );
  bufbdk U242 ( .I(n125), .Z(n55) );
  bufbdk U243 ( .I(n125), .Z(n56) );
  bufbdk U244 ( .I(n124), .Z(n57) );
  bufbdk U245 ( .I(n124), .Z(n58) );
  bufbdk U246 ( .I(n124), .Z(n59) );
  bufbdk U247 ( .I(n123), .Z(n60) );
  bufbdk U248 ( .I(n123), .Z(n61) );
  bufbdk U249 ( .I(n123), .Z(n62) );
  bufbdk U250 ( .I(n122), .Z(n63) );
  bufbdk U251 ( .I(n122), .Z(n64) );
  bufbdk U252 ( .I(n122), .Z(n65) );
  bufbdk U253 ( .I(n121), .Z(n66) );
  bufbdk U254 ( .I(n121), .Z(n67) );
  bufbdk U255 ( .I(n121), .Z(n68) );
  bufbdk U256 ( .I(n120), .Z(n69) );
  bufbdk U257 ( .I(n120), .Z(n70) );
  bufbdk U258 ( .I(n120), .Z(n71) );
  bufbdk U259 ( .I(n119), .Z(n72) );
  bufbdk U260 ( .I(n119), .Z(n73) );
  bufbdk U261 ( .I(n119), .Z(n74) );
  bufbdk U262 ( .I(n118), .Z(n75) );
  bufbdk U263 ( .I(n118), .Z(n76) );
  bufbdk U264 ( .I(n118), .Z(n77) );
  bufbdk U265 ( .I(n117), .Z(n78) );
  bufbdk U266 ( .I(n117), .Z(n79) );
  bufbdk U267 ( .I(n117), .Z(n80) );
  bufbdk U268 ( .I(n116), .Z(n81) );
  bufbdk U269 ( .I(n116), .Z(n82) );
  bufbdk U270 ( .I(n116), .Z(n83) );
  bufbdk U271 ( .I(n115), .Z(n84) );
  bufbdk U272 ( .I(n115), .Z(n85) );
  bufbdk U273 ( .I(n115), .Z(n86) );
  bufbdk U274 ( .I(n114), .Z(n87) );
  bufbdk U275 ( .I(n114), .Z(n88) );
  bufbdk U276 ( .I(n114), .Z(n89) );
  bufbdk U277 ( .I(n113), .Z(n90) );
  bufbdk U278 ( .I(n113), .Z(n91) );
  bufbdk U279 ( .I(n113), .Z(n92) );
  bufbdk U280 ( .I(n112), .Z(n93) );
  bufbdk U281 ( .I(n112), .Z(n94) );
  bufbdk U282 ( .I(n112), .Z(n95) );
  bufbdk U283 ( .I(n111), .Z(n96) );
  bufbdk U284 ( .I(n111), .Z(n97) );
  bufbdk U285 ( .I(n111), .Z(n98) );
  bufbdk U286 ( .I(n110), .Z(n99) );
  bufbdk U287 ( .I(n110), .Z(n100) );
  bufbdk U288 ( .I(n110), .Z(n101) );
  bufbdk U289 ( .I(n109), .Z(n102) );
  bufbdk U290 ( .I(n109), .Z(n103) );
  bufbdk U291 ( .I(n109), .Z(n104) );
  bufbdk U292 ( .I(n108), .Z(n105) );
  bufbdk U293 ( .I(n108), .Z(n106) );
  bufbdk U294 ( .I(n108), .Z(n107) );
  bufbdk U295 ( .I(n139), .Z(n108) );
  bufbdk U296 ( .I(n139), .Z(n109) );
  bufbdk U297 ( .I(n138), .Z(n110) );
  bufbdk U298 ( .I(n138), .Z(n111) );
  bufbdk U299 ( .I(n138), .Z(n112) );
  bufbdk U300 ( .I(n137), .Z(n113) );
  bufbdk U301 ( .I(n137), .Z(n114) );
  bufbdk U302 ( .I(n137), .Z(n115) );
  bufbdk U303 ( .I(n136), .Z(n116) );
  bufbdk U304 ( .I(n136), .Z(n117) );
  bufbdk U305 ( .I(n136), .Z(n118) );
  bufbdk U306 ( .I(n135), .Z(n119) );
  bufbdk U307 ( .I(n135), .Z(n120) );
  bufbdk U308 ( .I(n135), .Z(n121) );
  bufbdk U309 ( .I(n133), .Z(n122) );
  bufbdk U310 ( .I(n133), .Z(n123) );
  bufbdk U311 ( .I(n133), .Z(n124) );
  bufbdk U312 ( .I(n132), .Z(n125) );
  bufbdk U313 ( .I(n132), .Z(n126) );
  bufbdk U314 ( .I(n132), .Z(n127) );
  bufbdk U315 ( .I(n131), .Z(n128) );
  bufbdk U316 ( .I(n131), .Z(n129) );
  bufbdk U317 ( .I(n131), .Z(n130) );
  bufbdk U318 ( .I(n36), .Z(n131) );
  bufbdk U319 ( .I(n36), .Z(n132) );
  bufbdk U320 ( .I(n36), .Z(n133) );
  bufbdk U321 ( .I(n37), .Z(n135) );
  bufbdk U322 ( .I(n37), .Z(n136) );
  bufbdk U323 ( .I(n37), .Z(n137) );
  bufbdk U324 ( .I(n38), .Z(n138) );
  bufbdk U325 ( .I(n38), .Z(n139) );
  invbdf U326 ( .I(n141), .ZN(serial_clock) );
  inv0d0 U327 ( .I(pad_count_2[0]), .ZN(N2652) );
  xr02d1 U328 ( .A1(\add_959/carry[5] ), .A2(pad_count_2[5]), .Z(N2657) );
  inv0d0 U329 ( .I(\U3/U32/Z_0 ), .ZN(\r1926/carry[0] ) );
  mx02d1 U330 ( .I0(serial_load_pre), .I1(serial_bb_load), .S(N165), .Z(
        serial_load) );
  mx02d1 U331 ( .I0(1'b1), .I1(mgmt_gpio_in[3]), .S(N139), .Z(\_1_net_[0] ) );
  inv0d0 U332 ( .I(pad_flash_io1_ieb), .ZN(pad_flash_io1_oeb) );
  nr02d0 U333 ( .A1(spimemio_flash_io1_oeb), .A2(pass_thru_mgmt), .ZN(
        pad_flash_io1_ieb) );
  inv0d0 U334 ( .I(pad_flash_io0_ieb), .ZN(pad_flash_io0_oeb) );
  nd02d0 U335 ( .A1(spimemio_flash_io0_oeb), .A2(n142), .ZN(pad_flash_io0_ieb)
         );
  mx02d1 U336 ( .I0(spimemio_flash_io0_do), .I1(mgmt_gpio_in[2]), .S(
        pass_thru_mgmt_delay), .Z(pad_flash_io0_do) );
  nr02d0 U337 ( .A1(porb), .A2(pass_thru_mgmt_delay), .ZN(pad_flash_csb_oeb)
         );
  mx02d1 U338 ( .I0(spimemio_flash_csb), .I1(mgmt_gpio_in[3]), .S(
        pass_thru_mgmt_delay), .Z(pad_flash_csb) );
  nr02d0 U339 ( .A1(porb), .A2(pass_thru_mgmt), .ZN(pad_flash_clk_oeb) );
  mx02d1 U340 ( .I0(spimemio_flash_clk), .I1(mgmt_gpio_in[4]), .S(
        pass_thru_mgmt), .Z(pad_flash_clk) );
  inv0d0 U341 ( .I(n512), .ZN(wb_ack_o) );
  nr02d0 U342 ( .A1(pass_thru_mgmt), .A2(n143), .ZN(spimemio_flash_io1_di) );
  inv0d0 U343 ( .I(pad_flash_io1_di), .ZN(n143) );
  an02d0 U344 ( .A1(pad_flash_io0_di), .A2(n142), .Z(spimemio_flash_io0_di) );
  inv0d0 U345 ( .I(pass_thru_mgmt_delay), .ZN(n142) );
  an02d0 U346 ( .A1(mgmt_gpio_in[34]), .A2(spi_enabled), .Z(spi_sdi) );
  mx02d1 U347 ( .I0(serial_resetn_pre), .I1(serial_bb_resetn), .S(N165), .Z(
        serial_resetn) );
  an02d0 U348 ( .A1(mgmt_gpio_in[5]), .A2(uart_enabled), .Z(ser_rx) );
  inv0d0 U349 ( .I(n144), .ZN(reset) );
  mx02d1 U350 ( .I0(irq_1_inputsrc), .I1(n34), .S(n146), .Z(n3802) );
  mx02d1 U351 ( .I0(\gpio_configure[3][3] ), .I1(n14), .S(n148), .Z(n3801) );
  mx02d1 U352 ( .I0(n149), .I1(wbbd_state[3]), .S(n150), .Z(n3800) );
  nd02d0 U353 ( .A1(n151), .A2(n152), .ZN(n149) );
  mx02d1 U354 ( .I0(n153), .I1(wbbd_state[0]), .S(n150), .Z(n3799) );
  mx02d1 U355 ( .I0(n154), .I1(wbbd_state[1]), .S(n150), .Z(n3798) );
  nd03d0 U356 ( .A1(n155), .A2(n156), .A3(n157), .ZN(n154) );
  nr03d0 U357 ( .A1(n158), .A2(n159), .A3(n160), .ZN(n157) );
  mx02d1 U358 ( .I0(n161), .I1(wbbd_state[2]), .S(n150), .Z(n3797) );
  nr04d0 U359 ( .A1(n162), .A2(n163), .A3(n159), .A4(n164), .ZN(n150) );
  oan211d1 U360 ( .C1(rdstb), .C2(wrstb), .B(n165), .A(n166), .ZN(n162) );
  nd03d0 U361 ( .A1(n156), .A2(n167), .A3(n168), .ZN(n161) );
  oai211d1 U362 ( .C1(n3044), .C2(n169), .A(n170), .B(n171), .ZN(n3796) );
  oai211d1 U363 ( .C1(n172), .C2(n169), .A(n171), .B(n173), .ZN(n3795) );
  inv0d0 U364 ( .I(n174), .ZN(n173) );
  or02d0 U365 ( .A1(n153), .A2(n174), .Z(n169) );
  nd02d0 U366 ( .A1(n171), .A2(n175), .ZN(n153) );
  nr03d0 U367 ( .A1(n176), .A2(n159), .A3(n164), .ZN(n171) );
  inv0d0 U368 ( .I(n167), .ZN(n164) );
  nd02d0 U369 ( .A1(wbbd_state[2]), .A2(n177), .ZN(n167) );
  oai21d1 U370 ( .B1(n512), .B2(n163), .A(n178), .ZN(n3794) );
  oai311d1 U371 ( .C1(n179), .C2(n180), .C3(n181), .A(n170), .B(n151), .ZN(
        n163) );
  nr02d0 U372 ( .A1(n176), .A2(n160), .ZN(n151) );
  inv0d0 U373 ( .I(n182), .ZN(n160) );
  nd04d0 U374 ( .A1(wb_adr_i[25]), .A2(n183), .A3(wb_adr_i[26]), .A4(n184), 
        .ZN(n181) );
  an03d0 U375 ( .A1(wb_cyc_i), .A2(wb_adr_i[29]), .A3(wb_stb_i), .Z(n184) );
  nd02d0 U376 ( .A1(n185), .A2(n186), .ZN(n180) );
  nr03d0 U377 ( .A1(wb_adr_i[11]), .A2(wb_adr_i[13]), .A3(wb_adr_i[12]), .ZN(
        n186) );
  aoi211d1 U378 ( .C1(wb_adr_i[21]), .C2(wb_adr_i[20]), .A(n175), .B(
        wb_adr_i[10]), .ZN(n185) );
  nd02d0 U379 ( .A1(n187), .A2(n177), .ZN(n175) );
  nd04d0 U380 ( .A1(n188), .A2(n189), .A3(n190), .A4(n191), .ZN(n179) );
  nr04d0 U381 ( .A1(wb_adr_i[9]), .A2(wb_adr_i[8]), .A3(wb_adr_i[31]), .A4(
        wb_adr_i[30]), .ZN(n191) );
  nr03d0 U382 ( .A1(wb_adr_i[24]), .A2(wb_adr_i[28]), .A3(wb_adr_i[27]), .ZN(
        n190) );
  nr03d0 U383 ( .A1(wb_adr_i[17]), .A2(wb_adr_i[19]), .A3(wb_adr_i[18]), .ZN(
        n189) );
  nr03d0 U384 ( .A1(wb_adr_i[14]), .A2(wb_adr_i[16]), .A3(wb_adr_i[15]), .ZN(
        n188) );
  oai21d1 U385 ( .B1(n516), .B2(n192), .A(n193), .ZN(n3793) );
  oan211d1 U386 ( .C1(n194), .C2(n195), .B(n196), .A(n197), .ZN(n193) );
  aoi21d1 U387 ( .B1(n198), .B2(n199), .A(n155), .ZN(n197) );
  aoi311d1 U388 ( .C1(n200), .C2(n201), .C3(n202), .A(n203), .B(n204), .ZN(
        n199) );
  oai22d1 U389 ( .A1(n205), .A2(n206), .B1(n207), .B2(n208), .ZN(n203) );
  nr03d0 U390 ( .A1(wb_adr_i[0]), .A2(wb_adr_i[4]), .A3(wb_adr_i[3]), .ZN(n202) );
  nr04d0 U391 ( .A1(n209), .A2(n210), .A3(n211), .A4(n212), .ZN(n198) );
  inv0d0 U392 ( .I(n213), .ZN(n196) );
  nd04d0 U393 ( .A1(n214), .A2(n215), .A3(n216), .A4(n217), .ZN(n195) );
  nr13d1 U394 ( .A1(n218), .A2(n219), .A3(n220), .ZN(n217) );
  inv0d0 U395 ( .I(n221), .ZN(n216) );
  nd04d0 U396 ( .A1(n222), .A2(n223), .A3(n224), .A4(n225), .ZN(n194) );
  aoi211d1 U397 ( .C1(n226), .C2(n227), .A(n228), .B(n229), .ZN(n225) );
  inv0d0 U398 ( .I(n230), .ZN(n228) );
  oai222d1 U399 ( .A1(n213), .A2(n231), .B1(n232), .B2(n155), .C1(n192), .C2(
        n233), .ZN(n3792) );
  inv0d0 U400 ( .I(wbbd_addr[6]), .ZN(n233) );
  nr03d0 U401 ( .A1(n234), .A2(n235), .A3(n236), .ZN(n232) );
  oai222d1 U402 ( .A1(n237), .A2(n238), .B1(n239), .B2(n240), .C1(n241), .C2(
        n238), .ZN(n234) );
  nr04d0 U403 ( .A1(n242), .A2(n243), .A3(n244), .A4(n245), .ZN(n239) );
  nd04d0 U404 ( .A1(n246), .A2(n247), .A3(n248), .A4(n249), .ZN(n242) );
  inv0d0 U405 ( .I(n250), .ZN(n247) );
  nr03d0 U406 ( .A1(n251), .A2(n252), .A3(n253), .ZN(n231) );
  nd04d0 U407 ( .A1(n254), .A2(n255), .A3(n256), .A4(n257), .ZN(n253) );
  nd04d0 U408 ( .A1(n258), .A2(n259), .A3(n260), .A4(n261), .ZN(n252) );
  nd04d0 U409 ( .A1(n262), .A2(n215), .A3(n263), .A4(n264), .ZN(n251) );
  nr13d1 U410 ( .A1(n265), .A2(n266), .A3(n267), .ZN(n264) );
  aoi21d1 U411 ( .B1(n268), .B2(n269), .A(n270), .ZN(n263) );
  inv0d0 U412 ( .I(n271), .ZN(n270) );
  nr04d0 U413 ( .A1(n272), .A2(n273), .A3(n274), .A4(n275), .ZN(n215) );
  oaim211d1 U414 ( .C1(n276), .C2(n277), .A(n278), .B(n279), .ZN(n275) );
  inv0d0 U415 ( .I(n280), .ZN(n273) );
  oai222d1 U416 ( .A1(n213), .A2(n281), .B1(n282), .B2(n155), .C1(n515), .C2(
        n192), .ZN(n3791) );
  aoi211d1 U417 ( .C1(n283), .C2(n284), .A(n285), .B(n236), .ZN(n282) );
  oai211d1 U418 ( .C1(n286), .C2(n287), .A(n288), .B(n289), .ZN(n236) );
  aoi211d1 U419 ( .C1(n290), .C2(n291), .A(n292), .B(n204), .ZN(n289) );
  an03d0 U420 ( .A1(wb_adr_i[3]), .A2(n293), .A3(n294), .Z(n204) );
  nd04d0 U421 ( .A1(n295), .A2(n296), .A3(n208), .A4(n297), .ZN(n291) );
  aoi22d1 U422 ( .A1(n298), .A2(n299), .B1(n300), .B2(n301), .ZN(n288) );
  oai222d1 U423 ( .A1(n302), .A2(n241), .B1(n303), .B2(n304), .C1(n237), .C2(
        n305), .ZN(n285) );
  inv0d0 U424 ( .I(n306), .ZN(n237) );
  nr02d0 U425 ( .A1(n284), .A2(n306), .ZN(n303) );
  nd02d0 U426 ( .A1(n307), .A2(n308), .ZN(n306) );
  nr03d0 U427 ( .A1(n309), .A2(n310), .A3(n311), .ZN(n281) );
  nd04d0 U428 ( .A1(n312), .A2(n313), .A3(n262), .A4(n314), .ZN(n311) );
  inv0d0 U429 ( .I(n272), .ZN(n314) );
  nd03d0 U430 ( .A1(n315), .A2(n316), .A3(n317), .ZN(n272) );
  an04d0 U431 ( .A1(n318), .A2(n319), .A3(n320), .A4(n321), .Z(n262) );
  aoi21d1 U432 ( .B1(n268), .B2(n322), .A(n323), .ZN(n320) );
  inv0d0 U433 ( .I(n223), .ZN(n323) );
  nd02d0 U434 ( .A1(n324), .A2(n277), .ZN(n223) );
  nd04d0 U435 ( .A1(n325), .A2(n326), .A3(n327), .A4(n328), .ZN(n310) );
  nd04d0 U436 ( .A1(n329), .A2(n330), .A3(n331), .A4(n332), .ZN(n309) );
  nr04d0 U437 ( .A1(n333), .A2(n334), .A3(n335), .A4(n336), .ZN(n332) );
  inv0d0 U438 ( .I(n337), .ZN(n336) );
  nd02d0 U439 ( .A1(n338), .A2(n230), .ZN(n333) );
  nd02d0 U440 ( .A1(n339), .A2(n277), .ZN(n230) );
  aoi21d1 U441 ( .B1(n340), .B2(n341), .A(n342), .ZN(n331) );
  inv0d0 U442 ( .I(n343), .ZN(n342) );
  oai222d1 U443 ( .A1(n213), .A2(n344), .B1(n345), .B2(n155), .C1(n514), .C2(
        n192), .ZN(n3790) );
  nr03d0 U444 ( .A1(n346), .A2(n347), .A3(n348), .ZN(n345) );
  oai21d1 U445 ( .B1(n308), .B2(n304), .A(n349), .ZN(n348) );
  inv0d0 U446 ( .I(n235), .ZN(n349) );
  oaim21d1 U447 ( .B1(n299), .B2(n294), .A(n350), .ZN(n235) );
  inv0d0 U448 ( .I(n286), .ZN(n294) );
  nd03d0 U449 ( .A1(n248), .A2(n351), .A3(n352), .ZN(n299) );
  oai222d1 U450 ( .A1(n353), .A2(n205), .B1(n295), .B2(n354), .C1(n355), .C2(
        n238), .ZN(n347) );
  inv0d0 U451 ( .I(n284), .ZN(n355) );
  oai211d1 U452 ( .C1(wb_adr_i[4]), .C2(n248), .A(n249), .B(n246), .ZN(n284)
         );
  nr02d0 U453 ( .A1(n356), .A2(n357), .ZN(n295) );
  inv0d0 U454 ( .I(n245), .ZN(n353) );
  oai211d1 U455 ( .C1(n358), .C2(n359), .A(n360), .B(n361), .ZN(n346) );
  oan211d1 U456 ( .C1(n356), .C2(n362), .B(n363), .A(n364), .ZN(n361) );
  aon211d1 U457 ( .C1(n307), .C2(n241), .B(n365), .A(n366), .ZN(n364) );
  inv0d0 U458 ( .I(n243), .ZN(n241) );
  nr04d0 U459 ( .A1(n245), .A2(n244), .A3(n367), .A4(n250), .ZN(n307) );
  nr02d0 U460 ( .A1(n248), .A2(n368), .ZN(n367) );
  nd03d0 U461 ( .A1(n369), .A2(n370), .A3(n296), .ZN(n245) );
  oan211d1 U462 ( .C1(n290), .C2(n300), .B(n371), .A(n372), .ZN(n360) );
  aoi21d1 U463 ( .B1(n246), .B2(n208), .A(n205), .ZN(n372) );
  nr02d0 U464 ( .A1(n356), .A2(n371), .ZN(n246) );
  inv0d0 U465 ( .I(n206), .ZN(n371) );
  nr04d0 U466 ( .A1(n373), .A2(n374), .A3(n375), .A4(n376), .ZN(n344) );
  nd13d1 U467 ( .A1(n377), .A2(n313), .A3(n265), .ZN(n374) );
  aoi21d1 U468 ( .B1(n378), .B2(n322), .A(n379), .ZN(n265) );
  aoi211d1 U469 ( .C1(n378), .C2(n269), .A(n380), .B(n381), .ZN(n313) );
  inv0d0 U470 ( .I(n382), .ZN(n380) );
  nd04d0 U471 ( .A1(n383), .A2(n384), .A3(n214), .A4(n385), .ZN(n373) );
  aoi211d1 U472 ( .C1(n386), .C2(n387), .A(n388), .B(n389), .ZN(n385) );
  an02d0 U473 ( .A1(n390), .A2(n391), .Z(n214) );
  aoi311d1 U474 ( .C1(n268), .C2(n392), .C3(n393), .A(n394), .B(n335), .ZN(
        n391) );
  an02d0 U475 ( .A1(n395), .A2(n396), .Z(n335) );
  nd03d0 U476 ( .A1(n256), .A2(n397), .A3(n398), .ZN(n394) );
  nd02d0 U477 ( .A1(n399), .A2(n396), .ZN(n256) );
  nr04d0 U478 ( .A1(n400), .A2(n401), .A3(n402), .A4(n403), .ZN(n390) );
  inv0d0 U479 ( .I(n404), .ZN(n400) );
  oai222d1 U480 ( .A1(n213), .A2(n405), .B1(n406), .B2(n155), .C1(n192), .C2(
        n407), .ZN(n3789) );
  inv0d0 U481 ( .I(wbbd_addr[3]), .ZN(n407) );
  nr04d0 U482 ( .A1(n408), .A2(n409), .A3(n410), .A4(n411), .ZN(n406) );
  or03d0 U483 ( .A1(n412), .A2(n212), .A3(n413), .Z(n409) );
  nd04d0 U484 ( .A1(n414), .A2(n415), .A3(n416), .A4(n417), .ZN(n212) );
  aoi221d1 U485 ( .B1(n301), .B2(n200), .C1(n418), .C2(n357), .A(n419), .ZN(
        n417) );
  aon211d1 U486 ( .C1(n302), .C2(n238), .B(n308), .A(n350), .ZN(n419) );
  or02d0 U487 ( .A1(n240), .A2(n308), .Z(n350) );
  aoi21d1 U488 ( .B1(n290), .B2(n301), .A(n420), .ZN(n416) );
  inv0d0 U489 ( .I(n421), .ZN(n414) );
  oaim211d1 U490 ( .C1(n244), .C2(n418), .A(n422), .B(n423), .ZN(n408) );
  aoim22d1 U491 ( .A1(n357), .A2(n200), .B1(n424), .B2(n365), .Z(n423) );
  oan211d1 U492 ( .C1(n283), .C2(n363), .B(n243), .A(n292), .ZN(n422) );
  an02d0 U493 ( .A1(n298), .A2(n425), .Z(n292) );
  nd02d0 U494 ( .A1(n426), .A2(n424), .ZN(n243) );
  nd02d0 U495 ( .A1(n427), .A2(n208), .ZN(n244) );
  nr03d0 U496 ( .A1(n428), .A2(n429), .A3(n430), .ZN(n405) );
  nd04d0 U497 ( .A1(n312), .A2(n431), .A3(n432), .A4(n404), .ZN(n430) );
  nd02d0 U498 ( .A1(n433), .A2(n268), .ZN(n404) );
  inv0d0 U499 ( .I(n266), .ZN(n431) );
  nd04d0 U500 ( .A1(n434), .A2(n435), .A3(n436), .A4(n437), .ZN(n266) );
  an04d0 U501 ( .A1(n438), .A2(n439), .A3(n440), .A4(n441), .Z(n437) );
  nr04d0 U502 ( .A1(n442), .A2(n443), .A3(n444), .A4(n388), .ZN(n436) );
  an02d0 U503 ( .A1(n445), .A2(n322), .Z(n388) );
  inv0d0 U504 ( .I(n397), .ZN(n444) );
  nd02d0 U505 ( .A1(n386), .A2(n399), .ZN(n397) );
  inv0d0 U506 ( .I(n446), .ZN(n443) );
  nr04d0 U507 ( .A1(n447), .A2(n448), .A3(n449), .A4(n450), .ZN(n435) );
  inv0d0 U508 ( .I(n451), .ZN(n450) );
  inv0d0 U509 ( .I(n452), .ZN(n448) );
  aoi311d1 U510 ( .C1(n453), .C2(n276), .C3(n454), .A(n455), .B(n456), .ZN(
        n434) );
  nd02d0 U511 ( .A1(n222), .A2(n457), .ZN(n455) );
  nd02d0 U512 ( .A1(n458), .A2(n459), .ZN(n222) );
  an03d0 U513 ( .A1(n460), .A2(n461), .A3(n462), .Z(n312) );
  nr04d0 U514 ( .A1(n463), .A2(n464), .A3(n465), .A4(n466), .ZN(n462) );
  inv0d0 U515 ( .I(n467), .ZN(n465) );
  nd03d0 U516 ( .A1(n468), .A2(n398), .A3(n469), .ZN(n464) );
  nd02d0 U517 ( .A1(n395), .A2(n386), .ZN(n398) );
  nd04d0 U518 ( .A1(n470), .A2(n224), .A3(n471), .A4(n472), .ZN(n463) );
  nd02d0 U519 ( .A1(n473), .A2(n474), .ZN(n224) );
  nr13d1 U520 ( .A1(n518), .A2(n519), .A3(n520), .ZN(n461) );
  oai211d1 U521 ( .C1(n521), .C2(n522), .A(n383), .B(n523), .ZN(n519) );
  nd02d0 U522 ( .A1(n445), .A2(n269), .ZN(n383) );
  nr04d0 U523 ( .A1(n524), .A2(n525), .A3(n274), .A4(n267), .ZN(n460) );
  nd03d0 U524 ( .A1(n526), .A2(n527), .A3(n528), .ZN(n267) );
  aoi31d1 U525 ( .B1(n453), .B2(n324), .B3(n454), .A(n529), .ZN(n528) );
  nd04d0 U526 ( .A1(n530), .A2(n531), .A3(n532), .A4(n534), .ZN(n274) );
  oai211d1 U527 ( .C1(n535), .C2(n536), .A(n384), .B(n537), .ZN(n429) );
  nr03d0 U528 ( .A1(n539), .A2(n540), .A3(n229), .ZN(n537) );
  an02d0 U529 ( .A1(n392), .A2(n542), .Z(n229) );
  nd02d0 U530 ( .A1(n543), .A2(n277), .ZN(n384) );
  nd04d0 U531 ( .A1(n545), .A2(n546), .A3(n548), .A4(n549), .ZN(n428) );
  nr04d0 U532 ( .A1(n551), .A2(n552), .A3(n554), .A4(n555), .ZN(n549) );
  inv0d0 U533 ( .I(n557), .ZN(n555) );
  inv0d0 U534 ( .I(n558), .ZN(n552) );
  an03d0 U535 ( .A1(n559), .A2(n560), .A3(n561), .Z(n548) );
  oaim21d1 U536 ( .B1(n166), .B2(wbbd_addr[2]), .A(n562), .ZN(n3788) );
  oan211d1 U537 ( .C1(n563), .C2(n564), .B(n566), .A(n567), .ZN(n562) );
  aoi31d1 U538 ( .B1(n574), .B2(n576), .B3(n583), .A(n213), .ZN(n567) );
  nr04d0 U539 ( .A1(n584), .A2(n585), .A3(n381), .A4(n587), .ZN(n583) );
  inv0d0 U540 ( .I(n319), .ZN(n587) );
  nd02d0 U541 ( .A1(n588), .A2(n324), .ZN(n319) );
  an02d0 U542 ( .A1(n542), .A2(n589), .Z(n381) );
  nd03d0 U543 ( .A1(n593), .A2(n557), .A3(n218), .ZN(n585) );
  nd03d0 U544 ( .A1(n226), .A2(n378), .A3(n454), .ZN(n218) );
  nd02d0 U545 ( .A1(n268), .A2(n595), .ZN(n557) );
  nd04d0 U546 ( .A1(n278), .A2(n457), .A3(n254), .A4(n597), .ZN(n584) );
  nr02d0 U547 ( .A1(n599), .A2(n334), .ZN(n597) );
  an02d0 U548 ( .A1(n588), .A2(n339), .Z(n334) );
  inv0d0 U549 ( .I(n472), .ZN(n599) );
  nd02d0 U550 ( .A1(n601), .A2(n378), .ZN(n472) );
  nd02d0 U551 ( .A1(n588), .A2(n276), .ZN(n254) );
  nd02d0 U552 ( .A1(n604), .A2(n378), .ZN(n457) );
  nd02d0 U553 ( .A1(n605), .A2(n458), .ZN(n278) );
  nd04d0 U554 ( .A1(n260), .A2(n439), .A3(n561), .A4(n607), .ZN(n402) );
  aoi211d1 U555 ( .C1(n543), .C2(n588), .A(n520), .B(n608), .ZN(n607) );
  inv0d0 U556 ( .I(n326), .ZN(n608) );
  nd02d0 U557 ( .A1(n609), .A2(n386), .ZN(n326) );
  an02d0 U558 ( .A1(n610), .A2(n605), .Z(n520) );
  nd02d0 U559 ( .A1(n611), .A2(n613), .ZN(n561) );
  nd02d0 U560 ( .A1(n614), .A2(n605), .ZN(n439) );
  nd02d0 U561 ( .A1(n615), .A2(n386), .ZN(n260) );
  nd03d0 U562 ( .A1(n526), .A2(n315), .A3(n531), .ZN(n606) );
  nd03d0 U563 ( .A1(n616), .A2(n459), .A3(n378), .ZN(n531) );
  nd02d0 U564 ( .A1(n617), .A2(n605), .ZN(n315) );
  nd03d0 U565 ( .A1(n616), .A2(n459), .A3(n396), .ZN(n526) );
  nr04d0 U566 ( .A1(n219), .A2(n377), .A3(n618), .A4(n619), .ZN(n574) );
  nd03d0 U567 ( .A1(n432), .A2(n518), .A3(n620), .ZN(n377) );
  aoi211d1 U568 ( .C1(n621), .C2(n543), .A(n442), .B(n622), .ZN(n620) );
  inv0d0 U569 ( .I(n258), .ZN(n622) );
  nd02d0 U570 ( .A1(n542), .A2(n623), .ZN(n258) );
  an02d0 U571 ( .A1(n604), .A2(n268), .Z(n442) );
  an02d0 U572 ( .A1(n392), .A2(N619), .Z(n543) );
  nd02d0 U573 ( .A1(n601), .A2(n268), .ZN(n518) );
  nd02d0 U574 ( .A1(n624), .A2(n459), .ZN(n432) );
  nd04d0 U575 ( .A1(n343), .A2(n558), .A3(n467), .A4(n452), .ZN(n219) );
  nd02d0 U576 ( .A1(n615), .A2(n396), .ZN(n452) );
  nd02d0 U577 ( .A1(n609), .A2(n396), .ZN(n467) );
  nd02d0 U578 ( .A1(n433), .A2(n445), .ZN(n558) );
  nd02d0 U579 ( .A1(n611), .A2(n474), .ZN(n343) );
  or04d0 U580 ( .A1(n625), .A2(n413), .A3(n209), .A4(n420), .Z(n564) );
  oai221d1 U581 ( .B1(n626), .B2(n369), .C1(n627), .C2(n426), .A(n628), .ZN(
        n420) );
  aoim22d1 U582 ( .A1(n629), .A2(n630), .B1(n352), .B2(n286), .Z(n628) );
  oai211d1 U583 ( .C1(n352), .C2(n631), .A(n632), .B(n633), .ZN(n209) );
  aoi22d1 U584 ( .A1(n250), .A2(n630), .B1(n418), .B2(n301), .ZN(n633) );
  nr02d0 U585 ( .A1(n352), .A2(n368), .ZN(n250) );
  nd04d0 U586 ( .A1(n200), .A2(n634), .A3(n358), .A4(n635), .ZN(n632) );
  oai221d1 U587 ( .B1(n636), .B2(n286), .C1(n637), .C2(n206), .A(n638), .ZN(
        n413) );
  aoim22d1 U588 ( .A1(n357), .A2(n300), .B1(n208), .B2(n626), .Z(n638) );
  nd02d0 U589 ( .A1(n634), .A2(n293), .ZN(n208) );
  inv0d0 U590 ( .I(n639), .ZN(n636) );
  oai311d1 U591 ( .C1(n627), .C2(wb_adr_i[2]), .C3(n640), .A(n641), .B(n642), 
        .ZN(n563) );
  aoi22d1 U592 ( .A1(n298), .A2(n639), .B1(n301), .B2(n630), .ZN(n642) );
  oaim21d1 U593 ( .B1(n427), .B2(n370), .A(n418), .ZN(n641) );
  oai222d1 U594 ( .A1(n643), .A2(n155), .B1(n213), .B2(n644), .C1(n513), .C2(
        n192), .ZN(n3787) );
  nr03d0 U595 ( .A1(n645), .A2(n646), .A3(n647), .ZN(n644) );
  or04d0 U596 ( .A1(n619), .A2(n618), .A3(n648), .A4(n375), .Z(n647) );
  nd03d0 U597 ( .A1(n468), .A2(n446), .A3(n545), .ZN(n375) );
  nd02d0 U598 ( .A1(n624), .A2(n393), .ZN(n545) );
  nd02d0 U599 ( .A1(n399), .A2(n445), .ZN(n446) );
  nd02d0 U600 ( .A1(n395), .A2(n445), .ZN(n468) );
  or02d0 U601 ( .A1(n401), .A2(n220), .Z(n648) );
  nd04d0 U602 ( .A1(n471), .A2(n451), .A3(n337), .A4(n649), .ZN(n220) );
  aoi21d1 U603 ( .B1(n227), .B2(n392), .A(n540), .ZN(n649) );
  an02d0 U604 ( .A1(n595), .A2(n445), .Z(n540) );
  nd03d0 U605 ( .A1(n339), .A2(n474), .A3(n393), .ZN(n337) );
  nd02d0 U606 ( .A1(n604), .A2(n396), .ZN(n451) );
  nd02d0 U607 ( .A1(n601), .A2(n396), .ZN(n471) );
  nd04d0 U608 ( .A1(n257), .A2(n441), .A3(n546), .A4(n650), .ZN(n401) );
  inv0d0 U609 ( .I(n651), .ZN(n650) );
  oaim311d1 U610 ( .C1(n378), .C2(n616), .C3(n393), .A(n523), .B(n328), .ZN(
        n651) );
  nd02d0 U611 ( .A1(n601), .A2(n386), .ZN(n328) );
  an02d0 U612 ( .A1(n393), .A2(n589), .Z(n601) );
  nd02d0 U613 ( .A1(n393), .A2(n610), .ZN(n523) );
  nd02d0 U614 ( .A1(n624), .A2(n605), .ZN(n546) );
  nr04d0 U615 ( .A1(n652), .A2(n653), .A3(n535), .A4(N615), .ZN(n624) );
  nd02d0 U616 ( .A1(n393), .A2(n614), .ZN(n441) );
  nd02d0 U617 ( .A1(n604), .A2(n386), .ZN(n257) );
  an02d0 U618 ( .A1(n393), .A2(n623), .Z(n604) );
  nd04d0 U619 ( .A1(n280), .A2(n330), .A3(n318), .A4(n654), .ZN(n618) );
  nr04d0 U620 ( .A1(n449), .A2(n655), .A3(n466), .A4(n551), .ZN(n654) );
  an02d0 U621 ( .A1(n433), .A2(n386), .Z(n551) );
  inv0d0 U622 ( .I(n536), .ZN(n433) );
  nd02d0 U623 ( .A1(n392), .A2(n459), .ZN(n536) );
  an02d0 U624 ( .A1(n227), .A2(n589), .Z(n466) );
  inv0d0 U625 ( .I(n255), .ZN(n655) );
  nd02d0 U626 ( .A1(n621), .A2(n276), .ZN(n255) );
  an02d0 U627 ( .A1(n227), .A2(n623), .Z(n449) );
  nd02d0 U628 ( .A1(n621), .A2(n324), .ZN(n318) );
  nd02d0 U629 ( .A1(n621), .A2(n339), .ZN(n330) );
  nd02d0 U630 ( .A1(n454), .A2(n458), .ZN(n280) );
  or04d0 U631 ( .A1(n221), .A2(n403), .A3(n376), .A4(n656), .Z(n619) );
  nd03d0 U632 ( .A1(n530), .A2(n317), .A3(n527), .ZN(n656) );
  nd02d0 U633 ( .A1(n227), .A2(n616), .ZN(n527) );
  an02d0 U634 ( .A1(n378), .A2(n605), .Z(n227) );
  nd02d0 U635 ( .A1(n617), .A2(n454), .ZN(n317) );
  nd04d0 U636 ( .A1(n657), .A2(n542), .A3(n534), .A4(n658), .ZN(n530) );
  nd02d0 U637 ( .A1(n542), .A2(n616), .ZN(n534) );
  an02d0 U638 ( .A1(n588), .A2(n659), .Z(n542) );
  an02d0 U639 ( .A1(n660), .A2(n661), .Z(n588) );
  inv0d0 U640 ( .I(n653), .ZN(n657) );
  nd04d0 U641 ( .A1(n259), .A2(n440), .A3(n559), .A4(n662), .ZN(n376) );
  aoi311d1 U642 ( .C1(n277), .C2(N619), .C3(n226), .A(n524), .B(n663), .ZN(
        n662) );
  inv0d0 U643 ( .I(n327), .ZN(n663) );
  nd02d0 U644 ( .A1(n664), .A2(n589), .ZN(n327) );
  an02d0 U645 ( .A1(n609), .A2(n268), .Z(n524) );
  an02d0 U646 ( .A1(n605), .A2(n589), .Z(n609) );
  an02d0 U647 ( .A1(n459), .A2(n613), .Z(n277) );
  nd02d0 U648 ( .A1(n611), .A2(n341), .ZN(n559) );
  an02d0 U649 ( .A1(n605), .A2(n339), .Z(n611) );
  nd02d0 U650 ( .A1(n615), .A2(n268), .ZN(n440) );
  an02d0 U651 ( .A1(n605), .A2(n623), .Z(n615) );
  nd02d0 U652 ( .A1(n664), .A2(n623), .ZN(n259) );
  nd04d0 U653 ( .A1(n261), .A2(n438), .A3(n560), .A4(n665), .ZN(n403) );
  aoi211d1 U654 ( .C1(n268), .C2(n387), .A(n525), .B(n667), .ZN(n665) );
  inv0d0 U655 ( .I(n325), .ZN(n667) );
  nd02d0 U656 ( .A1(n386), .A2(n269), .ZN(n325) );
  an02d0 U657 ( .A1(n610), .A2(n454), .Z(n525) );
  an02d0 U658 ( .A1(n276), .A2(n613), .Z(n610) );
  nd02d0 U659 ( .A1(n340), .A2(n613), .ZN(n560) );
  nd02d0 U660 ( .A1(n614), .A2(n454), .ZN(n438) );
  an02d0 U661 ( .A1(n324), .A2(n613), .Z(n614) );
  nd02d0 U662 ( .A1(n386), .A2(n322), .ZN(n261) );
  an02d0 U663 ( .A1(n474), .A2(n659), .Z(n386) );
  oai211d1 U664 ( .C1(n535), .C2(n668), .A(n329), .B(n669), .ZN(n221) );
  nr13d1 U665 ( .A1(n469), .A2(n554), .A3(n447), .ZN(n669) );
  an02d0 U666 ( .A1(n396), .A2(n322), .Z(n447) );
  an02d0 U667 ( .A1(n454), .A2(n623), .Z(n322) );
  an02d0 U668 ( .A1(n445), .A2(n387), .Z(n554) );
  an02d0 U669 ( .A1(n226), .A2(n459), .Z(n387) );
  an02d0 U670 ( .A1(N615), .A2(n670), .Z(n226) );
  nr02d0 U671 ( .A1(n521), .A2(N619), .ZN(n445) );
  nd02d0 U672 ( .A1(n269), .A2(n396), .ZN(n469) );
  an02d0 U673 ( .A1(n454), .A2(n589), .Z(n269) );
  nd02d0 U674 ( .A1(n340), .A2(n474), .ZN(n329) );
  inv0d0 U675 ( .I(n522), .ZN(n340) );
  nd02d0 U676 ( .A1(n454), .A2(n339), .ZN(n522) );
  nd13d1 U677 ( .A1(n671), .A2(n532), .A3(n321), .ZN(n646) );
  nd02d0 U678 ( .A1(n268), .A2(n399), .ZN(n321) );
  nd02d0 U679 ( .A1(n672), .A2(n378), .ZN(n532) );
  oaim311d1 U680 ( .C1(n605), .C2(n392), .C3(n396), .A(n316), .B(n593), .ZN(
        n671) );
  nd02d0 U681 ( .A1(n595), .A2(n396), .ZN(n593) );
  inv0d0 U682 ( .I(n668), .ZN(n595) );
  nd02d0 U683 ( .A1(n454), .A2(n392), .ZN(n668) );
  nd02d0 U684 ( .A1(n617), .A2(n393), .ZN(n316) );
  an02d0 U685 ( .A1(n474), .A2(n324), .Z(n617) );
  an02d0 U686 ( .A1(N619), .A2(n623), .Z(n324) );
  nd04d0 U687 ( .A1(n271), .A2(n279), .A3(n674), .A4(n675), .ZN(n645) );
  an04d0 U688 ( .A1(n676), .A2(n338), .A3(n382), .A4(n470), .Z(n675) );
  nd02d0 U689 ( .A1(n453), .A2(n473), .ZN(n470) );
  nd02d0 U690 ( .A1(n395), .A2(n378), .ZN(n382) );
  nd02d0 U691 ( .A1(n341), .A2(n473), .ZN(n338) );
  an02d0 U692 ( .A1(n339), .A2(n459), .Z(n473) );
  an02d0 U693 ( .A1(n616), .A2(N619), .Z(n339) );
  an03d0 U694 ( .A1(n677), .A2(n678), .A3(n679), .Z(n616) );
  nr02d0 U695 ( .A1(n539), .A2(n389), .ZN(n676) );
  an03d0 U696 ( .A1(n605), .A2(n392), .A3(n268), .Z(n389) );
  nr02d0 U697 ( .A1(n661), .A2(N617), .ZN(n605) );
  inv0d0 U698 ( .I(N616), .ZN(n661) );
  an02d0 U699 ( .A1(n664), .A2(n392), .Z(n539) );
  an02d0 U700 ( .A1(n670), .A2(n658), .Z(n392) );
  an03d0 U701 ( .A1(n680), .A2(n652), .A3(N622), .Z(n670) );
  inv0d0 U702 ( .I(N623), .ZN(n652) );
  an02d0 U703 ( .A1(n621), .A2(n659), .Z(n664) );
  an02d0 U704 ( .A1(n660), .A2(N616), .Z(n621) );
  nr02d0 U705 ( .A1(n521), .A2(N617), .ZN(n660) );
  nr03d0 U706 ( .A1(n456), .A2(n529), .A3(n379), .ZN(n674) );
  an02d0 U707 ( .A1(n399), .A2(n378), .Z(n379) );
  inv0d0 U708 ( .I(n535), .ZN(n378) );
  nd02d0 U709 ( .A1(n341), .A2(n659), .ZN(n535) );
  an02d0 U710 ( .A1(n459), .A2(n623), .Z(n399) );
  an03d0 U711 ( .A1(n679), .A2(n677), .A3(N621), .Z(n623) );
  inv0d0 U712 ( .I(N620), .ZN(n677) );
  an02d0 U713 ( .A1(n672), .A2(n396), .Z(n529) );
  inv0d0 U714 ( .I(N619), .ZN(n659) );
  nr02d0 U715 ( .A1(n681), .A2(N618), .ZN(n613) );
  nr04d0 U716 ( .A1(n653), .A2(n658), .A3(n682), .A4(N623), .ZN(n672) );
  nd12d0 U717 ( .A1(N622), .A2(n680), .ZN(n653) );
  nr04d0 U718 ( .A1(N620), .A2(N621), .A3(N624), .A4(N625), .ZN(n680) );
  an03d0 U719 ( .A1(n276), .A2(n459), .A3(n453), .Z(n456) );
  inv0d0 U720 ( .I(n521), .ZN(n453) );
  nd02d0 U721 ( .A1(N618), .A2(n681), .ZN(n521) );
  inv0d0 U722 ( .I(N614), .ZN(n681) );
  nd02d0 U723 ( .A1(n393), .A2(n458), .ZN(n279) );
  an02d0 U724 ( .A1(n474), .A2(n276), .Z(n458) );
  an02d0 U725 ( .A1(n589), .A2(N619), .Z(n276) );
  an02d0 U726 ( .A1(N618), .A2(N614), .Z(n474) );
  nr02d0 U727 ( .A1(N616), .A2(N617), .ZN(n393) );
  nd02d0 U728 ( .A1(n268), .A2(n395), .ZN(n271) );
  an02d0 U729 ( .A1(n589), .A2(n459), .Z(n395) );
  inv0d0 U730 ( .I(n682), .ZN(n459) );
  nd02d0 U731 ( .A1(N617), .A2(N616), .ZN(n682) );
  an03d0 U732 ( .A1(n679), .A2(n678), .A3(N620), .Z(n589) );
  inv0d0 U733 ( .I(N621), .ZN(n678) );
  nr04d0 U734 ( .A1(N624), .A2(N625), .A3(N623), .A4(n683), .ZN(n679) );
  nd12d0 U735 ( .A1(N622), .A2(n658), .ZN(n683) );
  inv0d0 U736 ( .I(N615), .ZN(n658) );
  nr02d0 U737 ( .A1(N614), .A2(N618), .ZN(n341) );
  nr04d0 U738 ( .A1(n684), .A2(n685), .A3(n410), .A4(n625), .ZN(n643) );
  or04d0 U739 ( .A1(n211), .A2(n421), .A3(n411), .A4(n686), .Z(n625) );
  oai221d1 U740 ( .B1(n370), .B2(n207), .C1(n631), .C2(n687), .A(n366), .ZN(
        n686) );
  inv0d0 U741 ( .I(n630), .ZN(n207) );
  oai222d1 U742 ( .A1(n286), .A2(n687), .B1(n688), .B2(n689), .C1(n308), .C2(
        n627), .ZN(n411) );
  nd03d0 U743 ( .A1(wb_adr_i[3]), .A2(n293), .A3(wb_adr_i[4]), .ZN(n308) );
  nr02d0 U744 ( .A1(n290), .A2(n630), .ZN(n688) );
  inv0d0 U745 ( .I(n690), .ZN(n687) );
  oai321d1 U746 ( .C1(n640), .C2(n305), .C3(n248), .B1(wb_adr_i[0]), .B2(n359), 
        .A(n691), .ZN(n421) );
  aoim22d1 U747 ( .A1(n300), .A2(n301), .B1(n692), .B2(n286), .Z(n691) );
  inv0d0 U748 ( .I(n296), .ZN(n301) );
  nd02d0 U749 ( .A1(n639), .A2(wb_adr_i[4]), .ZN(n296) );
  inv0d0 U750 ( .I(n354), .ZN(n300) );
  nd04d0 U751 ( .A1(n200), .A2(n201), .A3(wb_adr_i[4]), .A4(wb_adr_i[3]), .ZN(
        n359) );
  oai222d1 U752 ( .A1(wb_adr_i[0]), .A2(n366), .B1(n693), .B2(n692), .C1(n627), 
        .C2(n427), .ZN(n211) );
  nd02d0 U753 ( .A1(n425), .A2(n368), .ZN(n427) );
  nd12d0 U754 ( .A1(n248), .A2(wb_adr_i[3]), .ZN(n692) );
  nr02d0 U755 ( .A1(n298), .A2(n630), .ZN(n693) );
  nd02d0 U756 ( .A1(n418), .A2(n695), .ZN(n366) );
  oai22d1 U757 ( .A1(n626), .A2(n297), .B1(n365), .B2(n426), .ZN(n410) );
  inv0d0 U758 ( .I(n696), .ZN(n426) );
  inv0d0 U759 ( .I(n697), .ZN(n365) );
  nd23d1 U760 ( .A1(n210), .A2(n412), .A3(n415), .ZN(n685) );
  aoi311d1 U761 ( .C1(n290), .C2(n358), .C3(n695), .A(n698), .B(n699), .ZN(
        n415) );
  oai22d1 U762 ( .A1(n354), .A2(n689), .B1(n627), .B2(n424), .ZN(n699) );
  nd02d0 U763 ( .A1(n425), .A2(wb_adr_i[4]), .ZN(n424) );
  nr02d0 U764 ( .A1(n287), .A2(wb_adr_i[2]), .ZN(n425) );
  oan211d1 U765 ( .C1(wb_adr_i[4]), .C2(n637), .B(n286), .A(n248), .ZN(n698)
         );
  inv0d0 U766 ( .I(n297), .ZN(n695) );
  nd02d0 U767 ( .A1(n201), .A2(n634), .ZN(n297) );
  inv0d0 U768 ( .I(n640), .ZN(n634) );
  nr02d0 U769 ( .A1(n700), .A2(n635), .ZN(n201) );
  inv0d0 U770 ( .I(n626), .ZN(n290) );
  oai22d1 U771 ( .A1(n627), .A2(n370), .B1(n354), .B2(n206), .ZN(n412) );
  nd04d0 U772 ( .A1(n701), .A2(n183), .A3(n702), .A4(wb_adr_i[21]), .ZN(n354)
         );
  nr02d0 U773 ( .A1(wb_adr_i[6]), .A2(wb_adr_i[20]), .ZN(n702) );
  nd02d0 U774 ( .A1(n690), .A2(wb_adr_i[4]), .ZN(n370) );
  oai222d1 U775 ( .A1(n626), .A2(n206), .B1(n703), .B2(n248), .C1(n627), .C2(
        n689), .ZN(n210) );
  aoi21d1 U776 ( .B1(wb_adr_i[4]), .B2(n630), .A(n298), .ZN(n703) );
  inv0d0 U777 ( .I(n631), .ZN(n298) );
  nd03d0 U778 ( .A1(wb_adr_i[4]), .A2(wb_adr_i[7]), .A3(n704), .ZN(n631) );
  nd02d0 U779 ( .A1(n637), .A2(n305), .ZN(n630) );
  nr02d0 U780 ( .A1(n697), .A2(n283), .ZN(n637) );
  nd02d0 U781 ( .A1(n304), .A2(n240), .ZN(n697) );
  nd02d0 U782 ( .A1(n639), .A2(n368), .ZN(n206) );
  nr02d0 U783 ( .A1(n351), .A2(wb_adr_i[2]), .ZN(n639) );
  nd03d0 U784 ( .A1(n705), .A2(n706), .A3(n701), .ZN(n626) );
  oai211d1 U785 ( .C1(n286), .C2(n707), .A(n708), .B(n709), .ZN(n684) );
  aoi22d1 U786 ( .A1(n200), .A2(n362), .B1(n418), .B2(n356), .ZN(n709) );
  inv0d0 U787 ( .I(n689), .ZN(n356) );
  nd02d0 U788 ( .A1(n690), .A2(n368), .ZN(n689) );
  nr02d0 U789 ( .A1(n351), .A2(n635), .ZN(n690) );
  nd03d0 U790 ( .A1(n700), .A2(n710), .A3(n358), .ZN(n351) );
  inv0d0 U791 ( .I(n205), .ZN(n418) );
  nd04d0 U792 ( .A1(wb_adr_i[5]), .A2(n705), .A3(wb_adr_i[20]), .A4(n711), 
        .ZN(n205) );
  oai21d1 U793 ( .B1(n248), .B2(n640), .A(n249), .ZN(n362) );
  inv0d0 U794 ( .I(n629), .ZN(n249) );
  nr02d0 U795 ( .A1(n352), .A2(wb_adr_i[4]), .ZN(n629) );
  nd02d0 U796 ( .A1(n293), .A2(n710), .ZN(n352) );
  inv0d0 U797 ( .I(wb_adr_i[3]), .ZN(n710) );
  nr03d0 U798 ( .A1(n358), .A2(wb_adr_i[1]), .A3(n635), .ZN(n293) );
  nd02d0 U799 ( .A1(wb_adr_i[3]), .A2(n368), .ZN(n640) );
  nd03d0 U800 ( .A1(n700), .A2(n635), .A3(wb_adr_i[0]), .ZN(n248) );
  inv0d0 U801 ( .I(wb_adr_i[2]), .ZN(n635) );
  inv0d0 U802 ( .I(n627), .ZN(n200) );
  nd03d0 U803 ( .A1(n705), .A2(wb_adr_i[20]), .A3(n701), .ZN(n627) );
  nr02d0 U804 ( .A1(wb_adr_i[5]), .A2(wb_adr_i[7]), .ZN(n701) );
  oan211d1 U805 ( .C1(n283), .C2(n363), .B(n696), .A(n712), .ZN(n708) );
  aoi31d1 U806 ( .B1(n238), .B2(n240), .B3(n302), .A(n369), .ZN(n712) );
  inv0d0 U807 ( .I(n357), .ZN(n369) );
  nr02d0 U808 ( .A1(n707), .A2(wb_adr_i[4]), .ZN(n357) );
  an02d0 U809 ( .A1(n305), .A2(n304), .Z(n302) );
  nd02d0 U810 ( .A1(n713), .A2(n714), .ZN(n304) );
  nd04d0 U811 ( .A1(wb_adr_i[7]), .A2(n705), .A3(n706), .A4(n714), .ZN(n240)
         );
  inv0d0 U812 ( .I(wb_adr_i[5]), .ZN(n714) );
  nr02d0 U813 ( .A1(n707), .A2(n368), .ZN(n696) );
  inv0d0 U814 ( .I(n305), .ZN(n363) );
  nd02d0 U815 ( .A1(n704), .A2(n711), .ZN(n305) );
  inv0d0 U816 ( .I(wb_adr_i[7]), .ZN(n711) );
  inv0d0 U817 ( .I(n238), .ZN(n283) );
  nd02d0 U818 ( .A1(n713), .A2(wb_adr_i[5]), .ZN(n238) );
  an03d0 U819 ( .A1(wb_adr_i[6]), .A2(n183), .A3(n716), .Z(n713) );
  nr03d0 U820 ( .A1(wb_adr_i[20]), .A2(wb_adr_i[7]), .A3(wb_adr_i[21]), .ZN(
        n716) );
  nd12d0 U821 ( .A1(n287), .A2(wb_adr_i[2]), .ZN(n707) );
  nd03d0 U822 ( .A1(n358), .A2(n700), .A3(wb_adr_i[3]), .ZN(n287) );
  inv0d0 U823 ( .I(wb_adr_i[1]), .ZN(n700) );
  inv0d0 U824 ( .I(wb_adr_i[0]), .ZN(n358) );
  nd03d0 U825 ( .A1(wb_adr_i[7]), .A2(n368), .A3(n704), .ZN(n286) );
  an03d0 U826 ( .A1(n705), .A2(n706), .A3(wb_adr_i[5]), .Z(n704) );
  inv0d0 U827 ( .I(wb_adr_i[20]), .ZN(n706) );
  nr13d1 U828 ( .A1(n183), .A2(wb_adr_i[21]), .A3(wb_adr_i[6]), .ZN(n705) );
  nr02d0 U829 ( .A1(wb_adr_i[22]), .A2(wb_adr_i[23]), .ZN(n183) );
  inv0d0 U830 ( .I(wb_adr_i[4]), .ZN(n368) );
  mx02d1 U831 ( .I0(n717), .I1(wbbd_data[0]), .S(n718), .Z(n3786) );
  nd02d0 U832 ( .A1(n719), .A2(n720), .ZN(n717) );
  aoi22d1 U833 ( .A1(wb_dat_i[0]), .A2(n566), .B1(wb_dat_i[16]), .B2(n721), 
        .ZN(n720) );
  aoi22d1 U834 ( .A1(wb_dat_i[24]), .A2(n722), .B1(wb_dat_i[8]), .B2(n724), 
        .ZN(n719) );
  mx02d1 U835 ( .I0(n725), .I1(wbbd_data[1]), .S(n718), .Z(n3785) );
  nd02d0 U836 ( .A1(n727), .A2(n728), .ZN(n725) );
  aoi22d1 U837 ( .A1(wb_dat_i[1]), .A2(n566), .B1(wb_dat_i[17]), .B2(n721), 
        .ZN(n728) );
  aoi22d1 U838 ( .A1(wb_dat_i[25]), .A2(n722), .B1(wb_dat_i[9]), .B2(n724), 
        .ZN(n727) );
  mx02d1 U839 ( .I0(n729), .I1(wbbd_data[2]), .S(n718), .Z(n3784) );
  nd02d0 U840 ( .A1(n730), .A2(n731), .ZN(n729) );
  aoi22d1 U841 ( .A1(wb_dat_i[2]), .A2(n566), .B1(wb_dat_i[18]), .B2(n721), 
        .ZN(n731) );
  aoi22d1 U842 ( .A1(wb_dat_i[26]), .A2(n722), .B1(wb_dat_i[10]), .B2(n724), 
        .ZN(n730) );
  mx02d1 U843 ( .I0(n732), .I1(wbbd_data[3]), .S(n718), .Z(n3783) );
  nd02d0 U844 ( .A1(n733), .A2(n734), .ZN(n732) );
  aoi22d1 U845 ( .A1(wb_dat_i[3]), .A2(n566), .B1(wb_dat_i[19]), .B2(n721), 
        .ZN(n734) );
  aoi22d1 U846 ( .A1(wb_dat_i[27]), .A2(n722), .B1(wb_dat_i[11]), .B2(n724), 
        .ZN(n733) );
  mx02d1 U847 ( .I0(n735), .I1(wbbd_data[4]), .S(n718), .Z(n3782) );
  nd02d0 U848 ( .A1(n737), .A2(n738), .ZN(n735) );
  aoi22d1 U849 ( .A1(wb_dat_i[4]), .A2(n566), .B1(wb_dat_i[20]), .B2(n721), 
        .ZN(n738) );
  aoi22d1 U850 ( .A1(wb_dat_i[28]), .A2(n722), .B1(wb_dat_i[12]), .B2(n724), 
        .ZN(n737) );
  mx02d1 U851 ( .I0(n739), .I1(wbbd_data[5]), .S(n718), .Z(n3781) );
  nd02d0 U852 ( .A1(n740), .A2(n741), .ZN(n739) );
  aoi22d1 U853 ( .A1(wb_dat_i[5]), .A2(n566), .B1(wb_dat_i[21]), .B2(n721), 
        .ZN(n741) );
  aoi22d1 U854 ( .A1(wb_dat_i[29]), .A2(n722), .B1(wb_dat_i[13]), .B2(n724), 
        .ZN(n740) );
  mx02d1 U855 ( .I0(n742), .I1(wbbd_data[6]), .S(n718), .Z(n3780) );
  nd02d0 U856 ( .A1(n743), .A2(n747), .ZN(n742) );
  aoi22d1 U857 ( .A1(wb_dat_i[6]), .A2(n566), .B1(wb_dat_i[22]), .B2(n721), 
        .ZN(n747) );
  aoi22d1 U858 ( .A1(wb_dat_i[30]), .A2(n722), .B1(wb_dat_i[14]), .B2(n724), 
        .ZN(n743) );
  mx02d1 U859 ( .I0(n751), .I1(wbbd_data[7]), .S(n718), .Z(n3779) );
  nd02d0 U860 ( .A1(n755), .A2(n757), .ZN(n751) );
  aoi22d1 U861 ( .A1(wb_dat_i[7]), .A2(n566), .B1(wb_dat_i[23]), .B2(n721), 
        .ZN(n757) );
  aoi22d1 U862 ( .A1(wb_dat_i[31]), .A2(n722), .B1(wb_dat_i[15]), .B2(n724), 
        .ZN(n755) );
  oai21d1 U863 ( .B1(n517), .B2(n174), .A(n718), .ZN(n3778) );
  oaim21d1 U864 ( .B1(n758), .B2(n759), .A(wb_we_i), .ZN(n718) );
  aoi22d1 U865 ( .A1(wb_sel_i[2]), .A2(n721), .B1(wb_sel_i[0]), .B2(n566), 
        .ZN(n759) );
  inv0d0 U866 ( .I(n155), .ZN(n566) );
  inv0d0 U867 ( .I(n156), .ZN(n721) );
  aoi22d1 U868 ( .A1(wb_sel_i[1]), .A2(n724), .B1(wb_sel_i[3]), .B2(n722), 
        .ZN(n758) );
  inv0d0 U869 ( .I(n152), .ZN(n722) );
  nd03d0 U870 ( .A1(n182), .A2(n170), .A3(n166), .ZN(n174) );
  inv0d0 U871 ( .I(n192), .ZN(n166) );
  nd02d0 U872 ( .A1(n213), .A2(n155), .ZN(n192) );
  nd02d0 U873 ( .A1(n760), .A2(n187), .ZN(n155) );
  nr02d0 U874 ( .A1(n724), .A2(\U3/U17/Z_1 ), .ZN(n213) );
  inv0d0 U875 ( .I(n168), .ZN(n724) );
  nd04d0 U876 ( .A1(wbbd_state[3]), .A2(wbbd_state[1]), .A3(n761), .A4(n762), 
        .ZN(n170) );
  nd03d0 U877 ( .A1(n187), .A2(wbbd_state[3]), .A3(wbbd_state[0]), .ZN(n182)
         );
  mx02d1 U878 ( .I0(wb_dat_o[0]), .I1(odata[0]), .S(n765), .Z(n3777) );
  mx02d1 U879 ( .I0(wb_dat_o[1]), .I1(odata[1]), .S(n765), .Z(n3776) );
  mx02d1 U880 ( .I0(wb_dat_o[2]), .I1(odata[2]), .S(n765), .Z(n3775) );
  mx02d1 U881 ( .I0(wb_dat_o[3]), .I1(odata[3]), .S(n765), .Z(n3774) );
  mx02d1 U882 ( .I0(wb_dat_o[4]), .I1(odata[4]), .S(n765), .Z(n3773) );
  mx02d1 U883 ( .I0(wb_dat_o[5]), .I1(odata[5]), .S(n765), .Z(n3772) );
  mx02d1 U884 ( .I0(wb_dat_o[6]), .I1(odata[6]), .S(n765), .Z(n3771) );
  mx02d1 U885 ( .I0(wb_dat_o[7]), .I1(odata[7]), .S(n765), .Z(n3770) );
  an02d0 U886 ( .A1(wb_rstn_i), .A2(n159), .Z(n765) );
  an03d0 U887 ( .A1(n177), .A2(n762), .A3(wbbd_state[1]), .Z(n159) );
  mx02d1 U888 ( .I0(odata[0]), .I1(wb_dat_o[8]), .S(n766), .Z(n3769) );
  mx02d1 U889 ( .I0(odata[1]), .I1(wb_dat_o[9]), .S(n766), .Z(n3768) );
  mx02d1 U890 ( .I0(odata[2]), .I1(wb_dat_o[10]), .S(n766), .Z(n3767) );
  mx02d1 U891 ( .I0(odata[3]), .I1(wb_dat_o[11]), .S(n766), .Z(n3766) );
  mx02d1 U892 ( .I0(odata[4]), .I1(wb_dat_o[12]), .S(n766), .Z(n3765) );
  mx02d1 U893 ( .I0(odata[5]), .I1(wb_dat_o[13]), .S(n766), .Z(n3764) );
  mx02d1 U894 ( .I0(odata[6]), .I1(wb_dat_o[14]), .S(n766), .Z(n3763) );
  mx02d1 U895 ( .I0(odata[7]), .I1(wb_dat_o[15]), .S(n766), .Z(n3762) );
  nd04d0 U896 ( .A1(wb_rstn_i), .A2(wbbd_state[2]), .A3(n177), .A4(n768), .ZN(
        n766) );
  mx02d1 U897 ( .I0(wb_dat_o[16]), .I1(odata[0]), .S(n770), .Z(n3761) );
  mx02d1 U898 ( .I0(wb_dat_o[17]), .I1(odata[1]), .S(n770), .Z(n3760) );
  mx02d1 U899 ( .I0(wb_dat_o[18]), .I1(odata[2]), .S(n770), .Z(n3759) );
  mx02d1 U900 ( .I0(wb_dat_o[19]), .I1(odata[3]), .S(n770), .Z(n3758) );
  mx02d1 U901 ( .I0(wb_dat_o[20]), .I1(odata[4]), .S(n770), .Z(n3757) );
  mx02d1 U902 ( .I0(wb_dat_o[21]), .I1(odata[5]), .S(n770), .Z(n3756) );
  mx02d1 U903 ( .I0(wb_dat_o[22]), .I1(odata[6]), .S(n770), .Z(n3755) );
  mx02d1 U904 ( .I0(wb_dat_o[23]), .I1(odata[7]), .S(n770), .Z(n3754) );
  an02d0 U905 ( .A1(n158), .A2(wb_rstn_i), .Z(n770) );
  an03d0 U906 ( .A1(wbbd_state[1]), .A2(n177), .A3(wbbd_state[2]), .Z(n158) );
  nr02d0 U907 ( .A1(wbbd_state[3]), .A2(wbbd_state[0]), .ZN(n177) );
  mx02d1 U908 ( .I0(wb_dat_o[24]), .I1(odata[0]), .S(n774), .Z(n3753) );
  aoim31d1 U909 ( .B1(n777), .B2(n779), .B3(n780), .A(n781), .ZN(odata[0]) );
  nd04d0 U910 ( .A1(n782), .A2(n783), .A3(n784), .A4(n785), .ZN(n780) );
  nr04d0 U911 ( .A1(n786), .A2(n787), .A3(n788), .A4(n789), .ZN(n785) );
  oai22d1 U912 ( .A1(n790), .A2(n791), .B1(n792), .B2(n793), .ZN(n789) );
  inv0d0 U913 ( .I(\gpio_configure[33][8] ), .ZN(n791) );
  oai22d1 U914 ( .A1(n2021), .A2(n794), .B1(n849), .B2(n795), .ZN(n788) );
  oai222d1 U915 ( .A1(n2013), .A2(n796), .B1(n797), .B2(n798), .C1(n852), .C2(
        n799), .ZN(n787) );
  inv0d0 U916 ( .I(\gpio_configure[34][8] ), .ZN(n798) );
  oai211d1 U917 ( .C1(n800), .C2(n801), .A(n802), .B(n803), .ZN(n786) );
  aoi221d1 U918 ( .B1(\gpio_configure[31][8] ), .B2(n804), .C1(n808), .C2(n809), .A(n811), .ZN(n803) );
  nr04d0 U919 ( .A1(n812), .A2(n813), .A3(n814), .A4(n815), .ZN(n811) );
  mx02d1 U920 ( .I0(n816), .I1(n817), .S(n818), .Z(n815) );
  nd02d0 U921 ( .A1(pll_bypass), .A2(n819), .ZN(n817) );
  mx02d1 U922 ( .I0(n144), .I1(n492), .S(n821), .Z(n816) );
  nr02d0 U923 ( .A1(pass_thru_mgmt_reset), .A2(reset_reg), .ZN(n144) );
  inv0d0 U924 ( .I(n822), .ZN(n804) );
  aoi22d1 U925 ( .A1(n823), .A2(n824), .B1(n2625), .B2(n825), .ZN(n802) );
  aoi211d1 U926 ( .C1(mgmt_gpio_in[8]), .C2(n826), .A(n827), .B(n828), .ZN(
        n784) );
  oaim22d1 U927 ( .A1(n829), .A2(n830), .B1(n831), .B2(mgmt_gpio_in[0]), .ZN(
        n828) );
  oai321d1 U928 ( .C1(n832), .C2(n833), .C3(n834), .B1(n500), .B2(n835), .A(
        n836), .ZN(n827) );
  nd03d0 U929 ( .A1(n837), .A2(n838), .A3(trap), .ZN(n836) );
  inv0d0 U930 ( .I(hkspi_disable), .ZN(n832) );
  aoi222d1 U931 ( .A1(n2624), .A2(n839), .B1(mgmt_gpio_in[16]), .B2(n840), 
        .C1(mgmt_gpio_in[32]), .C2(n841), .ZN(n783) );
  aoi222d1 U932 ( .A1(n842), .A2(n843), .B1(mgmt_gpio_in[24]), .B2(n844), .C1(
        n845), .C2(n846), .ZN(n782) );
  nd04d0 U933 ( .A1(n850), .A2(n851), .A3(n853), .A4(n854), .ZN(n779) );
  nr04d0 U934 ( .A1(n855), .A2(n856), .A3(n857), .A4(n858), .ZN(n854) );
  oai222d1 U935 ( .A1(n1971), .A2(n859), .B1(n860), .B2(n861), .C1(n1979), 
        .C2(n863), .ZN(n858) );
  inv0d0 U936 ( .I(\gpio_configure[24][8] ), .ZN(n861) );
  oai222d1 U937 ( .A1(n864), .A2(n865), .B1(n866), .B2(n867), .C1(n1191), .C2(
        n868), .ZN(n857) );
  oai222d1 U938 ( .A1(n1189), .A2(n869), .B1(n870), .B2(n871), .C1(n1190), 
        .C2(n872), .ZN(n856) );
  oai222d1 U939 ( .A1(n1993), .A2(n873), .B1(n874), .B2(n875), .C1(n2627), 
        .C2(n876), .ZN(n855) );
  inv0d0 U940 ( .I(\gpio_configure[29][8] ), .ZN(n875) );
  aoi211d1 U941 ( .C1(\gpio_configure[28][8] ), .C2(n877), .A(n878), .B(n879), 
        .ZN(n853) );
  oai22d1 U942 ( .A1(n1145), .A2(n880), .B1(n1144), .B2(n881), .ZN(n879) );
  oai222d1 U943 ( .A1(n1951), .A2(n882), .B1(n883), .B2(n884), .C1(n885), .C2(
        n886), .ZN(n878) );
  inv0d0 U944 ( .I(n887), .ZN(n877) );
  aoi221d1 U945 ( .B1(\gpio_configure[22][8] ), .B2(n888), .C1(
        \gpio_configure[23][8] ), .C2(n892), .A(n893), .ZN(n851) );
  oaim22d1 U946 ( .A1(n1198), .A2(n895), .B1(n896), .B2(
        \gpio_configure[21][8] ), .ZN(n893) );
  aoi222d1 U947 ( .A1(\gpio_configure[19][8] ), .A2(n897), .B1(n898), .B2(n899), .C1(n900), .C2(n901), .ZN(n850) );
  nd04d0 U948 ( .A1(n902), .A2(n903), .A3(n905), .A4(n906), .ZN(n777) );
  nr04d0 U949 ( .A1(n907), .A2(n908), .A3(n909), .A4(n910), .ZN(n906) );
  oai222d1 U950 ( .A1(n911), .A2(n912), .B1(n913), .B2(n914), .C1(n915), .C2(
        n916), .ZN(n910) );
  inv0d0 U951 ( .I(\gpio_configure[14][8] ), .ZN(n914) );
  inv0d0 U952 ( .I(\gpio_configure[15][8] ), .ZN(n912) );
  oai222d1 U953 ( .A1(n917), .A2(n918), .B1(n919), .B2(n920), .C1(n921), .C2(
        n922), .ZN(n909) );
  oai222d1 U954 ( .A1(n923), .A2(n924), .B1(n925), .B2(n926), .C1(n927), .C2(
        n928), .ZN(n908) );
  inv0d0 U955 ( .I(\gpio_configure[10][8] ), .ZN(n928) );
  inv0d0 U956 ( .I(\gpio_configure[9][8] ), .ZN(n924) );
  oai221d1 U957 ( .B1(n929), .B2(n930), .C1(n931), .C2(n932), .A(n934), .ZN(
        n907) );
  aoi22d1 U958 ( .A1(n2623), .A2(n935), .B1(\gpio_configure[5][8] ), .B2(n937), 
        .ZN(n934) );
  nr04d0 U959 ( .A1(n938), .A2(n939), .A3(n940), .A4(n941), .ZN(n905) );
  oai222d1 U960 ( .A1(n2622), .A2(n942), .B1(n1156), .B2(n943), .C1(n2621), 
        .C2(n944), .ZN(n941) );
  oai222d1 U961 ( .A1(n1157), .A2(n945), .B1(n1924), .B2(n947), .C1(n1155), 
        .C2(n948), .ZN(n940) );
  oai222d1 U962 ( .A1(n1163), .A2(n949), .B1(n1162), .B2(n950), .C1(n1916), 
        .C2(n951), .ZN(n939) );
  oai222d1 U963 ( .A1(n1902), .A2(n952), .B1(n953), .B2(n954), .C1(n1164), 
        .C2(n955), .ZN(n938) );
  an04d0 U964 ( .A1(n956), .A2(n957), .A3(n958), .A4(n959), .Z(n903) );
  aoi222d1 U965 ( .A1(usr2_vdd_pwrgood), .A2(n960), .B1(n961), .B2(n962), .C1(
        n838), .C2(n963), .ZN(n959) );
  aor222d1 U966 ( .A1(n964), .A2(irq_1_inputsrc), .B1(n965), .B2(pll_trim[24]), 
        .C1(n966), .C2(pll_ena), .Z(n963) );
  aoi222d1 U967 ( .A1(mask_rev_in[8]), .A2(n967), .B1(mask_rev_in[0]), .B2(
        n968), .C1(mask_rev_in[16]), .C2(n969), .ZN(n958) );
  aoi222d1 U968 ( .A1(n970), .A2(pll_div[0]), .B1(mask_rev_in[24]), .B2(n971), 
        .C1(trap_output_dest), .C2(n972), .ZN(n957) );
  aoi222d1 U969 ( .A1(\gpio_configure[2][8] ), .A2(n973), .B1(
        \gpio_configure[0][8] ), .B2(n974), .C1(\gpio_configure[1][8] ), .C2(
        n976), .ZN(n956) );
  nr04d0 U970 ( .A1(n977), .A2(n979), .A3(n980), .A4(n981), .ZN(n902) );
  oai222d1 U971 ( .A1(n1170), .A2(n982), .B1(n1169), .B2(n983), .C1(n1894), 
        .C2(n984), .ZN(n981) );
  oai222d1 U972 ( .A1(n2620), .A2(n985), .B1(n986), .B2(n987), .C1(n1882), 
        .C2(n989), .ZN(n980) );
  inv0d0 U973 ( .I(pll_trim[16]), .ZN(n987) );
  aor222d1 U974 ( .A1(n990), .A2(pll_trim[0]), .B1(n991), .B2(serial_busy), 
        .C1(n992), .C2(pll_trim[8]), .Z(n979) );
  aor222d1 U975 ( .A1(n993), .A2(\gpio_configure[4][8] ), .B1(n994), .B2(
        \gpio_configure[3][8] ), .C1(pll_sel[0]), .C2(n995), .Z(n977) );
  mx02d1 U976 ( .I0(wb_dat_o[25]), .I1(odata[1]), .S(n774), .Z(n3752) );
  aoim21d1 U977 ( .B1(n996), .B2(n997), .A(n781), .ZN(odata[1]) );
  nd04d0 U978 ( .A1(n998), .A2(n999), .A3(n1000), .A4(n1001), .ZN(n997) );
  nr04d0 U979 ( .A1(n1002), .A2(n1003), .A3(n1004), .A4(n1005), .ZN(n1001) );
  oai222d1 U980 ( .A1(n913), .A2(n1006), .B1(n921), .B2(n1007), .C1(n911), 
        .C2(n1008), .ZN(n1005) );
  inv0d0 U981 ( .I(\gpio_configure[15][9] ), .ZN(n1008) );
  inv0d0 U982 ( .I(\gpio_configure[14][9] ), .ZN(n1006) );
  oai222d1 U983 ( .A1(n919), .A2(n1009), .B1(n927), .B2(n1010), .C1(n917), 
        .C2(n1011), .ZN(n1004) );
  inv0d0 U984 ( .I(\gpio_configure[10][9] ), .ZN(n1010) );
  oai222d1 U985 ( .A1(n925), .A2(n1012), .B1(n931), .B2(n1013), .C1(n923), 
        .C2(n1014), .ZN(n1003) );
  inv0d0 U986 ( .I(\gpio_configure[9][9] ), .ZN(n1014) );
  oai222d1 U987 ( .A1(n1018), .A2(n1019), .B1(n792), .B2(n1021), .C1(n929), 
        .C2(n1022), .ZN(n1002) );
  inv0d0 U988 ( .I(\gpio_configure[5][9] ), .ZN(n1019) );
  nr04d0 U989 ( .A1(n1023), .A2(n1024), .A3(n1025), .A4(n1026), .ZN(n1000) );
  oai222d1 U990 ( .A1(n1108), .A2(n943), .B1(n1107), .B2(n948), .C1(n2615), 
        .C2(n942), .ZN(n1026) );
  oai222d1 U991 ( .A1(n2613), .A2(n947), .B1(n1917), .B2(n951), .C1(n1109), 
        .C2(n945), .ZN(n1025) );
  oai222d1 U992 ( .A1(n1111), .A2(n950), .B1(n1113), .B2(n955), .C1(n1112), 
        .C2(n949), .ZN(n1024) );
  oai222d1 U993 ( .A1(n1895), .A2(n984), .B1(n915), .B2(n1027), .C1(n1903), 
        .C2(n952), .ZN(n1023) );
  an04d0 U994 ( .A1(n1028), .A2(n1029), .A3(n1031), .A4(n1032), .Z(n999) );
  inv0d0 U995 ( .I(n1033), .ZN(n1032) );
  oai222d1 U996 ( .A1(n1034), .A2(n1035), .B1(n944), .B2(n2614), .C1(n1036), 
        .C2(n1105), .ZN(n1033) );
  aoi222d1 U997 ( .A1(n964), .A2(irq_2_inputsrc), .B1(n965), .B2(pll_trim[25]), 
        .C1(n966), .C2(pll_dco_ena), .ZN(n1035) );
  aoi222d1 U998 ( .A1(mask_rev_in[17]), .A2(n969), .B1(usr1_vdd_pwrgood), .B2(
        n960), .C1(mask_rev_in[1]), .C2(n968), .ZN(n1031) );
  aoi222d1 U999 ( .A1(clk2_output_dest), .A2(n972), .B1(mask_rev_in[9]), .B2(
        n967), .C1(mask_rev_in[25]), .C2(n971), .ZN(n1029) );
  aoi222d1 U1000 ( .A1(\gpio_configure[1][9] ), .A2(n976), .B1(n970), .B2(
        pll_div[1]), .C1(\gpio_configure[0][9] ), .C2(n974), .ZN(n1028) );
  inv0d0 U1001 ( .I(n1037), .ZN(n974) );
  an04d0 U1002 ( .A1(n1038), .A2(n1039), .A3(n1040), .A4(n1041), .Z(n998) );
  aoi222d1 U1003 ( .A1(n1042), .A2(n1043), .B1(n1044), .B2(n1045), .C1(n1046), 
        .C2(\gpio_configure[3][1] ), .ZN(n1041) );
  aoi222d1 U1004 ( .A1(n1047), .A2(pll_trim[17]), .B1(n992), .B2(pll_trim[9]), 
        .C1(n1048), .C2(n1049), .ZN(n1040) );
  aoi222d1 U1005 ( .A1(N165), .A2(n991), .B1(n995), .B2(pll_sel[1]), .C1(n990), 
        .C2(pll_trim[1]), .ZN(n1039) );
  aoi222d1 U1006 ( .A1(n994), .A2(\gpio_configure[3][9] ), .B1(n973), .B2(
        \gpio_configure[2][9] ), .C1(n993), .C2(\gpio_configure[4][9] ), .ZN(
        n1038) );
  nd04d0 U1007 ( .A1(n1050), .A2(n1051), .A3(n1052), .A4(n1054), .ZN(n996) );
  nr04d0 U1008 ( .A1(n1055), .A2(n1056), .A3(n1057), .A4(n1058), .ZN(n1054) );
  oai222d1 U1009 ( .A1(n953), .A2(n1059), .B1(n1952), .B2(n882), .C1(n885), 
        .C2(n1060), .ZN(n1058) );
  oai222d1 U1010 ( .A1(n1061), .A2(n1062), .B1(n1960), .B2(n1063), .C1(n1104), 
        .C2(n880), .ZN(n1057) );
  oai222d1 U1011 ( .A1(n883), .A2(n1064), .B1(n1135), .B2(n895), .C1(n1065), 
        .C2(n1066), .ZN(n1056) );
  inv0d0 U1012 ( .I(\gpio_configure[21][9] ), .ZN(n1066) );
  aor221d1 U1013 ( .B1(n888), .B2(\gpio_configure[22][9] ), .C1(n1067), .C2(
        n900), .A(n1068), .Z(n1055) );
  nr04d0 U1014 ( .A1(n1069), .A2(n1070), .A3(n1071), .A4(n1072), .ZN(n1052) );
  oai222d1 U1015 ( .A1(n1073), .A2(n1074), .B1(n1132), .B2(n868), .C1(n860), 
        .C2(n1075), .ZN(n1072) );
  inv0d0 U1016 ( .I(\gpio_configure[24][9] ), .ZN(n1075) );
  inv0d0 U1017 ( .I(\gpio_configure[23][9] ), .ZN(n1074) );
  oai222d1 U1018 ( .A1(n866), .A2(n1076), .B1(n1130), .B2(n869), .C1(n1980), 
        .C2(n863), .ZN(n1071) );
  oai222d1 U1019 ( .A1(n864), .A2(n1077), .B1(n1994), .B2(n873), .C1(n870), 
        .C2(n1078), .ZN(n1070) );
  oai222d1 U1020 ( .A1(n887), .A2(n1079), .B1(n1103), .B2(n881), .C1(n1131), 
        .C2(n872), .ZN(n1069) );
  inv0d0 U1021 ( .I(\gpio_configure[28][9] ), .ZN(n1079) );
  nr04d0 U1022 ( .A1(n1081), .A2(n1083), .A3(n1084), .A4(n1086), .ZN(n1051) );
  oai222d1 U1023 ( .A1(n874), .A2(n1087), .B1(n1126), .B2(n1088), .C1(n800), 
        .C2(n1089), .ZN(n1086) );
  inv0d0 U1024 ( .I(\gpio_configure[29][9] ), .ZN(n1087) );
  oai222d1 U1025 ( .A1(n822), .A2(n1090), .B1(n1091), .B2(n1092), .C1(n1128), 
        .C2(n1093), .ZN(n1084) );
  oai222d1 U1026 ( .A1(n810), .A2(n799), .B1(n2022), .B2(n794), .C1(n790), 
        .C2(n1094), .ZN(n1083) );
  inv0d0 U1027 ( .I(\gpio_configure[33][9] ), .ZN(n1094) );
  oai222d1 U1028 ( .A1(n797), .A2(n1096), .B1(n1972), .B2(n859), .C1(n2014), 
        .C2(n796), .ZN(n1081) );
  inv0d0 U1029 ( .I(\gpio_configure[34][9] ), .ZN(n1096) );
  an04d0 U1030 ( .A1(n1097), .A2(n1098), .A3(n1099), .A4(n1100), .Z(n1050) );
  aoi222d1 U1031 ( .A1(mgmt_gpio_in[1]), .A2(n831), .B1(n1101), .B2(n1102), 
        .C1(n1106), .C2(pwr_ctrl_out[1]), .ZN(n1100) );
  aoi222d1 U1032 ( .A1(mgmt_gpio_in[17]), .A2(n840), .B1(mgmt_gpio_in[9]), 
        .B2(n826), .C1(mgmt_gpio_in[33]), .C2(n841), .ZN(n1099) );
  aoi222d1 U1033 ( .A1(n2617), .A2(n935), .B1(mgmt_gpio_in[25]), .B2(n844), 
        .C1(n842), .C2(n1110), .ZN(n1098) );
  inv0d0 U1034 ( .I(n1114), .ZN(n842) );
  aoi222d1 U1035 ( .A1(n845), .A2(n1116), .B1(n2618), .B2(n839), .C1(n1117), 
        .C2(n1118), .ZN(n1097) );
  inv0d0 U1036 ( .I(n1119), .ZN(n845) );
  mx02d1 U1037 ( .I0(wb_dat_o[26]), .I1(odata[2]), .S(n774), .Z(n3751) );
  aoim31d1 U1038 ( .B1(n1120), .B2(n1121), .B3(n1122), .A(n781), .ZN(odata[2])
         );
  nd04d0 U1039 ( .A1(n1123), .A2(n1124), .A3(n1125), .A4(n1127), .ZN(n1122) );
  nr04d0 U1040 ( .A1(n1129), .A2(n1133), .A3(n1136), .A4(n1137), .ZN(n1127) );
  oai222d1 U1041 ( .A1(n769), .A2(n800), .B1(n1085), .B2(n1091), .C1(n767), 
        .C2(n822), .ZN(n1137) );
  oai222d1 U1042 ( .A1(n799), .A2(n1138), .B1(n796), .B2(n1139), .C1(n1088), 
        .C2(n1140), .ZN(n1136) );
  inv0d0 U1043 ( .I(\gpio_configure[33][2] ), .ZN(n1139) );
  oai222d1 U1044 ( .A1(n2019), .A2(n790), .B1(n1082), .B2(n792), .C1(n2027), 
        .C2(n797), .ZN(n1133) );
  aor222d1 U1045 ( .A1(n1117), .A2(n2612), .B1(n1141), .B2(
        \gpio_configure[24][2] ), .C1(n1142), .C2(\gpio_configure[34][2] ), 
        .Z(n1129) );
  inv0d0 U1046 ( .I(n795), .ZN(n1117) );
  aoi211d1 U1047 ( .C1(mgmt_gpio_in[26]), .C2(n844), .A(n1143), .B(n1147), 
        .ZN(n1125) );
  oaim22d1 U1048 ( .A1(n498), .A2(n1148), .B1(mgmt_gpio_in[34]), .B2(n841), 
        .ZN(n1147) );
  oai222d1 U1049 ( .A1(n764), .A2(n1114), .B1(n763), .B2(n1119), .C1(n1080), 
        .C2(n1149), .ZN(n1143) );
  aoi222d1 U1050 ( .A1(n1150), .A2(n1151), .B1(\gpio_configure[30][2] ), .B2(
        n808), .C1(n1106), .C2(pwr_ctrl_out[2]), .ZN(n1124) );
  inv0d0 U1051 ( .I(n835), .ZN(n1106) );
  inv0d0 U1052 ( .I(n1093), .ZN(n808) );
  aoi222d1 U1053 ( .A1(mgmt_gpio_in[18]), .A2(n840), .B1(n831), .B2(
        mgmt_gpio_in[2]), .C1(mgmt_gpio_in[10]), .C2(n826), .ZN(n1123) );
  nd04d0 U1054 ( .A1(n1152), .A2(n1153), .A3(n1154), .A4(n1158), .ZN(n1121) );
  nr04d0 U1055 ( .A1(n1159), .A2(n1160), .A3(n1161), .A4(n1165), .ZN(n1158) );
  oai222d1 U1056 ( .A1(n1985), .A2(n860), .B1(n869), .B2(n1166), .C1(n773), 
        .C2(n866), .ZN(n1165) );
  oai222d1 U1057 ( .A1(n771), .A2(n864), .B1(n872), .B2(n1167), .C1(n868), 
        .C2(n1168), .ZN(n1161) );
  oai222d1 U1058 ( .A1(n772), .A2(n870), .B1(n876), .B2(n1171), .C1(n1999), 
        .C2(n887), .ZN(n1160) );
  inv0d0 U1059 ( .I(\gpio_configure[29][2] ), .ZN(n1171) );
  oai222d1 U1060 ( .A1(n2005), .A2(n874), .B1(n880), .B2(n1172), .C1(n873), 
        .C2(n1173), .ZN(n1159) );
  inv0d0 U1061 ( .I(\gpio_configure[28][2] ), .ZN(n1173) );
  aoi211d1 U1062 ( .C1(n897), .C2(n1174), .A(n1175), .B(n1176), .ZN(n1154) );
  oai22d1 U1063 ( .A1(n745), .A2(n885), .B1(n1063), .B2(n1177), .ZN(n1176) );
  oai222d1 U1064 ( .A1(n1965), .A2(n883), .B1(n1178), .B2(n1179), .C1(n882), 
        .C2(n1180), .ZN(n1175) );
  inv0d0 U1065 ( .I(\gpio_configure[21][2] ), .ZN(n1179) );
  inv0d0 U1066 ( .I(n1061), .ZN(n897) );
  aoi221d1 U1067 ( .B1(\gpio_configure[22][2] ), .B2(n1181), .C1(n892), .C2(
        n1182), .A(n1068), .ZN(n1153) );
  inv0d0 U1068 ( .I(n1073), .ZN(n892) );
  aoi222d1 U1069 ( .A1(n888), .A2(n1183), .B1(\gpio_configure[23][2] ), .B2(
        n1185), .C1(n896), .C2(n1187), .ZN(n1152) );
  inv0d0 U1070 ( .I(n1065), .ZN(n896) );
  inv0d0 U1071 ( .I(n1188), .ZN(n888) );
  nd04d0 U1072 ( .A1(n1192), .A2(n1193), .A3(n1194), .A4(n1195), .ZN(n1120) );
  nr04d0 U1073 ( .A1(n1196), .A2(n1199), .A3(n1200), .A4(n1203), .ZN(n1195) );
  oai222d1 U1074 ( .A1(n1204), .A2(n1205), .B1(n1037), .B2(n1206), .C1(n985), 
        .C2(n1207), .ZN(n1203) );
  oai222d1 U1075 ( .A1(n989), .A2(n1208), .B1(n756), .B2(n1209), .C1(n983), 
        .C2(n1210), .ZN(n1200) );
  inv0d0 U1076 ( .I(\gpio_configure[2][2] ), .ZN(n1210) );
  aor222d1 U1077 ( .A1(n1211), .A2(n993), .B1(n994), .B2(
        \gpio_configure[3][10] ), .C1(n1046), .C2(\gpio_configure[3][2] ), .Z(
        n1199) );
  aor222d1 U1078 ( .A1(n1212), .A2(\gpio_configure[4][2] ), .B1(n1213), .B2(
        n937), .C1(n1214), .C2(\gpio_configure[5][2] ), .Z(n1196) );
  nr04d0 U1079 ( .A1(n1215), .A2(n1216), .A3(n1217), .A4(n1218), .ZN(n1194) );
  oai222d1 U1080 ( .A1(n752), .A2(n931), .B1(n754), .B2(n929), .C1(n955), .C2(
        n1219), .ZN(n1218) );
  oai222d1 U1081 ( .A1(n950), .A2(n1220), .B1(n753), .B2(n925), .C1(n949), 
        .C2(n1221), .ZN(n1217) );
  oai222d1 U1082 ( .A1(n1929), .A2(n927), .B1(n1922), .B2(n923), .C1(n951), 
        .C2(n1222), .ZN(n1216) );
  inv0d0 U1083 ( .I(\gpio_configure[9][2] ), .ZN(n1222) );
  oai222d1 U1084 ( .A1(n947), .A2(n1223), .B1(n750), .B2(n919), .C1(n945), 
        .C2(n1224), .ZN(n1215) );
  inv0d0 U1085 ( .I(\gpio_configure[10][2] ), .ZN(n1223) );
  nr04d0 U1086 ( .A1(n1225), .A2(n1226), .A3(n1227), .A4(n1228), .ZN(n1193) );
  oai222d1 U1087 ( .A1(n749), .A2(n921), .B1(n748), .B2(n917), .C1(n948), .C2(
        n1229), .ZN(n1228) );
  oai222d1 U1088 ( .A1(n943), .A2(n1230), .B1(n1939), .B2(n913), .C1(n942), 
        .C2(n1231), .ZN(n1227) );
  inv0d0 U1089 ( .I(\gpio_configure[14][2] ), .ZN(n1231) );
  oai222d1 U1090 ( .A1(n746), .A2(n915), .B1(n1943), .B2(n911), .C1(n944), 
        .C2(n1232), .ZN(n1226) );
  inv0d0 U1091 ( .I(\gpio_configure[15][2] ), .ZN(n1232) );
  oai222d1 U1092 ( .A1(n1036), .A2(n1233), .B1(n744), .B2(n953), .C1(n881), 
        .C2(n1234), .ZN(n1225) );
  an04d0 U1093 ( .A1(n1235), .A2(n1236), .A3(n1237), .A4(n1238), .Z(n1192) );
  aoi222d1 U1094 ( .A1(mask_rev_in[10]), .A2(n967), .B1(mask_rev_in[26]), .B2(
        n971), .C1(mask_rev_in[18]), .C2(n969), .ZN(n1238) );
  aoi222d1 U1095 ( .A1(mask_rev_in[2]), .A2(n968), .B1(pll_trim[2]), .B2(n990), 
        .C1(pll_trim[10]), .C2(n992), .ZN(n1237) );
  aoi222d1 U1096 ( .A1(pll_div[2]), .A2(n970), .B1(pll_trim[18]), .B2(n1047), 
        .C1(pll_sel[2]), .C2(n995), .ZN(n1236) );
  aoi222d1 U1097 ( .A1(clk1_output_dest), .A2(n972), .B1(usr2_vcc_pwrgood), 
        .B2(n960), .C1(n991), .C2(serial_bb_resetn), .ZN(n1235) );
  mx02d1 U1098 ( .I0(wb_dat_o[27]), .I1(odata[3]), .S(n774), .Z(n3750) );
  aoim21d1 U1099 ( .B1(n1239), .B2(n1240), .A(n781), .ZN(odata[3]) );
  nd04d0 U1100 ( .A1(n1241), .A2(n1242), .A3(n1243), .A4(n1244), .ZN(n1240) );
  nr04d0 U1101 ( .A1(n1245), .A2(n1246), .A3(n1247), .A4(n1248), .ZN(n1244) );
  oai222d1 U1102 ( .A1(n1889), .A2(n1204), .B1(n1880), .B2(n1037), .C1(n985), 
        .C2(n1249), .ZN(n1248) );
  oai222d1 U1103 ( .A1(n989), .A2(n1250), .B1(n1209), .B2(n1251), .C1(
        mgmt_gpio_oeb[2]), .C2(n983), .ZN(n1247) );
  inv0d0 U1104 ( .I(\gpio_configure[2][11] ), .ZN(n1251) );
  oai222d1 U1105 ( .A1(n1252), .A2(n1253), .B1(n715), .B2(n1254), .C1(
        mgmt_gpio_oeb[3]), .C2(n982), .ZN(n1246) );
  inv0d0 U1106 ( .I(\gpio_configure[4][11] ), .ZN(n1253) );
  oai222d1 U1107 ( .A1(mgmt_gpio_oeb[4]), .A2(n984), .B1(n1018), .B2(n1255), 
        .C1(mgmt_gpio_oeb[5]), .C2(n952), .ZN(n1245) );
  inv0d0 U1108 ( .I(\gpio_configure[5][11] ), .ZN(n1255) );
  nr04d0 U1109 ( .A1(n1257), .A2(n1258), .A3(n1259), .A4(n1260), .ZN(n1243) );
  oai22d1 U1110 ( .A1(mgmt_gpio_oeb[6]), .A2(n955), .B1(n929), .B2(n1261), 
        .ZN(n1260) );
  oai222d1 U1111 ( .A1(n925), .A2(n1262), .B1(n931), .B2(n1263), .C1(
        mgmt_gpio_oeb[7]), .C2(n950), .ZN(n1259) );
  oai222d1 U1112 ( .A1(mgmt_gpio_oeb[8]), .A2(n949), .B1(n923), .B2(n1264), 
        .C1(mgmt_gpio_oeb[9]), .C2(n951), .ZN(n1258) );
  inv0d0 U1113 ( .I(\gpio_configure[9][11] ), .ZN(n1264) );
  oai222d1 U1114 ( .A1(n919), .A2(n1265), .B1(n927), .B2(n1266), .C1(
        mgmt_gpio_oeb[10]), .C2(n947), .ZN(n1257) );
  inv0d0 U1115 ( .I(\gpio_configure[10][11] ), .ZN(n1266) );
  nr04d0 U1116 ( .A1(n1267), .A2(n1268), .A3(n1269), .A4(n1270), .ZN(n1242) );
  oai222d1 U1117 ( .A1(mgmt_gpio_oeb[11]), .A2(n945), .B1(n917), .B2(n1271), 
        .C1(mgmt_gpio_oeb[12]), .C2(n948), .ZN(n1270) );
  oai222d1 U1118 ( .A1(n913), .A2(n1272), .B1(n921), .B2(n1273), .C1(
        mgmt_gpio_oeb[13]), .C2(n943), .ZN(n1269) );
  inv0d0 U1119 ( .I(\gpio_configure[14][11] ), .ZN(n1272) );
  oai222d1 U1120 ( .A1(mgmt_gpio_oeb[14]), .A2(n942), .B1(n911), .B2(n1274), 
        .C1(mgmt_gpio_oeb[15]), .C2(n944), .ZN(n1268) );
  inv0d0 U1121 ( .I(\gpio_configure[15][11] ), .ZN(n1274) );
  oai222d1 U1122 ( .A1(n953), .A2(n1275), .B1(n915), .B2(n1276), .C1(
        mgmt_gpio_oeb[16]), .C2(n1036), .ZN(n1267) );
  an04d0 U1123 ( .A1(n1277), .A2(n1279), .A3(n1280), .A4(n1281), .Z(n1241) );
  aoi222d1 U1124 ( .A1(mask_rev_in[3]), .A2(n968), .B1(mask_rev_in[19]), .B2(
        n969), .C1(pll_trim[3]), .C2(n990), .ZN(n1281) );
  aoi222d1 U1125 ( .A1(pll_trim[11]), .A2(n992), .B1(mask_rev_in[11]), .B2(
        n967), .C1(pll_trim[19]), .C2(n1047), .ZN(n1280) );
  aoi222d1 U1126 ( .A1(serial_bb_load), .A2(n991), .B1(pll90_sel[0]), .B2(n995), .C1(usr1_vcc_pwrgood), .C2(n960), .ZN(n1279) );
  an02d0 U1127 ( .A1(n1282), .A2(n838), .Z(n960) );
  aoi22d1 U1128 ( .A1(pll_div[3]), .A2(n970), .B1(mask_rev_in[27]), .B2(n971), 
        .ZN(n1277) );
  inv0d0 U1129 ( .I(n1283), .ZN(n970) );
  nd04d0 U1130 ( .A1(n1284), .A2(n1285), .A3(n1286), .A4(n1287), .ZN(n1239) );
  nr04d0 U1131 ( .A1(n1288), .A2(n1289), .A3(n1290), .A4(n1291), .ZN(n1287) );
  oai222d1 U1132 ( .A1(mgmt_gpio_oeb[17]), .A2(n881), .B1(n885), .B2(n1292), 
        .C1(n887), .C2(n1293), .ZN(n1291) );
  inv0d0 U1133 ( .I(\gpio_configure[28][11] ), .ZN(n1293) );
  oai222d1 U1134 ( .A1(mgmt_gpio_oeb[18]), .A2(n880), .B1(n1061), .B2(n1294), 
        .C1(mgmt_gpio_oeb[19]), .C2(n882), .ZN(n1290) );
  oai222d1 U1135 ( .A1(n1065), .A2(n1295), .B1(n883), .B2(n1296), .C1(
        mgmt_gpio_oeb[20]), .C2(n1063), .ZN(n1289) );
  inv0d0 U1136 ( .I(\gpio_configure[21][11] ), .ZN(n1295) );
  oai222d1 U1137 ( .A1(mgmt_gpio_oeb[21]), .A2(n1178), .B1(n1188), .B2(n1297), 
        .C1(mgmt_gpio_oeb[22]), .C2(n895), .ZN(n1288) );
  inv0d0 U1138 ( .I(\gpio_configure[22][11] ), .ZN(n1297) );
  nr04d0 U1139 ( .A1(n1298), .A2(n1299), .A3(n1301), .A4(n1302), .ZN(n1286) );
  oai222d1 U1140 ( .A1(mgmt_gpio_oeb[23]), .A2(n859), .B1(n860), .B2(n1303), 
        .C1(n797), .C2(n1304), .ZN(n1302) );
  inv0d0 U1141 ( .I(\gpio_configure[34][11] ), .ZN(n1304) );
  inv0d0 U1142 ( .I(\gpio_configure[24][11] ), .ZN(n1303) );
  oai222d1 U1143 ( .A1(mgmt_gpio_oeb[25]), .A2(n868), .B1(mgmt_gpio_oeb[24]), 
        .B2(n863), .C1(n1073), .C2(n1305), .ZN(n1301) );
  inv0d0 U1144 ( .I(\gpio_configure[23][11] ), .ZN(n1305) );
  oai222d1 U1145 ( .A1(mgmt_gpio_oeb[26]), .A2(n869), .B1(n870), .B2(n1306), 
        .C1(n866), .C2(n1307), .ZN(n1299) );
  oai222d1 U1146 ( .A1(mgmt_gpio_oeb[28]), .A2(n873), .B1(mgmt_gpio_oeb[27]), 
        .B2(n872), .C1(n864), .C2(n1308), .ZN(n1298) );
  nr04d0 U1147 ( .A1(n1309), .A2(n1310), .A3(n1311), .A4(n1312), .ZN(n1285) );
  oai222d1 U1148 ( .A1(mgmt_gpio_oeb[29]), .A2(n876), .B1(n800), .B2(n1313), 
        .C1(n503), .C2(n835), .ZN(n1312) );
  oai222d1 U1149 ( .A1(mgmt_gpio_oeb[31]), .A2(n1088), .B1(mgmt_gpio_oeb[30]), 
        .B2(n1093), .C1(n874), .C2(n1314), .ZN(n1311) );
  inv0d0 U1150 ( .I(\gpio_configure[29][11] ), .ZN(n1314) );
  oai222d1 U1151 ( .A1(mgmt_gpio_oeb[32]), .A2(n1091), .B1(n790), .B2(n1315), 
        .C1(n822), .C2(n1316), .ZN(n1310) );
  inv0d0 U1152 ( .I(\gpio_configure[33][11] ), .ZN(n1315) );
  oai222d1 U1153 ( .A1(mgmt_gpio_oeb[34]), .A2(n794), .B1(mgmt_gpio_oeb[33]), 
        .B2(n796), .C1(n726), .C2(n799), .ZN(n1309) );
  nr03d0 U1154 ( .A1(n1317), .A2(n1318), .A3(n1319), .ZN(n1284) );
  oai22d1 U1155 ( .A1(n496), .A2(n792), .B1(n1119), .B2(n1320), .ZN(n1319) );
  oai222d1 U1156 ( .A1(n499), .A2(n1148), .B1(n497), .B2(n1149), .C1(n723), 
        .C2(n795), .ZN(n1318) );
  oai211d1 U1157 ( .C1(n1114), .C2(n1321), .A(n1323), .B(n1324), .ZN(n1317) );
  aoi222d1 U1158 ( .A1(mgmt_gpio_in[35]), .A2(n841), .B1(n831), .B2(
        mgmt_gpio_in[3]), .C1(mgmt_gpio_in[11]), .C2(n826), .ZN(n1324) );
  aoi22d1 U1159 ( .A1(mgmt_gpio_in[19]), .A2(n840), .B1(mgmt_gpio_in[27]), 
        .B2(n844), .ZN(n1323) );
  mx02d1 U1160 ( .I0(wb_dat_o[28]), .I1(odata[4]), .S(n774), .Z(n3749) );
  aoim21d1 U1161 ( .B1(n1325), .B2(n1326), .A(n781), .ZN(odata[4]) );
  nd04d0 U1162 ( .A1(n1327), .A2(n1328), .A3(n1329), .A4(n1330), .ZN(n1326) );
  nr03d0 U1163 ( .A1(n1331), .A2(n1332), .A3(n1333), .ZN(n1330) );
  aor222d1 U1164 ( .A1(n1047), .A2(pll_trim[20]), .B1(n992), .B2(pll_trim[12]), 
        .C1(n937), .C2(\gpio_configure[5][12] ), .Z(n1333) );
  inv0d0 U1165 ( .I(n1018), .ZN(n937) );
  oai222d1 U1166 ( .A1(n488), .A2(n1334), .B1(n1783), .B2(n1037), .C1(n1335), 
        .C2(n1336), .ZN(n1332) );
  inv0d0 U1167 ( .I(pll90_sel[1]), .ZN(n1336) );
  oai211d1 U1168 ( .C1(n485), .C2(n1283), .A(n1337), .B(n1338), .ZN(n1331) );
  aoi222d1 U1169 ( .A1(mask_rev_in[12]), .A2(n967), .B1(mask_rev_in[4]), .B2(
        n968), .C1(mask_rev_in[20]), .C2(n969), .ZN(n1338) );
  aoi22d1 U1170 ( .A1(mask_rev_in[28]), .A2(n971), .B1(pll_trim[4]), .B2(n990), 
        .ZN(n1337) );
  an04d0 U1171 ( .A1(n1339), .A2(n1340), .A3(n1341), .A4(n1342), .Z(n1329) );
  aoi22d1 U1172 ( .A1(n1049), .A2(\gpio_configure[0][4] ), .B1(n1045), .B2(
        \gpio_configure[1][4] ), .ZN(n1342) );
  inv0d0 U1173 ( .I(n989), .ZN(n1045) );
  inv0d0 U1174 ( .I(n985), .ZN(n1049) );
  aoi222d1 U1175 ( .A1(n1043), .A2(\gpio_configure[2][4] ), .B1(n994), .B2(
        \gpio_configure[3][12] ), .C1(n1343), .C2(n976), .ZN(n1341) );
  inv0d0 U1176 ( .I(n1204), .ZN(n976) );
  inv0d0 U1177 ( .I(n1254), .ZN(n994) );
  aoi222d1 U1178 ( .A1(n1212), .A2(\gpio_configure[4][4] ), .B1(n1046), .B2(
        \gpio_configure[3][4] ), .C1(n973), .C2(\gpio_configure[2][12] ), .ZN(
        n1340) );
  inv0d0 U1179 ( .I(n1209), .ZN(n973) );
  aoi222d1 U1180 ( .A1(n1214), .A2(\gpio_configure[5][4] ), .B1(n1345), .B2(
        \gpio_configure[6][12] ), .C1(n993), .C2(\gpio_configure[4][12] ), 
        .ZN(n1339) );
  inv0d0 U1181 ( .I(n1252), .ZN(n993) );
  inv0d0 U1182 ( .I(n929), .ZN(n1345) );
  nr04d0 U1183 ( .A1(n1346), .A2(n1347), .A3(n1348), .A4(n1349), .ZN(n1328) );
  oai222d1 U1184 ( .A1(n955), .A2(n1350), .B1(n931), .B2(n1351), .C1(n953), 
        .C2(n1352), .ZN(n1349) );
  oai222d1 U1185 ( .A1(n950), .A2(n1353), .B1(n925), .B2(n1354), .C1(n949), 
        .C2(n1355), .ZN(n1348) );
  oai222d1 U1186 ( .A1(n927), .A2(n1356), .B1(n923), .B2(n1357), .C1(n951), 
        .C2(n1358), .ZN(n1347) );
  inv0d0 U1187 ( .I(\gpio_configure[9][4] ), .ZN(n1358) );
  inv0d0 U1188 ( .I(\gpio_configure[9][12] ), .ZN(n1357) );
  inv0d0 U1189 ( .I(\gpio_configure[10][12] ), .ZN(n1356) );
  oai222d1 U1190 ( .A1(n947), .A2(n1359), .B1(n919), .B2(n1360), .C1(n945), 
        .C2(n1361), .ZN(n1346) );
  inv0d0 U1191 ( .I(\gpio_configure[10][4] ), .ZN(n1359) );
  nr04d0 U1192 ( .A1(n1362), .A2(n1363), .A3(n1364), .A4(n1365), .ZN(n1327) );
  oai22d1 U1193 ( .A1(n948), .A2(n1367), .B1(n921), .B2(n1368), .ZN(n1365) );
  oai222d1 U1194 ( .A1(n942), .A2(n1369), .B1(n943), .B2(n1370), .C1(n917), 
        .C2(n1371), .ZN(n1364) );
  inv0d0 U1195 ( .I(\gpio_configure[14][4] ), .ZN(n1369) );
  oai222d1 U1196 ( .A1(n944), .A2(n1372), .B1(n915), .B2(n1373), .C1(n913), 
        .C2(n1374), .ZN(n1363) );
  inv0d0 U1197 ( .I(\gpio_configure[14][12] ), .ZN(n1374) );
  inv0d0 U1198 ( .I(\gpio_configure[15][4] ), .ZN(n1372) );
  oai222d1 U1199 ( .A1(n881), .A2(n1375), .B1(n1036), .B2(n1376), .C1(n911), 
        .C2(n1377), .ZN(n1362) );
  inv0d0 U1200 ( .I(\gpio_configure[15][12] ), .ZN(n1377) );
  nd04d0 U1201 ( .A1(n1378), .A2(n1379), .A3(n1380), .A4(n1381), .ZN(n1325) );
  nr04d0 U1202 ( .A1(n1382), .A2(n1383), .A3(n1384), .A4(n1385), .ZN(n1381) );
  oai222d1 U1203 ( .A1(n870), .A2(n1386), .B1(n864), .B2(n1387), .C1(n887), 
        .C2(n1389), .ZN(n1385) );
  inv0d0 U1204 ( .I(\gpio_configure[28][12] ), .ZN(n1389) );
  oai222d1 U1205 ( .A1(n860), .A2(n1390), .B1(n1073), .B2(n1391), .C1(n866), 
        .C2(n1392), .ZN(n1384) );
  inv0d0 U1206 ( .I(\gpio_configure[23][12] ), .ZN(n1391) );
  inv0d0 U1207 ( .I(\gpio_configure[24][12] ), .ZN(n1390) );
  oai222d1 U1208 ( .A1(n1065), .A2(n1393), .B1(n883), .B2(n1394), .C1(n1188), 
        .C2(n1395), .ZN(n1383) );
  inv0d0 U1209 ( .I(\gpio_configure[22][12] ), .ZN(n1395) );
  inv0d0 U1210 ( .I(\gpio_configure[21][12] ), .ZN(n1393) );
  oai221d1 U1211 ( .B1(n885), .B2(n1396), .C1(n1061), .C2(n1397), .A(n1398), 
        .ZN(n1382) );
  inv0d0 U1212 ( .I(n1068), .ZN(n1398) );
  nr04d0 U1213 ( .A1(n1399), .A2(n1400), .A3(n1401), .A4(n1402), .ZN(n1380) );
  oai222d1 U1214 ( .A1(n829), .A2(n830), .B1(n1403), .B2(n1404), .C1(n880), 
        .C2(n1405), .ZN(n1402) );
  inv0d0 U1215 ( .I(mgmt_gpio_in[36]), .ZN(n1404) );
  inv0d0 U1216 ( .I(n1151), .ZN(n829) );
  oai222d1 U1217 ( .A1(n1119), .A2(n1406), .B1(n666), .B2(n795), .C1(n1114), 
        .C2(n1407), .ZN(n1401) );
  oai222d1 U1218 ( .A1(n790), .A2(n1408), .B1(n673), .B2(n799), .C1(n797), 
        .C2(n1409), .ZN(n1400) );
  inv0d0 U1219 ( .I(\gpio_configure[34][12] ), .ZN(n1409) );
  inv0d0 U1220 ( .I(\gpio_configure[33][12] ), .ZN(n1408) );
  oai222d1 U1221 ( .A1(n800), .A2(n1411), .B1(n874), .B2(n1412), .C1(n822), 
        .C2(n1413), .ZN(n1399) );
  inv0d0 U1222 ( .I(\gpio_configure[29][12] ), .ZN(n1412) );
  nr04d0 U1223 ( .A1(n1414), .A2(n1415), .A3(n1416), .A4(n1417), .ZN(n1379) );
  oai222d1 U1224 ( .A1(n876), .A2(n1418), .B1(n873), .B2(n1419), .C1(n1093), 
        .C2(n1420), .ZN(n1417) );
  inv0d0 U1225 ( .I(\gpio_configure[28][4] ), .ZN(n1419) );
  inv0d0 U1226 ( .I(\gpio_configure[29][4] ), .ZN(n1418) );
  oai222d1 U1227 ( .A1(n869), .A2(n1421), .B1(n868), .B2(n1422), .C1(n872), 
        .C2(n1423), .ZN(n1416) );
  aor222d1 U1228 ( .A1(n1185), .A2(\gpio_configure[23][4] ), .B1(n1181), .B2(
        \gpio_configure[22][4] ), .C1(n1141), .C2(\gpio_configure[24][4] ), 
        .Z(n1415) );
  oai222d1 U1229 ( .A1(n1063), .A2(n1424), .B1(n882), .B2(n1425), .C1(n1178), 
        .C2(n1426), .ZN(n1414) );
  inv0d0 U1230 ( .I(\gpio_configure[21][4] ), .ZN(n1426) );
  nr04d0 U1231 ( .A1(n1427), .A2(n1428), .A3(n1429), .A4(n1430), .ZN(n1378) );
  aor22d1 U1232 ( .A1(mgmt_gpio_in[28]), .A2(n844), .B1(mgmt_gpio_in[20]), 
        .B2(n840), .Z(n1430) );
  oai222d1 U1233 ( .A1(n1431), .A2(n1433), .B1(n1016), .B2(n1148), .C1(n1434), 
        .C2(n1435), .ZN(n1429) );
  inv0d0 U1234 ( .I(mgmt_gpio_in[12]), .ZN(n1435) );
  oai222d1 U1235 ( .A1(n1017), .A2(n792), .B1(n794), .B2(n1436), .C1(n1015), 
        .C2(n1149), .ZN(n1428) );
  inv0d0 U1236 ( .I(\gpio_configure[34][4] ), .ZN(n1436) );
  oai222d1 U1237 ( .A1(n1020), .A2(n1091), .B1(n1088), .B2(n1437), .C1(n796), 
        .C2(n1438), .ZN(n1427) );
  inv0d0 U1238 ( .I(\gpio_configure[33][4] ), .ZN(n1438) );
  mx02d1 U1239 ( .I0(wb_dat_o[29]), .I1(odata[5]), .S(n774), .Z(n3748) );
  aoi31d1 U1240 ( .B1(n1439), .B2(n1440), .B3(n1441), .A(n781), .ZN(odata[5])
         );
  nr04d0 U1241 ( .A1(n1442), .A2(n1443), .A3(n1444), .A4(n1445), .ZN(n1441) );
  oai222d1 U1242 ( .A1(n942), .A2(n1446), .B1(n943), .B2(n1447), .C1(n944), 
        .C2(n1448), .ZN(n1445) );
  inv0d0 U1243 ( .I(\gpio_configure[15][5] ), .ZN(n1448) );
  inv0d0 U1244 ( .I(\gpio_configure[14][5] ), .ZN(n1446) );
  oai222d1 U1245 ( .A1(n945), .A2(n1449), .B1(n947), .B2(n1450), .C1(n948), 
        .C2(n1451), .ZN(n1444) );
  inv0d0 U1246 ( .I(\gpio_configure[10][5] ), .ZN(n1450) );
  oai211d1 U1247 ( .C1(n951), .C2(n1452), .A(n1453), .B(n1455), .ZN(n1443) );
  aoi221d1 U1248 ( .B1(\gpio_configure[3][5] ), .B2(n1046), .C1(
        \gpio_configure[4][5] ), .C2(n1212), .A(n1456), .ZN(n1455) );
  oaim22d1 U1249 ( .A1(n955), .A2(n1457), .B1(n1214), .B2(
        \gpio_configure[5][5] ), .ZN(n1456) );
  inv0d0 U1250 ( .I(n1458), .ZN(n1453) );
  oai22d1 U1251 ( .A1(n1459), .A2(n950), .B1(n1460), .B2(n949), .ZN(n1458) );
  inv0d0 U1252 ( .I(\gpio_configure[9][5] ), .ZN(n1452) );
  nd04d0 U1253 ( .A1(n1461), .A2(n1462), .A3(n1463), .A4(n1464), .ZN(n1442) );
  aoi211d1 U1254 ( .C1(\gpio_configure[2][5] ), .C2(n1043), .A(n1465), .B(
        n1466), .ZN(n1464) );
  oai22d1 U1255 ( .A1(n989), .A2(n1467), .B1(n985), .B2(n1468), .ZN(n1466) );
  aor222d1 U1256 ( .A1(n992), .A2(pll_trim[13]), .B1(n990), .B2(pll_trim[5]), 
        .C1(n1047), .C2(pll_trim[21]), .Z(n1465) );
  aoi222d1 U1257 ( .A1(n991), .A2(serial_data_1), .B1(pll90_sel[2]), .B2(n995), 
        .C1(mgmt_gpio_in[37]), .C2(n841), .ZN(n1463) );
  inv0d0 U1258 ( .I(n1403), .ZN(n841) );
  inv0d0 U1259 ( .I(n1335), .ZN(n995) );
  mi02d0 U1260 ( .I0(n1674), .I1(n1202), .S(n1469), .ZN(serial_data_1) );
  aoi22d1 U1261 ( .A1(mask_rev_in[5]), .A2(n968), .B1(mask_rev_in[21]), .B2(
        n969), .ZN(n1462) );
  aoi22d1 U1262 ( .A1(mask_rev_in[13]), .A2(n967), .B1(mask_rev_in[29]), .B2(
        n971), .ZN(n1461) );
  nr04d0 U1263 ( .A1(n1470), .A2(n1471), .A3(n1472), .A4(n1473), .ZN(n1440) );
  oai222d1 U1264 ( .A1(n872), .A2(n1474), .B1(n869), .B2(n1475), .C1(n873), 
        .C2(n1477), .ZN(n1473) );
  inv0d0 U1265 ( .I(\gpio_configure[28][5] ), .ZN(n1477) );
  aor222d1 U1266 ( .A1(n1141), .A2(\gpio_configure[24][5] ), .B1(n1185), .B2(
        \gpio_configure[23][5] ), .C1(n1478), .C2(\gpio_configure[25][5] ), 
        .Z(n1472) );
  aor222d1 U1267 ( .A1(n900), .A2(\gpio_configure[21][5] ), .B1(n898), .B2(
        \gpio_configure[20][5] ), .C1(n1181), .C2(\gpio_configure[22][5] ), 
        .Z(n1471) );
  oai221d1 U1268 ( .B1(n880), .B2(n1479), .C1(n882), .C2(n1480), .A(n1481), 
        .ZN(n1470) );
  aoi22d1 U1269 ( .A1(\gpio_configure[16][5] ), .A2(n961), .B1(
        \gpio_configure[17][5] ), .B2(n1482), .ZN(n1481) );
  inv0d0 U1270 ( .I(n1036), .ZN(n961) );
  nr04d0 U1271 ( .A1(n1483), .A2(n1484), .A3(n1485), .A4(n1486), .ZN(n1439) );
  oai22d1 U1272 ( .A1(n978), .A2(n1091), .B1(n1088), .B2(n1487), .ZN(n1486) );
  oaim22d1 U1273 ( .A1(n1093), .A2(n1488), .B1(n1101), .B2(
        \gpio_configure[29][5] ), .ZN(n1485) );
  aor222d1 U1274 ( .A1(n1142), .A2(\gpio_configure[34][5] ), .B1(n1489), .B2(
        \gpio_configure[33][5] ), .C1(n1490), .C2(n1491), .Z(n1484) );
  oaim211d1 U1275 ( .C1(mgmt_gpio_in[5]), .C2(n831), .A(n1492), .B(n1493), 
        .ZN(n1483) );
  aoi222d1 U1276 ( .A1(mgmt_gpio_in[29]), .A2(n844), .B1(mgmt_gpio_in[13]), 
        .B2(n826), .C1(mgmt_gpio_in[21]), .C2(n840), .ZN(n1493) );
  aoi22d1 U1277 ( .A1(n935), .A2(n1494), .B1(n839), .B2(n1495), .ZN(n1492) );
  mx02d1 U1278 ( .I0(wb_dat_o[30]), .I1(odata[6]), .S(n774), .Z(n3747) );
  aoi31d1 U1279 ( .B1(n1496), .B2(n1497), .B3(n1498), .A(n781), .ZN(odata[6])
         );
  nr04d0 U1280 ( .A1(n1499), .A2(n1500), .A3(n1501), .A4(n1502), .ZN(n1498) );
  oai222d1 U1281 ( .A1(n872), .A2(n1503), .B1(n869), .B2(n1504), .C1(n873), 
        .C2(n1505), .ZN(n1502) );
  inv0d0 U1282 ( .I(\gpio_configure[28][6] ), .ZN(n1505) );
  aor222d1 U1283 ( .A1(n1141), .A2(\gpio_configure[24][6] ), .B1(n1185), .B2(
        \gpio_configure[23][6] ), .C1(n1478), .C2(\gpio_configure[25][6] ), 
        .Z(n1501) );
  inv0d0 U1284 ( .I(n868), .ZN(n1478) );
  inv0d0 U1285 ( .I(n863), .ZN(n1141) );
  oaim211d1 U1286 ( .C1(n1181), .C2(\gpio_configure[22][6] ), .A(n1506), .B(
        n1507), .ZN(n1500) );
  aoi211d1 U1287 ( .C1(\gpio_configure[17][6] ), .C2(n1482), .A(n1508), .B(
        n1068), .ZN(n1507) );
  nr02d0 U1288 ( .A1(n830), .A2(n1034), .ZN(n1068) );
  oai22d1 U1289 ( .A1(n882), .A2(n1509), .B1(n880), .B2(n1510), .ZN(n1508) );
  inv0d0 U1290 ( .I(n881), .ZN(n1482) );
  aoi22d1 U1291 ( .A1(\gpio_configure[20][6] ), .A2(n898), .B1(
        \gpio_configure[21][6] ), .B2(n900), .ZN(n1506) );
  inv0d0 U1292 ( .I(n1063), .ZN(n898) );
  nd04d0 U1293 ( .A1(n1511), .A2(n1512), .A3(n1513), .A4(n1514), .ZN(n1499) );
  aoi221d1 U1294 ( .B1(\gpio_configure[31][6] ), .B2(n823), .C1(n825), .C2(
        n1515), .A(n1516), .ZN(n1514) );
  oaim22d1 U1295 ( .A1(n1093), .A2(n1517), .B1(n1101), .B2(
        \gpio_configure[29][6] ), .ZN(n1516) );
  inv0d0 U1296 ( .I(n876), .ZN(n1101) );
  inv0d0 U1297 ( .I(n1091), .ZN(n825) );
  inv0d0 U1298 ( .I(n1088), .ZN(n823) );
  aoi222d1 U1299 ( .A1(n1491), .A2(n1518), .B1(\gpio_configure[33][6] ), .B2(
        n1489), .C1(\gpio_configure[34][6] ), .C2(n1142), .ZN(n1513) );
  aoi222d1 U1300 ( .A1(mgmt_gpio_in[6]), .A2(n831), .B1(n935), .B2(n1519), 
        .C1(n839), .C2(n1520), .ZN(n1512) );
  inv0d0 U1301 ( .I(n1148), .ZN(n839) );
  inv0d0 U1302 ( .I(n1149), .ZN(n935) );
  aoi222d1 U1303 ( .A1(mgmt_gpio_in[30]), .A2(n844), .B1(mgmt_gpio_in[14]), 
        .B2(n826), .C1(mgmt_gpio_in[22]), .C2(n840), .ZN(n1511) );
  nr04d0 U1304 ( .A1(n1521), .A2(n1522), .A3(n1523), .A4(n1524), .ZN(n1497) );
  aor222d1 U1305 ( .A1(n1046), .A2(\gpio_configure[3][6] ), .B1(n1043), .B2(
        \gpio_configure[2][6] ), .C1(n1212), .C2(\gpio_configure[4][6] ), .Z(
        n1524) );
  inv0d0 U1306 ( .I(n983), .ZN(n1043) );
  oai222d1 U1307 ( .A1(n985), .A2(n1525), .B1(n986), .B2(n1526), .C1(n989), 
        .C2(n1527), .ZN(n1523) );
  inv0d0 U1308 ( .I(pll_trim[22]), .ZN(n1526) );
  aor222d1 U1309 ( .A1(n990), .A2(pll_trim[6]), .B1(serial_data_2), .B2(n991), 
        .C1(n992), .C2(pll_trim[14]), .Z(n1522) );
  mx02d1 U1310 ( .I0(serial_bb_data_2), .I1(n1528), .S(n1469), .Z(
        serial_data_2) );
  inv0d0 U1311 ( .I(N165), .ZN(n1469) );
  inv0d0 U1312 ( .I(n477), .ZN(n1528) );
  nd02d0 U1313 ( .A1(n1529), .A2(n1530), .ZN(n1521) );
  aoi22d1 U1314 ( .A1(mask_rev_in[6]), .A2(n968), .B1(mask_rev_in[22]), .B2(
        n969), .ZN(n1530) );
  aoi22d1 U1315 ( .A1(mask_rev_in[14]), .A2(n967), .B1(mask_rev_in[30]), .B2(
        n971), .ZN(n1529) );
  nr04d0 U1316 ( .A1(n1531), .A2(n1532), .A3(n1533), .A4(n1534), .ZN(n1496) );
  oai222d1 U1317 ( .A1(n944), .A2(n1535), .B1(n942), .B2(n1536), .C1(n1036), 
        .C2(n1537), .ZN(n1534) );
  inv0d0 U1318 ( .I(\gpio_configure[14][6] ), .ZN(n1536) );
  inv0d0 U1319 ( .I(\gpio_configure[15][6] ), .ZN(n1535) );
  oai222d1 U1320 ( .A1(n948), .A2(n1538), .B1(n945), .B2(n1539), .C1(n943), 
        .C2(n1540), .ZN(n1533) );
  oai222d1 U1321 ( .A1(n951), .A2(n1541), .B1(n949), .B2(n1542), .C1(n947), 
        .C2(n1543), .ZN(n1532) );
  inv0d0 U1322 ( .I(\gpio_configure[10][6] ), .ZN(n1543) );
  inv0d0 U1323 ( .I(\gpio_configure[9][6] ), .ZN(n1541) );
  oai222d1 U1324 ( .A1(n955), .A2(n1544), .B1(n952), .B2(n1545), .C1(n950), 
        .C2(n1546), .ZN(n1531) );
  inv0d0 U1325 ( .I(\gpio_configure[5][6] ), .ZN(n1545) );
  mx02d1 U1326 ( .I0(wb_dat_o[31]), .I1(odata[7]), .S(n774), .Z(n3746) );
  an02d0 U1327 ( .A1(n176), .A2(wb_rstn_i), .Z(n774) );
  inv0d0 U1328 ( .I(n178), .ZN(n176) );
  nd03d0 U1329 ( .A1(wbbd_state[3]), .A2(n761), .A3(n187), .ZN(n178) );
  nr02d0 U1330 ( .A1(wbbd_state[2]), .A2(wbbd_state[1]), .ZN(n187) );
  an02d0 U1331 ( .A1(n1547), .A2(n1548), .Z(odata[7]) );
  nd04d0 U1332 ( .A1(n1549), .A2(n1550), .A3(n1551), .A4(n1552), .ZN(n1547) );
  nr04d0 U1333 ( .A1(n1553), .A2(n1554), .A3(n1555), .A4(n1556), .ZN(n1552) );
  aor222d1 U1334 ( .A1(n1212), .A2(\gpio_configure[4][7] ), .B1(n1046), .B2(
        \gpio_configure[3][7] ), .C1(n1214), .C2(\gpio_configure[5][7] ), .Z(
        n1556) );
  inv0d0 U1335 ( .I(n952), .ZN(n1214) );
  inv0d0 U1336 ( .I(n982), .ZN(n1046) );
  inv0d0 U1337 ( .I(n984), .ZN(n1212) );
  oai222d1 U1338 ( .A1(n989), .A2(n1557), .B1(n985), .B2(n1558), .C1(n983), 
        .C2(n1559), .ZN(n1555) );
  inv0d0 U1339 ( .I(\gpio_configure[2][7] ), .ZN(n1559) );
  aor222d1 U1340 ( .A1(n992), .A2(pll_trim[15]), .B1(n990), .B2(pll_trim[7]), 
        .C1(n1047), .C2(pll_trim[23]), .Z(n1554) );
  inv0d0 U1341 ( .I(n986), .ZN(n1047) );
  inv0d0 U1342 ( .I(n1560), .ZN(n990) );
  nd02d0 U1343 ( .A1(n1561), .A2(n1562), .ZN(n1553) );
  aoi22d1 U1344 ( .A1(mask_rev_in[7]), .A2(n968), .B1(mask_rev_in[23]), .B2(
        n969), .ZN(n1562) );
  an02d0 U1345 ( .A1(n1563), .A2(n1151), .Z(n969) );
  an02d0 U1346 ( .A1(n1564), .A2(n1151), .Z(n968) );
  aoi22d1 U1347 ( .A1(mask_rev_in[15]), .A2(n967), .B1(mask_rev_in[31]), .B2(
        n971), .ZN(n1561) );
  an02d0 U1348 ( .A1(n838), .A2(n1563), .Z(n971) );
  an02d0 U1349 ( .A1(n838), .A2(n1564), .Z(n967) );
  nr04d0 U1350 ( .A1(n1565), .A2(n1566), .A3(n1567), .A4(n1568), .ZN(n1551) );
  oai222d1 U1351 ( .A1(n1036), .A2(n1569), .B1(n944), .B2(n1570), .C1(n881), 
        .C2(n1571), .ZN(n1568) );
  inv0d0 U1352 ( .I(\gpio_configure[15][7] ), .ZN(n1570) );
  oai222d1 U1353 ( .A1(n943), .A2(n1572), .B1(n948), .B2(n1573), .C1(n942), 
        .C2(n1574), .ZN(n1567) );
  inv0d0 U1354 ( .I(\gpio_configure[14][7] ), .ZN(n1574) );
  oai222d1 U1355 ( .A1(n947), .A2(n1575), .B1(n951), .B2(n1576), .C1(n945), 
        .C2(n1577), .ZN(n1566) );
  inv0d0 U1356 ( .I(\gpio_configure[9][7] ), .ZN(n1576) );
  inv0d0 U1357 ( .I(\gpio_configure[10][7] ), .ZN(n1575) );
  oai222d1 U1358 ( .A1(n950), .A2(n1578), .B1(n955), .B2(n1579), .C1(n949), 
        .C2(n1580), .ZN(n1565) );
  nr04d0 U1359 ( .A1(n1581), .A2(n1582), .A3(n1583), .A4(n1584), .ZN(n1550) );
  oai222d1 U1360 ( .A1(n873), .A2(n1585), .B1(n872), .B2(n1586), .C1(n876), 
        .C2(n1587), .ZN(n1584) );
  inv0d0 U1361 ( .I(\gpio_configure[29][7] ), .ZN(n1587) );
  inv0d0 U1362 ( .I(\gpio_configure[28][7] ), .ZN(n1585) );
  oai222d1 U1363 ( .A1(n868), .A2(n1588), .B1(n863), .B2(n1589), .C1(n869), 
        .C2(n1590), .ZN(n1583) );
  inv0d0 U1364 ( .I(\gpio_configure[24][7] ), .ZN(n1589) );
  aor222d1 U1365 ( .A1(n1181), .A2(\gpio_configure[22][7] ), .B1(n900), .B2(
        \gpio_configure[21][7] ), .C1(n1185), .C2(\gpio_configure[23][7] ), 
        .Z(n1582) );
  inv0d0 U1366 ( .I(n859), .ZN(n1185) );
  inv0d0 U1367 ( .I(n1178), .ZN(n900) );
  inv0d0 U1368 ( .I(n895), .ZN(n1181) );
  oai222d1 U1369 ( .A1(n882), .A2(n1591), .B1(n880), .B2(n1592), .C1(n1063), 
        .C2(n1593), .ZN(n1581) );
  nr04d0 U1370 ( .A1(n1594), .A2(n1595), .A3(n1596), .A4(n1597), .ZN(n1549) );
  aor222d1 U1371 ( .A1(mgmt_gpio_in[23]), .A2(n840), .B1(mgmt_gpio_in[15]), 
        .B2(n826), .C1(mgmt_gpio_in[31]), .C2(n844), .Z(n1597) );
  oai222d1 U1372 ( .A1(n890), .A2(n1148), .B1(n889), .B2(n1149), .C1(n1433), 
        .C2(n1598), .ZN(n1596) );
  inv0d0 U1373 ( .I(mgmt_gpio_in[7]), .ZN(n1598) );
  aor222d1 U1374 ( .A1(n1142), .A2(\gpio_configure[34][7] ), .B1(n1489), .B2(
        \gpio_configure[33][7] ), .C1(n1599), .C2(n1491), .Z(n1595) );
  inv0d0 U1375 ( .I(n792), .ZN(n1491) );
  inv0d0 U1376 ( .I(n796), .ZN(n1489) );
  inv0d0 U1377 ( .I(n794), .ZN(n1142) );
  oai222d1 U1378 ( .A1(n1088), .A2(n1600), .B1(n1093), .B2(n1601), .C1(n894), 
        .C2(n1091), .ZN(n1594) );
  mx02d1 U1379 ( .I0(irq_2_inputsrc), .I1(n30), .S(n146), .Z(n3745) );
  an02d0 U1380 ( .A1(n1603), .A2(n964), .Z(n146) );
  aor22d1 U1381 ( .A1(n32), .A2(n1604), .B1(serial_xfer), .B2(n1605), .Z(n3744) );
  aoi21d1 U1382 ( .B1(n1548), .B2(n991), .A(n1606), .ZN(n1605) );
  inv0d0 U1383 ( .I(n1334), .ZN(n991) );
  mx02d1 U1384 ( .I0(N165), .I1(n29), .S(n1604), .Z(n3743) );
  mi02d0 U1385 ( .I0(n547), .I1(n11), .S(n1607), .ZN(n3742) );
  mi02d0 U1386 ( .I0(n550), .I1(n16), .S(n1607), .ZN(n3741) );
  mi02d0 U1387 ( .I0(n553), .I1(n1608), .S(n1607), .ZN(n3740) );
  mi02d0 U1388 ( .I0(n556), .I1(n1609), .S(n1607), .ZN(n3739) );
  mi02d0 U1389 ( .I0(n575), .I1(n11), .S(n1610), .ZN(n3738) );
  mi02d0 U1390 ( .I0(n577), .I1(n16), .S(n1610), .ZN(n3737) );
  mi02d0 U1391 ( .I0(n579), .I1(n1608), .S(n1610), .ZN(n3736) );
  mi02d0 U1392 ( .I0(n581), .I1(n1609), .S(n1610), .ZN(n3735) );
  mi02d0 U1393 ( .I0(n596), .I1(n11), .S(n1611), .ZN(n3734) );
  mi02d0 U1394 ( .I0(n598), .I1(n16), .S(n1611), .ZN(n3733) );
  mi02d0 U1395 ( .I0(n600), .I1(n1608), .S(n1611), .ZN(n3732) );
  mi02d0 U1396 ( .I0(n602), .I1(n1609), .S(n1611), .ZN(n3731) );
  mx02d1 U1397 ( .I0(serial_bb_load), .I1(n13), .S(n1604), .Z(n3730) );
  mx02d1 U1398 ( .I0(pwr_ctrl_out[3]), .I1(n12), .S(n1612), .Z(n3729) );
  inv0d0 U1399 ( .I(n503), .ZN(pwr_ctrl_out[3]) );
  mx02d1 U1400 ( .I0(pwr_ctrl_out[2]), .I1(n20), .S(n1612), .Z(n3728) );
  inv0d0 U1401 ( .I(n502), .ZN(pwr_ctrl_out[2]) );
  mx02d1 U1402 ( .I0(pwr_ctrl_out[1]), .I1(n28), .S(n1612), .Z(n3727) );
  inv0d0 U1403 ( .I(n501), .ZN(pwr_ctrl_out[1]) );
  mx02d1 U1404 ( .I0(pwr_ctrl_out[0]), .I1(n33), .S(n1612), .Z(n3726) );
  nr02d0 U1405 ( .A1(n24), .A2(n835), .ZN(n1612) );
  nd02d0 U1406 ( .A1(n1615), .A2(n1616), .ZN(n835) );
  inv0d0 U1407 ( .I(n500), .ZN(pwr_ctrl_out[0]) );
  mx02d1 U1408 ( .I0(serial_bb_resetn), .I1(n19), .S(n1604), .Z(n3725) );
  mx02d1 U1409 ( .I0(hkspi_disable), .I1(n32), .S(n1617), .Z(n3724) );
  nr03d0 U1410 ( .A1(n22), .A2(n833), .A3(n834), .ZN(n1617) );
  mi02d0 U1411 ( .I0(n764), .I1(n16), .S(n1618), .ZN(n3723) );
  mx02d1 U1412 ( .I0(n1110), .I1(n27), .S(n1618), .Z(n3722) );
  inv0d0 U1413 ( .I(n806), .ZN(n1110) );
  mx02d1 U1414 ( .I0(n843), .I1(n35), .S(n1618), .Z(n3721) );
  inv0d0 U1415 ( .I(n848), .ZN(n843) );
  mi02d0 U1416 ( .I0(n498), .I1(n16), .S(n1619), .ZN(n3720) );
  mx02d1 U1417 ( .I0(n2618), .I1(n30), .S(n1619), .Z(n3719) );
  mx02d1 U1418 ( .I0(n2624), .I1(n34), .S(n1619), .Z(n3718) );
  mi02d0 U1419 ( .I0(n763), .I1(n16), .S(n1620), .ZN(n3717) );
  mx02d1 U1420 ( .I0(n1116), .I1(n29), .S(n1620), .Z(n3716) );
  inv0d0 U1421 ( .I(n805), .ZN(n1116) );
  mx02d1 U1422 ( .I0(n846), .I1(n33), .S(n1620), .Z(n3715) );
  inv0d0 U1423 ( .I(n847), .ZN(n846) );
  mi02d0 U1424 ( .I0(n1080), .I1(n16), .S(n1621), .ZN(n3714) );
  mx02d1 U1425 ( .I0(n2617), .I1(n28), .S(n1621), .Z(n3713) );
  mx02d1 U1426 ( .I0(n2623), .I1(n32), .S(n1621), .Z(n3712) );
  mx02d1 U1427 ( .I0(n2612), .I1(n18), .S(n1622), .Z(n3711) );
  mx02d1 U1428 ( .I0(n1118), .I1(n27), .S(n1622), .Z(n3710) );
  inv0d0 U1429 ( .I(n807), .ZN(n1118) );
  mi02d0 U1430 ( .I0(n849), .I1(n1609), .S(n1622), .ZN(n3709) );
  mi02d0 U1431 ( .I0(n1082), .I1(n16), .S(n1623), .ZN(n3708) );
  mx02d1 U1432 ( .I0(n2616), .I1(n30), .S(n1623), .Z(n3707) );
  mx02d1 U1433 ( .I0(n2626), .I1(n35), .S(n1623), .Z(n3706) );
  mx02d1 U1434 ( .I0(n1624), .I1(n17), .S(n1625), .Z(n3705) );
  mx02d1 U1435 ( .I0(\gpio_configure[34][9] ), .I1(n29), .S(n1625), .Z(n3704)
         );
  mx02d1 U1436 ( .I0(\gpio_configure[34][8] ), .I1(n34), .S(n1625), .Z(n3703)
         );
  mx02d1 U1437 ( .I0(\gpio_configure[34][2] ), .I1(n20), .S(n1626), .Z(n3702)
         );
  mx02d1 U1438 ( .I0(n1627), .I1(n28), .S(n1626), .Z(n3701) );
  mx02d1 U1439 ( .I0(n1628), .I1(n33), .S(n1626), .Z(n3700) );
  mx02d1 U1440 ( .I0(n1629), .I1(n19), .S(n1630), .Z(n3699) );
  mx02d1 U1441 ( .I0(\gpio_configure[33][9] ), .I1(n27), .S(n1630), .Z(n3698)
         );
  mx02d1 U1442 ( .I0(\gpio_configure[33][8] ), .I1(n32), .S(n1630), .Z(n3697)
         );
  mx02d1 U1443 ( .I0(\gpio_configure[33][2] ), .I1(n18), .S(n1631), .Z(n3696)
         );
  mx02d1 U1444 ( .I0(n1632), .I1(n30), .S(n1631), .Z(n3695) );
  mx02d1 U1445 ( .I0(n1633), .I1(n35), .S(n1631), .Z(n3694) );
  mx02d1 U1446 ( .I0(n2611), .I1(n17), .S(n1634), .Z(n3693) );
  mi02d0 U1447 ( .I0(n810), .I1(n1608), .S(n1634), .ZN(n3692) );
  mi02d0 U1448 ( .I0(n852), .I1(n1609), .S(n1634), .ZN(n3691) );
  mi02d0 U1449 ( .I0(n1085), .I1(n16), .S(n1635), .ZN(n3690) );
  mx02d1 U1450 ( .I0(n2619), .I1(n29), .S(n1635), .Z(n3689) );
  mx02d1 U1451 ( .I0(n2625), .I1(n34), .S(n1635), .Z(n3688) );
  mx02d1 U1452 ( .I0(n1636), .I1(n20), .S(n1637), .Z(n3687) );
  mx02d1 U1453 ( .I0(\gpio_configure[31][9] ), .I1(n28), .S(n1637), .Z(n3686)
         );
  mx02d1 U1454 ( .I0(\gpio_configure[31][8] ), .I1(n33), .S(n1637), .Z(n3685)
         );
  mx02d1 U1455 ( .I0(\gpio_configure[31][2] ), .I1(n19), .S(n1638), .Z(n3684)
         );
  mx02d1 U1456 ( .I0(n1639), .I1(n27), .S(n1638), .Z(n3683) );
  mx02d1 U1457 ( .I0(n824), .I1(n32), .S(n1638), .Z(n3682) );
  mx02d1 U1458 ( .I0(n1640), .I1(n18), .S(n1641), .Z(n3681) );
  mx02d1 U1459 ( .I0(\gpio_configure[30][9] ), .I1(n30), .S(n1641), .Z(n3680)
         );
  mx02d1 U1460 ( .I0(\gpio_configure[30][8] ), .I1(n35), .S(n1641), .Z(n3679)
         );
  mx02d1 U1461 ( .I0(\gpio_configure[30][2] ), .I1(n17), .S(n1642), .Z(n3678)
         );
  mx02d1 U1462 ( .I0(n1643), .I1(n29), .S(n1642), .Z(n3677) );
  mx02d1 U1463 ( .I0(n809), .I1(n34), .S(n1642), .Z(n3676) );
  mx02d1 U1464 ( .I0(n1644), .I1(n20), .S(n1645), .Z(n3675) );
  mx02d1 U1465 ( .I0(\gpio_configure[29][9] ), .I1(n28), .S(n1645), .Z(n3674)
         );
  mx02d1 U1466 ( .I0(\gpio_configure[29][8] ), .I1(n33), .S(n1645), .Z(n3673)
         );
  mx02d1 U1467 ( .I0(\gpio_configure[29][2] ), .I1(n19), .S(n1646), .Z(n3672)
         );
  mx02d1 U1468 ( .I0(n1102), .I1(n27), .S(n1646), .Z(n3671) );
  mx02d1 U1469 ( .I0(n1647), .I1(n32), .S(n1646), .Z(n3670) );
  mx02d1 U1470 ( .I0(n1648), .I1(n18), .S(n1649), .Z(n3669) );
  mx02d1 U1471 ( .I0(\gpio_configure[28][9] ), .I1(n30), .S(n1649), .Z(n3668)
         );
  mx02d1 U1472 ( .I0(\gpio_configure[28][8] ), .I1(n35), .S(n1649), .Z(n3667)
         );
  mx02d1 U1473 ( .I0(\gpio_configure[28][2] ), .I1(n17), .S(n1650), .Z(n3666)
         );
  mx02d1 U1474 ( .I0(n1651), .I1(n29), .S(n1650), .Z(n3665) );
  mx02d1 U1475 ( .I0(n1652), .I1(n34), .S(n1650), .Z(n3664) );
  mx02d1 U1476 ( .I0(n1653), .I1(n20), .S(n1654), .Z(n3663) );
  mx02d1 U1477 ( .I0(\gpio_configure[27][9] ), .I1(n28), .S(n1654), .Z(n3662)
         );
  mx02d1 U1478 ( .I0(\gpio_configure[27][8] ), .I1(n33), .S(n1654), .Z(n3661)
         );
  mx02d1 U1479 ( .I0(\gpio_configure[27][2] ), .I1(n19), .S(n1655), .Z(n3660)
         );
  mx02d1 U1480 ( .I0(n1656), .I1(n27), .S(n1655), .Z(n3659) );
  mx02d1 U1481 ( .I0(n1657), .I1(n32), .S(n1655), .Z(n3658) );
  mx02d1 U1482 ( .I0(n1658), .I1(n18), .S(n1659), .Z(n3657) );
  mx02d1 U1483 ( .I0(\gpio_configure[26][9] ), .I1(n30), .S(n1659), .Z(n3656)
         );
  mx02d1 U1484 ( .I0(\gpio_configure[26][8] ), .I1(n35), .S(n1659), .Z(n3655)
         );
  mx02d1 U1485 ( .I0(\gpio_configure[26][2] ), .I1(n17), .S(n1660), .Z(n3654)
         );
  mx02d1 U1486 ( .I0(n1661), .I1(n29), .S(n1660), .Z(n3653) );
  mx02d1 U1487 ( .I0(n1662), .I1(n34), .S(n1660), .Z(n3652) );
  mx02d1 U1488 ( .I0(n1663), .I1(n20), .S(n1664), .Z(n3651) );
  mx02d1 U1489 ( .I0(\gpio_configure[25][9] ), .I1(n28), .S(n1664), .Z(n3650)
         );
  mx02d1 U1490 ( .I0(\gpio_configure[25][8] ), .I1(n33), .S(n1664), .Z(n3649)
         );
  mx02d1 U1491 ( .I0(\gpio_configure[25][2] ), .I1(n19), .S(n1665), .Z(n3648)
         );
  mx02d1 U1492 ( .I0(n1666), .I1(n27), .S(n1665), .Z(n3647) );
  mx02d1 U1493 ( .I0(n1667), .I1(n32), .S(n1665), .Z(n3646) );
  mx02d1 U1494 ( .I0(n1668), .I1(n18), .S(n1669), .Z(n3645) );
  mx02d1 U1495 ( .I0(\gpio_configure[24][9] ), .I1(n30), .S(n1669), .Z(n3644)
         );
  mx02d1 U1496 ( .I0(\gpio_configure[24][8] ), .I1(n35), .S(n1669), .Z(n3643)
         );
  mx02d1 U1497 ( .I0(\gpio_configure[24][2] ), .I1(n17), .S(n1670), .Z(n3642)
         );
  mx02d1 U1498 ( .I0(n1671), .I1(n29), .S(n1670), .Z(n3641) );
  mx02d1 U1499 ( .I0(n1673), .I1(n34), .S(n1670), .Z(n3640) );
  mx02d1 U1500 ( .I0(n1182), .I1(n20), .S(n1675), .Z(n3639) );
  mx02d1 U1501 ( .I0(\gpio_configure[23][9] ), .I1(n28), .S(n1675), .Z(n3638)
         );
  mx02d1 U1502 ( .I0(\gpio_configure[23][8] ), .I1(n33), .S(n1675), .Z(n3637)
         );
  mx02d1 U1503 ( .I0(\gpio_configure[23][2] ), .I1(n19), .S(n1676), .Z(n3636)
         );
  mx02d1 U1504 ( .I0(n1677), .I1(n27), .S(n1676), .Z(n3635) );
  mx02d1 U1505 ( .I0(n1678), .I1(n32), .S(n1676), .Z(n3634) );
  mx02d1 U1506 ( .I0(n1183), .I1(n18), .S(n1679), .Z(n3633) );
  mx02d1 U1507 ( .I0(\gpio_configure[22][9] ), .I1(n30), .S(n1679), .Z(n3632)
         );
  mx02d1 U1508 ( .I0(\gpio_configure[22][8] ), .I1(n35), .S(n1679), .Z(n3631)
         );
  mx02d1 U1509 ( .I0(\gpio_configure[22][2] ), .I1(n17), .S(n1680), .Z(n3630)
         );
  mx02d1 U1510 ( .I0(n1681), .I1(n29), .S(n1680), .Z(n3629) );
  mx02d1 U1511 ( .I0(n1682), .I1(n34), .S(n1680), .Z(n3628) );
  mx02d1 U1512 ( .I0(n1187), .I1(n20), .S(n1683), .Z(n3627) );
  mx02d1 U1513 ( .I0(\gpio_configure[21][9] ), .I1(n28), .S(n1683), .Z(n3626)
         );
  mx02d1 U1514 ( .I0(\gpio_configure[21][8] ), .I1(n33), .S(n1683), .Z(n3625)
         );
  mx02d1 U1515 ( .I0(\gpio_configure[21][2] ), .I1(n19), .S(n1684), .Z(n3624)
         );
  mx02d1 U1516 ( .I0(n1067), .I1(n27), .S(n1684), .Z(n3623) );
  mx02d1 U1517 ( .I0(n901), .I1(n32), .S(n1684), .Z(n3622) );
  mx02d1 U1518 ( .I0(n1685), .I1(n18), .S(n1686), .Z(n3621) );
  mx02d1 U1519 ( .I0(\gpio_configure[20][9] ), .I1(n30), .S(n1686), .Z(n3620)
         );
  mx02d1 U1520 ( .I0(\gpio_configure[20][8] ), .I1(n35), .S(n1686), .Z(n3619)
         );
  mx02d1 U1521 ( .I0(\gpio_configure[20][2] ), .I1(n17), .S(n1687), .Z(n3618)
         );
  mx02d1 U1522 ( .I0(n1688), .I1(n29), .S(n1687), .Z(n3617) );
  mx02d1 U1523 ( .I0(n899), .I1(n34), .S(n1687), .Z(n3616) );
  mx02d1 U1524 ( .I0(n1174), .I1(n20), .S(n1689), .Z(n3615) );
  mx02d1 U1525 ( .I0(\gpio_configure[19][9] ), .I1(n28), .S(n1689), .Z(n3614)
         );
  mx02d1 U1526 ( .I0(\gpio_configure[19][8] ), .I1(n33), .S(n1689), .Z(n3613)
         );
  mx02d1 U1527 ( .I0(\gpio_configure[19][2] ), .I1(n19), .S(n1690), .Z(n3612)
         );
  mx02d1 U1528 ( .I0(n1691), .I1(n27), .S(n1690), .Z(n3611) );
  mx02d1 U1529 ( .I0(n1692), .I1(n32), .S(n1690), .Z(n3610) );
  mx02d1 U1530 ( .I0(n1693), .I1(n18), .S(n1694), .Z(n3609) );
  mx02d1 U1531 ( .I0(\gpio_configure[18][9] ), .I1(n30), .S(n1694), .Z(n3608)
         );
  mx02d1 U1532 ( .I0(\gpio_configure[18][8] ), .I1(n35), .S(n1694), .Z(n3607)
         );
  mx02d1 U1533 ( .I0(\gpio_configure[18][2] ), .I1(n17), .S(n1695), .Z(n3606)
         );
  mx02d1 U1534 ( .I0(n1696), .I1(n29), .S(n1695), .Z(n3605) );
  mx02d1 U1535 ( .I0(n1697), .I1(n34), .S(n1695), .Z(n3604) );
  mx02d1 U1536 ( .I0(n1698), .I1(n20), .S(n1699), .Z(n3603) );
  mx02d1 U1537 ( .I0(\gpio_configure[17][9] ), .I1(n28), .S(n1699), .Z(n3602)
         );
  mx02d1 U1538 ( .I0(\gpio_configure[17][8] ), .I1(n33), .S(n1699), .Z(n3601)
         );
  mx02d1 U1539 ( .I0(\gpio_configure[17][2] ), .I1(n19), .S(n1700), .Z(n3600)
         );
  mx02d1 U1540 ( .I0(n1701), .I1(n27), .S(n1700), .Z(n3599) );
  mx02d1 U1541 ( .I0(n1702), .I1(n32), .S(n1700), .Z(n3598) );
  mx02d1 U1542 ( .I0(n1703), .I1(n18), .S(n1704), .Z(n3597) );
  mx02d1 U1543 ( .I0(\gpio_configure[16][9] ), .I1(n30), .S(n1704), .Z(n3596)
         );
  mx02d1 U1544 ( .I0(\gpio_configure[16][8] ), .I1(n35), .S(n1704), .Z(n3595)
         );
  mx02d1 U1545 ( .I0(\gpio_configure[16][2] ), .I1(n17), .S(n1705), .Z(n3594)
         );
  mx02d1 U1546 ( .I0(n1706), .I1(n29), .S(n1705), .Z(n3593) );
  mx02d1 U1547 ( .I0(n962), .I1(n34), .S(n1705), .Z(n3592) );
  mx02d1 U1548 ( .I0(n1707), .I1(n20), .S(n1708), .Z(n3591) );
  mx02d1 U1549 ( .I0(\gpio_configure[15][9] ), .I1(n28), .S(n1708), .Z(n3590)
         );
  mx02d1 U1550 ( .I0(\gpio_configure[15][8] ), .I1(n33), .S(n1708), .Z(n3589)
         );
  mx02d1 U1551 ( .I0(\gpio_configure[15][2] ), .I1(n19), .S(n1709), .Z(n3588)
         );
  mx02d1 U1552 ( .I0(n1710), .I1(n27), .S(n1709), .Z(n3587) );
  mx02d1 U1553 ( .I0(n1711), .I1(n32), .S(n1709), .Z(n3586) );
  mx02d1 U1554 ( .I0(n1712), .I1(n18), .S(n1713), .Z(n3585) );
  mx02d1 U1555 ( .I0(\gpio_configure[14][9] ), .I1(n30), .S(n1713), .Z(n3584)
         );
  mx02d1 U1556 ( .I0(\gpio_configure[14][8] ), .I1(n35), .S(n1713), .Z(n3583)
         );
  mx02d1 U1557 ( .I0(\gpio_configure[14][2] ), .I1(n17), .S(n1714), .Z(n3582)
         );
  mx02d1 U1558 ( .I0(n1715), .I1(n29), .S(n1714), .Z(n3581) );
  mx02d1 U1559 ( .I0(n1716), .I1(n34), .S(n1714), .Z(n3580) );
  mx02d1 U1560 ( .I0(n1717), .I1(n20), .S(n1718), .Z(n3579) );
  mx02d1 U1561 ( .I0(\gpio_configure[13][9] ), .I1(n28), .S(n1718), .Z(n3578)
         );
  mx02d1 U1562 ( .I0(\gpio_configure[13][8] ), .I1(n33), .S(n1718), .Z(n3577)
         );
  mx02d1 U1563 ( .I0(\gpio_configure[13][2] ), .I1(n19), .S(n1719), .Z(n3576)
         );
  mx02d1 U1564 ( .I0(n1720), .I1(n27), .S(n1719), .Z(n3575) );
  mx02d1 U1565 ( .I0(n1721), .I1(n32), .S(n1719), .Z(n3574) );
  mx02d1 U1566 ( .I0(n1722), .I1(n18), .S(n1723), .Z(n3573) );
  mx02d1 U1567 ( .I0(\gpio_configure[12][9] ), .I1(n30), .S(n1723), .Z(n3572)
         );
  mx02d1 U1568 ( .I0(\gpio_configure[12][8] ), .I1(n35), .S(n1723), .Z(n3571)
         );
  mx02d1 U1569 ( .I0(\gpio_configure[12][2] ), .I1(n17), .S(n1724), .Z(n3570)
         );
  mx02d1 U1570 ( .I0(n1725), .I1(n29), .S(n1724), .Z(n3569) );
  mx02d1 U1571 ( .I0(n1726), .I1(n34), .S(n1724), .Z(n3568) );
  mx02d1 U1572 ( .I0(n1727), .I1(n20), .S(n1728), .Z(n3567) );
  mx02d1 U1573 ( .I0(\gpio_configure[11][9] ), .I1(n28), .S(n1728), .Z(n3566)
         );
  mx02d1 U1574 ( .I0(\gpio_configure[11][8] ), .I1(n33), .S(n1728), .Z(n3565)
         );
  mx02d1 U1575 ( .I0(\gpio_configure[11][2] ), .I1(n19), .S(n1729), .Z(n3564)
         );
  mx02d1 U1576 ( .I0(n1730), .I1(n27), .S(n1729), .Z(n3563) );
  mx02d1 U1577 ( .I0(n1731), .I1(n32), .S(n1729), .Z(n3562) );
  mx02d1 U1578 ( .I0(n1732), .I1(n18), .S(n1733), .Z(n3561) );
  mx02d1 U1579 ( .I0(\gpio_configure[10][9] ), .I1(n30), .S(n1733), .Z(n3560)
         );
  mx02d1 U1580 ( .I0(\gpio_configure[10][8] ), .I1(n35), .S(n1733), .Z(n3559)
         );
  mx02d1 U1581 ( .I0(\gpio_configure[10][2] ), .I1(n17), .S(n1734), .Z(n3558)
         );
  mx02d1 U1582 ( .I0(n1735), .I1(n29), .S(n1734), .Z(n3557) );
  mx02d1 U1583 ( .I0(n1736), .I1(n34), .S(n1734), .Z(n3556) );
  mx02d1 U1584 ( .I0(n1737), .I1(n20), .S(n1738), .Z(n3555) );
  mx02d1 U1585 ( .I0(\gpio_configure[9][9] ), .I1(n28), .S(n1738), .Z(n3554)
         );
  mx02d1 U1586 ( .I0(\gpio_configure[9][8] ), .I1(n33), .S(n1738), .Z(n3553)
         );
  mx02d1 U1587 ( .I0(\gpio_configure[9][2] ), .I1(n19), .S(n1739), .Z(n3552)
         );
  mx02d1 U1588 ( .I0(n1740), .I1(n27), .S(n1739), .Z(n3551) );
  mx02d1 U1589 ( .I0(n1741), .I1(n32), .S(n1739), .Z(n3550) );
  mx02d1 U1590 ( .I0(n1742), .I1(n18), .S(n1743), .Z(n3549) );
  mx02d1 U1591 ( .I0(\gpio_configure[8][9] ), .I1(n30), .S(n1743), .Z(n3548)
         );
  mx02d1 U1592 ( .I0(\gpio_configure[8][8] ), .I1(n35), .S(n1743), .Z(n3547)
         );
  mx02d1 U1593 ( .I0(\gpio_configure[8][2] ), .I1(n17), .S(n1744), .Z(n3546)
         );
  mx02d1 U1594 ( .I0(n1745), .I1(n29), .S(n1744), .Z(n3545) );
  mx02d1 U1595 ( .I0(n1746), .I1(n34), .S(n1744), .Z(n3544) );
  mx02d1 U1596 ( .I0(n1747), .I1(n20), .S(n1748), .Z(n3543) );
  mx02d1 U1597 ( .I0(\gpio_configure[7][9] ), .I1(n28), .S(n1748), .Z(n3542)
         );
  mx02d1 U1598 ( .I0(\gpio_configure[7][8] ), .I1(n33), .S(n1748), .Z(n3541)
         );
  mx02d1 U1599 ( .I0(\gpio_configure[7][2] ), .I1(n19), .S(n1749), .Z(n3540)
         );
  mx02d1 U1600 ( .I0(n1750), .I1(n27), .S(n1749), .Z(n3539) );
  mx02d1 U1601 ( .I0(n1751), .I1(n32), .S(n1749), .Z(n3538) );
  mx02d1 U1602 ( .I0(n1752), .I1(n18), .S(n1753), .Z(n3537) );
  mx02d1 U1603 ( .I0(\gpio_configure[6][9] ), .I1(n30), .S(n1753), .Z(n3536)
         );
  mx02d1 U1604 ( .I0(\gpio_configure[6][8] ), .I1(n35), .S(n1753), .Z(n3535)
         );
  mx02d1 U1605 ( .I0(\gpio_configure[6][2] ), .I1(n17), .S(n1754), .Z(n3534)
         );
  mx02d1 U1606 ( .I0(n1755), .I1(n29), .S(n1754), .Z(n3533) );
  mx02d1 U1607 ( .I0(n1756), .I1(n34), .S(n1754), .Z(n3532) );
  mx02d1 U1608 ( .I0(n1213), .I1(n20), .S(n1757), .Z(n3531) );
  mx02d1 U1609 ( .I0(\gpio_configure[5][9] ), .I1(n28), .S(n1757), .Z(n3530)
         );
  mx02d1 U1610 ( .I0(\gpio_configure[5][8] ), .I1(n33), .S(n1757), .Z(n3529)
         );
  mx02d1 U1611 ( .I0(\gpio_configure[5][2] ), .I1(n19), .S(n1758), .Z(n3528)
         );
  mx02d1 U1612 ( .I0(n1759), .I1(n27), .S(n1758), .Z(n3527) );
  mx02d1 U1613 ( .I0(n1760), .I1(n32), .S(n1758), .Z(n3526) );
  mx02d1 U1614 ( .I0(n1211), .I1(n18), .S(n1761), .Z(n3525) );
  mx02d1 U1615 ( .I0(\gpio_configure[4][9] ), .I1(n30), .S(n1761), .Z(n3524)
         );
  mx02d1 U1616 ( .I0(\gpio_configure[4][8] ), .I1(n35), .S(n1761), .Z(n3523)
         );
  mx02d1 U1617 ( .I0(\gpio_configure[4][2] ), .I1(n17), .S(n1762), .Z(n3522)
         );
  mx02d1 U1618 ( .I0(n1763), .I1(n29), .S(n1762), .Z(n3521) );
  mx02d1 U1619 ( .I0(n1764), .I1(n34), .S(n1762), .Z(n3520) );
  mx02d1 U1620 ( .I0(n1765), .I1(n15), .S(n1766), .Z(n3519) );
  mx02d1 U1621 ( .I0(\gpio_configure[3][10] ), .I1(n20), .S(n1766), .Z(n3518)
         );
  mx02d1 U1622 ( .I0(\gpio_configure[3][9] ), .I1(n28), .S(n1766), .Z(n3517)
         );
  mx02d1 U1623 ( .I0(\gpio_configure[3][8] ), .I1(n33), .S(n1766), .Z(n3516)
         );
  mx02d1 U1624 ( .I0(\gpio_configure[3][2] ), .I1(n19), .S(n148), .Z(n3515) );
  mx02d1 U1625 ( .I0(\gpio_configure[3][1] ), .I1(n27), .S(n148), .Z(n3514) );
  mx02d1 U1626 ( .I0(n1767), .I1(n32), .S(n148), .Z(n3513) );
  mx02d1 U1627 ( .I0(\gpio_configure[2][11] ), .I1(n14), .S(n1768), .Z(n3512)
         );
  mx02d1 U1628 ( .I0(n1769), .I1(n18), .S(n1768), .Z(n3511) );
  mx02d1 U1629 ( .I0(\gpio_configure[2][9] ), .I1(n30), .S(n1768), .Z(n3510)
         );
  mx02d1 U1630 ( .I0(\gpio_configure[2][8] ), .I1(n35), .S(n1768), .Z(n3509)
         );
  mx02d1 U1631 ( .I0(\gpio_configure[2][3] ), .I1(n13), .S(n1770), .Z(n3508)
         );
  mx02d1 U1632 ( .I0(\gpio_configure[2][2] ), .I1(n17), .S(n1770), .Z(n3507)
         );
  mx02d1 U1633 ( .I0(n1042), .I1(n29), .S(n1770), .Z(n3506) );
  mx02d1 U1634 ( .I0(n1771), .I1(n34), .S(n1770), .Z(n3505) );
  mx02d1 U1635 ( .I0(n1772), .I1(n12), .S(n1773), .Z(n3504) );
  mx02d1 U1636 ( .I0(\gpio_configure[1][10] ), .I1(n20), .S(n1773), .Z(n3503)
         );
  mx02d1 U1637 ( .I0(\gpio_configure[1][9] ), .I1(n28), .S(n1773), .Z(n3502)
         );
  mx02d1 U1638 ( .I0(\gpio_configure[1][8] ), .I1(n33), .S(n1773), .Z(n3501)
         );
  mx02d1 U1639 ( .I0(\gpio_configure[1][3] ), .I1(n15), .S(n1774), .Z(n3500)
         );
  mx02d1 U1640 ( .I0(\gpio_configure[1][2] ), .I1(n19), .S(n1774), .Z(n3499)
         );
  mx02d1 U1641 ( .I0(n1044), .I1(n27), .S(n1774), .Z(n3498) );
  mx02d1 U1642 ( .I0(n1775), .I1(n32), .S(n1774), .Z(n3497) );
  mx02d1 U1643 ( .I0(n1776), .I1(n14), .S(n1777), .Z(n3496) );
  mx02d1 U1644 ( .I0(\gpio_configure[0][10] ), .I1(n18), .S(n1777), .Z(n3495)
         );
  mx02d1 U1645 ( .I0(\gpio_configure[0][9] ), .I1(n30), .S(n1777), .Z(n3494)
         );
  mx02d1 U1646 ( .I0(\gpio_configure[0][8] ), .I1(n35), .S(n1777), .Z(n3493)
         );
  mx02d1 U1647 ( .I0(\gpio_configure[0][3] ), .I1(n13), .S(n1778), .Z(n3492)
         );
  mx02d1 U1648 ( .I0(\gpio_configure[0][2] ), .I1(n17), .S(n1778), .Z(n3491)
         );
  mx02d1 U1649 ( .I0(n1048), .I1(n29), .S(n1778), .Z(n3490) );
  mx02d1 U1650 ( .I0(n1780), .I1(n34), .S(n1778), .Z(n3489) );
  mx02d1 U1651 ( .I0(pll_trim[25]), .I1(n28), .S(n1781), .Z(n3488) );
  mx02d1 U1652 ( .I0(pll_trim[24]), .I1(n33), .S(n1781), .Z(n3487) );
  an02d0 U1653 ( .A1(n1603), .A2(n965), .Z(n1781) );
  mx02d1 U1654 ( .I0(pll_trim[19]), .I1(n12), .S(n1782), .Z(n3486) );
  mx02d1 U1655 ( .I0(pll_trim[18]), .I1(n20), .S(n1782), .Z(n3485) );
  mx02d1 U1656 ( .I0(pll_trim[17]), .I1(n27), .S(n1782), .Z(n3484) );
  mx02d1 U1657 ( .I0(pll_trim[16]), .I1(n32), .S(n1782), .Z(n3483) );
  mx02d1 U1658 ( .I0(pll_trim[11]), .I1(n15), .S(n1785), .Z(n3482) );
  mx02d1 U1659 ( .I0(pll_trim[10]), .I1(n19), .S(n1785), .Z(n3481) );
  mx02d1 U1660 ( .I0(pll_trim[9]), .I1(n30), .S(n1785), .Z(n3480) );
  mx02d1 U1661 ( .I0(pll_trim[8]), .I1(n35), .S(n1785), .Z(n3479) );
  mx02d1 U1662 ( .I0(pll_trim[3]), .I1(n14), .S(n1786), .Z(n3478) );
  mx02d1 U1663 ( .I0(pll_trim[2]), .I1(n18), .S(n1786), .Z(n3477) );
  mx02d1 U1664 ( .I0(pll_trim[1]), .I1(n29), .S(n1786), .Z(n3476) );
  mx02d1 U1665 ( .I0(pll_trim[0]), .I1(n34), .S(n1786), .Z(n3475) );
  mx02d1 U1666 ( .I0(pll_sel[2]), .I1(n17), .S(n1787), .Z(n3474) );
  mx02d1 U1667 ( .I0(pll_sel[1]), .I1(n28), .S(n1787), .Z(n3473) );
  mx02d1 U1668 ( .I0(pll_sel[0]), .I1(n33), .S(n1787), .Z(n3472) );
  inv0d0 U1669 ( .I(n495), .ZN(pll_sel[0]) );
  mx02d1 U1670 ( .I0(pll90_sel[0]), .I1(n13), .S(n1787), .Z(n3471) );
  mx02d1 U1671 ( .I0(pll_div[3]), .I1(n12), .S(n1788), .Z(n3470) );
  mx02d1 U1672 ( .I0(pll_div[2]), .I1(n20), .S(n1788), .Z(n3469) );
  mx02d1 U1673 ( .I0(pll_div[1]), .I1(n27), .S(n1788), .Z(n3468) );
  inv0d0 U1674 ( .I(n494), .ZN(pll_div[1]) );
  mx02d1 U1675 ( .I0(pll_div[0]), .I1(n32), .S(n1788), .Z(n3467) );
  inv0d0 U1676 ( .I(n493), .ZN(pll_div[0]) );
  mx02d1 U1677 ( .I0(pll_dco_ena), .I1(n30), .S(n1789), .Z(n3466) );
  mx02d1 U1678 ( .I0(pll_ena), .I1(n35), .S(n1789), .Z(n3465) );
  an02d0 U1679 ( .A1(n1603), .A2(n966), .Z(n1789) );
  nr02d0 U1680 ( .A1(n23), .A2(n1034), .ZN(n1603) );
  mx02d1 U1681 ( .I0(pll_bypass), .I1(n34), .S(n1790), .Z(n3464) );
  nr02d0 U1682 ( .A1(n1791), .A2(n1792), .ZN(n1790) );
  mx02d1 U1683 ( .I0(n1793), .I1(irq[0]), .S(n1794), .Z(n3463) );
  aoi31d1 U1684 ( .B1(n838), .B2(n1548), .B3(n1795), .A(n1606), .ZN(n1794) );
  nr02d0 U1685 ( .A1(n1609), .A2(n1606), .ZN(n1793) );
  mx02d1 U1686 ( .I0(reset_reg), .I1(n33), .S(n1797), .Z(n3462) );
  nr02d0 U1687 ( .A1(n1798), .A2(n1792), .ZN(n1797) );
  nd02d0 U1688 ( .A1(n1799), .A2(n1151), .ZN(n1792) );
  mx02d1 U1689 ( .I0(clk1_output_dest), .I1(n19), .S(n1800), .Z(n3461) );
  mx02d1 U1690 ( .I0(clk2_output_dest), .I1(n29), .S(n1800), .Z(n3460) );
  mx02d1 U1691 ( .I0(trap_output_dest), .I1(n35), .S(n1800), .Z(n3459) );
  an02d0 U1692 ( .A1(n1799), .A2(n972), .Z(n1800) );
  an02d0 U1693 ( .A1(n1282), .A2(n1151), .Z(n972) );
  mx02d1 U1694 ( .I0(mgmt_gpio_out[24]), .I1(n34), .S(n1801), .Z(n3458) );
  mx02d1 U1695 ( .I0(mgmt_gpio_out[27]), .I1(n15), .S(n1801), .Z(n3457) );
  mx02d1 U1696 ( .I0(mgmt_gpio_out[26]), .I1(n18), .S(n1801), .Z(n3456) );
  mx02d1 U1697 ( .I0(mgmt_gpio_out[25]), .I1(n28), .S(n1801), .Z(n3455) );
  mx02d1 U1698 ( .I0(n1802), .I1(n33), .S(n1803), .Z(n3454) );
  mx02d1 U1699 ( .I0(n1805), .I1(n14), .S(n1803), .Z(n3453) );
  mx02d1 U1700 ( .I0(mgmt_gpio_out[34]), .I1(n17), .S(n1803), .Z(n3452) );
  mx02d1 U1701 ( .I0(n1806), .I1(n27), .S(n1803), .Z(n3451) );
  mx02d1 U1702 ( .I0(\gpio_configure[4][11] ), .I1(n13), .S(n1761), .Z(n3450)
         );
  mx02d1 U1703 ( .I0(\gpio_configure[4][3] ), .I1(n12), .S(n1762), .Z(n3449)
         );
  mx02d1 U1704 ( .I0(\gpio_configure[5][11] ), .I1(n15), .S(n1757), .Z(n3448)
         );
  mx02d1 U1705 ( .I0(\gpio_configure[5][3] ), .I1(n14), .S(n1758), .Z(n3447)
         );
  mx02d1 U1706 ( .I0(\gpio_configure[6][11] ), .I1(n13), .S(n1753), .Z(n3446)
         );
  mx02d1 U1707 ( .I0(\gpio_configure[6][3] ), .I1(n12), .S(n1754), .Z(n3445)
         );
  mx02d1 U1708 ( .I0(\gpio_configure[7][11] ), .I1(n15), .S(n1748), .Z(n3444)
         );
  mx02d1 U1709 ( .I0(\gpio_configure[7][3] ), .I1(n14), .S(n1749), .Z(n3443)
         );
  mx02d1 U1710 ( .I0(\gpio_configure[8][11] ), .I1(n13), .S(n1743), .Z(n3442)
         );
  mx02d1 U1711 ( .I0(\gpio_configure[8][3] ), .I1(n12), .S(n1744), .Z(n3441)
         );
  mx02d1 U1712 ( .I0(\gpio_configure[9][11] ), .I1(n15), .S(n1738), .Z(n3440)
         );
  mx02d1 U1713 ( .I0(\gpio_configure[9][3] ), .I1(n14), .S(n1739), .Z(n3439)
         );
  mx02d1 U1714 ( .I0(\gpio_configure[10][11] ), .I1(n13), .S(n1733), .Z(n3438)
         );
  mx02d1 U1715 ( .I0(\gpio_configure[10][3] ), .I1(n12), .S(n1734), .Z(n3437)
         );
  mx02d1 U1716 ( .I0(\gpio_configure[11][11] ), .I1(n15), .S(n1728), .Z(n3436)
         );
  mx02d1 U1717 ( .I0(\gpio_configure[11][3] ), .I1(n14), .S(n1729), .Z(n3435)
         );
  mx02d1 U1718 ( .I0(\gpio_configure[12][11] ), .I1(n13), .S(n1723), .Z(n3434)
         );
  mx02d1 U1719 ( .I0(\gpio_configure[12][3] ), .I1(n12), .S(n1724), .Z(n3433)
         );
  mx02d1 U1720 ( .I0(\gpio_configure[13][11] ), .I1(n15), .S(n1718), .Z(n3432)
         );
  mx02d1 U1721 ( .I0(\gpio_configure[13][3] ), .I1(n14), .S(n1719), .Z(n3431)
         );
  mx02d1 U1722 ( .I0(\gpio_configure[14][11] ), .I1(n13), .S(n1713), .Z(n3430)
         );
  mx02d1 U1723 ( .I0(\gpio_configure[14][3] ), .I1(n12), .S(n1714), .Z(n3429)
         );
  mx02d1 U1724 ( .I0(\gpio_configure[15][11] ), .I1(n15), .S(n1708), .Z(n3428)
         );
  mx02d1 U1725 ( .I0(\gpio_configure[15][3] ), .I1(n14), .S(n1709), .Z(n3427)
         );
  mx02d1 U1726 ( .I0(\gpio_configure[16][11] ), .I1(n13), .S(n1704), .Z(n3426)
         );
  mx02d1 U1727 ( .I0(\gpio_configure[16][3] ), .I1(n12), .S(n1705), .Z(n3425)
         );
  mx02d1 U1728 ( .I0(\gpio_configure[17][11] ), .I1(n15), .S(n1699), .Z(n3424)
         );
  mx02d1 U1729 ( .I0(\gpio_configure[17][3] ), .I1(n14), .S(n1700), .Z(n3423)
         );
  mx02d1 U1730 ( .I0(\gpio_configure[18][11] ), .I1(n13), .S(n1694), .Z(n3422)
         );
  mx02d1 U1731 ( .I0(\gpio_configure[18][3] ), .I1(n12), .S(n1695), .Z(n3421)
         );
  mx02d1 U1732 ( .I0(\gpio_configure[19][11] ), .I1(n15), .S(n1689), .Z(n3420)
         );
  mx02d1 U1733 ( .I0(\gpio_configure[19][3] ), .I1(n14), .S(n1690), .Z(n3419)
         );
  mx02d1 U1734 ( .I0(\gpio_configure[20][11] ), .I1(n13), .S(n1686), .Z(n3418)
         );
  mx02d1 U1735 ( .I0(\gpio_configure[20][3] ), .I1(n12), .S(n1687), .Z(n3417)
         );
  mx02d1 U1736 ( .I0(\gpio_configure[21][11] ), .I1(n15), .S(n1683), .Z(n3416)
         );
  mx02d1 U1737 ( .I0(\gpio_configure[21][3] ), .I1(n14), .S(n1684), .Z(n3415)
         );
  mx02d1 U1738 ( .I0(\gpio_configure[22][11] ), .I1(n13), .S(n1679), .Z(n3414)
         );
  mx02d1 U1739 ( .I0(\gpio_configure[22][3] ), .I1(n12), .S(n1680), .Z(n3413)
         );
  mx02d1 U1740 ( .I0(\gpio_configure[23][11] ), .I1(n15), .S(n1675), .Z(n3412)
         );
  mx02d1 U1741 ( .I0(\gpio_configure[23][3] ), .I1(n14), .S(n1676), .Z(n3411)
         );
  mx02d1 U1742 ( .I0(\gpio_configure[24][11] ), .I1(n13), .S(n1669), .Z(n3410)
         );
  mx02d1 U1743 ( .I0(\gpio_configure[24][3] ), .I1(n12), .S(n1670), .Z(n3409)
         );
  mx02d1 U1744 ( .I0(\gpio_configure[25][11] ), .I1(n15), .S(n1664), .Z(n3408)
         );
  mx02d1 U1745 ( .I0(\gpio_configure[25][3] ), .I1(n14), .S(n1665), .Z(n3407)
         );
  mx02d1 U1746 ( .I0(\gpio_configure[26][11] ), .I1(n13), .S(n1659), .Z(n3406)
         );
  mx02d1 U1747 ( .I0(\gpio_configure[26][3] ), .I1(n12), .S(n1660), .Z(n3405)
         );
  mx02d1 U1748 ( .I0(\gpio_configure[27][11] ), .I1(n15), .S(n1654), .Z(n3404)
         );
  mx02d1 U1749 ( .I0(\gpio_configure[27][3] ), .I1(n14), .S(n1655), .Z(n3403)
         );
  mx02d1 U1750 ( .I0(\gpio_configure[28][11] ), .I1(n13), .S(n1649), .Z(n3402)
         );
  mx02d1 U1751 ( .I0(\gpio_configure[28][3] ), .I1(n12), .S(n1650), .Z(n3401)
         );
  mx02d1 U1752 ( .I0(\gpio_configure[29][11] ), .I1(n15), .S(n1645), .Z(n3400)
         );
  mx02d1 U1753 ( .I0(\gpio_configure[29][3] ), .I1(n14), .S(n1646), .Z(n3399)
         );
  mx02d1 U1754 ( .I0(\gpio_configure[30][11] ), .I1(n13), .S(n1641), .Z(n3398)
         );
  mx02d1 U1755 ( .I0(\gpio_configure[30][3] ), .I1(n12), .S(n1642), .Z(n3397)
         );
  mx02d1 U1756 ( .I0(\gpio_configure[31][11] ), .I1(n15), .S(n1637), .Z(n3396)
         );
  mx02d1 U1757 ( .I0(\gpio_configure[31][3] ), .I1(n14), .S(n1638), .Z(n3395)
         );
  mi02d0 U1758 ( .I0(n726), .I1(n11), .S(n1634), .ZN(n3394) );
  mi02d0 U1759 ( .I0(mgmt_gpio_oeb[32]), .I1(n11), .S(n1635), .ZN(n3393) );
  mx02d1 U1760 ( .I0(\gpio_configure[33][11] ), .I1(n13), .S(n1630), .Z(n3392)
         );
  mx02d1 U1761 ( .I0(\gpio_configure[33][3] ), .I1(n12), .S(n1631), .Z(n3391)
         );
  mx02d1 U1762 ( .I0(\gpio_configure[34][11] ), .I1(n15), .S(n1625), .Z(n3390)
         );
  mx02d1 U1763 ( .I0(\gpio_configure[34][3] ), .I1(n14), .S(n1626), .Z(n3389)
         );
  mi02d0 U1764 ( .I0(n723), .I1(n11), .S(n1622), .ZN(n3388) );
  mi02d0 U1765 ( .I0(n496), .I1(n11), .S(n1623), .ZN(n3387) );
  mx02d1 U1766 ( .I0(n2609), .I1(n13), .S(n1620), .Z(n3386) );
  mi02d0 U1767 ( .I0(n497), .I1(n11), .S(n1621), .ZN(n3385) );
  mx02d1 U1768 ( .I0(n2610), .I1(n12), .S(n1618), .Z(n3384) );
  mi02d0 U1769 ( .I0(n499), .I1(n11), .S(n1619), .ZN(n3383) );
  mx02d1 U1770 ( .I0(pll_trim[4]), .I1(n8), .S(n1786), .Z(n3382) );
  mx02d1 U1771 ( .I0(pll_trim[12]), .I1(n7), .S(n1785), .Z(n3381) );
  mx02d1 U1772 ( .I0(pll_trim[20]), .I1(n10), .S(n1782), .Z(n3380) );
  mx02d1 U1773 ( .I0(pll90_sel[1]), .I1(n9), .S(n1787), .Z(n3379) );
  mx02d1 U1774 ( .I0(pll_div[4]), .I1(n8), .S(n1788), .Z(n3378) );
  nr02d0 U1775 ( .A1(n22), .A2(n1283), .ZN(n1788) );
  nd02d0 U1776 ( .A1(n1808), .A2(n838), .ZN(n1283) );
  inv0d0 U1777 ( .I(n485), .ZN(pll_div[4]) );
  mx02d1 U1778 ( .I0(n1809), .I1(n7), .S(n1604), .Z(n3377) );
  oai321d1 U1779 ( .C1(n1810), .C2(n1811), .C3(n1812), .B1(n1813), .B2(n1814), 
        .A(n1815), .ZN(n3376) );
  mx02d1 U1780 ( .I0(xfer_state[0]), .I1(n1816), .S(n1814), .Z(n3375) );
  nd03d0 U1781 ( .A1(n1817), .A2(n1815), .A3(n1818), .ZN(n1814) );
  aoi22d1 U1782 ( .A1(n1819), .A2(n1820), .B1(n1821), .B2(serial_xfer), .ZN(
        n1818) );
  inv0d0 U1783 ( .I(n1822), .ZN(n1819) );
  nd02d0 U1784 ( .A1(n1812), .A2(n1823), .ZN(n1816) );
  aor221d1 U1785 ( .B1(n1824), .B2(pad_count_2[1]), .C1(N2653), .C2(
        \U3/U32/Z_0 ), .A(n1821), .Z(n3374) );
  aor221d1 U1786 ( .B1(pad_count_2[0]), .B2(n1824), .C1(N2652), .C2(
        \U3/U32/Z_0 ), .A(n1821), .Z(n3373) );
  oaim22d1 U1787 ( .A1(n1825), .A2(n1826), .B1(N2654), .B2(\U3/U32/Z_0 ), .ZN(
        n3372) );
  oaim22d1 U1788 ( .A1(n1826), .A2(n1827), .B1(N2655), .B2(\U3/U32/Z_0 ), .ZN(
        n3371) );
  aor221d1 U1789 ( .B1(pad_count_2[4]), .B2(n1824), .C1(N2656), .C2(
        \U3/U32/Z_0 ), .A(n1821), .Z(n3370) );
  oaim22d1 U1790 ( .A1(n1810), .A2(n1826), .B1(N2657), .B2(\U3/U32/Z_0 ), .ZN(
        n3369) );
  inv0d0 U1791 ( .I(pad_count_2[5]), .ZN(n1810) );
  oai22d1 U1792 ( .A1(n1796), .A2(n1828), .B1(n1829), .B2(n1830), .ZN(n3368)
         );
  oai22d1 U1793 ( .A1(n1804), .A2(n1828), .B1(n1829), .B2(n1831), .ZN(n3367)
         );
  oai22d1 U1794 ( .A1(n486), .A2(n1828), .B1(n1829), .B2(n1832), .ZN(n3366) );
  oai22d1 U1795 ( .A1(n487), .A2(n1828), .B1(n1829), .B2(n1833), .ZN(n3365) );
  oai21d1 U1796 ( .B1(n1834), .B2(n1835), .A(n1828), .ZN(n1829) );
  nd03d0 U1797 ( .A1(n1815), .A2(n1822), .A3(n1839), .ZN(n1828) );
  oai21d1 U1798 ( .B1(n1840), .B2(n1841), .A(n1822), .ZN(n3364) );
  nd02d0 U1799 ( .A1(n1842), .A2(n141), .ZN(n1822) );
  inv0d0 U1800 ( .I(serial_clock_pre), .ZN(n1841) );
  mx02d1 U1801 ( .I0(serial_load_pre), .I1(n1843), .S(n1840), .Z(n3363) );
  nd03d0 U1802 ( .A1(n1817), .A2(n1812), .A3(n1844), .ZN(n1840) );
  aoi31d1 U1803 ( .B1(n487), .B2(n486), .B3(n1804), .A(n1826), .ZN(n1844) );
  nr02d0 U1804 ( .A1(n1796), .A2(n1839), .ZN(n1843) );
  mx02d1 U1805 ( .I0(n1845), .I1(serial_xfer), .S(n1821), .Z(n3362) );
  an02d0 U1806 ( .A1(n1817), .A2(serial_busy), .Z(n1845) );
  nd04d0 U1807 ( .A1(n487), .A2(n486), .A3(n1846), .A4(n1796), .ZN(n1817) );
  nr02d0 U1808 ( .A1(n1804), .A2(n1839), .ZN(n1846) );
  oai22d1 U1809 ( .A1(n1815), .A2(n1830), .B1(n1826), .B2(n1847), .ZN(n3361)
         );
  inv0d0 U1810 ( .I(N2789), .ZN(n1830) );
  oai221d1 U1811 ( .B1(n1826), .B2(n1848), .C1(n1815), .C2(n1831), .A(n1823), 
        .ZN(n3360) );
  inv0d0 U1812 ( .I(N2790), .ZN(n1831) );
  oai22d1 U1813 ( .A1(n1815), .A2(n1832), .B1(n1826), .B2(n1849), .ZN(n3359)
         );
  inv0d0 U1814 ( .I(N2791), .ZN(n1832) );
  oai22d1 U1815 ( .A1(n1815), .A2(n1833), .B1(n1826), .B2(n1850), .ZN(n3358)
         );
  inv0d0 U1816 ( .I(N2792), .ZN(n1833) );
  aor221d1 U1817 ( .B1(pad_count_1[4]), .B2(n1824), .C1(N2651), .C2(
        \U3/U32/Z_0 ), .A(n1821), .Z(n3357) );
  inv0d0 U1818 ( .I(n1823), .ZN(n1821) );
  inv0d0 U1819 ( .I(n1826), .ZN(n1824) );
  nd02d0 U1820 ( .A1(n1815), .A2(n1823), .ZN(n1826) );
  nd02d0 U1821 ( .A1(n1813), .A2(n1851), .ZN(n1823) );
  mx02d1 U1822 ( .I0(n1852), .I1(n10), .S(n1803), .Z(n3356) );
  mx02d1 U1823 ( .I0(mgmt_gpio_out[28]), .I1(n9), .S(n1801), .Z(n3355) );
  mi02d0 U1824 ( .I0(n544), .I1(n6), .S(n1607), .ZN(n3354) );
  mi02d0 U1825 ( .I0(n573), .I1(n6), .S(n1610), .ZN(n3353) );
  mi02d0 U1826 ( .I0(n594), .I1(n6), .S(n1611), .ZN(n3352) );
  mx02d1 U1827 ( .I0(n1853), .I1(n8), .S(n1777), .Z(n3351) );
  nr02d0 U1828 ( .A1(n25), .A2(n1037), .ZN(n1777) );
  nd02d0 U1829 ( .A1(n964), .A2(n1151), .ZN(n1037) );
  mx02d1 U1830 ( .I0(\gpio_configure[0][4] ), .I1(n7), .S(n1778), .Z(n3350) );
  mx02d1 U1831 ( .I0(n1343), .I1(n10), .S(n1773), .Z(n3349) );
  nr02d0 U1832 ( .A1(n24), .A2(n1204), .ZN(n1773) );
  nd02d0 U1833 ( .A1(n1854), .A2(n1151), .ZN(n1204) );
  mx02d1 U1834 ( .I0(\gpio_configure[1][4] ), .I1(n9), .S(n1774), .Z(n3348) );
  mx02d1 U1835 ( .I0(\gpio_configure[2][12] ), .I1(n8), .S(n1768), .Z(n3347)
         );
  nr02d0 U1836 ( .A1(n23), .A2(n1209), .ZN(n1768) );
  nd02d0 U1837 ( .A1(n1855), .A2(n1150), .ZN(n1209) );
  mx02d1 U1838 ( .I0(\gpio_configure[2][4] ), .I1(n7), .S(n1770), .Z(n3346) );
  mx02d1 U1839 ( .I0(\gpio_configure[3][12] ), .I1(n10), .S(n1766), .Z(n3345)
         );
  nr02d0 U1840 ( .A1(n22), .A2(n1254), .ZN(n1766) );
  nd02d0 U1841 ( .A1(n1855), .A2(n1856), .ZN(n1254) );
  mx02d1 U1842 ( .I0(\gpio_configure[3][4] ), .I1(n9), .S(n148), .Z(n3344) );
  mx02d1 U1843 ( .I0(\gpio_configure[4][12] ), .I1(n8), .S(n1761), .Z(n3343)
         );
  nr02d0 U1844 ( .A1(n25), .A2(n1252), .ZN(n1761) );
  nd02d0 U1845 ( .A1(n1855), .A2(n1563), .ZN(n1252) );
  mx02d1 U1846 ( .I0(\gpio_configure[4][4] ), .I1(n7), .S(n1762), .Z(n3342) );
  mx02d1 U1847 ( .I0(\gpio_configure[5][12] ), .I1(n10), .S(n1757), .Z(n3341)
         );
  nr02d0 U1848 ( .A1(n24), .A2(n1018), .ZN(n1757) );
  nd02d0 U1849 ( .A1(n1855), .A2(n1564), .ZN(n1018) );
  mx02d1 U1850 ( .I0(\gpio_configure[5][4] ), .I1(n9), .S(n1758), .Z(n3340) );
  mx02d1 U1851 ( .I0(\gpio_configure[6][12] ), .I1(n8), .S(n1753), .Z(n3339)
         );
  nr02d0 U1852 ( .A1(n23), .A2(n929), .ZN(n1753) );
  nd02d0 U1853 ( .A1(n1855), .A2(n966), .ZN(n929) );
  mx02d1 U1854 ( .I0(\gpio_configure[6][4] ), .I1(n7), .S(n1754), .Z(n3338) );
  mx02d1 U1855 ( .I0(\gpio_configure[7][12] ), .I1(n10), .S(n1748), .Z(n3337)
         );
  nr02d0 U1856 ( .A1(n22), .A2(n931), .ZN(n1748) );
  nd02d0 U1857 ( .A1(n1855), .A2(n1795), .ZN(n931) );
  mx02d1 U1858 ( .I0(\gpio_configure[7][4] ), .I1(n9), .S(n1749), .Z(n3336) );
  mx02d1 U1859 ( .I0(\gpio_configure[8][12] ), .I1(n8), .S(n1743), .Z(n3335)
         );
  nr02d0 U1860 ( .A1(n25), .A2(n925), .ZN(n1743) );
  nd02d0 U1861 ( .A1(n1855), .A2(n837), .ZN(n925) );
  mx02d1 U1862 ( .I0(\gpio_configure[8][4] ), .I1(n7), .S(n1744), .Z(n3334) );
  mx02d1 U1863 ( .I0(\gpio_configure[9][12] ), .I1(n10), .S(n1738), .Z(n3333)
         );
  nr02d0 U1864 ( .A1(n24), .A2(n923), .ZN(n1738) );
  nd02d0 U1865 ( .A1(n1855), .A2(n1616), .ZN(n923) );
  mx02d1 U1866 ( .I0(\gpio_configure[9][4] ), .I1(n9), .S(n1739), .Z(n3332) );
  mx02d1 U1867 ( .I0(\gpio_configure[10][12] ), .I1(n8), .S(n1733), .Z(n3331)
         );
  nr02d0 U1868 ( .A1(n23), .A2(n927), .ZN(n1733) );
  nd02d0 U1869 ( .A1(n1855), .A2(n965), .ZN(n927) );
  mx02d1 U1870 ( .I0(\gpio_configure[10][4] ), .I1(n7), .S(n1734), .Z(n3330)
         );
  mx02d1 U1871 ( .I0(\gpio_configure[11][12] ), .I1(n10), .S(n1728), .Z(n3329)
         );
  nr02d0 U1872 ( .A1(n22), .A2(n919), .ZN(n1728) );
  nd02d0 U1873 ( .A1(n1855), .A2(n1808), .ZN(n919) );
  mx02d1 U1874 ( .I0(\gpio_configure[11][4] ), .I1(n9), .S(n1729), .Z(n3328)
         );
  mx02d1 U1875 ( .I0(\gpio_configure[12][12] ), .I1(n8), .S(n1723), .Z(n3327)
         );
  nr02d0 U1876 ( .A1(n25), .A2(n917), .ZN(n1723) );
  nd02d0 U1877 ( .A1(n1855), .A2(n1857), .ZN(n917) );
  mx02d1 U1878 ( .I0(\gpio_configure[12][4] ), .I1(n7), .S(n1724), .Z(n3326)
         );
  mx02d1 U1879 ( .I0(\gpio_configure[13][12] ), .I1(n10), .S(n1718), .Z(n3325)
         );
  nr02d0 U1880 ( .A1(n24), .A2(n921), .ZN(n1718) );
  nd02d0 U1881 ( .A1(n1855), .A2(n1858), .ZN(n921) );
  mx02d1 U1882 ( .I0(\gpio_configure[13][4] ), .I1(n9), .S(n1719), .Z(n3324)
         );
  mx02d1 U1883 ( .I0(\gpio_configure[14][12] ), .I1(n8), .S(n1713), .Z(n3323)
         );
  nr02d0 U1884 ( .A1(n23), .A2(n913), .ZN(n1713) );
  nd02d0 U1885 ( .A1(n1855), .A2(n1859), .ZN(n913) );
  mx02d1 U1886 ( .I0(\gpio_configure[14][4] ), .I1(n7), .S(n1714), .Z(n3322)
         );
  mx02d1 U1887 ( .I0(\gpio_configure[15][12] ), .I1(n10), .S(n1708), .Z(n3321)
         );
  nr02d0 U1888 ( .A1(n22), .A2(n911), .ZN(n1708) );
  nd02d0 U1889 ( .A1(n1855), .A2(n1282), .ZN(n911) );
  mx02d1 U1890 ( .I0(\gpio_configure[15][4] ), .I1(n9), .S(n1709), .Z(n3320)
         );
  mx02d1 U1891 ( .I0(\gpio_configure[16][12] ), .I1(n8), .S(n1704), .Z(n3319)
         );
  nr02d0 U1892 ( .A1(n25), .A2(n915), .ZN(n1704) );
  nd02d0 U1893 ( .A1(n1855), .A2(n964), .ZN(n915) );
  mx02d1 U1894 ( .I0(\gpio_configure[16][4] ), .I1(n7), .S(n1705), .Z(n3318)
         );
  mx02d1 U1895 ( .I0(\gpio_configure[17][12] ), .I1(n10), .S(n1699), .Z(n3317)
         );
  nr02d0 U1896 ( .A1(n24), .A2(n953), .ZN(n1699) );
  nd02d0 U1897 ( .A1(n1855), .A2(n1854), .ZN(n953) );
  mx02d1 U1898 ( .I0(\gpio_configure[17][4] ), .I1(n9), .S(n1700), .Z(n3316)
         );
  mx02d1 U1899 ( .I0(\gpio_configure[18][12] ), .I1(n8), .S(n1694), .Z(n3315)
         );
  nr02d0 U1900 ( .A1(n23), .A2(n885), .ZN(n1694) );
  nd02d0 U1901 ( .A1(n1862), .A2(n1150), .ZN(n885) );
  mx02d1 U1902 ( .I0(\gpio_configure[18][4] ), .I1(n7), .S(n1695), .Z(n3314)
         );
  mx02d1 U1903 ( .I0(\gpio_configure[19][12] ), .I1(n10), .S(n1689), .Z(n3313)
         );
  nr02d0 U1904 ( .A1(n22), .A2(n1061), .ZN(n1689) );
  nd02d0 U1905 ( .A1(n1862), .A2(n1856), .ZN(n1061) );
  mx02d1 U1906 ( .I0(\gpio_configure[19][4] ), .I1(n9), .S(n1690), .Z(n3312)
         );
  mx02d1 U1907 ( .I0(\gpio_configure[20][12] ), .I1(n8), .S(n1686), .Z(n3311)
         );
  nr02d0 U1908 ( .A1(n25), .A2(n883), .ZN(n1686) );
  nd02d0 U1909 ( .A1(n1862), .A2(n1563), .ZN(n883) );
  mx02d1 U1910 ( .I0(\gpio_configure[20][4] ), .I1(n7), .S(n1687), .Z(n3310)
         );
  mx02d1 U1911 ( .I0(\gpio_configure[21][12] ), .I1(n10), .S(n1683), .Z(n3309)
         );
  nr02d0 U1912 ( .A1(n24), .A2(n1065), .ZN(n1683) );
  nd02d0 U1913 ( .A1(n1862), .A2(n1564), .ZN(n1065) );
  mx02d1 U1914 ( .I0(\gpio_configure[21][4] ), .I1(n9), .S(n1684), .Z(n3308)
         );
  mx02d1 U1915 ( .I0(\gpio_configure[22][12] ), .I1(n8), .S(n1679), .Z(n3307)
         );
  nr02d0 U1916 ( .A1(n23), .A2(n1188), .ZN(n1679) );
  nd02d0 U1917 ( .A1(n1862), .A2(n966), .ZN(n1188) );
  mx02d1 U1918 ( .I0(\gpio_configure[22][4] ), .I1(n7), .S(n1680), .Z(n3306)
         );
  mx02d1 U1919 ( .I0(\gpio_configure[23][12] ), .I1(n10), .S(n1675), .Z(n3305)
         );
  nr02d0 U1920 ( .A1(n22), .A2(n1073), .ZN(n1675) );
  nd02d0 U1921 ( .A1(n1862), .A2(n1795), .ZN(n1073) );
  mx02d1 U1922 ( .I0(\gpio_configure[23][4] ), .I1(n9), .S(n1676), .Z(n3304)
         );
  mx02d1 U1923 ( .I0(\gpio_configure[24][12] ), .I1(n8), .S(n1669), .Z(n3303)
         );
  nr02d0 U1924 ( .A1(n25), .A2(n860), .ZN(n1669) );
  nd02d0 U1925 ( .A1(n1862), .A2(n837), .ZN(n860) );
  mx02d1 U1926 ( .I0(\gpio_configure[24][4] ), .I1(n7), .S(n1670), .Z(n3302)
         );
  mx02d1 U1927 ( .I0(\gpio_configure[25][12] ), .I1(n10), .S(n1664), .Z(n3301)
         );
  nr02d0 U1928 ( .A1(n24), .A2(n866), .ZN(n1664) );
  nd02d0 U1929 ( .A1(n1862), .A2(n1616), .ZN(n866) );
  mx02d1 U1930 ( .I0(\gpio_configure[25][4] ), .I1(n9), .S(n1665), .Z(n3300)
         );
  mx02d1 U1931 ( .I0(\gpio_configure[26][12] ), .I1(n8), .S(n1659), .Z(n3299)
         );
  nr02d0 U1932 ( .A1(n23), .A2(n864), .ZN(n1659) );
  nd02d0 U1933 ( .A1(n1862), .A2(n965), .ZN(n864) );
  mx02d1 U1934 ( .I0(\gpio_configure[26][4] ), .I1(n7), .S(n1660), .Z(n3298)
         );
  mx02d1 U1935 ( .I0(\gpio_configure[27][12] ), .I1(n10), .S(n1654), .Z(n3297)
         );
  nr02d0 U1936 ( .A1(n22), .A2(n870), .ZN(n1654) );
  nd02d0 U1937 ( .A1(n1862), .A2(n1808), .ZN(n870) );
  mx02d1 U1938 ( .I0(\gpio_configure[27][4] ), .I1(n9), .S(n1655), .Z(n3296)
         );
  mx02d1 U1939 ( .I0(\gpio_configure[28][12] ), .I1(n8), .S(n1649), .Z(n3295)
         );
  nr02d0 U1940 ( .A1(n25), .A2(n887), .ZN(n1649) );
  nd02d0 U1941 ( .A1(n1862), .A2(n1857), .ZN(n887) );
  mx02d1 U1942 ( .I0(\gpio_configure[28][4] ), .I1(n7), .S(n1650), .Z(n3294)
         );
  mx02d1 U1943 ( .I0(\gpio_configure[29][12] ), .I1(n10), .S(n1645), .Z(n3293)
         );
  nr02d0 U1944 ( .A1(n24), .A2(n874), .ZN(n1645) );
  nd02d0 U1945 ( .A1(n1862), .A2(n1858), .ZN(n874) );
  mx02d1 U1946 ( .I0(\gpio_configure[29][4] ), .I1(n9), .S(n1646), .Z(n3292)
         );
  mx02d1 U1947 ( .I0(\gpio_configure[30][12] ), .I1(n8), .S(n1641), .Z(n3291)
         );
  nr02d0 U1948 ( .A1(n23), .A2(n800), .ZN(n1641) );
  nd02d0 U1949 ( .A1(n1862), .A2(n1859), .ZN(n800) );
  mx02d1 U1950 ( .I0(\gpio_configure[30][4] ), .I1(n7), .S(n1642), .Z(n3290)
         );
  mx02d1 U1951 ( .I0(\gpio_configure[31][12] ), .I1(n10), .S(n1637), .Z(n3289)
         );
  nr02d0 U1952 ( .A1(n22), .A2(n822), .ZN(n1637) );
  nd02d0 U1953 ( .A1(n1862), .A2(n1282), .ZN(n822) );
  mx02d1 U1954 ( .I0(\gpio_configure[31][4] ), .I1(n9), .S(n1638), .Z(n3288)
         );
  mi02d0 U1955 ( .I0(n673), .I1(n6), .S(n1634), .ZN(n3287) );
  nr02d0 U1956 ( .A1(n25), .A2(n799), .ZN(n1634) );
  nd02d0 U1957 ( .A1(n1862), .A2(n964), .ZN(n799) );
  mi02d0 U1958 ( .I0(n1020), .I1(n6), .S(n1635), .ZN(n3286) );
  mx02d1 U1959 ( .I0(\gpio_configure[33][12] ), .I1(n8), .S(n1630), .Z(n3285)
         );
  nr02d0 U1960 ( .A1(n24), .A2(n790), .ZN(n1630) );
  nd02d0 U1961 ( .A1(n1862), .A2(n1854), .ZN(n790) );
  mx02d1 U1962 ( .I0(\gpio_configure[33][4] ), .I1(n7), .S(n1631), .Z(n3284)
         );
  mx02d1 U1963 ( .I0(\gpio_configure[34][12] ), .I1(n10), .S(n1625), .Z(n3283)
         );
  nr02d0 U1964 ( .A1(n23), .A2(n797), .ZN(n1625) );
  nd02d0 U1965 ( .A1(n1865), .A2(n1150), .ZN(n797) );
  mx02d1 U1966 ( .I0(\gpio_configure[34][4] ), .I1(n9), .S(n1626), .Z(n3282)
         );
  mi02d0 U1967 ( .I0(n666), .I1(n6), .S(n1622), .ZN(n3281) );
  nr02d0 U1968 ( .A1(n22), .A2(n795), .ZN(n1622) );
  nd02d0 U1969 ( .A1(n1865), .A2(n1856), .ZN(n795) );
  mi02d0 U1970 ( .I0(n1017), .I1(n6), .S(n1623), .ZN(n3280) );
  mx02d1 U1971 ( .I0(n2607), .I1(n8), .S(n1620), .Z(n3279) );
  nr02d0 U1972 ( .A1(n25), .A2(n1119), .ZN(n1620) );
  nd02d0 U1973 ( .A1(n1865), .A2(n1563), .ZN(n1119) );
  mi02d0 U1974 ( .I0(n1015), .I1(n6), .S(n1621), .ZN(n3278) );
  mx02d1 U1975 ( .I0(n2608), .I1(n7), .S(n1618), .Z(n3277) );
  nr02d0 U1976 ( .A1(n24), .A2(n1114), .ZN(n1618) );
  nd02d0 U1977 ( .A1(n1865), .A2(n1564), .ZN(n1114) );
  mi02d0 U1978 ( .I0(n1016), .I1(n6), .S(n1619), .ZN(n3276) );
  mx02d1 U1979 ( .I0(pll_trim[5]), .I1(n1866), .S(n1786), .Z(n3275) );
  mx02d1 U1980 ( .I0(pll_trim[13]), .I1(n1866), .S(n1785), .Z(n3274) );
  mx02d1 U1981 ( .I0(pll_trim[21]), .I1(n1866), .S(n1782), .Z(n3273) );
  mx02d1 U1982 ( .I0(pll90_sel[2]), .I1(n1866), .S(n1787), .Z(n3272) );
  nr02d0 U1983 ( .A1(n23), .A2(n1335), .ZN(n1787) );
  nd02d0 U1984 ( .A1(n965), .A2(n1151), .ZN(n1335) );
  mi02d0 U1985 ( .I0(n1674), .I1(n1867), .S(n1604), .ZN(n3271) );
  mx02d1 U1986 ( .I0(n1868), .I1(n1866), .S(n1803), .Z(n3270) );
  nr02d0 U1987 ( .A1(n22), .A2(n1403), .ZN(n1803) );
  nd02d0 U1988 ( .A1(n1865), .A2(n966), .ZN(n1403) );
  mx02d1 U1989 ( .I0(mgmt_gpio_out[29]), .I1(n1866), .S(n1801), .Z(n3269) );
  mi02d0 U1990 ( .I0(n541), .I1(n1867), .S(n1607), .ZN(n3268) );
  mi02d0 U1991 ( .I0(n571), .I1(n1867), .S(n1610), .ZN(n3267) );
  mi02d0 U1992 ( .I0(n592), .I1(n1867), .S(n1611), .ZN(n3266) );
  mx02d1 U1993 ( .I0(\gpio_configure[0][5] ), .I1(n1866), .S(n1778), .Z(n3265)
         );
  mx02d1 U1994 ( .I0(\gpio_configure[1][5] ), .I1(n1866), .S(n1774), .Z(n3264)
         );
  mx02d1 U1995 ( .I0(\gpio_configure[2][5] ), .I1(n1866), .S(n1770), .Z(n3263)
         );
  mx02d1 U1996 ( .I0(\gpio_configure[3][5] ), .I1(n1866), .S(n148), .Z(n3262)
         );
  mx02d1 U1997 ( .I0(\gpio_configure[4][5] ), .I1(n1866), .S(n1762), .Z(n3261)
         );
  mx02d1 U1998 ( .I0(\gpio_configure[5][5] ), .I1(n1866), .S(n1758), .Z(n3260)
         );
  mx02d1 U1999 ( .I0(\gpio_configure[6][5] ), .I1(n1866), .S(n1754), .Z(n3259)
         );
  mx02d1 U2000 ( .I0(\gpio_configure[7][5] ), .I1(n1866), .S(n1749), .Z(n3258)
         );
  mx02d1 U2001 ( .I0(\gpio_configure[8][5] ), .I1(n1866), .S(n1744), .Z(n3257)
         );
  mx02d1 U2002 ( .I0(\gpio_configure[9][5] ), .I1(n1866), .S(n1739), .Z(n3256)
         );
  mx02d1 U2003 ( .I0(\gpio_configure[10][5] ), .I1(n1866), .S(n1734), .Z(n3255) );
  mx02d1 U2004 ( .I0(\gpio_configure[11][5] ), .I1(n1866), .S(n1729), .Z(n3254) );
  mx02d1 U2005 ( .I0(\gpio_configure[12][5] ), .I1(n1866), .S(n1724), .Z(n3253) );
  mx02d1 U2006 ( .I0(\gpio_configure[13][5] ), .I1(n1866), .S(n1719), .Z(n3252) );
  mx02d1 U2007 ( .I0(\gpio_configure[14][5] ), .I1(n1866), .S(n1714), .Z(n3251) );
  mx02d1 U2008 ( .I0(\gpio_configure[15][5] ), .I1(n1866), .S(n1709), .Z(n3250) );
  mx02d1 U2009 ( .I0(\gpio_configure[16][5] ), .I1(n1866), .S(n1705), .Z(n3249) );
  mx02d1 U2010 ( .I0(\gpio_configure[17][5] ), .I1(n1866), .S(n1700), .Z(n3248) );
  mx02d1 U2011 ( .I0(\gpio_configure[18][5] ), .I1(n1866), .S(n1695), .Z(n3247) );
  mx02d1 U2012 ( .I0(\gpio_configure[19][5] ), .I1(n1866), .S(n1690), .Z(n3246) );
  mx02d1 U2013 ( .I0(\gpio_configure[20][5] ), .I1(n1866), .S(n1687), .Z(n3245) );
  mx02d1 U2014 ( .I0(\gpio_configure[21][5] ), .I1(n1866), .S(n1684), .Z(n3244) );
  mx02d1 U2015 ( .I0(\gpio_configure[22][5] ), .I1(n1866), .S(n1680), .Z(n3243) );
  mx02d1 U2016 ( .I0(\gpio_configure[23][5] ), .I1(n1866), .S(n1676), .Z(n3242) );
  mx02d1 U2017 ( .I0(\gpio_configure[24][5] ), .I1(n1866), .S(n1670), .Z(n3241) );
  mx02d1 U2018 ( .I0(\gpio_configure[25][5] ), .I1(n1866), .S(n1665), .Z(n3240) );
  mx02d1 U2019 ( .I0(\gpio_configure[26][5] ), .I1(n1866), .S(n1660), .Z(n3239) );
  mx02d1 U2020 ( .I0(\gpio_configure[27][5] ), .I1(n1866), .S(n1655), .Z(n3238) );
  mx02d1 U2021 ( .I0(\gpio_configure[28][5] ), .I1(n1866), .S(n1650), .Z(n3237) );
  mx02d1 U2022 ( .I0(\gpio_configure[29][5] ), .I1(n1866), .S(n1646), .Z(n3236) );
  mx02d1 U2023 ( .I0(\gpio_configure[30][5] ), .I1(n1866), .S(n1642), .Z(n3235) );
  mx02d1 U2024 ( .I0(\gpio_configure[31][5] ), .I1(n1866), .S(n1638), .Z(n3234) );
  mi02d0 U2025 ( .I0(n978), .I1(n1867), .S(n1635), .ZN(n3233) );
  mx02d1 U2026 ( .I0(\gpio_configure[33][5] ), .I1(n1866), .S(n1631), .Z(n3232) );
  mx02d1 U2027 ( .I0(\gpio_configure[34][5] ), .I1(n1866), .S(n1626), .Z(n3231) );
  mx02d1 U2028 ( .I0(n1490), .I1(n1866), .S(n1623), .Z(n3230) );
  inv0d0 U2029 ( .I(n975), .ZN(n1490) );
  mx02d1 U2030 ( .I0(n1494), .I1(n1866), .S(n1621), .Z(n3229) );
  inv0d0 U2031 ( .I(n483), .ZN(n1494) );
  mx02d1 U2032 ( .I0(n1495), .I1(n1866), .S(n1619), .Z(n3228) );
  inv0d0 U2033 ( .I(n484), .ZN(n1495) );
  mx02d1 U2034 ( .I0(pll_trim[6]), .I1(n1869), .S(n1786), .Z(n3227) );
  mx02d1 U2035 ( .I0(pll_trim[14]), .I1(n1869), .S(n1785), .Z(n3226) );
  mx02d1 U2036 ( .I0(pll_trim[22]), .I1(n1869), .S(n1782), .Z(n3225) );
  mx02d1 U2037 ( .I0(serial_bb_data_2), .I1(n1869), .S(n1604), .Z(n3224) );
  nr02d0 U2038 ( .A1(n25), .A2(n1334), .ZN(n1604) );
  nd02d0 U2039 ( .A1(n1808), .A2(n1151), .ZN(n1334) );
  mx02d1 U2040 ( .I0(mgmt_gpio_out[30]), .I1(n1869), .S(n1801), .Z(n3223) );
  mi02d0 U2041 ( .I0(n538), .I1(n1870), .S(n1607), .ZN(n3222) );
  mi02d0 U2042 ( .I0(n569), .I1(n1870), .S(n1610), .ZN(n3221) );
  mi02d0 U2043 ( .I0(n590), .I1(n1870), .S(n1611), .ZN(n3220) );
  mx02d1 U2044 ( .I0(\gpio_configure[0][6] ), .I1(n1869), .S(n1778), .Z(n3219)
         );
  mx02d1 U2045 ( .I0(\gpio_configure[1][6] ), .I1(n1869), .S(n1774), .Z(n3218)
         );
  mx02d1 U2046 ( .I0(\gpio_configure[2][6] ), .I1(n1869), .S(n1770), .Z(n3217)
         );
  mx02d1 U2047 ( .I0(\gpio_configure[3][6] ), .I1(n1869), .S(n148), .Z(n3216)
         );
  mx02d1 U2048 ( .I0(\gpio_configure[4][6] ), .I1(n1869), .S(n1762), .Z(n3215)
         );
  mx02d1 U2049 ( .I0(\gpio_configure[5][6] ), .I1(n1869), .S(n1758), .Z(n3214)
         );
  mx02d1 U2050 ( .I0(\gpio_configure[6][6] ), .I1(n1869), .S(n1754), .Z(n3213)
         );
  mx02d1 U2051 ( .I0(\gpio_configure[7][6] ), .I1(n1869), .S(n1749), .Z(n3212)
         );
  mx02d1 U2052 ( .I0(\gpio_configure[8][6] ), .I1(n1869), .S(n1744), .Z(n3211)
         );
  mx02d1 U2053 ( .I0(\gpio_configure[9][6] ), .I1(n1869), .S(n1739), .Z(n3210)
         );
  mx02d1 U2054 ( .I0(\gpio_configure[10][6] ), .I1(n1869), .S(n1734), .Z(n3209) );
  mx02d1 U2055 ( .I0(\gpio_configure[11][6] ), .I1(n1869), .S(n1729), .Z(n3208) );
  mx02d1 U2056 ( .I0(\gpio_configure[12][6] ), .I1(n1869), .S(n1724), .Z(n3207) );
  mx02d1 U2057 ( .I0(\gpio_configure[13][6] ), .I1(n1869), .S(n1719), .Z(n3206) );
  mx02d1 U2058 ( .I0(\gpio_configure[14][6] ), .I1(n1869), .S(n1714), .Z(n3205) );
  mx02d1 U2059 ( .I0(\gpio_configure[15][6] ), .I1(n1869), .S(n1709), .Z(n3204) );
  mx02d1 U2060 ( .I0(\gpio_configure[16][6] ), .I1(n1869), .S(n1705), .Z(n3203) );
  mx02d1 U2061 ( .I0(\gpio_configure[17][6] ), .I1(n1869), .S(n1700), .Z(n3202) );
  mx02d1 U2062 ( .I0(\gpio_configure[18][6] ), .I1(n1869), .S(n1695), .Z(n3201) );
  mx02d1 U2063 ( .I0(\gpio_configure[19][6] ), .I1(n1869), .S(n1690), .Z(n3200) );
  mx02d1 U2064 ( .I0(\gpio_configure[20][6] ), .I1(n1869), .S(n1687), .Z(n3199) );
  mx02d1 U2065 ( .I0(\gpio_configure[21][6] ), .I1(n1869), .S(n1684), .Z(n3198) );
  mx02d1 U2066 ( .I0(\gpio_configure[22][6] ), .I1(n1869), .S(n1680), .Z(n3197) );
  mx02d1 U2067 ( .I0(\gpio_configure[23][6] ), .I1(n1869), .S(n1676), .Z(n3196) );
  mx02d1 U2068 ( .I0(\gpio_configure[24][6] ), .I1(n1869), .S(n1670), .Z(n3195) );
  mx02d1 U2069 ( .I0(\gpio_configure[25][6] ), .I1(n1869), .S(n1665), .Z(n3194) );
  mx02d1 U2070 ( .I0(\gpio_configure[26][6] ), .I1(n1869), .S(n1660), .Z(n3193) );
  mx02d1 U2071 ( .I0(\gpio_configure[27][6] ), .I1(n1869), .S(n1655), .Z(n3192) );
  mx02d1 U2072 ( .I0(\gpio_configure[28][6] ), .I1(n1869), .S(n1650), .Z(n3191) );
  mx02d1 U2073 ( .I0(\gpio_configure[29][6] ), .I1(n1869), .S(n1646), .Z(n3190) );
  mx02d1 U2074 ( .I0(\gpio_configure[30][6] ), .I1(n1869), .S(n1642), .Z(n3189) );
  mx02d1 U2075 ( .I0(\gpio_configure[31][6] ), .I1(n1869), .S(n1638), .Z(n3188) );
  mx02d1 U2076 ( .I0(n1515), .I1(n1869), .S(n1635), .Z(n3187) );
  inv0d0 U2077 ( .I(n936), .ZN(n1515) );
  mx02d1 U2078 ( .I0(\gpio_configure[33][6] ), .I1(n1869), .S(n1631), .Z(n3186) );
  mx02d1 U2079 ( .I0(\gpio_configure[34][6] ), .I1(n1869), .S(n1626), .Z(n3185) );
  mx02d1 U2080 ( .I0(n1518), .I1(n1869), .S(n1623), .Z(n3184) );
  inv0d0 U2081 ( .I(n933), .ZN(n1518) );
  mx02d1 U2082 ( .I0(n1519), .I1(n1869), .S(n1621), .Z(n3183) );
  inv0d0 U2083 ( .I(n479), .ZN(n1519) );
  mx02d1 U2084 ( .I0(n1520), .I1(n1869), .S(n1619), .Z(n3182) );
  inv0d0 U2085 ( .I(n480), .ZN(n1520) );
  mx02d1 U2086 ( .I0(pll_trim[7]), .I1(n1871), .S(n1786), .Z(n3181) );
  nr02d0 U2087 ( .A1(n24), .A2(n1560), .ZN(n1786) );
  nd02d0 U2088 ( .A1(n837), .A2(n1151), .ZN(n1560) );
  mx02d1 U2089 ( .I0(pll_trim[15]), .I1(n1871), .S(n1785), .Z(n3180) );
  an02d0 U2090 ( .A1(n1799), .A2(n992), .Z(n1785) );
  nr02d0 U2091 ( .A1(n833), .A2(n1034), .ZN(n992) );
  inv0d0 U2092 ( .I(n838), .ZN(n1034) );
  mx02d1 U2093 ( .I0(pll_trim[23]), .I1(n1871), .S(n1782), .Z(n3179) );
  nr02d0 U2094 ( .A1(n23), .A2(n986), .ZN(n1782) );
  nd02d0 U2095 ( .A1(n1616), .A2(n1151), .ZN(n986) );
  inv0d0 U2096 ( .I(n819), .ZN(n821) );
  mx02d1 U2097 ( .I0(mgmt_gpio_out[31]), .I1(n1871), .S(n1801), .Z(n3178) );
  mi02d0 U2098 ( .I0(n533), .I1(n1872), .S(n1607), .ZN(n3177) );
  an02d0 U2099 ( .A1(n1874), .A2(n840), .Z(n1607) );
  mi02d0 U2100 ( .I0(n565), .I1(n1872), .S(n1610), .ZN(n3176) );
  an02d0 U2101 ( .A1(n1874), .A2(n826), .Z(n1610) );
  mi02d0 U2102 ( .I0(n586), .I1(n1872), .S(n1611), .ZN(n3175) );
  an02d0 U2103 ( .A1(n1874), .A2(n831), .Z(n1611) );
  nr02d0 U2104 ( .A1(n22), .A2(n165), .ZN(n1874) );
  mx02d1 U2105 ( .I0(\gpio_configure[0][7] ), .I1(n1871), .S(n1778), .Z(n3174)
         );
  nr02d0 U2106 ( .A1(n25), .A2(n985), .ZN(n1778) );
  nd02d0 U2107 ( .A1(n1854), .A2(n838), .ZN(n985) );
  nr02d0 U2108 ( .A1(n813), .A2(n819), .ZN(n838) );
  nd02d0 U2109 ( .A1(n1864), .A2(n1861), .ZN(n813) );
  mx02d1 U2110 ( .I0(\gpio_configure[1][7] ), .I1(n1871), .S(n1774), .Z(n3173)
         );
  nr02d0 U2111 ( .A1(n24), .A2(n989), .ZN(n1774) );
  nd02d0 U2112 ( .A1(n1150), .A2(n1875), .ZN(n989) );
  mx02d1 U2113 ( .I0(\gpio_configure[2][7] ), .I1(n1871), .S(n1770), .Z(n3172)
         );
  nr02d0 U2114 ( .A1(n23), .A2(n983), .ZN(n1770) );
  nd02d0 U2115 ( .A1(n1856), .A2(n1875), .ZN(n983) );
  mx02d1 U2116 ( .I0(\gpio_configure[3][7] ), .I1(n1871), .S(n148), .Z(n3171)
         );
  nr02d0 U2117 ( .A1(n22), .A2(n982), .ZN(n148) );
  nd02d0 U2118 ( .A1(n1875), .A2(n1563), .ZN(n982) );
  mx02d1 U2119 ( .I0(\gpio_configure[4][7] ), .I1(n1871), .S(n1762), .Z(n3170)
         );
  nr02d0 U2120 ( .A1(n25), .A2(n984), .ZN(n1762) );
  nd02d0 U2121 ( .A1(n1875), .A2(n1564), .ZN(n984) );
  mx02d1 U2122 ( .I0(\gpio_configure[5][7] ), .I1(n1871), .S(n1758), .Z(n3169)
         );
  nr02d0 U2123 ( .A1(n24), .A2(n952), .ZN(n1758) );
  nd02d0 U2124 ( .A1(n966), .A2(n1875), .ZN(n952) );
  mx02d1 U2125 ( .I0(\gpio_configure[6][7] ), .I1(n1871), .S(n1754), .Z(n3168)
         );
  nr02d0 U2126 ( .A1(n23), .A2(n955), .ZN(n1754) );
  nd02d0 U2127 ( .A1(n1795), .A2(n1875), .ZN(n955) );
  mx02d1 U2128 ( .I0(\gpio_configure[7][7] ), .I1(n1871), .S(n1749), .Z(n3167)
         );
  nr02d0 U2129 ( .A1(n22), .A2(n950), .ZN(n1749) );
  nd02d0 U2130 ( .A1(n1875), .A2(n837), .ZN(n950) );
  mx02d1 U2131 ( .I0(\gpio_configure[8][7] ), .I1(n1871), .S(n1744), .Z(n3166)
         );
  nr02d0 U2132 ( .A1(n25), .A2(n949), .ZN(n1744) );
  nd02d0 U2133 ( .A1(n1875), .A2(n1616), .ZN(n949) );
  mx02d1 U2134 ( .I0(\gpio_configure[9][7] ), .I1(n1871), .S(n1739), .Z(n3165)
         );
  nr02d0 U2135 ( .A1(n24), .A2(n951), .ZN(n1739) );
  nd02d0 U2136 ( .A1(n965), .A2(n1875), .ZN(n951) );
  mx02d1 U2137 ( .I0(\gpio_configure[10][7] ), .I1(n1871), .S(n1734), .Z(n3164) );
  nr02d0 U2138 ( .A1(n23), .A2(n947), .ZN(n1734) );
  nd02d0 U2139 ( .A1(n1808), .A2(n1875), .ZN(n947) );
  mx02d1 U2140 ( .I0(\gpio_configure[11][7] ), .I1(n1871), .S(n1729), .Z(n3163) );
  nr02d0 U2141 ( .A1(n22), .A2(n945), .ZN(n1729) );
  nd02d0 U2142 ( .A1(n1857), .A2(n1875), .ZN(n945) );
  mx02d1 U2143 ( .I0(\gpio_configure[12][7] ), .I1(n1871), .S(n1724), .Z(n3162) );
  nr02d0 U2144 ( .A1(n25), .A2(n948), .ZN(n1724) );
  nd02d0 U2145 ( .A1(n1858), .A2(n1875), .ZN(n948) );
  mx02d1 U2146 ( .I0(\gpio_configure[13][7] ), .I1(n1871), .S(n1719), .Z(n3161) );
  nr02d0 U2147 ( .A1(n24), .A2(n943), .ZN(n1719) );
  nd02d0 U2148 ( .A1(n1859), .A2(n1875), .ZN(n943) );
  mx02d1 U2149 ( .I0(\gpio_configure[14][7] ), .I1(n1871), .S(n1714), .Z(n3160) );
  nr02d0 U2150 ( .A1(n23), .A2(n942), .ZN(n1714) );
  nd02d0 U2151 ( .A1(n1282), .A2(n1875), .ZN(n942) );
  mx02d1 U2152 ( .I0(\gpio_configure[15][7] ), .I1(n1871), .S(n1709), .Z(n3159) );
  nr02d0 U2153 ( .A1(n22), .A2(n944), .ZN(n1709) );
  nd02d0 U2154 ( .A1(n964), .A2(n1875), .ZN(n944) );
  mx02d1 U2155 ( .I0(\gpio_configure[16][7] ), .I1(n1871), .S(n1705), .Z(n3158) );
  nr02d0 U2156 ( .A1(n25), .A2(n1036), .ZN(n1705) );
  nd02d0 U2157 ( .A1(n1875), .A2(n1854), .ZN(n1036) );
  mx02d1 U2158 ( .I0(\gpio_configure[17][7] ), .I1(n1871), .S(n1700), .Z(n3157) );
  nr02d0 U2159 ( .A1(n24), .A2(n881), .ZN(n1700) );
  nd02d0 U2160 ( .A1(n1876), .A2(n1150), .ZN(n881) );
  mx02d1 U2161 ( .I0(\gpio_configure[18][7] ), .I1(n1871), .S(n1695), .Z(n3156) );
  nr02d0 U2162 ( .A1(n23), .A2(n880), .ZN(n1695) );
  nd02d0 U2163 ( .A1(n1876), .A2(n1856), .ZN(n880) );
  mx02d1 U2164 ( .I0(\gpio_configure[19][7] ), .I1(n1871), .S(n1690), .Z(n3155) );
  nr02d0 U2165 ( .A1(n22), .A2(n882), .ZN(n1690) );
  nd02d0 U2166 ( .A1(n1876), .A2(n1563), .ZN(n882) );
  mx02d1 U2167 ( .I0(\gpio_configure[20][7] ), .I1(n1871), .S(n1687), .Z(n3154) );
  nr02d0 U2168 ( .A1(n25), .A2(n1063), .ZN(n1687) );
  nd02d0 U2169 ( .A1(n1876), .A2(n1564), .ZN(n1063) );
  mx02d1 U2170 ( .I0(\gpio_configure[21][7] ), .I1(n1871), .S(n1684), .Z(n3153) );
  nr02d0 U2171 ( .A1(n24), .A2(n1178), .ZN(n1684) );
  nd02d0 U2172 ( .A1(n1876), .A2(n966), .ZN(n1178) );
  mx02d1 U2173 ( .I0(\gpio_configure[22][7] ), .I1(n1871), .S(n1680), .Z(n3152) );
  nr02d0 U2174 ( .A1(n23), .A2(n895), .ZN(n1680) );
  nd02d0 U2175 ( .A1(n1876), .A2(n1795), .ZN(n895) );
  mx02d1 U2176 ( .I0(\gpio_configure[23][7] ), .I1(n1871), .S(n1676), .Z(n3151) );
  nr02d0 U2177 ( .A1(n22), .A2(n859), .ZN(n1676) );
  nd02d0 U2178 ( .A1(n1876), .A2(n837), .ZN(n859) );
  mx02d1 U2179 ( .I0(\gpio_configure[24][7] ), .I1(n1871), .S(n1670), .Z(n3150) );
  nr02d0 U2180 ( .A1(n25), .A2(n863), .ZN(n1670) );
  nd02d0 U2181 ( .A1(n1876), .A2(n1616), .ZN(n863) );
  inv0d0 U2182 ( .I(n833), .ZN(n1616) );
  nd02d0 U2183 ( .A1(n1877), .A2(n1878), .ZN(n833) );
  mx02d1 U2184 ( .I0(\gpio_configure[25][7] ), .I1(n1871), .S(n1665), .Z(n3149) );
  nr02d0 U2185 ( .A1(n24), .A2(n868), .ZN(n1665) );
  nd02d0 U2186 ( .A1(n1876), .A2(n965), .ZN(n868) );
  an02d0 U2187 ( .A1(n1879), .A2(n1881), .Z(n965) );
  mx02d1 U2188 ( .I0(\gpio_configure[26][7] ), .I1(n1871), .S(n1660), .Z(n3148) );
  nr02d0 U2189 ( .A1(n23), .A2(n869), .ZN(n1660) );
  nd02d0 U2190 ( .A1(n1876), .A2(n1808), .ZN(n869) );
  an02d0 U2191 ( .A1(n1879), .A2(n1884), .Z(n1808) );
  mx02d1 U2192 ( .I0(\gpio_configure[27][7] ), .I1(n1871), .S(n1655), .Z(n3147) );
  nr02d0 U2193 ( .A1(n22), .A2(n872), .ZN(n1655) );
  nd02d0 U2194 ( .A1(n1876), .A2(n1857), .ZN(n872) );
  an02d0 U2195 ( .A1(n1879), .A2(n1885), .Z(n1857) );
  mx02d1 U2196 ( .I0(\gpio_configure[28][7] ), .I1(n1871), .S(n1650), .Z(n3146) );
  nr02d0 U2197 ( .A1(n25), .A2(n873), .ZN(n1650) );
  nd02d0 U2198 ( .A1(n1876), .A2(n1858), .ZN(n873) );
  an02d0 U2199 ( .A1(n1879), .A2(n1878), .Z(n1858) );
  nr02d0 U2200 ( .A1(n1886), .A2(n1887), .ZN(n1879) );
  mx02d1 U2201 ( .I0(\gpio_configure[29][7] ), .I1(n1871), .S(n1646), .Z(n3145) );
  nr02d0 U2202 ( .A1(n24), .A2(n876), .ZN(n1646) );
  nd02d0 U2203 ( .A1(n1876), .A2(n1859), .ZN(n876) );
  an02d0 U2204 ( .A1(n1881), .A2(n1888), .Z(n1859) );
  mx02d1 U2205 ( .I0(\gpio_configure[30][7] ), .I1(n1871), .S(n1642), .Z(n3144) );
  nr02d0 U2206 ( .A1(n23), .A2(n1093), .ZN(n1642) );
  nd02d0 U2207 ( .A1(n1876), .A2(n1282), .ZN(n1093) );
  an02d0 U2208 ( .A1(n1884), .A2(n1888), .Z(n1282) );
  mx02d1 U2209 ( .I0(\gpio_configure[31][7] ), .I1(n1871), .S(n1638), .Z(n3143) );
  nr02d0 U2210 ( .A1(n22), .A2(n1088), .ZN(n1638) );
  nd02d0 U2211 ( .A1(n1876), .A2(n964), .ZN(n1088) );
  an02d0 U2212 ( .A1(n1888), .A2(n1885), .Z(n964) );
  mi02d0 U2213 ( .I0(n894), .I1(n1872), .S(n1635), .ZN(n3142) );
  nr02d0 U2214 ( .A1(n25), .A2(n1091), .ZN(n1635) );
  nd02d0 U2215 ( .A1(n1876), .A2(n1854), .ZN(n1091) );
  an02d0 U2216 ( .A1(n1888), .A2(n1878), .Z(n1854) );
  an02d0 U2217 ( .A1(n1890), .A2(n1887), .Z(n1888) );
  mx02d1 U2218 ( .I0(\gpio_configure[33][7] ), .I1(n1871), .S(n1631), .Z(n3141) );
  nr02d0 U2219 ( .A1(n24), .A2(n796), .ZN(n1631) );
  nd02d0 U2220 ( .A1(n1615), .A2(n1150), .ZN(n796) );
  an02d0 U2221 ( .A1(n1881), .A2(n1891), .Z(n1150) );
  mx02d1 U2222 ( .I0(\gpio_configure[34][7] ), .I1(n1871), .S(n1626), .Z(n3140) );
  nr02d0 U2223 ( .A1(n23), .A2(n794), .ZN(n1626) );
  nd02d0 U2224 ( .A1(n1615), .A2(n1856), .ZN(n794) );
  inv0d0 U2225 ( .I(n830), .ZN(n1856) );
  nd02d0 U2226 ( .A1(n1884), .A2(n1891), .ZN(n830) );
  mx02d1 U2227 ( .I0(n1599), .I1(n1871), .S(n1623), .Z(n3139) );
  nr02d0 U2228 ( .A1(n25), .A2(n792), .ZN(n1623) );
  nd02d0 U2229 ( .A1(n1615), .A2(n1563), .ZN(n792) );
  an02d0 U2230 ( .A1(n1885), .A2(n1891), .Z(n1563) );
  inv0d0 U2231 ( .I(n891), .ZN(n1599) );
  mi02d0 U2232 ( .I0(n889), .I1(n1872), .S(n1621), .ZN(n3138) );
  nr02d0 U2233 ( .A1(n24), .A2(n1149), .ZN(n1621) );
  nd02d0 U2234 ( .A1(n1615), .A2(n1564), .ZN(n1149) );
  an02d0 U2235 ( .A1(n1891), .A2(n1878), .Z(n1564) );
  nr02d0 U2236 ( .A1(n1892), .A2(n818), .ZN(n1878) );
  nr02d0 U2237 ( .A1(n1890), .A2(n1887), .ZN(n1891) );
  mi02d0 U2238 ( .I0(n890), .I1(n1872), .S(n1619), .ZN(n3137) );
  nr02d0 U2239 ( .A1(n23), .A2(n1148), .ZN(n1619) );
  nd02d0 U2240 ( .A1(n1615), .A2(n966), .ZN(n1148) );
  inv0d0 U2241 ( .I(n1791), .ZN(n966) );
  nd02d0 U2242 ( .A1(n1881), .A2(n1877), .ZN(n1791) );
  nr02d0 U2243 ( .A1(n1893), .A2(n812), .ZN(n1881) );
  inv0d0 U2244 ( .I(n1799), .ZN(n1614) );
  oai22d1 U2245 ( .A1(n1476), .A2(n1896), .B1(n1897), .B2(n1815), .ZN(n3136)
         );
  nr04d0 U2246 ( .A1(n1898), .A2(n1899), .A3(n1901), .A4(n1904), .ZN(n1897) );
  nd04d0 U2247 ( .A1(n1905), .A2(n1906), .A3(n1907), .A4(n1909), .ZN(n1904) );
  aoi22d1 U2248 ( .A1(n1910), .A2(n1746), .B1(n1911), .B2(n1780), .ZN(n1909)
         );
  inv0d0 U2249 ( .I(n2620), .ZN(n1780) );
  inv0d0 U2250 ( .I(n1163), .ZN(n1746) );
  aoi22d1 U2251 ( .A1(n1912), .A2(n1673), .B1(n1913), .B2(n962), .ZN(n1907) );
  inv0d0 U2252 ( .I(n1146), .ZN(n962) );
  aoi22d1 U2253 ( .A1(n1914), .A2(n1741), .B1(n1915), .B2(n1775), .ZN(n1906)
         );
  inv0d0 U2254 ( .I(n1882), .ZN(n1775) );
  aoi22d1 U2255 ( .A1(n1918), .A2(n1667), .B1(n1919), .B2(n1702), .ZN(n1905)
         );
  inv0d0 U2256 ( .I(n1144), .ZN(n1702) );
  inv0d0 U2257 ( .I(n1191), .ZN(n1667) );
  nd04d0 U2258 ( .A1(n1920), .A2(n1921), .A3(n1923), .A4(n1925), .ZN(n1901) );
  aoi22d1 U2259 ( .A1(n1926), .A2(n1736), .B1(n1927), .B2(n1771), .ZN(n1925)
         );
  aoi22d1 U2260 ( .A1(n1928), .A2(n1662), .B1(n1930), .B2(n1697), .ZN(n1923)
         );
  inv0d0 U2261 ( .I(n1145), .ZN(n1697) );
  inv0d0 U2262 ( .I(n1189), .ZN(n1662) );
  aoi22d1 U2263 ( .A1(n1931), .A2(n1731), .B1(n1932), .B2(n1767), .ZN(n1921)
         );
  inv0d0 U2264 ( .I(n1157), .ZN(n1731) );
  aoi22d1 U2265 ( .A1(n1933), .A2(n1657), .B1(n1934), .B2(n1692), .ZN(n1920)
         );
  inv0d0 U2266 ( .I(n1951), .ZN(n1692) );
  inv0d0 U2267 ( .I(n1190), .ZN(n1657) );
  nd04d0 U2268 ( .A1(n1935), .A2(n1936), .A3(n1937), .A4(n1938), .ZN(n1899) );
  aoi22d1 U2269 ( .A1(n1940), .A2(n1726), .B1(n1941), .B2(n1764), .ZN(n1938)
         );
  inv0d0 U2270 ( .I(n1155), .ZN(n1726) );
  aoi22d1 U2271 ( .A1(n1942), .A2(n1652), .B1(n1944), .B2(n899), .ZN(n1937) );
  inv0d0 U2272 ( .I(n1959), .ZN(n899) );
  aoi22d1 U2273 ( .A1(n1945), .A2(n1721), .B1(n1946), .B2(n1760), .ZN(n1936)
         );
  inv0d0 U2274 ( .I(n1156), .ZN(n1721) );
  aoi22d1 U2275 ( .A1(n1947), .A2(n1647), .B1(n1948), .B2(n901), .ZN(n1935) );
  nd04d0 U2276 ( .A1(n1949), .A2(n1950), .A3(n1953), .A4(n1954), .ZN(n1898) );
  aoi22d1 U2277 ( .A1(n1955), .A2(n1716), .B1(n1956), .B2(n1756), .ZN(n1954)
         );
  inv0d0 U2278 ( .I(n1164), .ZN(n1756) );
  aoi22d1 U2279 ( .A1(n1958), .A2(n809), .B1(n1961), .B2(n1682), .ZN(n1953) );
  inv0d0 U2280 ( .I(n1186), .ZN(n809) );
  aoi22d1 U2281 ( .A1(n1962), .A2(n1711), .B1(n1963), .B2(n1751), .ZN(n1950)
         );
  inv0d0 U2282 ( .I(n1162), .ZN(n1751) );
  aoi22d1 U2283 ( .A1(n1964), .A2(n824), .B1(n1966), .B2(n1678), .ZN(n1949) );
  inv0d0 U2284 ( .I(n1184), .ZN(n824) );
  oai222d1 U2285 ( .A1(n1476), .A2(n1967), .B1(n1968), .B2(n1815), .C1(n1454), 
        .C2(n1896), .ZN(n3135) );
  nr04d0 U2286 ( .A1(n1969), .A2(n1970), .A3(n1973), .A4(n1974), .ZN(n1968) );
  nd04d0 U2287 ( .A1(n1975), .A2(n1976), .A3(n1978), .A4(n1981), .ZN(n1974) );
  aoi22d1 U2288 ( .A1(n1910), .A2(n1745), .B1(n1911), .B2(n1048), .ZN(n1981)
         );
  inv0d0 U2289 ( .I(n1873), .ZN(n1048) );
  inv0d0 U2290 ( .I(n1112), .ZN(n1745) );
  aoi22d1 U2291 ( .A1(n1912), .A2(n1671), .B1(n1913), .B2(n1706), .ZN(n1978)
         );
  inv0d0 U2292 ( .I(n1105), .ZN(n1706) );
  aoi22d1 U2293 ( .A1(n1914), .A2(n1740), .B1(n1915), .B2(n1044), .ZN(n1976)
         );
  inv0d0 U2294 ( .I(n1883), .ZN(n1044) );
  aoi22d1 U2295 ( .A1(n1918), .A2(n1666), .B1(n1919), .B2(n1701), .ZN(n1975)
         );
  inv0d0 U2296 ( .I(n1103), .ZN(n1701) );
  inv0d0 U2297 ( .I(n1132), .ZN(n1666) );
  nd04d0 U2298 ( .A1(n1982), .A2(n1983), .A3(n1984), .A4(n1986), .ZN(n1973) );
  aoi22d1 U2299 ( .A1(n1926), .A2(n1735), .B1(n1927), .B2(n1042), .ZN(n1986)
         );
  aoi22d1 U2300 ( .A1(n1928), .A2(n1661), .B1(n1930), .B2(n1696), .ZN(n1984)
         );
  inv0d0 U2301 ( .I(n1104), .ZN(n1696) );
  inv0d0 U2302 ( .I(n1130), .ZN(n1661) );
  aoi22d1 U2303 ( .A1(n1931), .A2(n1730), .B1(n1932), .B2(
        \gpio_configure[3][1] ), .ZN(n1983) );
  inv0d0 U2304 ( .I(n1109), .ZN(n1730) );
  aoi22d1 U2305 ( .A1(n1933), .A2(n1656), .B1(n1934), .B2(n1691), .ZN(n1982)
         );
  inv0d0 U2306 ( .I(n1952), .ZN(n1691) );
  inv0d0 U2307 ( .I(n1131), .ZN(n1656) );
  nd04d0 U2308 ( .A1(n1987), .A2(n1988), .A3(n1989), .A4(n1990), .ZN(n1970) );
  aoi22d1 U2309 ( .A1(n1940), .A2(n1725), .B1(n1941), .B2(n1763), .ZN(n1990)
         );
  inv0d0 U2310 ( .I(n1107), .ZN(n1725) );
  aoi22d1 U2311 ( .A1(n1942), .A2(n1651), .B1(n1944), .B2(n1688), .ZN(n1989)
         );
  inv0d0 U2312 ( .I(n1960), .ZN(n1688) );
  aoi22d1 U2313 ( .A1(n1945), .A2(n1720), .B1(n1946), .B2(n1759), .ZN(n1988)
         );
  inv0d0 U2314 ( .I(n1108), .ZN(n1720) );
  aoi22d1 U2315 ( .A1(n1947), .A2(n1102), .B1(n1948), .B2(n1067), .ZN(n1987)
         );
  nd04d0 U2316 ( .A1(n1991), .A2(n1992), .A3(n1995), .A4(n1996), .ZN(n1969) );
  aoi22d1 U2317 ( .A1(n1955), .A2(n1715), .B1(n1956), .B2(n1755), .ZN(n1996)
         );
  inv0d0 U2318 ( .I(n1113), .ZN(n1755) );
  aoi22d1 U2319 ( .A1(n1958), .A2(n1643), .B1(n1961), .B2(n1681), .ZN(n1995)
         );
  inv0d0 U2320 ( .I(n1128), .ZN(n1643) );
  aoi22d1 U2321 ( .A1(n1962), .A2(n1710), .B1(n1963), .B2(n1750), .ZN(n1992)
         );
  inv0d0 U2322 ( .I(n1111), .ZN(n1750) );
  aoi22d1 U2323 ( .A1(n1964), .A2(n1639), .B1(n1966), .B2(n1677), .ZN(n1991)
         );
  inv0d0 U2324 ( .I(n1126), .ZN(n1639) );
  oai222d1 U2325 ( .A1(n1454), .A2(n1967), .B1(n1997), .B2(n1815), .C1(n1432), 
        .C2(n1896), .ZN(n3134) );
  nr04d0 U2326 ( .A1(n1998), .A2(n2000), .A3(n2002), .A4(n2003), .ZN(n1997) );
  nd04d0 U2327 ( .A1(n2004), .A2(n2006), .A3(n2007), .A4(n2008), .ZN(n2003) );
  aoi22d1 U2328 ( .A1(n1910), .A2(\gpio_configure[8][2] ), .B1(n1911), .B2(
        \gpio_configure[0][2] ), .ZN(n2008) );
  aoi22d1 U2329 ( .A1(n1912), .A2(\gpio_configure[24][2] ), .B1(n1913), .B2(
        \gpio_configure[16][2] ), .ZN(n2007) );
  aoi22d1 U2330 ( .A1(n1914), .A2(\gpio_configure[9][2] ), .B1(n1915), .B2(
        \gpio_configure[1][2] ), .ZN(n2006) );
  aoi22d1 U2331 ( .A1(n1918), .A2(\gpio_configure[25][2] ), .B1(n1919), .B2(
        \gpio_configure[17][2] ), .ZN(n2004) );
  nd04d0 U2332 ( .A1(n2009), .A2(n2010), .A3(n2011), .A4(n2012), .ZN(n2002) );
  aoi22d1 U2333 ( .A1(n1926), .A2(\gpio_configure[10][2] ), .B1(n1927), .B2(
        \gpio_configure[2][2] ), .ZN(n2012) );
  aoi22d1 U2334 ( .A1(n1928), .A2(\gpio_configure[26][2] ), .B1(n1930), .B2(
        \gpio_configure[18][2] ), .ZN(n2011) );
  aoi22d1 U2335 ( .A1(n1931), .A2(\gpio_configure[11][2] ), .B1(n1932), .B2(
        \gpio_configure[3][2] ), .ZN(n2010) );
  aoi22d1 U2336 ( .A1(n1933), .A2(\gpio_configure[27][2] ), .B1(n1934), .B2(
        \gpio_configure[19][2] ), .ZN(n2009) );
  nd04d0 U2337 ( .A1(n2015), .A2(n2016), .A3(n2017), .A4(n2018), .ZN(n2000) );
  aoi22d1 U2338 ( .A1(n1940), .A2(\gpio_configure[12][2] ), .B1(n1941), .B2(
        \gpio_configure[4][2] ), .ZN(n2018) );
  aoi22d1 U2339 ( .A1(n1942), .A2(\gpio_configure[28][2] ), .B1(n1944), .B2(
        \gpio_configure[20][2] ), .ZN(n2017) );
  aoi22d1 U2340 ( .A1(n1945), .A2(\gpio_configure[13][2] ), .B1(n1946), .B2(
        \gpio_configure[5][2] ), .ZN(n2016) );
  aoi22d1 U2341 ( .A1(n1947), .A2(\gpio_configure[29][2] ), .B1(n1948), .B2(
        \gpio_configure[21][2] ), .ZN(n2015) );
  nd04d0 U2342 ( .A1(n2020), .A2(n2023), .A3(n2024), .A4(n2025), .ZN(n1998) );
  aoi22d1 U2343 ( .A1(n1955), .A2(\gpio_configure[14][2] ), .B1(n1956), .B2(
        \gpio_configure[6][2] ), .ZN(n2025) );
  aoi22d1 U2344 ( .A1(n1958), .A2(\gpio_configure[30][2] ), .B1(n1961), .B2(
        \gpio_configure[22][2] ), .ZN(n2024) );
  aoi22d1 U2345 ( .A1(n1962), .A2(\gpio_configure[15][2] ), .B1(n1963), .B2(
        \gpio_configure[7][2] ), .ZN(n2023) );
  aoi22d1 U2346 ( .A1(n1964), .A2(\gpio_configure[31][2] ), .B1(n1966), .B2(
        \gpio_configure[23][2] ), .ZN(n2020) );
  oai222d1 U2347 ( .A1(n1432), .A2(n1967), .B1(n2026), .B2(n1815), .C1(n1410), 
        .C2(n1896), .ZN(n3133) );
  nr04d0 U2348 ( .A1(n2028), .A2(n2029), .A3(n2030), .A4(n2031), .ZN(n2026) );
  nd04d0 U2349 ( .A1(n2032), .A2(n2033), .A3(n2034), .A4(n2035), .ZN(n2031) );
  aoi22d1 U2350 ( .A1(n1910), .A2(\gpio_configure[8][3] ), .B1(n1911), .B2(
        \gpio_configure[0][3] ), .ZN(n2035) );
  aoi22d1 U2351 ( .A1(n1912), .A2(\gpio_configure[24][3] ), .B1(n1913), .B2(
        \gpio_configure[16][3] ), .ZN(n2034) );
  aoi22d1 U2352 ( .A1(n1914), .A2(\gpio_configure[9][3] ), .B1(n1915), .B2(
        \gpio_configure[1][3] ), .ZN(n2033) );
  aoi22d1 U2353 ( .A1(n1918), .A2(\gpio_configure[25][3] ), .B1(n1919), .B2(
        \gpio_configure[17][3] ), .ZN(n2032) );
  nd04d0 U2354 ( .A1(n2036), .A2(n2037), .A3(n2038), .A4(n2039), .ZN(n2030) );
  aoi22d1 U2355 ( .A1(n1926), .A2(\gpio_configure[10][3] ), .B1(n1927), .B2(
        \gpio_configure[2][3] ), .ZN(n2039) );
  aoi22d1 U2356 ( .A1(n1928), .A2(\gpio_configure[26][3] ), .B1(n1930), .B2(
        \gpio_configure[18][3] ), .ZN(n2038) );
  aoi22d1 U2357 ( .A1(n1931), .A2(\gpio_configure[11][3] ), .B1(n1932), .B2(
        \gpio_configure[3][3] ), .ZN(n2037) );
  aoi22d1 U2358 ( .A1(n1933), .A2(\gpio_configure[27][3] ), .B1(n1934), .B2(
        \gpio_configure[19][3] ), .ZN(n2036) );
  nd04d0 U2359 ( .A1(n2040), .A2(n2041), .A3(n2042), .A4(n2043), .ZN(n2029) );
  aoi22d1 U2360 ( .A1(n1940), .A2(\gpio_configure[12][3] ), .B1(n1941), .B2(
        \gpio_configure[4][3] ), .ZN(n2043) );
  aoi22d1 U2361 ( .A1(n1942), .A2(\gpio_configure[28][3] ), .B1(n1944), .B2(
        \gpio_configure[20][3] ), .ZN(n2042) );
  aoi22d1 U2362 ( .A1(n1945), .A2(\gpio_configure[13][3] ), .B1(n1946), .B2(
        \gpio_configure[5][3] ), .ZN(n2041) );
  aoi22d1 U2363 ( .A1(n1947), .A2(\gpio_configure[29][3] ), .B1(n1948), .B2(
        \gpio_configure[21][3] ), .ZN(n2040) );
  nd04d0 U2364 ( .A1(n2044), .A2(n2045), .A3(n2046), .A4(n2047), .ZN(n2028) );
  aoi22d1 U2365 ( .A1(n1955), .A2(\gpio_configure[14][3] ), .B1(n1956), .B2(
        \gpio_configure[6][3] ), .ZN(n2047) );
  aoi22d1 U2366 ( .A1(n1958), .A2(\gpio_configure[30][3] ), .B1(n1961), .B2(
        \gpio_configure[22][3] ), .ZN(n2046) );
  aoi22d1 U2367 ( .A1(n1962), .A2(\gpio_configure[15][3] ), .B1(n1963), .B2(
        \gpio_configure[7][3] ), .ZN(n2045) );
  aoi22d1 U2368 ( .A1(n1964), .A2(\gpio_configure[31][3] ), .B1(n1966), .B2(
        \gpio_configure[23][3] ), .ZN(n2044) );
  oai222d1 U2369 ( .A1(n1410), .A2(n1967), .B1(n2048), .B2(n1815), .C1(n1388), 
        .C2(n1896), .ZN(n3132) );
  nr04d0 U2370 ( .A1(n2049), .A2(n2050), .A3(n2051), .A4(n2052), .ZN(n2048) );
  nd04d0 U2371 ( .A1(n2053), .A2(n2054), .A3(n2055), .A4(n2056), .ZN(n2052) );
  aoi22d1 U2372 ( .A1(n1910), .A2(\gpio_configure[8][4] ), .B1(n1911), .B2(
        \gpio_configure[0][4] ), .ZN(n2056) );
  aoi22d1 U2373 ( .A1(n1912), .A2(\gpio_configure[24][4] ), .B1(n1913), .B2(
        \gpio_configure[16][4] ), .ZN(n2055) );
  aoi22d1 U2374 ( .A1(n1914), .A2(\gpio_configure[9][4] ), .B1(n1915), .B2(
        \gpio_configure[1][4] ), .ZN(n2054) );
  aoi22d1 U2375 ( .A1(n1918), .A2(\gpio_configure[25][4] ), .B1(n1919), .B2(
        \gpio_configure[17][4] ), .ZN(n2053) );
  nd04d0 U2376 ( .A1(n2057), .A2(n2058), .A3(n2059), .A4(n2060), .ZN(n2051) );
  aoi22d1 U2377 ( .A1(n1926), .A2(\gpio_configure[10][4] ), .B1(n1927), .B2(
        \gpio_configure[2][4] ), .ZN(n2060) );
  aoi22d1 U2378 ( .A1(n1928), .A2(\gpio_configure[26][4] ), .B1(n1930), .B2(
        \gpio_configure[18][4] ), .ZN(n2059) );
  aoi22d1 U2379 ( .A1(n1931), .A2(\gpio_configure[11][4] ), .B1(n1932), .B2(
        \gpio_configure[3][4] ), .ZN(n2058) );
  aoi22d1 U2380 ( .A1(n1933), .A2(\gpio_configure[27][4] ), .B1(n1934), .B2(
        \gpio_configure[19][4] ), .ZN(n2057) );
  nd04d0 U2381 ( .A1(n2061), .A2(n2062), .A3(n2063), .A4(n2064), .ZN(n2050) );
  aoi22d1 U2382 ( .A1(n1940), .A2(\gpio_configure[12][4] ), .B1(n1941), .B2(
        \gpio_configure[4][4] ), .ZN(n2064) );
  aoi22d1 U2383 ( .A1(n1942), .A2(\gpio_configure[28][4] ), .B1(n1944), .B2(
        \gpio_configure[20][4] ), .ZN(n2063) );
  aoi22d1 U2384 ( .A1(n1945), .A2(\gpio_configure[13][4] ), .B1(n1946), .B2(
        \gpio_configure[5][4] ), .ZN(n2062) );
  aoi22d1 U2385 ( .A1(n1947), .A2(\gpio_configure[29][4] ), .B1(n1948), .B2(
        \gpio_configure[21][4] ), .ZN(n2061) );
  nd04d0 U2386 ( .A1(n2065), .A2(n2066), .A3(n2067), .A4(n2068), .ZN(n2049) );
  aoi22d1 U2387 ( .A1(n1955), .A2(\gpio_configure[14][4] ), .B1(n1956), .B2(
        \gpio_configure[6][4] ), .ZN(n2068) );
  aoi22d1 U2388 ( .A1(n1958), .A2(\gpio_configure[30][4] ), .B1(n1961), .B2(
        \gpio_configure[22][4] ), .ZN(n2067) );
  aoi22d1 U2389 ( .A1(n1962), .A2(\gpio_configure[15][4] ), .B1(n1963), .B2(
        \gpio_configure[7][4] ), .ZN(n2066) );
  aoi22d1 U2390 ( .A1(n1964), .A2(\gpio_configure[31][4] ), .B1(n1966), .B2(
        \gpio_configure[23][4] ), .ZN(n2065) );
  oai222d1 U2391 ( .A1(n1388), .A2(n1967), .B1(n2069), .B2(n1815), .C1(n1366), 
        .C2(n1896), .ZN(n3131) );
  nr04d0 U2392 ( .A1(n2070), .A2(n2071), .A3(n2072), .A4(n2073), .ZN(n2069) );
  nd04d0 U2393 ( .A1(n2074), .A2(n2075), .A3(n2076), .A4(n2077), .ZN(n2073) );
  aoi22d1 U2394 ( .A1(n1910), .A2(\gpio_configure[8][5] ), .B1(n1911), .B2(
        \gpio_configure[0][5] ), .ZN(n2077) );
  aoi22d1 U2395 ( .A1(n1912), .A2(\gpio_configure[24][5] ), .B1(n1913), .B2(
        \gpio_configure[16][5] ), .ZN(n2076) );
  aoi22d1 U2396 ( .A1(n1914), .A2(\gpio_configure[9][5] ), .B1(n1915), .B2(
        \gpio_configure[1][5] ), .ZN(n2075) );
  aoi22d1 U2397 ( .A1(n1918), .A2(\gpio_configure[25][5] ), .B1(n1919), .B2(
        \gpio_configure[17][5] ), .ZN(n2074) );
  nd04d0 U2398 ( .A1(n2078), .A2(n2079), .A3(n2080), .A4(n2081), .ZN(n2072) );
  aoi22d1 U2399 ( .A1(n1926), .A2(\gpio_configure[10][5] ), .B1(n1927), .B2(
        \gpio_configure[2][5] ), .ZN(n2081) );
  aoi22d1 U2400 ( .A1(n1928), .A2(\gpio_configure[26][5] ), .B1(n1930), .B2(
        \gpio_configure[18][5] ), .ZN(n2080) );
  aoi22d1 U2401 ( .A1(n1931), .A2(\gpio_configure[11][5] ), .B1(n1932), .B2(
        \gpio_configure[3][5] ), .ZN(n2079) );
  aoi22d1 U2402 ( .A1(n1933), .A2(\gpio_configure[27][5] ), .B1(n1934), .B2(
        \gpio_configure[19][5] ), .ZN(n2078) );
  nd04d0 U2403 ( .A1(n2082), .A2(n2083), .A3(n2084), .A4(n2085), .ZN(n2071) );
  aoi22d1 U2404 ( .A1(n1940), .A2(\gpio_configure[12][5] ), .B1(n1941), .B2(
        \gpio_configure[4][5] ), .ZN(n2085) );
  aoi22d1 U2405 ( .A1(n1942), .A2(\gpio_configure[28][5] ), .B1(n1944), .B2(
        \gpio_configure[20][5] ), .ZN(n2084) );
  aoi22d1 U2406 ( .A1(n1945), .A2(\gpio_configure[13][5] ), .B1(n1946), .B2(
        \gpio_configure[5][5] ), .ZN(n2083) );
  aoi22d1 U2407 ( .A1(n1947), .A2(\gpio_configure[29][5] ), .B1(n1948), .B2(
        \gpio_configure[21][5] ), .ZN(n2082) );
  nd04d0 U2408 ( .A1(n2086), .A2(n2087), .A3(n2088), .A4(n2089), .ZN(n2070) );
  aoi22d1 U2409 ( .A1(n1955), .A2(\gpio_configure[14][5] ), .B1(n1956), .B2(
        \gpio_configure[6][5] ), .ZN(n2089) );
  aoi22d1 U2410 ( .A1(n1958), .A2(\gpio_configure[30][5] ), .B1(n1961), .B2(
        \gpio_configure[22][5] ), .ZN(n2088) );
  aoi22d1 U2411 ( .A1(n1962), .A2(\gpio_configure[15][5] ), .B1(n1963), .B2(
        \gpio_configure[7][5] ), .ZN(n2087) );
  aoi22d1 U2412 ( .A1(n1964), .A2(\gpio_configure[31][5] ), .B1(n1966), .B2(
        \gpio_configure[23][5] ), .ZN(n2086) );
  oai222d1 U2413 ( .A1(n1366), .A2(n1967), .B1(n2090), .B2(n1815), .C1(n1344), 
        .C2(n1896), .ZN(n3130) );
  nr04d0 U2414 ( .A1(n2091), .A2(n2092), .A3(n2093), .A4(n2094), .ZN(n2090) );
  nd04d0 U2415 ( .A1(n2095), .A2(n2096), .A3(n2097), .A4(n2098), .ZN(n2094) );
  aoi22d1 U2416 ( .A1(n1910), .A2(\gpio_configure[8][6] ), .B1(n1911), .B2(
        \gpio_configure[0][6] ), .ZN(n2098) );
  aoi22d1 U2417 ( .A1(n1912), .A2(\gpio_configure[24][6] ), .B1(n1913), .B2(
        \gpio_configure[16][6] ), .ZN(n2097) );
  aoi22d1 U2418 ( .A1(n1914), .A2(\gpio_configure[9][6] ), .B1(n1915), .B2(
        \gpio_configure[1][6] ), .ZN(n2096) );
  aoi22d1 U2419 ( .A1(n1918), .A2(\gpio_configure[25][6] ), .B1(n1919), .B2(
        \gpio_configure[17][6] ), .ZN(n2095) );
  nd04d0 U2420 ( .A1(n2099), .A2(n2100), .A3(n2101), .A4(n2102), .ZN(n2093) );
  aoi22d1 U2421 ( .A1(n1926), .A2(\gpio_configure[10][6] ), .B1(n1927), .B2(
        \gpio_configure[2][6] ), .ZN(n2102) );
  aoi22d1 U2422 ( .A1(n1928), .A2(\gpio_configure[26][6] ), .B1(n1930), .B2(
        \gpio_configure[18][6] ), .ZN(n2101) );
  aoi22d1 U2423 ( .A1(n1931), .A2(\gpio_configure[11][6] ), .B1(n1932), .B2(
        \gpio_configure[3][6] ), .ZN(n2100) );
  aoi22d1 U2424 ( .A1(n1933), .A2(\gpio_configure[27][6] ), .B1(n1934), .B2(
        \gpio_configure[19][6] ), .ZN(n2099) );
  nd04d0 U2425 ( .A1(n2103), .A2(n2104), .A3(n2105), .A4(n2106), .ZN(n2092) );
  aoi22d1 U2426 ( .A1(n1940), .A2(\gpio_configure[12][6] ), .B1(n1941), .B2(
        \gpio_configure[4][6] ), .ZN(n2106) );
  aoi22d1 U2427 ( .A1(n1942), .A2(\gpio_configure[28][6] ), .B1(n1944), .B2(
        \gpio_configure[20][6] ), .ZN(n2105) );
  aoi22d1 U2428 ( .A1(n1945), .A2(\gpio_configure[13][6] ), .B1(n1946), .B2(
        \gpio_configure[5][6] ), .ZN(n2104) );
  aoi22d1 U2429 ( .A1(n1947), .A2(\gpio_configure[29][6] ), .B1(n1948), .B2(
        \gpio_configure[21][6] ), .ZN(n2103) );
  nd04d0 U2430 ( .A1(n2107), .A2(n2108), .A3(n2109), .A4(n2110), .ZN(n2091) );
  aoi22d1 U2431 ( .A1(n1955), .A2(\gpio_configure[14][6] ), .B1(n1956), .B2(
        \gpio_configure[6][6] ), .ZN(n2110) );
  aoi22d1 U2432 ( .A1(n1958), .A2(\gpio_configure[30][6] ), .B1(n1961), .B2(
        \gpio_configure[22][6] ), .ZN(n2109) );
  aoi22d1 U2433 ( .A1(n1962), .A2(\gpio_configure[15][6] ), .B1(n1963), .B2(
        \gpio_configure[7][6] ), .ZN(n2108) );
  aoi22d1 U2434 ( .A1(n1964), .A2(\gpio_configure[31][6] ), .B1(n1966), .B2(
        \gpio_configure[23][6] ), .ZN(n2107) );
  oai222d1 U2435 ( .A1(n1344), .A2(n1967), .B1(n2111), .B2(n1815), .C1(n1322), 
        .C2(n1896), .ZN(n3129) );
  nr04d0 U2436 ( .A1(n2112), .A2(n2113), .A3(n2114), .A4(n2115), .ZN(n2111) );
  nd04d0 U2437 ( .A1(n2116), .A2(n2117), .A3(n2118), .A4(n2119), .ZN(n2115) );
  nd04d0 U2438 ( .A1(n2120), .A2(n2121), .A3(n2122), .A4(n2123), .ZN(n2114) );
  nd04d0 U2439 ( .A1(n2124), .A2(n2125), .A3(n2126), .A4(n2127), .ZN(n2113) );
  nd04d0 U2440 ( .A1(n2128), .A2(n2129), .A3(n2130), .A4(n2131), .ZN(n2112) );
  oai222d1 U2441 ( .A1(n1322), .A2(n1967), .B1(n2132), .B2(n1815), .C1(n1300), 
        .C2(n1896), .ZN(n3128) );
  nr04d0 U2442 ( .A1(n2133), .A2(n2134), .A3(n2135), .A4(n2136), .ZN(n2132) );
  nd04d0 U2443 ( .A1(n2137), .A2(n2138), .A3(n2139), .A4(n2140), .ZN(n2136) );
  nd04d0 U2444 ( .A1(n2141), .A2(n2142), .A3(n2143), .A4(n2144), .ZN(n2135) );
  nd04d0 U2445 ( .A1(n2145), .A2(n2146), .A3(n2147), .A4(n2148), .ZN(n2134) );
  nd04d0 U2446 ( .A1(n2149), .A2(n2150), .A3(n2151), .A4(n2152), .ZN(n2133) );
  oai222d1 U2447 ( .A1(n1300), .A2(n1967), .B1(n2153), .B2(n1815), .C1(n1278), 
        .C2(n1896), .ZN(n3127) );
  nr04d0 U2448 ( .A1(n2154), .A2(n2155), .A3(n2156), .A4(n2157), .ZN(n2153) );
  nd04d0 U2449 ( .A1(n2158), .A2(n2159), .A3(n2160), .A4(n2161), .ZN(n2157) );
  nd04d0 U2450 ( .A1(n2162), .A2(n2163), .A3(n2164), .A4(n2165), .ZN(n2156) );
  nd04d0 U2451 ( .A1(n2166), .A2(n2167), .A3(n2168), .A4(n2169), .ZN(n2155) );
  nd04d0 U2452 ( .A1(n2170), .A2(n2171), .A3(n2172), .A4(n2173), .ZN(n2154) );
  oai222d1 U2453 ( .A1(n1278), .A2(n1967), .B1(n2174), .B2(n1815), .C1(n1256), 
        .C2(n1896), .ZN(n3126) );
  nr04d0 U2454 ( .A1(n2175), .A2(n2176), .A3(n2177), .A4(n2178), .ZN(n2174) );
  nd04d0 U2455 ( .A1(n2179), .A2(n2180), .A3(n2181), .A4(n2182), .ZN(n2178) );
  inv0d0 U2456 ( .I(n753), .ZN(n1742) );
  inv0d0 U2457 ( .I(n746), .ZN(n1703) );
  inv0d0 U2458 ( .I(n744), .ZN(n1698) );
  inv0d0 U2459 ( .I(n773), .ZN(n1663) );
  nd04d0 U2460 ( .A1(n2183), .A2(n2184), .A3(n2185), .A4(n2186), .ZN(n2177) );
  inv0d0 U2461 ( .I(n745), .ZN(n1693) );
  inv0d0 U2462 ( .I(n771), .ZN(n1658) );
  inv0d0 U2463 ( .I(n750), .ZN(n1727) );
  inv0d0 U2464 ( .I(n1957), .ZN(n1174) );
  inv0d0 U2465 ( .I(n772), .ZN(n1653) );
  nd04d0 U2466 ( .A1(n2187), .A2(n2188), .A3(n2189), .A4(n2190), .ZN(n2176) );
  inv0d0 U2467 ( .I(n748), .ZN(n1722) );
  inv0d0 U2468 ( .I(n1965), .ZN(n1685) );
  inv0d0 U2469 ( .I(n749), .ZN(n1717) );
  nd04d0 U2470 ( .A1(n2191), .A2(n2192), .A3(n2193), .A4(n2194), .ZN(n2175) );
  inv0d0 U2471 ( .I(n754), .ZN(n1752) );
  inv0d0 U2472 ( .I(n769), .ZN(n1640) );
  inv0d0 U2473 ( .I(n752), .ZN(n1747) );
  inv0d0 U2474 ( .I(n767), .ZN(n1636) );
  oai222d1 U2475 ( .A1(n1256), .A2(n1967), .B1(n2195), .B2(n1815), .C1(n1201), 
        .C2(n1896), .ZN(n3125) );
  nr04d0 U2476 ( .A1(n2196), .A2(n2197), .A3(n2198), .A4(n2199), .ZN(n2195) );
  nd04d0 U2477 ( .A1(n2200), .A2(n2201), .A3(n2202), .A4(n2203), .ZN(n2199) );
  inv0d0 U2478 ( .I(n1880), .ZN(n1776) );
  inv0d0 U2479 ( .I(n1889), .ZN(n1772) );
  nd04d0 U2480 ( .A1(n2204), .A2(n2205), .A3(n2206), .A4(n2207), .ZN(n2198) );
  nd04d0 U2481 ( .A1(n2208), .A2(n2209), .A3(n2210), .A4(n2211), .ZN(n2197) );
  nd04d0 U2482 ( .A1(n2212), .A2(n2213), .A3(n2214), .A4(n2215), .ZN(n2196) );
  oai222d1 U2483 ( .A1(n1201), .A2(n1967), .B1(n2216), .B2(n1815), .C1(n1202), 
        .C2(n1896), .ZN(n3124) );
  nr04d0 U2484 ( .A1(n2217), .A2(n2218), .A3(n2219), .A4(n2220), .ZN(n2216) );
  nd04d0 U2485 ( .A1(n2221), .A2(n2222), .A3(n2223), .A4(n2224), .ZN(n2220) );
  inv0d0 U2486 ( .I(n1783), .ZN(n1853) );
  inv0d0 U2487 ( .I(n1779), .ZN(n1343) );
  nr02d0 U2488 ( .A1(pad_count_1[1]), .A2(pad_count_1[2]), .ZN(n2225) );
  nd04d0 U2489 ( .A1(n2234), .A2(n2235), .A3(n2236), .A4(n2237), .ZN(n2219) );
  nr02d0 U2490 ( .A1(n1848), .A2(pad_count_1[2]), .ZN(n2238) );
  nd04d0 U2491 ( .A1(n2239), .A2(n2240), .A3(n2241), .A4(n2242), .ZN(n2218) );
  nr02d0 U2492 ( .A1(n1849), .A2(pad_count_1[1]), .ZN(n2243) );
  nd04d0 U2493 ( .A1(n2244), .A2(n2245), .A3(n2246), .A4(n2247), .ZN(n2217) );
  nr03d0 U2494 ( .A1(pad_count_1[3]), .A2(pad_count_1[4]), .A3(pad_count_1[0]), 
        .ZN(n2226) );
  nr03d0 U2495 ( .A1(pad_count_1[0]), .A2(pad_count_1[4]), .A3(n1850), .ZN(
        n2227) );
  nr03d0 U2496 ( .A1(pad_count_1[0]), .A2(pad_count_1[3]), .A3(n2249), .ZN(
        n2228) );
  nr03d0 U2497 ( .A1(n1850), .A2(pad_count_1[0]), .A3(n2249), .ZN(n2229) );
  nr03d0 U2498 ( .A1(pad_count_1[3]), .A2(pad_count_1[4]), .A3(n1847), .ZN(
        n2230) );
  nr03d0 U2499 ( .A1(n1847), .A2(pad_count_1[4]), .A3(n1850), .ZN(n2231) );
  nr03d0 U2500 ( .A1(n1847), .A2(pad_count_1[3]), .A3(n2249), .ZN(n2232) );
  nr02d0 U2501 ( .A1(n1849), .A2(n1848), .ZN(n2248) );
  nr03d0 U2502 ( .A1(n1850), .A2(n1847), .A3(n2249), .ZN(n2233) );
  oai21d1 U2503 ( .B1(n1095), .B2(n1896), .A(n2250), .ZN(n3123) );
  oai21d1 U2504 ( .B1(n2251), .B2(n2252), .A(\U3/U32/Z_0 ), .ZN(n2250) );
  nd04d0 U2505 ( .A1(n2253), .A2(n2254), .A3(n2255), .A4(n2256), .ZN(n2252) );
  aoi221d1 U2506 ( .B1(n2257), .B2(n1633), .C1(n2258), .C2(n1628), .A(n2259), 
        .ZN(n2256) );
  oai222d1 U2507 ( .A1(n2260), .A2(n2261), .B1(n793), .B2(n2262), .C1(n2263), 
        .C2(n2264), .ZN(n2259) );
  inv0d0 U2508 ( .I(n2623), .ZN(n2263) );
  inv0d0 U2509 ( .I(n2626), .ZN(n793) );
  inv0d0 U2510 ( .I(n2624), .ZN(n2260) );
  inv0d0 U2511 ( .I(n2021), .ZN(n1628) );
  inv0d0 U2512 ( .I(n2013), .ZN(n1633) );
  aoi221d1 U2513 ( .B1(n2265), .B2(n1652), .C1(n2266), .C2(n1647), .A(n2267), 
        .ZN(n2255) );
  oai222d1 U2514 ( .A1(n2268), .A2(n2269), .B1(n1186), .B2(n2270), .C1(n1184), 
        .C2(n2271), .ZN(n2267) );
  inv0d0 U2515 ( .I(n2625), .ZN(n2268) );
  inv0d0 U2516 ( .I(n2627), .ZN(n1647) );
  inv0d0 U2517 ( .I(n1993), .ZN(n1652) );
  aoi221d1 U2518 ( .B1(n2272), .B2(n1678), .C1(n2273), .C2(n1673), .A(n2274), 
        .ZN(n2254) );
  oai222d1 U2519 ( .A1(n1190), .A2(n2275), .B1(n1191), .B2(n2276), .C1(n1189), 
        .C2(n2277), .ZN(n2274) );
  inv0d0 U2520 ( .I(n1979), .ZN(n1673) );
  inv0d0 U2521 ( .I(n1971), .ZN(n1678) );
  aoi221d1 U2522 ( .B1(n2278), .B2(n1682), .C1(n2279), .C2(n901), .A(n2280), 
        .ZN(n2253) );
  oai22d1 U2523 ( .A1(n1959), .A2(n2281), .B1(n1951), .B2(n2282), .ZN(n2280)
         );
  inv0d0 U2524 ( .I(n1197), .ZN(n901) );
  inv0d0 U2525 ( .I(n1198), .ZN(n1682) );
  nd04d0 U2526 ( .A1(n2283), .A2(n2284), .A3(n2285), .A4(n2286), .ZN(n2251) );
  aoi221d1 U2527 ( .B1(n2287), .B2(n1716), .C1(n2288), .C2(n1711), .A(n2289), 
        .ZN(n2286) );
  oai222d1 U2528 ( .A1(n1145), .A2(n2290), .B1(n1146), .B2(n2291), .C1(n1144), 
        .C2(n2292), .ZN(n2289) );
  inv0d0 U2529 ( .I(n2621), .ZN(n1711) );
  inv0d0 U2530 ( .I(n2622), .ZN(n1716) );
  aoi221d1 U2531 ( .B1(n2293), .B2(n1741), .C1(n2294), .C2(n1736), .A(n2295), 
        .ZN(n2285) );
  oai222d1 U2532 ( .A1(n1156), .A2(n2296), .B1(n1157), .B2(n2297), .C1(n1155), 
        .C2(n2298), .ZN(n2295) );
  inv0d0 U2533 ( .I(n1924), .ZN(n1736) );
  inv0d0 U2534 ( .I(n1916), .ZN(n1741) );
  aoi221d1 U2535 ( .B1(n2299), .B2(n1764), .C1(n2300), .C2(n1760), .A(n2301), 
        .ZN(n2284) );
  oai222d1 U2536 ( .A1(n1163), .A2(n2302), .B1(n1164), .B2(n1811), .C1(n1162), 
        .C2(n2303), .ZN(n2301) );
  inv0d0 U2537 ( .I(n1902), .ZN(n1760) );
  inv0d0 U2538 ( .I(n1894), .ZN(n1764) );
  aoi221d1 U2539 ( .B1(n2304), .B2(n1767), .C1(n2305), .C2(n1771), .A(n2306), 
        .ZN(n2283) );
  oai22d1 U2540 ( .A1(n1882), .A2(n2307), .B1(n2620), .B2(n2308), .ZN(n2306)
         );
  inv0d0 U2541 ( .I(n1169), .ZN(n1771) );
  inv0d0 U2542 ( .I(n1170), .ZN(n1767) );
  oai222d1 U2543 ( .A1(n1095), .A2(n1967), .B1(n2309), .B2(n1815), .C1(n1053), 
        .C2(n1896), .ZN(n3122) );
  nr02d0 U2544 ( .A1(n2310), .A2(n2311), .ZN(n2309) );
  nd04d0 U2545 ( .A1(n2312), .A2(n2313), .A3(n2314), .A4(n2315), .ZN(n2311) );
  aoi221d1 U2546 ( .B1(n2257), .B2(n1632), .C1(n2258), .C2(n1627), .A(n2316), 
        .ZN(n2315) );
  oai222d1 U2547 ( .A1(n2317), .A2(n2261), .B1(n1021), .B2(n2262), .C1(n2318), 
        .C2(n2264), .ZN(n2316) );
  inv0d0 U2548 ( .I(n2617), .ZN(n2318) );
  inv0d0 U2549 ( .I(n2616), .ZN(n1021) );
  inv0d0 U2550 ( .I(n2618), .ZN(n2317) );
  inv0d0 U2551 ( .I(n2022), .ZN(n1627) );
  inv0d0 U2552 ( .I(n2014), .ZN(n1632) );
  aoi221d1 U2553 ( .B1(n2265), .B2(n1651), .C1(n2266), .C2(n1102), .A(n2319), 
        .ZN(n2314) );
  oai222d1 U2554 ( .A1(n1092), .A2(n2269), .B1(n1128), .B2(n2270), .C1(n1126), 
        .C2(n2271), .ZN(n2319) );
  inv0d0 U2555 ( .I(n2619), .ZN(n1092) );
  inv0d0 U2556 ( .I(n2001), .ZN(n1102) );
  inv0d0 U2557 ( .I(n1994), .ZN(n1651) );
  aoi221d1 U2558 ( .B1(n2272), .B2(n1677), .C1(n2273), .C2(n1671), .A(n2320), 
        .ZN(n2313) );
  oai222d1 U2559 ( .A1(n1131), .A2(n2275), .B1(n1132), .B2(n2276), .C1(n1130), 
        .C2(n2277), .ZN(n2320) );
  inv0d0 U2560 ( .I(n1980), .ZN(n1671) );
  inv0d0 U2561 ( .I(n1972), .ZN(n1677) );
  aoi221d1 U2562 ( .B1(n2278), .B2(n1681), .C1(n2279), .C2(n1067), .A(n2321), 
        .ZN(n2312) );
  oai22d1 U2563 ( .A1(n1960), .A2(n2281), .B1(n1952), .B2(n2282), .ZN(n2321)
         );
  inv0d0 U2564 ( .I(n1134), .ZN(n1067) );
  inv0d0 U2565 ( .I(n1135), .ZN(n1681) );
  nd04d0 U2566 ( .A1(n2322), .A2(n2323), .A3(n2324), .A4(n2325), .ZN(n2310) );
  aoi221d1 U2567 ( .B1(n2287), .B2(n1715), .C1(n2288), .C2(n1710), .A(n2326), 
        .ZN(n2325) );
  oai222d1 U2568 ( .A1(n1104), .A2(n2290), .B1(n1105), .B2(n2291), .C1(n1103), 
        .C2(n2292), .ZN(n2326) );
  inv0d0 U2569 ( .I(n2614), .ZN(n1710) );
  inv0d0 U2570 ( .I(n2615), .ZN(n1715) );
  aoi221d1 U2571 ( .B1(n2293), .B2(n1740), .C1(n2294), .C2(n1735), .A(n2327), 
        .ZN(n2324) );
  oai222d1 U2572 ( .A1(n1108), .A2(n2296), .B1(n1109), .B2(n2297), .C1(n1107), 
        .C2(n2298), .ZN(n2327) );
  inv0d0 U2573 ( .I(n2613), .ZN(n1735) );
  inv0d0 U2574 ( .I(n1917), .ZN(n1740) );
  aoi221d1 U2575 ( .B1(n2299), .B2(n1763), .C1(n2300), .C2(n1759), .A(n2328), 
        .ZN(n2323) );
  oai222d1 U2576 ( .A1(n1112), .A2(n2302), .B1(n1113), .B2(n1811), .C1(n1111), 
        .C2(n2303), .ZN(n2328) );
  inv0d0 U2577 ( .I(n1903), .ZN(n1759) );
  inv0d0 U2578 ( .I(n1895), .ZN(n1763) );
  aoi221d1 U2579 ( .B1(n2304), .B2(\gpio_configure[3][1] ), .C1(n2305), .C2(
        n1042), .A(n2329), .ZN(n2322) );
  oai22d1 U2580 ( .A1(n1883), .A2(n2307), .B1(n1873), .B2(n2308), .ZN(n2329)
         );
  inv0d0 U2581 ( .I(n1115), .ZN(n1042) );
  oai222d1 U2582 ( .A1(n1053), .A2(n1967), .B1(n2330), .B2(n1815), .C1(n1030), 
        .C2(n1896), .ZN(n3121) );
  nr02d0 U2583 ( .A1(n2331), .A2(n2332), .ZN(n2330) );
  nd04d0 U2584 ( .A1(n2333), .A2(n2334), .A3(n2335), .A4(n2336), .ZN(n2332) );
  aoi221d1 U2585 ( .B1(n2257), .B2(\gpio_configure[33][2] ), .C1(n2258), .C2(
        \gpio_configure[34][2] ), .A(n2337), .ZN(n2336) );
  oai222d1 U2586 ( .A1(n498), .A2(n2261), .B1(n1082), .B2(n2262), .C1(n1080), 
        .C2(n2264), .ZN(n2337) );
  aoi221d1 U2587 ( .B1(n2265), .B2(\gpio_configure[28][2] ), .C1(n2266), .C2(
        \gpio_configure[29][2] ), .A(n2338), .ZN(n2335) );
  oai222d1 U2588 ( .A1(n1085), .A2(n2269), .B1(n2339), .B2(n2270), .C1(n1140), 
        .C2(n2271), .ZN(n2338) );
  inv0d0 U2589 ( .I(\gpio_configure[31][2] ), .ZN(n1140) );
  inv0d0 U2590 ( .I(\gpio_configure[30][2] ), .ZN(n2339) );
  aoi221d1 U2591 ( .B1(n2272), .B2(\gpio_configure[23][2] ), .C1(n2273), .C2(
        \gpio_configure[24][2] ), .A(n2340), .ZN(n2334) );
  oai222d1 U2592 ( .A1(n1167), .A2(n2275), .B1(n1168), .B2(n2276), .C1(n1166), 
        .C2(n2277), .ZN(n2340) );
  inv0d0 U2593 ( .I(\gpio_configure[26][2] ), .ZN(n1166) );
  inv0d0 U2594 ( .I(\gpio_configure[25][2] ), .ZN(n1168) );
  inv0d0 U2595 ( .I(\gpio_configure[27][2] ), .ZN(n1167) );
  aoi221d1 U2596 ( .B1(n2278), .B2(\gpio_configure[22][2] ), .C1(n2279), .C2(
        \gpio_configure[21][2] ), .A(n2341), .ZN(n2333) );
  oai22d1 U2597 ( .A1(n1177), .A2(n2281), .B1(n1180), .B2(n2282), .ZN(n2341)
         );
  inv0d0 U2598 ( .I(\gpio_configure[19][2] ), .ZN(n1180) );
  inv0d0 U2599 ( .I(\gpio_configure[20][2] ), .ZN(n1177) );
  nd04d0 U2600 ( .A1(n2342), .A2(n2343), .A3(n2344), .A4(n2345), .ZN(n2331) );
  aoi221d1 U2601 ( .B1(n2287), .B2(\gpio_configure[14][2] ), .C1(n2288), .C2(
        \gpio_configure[15][2] ), .A(n2346), .ZN(n2345) );
  oai222d1 U2602 ( .A1(n1172), .A2(n2290), .B1(n1233), .B2(n2291), .C1(n1234), 
        .C2(n2292), .ZN(n2346) );
  inv0d0 U2603 ( .I(\gpio_configure[17][2] ), .ZN(n1234) );
  inv0d0 U2604 ( .I(\gpio_configure[16][2] ), .ZN(n1233) );
  inv0d0 U2605 ( .I(\gpio_configure[18][2] ), .ZN(n1172) );
  aoi221d1 U2606 ( .B1(n2293), .B2(\gpio_configure[9][2] ), .C1(n2294), .C2(
        \gpio_configure[10][2] ), .A(n2347), .ZN(n2344) );
  oai222d1 U2607 ( .A1(n1230), .A2(n2296), .B1(n1224), .B2(n2297), .C1(n1229), 
        .C2(n2298), .ZN(n2347) );
  inv0d0 U2608 ( .I(\gpio_configure[12][2] ), .ZN(n1229) );
  inv0d0 U2609 ( .I(\gpio_configure[11][2] ), .ZN(n1224) );
  inv0d0 U2610 ( .I(\gpio_configure[13][2] ), .ZN(n1230) );
  aoi221d1 U2611 ( .B1(n2299), .B2(\gpio_configure[4][2] ), .C1(n2300), .C2(
        \gpio_configure[5][2] ), .A(n2348), .ZN(n2343) );
  oai222d1 U2612 ( .A1(n1221), .A2(n2302), .B1(n1219), .B2(n1811), .C1(n1220), 
        .C2(n2303), .ZN(n2348) );
  inv0d0 U2613 ( .I(\gpio_configure[7][2] ), .ZN(n1220) );
  inv0d0 U2614 ( .I(\gpio_configure[6][2] ), .ZN(n1219) );
  inv0d0 U2615 ( .I(\gpio_configure[8][2] ), .ZN(n1221) );
  aoi221d1 U2616 ( .B1(n2304), .B2(\gpio_configure[3][2] ), .C1(n2305), .C2(
        \gpio_configure[2][2] ), .A(n2349), .ZN(n2342) );
  oai22d1 U2617 ( .A1(n1208), .A2(n2307), .B1(n1207), .B2(n2308), .ZN(n2349)
         );
  inv0d0 U2618 ( .I(\gpio_configure[0][2] ), .ZN(n1207) );
  inv0d0 U2619 ( .I(\gpio_configure[1][2] ), .ZN(n1208) );
  oai222d1 U2620 ( .A1(n1030), .A2(n1967), .B1(n2350), .B2(n1815), .C1(n988), 
        .C2(n1896), .ZN(n3120) );
  nr02d0 U2621 ( .A1(n2351), .A2(n2352), .ZN(n2350) );
  nd04d0 U2622 ( .A1(n2353), .A2(n2354), .A3(n2355), .A4(n2356), .ZN(n2352) );
  aoi221d1 U2623 ( .B1(n2257), .B2(\gpio_configure[33][3] ), .C1(n2258), .C2(
        \gpio_configure[34][3] ), .A(n2357), .ZN(n2356) );
  oai222d1 U2624 ( .A1(n499), .A2(n2261), .B1(n496), .B2(n2262), .C1(n497), 
        .C2(n2264), .ZN(n2357) );
  aoi221d1 U2625 ( .B1(n2265), .B2(\gpio_configure[28][3] ), .C1(n2266), .C2(
        \gpio_configure[29][3] ), .A(n2358), .ZN(n2355) );
  oai222d1 U2626 ( .A1(mgmt_gpio_oeb[32]), .A2(n2269), .B1(mgmt_gpio_oeb[30]), 
        .B2(n2270), .C1(mgmt_gpio_oeb[31]), .C2(n2271), .ZN(n2358) );
  aoi221d1 U2627 ( .B1(n2272), .B2(\gpio_configure[23][3] ), .C1(n2273), .C2(
        \gpio_configure[24][3] ), .A(n2359), .ZN(n2354) );
  oai222d1 U2628 ( .A1(mgmt_gpio_oeb[27]), .A2(n2275), .B1(mgmt_gpio_oeb[25]), 
        .B2(n2276), .C1(mgmt_gpio_oeb[26]), .C2(n2277), .ZN(n2359) );
  aoi221d1 U2629 ( .B1(n2278), .B2(\gpio_configure[22][3] ), .C1(n2279), .C2(
        \gpio_configure[21][3] ), .A(n2360), .ZN(n2353) );
  oai22d1 U2630 ( .A1(mgmt_gpio_oeb[20]), .A2(n2281), .B1(mgmt_gpio_oeb[19]), 
        .B2(n2282), .ZN(n2360) );
  nd04d0 U2631 ( .A1(n2361), .A2(n2362), .A3(n2363), .A4(n2364), .ZN(n2351) );
  aoi221d1 U2632 ( .B1(n2287), .B2(\gpio_configure[14][3] ), .C1(n2288), .C2(
        \gpio_configure[15][3] ), .A(n2365), .ZN(n2364) );
  oai222d1 U2633 ( .A1(mgmt_gpio_oeb[18]), .A2(n2290), .B1(mgmt_gpio_oeb[16]), 
        .B2(n2291), .C1(mgmt_gpio_oeb[17]), .C2(n2292), .ZN(n2365) );
  aoi221d1 U2634 ( .B1(n2293), .B2(\gpio_configure[9][3] ), .C1(n2294), .C2(
        \gpio_configure[10][3] ), .A(n2366), .ZN(n2363) );
  oai222d1 U2635 ( .A1(mgmt_gpio_oeb[13]), .A2(n2296), .B1(mgmt_gpio_oeb[11]), 
        .B2(n2297), .C1(mgmt_gpio_oeb[12]), .C2(n2298), .ZN(n2366) );
  aoi221d1 U2636 ( .B1(n2299), .B2(\gpio_configure[4][3] ), .C1(n2300), .C2(
        \gpio_configure[5][3] ), .A(n2367), .ZN(n2362) );
  oai222d1 U2637 ( .A1(mgmt_gpio_oeb[8]), .A2(n2302), .B1(mgmt_gpio_oeb[6]), 
        .B2(n1811), .C1(mgmt_gpio_oeb[7]), .C2(n2303), .ZN(n2367) );
  aoi221d1 U2638 ( .B1(n2304), .B2(\gpio_configure[3][3] ), .C1(n2305), .C2(
        \gpio_configure[2][3] ), .A(n2368), .ZN(n2361) );
  oai22d1 U2639 ( .A1(n1250), .A2(n2307), .B1(n1249), .B2(n2308), .ZN(n2368)
         );
  oai222d1 U2640 ( .A1(n988), .A2(n1967), .B1(n2369), .B2(n1815), .C1(n946), 
        .C2(n1896), .ZN(n3119) );
  nr02d0 U2641 ( .A1(n2370), .A2(n2371), .ZN(n2369) );
  nd04d0 U2642 ( .A1(n2372), .A2(n2373), .A3(n2374), .A4(n2375), .ZN(n2371) );
  aoi221d1 U2643 ( .B1(n2257), .B2(\gpio_configure[33][4] ), .C1(n2258), .C2(
        \gpio_configure[34][4] ), .A(n2376), .ZN(n2375) );
  oai222d1 U2644 ( .A1(n1016), .A2(n2261), .B1(n1017), .B2(n2262), .C1(n1015), 
        .C2(n2264), .ZN(n2376) );
  aoi221d1 U2645 ( .B1(n2265), .B2(\gpio_configure[28][4] ), .C1(n2266), .C2(
        \gpio_configure[29][4] ), .A(n2377), .ZN(n2374) );
  oai222d1 U2646 ( .A1(n1020), .A2(n2269), .B1(n1420), .B2(n2270), .C1(n1437), 
        .C2(n2271), .ZN(n2377) );
  inv0d0 U2647 ( .I(\gpio_configure[31][4] ), .ZN(n1437) );
  inv0d0 U2648 ( .I(\gpio_configure[30][4] ), .ZN(n1420) );
  aoi221d1 U2649 ( .B1(n2272), .B2(\gpio_configure[23][4] ), .C1(n2273), .C2(
        \gpio_configure[24][4] ), .A(n2378), .ZN(n2373) );
  oai222d1 U2650 ( .A1(n1423), .A2(n2275), .B1(n1422), .B2(n2276), .C1(n1421), 
        .C2(n2277), .ZN(n2378) );
  inv0d0 U2651 ( .I(\gpio_configure[26][4] ), .ZN(n1421) );
  inv0d0 U2652 ( .I(\gpio_configure[25][4] ), .ZN(n1422) );
  inv0d0 U2653 ( .I(\gpio_configure[27][4] ), .ZN(n1423) );
  aoi221d1 U2654 ( .B1(n2278), .B2(\gpio_configure[22][4] ), .C1(n2279), .C2(
        \gpio_configure[21][4] ), .A(n2379), .ZN(n2372) );
  oai22d1 U2655 ( .A1(n1424), .A2(n2281), .B1(n1425), .B2(n2282), .ZN(n2379)
         );
  inv0d0 U2656 ( .I(\gpio_configure[19][4] ), .ZN(n1425) );
  inv0d0 U2657 ( .I(\gpio_configure[20][4] ), .ZN(n1424) );
  nd04d0 U2658 ( .A1(n2380), .A2(n2381), .A3(n2382), .A4(n2383), .ZN(n2370) );
  aoi221d1 U2659 ( .B1(n2287), .B2(\gpio_configure[14][4] ), .C1(n2288), .C2(
        \gpio_configure[15][4] ), .A(n2384), .ZN(n2383) );
  oai222d1 U2660 ( .A1(n1405), .A2(n2290), .B1(n1376), .B2(n2291), .C1(n1375), 
        .C2(n2292), .ZN(n2384) );
  inv0d0 U2661 ( .I(\gpio_configure[17][4] ), .ZN(n1375) );
  inv0d0 U2662 ( .I(\gpio_configure[16][4] ), .ZN(n1376) );
  inv0d0 U2663 ( .I(\gpio_configure[18][4] ), .ZN(n1405) );
  aoi221d1 U2664 ( .B1(n2293), .B2(\gpio_configure[9][4] ), .C1(n2294), .C2(
        \gpio_configure[10][4] ), .A(n2385), .ZN(n2382) );
  oai222d1 U2665 ( .A1(n1370), .A2(n2296), .B1(n1361), .B2(n2297), .C1(n1367), 
        .C2(n2298), .ZN(n2385) );
  inv0d0 U2666 ( .I(\gpio_configure[12][4] ), .ZN(n1367) );
  inv0d0 U2667 ( .I(\gpio_configure[11][4] ), .ZN(n1361) );
  inv0d0 U2668 ( .I(\gpio_configure[13][4] ), .ZN(n1370) );
  aoi221d1 U2669 ( .B1(n2299), .B2(\gpio_configure[4][4] ), .C1(n2300), .C2(
        \gpio_configure[5][4] ), .A(n2386), .ZN(n2381) );
  oai222d1 U2670 ( .A1(n1355), .A2(n2302), .B1(n1350), .B2(n1811), .C1(n1353), 
        .C2(n2303), .ZN(n2386) );
  inv0d0 U2671 ( .I(\gpio_configure[7][4] ), .ZN(n1353) );
  inv0d0 U2672 ( .I(\gpio_configure[6][4] ), .ZN(n1350) );
  inv0d0 U2673 ( .I(\gpio_configure[8][4] ), .ZN(n1355) );
  aoi221d1 U2674 ( .B1(n2304), .B2(\gpio_configure[3][4] ), .C1(n2305), .C2(
        \gpio_configure[2][4] ), .A(n2387), .ZN(n2380) );
  oai22d1 U2675 ( .A1(n2388), .A2(n2307), .B1(n2389), .B2(n2308), .ZN(n2387)
         );
  inv0d0 U2676 ( .I(\gpio_configure[0][4] ), .ZN(n2389) );
  inv0d0 U2677 ( .I(\gpio_configure[1][4] ), .ZN(n2388) );
  oai222d1 U2678 ( .A1(n946), .A2(n1967), .B1(n2390), .B2(n1815), .C1(n904), 
        .C2(n1896), .ZN(n3118) );
  nr02d0 U2679 ( .A1(n2391), .A2(n2392), .ZN(n2390) );
  nd04d0 U2680 ( .A1(n2393), .A2(n2394), .A3(n2395), .A4(n2396), .ZN(n2392) );
  aoi221d1 U2681 ( .B1(n2257), .B2(\gpio_configure[33][5] ), .C1(n2258), .C2(
        \gpio_configure[34][5] ), .A(n2397), .ZN(n2396) );
  oai222d1 U2682 ( .A1(n484), .A2(n2261), .B1(n975), .B2(n2262), .C1(n483), 
        .C2(n2264), .ZN(n2397) );
  aoi221d1 U2683 ( .B1(n2265), .B2(\gpio_configure[28][5] ), .C1(n2266), .C2(
        \gpio_configure[29][5] ), .A(n2398), .ZN(n2395) );
  oai222d1 U2684 ( .A1(n978), .A2(n2269), .B1(n1488), .B2(n2270), .C1(n1487), 
        .C2(n2271), .ZN(n2398) );
  inv0d0 U2685 ( .I(\gpio_configure[31][5] ), .ZN(n1487) );
  inv0d0 U2686 ( .I(\gpio_configure[30][5] ), .ZN(n1488) );
  aoi221d1 U2687 ( .B1(n2272), .B2(\gpio_configure[23][5] ), .C1(n2273), .C2(
        \gpio_configure[24][5] ), .A(n2399), .ZN(n2394) );
  oai222d1 U2688 ( .A1(n1474), .A2(n2275), .B1(n2400), .B2(n2276), .C1(n1475), 
        .C2(n2277), .ZN(n2399) );
  inv0d0 U2689 ( .I(\gpio_configure[26][5] ), .ZN(n1475) );
  inv0d0 U2690 ( .I(\gpio_configure[25][5] ), .ZN(n2400) );
  inv0d0 U2691 ( .I(\gpio_configure[27][5] ), .ZN(n1474) );
  aoi221d1 U2692 ( .B1(n2278), .B2(\gpio_configure[22][5] ), .C1(n2279), .C2(
        \gpio_configure[21][5] ), .A(n2401), .ZN(n2393) );
  oai22d1 U2693 ( .A1(n2402), .A2(n2281), .B1(n1480), .B2(n2282), .ZN(n2401)
         );
  inv0d0 U2694 ( .I(\gpio_configure[19][5] ), .ZN(n1480) );
  inv0d0 U2695 ( .I(\gpio_configure[20][5] ), .ZN(n2402) );
  nd04d0 U2696 ( .A1(n2403), .A2(n2404), .A3(n2405), .A4(n2406), .ZN(n2391) );
  aoi221d1 U2697 ( .B1(n2287), .B2(\gpio_configure[14][5] ), .C1(n2288), .C2(
        \gpio_configure[15][5] ), .A(n2407), .ZN(n2406) );
  oai222d1 U2698 ( .A1(n1479), .A2(n2290), .B1(n2408), .B2(n2291), .C1(n2409), 
        .C2(n2292), .ZN(n2407) );
  inv0d0 U2699 ( .I(\gpio_configure[17][5] ), .ZN(n2409) );
  inv0d0 U2700 ( .I(\gpio_configure[16][5] ), .ZN(n2408) );
  inv0d0 U2701 ( .I(\gpio_configure[18][5] ), .ZN(n1479) );
  aoi221d1 U2702 ( .B1(n2293), .B2(\gpio_configure[9][5] ), .C1(n2294), .C2(
        \gpio_configure[10][5] ), .A(n2410), .ZN(n2405) );
  oai222d1 U2703 ( .A1(n1447), .A2(n2296), .B1(n1449), .B2(n2297), .C1(n1451), 
        .C2(n2298), .ZN(n2410) );
  inv0d0 U2704 ( .I(\gpio_configure[12][5] ), .ZN(n1451) );
  inv0d0 U2705 ( .I(\gpio_configure[11][5] ), .ZN(n1449) );
  inv0d0 U2706 ( .I(\gpio_configure[13][5] ), .ZN(n1447) );
  aoi221d1 U2707 ( .B1(n2299), .B2(\gpio_configure[4][5] ), .C1(n2300), .C2(
        \gpio_configure[5][5] ), .A(n2411), .ZN(n2404) );
  oai222d1 U2708 ( .A1(n1460), .A2(n2302), .B1(n1457), .B2(n1811), .C1(n1459), 
        .C2(n2303), .ZN(n2411) );
  inv0d0 U2709 ( .I(\gpio_configure[7][5] ), .ZN(n1459) );
  inv0d0 U2710 ( .I(\gpio_configure[6][5] ), .ZN(n1457) );
  inv0d0 U2711 ( .I(\gpio_configure[8][5] ), .ZN(n1460) );
  aoi221d1 U2712 ( .B1(n2304), .B2(\gpio_configure[3][5] ), .C1(n2305), .C2(
        \gpio_configure[2][5] ), .A(n2412), .ZN(n2403) );
  oai22d1 U2713 ( .A1(n1467), .A2(n2307), .B1(n1468), .B2(n2308), .ZN(n2412)
         );
  inv0d0 U2714 ( .I(\gpio_configure[0][5] ), .ZN(n1468) );
  inv0d0 U2715 ( .I(\gpio_configure[1][5] ), .ZN(n1467) );
  oai222d1 U2716 ( .A1(n904), .A2(n1967), .B1(n2413), .B2(n1815), .C1(n862), 
        .C2(n1896), .ZN(n3117) );
  nr02d0 U2717 ( .A1(n2414), .A2(n2415), .ZN(n2413) );
  nd04d0 U2718 ( .A1(n2416), .A2(n2417), .A3(n2418), .A4(n2419), .ZN(n2415) );
  aoi221d1 U2719 ( .B1(n2257), .B2(\gpio_configure[33][6] ), .C1(n2258), .C2(
        \gpio_configure[34][6] ), .A(n2420), .ZN(n2419) );
  oai222d1 U2720 ( .A1(n480), .A2(n2261), .B1(n933), .B2(n2262), .C1(n479), 
        .C2(n2264), .ZN(n2420) );
  aoi221d1 U2721 ( .B1(n2265), .B2(\gpio_configure[28][6] ), .C1(n2266), .C2(
        \gpio_configure[29][6] ), .A(n2421), .ZN(n2418) );
  oai222d1 U2722 ( .A1(n936), .A2(n2269), .B1(n1517), .B2(n2270), .C1(n2422), 
        .C2(n2271), .ZN(n2421) );
  inv0d0 U2723 ( .I(\gpio_configure[31][6] ), .ZN(n2422) );
  inv0d0 U2724 ( .I(\gpio_configure[30][6] ), .ZN(n1517) );
  aoi221d1 U2725 ( .B1(n2272), .B2(\gpio_configure[23][6] ), .C1(n2273), .C2(
        \gpio_configure[24][6] ), .A(n2423), .ZN(n2417) );
  oai222d1 U2726 ( .A1(n1503), .A2(n2275), .B1(n2424), .B2(n2276), .C1(n1504), 
        .C2(n2277), .ZN(n2423) );
  inv0d0 U2727 ( .I(\gpio_configure[26][6] ), .ZN(n1504) );
  inv0d0 U2728 ( .I(\gpio_configure[25][6] ), .ZN(n2424) );
  inv0d0 U2729 ( .I(\gpio_configure[27][6] ), .ZN(n1503) );
  aoi221d1 U2730 ( .B1(n2278), .B2(\gpio_configure[22][6] ), .C1(n2279), .C2(
        \gpio_configure[21][6] ), .A(n2425), .ZN(n2416) );
  oai22d1 U2731 ( .A1(n2426), .A2(n2281), .B1(n1509), .B2(n2282), .ZN(n2425)
         );
  inv0d0 U2732 ( .I(\gpio_configure[19][6] ), .ZN(n1509) );
  inv0d0 U2733 ( .I(\gpio_configure[20][6] ), .ZN(n2426) );
  nd04d0 U2734 ( .A1(n2427), .A2(n2428), .A3(n2429), .A4(n2430), .ZN(n2414) );
  aoi221d1 U2735 ( .B1(n2287), .B2(\gpio_configure[14][6] ), .C1(n2288), .C2(
        \gpio_configure[15][6] ), .A(n2431), .ZN(n2430) );
  oai222d1 U2736 ( .A1(n1510), .A2(n2290), .B1(n1537), .B2(n2291), .C1(n2432), 
        .C2(n2292), .ZN(n2431) );
  inv0d0 U2737 ( .I(\gpio_configure[17][6] ), .ZN(n2432) );
  inv0d0 U2738 ( .I(\gpio_configure[16][6] ), .ZN(n1537) );
  inv0d0 U2739 ( .I(\gpio_configure[18][6] ), .ZN(n1510) );
  aoi221d1 U2740 ( .B1(n2293), .B2(\gpio_configure[9][6] ), .C1(n2294), .C2(
        \gpio_configure[10][6] ), .A(n2433), .ZN(n2429) );
  oai222d1 U2741 ( .A1(n1540), .A2(n2296), .B1(n1539), .B2(n2297), .C1(n1538), 
        .C2(n2298), .ZN(n2433) );
  inv0d0 U2742 ( .I(\gpio_configure[12][6] ), .ZN(n1538) );
  inv0d0 U2743 ( .I(\gpio_configure[11][6] ), .ZN(n1539) );
  inv0d0 U2744 ( .I(\gpio_configure[13][6] ), .ZN(n1540) );
  aoi221d1 U2745 ( .B1(n2299), .B2(\gpio_configure[4][6] ), .C1(n2300), .C2(
        \gpio_configure[5][6] ), .A(n2434), .ZN(n2428) );
  oai222d1 U2746 ( .A1(n1542), .A2(n2302), .B1(n1544), .B2(n1811), .C1(n1546), 
        .C2(n2303), .ZN(n2434) );
  inv0d0 U2747 ( .I(\gpio_configure[7][6] ), .ZN(n1546) );
  inv0d0 U2748 ( .I(\gpio_configure[6][6] ), .ZN(n1544) );
  inv0d0 U2749 ( .I(\gpio_configure[8][6] ), .ZN(n1542) );
  aoi221d1 U2750 ( .B1(n2304), .B2(\gpio_configure[3][6] ), .C1(n2305), .C2(
        \gpio_configure[2][6] ), .A(n2435), .ZN(n2427) );
  oai22d1 U2751 ( .A1(n1527), .A2(n2307), .B1(n1525), .B2(n2308), .ZN(n2435)
         );
  inv0d0 U2752 ( .I(\gpio_configure[0][6] ), .ZN(n1525) );
  inv0d0 U2753 ( .I(\gpio_configure[1][6] ), .ZN(n1527) );
  oai222d1 U2754 ( .A1(n862), .A2(n1967), .B1(n2436), .B2(n1815), .C1(n820), 
        .C2(n1896), .ZN(n3116) );
  nr02d0 U2755 ( .A1(n2437), .A2(n2438), .ZN(n2436) );
  nd04d0 U2756 ( .A1(n2439), .A2(n2440), .A3(n2441), .A4(n2442), .ZN(n2438) );
  aoi221d1 U2757 ( .B1(n2257), .B2(\gpio_configure[33][7] ), .C1(n2258), .C2(
        \gpio_configure[34][7] ), .A(n2443), .ZN(n2442) );
  oai222d1 U2758 ( .A1(n890), .A2(n2261), .B1(n891), .B2(n2262), .C1(n889), 
        .C2(n2264), .ZN(n2443) );
  aoi221d1 U2759 ( .B1(n2265), .B2(\gpio_configure[28][7] ), .C1(n2266), .C2(
        \gpio_configure[29][7] ), .A(n2444), .ZN(n2441) );
  oai222d1 U2760 ( .A1(n894), .A2(n2269), .B1(n1601), .B2(n2270), .C1(n1600), 
        .C2(n2271), .ZN(n2444) );
  inv0d0 U2761 ( .I(\gpio_configure[31][7] ), .ZN(n1600) );
  inv0d0 U2762 ( .I(\gpio_configure[30][7] ), .ZN(n1601) );
  aoi221d1 U2763 ( .B1(n2272), .B2(\gpio_configure[23][7] ), .C1(n2273), .C2(
        \gpio_configure[24][7] ), .A(n2445), .ZN(n2440) );
  oai222d1 U2764 ( .A1(n1586), .A2(n2275), .B1(n1588), .B2(n2276), .C1(n1590), 
        .C2(n2277), .ZN(n2445) );
  inv0d0 U2765 ( .I(\gpio_configure[26][7] ), .ZN(n1590) );
  inv0d0 U2766 ( .I(\gpio_configure[25][7] ), .ZN(n1588) );
  inv0d0 U2767 ( .I(\gpio_configure[27][7] ), .ZN(n1586) );
  aoi221d1 U2768 ( .B1(n2278), .B2(\gpio_configure[22][7] ), .C1(n2279), .C2(
        \gpio_configure[21][7] ), .A(n2446), .ZN(n2439) );
  oai22d1 U2769 ( .A1(n1593), .A2(n2281), .B1(n1591), .B2(n2282), .ZN(n2446)
         );
  inv0d0 U2770 ( .I(\gpio_configure[19][7] ), .ZN(n1591) );
  inv0d0 U2771 ( .I(\gpio_configure[20][7] ), .ZN(n1593) );
  nd04d0 U2772 ( .A1(n2447), .A2(n2448), .A3(n2449), .A4(n2450), .ZN(n2437) );
  aoi221d1 U2773 ( .B1(n2287), .B2(\gpio_configure[14][7] ), .C1(n2288), .C2(
        \gpio_configure[15][7] ), .A(n2451), .ZN(n2450) );
  oai222d1 U2774 ( .A1(n1592), .A2(n2290), .B1(n1569), .B2(n2291), .C1(n1571), 
        .C2(n2292), .ZN(n2451) );
  inv0d0 U2775 ( .I(\gpio_configure[17][7] ), .ZN(n1571) );
  inv0d0 U2776 ( .I(\gpio_configure[16][7] ), .ZN(n1569) );
  inv0d0 U2777 ( .I(\gpio_configure[18][7] ), .ZN(n1592) );
  aoi221d1 U2778 ( .B1(n2293), .B2(\gpio_configure[9][7] ), .C1(n2294), .C2(
        \gpio_configure[10][7] ), .A(n2452), .ZN(n2449) );
  oai222d1 U2779 ( .A1(n1572), .A2(n2296), .B1(n1577), .B2(n2297), .C1(n1573), 
        .C2(n2298), .ZN(n2452) );
  inv0d0 U2780 ( .I(\gpio_configure[12][7] ), .ZN(n1573) );
  inv0d0 U2781 ( .I(\gpio_configure[11][7] ), .ZN(n1577) );
  inv0d0 U2782 ( .I(\gpio_configure[13][7] ), .ZN(n1572) );
  aoi221d1 U2783 ( .B1(n2299), .B2(\gpio_configure[4][7] ), .C1(n2300), .C2(
        \gpio_configure[5][7] ), .A(n2453), .ZN(n2448) );
  oai222d1 U2784 ( .A1(n1580), .A2(n2302), .B1(n1579), .B2(n1811), .C1(n1578), 
        .C2(n2303), .ZN(n2453) );
  inv0d0 U2785 ( .I(\gpio_configure[7][7] ), .ZN(n1578) );
  inv0d0 U2786 ( .I(\gpio_configure[6][7] ), .ZN(n1579) );
  inv0d0 U2787 ( .I(\gpio_configure[8][7] ), .ZN(n1580) );
  aoi221d1 U2788 ( .B1(n2304), .B2(\gpio_configure[3][7] ), .C1(n2305), .C2(
        \gpio_configure[2][7] ), .A(n2454), .ZN(n2447) );
  oai22d1 U2789 ( .A1(n1557), .A2(n2307), .B1(n1558), .B2(n2308), .ZN(n2454)
         );
  inv0d0 U2790 ( .I(\gpio_configure[0][7] ), .ZN(n1558) );
  inv0d0 U2791 ( .I(\gpio_configure[1][7] ), .ZN(n1557) );
  oai222d1 U2792 ( .A1(n820), .A2(n1967), .B1(n2455), .B2(n1815), .C1(n778), 
        .C2(n1896), .ZN(n3115) );
  nr02d0 U2793 ( .A1(n2456), .A2(n2457), .ZN(n2455) );
  nd04d0 U2794 ( .A1(n2458), .A2(n2459), .A3(n2460), .A4(n2461), .ZN(n2457) );
  aoi221d1 U2795 ( .B1(n2257), .B2(\gpio_configure[33][8] ), .C1(n2258), .C2(
        \gpio_configure[34][8] ), .A(n2462), .ZN(n2461) );
  oai222d1 U2796 ( .A1(n848), .A2(n2261), .B1(n849), .B2(n2262), .C1(n847), 
        .C2(n2264), .ZN(n2462) );
  aoi221d1 U2797 ( .B1(n2265), .B2(\gpio_configure[28][8] ), .C1(n2266), .C2(
        \gpio_configure[29][8] ), .A(n2463), .ZN(n2460) );
  oai222d1 U2798 ( .A1(n852), .A2(n2269), .B1(n801), .B2(n2270), .C1(n2464), 
        .C2(n2271), .ZN(n2463) );
  inv0d0 U2799 ( .I(\gpio_configure[31][8] ), .ZN(n2464) );
  inv0d0 U2800 ( .I(\gpio_configure[30][8] ), .ZN(n801) );
  aoi221d1 U2801 ( .B1(n2272), .B2(\gpio_configure[23][8] ), .C1(n2273), .C2(
        \gpio_configure[24][8] ), .A(n2465), .ZN(n2459) );
  oai222d1 U2802 ( .A1(n871), .A2(n2275), .B1(n867), .B2(n2276), .C1(n865), 
        .C2(n2277), .ZN(n2465) );
  inv0d0 U2803 ( .I(\gpio_configure[26][8] ), .ZN(n865) );
  inv0d0 U2804 ( .I(\gpio_configure[25][8] ), .ZN(n867) );
  inv0d0 U2805 ( .I(\gpio_configure[27][8] ), .ZN(n871) );
  aoi221d1 U2806 ( .B1(n2278), .B2(\gpio_configure[22][8] ), .C1(n2279), .C2(
        \gpio_configure[21][8] ), .A(n2466), .ZN(n2458) );
  oai22d1 U2807 ( .A1(n884), .A2(n2281), .B1(n2467), .B2(n2282), .ZN(n2466) );
  inv0d0 U2808 ( .I(\gpio_configure[19][8] ), .ZN(n2467) );
  inv0d0 U2809 ( .I(\gpio_configure[20][8] ), .ZN(n884) );
  nd04d0 U2810 ( .A1(n2468), .A2(n2469), .A3(n2470), .A4(n2471), .ZN(n2456) );
  aoi221d1 U2811 ( .B1(n2287), .B2(\gpio_configure[14][8] ), .C1(n2288), .C2(
        \gpio_configure[15][8] ), .A(n2472), .ZN(n2471) );
  oai222d1 U2812 ( .A1(n886), .A2(n2290), .B1(n916), .B2(n2291), .C1(n954), 
        .C2(n2292), .ZN(n2472) );
  inv0d0 U2813 ( .I(\gpio_configure[17][8] ), .ZN(n954) );
  inv0d0 U2814 ( .I(\gpio_configure[16][8] ), .ZN(n916) );
  inv0d0 U2815 ( .I(\gpio_configure[18][8] ), .ZN(n886) );
  aoi221d1 U2816 ( .B1(n2293), .B2(\gpio_configure[9][8] ), .C1(n2294), .C2(
        \gpio_configure[10][8] ), .A(n2473), .ZN(n2470) );
  oai222d1 U2817 ( .A1(n922), .A2(n2296), .B1(n920), .B2(n2297), .C1(n918), 
        .C2(n2298), .ZN(n2473) );
  inv0d0 U2818 ( .I(\gpio_configure[12][8] ), .ZN(n918) );
  inv0d0 U2819 ( .I(\gpio_configure[11][8] ), .ZN(n920) );
  inv0d0 U2820 ( .I(\gpio_configure[13][8] ), .ZN(n922) );
  aoi221d1 U2821 ( .B1(n2299), .B2(\gpio_configure[4][8] ), .C1(n2300), .C2(
        \gpio_configure[5][8] ), .A(n2474), .ZN(n2469) );
  oai222d1 U2822 ( .A1(n926), .A2(n2302), .B1(n930), .B2(n1811), .C1(n932), 
        .C2(n2303), .ZN(n2474) );
  inv0d0 U2823 ( .I(\gpio_configure[7][8] ), .ZN(n932) );
  inv0d0 U2824 ( .I(\gpio_configure[6][8] ), .ZN(n930) );
  inv0d0 U2825 ( .I(\gpio_configure[8][8] ), .ZN(n926) );
  aoi221d1 U2826 ( .B1(n2304), .B2(\gpio_configure[3][8] ), .C1(n2305), .C2(
        \gpio_configure[2][8] ), .A(n2475), .ZN(n2468) );
  oai22d1 U2827 ( .A1(n2476), .A2(n2307), .B1(n2477), .B2(n2308), .ZN(n2475)
         );
  inv0d0 U2828 ( .I(\gpio_configure[0][8] ), .ZN(n2477) );
  inv0d0 U2829 ( .I(\gpio_configure[1][8] ), .ZN(n2476) );
  oai222d1 U2830 ( .A1(n778), .A2(n1967), .B1(n2478), .B2(n1815), .C1(n736), 
        .C2(n1896), .ZN(n3114) );
  nr02d0 U2831 ( .A1(n2479), .A2(n2480), .ZN(n2478) );
  nd04d0 U2832 ( .A1(n2481), .A2(n2482), .A3(n2483), .A4(n2484), .ZN(n2480) );
  aoi221d1 U2833 ( .B1(n2257), .B2(\gpio_configure[33][9] ), .C1(n2258), .C2(
        \gpio_configure[34][9] ), .A(n2485), .ZN(n2484) );
  oai222d1 U2834 ( .A1(n806), .A2(n2261), .B1(n807), .B2(n2262), .C1(n805), 
        .C2(n2264), .ZN(n2485) );
  aoi221d1 U2835 ( .B1(n2265), .B2(\gpio_configure[28][9] ), .C1(n2266), .C2(
        \gpio_configure[29][9] ), .A(n2486), .ZN(n2483) );
  oai222d1 U2836 ( .A1(n810), .A2(n2269), .B1(n1089), .B2(n2270), .C1(n1090), 
        .C2(n2271), .ZN(n2486) );
  inv0d0 U2837 ( .I(\gpio_configure[31][9] ), .ZN(n1090) );
  inv0d0 U2838 ( .I(\gpio_configure[30][9] ), .ZN(n1089) );
  aoi221d1 U2839 ( .B1(n2272), .B2(\gpio_configure[23][9] ), .C1(n2273), .C2(
        \gpio_configure[24][9] ), .A(n2487), .ZN(n2482) );
  oai222d1 U2840 ( .A1(n1078), .A2(n2275), .B1(n1076), .B2(n2276), .C1(n1077), 
        .C2(n2277), .ZN(n2487) );
  inv0d0 U2841 ( .I(\gpio_configure[26][9] ), .ZN(n1077) );
  inv0d0 U2842 ( .I(\gpio_configure[25][9] ), .ZN(n1076) );
  inv0d0 U2843 ( .I(\gpio_configure[27][9] ), .ZN(n1078) );
  aoi221d1 U2844 ( .B1(n2278), .B2(\gpio_configure[22][9] ), .C1(n2279), .C2(
        \gpio_configure[21][9] ), .A(n2488), .ZN(n2481) );
  oai22d1 U2845 ( .A1(n1064), .A2(n2281), .B1(n1062), .B2(n2282), .ZN(n2488)
         );
  inv0d0 U2846 ( .I(\gpio_configure[19][9] ), .ZN(n1062) );
  inv0d0 U2847 ( .I(\gpio_configure[20][9] ), .ZN(n1064) );
  nd04d0 U2848 ( .A1(n2489), .A2(n2490), .A3(n2491), .A4(n2492), .ZN(n2479) );
  aoi221d1 U2849 ( .B1(n2287), .B2(\gpio_configure[14][9] ), .C1(n2288), .C2(
        \gpio_configure[15][9] ), .A(n2493), .ZN(n2492) );
  oai222d1 U2850 ( .A1(n1060), .A2(n2290), .B1(n1027), .B2(n2291), .C1(n1059), 
        .C2(n2292), .ZN(n2493) );
  inv0d0 U2851 ( .I(\gpio_configure[17][9] ), .ZN(n1059) );
  inv0d0 U2852 ( .I(\gpio_configure[16][9] ), .ZN(n1027) );
  inv0d0 U2853 ( .I(\gpio_configure[18][9] ), .ZN(n1060) );
  aoi221d1 U2854 ( .B1(n2293), .B2(\gpio_configure[9][9] ), .C1(n2294), .C2(
        \gpio_configure[10][9] ), .A(n2494), .ZN(n2491) );
  oai222d1 U2855 ( .A1(n1007), .A2(n2296), .B1(n1009), .B2(n2297), .C1(n1011), 
        .C2(n2298), .ZN(n2494) );
  inv0d0 U2856 ( .I(\gpio_configure[12][9] ), .ZN(n1011) );
  inv0d0 U2857 ( .I(\gpio_configure[11][9] ), .ZN(n1009) );
  inv0d0 U2858 ( .I(\gpio_configure[13][9] ), .ZN(n1007) );
  aoi221d1 U2859 ( .B1(n2299), .B2(\gpio_configure[4][9] ), .C1(n2300), .C2(
        \gpio_configure[5][9] ), .A(n2495), .ZN(n2490) );
  oai222d1 U2860 ( .A1(n1012), .A2(n2302), .B1(n1022), .B2(n1811), .C1(n1013), 
        .C2(n2303), .ZN(n2495) );
  inv0d0 U2861 ( .I(\gpio_configure[7][9] ), .ZN(n1013) );
  inv0d0 U2862 ( .I(\gpio_configure[6][9] ), .ZN(n1022) );
  inv0d0 U2863 ( .I(\gpio_configure[8][9] ), .ZN(n1012) );
  aoi221d1 U2864 ( .B1(n2304), .B2(\gpio_configure[3][9] ), .C1(n2305), .C2(
        \gpio_configure[2][9] ), .A(n2496), .ZN(n2489) );
  oai22d1 U2865 ( .A1(n2497), .A2(n2307), .B1(n2498), .B2(n2308), .ZN(n2496)
         );
  inv0d0 U2866 ( .I(\gpio_configure[0][9] ), .ZN(n2498) );
  inv0d0 U2867 ( .I(\gpio_configure[1][9] ), .ZN(n2497) );
  oai222d1 U2868 ( .A1(n736), .A2(n1967), .B1(n2499), .B2(n1815), .C1(n694), 
        .C2(n1896), .ZN(n3113) );
  nr02d0 U2869 ( .A1(n2500), .A2(n2501), .ZN(n2499) );
  nd04d0 U2870 ( .A1(n2502), .A2(n2503), .A3(n2504), .A4(n2505), .ZN(n2501) );
  aoi221d1 U2871 ( .B1(n2257), .B2(n1629), .C1(n2258), .C2(n1624), .A(n2506), 
        .ZN(n2505) );
  oai222d1 U2872 ( .A1(n764), .A2(n2261), .B1(n2507), .B2(n2262), .C1(n763), 
        .C2(n2264), .ZN(n2506) );
  inv0d0 U2873 ( .I(n2612), .ZN(n2507) );
  inv0d0 U2874 ( .I(n2027), .ZN(n1624) );
  inv0d0 U2875 ( .I(n2019), .ZN(n1629) );
  aoi221d1 U2876 ( .B1(n2265), .B2(n1648), .C1(n2266), .C2(n1644), .A(n2508), 
        .ZN(n2504) );
  oai222d1 U2877 ( .A1(n1138), .A2(n2269), .B1(n769), .B2(n2270), .C1(n767), 
        .C2(n2271), .ZN(n2508) );
  inv0d0 U2878 ( .I(n2611), .ZN(n1138) );
  inv0d0 U2879 ( .I(n2005), .ZN(n1644) );
  inv0d0 U2880 ( .I(n1999), .ZN(n1648) );
  aoi221d1 U2881 ( .B1(n2272), .B2(n1182), .C1(n2273), .C2(n1668), .A(n2509), 
        .ZN(n2503) );
  oai222d1 U2882 ( .A1(n772), .A2(n2275), .B1(n773), .B2(n2276), .C1(n771), 
        .C2(n2277), .ZN(n2509) );
  inv0d0 U2883 ( .I(n1985), .ZN(n1668) );
  inv0d0 U2884 ( .I(n1977), .ZN(n1182) );
  aoi221d1 U2885 ( .B1(n2278), .B2(n1183), .C1(n2279), .C2(n1187), .A(n2510), 
        .ZN(n2502) );
  oai22d1 U2886 ( .A1(n1965), .A2(n2281), .B1(n1957), .B2(n2282), .ZN(n2510)
         );
  inv0d0 U2887 ( .I(n775), .ZN(n1187) );
  inv0d0 U2888 ( .I(n776), .ZN(n1183) );
  nd04d0 U2889 ( .A1(n2511), .A2(n2512), .A3(n2513), .A4(n2514), .ZN(n2500) );
  aoi221d1 U2890 ( .B1(n2287), .B2(n1712), .C1(n2288), .C2(n1707), .A(n2515), 
        .ZN(n2514) );
  oai222d1 U2891 ( .A1(n745), .A2(n2290), .B1(n746), .B2(n2291), .C1(n744), 
        .C2(n2292), .ZN(n2515) );
  inv0d0 U2892 ( .I(n1943), .ZN(n1707) );
  inv0d0 U2893 ( .I(n1939), .ZN(n1712) );
  aoi221d1 U2894 ( .B1(n2293), .B2(n1737), .C1(n2294), .C2(n1732), .A(n2516), 
        .ZN(n2513) );
  oai222d1 U2895 ( .A1(n749), .A2(n2296), .B1(n750), .B2(n2297), .C1(n748), 
        .C2(n2298), .ZN(n2516) );
  inv0d0 U2896 ( .I(n1929), .ZN(n1732) );
  inv0d0 U2897 ( .I(n1922), .ZN(n1737) );
  aoi221d1 U2898 ( .B1(n2299), .B2(n1211), .C1(n2300), .C2(n1213), .A(n2517), 
        .ZN(n2512) );
  oai222d1 U2899 ( .A1(n753), .A2(n2302), .B1(n754), .B2(n1811), .C1(n752), 
        .C2(n2303), .ZN(n2517) );
  inv0d0 U2900 ( .I(n1908), .ZN(n1213) );
  inv0d0 U2901 ( .I(n1900), .ZN(n1211) );
  aoi221d1 U2902 ( .B1(n2304), .B2(\gpio_configure[3][10] ), .C1(n2305), .C2(
        n1769), .A(n2518), .ZN(n2511) );
  oai22d1 U2903 ( .A1(n1205), .A2(n2307), .B1(n1206), .B2(n2308), .ZN(n2518)
         );
  inv0d0 U2904 ( .I(\gpio_configure[0][10] ), .ZN(n1206) );
  inv0d0 U2905 ( .I(\gpio_configure[1][10] ), .ZN(n1205) );
  inv0d0 U2906 ( .I(n756), .ZN(n1769) );
  oai222d1 U2907 ( .A1(n694), .A2(n1967), .B1(n2519), .B2(n1815), .C1(n612), 
        .C2(n1896), .ZN(n3112) );
  nr02d0 U2908 ( .A1(n2520), .A2(n2521), .ZN(n2519) );
  nd04d0 U2909 ( .A1(n2522), .A2(n2523), .A3(n2524), .A4(n2525), .ZN(n2521) );
  aoi221d1 U2910 ( .B1(n2257), .B2(\gpio_configure[33][11] ), .C1(n2258), .C2(
        \gpio_configure[34][11] ), .A(n2526), .ZN(n2525) );
  oai222d1 U2911 ( .A1(n1321), .A2(n2261), .B1(n723), .B2(n2262), .C1(n1320), 
        .C2(n2264), .ZN(n2526) );
  inv0d0 U2912 ( .I(n2609), .ZN(n1320) );
  inv0d0 U2913 ( .I(n2610), .ZN(n1321) );
  aoi221d1 U2914 ( .B1(n2265), .B2(\gpio_configure[28][11] ), .C1(n2266), .C2(
        \gpio_configure[29][11] ), .A(n2527), .ZN(n2524) );
  oai222d1 U2915 ( .A1(n726), .A2(n2269), .B1(n1313), .B2(n2270), .C1(n1316), 
        .C2(n2271), .ZN(n2527) );
  inv0d0 U2916 ( .I(\gpio_configure[31][11] ), .ZN(n1316) );
  inv0d0 U2917 ( .I(\gpio_configure[30][11] ), .ZN(n1313) );
  aoi221d1 U2918 ( .B1(n2272), .B2(\gpio_configure[23][11] ), .C1(n2273), .C2(
        \gpio_configure[24][11] ), .A(n2528), .ZN(n2523) );
  oai222d1 U2919 ( .A1(n1306), .A2(n2275), .B1(n1307), .B2(n2276), .C1(n1308), 
        .C2(n2277), .ZN(n2528) );
  inv0d0 U2920 ( .I(\gpio_configure[26][11] ), .ZN(n1308) );
  inv0d0 U2921 ( .I(\gpio_configure[25][11] ), .ZN(n1307) );
  inv0d0 U2922 ( .I(\gpio_configure[27][11] ), .ZN(n1306) );
  aoi221d1 U2923 ( .B1(n2278), .B2(\gpio_configure[22][11] ), .C1(n2279), .C2(
        \gpio_configure[21][11] ), .A(n2529), .ZN(n2522) );
  oai22d1 U2924 ( .A1(n1296), .A2(n2281), .B1(n1294), .B2(n2282), .ZN(n2529)
         );
  inv0d0 U2925 ( .I(\gpio_configure[19][11] ), .ZN(n1294) );
  inv0d0 U2926 ( .I(\gpio_configure[20][11] ), .ZN(n1296) );
  nd04d0 U2927 ( .A1(n2530), .A2(n2531), .A3(n2532), .A4(n2533), .ZN(n2520) );
  aoi221d1 U2928 ( .B1(n2287), .B2(\gpio_configure[14][11] ), .C1(n2288), .C2(
        \gpio_configure[15][11] ), .A(n2534), .ZN(n2533) );
  oai222d1 U2929 ( .A1(n1292), .A2(n2290), .B1(n1276), .B2(n2291), .C1(n1275), 
        .C2(n2292), .ZN(n2534) );
  inv0d0 U2930 ( .I(\gpio_configure[17][11] ), .ZN(n1275) );
  inv0d0 U2931 ( .I(\gpio_configure[16][11] ), .ZN(n1276) );
  inv0d0 U2932 ( .I(\gpio_configure[18][11] ), .ZN(n1292) );
  aoi221d1 U2933 ( .B1(n2293), .B2(\gpio_configure[9][11] ), .C1(n2294), .C2(
        \gpio_configure[10][11] ), .A(n2535), .ZN(n2532) );
  oai222d1 U2934 ( .A1(n1273), .A2(n2296), .B1(n1265), .B2(n2297), .C1(n1271), 
        .C2(n2298), .ZN(n2535) );
  inv0d0 U2935 ( .I(\gpio_configure[12][11] ), .ZN(n1271) );
  inv0d0 U2936 ( .I(\gpio_configure[11][11] ), .ZN(n1265) );
  inv0d0 U2937 ( .I(\gpio_configure[13][11] ), .ZN(n1273) );
  aoi221d1 U2938 ( .B1(n2299), .B2(\gpio_configure[4][11] ), .C1(n2300), .C2(
        \gpio_configure[5][11] ), .A(n2536), .ZN(n2531) );
  oai222d1 U2939 ( .A1(n1262), .A2(n2302), .B1(n1261), .B2(n1811), .C1(n1263), 
        .C2(n2303), .ZN(n2536) );
  inv0d0 U2940 ( .I(\gpio_configure[7][11] ), .ZN(n1263) );
  inv0d0 U2941 ( .I(\gpio_configure[6][11] ), .ZN(n1261) );
  inv0d0 U2942 ( .I(\gpio_configure[8][11] ), .ZN(n1262) );
  aoi221d1 U2943 ( .B1(n2304), .B2(n1765), .C1(n2305), .C2(
        \gpio_configure[2][11] ), .A(n2537), .ZN(n2530) );
  oai22d1 U2944 ( .A1(n1889), .A2(n2307), .B1(n1880), .B2(n2308), .ZN(n2537)
         );
  inv0d0 U2945 ( .I(n715), .ZN(n1765) );
  oai222d1 U2946 ( .A1(n612), .A2(n1967), .B1(n2538), .B2(n1815), .C1(n477), 
        .C2(n1896), .ZN(n3111) );
  nr02d0 U2947 ( .A1(n2539), .A2(n2540), .ZN(n2538) );
  nd04d0 U2948 ( .A1(n2541), .A2(n2542), .A3(n2543), .A4(n2544), .ZN(n2540) );
  aoi221d1 U2949 ( .B1(n2257), .B2(\gpio_configure[33][12] ), .C1(n2258), .C2(
        \gpio_configure[34][12] ), .A(n2545), .ZN(n2544) );
  oai222d1 U2950 ( .A1(n1407), .A2(n2261), .B1(n666), .B2(n2262), .C1(n1406), 
        .C2(n2264), .ZN(n2545) );
  inv0d0 U2951 ( .I(n2607), .ZN(n1406) );
  inv0d0 U2952 ( .I(n2608), .ZN(n1407) );
  aoi221d1 U2953 ( .B1(n2265), .B2(\gpio_configure[28][12] ), .C1(n2266), .C2(
        \gpio_configure[29][12] ), .A(n2549), .ZN(n2543) );
  oai222d1 U2954 ( .A1(n673), .A2(n2269), .B1(n1411), .B2(n2270), .C1(n1413), 
        .C2(n2271), .ZN(n2549) );
  inv0d0 U2955 ( .I(\gpio_configure[31][12] ), .ZN(n1413) );
  inv0d0 U2956 ( .I(\gpio_configure[30][12] ), .ZN(n1411) );
  aoi221d1 U2957 ( .B1(n2272), .B2(\gpio_configure[23][12] ), .C1(n2273), .C2(
        \gpio_configure[24][12] ), .A(n2556), .ZN(n2542) );
  oai222d1 U2958 ( .A1(n1386), .A2(n2275), .B1(n1392), .B2(n2276), .C1(n1387), 
        .C2(n2277), .ZN(n2556) );
  inv0d0 U2959 ( .I(\gpio_configure[26][12] ), .ZN(n1387) );
  inv0d0 U2960 ( .I(\gpio_configure[25][12] ), .ZN(n1392) );
  inv0d0 U2961 ( .I(\gpio_configure[27][12] ), .ZN(n1386) );
  nr02d0 U2962 ( .A1(n2559), .A2(n1827), .ZN(n2550) );
  aoi221d1 U2963 ( .B1(n2278), .B2(\gpio_configure[22][12] ), .C1(n2279), .C2(
        \gpio_configure[21][12] ), .A(n2561), .ZN(n2541) );
  oai22d1 U2964 ( .A1(n1394), .A2(n2281), .B1(n1397), .B2(n2282), .ZN(n2561)
         );
  inv0d0 U2965 ( .I(\gpio_configure[19][12] ), .ZN(n1397) );
  inv0d0 U2966 ( .I(\gpio_configure[20][12] ), .ZN(n1394) );
  nd04d0 U2967 ( .A1(n2562), .A2(n2563), .A3(n2564), .A4(n2565), .ZN(n2539) );
  aoi221d1 U2968 ( .B1(n2287), .B2(\gpio_configure[14][12] ), .C1(n2288), .C2(
        \gpio_configure[15][12] ), .A(n2566), .ZN(n2565) );
  oai222d1 U2969 ( .A1(n1396), .A2(n2290), .B1(n1373), .B2(n2291), .C1(n1352), 
        .C2(n2292), .ZN(n2566) );
  inv0d0 U2970 ( .I(\gpio_configure[17][12] ), .ZN(n1352) );
  inv0d0 U2971 ( .I(\gpio_configure[16][12] ), .ZN(n1373) );
  nr02d0 U2972 ( .A1(n2559), .A2(pad_count_2[3]), .ZN(n2560) );
  inv0d0 U2973 ( .I(\gpio_configure[18][12] ), .ZN(n1396) );
  aoi221d1 U2974 ( .B1(n2293), .B2(\gpio_configure[9][12] ), .C1(n2294), .C2(
        \gpio_configure[10][12] ), .A(n2568), .ZN(n2564) );
  oai222d1 U2975 ( .A1(n1368), .A2(n2296), .B1(n1360), .B2(n2297), .C1(n1371), 
        .C2(n2298), .ZN(n2568) );
  inv0d0 U2976 ( .I(\gpio_configure[12][12] ), .ZN(n1371) );
  inv0d0 U2977 ( .I(\gpio_configure[11][12] ), .ZN(n1360) );
  inv0d0 U2978 ( .I(\gpio_configure[13][12] ), .ZN(n1368) );
  aoi221d1 U2979 ( .B1(n2299), .B2(\gpio_configure[4][12] ), .C1(n2300), .C2(
        \gpio_configure[5][12] ), .A(n2569), .ZN(n2563) );
  oai222d1 U2980 ( .A1(n1354), .A2(n2302), .B1(n2570), .B2(n1811), .C1(n1351), 
        .C2(n2303), .ZN(n2569) );
  nr03d0 U2981 ( .A1(n1825), .A2(n2571), .A3(n2546), .ZN(n2551) );
  inv0d0 U2982 ( .I(\gpio_configure[7][12] ), .ZN(n1351) );
  an02d0 U2983 ( .A1(pad_count_2[2]), .A2(n2547), .Z(n2552) );
  inv0d0 U2984 ( .I(pad_count_2[4]), .ZN(n2559) );
  inv0d0 U2985 ( .I(\gpio_configure[6][12] ), .ZN(n2570) );
  nr02d0 U2986 ( .A1(n1827), .A2(pad_count_2[4]), .ZN(n2567) );
  inv0d0 U2987 ( .I(pad_count_2[3]), .ZN(n1827) );
  inv0d0 U2988 ( .I(\gpio_configure[8][12] ), .ZN(n1354) );
  nr03d0 U2989 ( .A1(n1825), .A2(pad_count_2[1]), .A3(n2546), .ZN(n2554) );
  nr03d0 U2990 ( .A1(pad_count_2[0]), .A2(pad_count_2[1]), .A3(n1825), .ZN(
        n2555) );
  aoi221d1 U2991 ( .B1(n2304), .B2(\gpio_configure[3][12] ), .C1(n2305), .C2(
        \gpio_configure[2][12] ), .A(n2573), .ZN(n2562) );
  oai22d1 U2992 ( .A1(n1779), .A2(n2307), .B1(n1783), .B2(n2308), .ZN(n2573)
         );
  nr03d0 U2993 ( .A1(pad_count_2[1]), .A2(pad_count_2[2]), .A3(pad_count_2[0]), 
        .ZN(n2553) );
  nr03d0 U2994 ( .A1(pad_count_2[1]), .A2(pad_count_2[2]), .A3(n2546), .ZN(
        n2548) );
  an02d0 U2995 ( .A1(n2547), .A2(n1825), .Z(n2557) );
  inv0d0 U2996 ( .I(pad_count_2[2]), .ZN(n1825) );
  nr02d0 U2997 ( .A1(n2571), .A2(pad_count_2[0]), .ZN(n2547) );
  nr03d0 U2998 ( .A1(n2571), .A2(pad_count_2[2]), .A3(n2546), .ZN(n2558) );
  inv0d0 U2999 ( .I(pad_count_2[0]), .ZN(n2546) );
  inv0d0 U3000 ( .I(pad_count_2[1]), .ZN(n2571) );
  nr03d0 U3001 ( .A1(pad_count_2[4]), .A2(pad_count_2[5]), .A3(pad_count_2[3]), 
        .ZN(n2572) );
  inv0d0 U3002 ( .I(n1812), .ZN(n1842) );
  oai222d1 U3003 ( .A1(n602), .A2(n2574), .B1(n1609), .B2(n2575), .C1(n603), 
        .C2(n2576), .ZN(n3110) );
  oai222d1 U3004 ( .A1(n600), .A2(n2574), .B1(n1608), .B2(n2575), .C1(n504), 
        .C2(n2576), .ZN(n3109) );
  oai222d1 U3005 ( .A1(n598), .A2(n2574), .B1(n16), .B2(n2575), .C1(n505), 
        .C2(n2576), .ZN(n3108) );
  oai222d1 U3006 ( .A1(n596), .A2(n2574), .B1(n11), .B2(n2575), .C1(n506), 
        .C2(n2576), .ZN(n3107) );
  oai222d1 U3007 ( .A1(n594), .A2(n2574), .B1(n6), .B2(n2575), .C1(n491), .C2(
        n2576), .ZN(n3106) );
  oai222d1 U3008 ( .A1(n592), .A2(n2574), .B1(n1867), .B2(n2575), .C1(n482), 
        .C2(n2576), .ZN(n3105) );
  oai222d1 U3009 ( .A1(n590), .A2(n2574), .B1(n1870), .B2(n2575), .C1(n591), 
        .C2(n2576), .ZN(n3104) );
  oai222d1 U3010 ( .A1(n586), .A2(n2574), .B1(n1872), .B2(n2575), .C1(n476), 
        .C2(n2576), .ZN(n3103) );
  nd02d0 U3011 ( .A1(n831), .A2(n2576), .ZN(n2575) );
  inv0d0 U3012 ( .I(n1433), .ZN(n831) );
  nd02d0 U3013 ( .A1(n844), .A2(n2576), .ZN(n2574) );
  oai21d1 U3014 ( .B1(n1433), .B2(n2577), .A(n2578), .ZN(n2576) );
  nd02d0 U3015 ( .A1(n1865), .A2(n837), .ZN(n1433) );
  oai222d1 U3016 ( .A1(n581), .A2(n2579), .B1(n1609), .B2(n2580), .C1(n582), 
        .C2(n2581), .ZN(n3102) );
  oai222d1 U3017 ( .A1(n579), .A2(n2579), .B1(n1608), .B2(n2580), .C1(n580), 
        .C2(n2581), .ZN(n3101) );
  oai222d1 U3018 ( .A1(n577), .A2(n2579), .B1(n16), .B2(n2580), .C1(n578), 
        .C2(n2581), .ZN(n3100) );
  oai222d1 U3019 ( .A1(n575), .A2(n2579), .B1(n11), .B2(n2580), .C1(n507), 
        .C2(n2581), .ZN(n3099) );
  oai222d1 U3020 ( .A1(n573), .A2(n2579), .B1(n6), .B2(n2580), .C1(n490), .C2(
        n2581), .ZN(n3098) );
  oai222d1 U3021 ( .A1(n571), .A2(n2579), .B1(n1867), .B2(n2580), .C1(n572), 
        .C2(n2581), .ZN(n3097) );
  oai222d1 U3022 ( .A1(n569), .A2(n2579), .B1(n1870), .B2(n2580), .C1(n570), 
        .C2(n2581), .ZN(n3096) );
  oai222d1 U3023 ( .A1(n565), .A2(n2579), .B1(n1872), .B2(n2580), .C1(n568), 
        .C2(n2581), .ZN(n3095) );
  nd02d0 U3024 ( .A1(n826), .A2(n2581), .ZN(n2580) );
  inv0d0 U3025 ( .I(n1434), .ZN(n826) );
  nd02d0 U3026 ( .A1(n844), .A2(n2581), .ZN(n2579) );
  oai21d1 U3027 ( .B1(n1434), .B2(n2577), .A(n2578), .ZN(n2581) );
  nd02d0 U3028 ( .A1(n1615), .A2(n837), .ZN(n1434) );
  an02d0 U3029 ( .A1(n1877), .A2(n1885), .Z(n837) );
  nr02d0 U3030 ( .A1(n1892), .A2(n1893), .ZN(n1885) );
  inv0d0 U3031 ( .I(n812), .ZN(n1892) );
  oai222d1 U3032 ( .A1(n556), .A2(n2582), .B1(n1609), .B2(n2583), .C1(n508), 
        .C2(n2584), .ZN(n3094) );
  inv0d0 U3033 ( .I(n35), .ZN(n1609) );
  mx02d1 U3034 ( .I0(idata[0]), .I1(wbbd_data[0]), .S(wbbd_busy), .Z(n145) );
  oai222d1 U3035 ( .A1(n553), .A2(n2582), .B1(n1608), .B2(n2583), .C1(n509), 
        .C2(n2584), .ZN(n3093) );
  inv0d0 U3036 ( .I(n27), .ZN(n1608) );
  mx02d1 U3037 ( .I0(idata[1]), .I1(wbbd_data[1]), .S(wbbd_busy), .Z(n1602) );
  oai222d1 U3038 ( .A1(n550), .A2(n2582), .B1(n16), .B2(n2583), .C1(n510), 
        .C2(n2584), .ZN(n3092) );
  mx02d1 U3039 ( .I0(idata[2]), .I1(wbbd_data[2]), .S(wbbd_busy), .Z(n1613) );
  oai222d1 U3040 ( .A1(n547), .A2(n2582), .B1(n11), .B2(n2583), .C1(n511), 
        .C2(n2584), .ZN(n3091) );
  mx02d1 U3041 ( .I0(idata[3]), .I1(wbbd_data[3]), .S(wbbd_busy), .Z(n147) );
  oai222d1 U3042 ( .A1(n544), .A2(n2582), .B1(n6), .B2(n2583), .C1(n489), .C2(
        n2584), .ZN(n3090) );
  mx02d1 U3043 ( .I0(idata[4]), .I1(wbbd_data[4]), .S(wbbd_busy), .Z(n1807) );
  oai222d1 U3044 ( .A1(n541), .A2(n2582), .B1(n1867), .B2(n2583), .C1(n481), 
        .C2(n2584), .ZN(n3089) );
  inv0d0 U3045 ( .I(n1866), .ZN(n1867) );
  oai222d1 U3046 ( .A1(n538), .A2(n2582), .B1(n1870), .B2(n2583), .C1(n478), 
        .C2(n2584), .ZN(n3088) );
  inv0d0 U3047 ( .I(n1869), .ZN(n1870) );
  oai222d1 U3048 ( .A1(n533), .A2(n2582), .B1(n1872), .B2(n2583), .C1(n475), 
        .C2(n2584), .ZN(n3087) );
  nd02d0 U3049 ( .A1(n840), .A2(n2584), .ZN(n2583) );
  inv0d0 U3050 ( .I(n2585), .ZN(n840) );
  inv0d0 U3051 ( .I(n1871), .ZN(n1872) );
  nd02d0 U3052 ( .A1(n844), .A2(n2584), .ZN(n2582) );
  oai21d1 U3053 ( .B1(n2585), .B2(n2577), .A(n2578), .ZN(n2584) );
  nd02d0 U3054 ( .A1(n1801), .A2(n2586), .ZN(n2578) );
  an02d0 U3055 ( .A1(n1799), .A2(n844), .Z(n1801) );
  nd02d0 U3056 ( .A1(n165), .A2(n1799), .ZN(n2577) );
  nr02d0 U3057 ( .A1(n1606), .A2(n781), .ZN(n1799) );
  inv0d0 U3058 ( .I(n1548), .ZN(n781) );
  nd02d0 U3059 ( .A1(iaddr[7]), .A2(n172), .ZN(n1548) );
  mx02d1 U3060 ( .I0(n517), .I1(n2587), .S(n172), .Z(n1606) );
  inv0d0 U3061 ( .I(wbbd_busy), .ZN(n172) );
  inv0d0 U3062 ( .I(wrstb), .ZN(n2587) );
  nd02d0 U3063 ( .A1(n1865), .A2(n1795), .ZN(n2585) );
  inv0d0 U3064 ( .I(n834), .ZN(n1865) );
  nd03d0 U3065 ( .A1(n1863), .A2(n819), .A3(n1860), .ZN(n834) );
  inv0d0 U3066 ( .I(n1798), .ZN(n1795) );
  nd02d0 U3067 ( .A1(n1884), .A2(n1877), .ZN(n1798) );
  inv0d0 U3068 ( .I(n814), .ZN(n1877) );
  nd02d0 U3069 ( .A1(n1887), .A2(n1886), .ZN(n814) );
  inv0d0 U3070 ( .I(n1890), .ZN(n1886) );
  mx02d1 U3071 ( .I0(iaddr[4]), .I1(n2588), .S(wbbd_busy), .Z(n1890) );
  inv0d0 U3072 ( .I(n514), .ZN(n2588) );
  mx02d1 U3073 ( .I0(iaddr[3]), .I1(wbbd_addr[3]), .S(wbbd_busy), .Z(n1887) );
  nr02d0 U3074 ( .A1(n818), .A2(n812), .ZN(n1884) );
  mx02d1 U3075 ( .I0(iaddr[2]), .I1(wbbd_addr[2]), .S(wbbd_busy), .Z(n812) );
  inv0d0 U3076 ( .I(n1893), .ZN(n818) );
  mx02d1 U3077 ( .I0(iaddr[1]), .I1(n2589), .S(wbbd_busy), .Z(n1893) );
  inv0d0 U3078 ( .I(n513), .ZN(n2589) );
  nr03d0 U3079 ( .A1(n1861), .A2(n819), .A3(n1864), .ZN(n1615) );
  inv0d0 U3080 ( .I(n1860), .ZN(n1864) );
  mx02d1 U3081 ( .I0(iaddr[6]), .I1(wbbd_addr[6]), .S(wbbd_busy), .Z(n1860) );
  mx02d1 U3082 ( .I0(iaddr[0]), .I1(n2590), .S(wbbd_busy), .Z(n819) );
  inv0d0 U3083 ( .I(n516), .ZN(n2590) );
  inv0d0 U3084 ( .I(n1863), .ZN(n1861) );
  mx02d1 U3085 ( .I0(iaddr[5]), .I1(n2591), .S(wbbd_busy), .Z(n1863) );
  inv0d0 U3086 ( .I(n515), .ZN(n2591) );
  mi02d0 U3087 ( .I0(n580), .I1(n1431), .S(pass_thru_user), .ZN(
        mgmt_gpio_out[9]) );
  mx02d1 U3088 ( .I0(n2592), .I1(mgmt_gpio_in[3]), .S(pass_thru_user_delay), 
        .Z(mgmt_gpio_out[8]) );
  inv0d0 U3089 ( .I(n582), .ZN(n2592) );
  inv0d0 U3090 ( .I(n476), .ZN(mgmt_gpio_out[7]) );
  mx02d1 U3091 ( .I0(n2593), .I1(ser_tx), .S(uart_enabled), .Z(
        mgmt_gpio_out[6]) );
  inv0d0 U3092 ( .I(n591), .ZN(n2593) );
  inv0d0 U3093 ( .I(n482), .ZN(mgmt_gpio_out[5]) );
  inv0d0 U3094 ( .I(n491), .ZN(mgmt_gpio_out[4]) );
  inv0d0 U3095 ( .I(n506), .ZN(mgmt_gpio_out[3]) );
  mx02d1 U3096 ( .I0(n1868), .I1(spimemio_flash_io3_do), .S(qspi_enabled), .Z(
        mgmt_gpio_out[37]) );
  inv0d0 U3097 ( .I(n1672), .ZN(n1868) );
  mx02d1 U3098 ( .I0(n1852), .I1(spimemio_flash_io2_do), .S(qspi_enabled), .Z(
        mgmt_gpio_out[36]) );
  inv0d0 U3099 ( .I(n1784), .ZN(n1852) );
  mx02d1 U3100 ( .I0(n1805), .I1(spi_sdo), .S(spi_enabled), .Z(
        mgmt_gpio_out[35]) );
  inv0d0 U3101 ( .I(n1837), .ZN(n1805) );
  mx02d1 U3102 ( .I0(n1806), .I1(spi_csb), .S(spi_enabled), .Z(
        mgmt_gpio_out[33]) );
  inv0d0 U3103 ( .I(n1836), .ZN(n1806) );
  mx02d1 U3104 ( .I0(n1802), .I1(spi_sck), .S(spi_enabled), .Z(
        mgmt_gpio_out[32]) );
  inv0d0 U3105 ( .I(n1838), .ZN(n1802) );
  inv0d0 U3106 ( .I(n505), .ZN(mgmt_gpio_out[2]) );
  inv0d0 U3107 ( .I(n475), .ZN(mgmt_gpio_out[23]) );
  inv0d0 U3108 ( .I(n478), .ZN(mgmt_gpio_out[22]) );
  inv0d0 U3109 ( .I(n481), .ZN(mgmt_gpio_out[21]) );
  inv0d0 U3110 ( .I(n489), .ZN(mgmt_gpio_out[20]) );
  mx02d1 U3111 ( .I0(n2594), .I1(pad_flash_io1_di), .S(pass_thru_mgmt), .Z(
        mgmt_gpio_out[1]) );
  mx02d1 U3112 ( .I0(n2595), .I1(mgmt_gpio_in[11]), .S(pass_thru_user), .Z(
        n2594) );
  mx02d1 U3113 ( .I0(n2596), .I1(sdo), .S(n165), .Z(n2595) );
  inv0d0 U3114 ( .I(n504), .ZN(n2596) );
  inv0d0 U3115 ( .I(n511), .ZN(mgmt_gpio_out[19]) );
  inv0d0 U3116 ( .I(n510), .ZN(mgmt_gpio_out[18]) );
  inv0d0 U3117 ( .I(n509), .ZN(mgmt_gpio_out[17]) );
  inv0d0 U3118 ( .I(n508), .ZN(mgmt_gpio_out[16]) );
  mx02d1 U3119 ( .I0(n2597), .I1(user_clock), .S(clk2_output_dest), .Z(
        mgmt_gpio_out[15]) );
  inv0d0 U3120 ( .I(n568), .ZN(n2597) );
  mx02d1 U3121 ( .I0(n2598), .I1(n2), .S(clk1_output_dest), .Z(
        mgmt_gpio_out[14]) );
  inv0d0 U3122 ( .I(n570), .ZN(n2598) );
  mx02d1 U3123 ( .I0(n2599), .I1(trap), .S(trap_output_dest), .Z(
        mgmt_gpio_out[13]) );
  inv0d0 U3124 ( .I(n572), .ZN(n2599) );
  inv0d0 U3125 ( .I(n490), .ZN(mgmt_gpio_out[12]) );
  inv0d0 U3126 ( .I(n507), .ZN(mgmt_gpio_out[11]) );
  mx02d1 U3127 ( .I0(n2600), .I1(mgmt_gpio_in[2]), .S(pass_thru_user_delay), 
        .Z(mgmt_gpio_out[10]) );
  inv0d0 U3128 ( .I(n578), .ZN(n2600) );
  mx02d1 U3129 ( .I0(n2601), .I1(debug_out), .S(debug_mode), .Z(
        mgmt_gpio_out[0]) );
  inv0d0 U3130 ( .I(n603), .ZN(n2601) );
  inv0d0 U3131 ( .I(\gpio_configure[9][3] ), .ZN(mgmt_gpio_oeb[9]) );
  inv0d0 U3132 ( .I(\gpio_configure[8][3] ), .ZN(mgmt_gpio_oeb[8]) );
  inv0d0 U3133 ( .I(\gpio_configure[7][3] ), .ZN(mgmt_gpio_oeb[7]) );
  inv0d0 U3134 ( .I(\gpio_configure[6][3] ), .ZN(mgmt_gpio_oeb[6]) );
  inv0d0 U3135 ( .I(\gpio_configure[5][3] ), .ZN(mgmt_gpio_oeb[5]) );
  inv0d0 U3136 ( .I(\gpio_configure[4][3] ), .ZN(mgmt_gpio_oeb[4]) );
  inv0d0 U3137 ( .I(\gpio_configure[3][3] ), .ZN(mgmt_gpio_oeb[3]) );
  mx02d1 U3138 ( .I0(n499), .I1(spimemio_flash_io3_oeb), .S(qspi_enabled), .Z(
        mgmt_gpio_oeb[37]) );
  mx02d1 U3139 ( .I0(n497), .I1(spimemio_flash_io2_oeb), .S(qspi_enabled), .Z(
        mgmt_gpio_oeb[36]) );
  mx02d1 U3140 ( .I0(n496), .I1(spi_sdoenb), .S(spi_enabled), .Z(
        mgmt_gpio_oeb[35]) );
  inv0d0 U3141 ( .I(\gpio_configure[34][3] ), .ZN(mgmt_gpio_oeb[34]) );
  inv0d0 U3142 ( .I(\gpio_configure[33][3] ), .ZN(mgmt_gpio_oeb[33]) );
  inv0d0 U3143 ( .I(\gpio_configure[31][3] ), .ZN(mgmt_gpio_oeb[31]) );
  inv0d0 U3144 ( .I(\gpio_configure[30][3] ), .ZN(mgmt_gpio_oeb[30]) );
  inv0d0 U3145 ( .I(\gpio_configure[2][3] ), .ZN(mgmt_gpio_oeb[2]) );
  inv0d0 U3146 ( .I(\gpio_configure[29][3] ), .ZN(mgmt_gpio_oeb[29]) );
  inv0d0 U3147 ( .I(\gpio_configure[28][3] ), .ZN(mgmt_gpio_oeb[28]) );
  inv0d0 U3148 ( .I(\gpio_configure[27][3] ), .ZN(mgmt_gpio_oeb[27]) );
  inv0d0 U3149 ( .I(\gpio_configure[26][3] ), .ZN(mgmt_gpio_oeb[26]) );
  inv0d0 U3150 ( .I(\gpio_configure[25][3] ), .ZN(mgmt_gpio_oeb[25]) );
  inv0d0 U3151 ( .I(\gpio_configure[24][3] ), .ZN(mgmt_gpio_oeb[24]) );
  inv0d0 U3152 ( .I(\gpio_configure[23][3] ), .ZN(mgmt_gpio_oeb[23]) );
  inv0d0 U3153 ( .I(\gpio_configure[22][3] ), .ZN(mgmt_gpio_oeb[22]) );
  inv0d0 U3154 ( .I(\gpio_configure[21][3] ), .ZN(mgmt_gpio_oeb[21]) );
  inv0d0 U3155 ( .I(\gpio_configure[20][3] ), .ZN(mgmt_gpio_oeb[20]) );
  mx02d1 U3156 ( .I0(n1250), .I1(sdo_enb), .S(n165), .Z(mgmt_gpio_oeb[1]) );
  inv0d0 U3157 ( .I(n2586), .ZN(n165) );
  inv0d0 U3158 ( .I(\gpio_configure[1][3] ), .ZN(n1250) );
  inv0d0 U3159 ( .I(\gpio_configure[19][3] ), .ZN(mgmt_gpio_oeb[19]) );
  inv0d0 U3160 ( .I(\gpio_configure[18][3] ), .ZN(mgmt_gpio_oeb[18]) );
  inv0d0 U3161 ( .I(\gpio_configure[17][3] ), .ZN(mgmt_gpio_oeb[17]) );
  inv0d0 U3162 ( .I(\gpio_configure[16][3] ), .ZN(mgmt_gpio_oeb[16]) );
  inv0d0 U3163 ( .I(\gpio_configure[15][3] ), .ZN(mgmt_gpio_oeb[15]) );
  inv0d0 U3164 ( .I(\gpio_configure[14][3] ), .ZN(mgmt_gpio_oeb[14]) );
  inv0d0 U3165 ( .I(\gpio_configure[13][3] ), .ZN(mgmt_gpio_oeb[13]) );
  inv0d0 U3166 ( .I(\gpio_configure[12][3] ), .ZN(mgmt_gpio_oeb[12]) );
  inv0d0 U3167 ( .I(\gpio_configure[11][3] ), .ZN(mgmt_gpio_oeb[11]) );
  inv0d0 U3168 ( .I(\gpio_configure[10][3] ), .ZN(mgmt_gpio_oeb[10]) );
  mx02d1 U3169 ( .I0(n1249), .I1(debug_oeb), .S(debug_mode), .Z(
        mgmt_gpio_oeb[0]) );
  inv0d0 U3170 ( .I(\gpio_configure[0][3] ), .ZN(n1249) );
  an02d0 U3171 ( .A1(mgmt_gpio_in[12]), .A2(irq_2_inputsrc), .Z(irq[2]) );
  an02d0 U3172 ( .A1(mgmt_gpio_in[7]), .A2(irq_1_inputsrc), .Z(irq[1]) );
  inv0d0 U3173 ( .I(n492), .ZN(irq[0]) );
  an02d0 U3174 ( .A1(mgmt_gpio_in[0]), .A2(debug_mode), .Z(debug_in) );
  mx02d1 U3175 ( .I0(n2602), .I1(n2603), .S(wbbd_busy), .Z(csclk) );
  inv0d0 U3176 ( .I(n3044), .ZN(n2603) );
  nr02d0 U3177 ( .A1(n1431), .A2(n2586), .ZN(n2602) );
  nd12d0 U3178 ( .A1(mgmt_gpio_in[3]), .A2(N139), .ZN(n2586) );
  inv0d0 U3179 ( .I(mgmt_gpio_in[4]), .ZN(n1431) );
  inv0d0 U3180 ( .I(porb), .ZN(_0_net_) );
  nr02d0 U3181 ( .A1(n1815), .A2(n2249), .ZN(\U3/U31/Z_4 ) );
  inv0d0 U3182 ( .I(pad_count_1[4]), .ZN(n2249) );
  oai22d1 U3183 ( .A1(n1815), .A2(n1850), .B1(n487), .B2(n2604), .ZN(
        \U3/U31/Z_3 ) );
  inv0d0 U3184 ( .I(pad_count_1[3]), .ZN(n1850) );
  oai22d1 U3185 ( .A1(n1815), .A2(n1849), .B1(n486), .B2(n2604), .ZN(
        \U3/U31/Z_2 ) );
  inv0d0 U3186 ( .I(pad_count_1[2]), .ZN(n1849) );
  oai22d1 U3187 ( .A1(n1815), .A2(n1848), .B1(n1804), .B2(n2604), .ZN(
        \U3/U31/Z_1 ) );
  inv0d0 U3188 ( .I(pad_count_1[1]), .ZN(n1848) );
  oai22d1 U3189 ( .A1(n1815), .A2(n1847), .B1(n1796), .B2(n2604), .ZN(
        \U3/U31/Z_0 ) );
  aoi21d1 U3190 ( .B1(n141), .B2(n1835), .A(n1834), .ZN(n2604) );
  inv0d0 U3191 ( .I(n1839), .ZN(n1834) );
  nd02d0 U3192 ( .A1(xfer_state[1]), .A2(xfer_state[0]), .ZN(n1839) );
  nr02d0 U3193 ( .A1(n1812), .A2(n1820), .ZN(n1835) );
  nr04d0 U3194 ( .A1(n2605), .A2(n2606), .A3(n486), .A4(n487), .ZN(n1820) );
  inv0d0 U3195 ( .I(n1796), .ZN(n2606) );
  inv0d0 U3196 ( .I(n1804), .ZN(n2605) );
  nd02d0 U3197 ( .A1(xfer_state[1]), .A2(n1851), .ZN(n1812) );
  inv0d0 U3198 ( .I(xfer_state[0]), .ZN(n1851) );
  mx02d1 U3199 ( .I0(serial_clock_pre), .I1(n1809), .S(N165), .Z(n2628) );
  inv0d0 U3200 ( .I(n488), .ZN(n1809) );
  inv0d0 U3201 ( .I(pad_count_1[0]), .ZN(n1847) );
  inv0d0 U3202 ( .I(xfer_state[1]), .ZN(n1813) );
  nd02d0 U3203 ( .A1(n152), .A2(n156), .ZN(\U3/U17/Z_1 ) );
  nd03d0 U3204 ( .A1(wbbd_state[2]), .A2(n768), .A3(n760), .ZN(n156) );
  inv0d0 U3205 ( .I(wbbd_state[1]), .ZN(n768) );
  nd02d0 U3206 ( .A1(n168), .A2(n152), .ZN(\U3/U17/Z_0 ) );
  nd03d0 U3207 ( .A1(wbbd_state[2]), .A2(wbbd_state[1]), .A3(n760), .ZN(n152)
         );
  nd03d0 U3208 ( .A1(wbbd_state[1]), .A2(n762), .A3(n760), .ZN(n168) );
  nr02d0 U3209 ( .A1(n761), .A2(wbbd_state[3]), .ZN(n760) );
  inv0d0 U3210 ( .I(wbbd_state[0]), .ZN(n761) );
  inv0d0 U3211 ( .I(wbbd_state[2]), .ZN(n762) );
  nr02d0 U3212 ( .A1(\gpio_configure[3][3] ), .A2(hkspi_disable), .ZN(N139) );
endmodule


module mprj_io_buffer ( mgmt_gpio_in, mgmt_gpio_in_buf, mgmt_gpio_oeb, 
        mgmt_gpio_oeb_buf, mgmt_gpio_out, mgmt_gpio_out_buf );
  input [18:0] mgmt_gpio_in;
  output [18:0] mgmt_gpio_in_buf;
  input [2:0] mgmt_gpio_oeb;
  output [2:0] mgmt_gpio_oeb_buf;
  input [18:0] mgmt_gpio_out;
  output [18:0] mgmt_gpio_out_buf;

  tri   [18:0] mgmt_gpio_in;

  buffd7 \BUF[0]  ( .I(mgmt_gpio_out[0]), .Z(mgmt_gpio_out_buf[0]) );
  buffd7 \BUF[1]  ( .I(mgmt_gpio_out[1]), .Z(mgmt_gpio_out_buf[1]) );
  buffd7 \BUF[2]  ( .I(mgmt_gpio_out[2]), .Z(mgmt_gpio_out_buf[2]) );
  buffd7 \BUF[3]  ( .I(mgmt_gpio_out[3]), .Z(mgmt_gpio_out_buf[3]) );
  buffd7 \BUF[4]  ( .I(mgmt_gpio_out[4]), .Z(mgmt_gpio_out_buf[4]) );
  buffd7 \BUF[5]  ( .I(mgmt_gpio_out[5]), .Z(mgmt_gpio_out_buf[5]) );
  buffd7 \BUF[6]  ( .I(mgmt_gpio_out[6]), .Z(mgmt_gpio_out_buf[6]) );
  buffd7 \BUF[7]  ( .I(mgmt_gpio_out[7]), .Z(mgmt_gpio_out_buf[7]) );
  buffd7 \BUF[8]  ( .I(mgmt_gpio_out[8]), .Z(mgmt_gpio_out_buf[8]) );
  buffd7 \BUF[9]  ( .I(mgmt_gpio_out[9]), .Z(mgmt_gpio_out_buf[9]) );
  buffd7 \BUF[10]  ( .I(mgmt_gpio_out[10]), .Z(mgmt_gpio_out_buf[10]) );
  buffd7 \BUF[11]  ( .I(mgmt_gpio_out[11]), .Z(mgmt_gpio_out_buf[11]) );
  buffd7 \BUF[12]  ( .I(mgmt_gpio_out[12]), .Z(mgmt_gpio_out_buf[12]) );
  buffd7 \BUF[13]  ( .I(mgmt_gpio_out[13]), .Z(mgmt_gpio_out_buf[13]) );
  buffd7 \BUF[14]  ( .I(mgmt_gpio_out[14]), .Z(mgmt_gpio_out_buf[14]) );
  buffd7 \BUF[15]  ( .I(mgmt_gpio_out[15]), .Z(mgmt_gpio_out_buf[15]) );
  buffd7 \BUF[16]  ( .I(mgmt_gpio_out[16]), .Z(mgmt_gpio_out_buf[16]) );
  buffd7 \BUF[17]  ( .I(mgmt_gpio_out[17]), .Z(mgmt_gpio_out_buf[17]) );
  buffd7 \BUF[18]  ( .I(mgmt_gpio_out[18]), .Z(mgmt_gpio_out_buf[18]) );
  buffd7 \BUF[19]  ( .I(mgmt_gpio_oeb[0]), .Z(mgmt_gpio_oeb_buf[0]) );
  buffd7 \BUF[20]  ( .I(mgmt_gpio_oeb[1]), .Z(mgmt_gpio_oeb_buf[1]) );
  buffd7 \BUF[21]  ( .I(mgmt_gpio_oeb[2]), .Z(mgmt_gpio_oeb_buf[2]) );
  buffd7 \BUF[22]  ( .I(mgmt_gpio_in[0]), .Z(mgmt_gpio_in_buf[0]) );
  buffd7 \BUF[23]  ( .I(mgmt_gpio_in[1]), .Z(mgmt_gpio_in_buf[1]) );
  buffd7 \BUF[24]  ( .I(mgmt_gpio_in[2]), .Z(mgmt_gpio_in_buf[2]) );
  buffd7 \BUF[25]  ( .I(mgmt_gpio_in[3]), .Z(mgmt_gpio_in_buf[3]) );
  buffd7 \BUF[26]  ( .I(mgmt_gpio_in[4]), .Z(mgmt_gpio_in_buf[4]) );
  buffd7 \BUF[27]  ( .I(mgmt_gpio_in[5]), .Z(mgmt_gpio_in_buf[5]) );
  buffd7 \BUF[28]  ( .I(mgmt_gpio_in[6]), .Z(mgmt_gpio_in_buf[6]) );
  buffd7 \BUF[29]  ( .I(mgmt_gpio_in[7]), .Z(mgmt_gpio_in_buf[7]) );
  buffd7 \BUF[30]  ( .I(mgmt_gpio_in[8]), .Z(mgmt_gpio_in_buf[8]) );
  buffd7 \BUF[31]  ( .I(mgmt_gpio_in[9]), .Z(mgmt_gpio_in_buf[9]) );
  buffd7 \BUF[32]  ( .I(mgmt_gpio_in[10]), .Z(mgmt_gpio_in_buf[10]) );
  buffd7 \BUF[33]  ( .I(mgmt_gpio_in[11]), .Z(mgmt_gpio_in_buf[11]) );
  buffd7 \BUF[34]  ( .I(mgmt_gpio_in[12]), .Z(mgmt_gpio_in_buf[12]) );
  buffd7 \BUF[35]  ( .I(mgmt_gpio_in[13]), .Z(mgmt_gpio_in_buf[13]) );
  buffd7 \BUF[36]  ( .I(mgmt_gpio_in[14]), .Z(mgmt_gpio_in_buf[14]) );
  buffd7 \BUF[37]  ( .I(mgmt_gpio_in[15]), .Z(mgmt_gpio_in_buf[15]) );
  buffd7 \BUF[38]  ( .I(mgmt_gpio_in[16]), .Z(mgmt_gpio_in_buf[16]) );
  buffd7 \BUF[39]  ( .I(mgmt_gpio_in[17]), .Z(mgmt_gpio_in_buf[17]) );
  buffd7 \BUF[40]  ( .I(mgmt_gpio_in[18]), .Z(mgmt_gpio_in_buf[18]) );
endmodule


module dummy_scl180_conb_1_744 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_745 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_746 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_747 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_748 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_749 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_750 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_751 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_752 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_753 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_754 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_755 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_756 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_1803_1 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b1;
  assign gpio_defaults[11] = 1'b1;
  assign gpio_defaults[10] = 1'b0;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_744 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_745 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_746 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_747 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_748 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_749 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_750 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_751 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_752 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_753 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_754 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_755 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_756 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1209 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1210 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1211 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1212 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1213 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1214 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1215 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1216 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1217 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1218 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1219 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1220 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1221 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_1803_0 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b1;
  assign gpio_defaults[11] = 1'b1;
  assign gpio_defaults[10] = 1'b0;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1209 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1210 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1211 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1212 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1213 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1214 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1215 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1216 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1217 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1218 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1219 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1220 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1221 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_731 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_732 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_733 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_734 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_735 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_736 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_737 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_738 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_739 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_740 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_741 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_742 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_743 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_34 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_731 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_732 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_733 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_734 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_735 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_736 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_737 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_738 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_739 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_740 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_741 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_742 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_743 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_718 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_719 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_720 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_721 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_722 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_723 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_724 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_725 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_726 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_727 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_728 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_729 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_730 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0801 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b1;
  assign gpio_defaults[10] = 1'b0;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b0;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_718 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_719 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_720 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_721 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_722 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_723 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_724 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_725 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_726 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_727 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_728 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_729 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_730 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1196 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1197 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1198 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1199 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1200 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1201 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1202 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1203 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1204 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1205 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1206 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1207 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1208 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_33 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1196 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1197 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1198 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1199 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1200 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1201 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1202 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1203 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1204 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1205 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1206 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1207 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1208 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1183 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1184 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1185 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1186 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1187 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1188 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1189 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1190 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1191 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1192 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1193 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1194 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1195 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_32 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1183 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1184 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1185 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1186 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1187 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1188 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1189 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1190 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1191 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1192 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1193 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1194 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1195 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1170 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1171 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1172 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1173 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1174 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1175 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1176 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1177 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1178 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1179 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1180 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1181 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1182 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_31 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1170 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1171 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1172 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1173 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1174 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1175 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1176 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1177 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1178 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1179 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1180 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1181 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1182 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1157 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1158 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1159 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1160 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1161 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1162 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1163 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1164 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1165 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1166 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1167 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1168 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1169 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_30 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1157 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1158 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1159 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1160 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1161 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1162 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1163 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1164 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1165 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1166 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1167 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1168 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1169 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1144 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1145 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1146 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1147 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1148 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1149 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1150 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1151 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1152 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1153 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1154 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1155 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1156 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_29 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1144 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1145 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1146 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1147 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1148 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1149 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1150 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1151 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1152 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1153 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1154 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1155 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1156 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1131 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1132 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1133 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1134 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1135 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1136 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1137 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1138 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1139 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1140 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1141 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1142 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1143 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_28 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1131 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1132 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1133 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1134 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1135 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1136 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1137 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1138 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1139 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1140 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1141 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1142 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1143 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1118 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1119 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1120 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1121 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1122 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1123 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1124 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1125 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1126 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1127 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1128 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1129 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1130 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_27 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1118 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1119 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1120 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1121 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1122 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1123 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1124 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1125 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1126 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1127 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1128 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1129 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1130 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1105 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1106 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1107 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1108 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1109 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1110 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1111 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1112 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1113 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1114 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1115 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1116 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1117 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_26 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1105 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1106 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1107 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1108 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1109 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1110 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1111 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1112 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1113 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1114 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1115 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1116 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1117 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1092 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1093 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1094 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1095 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1096 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1097 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1098 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1099 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1100 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1101 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1102 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1103 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1104 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_25 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1092 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1093 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1094 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1095 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1096 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1097 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1098 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1099 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1100 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1101 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1102 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1103 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1104 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1079 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1080 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1081 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1082 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1083 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1084 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1085 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1086 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1087 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1088 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1089 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1090 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1091 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_24 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1079 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1080 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1081 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1082 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1083 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1084 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1085 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1086 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1087 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1088 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1089 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1090 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1091 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1066 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1067 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1068 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1069 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1070 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1071 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1072 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1073 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1074 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1075 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1076 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1077 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1078 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_23 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1066 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1067 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1068 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1069 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1070 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1071 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1072 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1073 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1074 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1075 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1076 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1077 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1078 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1053 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1054 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1055 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1056 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1057 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1058 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1059 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1060 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1061 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1062 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1063 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1064 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1065 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_22 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1053 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1054 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1055 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1056 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1057 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1058 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1059 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1060 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1061 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1062 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1063 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1064 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1065 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1040 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1041 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1042 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1043 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1044 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1045 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1046 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1047 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1048 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1049 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1050 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1051 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1052 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_21 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1040 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1041 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1042 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1043 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1044 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1045 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1046 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1047 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1048 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1049 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1050 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1051 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1052 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1027 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1028 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1029 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1030 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1031 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1032 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1033 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1034 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1035 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1036 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1037 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1038 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1039 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_20 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1027 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1028 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1029 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1030 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1031 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1032 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1033 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1034 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1035 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1036 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1037 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1038 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1039 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1014 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1015 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1016 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1017 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1018 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1019 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1020 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1021 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1022 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1023 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1024 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1025 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1026 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_19 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1014 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1015 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1016 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1017 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1018 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1019 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1020 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1021 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1022 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1023 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1024 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1025 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1026 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_1001 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1002 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1003 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1004 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1005 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1006 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1007 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1008 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1009 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1010 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1011 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1012 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1013 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_18 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_1001 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_1002 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_1003 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_1004 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_1005 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_1006 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_1007 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_1008 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_1009 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_1010 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_1011 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_1012 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1013 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_988 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_989 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_990 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_991 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_992 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_993 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_994 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_995 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_996 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_997 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_998 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_999 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1000 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_17 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_988 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_989 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_990 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_991 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_992 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_993 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_994 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_995 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_996 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_997 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_998 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_999 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_1000 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_975 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_976 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_977 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_978 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_979 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_980 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_981 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_982 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_983 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_984 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_985 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_986 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_987 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_16 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_975 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_976 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_977 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_978 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_979 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_980 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_981 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_982 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_983 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_984 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_985 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_986 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_987 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_962 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_963 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_964 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_965 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_966 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_967 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_968 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_969 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_970 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_971 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_972 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_973 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_974 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_15 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_962 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_963 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_964 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_965 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_966 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_967 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_968 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_969 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_970 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_971 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_972 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_973 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_974 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_949 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_950 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_951 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_952 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_953 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_954 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_955 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_956 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_957 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_958 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_959 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_960 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_961 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_14 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_949 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_950 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_951 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_952 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_953 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_954 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_955 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_956 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_957 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_958 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_959 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_960 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_961 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_936 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_937 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_938 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_939 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_940 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_941 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_942 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_943 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_944 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_945 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_946 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_947 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_948 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_13 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_936 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_937 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_938 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_939 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_940 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_941 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_942 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_943 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_944 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_945 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_946 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_947 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_948 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_923 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_924 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_925 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_926 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_927 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_928 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_929 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_930 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_931 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_932 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_933 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_934 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_935 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_12 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_923 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_924 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_925 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_926 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_927 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_928 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_929 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_930 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_931 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_932 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_933 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_934 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_935 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_910 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_911 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_912 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_913 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_914 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_915 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_916 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_917 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_918 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_919 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_920 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_921 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_922 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_11 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_910 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_911 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_912 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_913 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_914 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_915 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_916 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_917 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_918 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_919 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_920 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_921 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_922 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_897 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_898 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_899 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_900 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_901 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_902 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_903 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_904 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_905 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_906 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_907 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_908 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_909 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_10 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_897 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_898 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_899 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_900 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_901 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_902 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_903 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_904 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_905 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_906 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_907 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_908 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_909 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_884 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_885 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_886 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_887 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_888 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_889 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_890 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_891 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_892 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_893 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_894 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_895 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_896 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_9 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_884 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_885 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_886 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_887 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_888 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_889 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_890 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_891 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_892 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_893 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_894 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_895 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_896 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_871 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_872 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_873 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_874 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_875 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_876 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_877 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_878 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_879 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_880 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_881 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_882 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_883 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_8 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_871 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_872 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_873 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_874 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_875 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_876 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_877 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_878 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_879 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_880 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_881 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_882 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_883 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_858 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_859 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_860 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_861 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_862 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_863 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_864 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_865 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_866 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_867 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_868 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_869 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_870 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_7 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_858 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_859 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_860 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_861 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_862 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_863 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_864 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_865 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_866 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_867 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_868 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_869 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_870 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_845 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_846 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_847 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_848 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_849 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_850 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_851 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_852 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_853 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_854 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_855 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_856 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_857 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_6 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_845 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_846 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_847 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_848 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_849 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_850 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_851 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_852 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_853 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_854 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_855 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_856 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_857 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_832 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_833 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_834 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_835 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_836 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_837 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_838 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_839 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_840 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_841 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_842 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_843 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_844 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_5 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_832 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_833 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_834 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_835 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_836 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_837 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_838 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_839 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_840 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_841 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_842 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_843 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_844 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_819 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_820 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_821 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_822 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_823 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_824 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_825 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_826 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_827 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_828 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_829 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_830 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_831 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_4 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_819 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_820 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_821 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_822 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_823 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_824 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_825 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_826 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_827 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_828 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_829 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_830 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_831 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_806 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_807 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_808 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_809 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_810 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_811 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_812 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_813 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_814 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_815 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_816 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_817 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_818 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_3 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_806 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_807 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_808 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_809 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_810 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_811 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_812 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_813 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_814 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_815 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_816 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_817 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_818 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_793 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_794 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_795 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_796 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_797 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_798 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_799 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_800 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_801 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_802 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_803 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_804 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_805 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_2 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_793 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_794 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_795 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_796 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_797 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_798 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_799 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_800 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_801 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_802 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_803 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_804 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_805 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_780 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_781 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_782 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_783 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_784 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_785 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_786 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_787 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_788 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_789 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_790 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_791 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_792 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_1 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_780 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_781 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_782 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_783 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_784 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_785 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_786 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_787 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_788 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_789 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_790 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_791 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_792 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_767 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_768 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_769 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_770 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_771 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_772 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_773 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_774 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_775 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_776 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_777 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_778 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_779 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_defaults_block_0403_0 ( VPWR, VGND, gpio_defaults );
  output [12:0] gpio_defaults;
  inout VPWR,  VGND;

  assign gpio_defaults[12] = 1'b0;
  assign gpio_defaults[11] = 1'b0;
  assign gpio_defaults[10] = 1'b1;
  assign gpio_defaults[9] = 1'b0;
  assign gpio_defaults[8] = 1'b0;
  assign gpio_defaults[7] = 1'b0;
  assign gpio_defaults[6] = 1'b0;
  assign gpio_defaults[5] = 1'b0;
  assign gpio_defaults[4] = 1'b0;
  assign gpio_defaults[3] = 1'b0;
  assign gpio_defaults[2] = 1'b0;
  assign gpio_defaults[1] = 1'b1;
  assign gpio_defaults[0] = 1'b1;

  dummy_scl180_conb_1_767 \gpio_default_value[0]  (  );
  dummy_scl180_conb_1_768 \gpio_default_value[1]  (  );
  dummy_scl180_conb_1_769 \gpio_default_value[2]  (  );
  dummy_scl180_conb_1_770 \gpio_default_value[3]  (  );
  dummy_scl180_conb_1_771 \gpio_default_value[4]  (  );
  dummy_scl180_conb_1_772 \gpio_default_value[5]  (  );
  dummy_scl180_conb_1_773 \gpio_default_value[6]  (  );
  dummy_scl180_conb_1_774 \gpio_default_value[7]  (  );
  dummy_scl180_conb_1_775 \gpio_default_value[8]  (  );
  dummy_scl180_conb_1_776 \gpio_default_value[9]  (  );
  dummy_scl180_conb_1_777 \gpio_default_value[10]  (  );
  dummy_scl180_conb_1_778 \gpio_default_value[11]  (  );
  dummy_scl180_conb_1_779 \gpio_default_value[12]  (  );
endmodule


module dummy_scl180_conb_1_100 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_36 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_100 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_99 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_36 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_99 conb0 (  );
endmodule


module dummy_scl180_conb_1_716 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_36 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25,
         n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39,
         n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53,
         n54, n55, n56, n59;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n25), .SDN(n26), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n23), .SDN(n24), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n21), .SDN(n22), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n19), .SDN(n20), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n17), .SDN(n18), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n15), .SDN(n16), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n13), 
        .SDN(n14), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n11), .SDN(n12), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n9), .SDN(n10), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n7), .SDN(n8), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n5), .SDN(n6), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(n3), .SDN(n4), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n1), .SDN(n2), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n31), .ZN(n1) );
  inv0d0 U4 ( .I(n32), .ZN(n2) );
  inv0d0 U5 ( .I(n33), .ZN(n3) );
  inv0d0 U6 ( .I(n34), .ZN(n4) );
  inv0d0 U7 ( .I(n35), .ZN(n5) );
  inv0d0 U8 ( .I(n36), .ZN(n6) );
  inv0d0 U9 ( .I(n37), .ZN(n7) );
  inv0d0 U10 ( .I(n38), .ZN(n8) );
  inv0d0 U11 ( .I(n39), .ZN(n9) );
  inv0d0 U12 ( .I(n40), .ZN(n10) );
  inv0d0 U13 ( .I(n41), .ZN(n11) );
  inv0d0 U14 ( .I(n42), .ZN(n12) );
  inv0d0 U15 ( .I(n43), .ZN(n13) );
  inv0d0 U16 ( .I(n44), .ZN(n14) );
  inv0d0 U17 ( .I(n45), .ZN(n15) );
  inv0d0 U18 ( .I(n46), .ZN(n16) );
  inv0d0 U19 ( .I(n47), .ZN(n17) );
  inv0d0 U20 ( .I(n48), .ZN(n18) );
  inv0d0 U21 ( .I(n49), .ZN(n19) );
  inv0d0 U22 ( .I(n50), .ZN(n20) );
  inv0d0 U23 ( .I(n51), .ZN(n21) );
  inv0d0 U24 ( .I(n52), .ZN(n22) );
  inv0d0 U25 ( .I(n53), .ZN(n23) );
  inv0d0 U26 ( .I(n54), .ZN(n24) );
  inv0d0 U27 ( .I(n55), .ZN(n25) );
  inv0d0 U28 ( .I(n56), .ZN(n26) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n27), .A(n28), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n28)
         );
  oaim22d1 U32 ( .A1(n29), .A2(n27), .B1(user_gpio_out), .B2(n27), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n27) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n30), .B1(pad_gpio_dm[0]), .B2(n30), 
        .Z(n29) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n30) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n32) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n31) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n34) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n33) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n36) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n35) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n38) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n37) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n40) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n39) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n42) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n41) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n44) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n43) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n46) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n45) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n48) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n47) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n50) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n49) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n52) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n51) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n54) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n53) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n56) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n55) );
  gpio_logic_high_36 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_36 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_716 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_102 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_37 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_102 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_101 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_37 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_101 conb0 (  );
endmodule


module dummy_scl180_conb_1_717 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_37 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_37 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_37 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_717 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_88 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_30 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_88 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_87 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_30 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_87 conb0 (  );
endmodule


module dummy_scl180_conb_1_710 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_30 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_30 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_30 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_710 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_90 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_31 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_90 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_89 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_31 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_89 conb0 (  );
endmodule


module dummy_scl180_conb_1_711 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_31 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_31 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_31 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_711 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_92 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_32 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_92 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_91 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_32 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_91 conb0 (  );
endmodule


module dummy_scl180_conb_1_712 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_32 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_32 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_32 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_712 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_94 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_33 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_94 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_93 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_33 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_93 conb0 (  );
endmodule


module dummy_scl180_conb_1_713 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_33 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_33 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_33 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_713 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_96 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_34 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_96 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_95 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_34 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_95 conb0 (  );
endmodule


module dummy_scl180_conb_1_714 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_34 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_34 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_34 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_714 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_98 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_35 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_98 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_97 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_35 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_97 conb0 (  );
endmodule


module dummy_scl180_conb_1_715 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_35 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_35 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_35 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_715 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_66 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_19 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_66 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_65 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_19 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_65 conb0 (  );
endmodule


module dummy_scl180_conb_1_699 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_19 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_19 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_19 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_699 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_68 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_20 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_68 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_67 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_20 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_67 conb0 (  );
endmodule


module dummy_scl180_conb_1_700 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_20 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_20 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_20 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_700 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_70 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_21 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_70 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_69 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_21 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_69 conb0 (  );
endmodule


module dummy_scl180_conb_1_701 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_21 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_21 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_21 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_701 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_72 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_22 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_72 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_71 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_22 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_71 conb0 (  );
endmodule


module dummy_scl180_conb_1_702 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_22 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_22 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_22 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_702 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_74 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_23 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_74 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_73 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_23 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_73 conb0 (  );
endmodule


module dummy_scl180_conb_1_703 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_23 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_23 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_23 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_703 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_76 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_24 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_76 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_75 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_24 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_75 conb0 (  );
endmodule


module dummy_scl180_conb_1_704 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_24 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_24 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_24 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_704 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_78 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_25 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_78 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_77 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_25 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_77 conb0 (  );
endmodule


module dummy_scl180_conb_1_705 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_25 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_25 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_25 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_705 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_80 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_26 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_80 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_79 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_26 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_79 conb0 (  );
endmodule


module dummy_scl180_conb_1_706 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_26 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_26 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_26 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_706 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_82 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_27 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_82 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_81 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_27 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_81 conb0 (  );
endmodule


module dummy_scl180_conb_1_707 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_27 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_27 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_27 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_707 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_84 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_28 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_84 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_83 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_28 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_83 conb0 (  );
endmodule


module dummy_scl180_conb_1_708 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_28 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_28 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_28 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_708 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_86 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_29 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_86 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_85 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_29 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_85 conb0 (  );
endmodule


module dummy_scl180_conb_1_709 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_29 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n57, n59, n61, n62, n63, n64, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116, n117, n118, n119,
         n120, n121;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(n64), .CDN(n59), 
        .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(n64), .CDN(n59), 
        .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(n64), .CDN(n59), 
        .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(n64), .CDN(n59), 
        .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(n64), .CDN(n59), 
        .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(n64), .CDN(n59), 
        .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(n64), .CDN(n59), 
        .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(n64), .CDN(n59), 
        .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(n64), .CDN(n59), 
        .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(n59), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(n59), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(n57), .CDN(n97), .SDN(
        n96), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(n57), .CDN(n99), .SDN(
        n98), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(n57), .CDN(n101), 
        .SDN(n100), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(n57), .CDN(n103), 
        .SDN(n102), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(n57), .CDN(n105), .SDN(
        n104), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(n57), .CDN(n107), .SDN(
        n106), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n109), .SDN(n108), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n111), .SDN(n110), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(n57), .CDN(n113), 
        .SDN(n112), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(n57), .CDN(n115), 
        .SDN(n114), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n117), .SDN(n116), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(n57), .CDN(n119), .SDN(
        n118), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n121), .SDN(n120), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n91), .ZN(n121) );
  inv0d0 U4 ( .I(n90), .ZN(n120) );
  inv0d0 U5 ( .I(n89), .ZN(n119) );
  inv0d0 U6 ( .I(n88), .ZN(n118) );
  inv0d0 U7 ( .I(n87), .ZN(n117) );
  inv0d0 U8 ( .I(n86), .ZN(n116) );
  inv0d0 U9 ( .I(n85), .ZN(n115) );
  inv0d0 U10 ( .I(n84), .ZN(n114) );
  inv0d0 U11 ( .I(n83), .ZN(n113) );
  inv0d0 U12 ( .I(n82), .ZN(n112) );
  inv0d0 U13 ( .I(n81), .ZN(n111) );
  inv0d0 U14 ( .I(n80), .ZN(n110) );
  inv0d0 U15 ( .I(n79), .ZN(n109) );
  inv0d0 U16 ( .I(n78), .ZN(n108) );
  inv0d0 U17 ( .I(n77), .ZN(n107) );
  inv0d0 U18 ( .I(n76), .ZN(n106) );
  inv0d0 U19 ( .I(n75), .ZN(n105) );
  inv0d0 U20 ( .I(n74), .ZN(n104) );
  inv0d0 U21 ( .I(n73), .ZN(n103) );
  inv0d0 U22 ( .I(n72), .ZN(n102) );
  inv0d0 U23 ( .I(n71), .ZN(n101) );
  inv0d0 U24 ( .I(n70), .ZN(n100) );
  inv0d0 U25 ( .I(n69), .ZN(n99) );
  inv0d0 U26 ( .I(n68), .ZN(n98) );
  inv0d0 U27 ( .I(n67), .ZN(n97) );
  inv0d0 U28 ( .I(n66), .ZN(n96) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n95), .A(n94), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n94)
         );
  oaim22d1 U32 ( .A1(n93), .A2(n95), .B1(user_gpio_out), .B2(n95), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n95) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n92), .B1(pad_gpio_dm[0]), .B2(n92), 
        .Z(n93) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n92) );
  an02d0 U36 ( .A1(n61), .A2(gpio_defaults[1]), .Z(n90) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n91) );
  an02d0 U38 ( .A1(n61), .A2(gpio_defaults[3]), .Z(n88) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n89) );
  an02d0 U40 ( .A1(n61), .A2(gpio_defaults[4]), .Z(n86) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n87) );
  an02d0 U42 ( .A1(n61), .A2(gpio_defaults[9]), .Z(n84) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n85) );
  an02d0 U44 ( .A1(n61), .A2(gpio_defaults[8]), .Z(n82) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n83) );
  an02d0 U46 ( .A1(n61), .A2(gpio_defaults[2]), .Z(n80) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n81) );
  an02d0 U48 ( .A1(n61), .A2(gpio_defaults[0]), .Z(n78) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n79) );
  an02d0 U50 ( .A1(n62), .A2(gpio_defaults[7]), .Z(n76) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n77) );
  an02d0 U52 ( .A1(n62), .A2(gpio_defaults[5]), .Z(n74) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n75) );
  an02d0 U54 ( .A1(n62), .A2(gpio_defaults[10]), .Z(n72) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n73) );
  an02d0 U56 ( .A1(n62), .A2(gpio_defaults[11]), .Z(n70) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n71) );
  an02d0 U58 ( .A1(n62), .A2(gpio_defaults[12]), .Z(n68) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n69) );
  an02d0 U60 ( .A1(n62), .A2(gpio_defaults[6]), .Z(n66) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n67) );
  gpio_logic_high_29 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_29 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_709 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(n57) );
  bufbdk U62 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U63 ( .I(n62), .ZN(n59) );
  invbdk U64 ( .I(n61), .ZN(resetn_out) );
  buffda U65 ( .I(n63), .Z(n61) );
  buffda U66 ( .I(n63), .Z(n62) );
  invbdk U67 ( .I(resetn), .ZN(n63) );
  bufbdk U68 ( .I(serial_clock), .Z(n64) );
  bufbdk U69 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_60 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_16 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_60 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_59 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_16 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_59 conb0 (  );
endmodule


module dummy_scl180_conb_1_696 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_16 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_16 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_16 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_696 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_62 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_17 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_62 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_61 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_17 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_61 conb0 (  );
endmodule


module dummy_scl180_conb_1_697 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_17 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_17 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_17 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_697 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_64 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_18 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_64 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_63 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_18 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_63 conb0 (  );
endmodule


module dummy_scl180_conb_1_698 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_18 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_18 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_18 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_698 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_28 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_0 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_28 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_27 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_0 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_27 conb0 (  );
endmodule


module dummy_scl180_conb_1_680 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_0 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n57, n59, n61, n62, n63, n64, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116, n117, n118, n119,
         n120, n121;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(n64), .CDN(n59), 
        .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(n64), .CDN(n59), 
        .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(n64), .CDN(n59), 
        .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(n64), .CDN(n59), 
        .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(n64), .CDN(n59), 
        .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(n64), .CDN(n59), 
        .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(n64), .CDN(n59), 
        .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(n64), .CDN(n59), 
        .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(n64), .CDN(n59), 
        .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(n59), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(n59), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(n57), .CDN(n97), .SDN(
        n96), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(n57), .CDN(n99), .SDN(
        n98), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(n57), .CDN(n101), 
        .SDN(n100), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(n57), .CDN(n103), 
        .SDN(n102), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(n57), .CDN(n105), .SDN(
        n104), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(n57), .CDN(n107), .SDN(
        n106), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n109), .SDN(n108), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n111), .SDN(n110), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(n57), .CDN(n113), 
        .SDN(n112), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(n57), .CDN(n115), 
        .SDN(n114), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n117), .SDN(n116), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(n57), .CDN(n119), .SDN(
        n118), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n121), .SDN(n120), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n91), .ZN(n121) );
  inv0d0 U4 ( .I(n90), .ZN(n120) );
  inv0d0 U5 ( .I(n89), .ZN(n119) );
  inv0d0 U6 ( .I(n88), .ZN(n118) );
  inv0d0 U7 ( .I(n87), .ZN(n117) );
  inv0d0 U8 ( .I(n86), .ZN(n116) );
  inv0d0 U9 ( .I(n85), .ZN(n115) );
  inv0d0 U10 ( .I(n84), .ZN(n114) );
  inv0d0 U11 ( .I(n83), .ZN(n113) );
  inv0d0 U12 ( .I(n82), .ZN(n112) );
  inv0d0 U13 ( .I(n81), .ZN(n111) );
  inv0d0 U14 ( .I(n80), .ZN(n110) );
  inv0d0 U15 ( .I(n79), .ZN(n109) );
  inv0d0 U16 ( .I(n78), .ZN(n108) );
  inv0d0 U17 ( .I(n77), .ZN(n107) );
  inv0d0 U18 ( .I(n76), .ZN(n106) );
  inv0d0 U19 ( .I(n75), .ZN(n105) );
  inv0d0 U20 ( .I(n74), .ZN(n104) );
  inv0d0 U21 ( .I(n73), .ZN(n103) );
  inv0d0 U22 ( .I(n72), .ZN(n102) );
  inv0d0 U23 ( .I(n71), .ZN(n101) );
  inv0d0 U24 ( .I(n70), .ZN(n100) );
  inv0d0 U25 ( .I(n69), .ZN(n99) );
  inv0d0 U26 ( .I(n68), .ZN(n98) );
  inv0d0 U27 ( .I(n67), .ZN(n97) );
  inv0d0 U28 ( .I(n66), .ZN(n96) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n95), .A(n94), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n94)
         );
  oaim22d1 U32 ( .A1(n93), .A2(n95), .B1(user_gpio_out), .B2(n95), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n95) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n92), .B1(pad_gpio_dm[0]), .B2(n92), 
        .Z(n93) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n92) );
  an02d0 U36 ( .A1(n61), .A2(gpio_defaults[1]), .Z(n90) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n91) );
  an02d0 U38 ( .A1(n61), .A2(gpio_defaults[3]), .Z(n88) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n89) );
  an02d0 U40 ( .A1(n61), .A2(gpio_defaults[4]), .Z(n86) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n87) );
  an02d0 U42 ( .A1(n61), .A2(gpio_defaults[9]), .Z(n84) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n85) );
  an02d0 U44 ( .A1(n61), .A2(gpio_defaults[8]), .Z(n82) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n83) );
  an02d0 U46 ( .A1(n61), .A2(gpio_defaults[2]), .Z(n80) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n81) );
  an02d0 U48 ( .A1(n61), .A2(gpio_defaults[0]), .Z(n78) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n79) );
  an02d0 U50 ( .A1(n62), .A2(gpio_defaults[7]), .Z(n76) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n77) );
  an02d0 U52 ( .A1(n62), .A2(gpio_defaults[5]), .Z(n74) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n75) );
  an02d0 U54 ( .A1(n62), .A2(gpio_defaults[10]), .Z(n72) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n73) );
  an02d0 U56 ( .A1(n62), .A2(gpio_defaults[11]), .Z(n70) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n71) );
  an02d0 U58 ( .A1(n62), .A2(gpio_defaults[12]), .Z(n68) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n69) );
  an02d0 U60 ( .A1(n62), .A2(gpio_defaults[6]), .Z(n66) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n67) );
  gpio_logic_high_0 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_0 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_680 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(n57) );
  bufbdk U62 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U63 ( .I(n62), .ZN(n59) );
  invbdk U64 ( .I(n61), .ZN(resetn_out) );
  buffda U65 ( .I(n63), .Z(n61) );
  buffda U66 ( .I(n63), .Z(n62) );
  invbdk U67 ( .I(resetn), .ZN(n63) );
  bufbdk U68 ( .I(serial_clock), .Z(n64) );
  bufbdk U69 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_30 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_1 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_30 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_29 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_1 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_29 conb0 (  );
endmodule


module dummy_scl180_conb_1_681 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_1 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_1 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_1 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_681 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_32 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_2 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_32 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_31 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_2 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_31 conb0 (  );
endmodule


module dummy_scl180_conb_1_682 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_2 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_2 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_2 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_682 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_34 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_3 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_34 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_33 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_3 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_33 conb0 (  );
endmodule


module dummy_scl180_conb_1_683 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_3 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_3 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_3 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_683 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_36 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_4 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_36 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_35 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_4 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_35 conb0 (  );
endmodule


module dummy_scl180_conb_1_684 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_4 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_4 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_4 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_684 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_38 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_5 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_38 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_37 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_5 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_37 conb0 (  );
endmodule


module dummy_scl180_conb_1_685 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_5 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_5 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_5 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_685 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_40 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_6 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_40 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_39 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_6 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_39 conb0 (  );
endmodule


module dummy_scl180_conb_1_686 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_6 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_6 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_6 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_686 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_42 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_7 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_42 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_41 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_7 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_41 conb0 (  );
endmodule


module dummy_scl180_conb_1_687 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_7 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_7 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_7 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_687 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_44 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_8 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_44 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_43 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_8 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_43 conb0 (  );
endmodule


module dummy_scl180_conb_1_688 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_8 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_8 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_8 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_688 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_46 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_9 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_46 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_45 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_9 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_45 conb0 (  );
endmodule


module dummy_scl180_conb_1_689 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_9 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_9 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_9 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_689 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_48 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_10 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_48 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_47 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_10 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_47 conb0 (  );
endmodule


module dummy_scl180_conb_1_690 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_10 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_10 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_10 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_690 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_50 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_11 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_50 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_49 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_11 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_49 conb0 (  );
endmodule


module dummy_scl180_conb_1_691 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_11 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_11 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_11 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_691 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_52 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_12 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_52 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_51 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_12 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_51 conb0 (  );
endmodule


module dummy_scl180_conb_1_692 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_12 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_12 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_12 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_692 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_54 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_13 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_54 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_53 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_13 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_53 conb0 (  );
endmodule


module dummy_scl180_conb_1_693 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_13 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_13 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_13 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_693 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_56 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_14 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_56 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_55 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_14 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_55 conb0 (  );
endmodule


module dummy_scl180_conb_1_694 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_14 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_14 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_14 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_694 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_58 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_logic_high_15 ( vccd1, vssd1, gpio_logic1 );
  output gpio_logic1;
  inout vccd1,  vssd1;

  assign gpio_logic1 = 1'b1;

  dummy_scl180_conb_1_58 gpio_logic_high (  );
endmodule


module dummy_scl180_conb_1_57 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module scl180_marco_sparecell_15 ( VPWR, VGND, LO );
  input VPWR, VGND;
  output LO;

  assign LO = 1'b0;

  dummy_scl180_conb_1_57 conb0 (  );
endmodule


module dummy_scl180_conb_1_695 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module gpio_control_block_15 ( vccd, vssd, vccd1, vssd1, gpio_defaults, resetn, 
        resetn_out, serial_clock, serial_clock_out, serial_load, 
        serial_load_out, mgmt_gpio_in, mgmt_gpio_out, mgmt_gpio_oeb, 
        serial_data_in, serial_data_out, user_gpio_out, user_gpio_oeb, 
        user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel, pad_gpio_vtrip_sel, 
        pad_gpio_inenb, pad_gpio_ib_mode_sel, pad_gpio_ana_en, 
        pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_dm, pad_gpio_outenb, 
        pad_gpio_out, pad_gpio_in, one, zero );
  input [12:0] gpio_defaults;
  output [2:0] pad_gpio_dm;
  input resetn, serial_clock, serial_load, mgmt_gpio_out, mgmt_gpio_oeb,
         serial_data_in, user_gpio_out, user_gpio_oeb, pad_gpio_in;
  output resetn_out, serial_clock_out, serial_load_out, mgmt_gpio_in,
         serial_data_out, user_gpio_in, pad_gpio_holdover, pad_gpio_slow_sel,
         pad_gpio_vtrip_sel, pad_gpio_inenb, pad_gpio_ib_mode_sel,
         pad_gpio_ana_en, pad_gpio_ana_sel, pad_gpio_ana_pol, pad_gpio_outenb,
         pad_gpio_out, one, zero;
  inout vccd,  vssd,  vccd1,  vssd1;
  wire   mgmt_ena, gpio_outenb, n59, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116;
  wire   [12:0] shift_register;
  tri   user_gpio_out;
  tri   pad_gpio_in;
  tri   pad_gpio_inenb;
  tri   [2:0] pad_gpio_dm;
  tri   pad_gpio_outenb;
  tri   pad_gpio_out;
  assign mgmt_gpio_in = pad_gpio_in;
  assign user_gpio_in = pad_gpio_in;
  assign one = 1'b1;
  assign zero = 1'b0;

  dfcrq1 \shift_register_reg[0]  ( .D(serial_data_in), .CP(serial_clock_out), 
        .CDN(resetn_out), .Q(shift_register[0]) );
  dfcrq1 \shift_register_reg[1]  ( .D(shift_register[0]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[1]) );
  dfcrq1 \shift_register_reg[2]  ( .D(shift_register[1]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[2]) );
  dfcrq1 \shift_register_reg[3]  ( .D(shift_register[2]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[3]) );
  dfcrq1 \shift_register_reg[4]  ( .D(shift_register[3]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[4]) );
  dfcrq1 \shift_register_reg[5]  ( .D(shift_register[4]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[5]) );
  dfcrq1 \shift_register_reg[6]  ( .D(shift_register[5]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[6]) );
  dfcrq1 \shift_register_reg[7]  ( .D(shift_register[6]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[7]) );
  dfcrq1 \shift_register_reg[8]  ( .D(shift_register[7]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[8]) );
  dfcrq1 \shift_register_reg[9]  ( .D(shift_register[8]), .CP(serial_clock_out), .CDN(resetn_out), .Q(shift_register[9]) );
  dfcrq1 \shift_register_reg[10]  ( .D(shift_register[9]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[10]) );
  dfcrq1 \shift_register_reg[11]  ( .D(shift_register[10]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[11]) );
  dfcrq1 \shift_register_reg[12]  ( .D(shift_register[11]), .CP(
        serial_clock_out), .CDN(resetn_out), .Q(shift_register[12]) );
  dfcfq1 serial_data_out_reg ( .D(shift_register[12]), .CPN(serial_clock_out), 
        .CDN(resetn_out), .Q(serial_data_out) );
  dfbrb1 gpio_ana_sel_reg ( .D(shift_register[6]), .CP(serial_load_out), .CDN(
        n92), .SDN(n91), .Q(pad_gpio_ana_sel) );
  dfbrb1 \gpio_dm_reg[2]  ( .D(shift_register[12]), .CP(serial_load_out), 
        .CDN(n94), .SDN(n93), .Q(pad_gpio_dm[2]) );
  dfbrb1 \gpio_dm_reg[1]  ( .D(shift_register[11]), .CP(serial_load_out), 
        .CDN(n96), .SDN(n95), .Q(pad_gpio_dm[1]) );
  dfbrb1 \gpio_dm_reg[0]  ( .D(shift_register[10]), .CP(serial_load_out), 
        .CDN(n98), .SDN(n97), .Q(pad_gpio_dm[0]) );
  dfbrb1 gpio_ana_en_reg ( .D(shift_register[5]), .CP(serial_load_out), .CDN(
        n100), .SDN(n99), .Q(pad_gpio_ana_en) );
  dfbrb1 gpio_ana_pol_reg ( .D(shift_register[7]), .CP(serial_load_out), .CDN(
        n102), .SDN(n101), .Q(pad_gpio_ana_pol) );
  dfbrb1 mgmt_ena_reg ( .D(shift_register[0]), .CP(serial_load_out), .CDN(n104), .SDN(n103), .Q(mgmt_ena) );
  dfbrb1 gpio_holdover_reg ( .D(shift_register[2]), .CP(serial_load_out), 
        .CDN(n106), .SDN(n105), .Q(pad_gpio_holdover) );
  dfbrb1 gpio_slow_sel_reg ( .D(shift_register[8]), .CP(serial_load_out), 
        .CDN(n108), .SDN(n107), .Q(pad_gpio_slow_sel) );
  dfbrb1 gpio_vtrip_sel_reg ( .D(shift_register[9]), .CP(serial_load_out), 
        .CDN(n110), .SDN(n109), .Q(pad_gpio_vtrip_sel) );
  dfbrb1 gpio_ib_mode_sel_reg ( .D(shift_register[4]), .CP(serial_load_out), 
        .CDN(n112), .SDN(n111), .Q(pad_gpio_ib_mode_sel) );
  dfbrb1 gpio_inenb_reg ( .D(shift_register[3]), .CP(serial_load_out), .CDN(
        n114), .SDN(n113), .Q(pad_gpio_inenb) );
  dfbrb1 gpio_outenb_reg ( .D(shift_register[1]), .CP(serial_load_out), .CDN(
        n116), .SDN(n115), .Q(gpio_outenb) );
  inv0d0 U3 ( .I(n86), .ZN(n116) );
  inv0d0 U4 ( .I(n85), .ZN(n115) );
  inv0d0 U5 ( .I(n84), .ZN(n114) );
  inv0d0 U6 ( .I(n83), .ZN(n113) );
  inv0d0 U7 ( .I(n82), .ZN(n112) );
  inv0d0 U8 ( .I(n81), .ZN(n111) );
  inv0d0 U9 ( .I(n80), .ZN(n110) );
  inv0d0 U10 ( .I(n79), .ZN(n109) );
  inv0d0 U11 ( .I(n78), .ZN(n108) );
  inv0d0 U12 ( .I(n77), .ZN(n107) );
  inv0d0 U13 ( .I(n76), .ZN(n106) );
  inv0d0 U14 ( .I(n75), .ZN(n105) );
  inv0d0 U15 ( .I(n74), .ZN(n104) );
  inv0d0 U16 ( .I(n73), .ZN(n103) );
  inv0d0 U17 ( .I(n72), .ZN(n102) );
  inv0d0 U18 ( .I(n71), .ZN(n101) );
  inv0d0 U19 ( .I(n70), .ZN(n100) );
  inv0d0 U20 ( .I(n69), .ZN(n99) );
  inv0d0 U21 ( .I(n68), .ZN(n98) );
  inv0d0 U22 ( .I(n67), .ZN(n97) );
  inv0d0 U23 ( .I(n66), .ZN(n96) );
  inv0d0 U24 ( .I(n65), .ZN(n95) );
  inv0d0 U25 ( .I(n64), .ZN(n94) );
  inv0d0 U26 ( .I(n63), .ZN(n93) );
  inv0d0 U27 ( .I(n62), .ZN(n92) );
  inv0d0 U28 ( .I(n61), .ZN(n91) );
  oaim21d1 U30 ( .B1(user_gpio_oeb), .B2(n90), .A(n89), .ZN(pad_gpio_outenb)
         );
  nd03d0 U31 ( .A1(mgmt_ena), .A2(gpio_outenb), .A3(mgmt_gpio_oeb), .ZN(n89)
         );
  oaim22d1 U32 ( .A1(n88), .A2(n90), .B1(user_gpio_out), .B2(n90), .ZN(
        pad_gpio_out) );
  inv0d0 U33 ( .I(mgmt_ena), .ZN(n90) );
  aoim22d1 U34 ( .A1(mgmt_gpio_out), .A2(n87), .B1(pad_gpio_dm[0]), .B2(n87), 
        .Z(n88) );
  nd13d1 U35 ( .A1(pad_gpio_dm[2]), .A2(mgmt_gpio_oeb), .A3(pad_gpio_dm[1]), 
        .ZN(n87) );
  an02d0 U36 ( .A1(n59), .A2(gpio_defaults[1]), .Z(n85) );
  nr02d0 U37 ( .A1(resetn_out), .A2(gpio_defaults[1]), .ZN(n86) );
  an02d0 U38 ( .A1(n59), .A2(gpio_defaults[3]), .Z(n83) );
  nr02d0 U39 ( .A1(resetn_out), .A2(gpio_defaults[3]), .ZN(n84) );
  an02d0 U40 ( .A1(n59), .A2(gpio_defaults[4]), .Z(n81) );
  nr02d0 U41 ( .A1(resetn_out), .A2(gpio_defaults[4]), .ZN(n82) );
  an02d0 U42 ( .A1(n59), .A2(gpio_defaults[9]), .Z(n79) );
  nr02d0 U43 ( .A1(resetn_out), .A2(gpio_defaults[9]), .ZN(n80) );
  an02d0 U44 ( .A1(n59), .A2(gpio_defaults[8]), .Z(n77) );
  nr02d0 U45 ( .A1(resetn_out), .A2(gpio_defaults[8]), .ZN(n78) );
  an02d0 U46 ( .A1(n59), .A2(gpio_defaults[2]), .Z(n75) );
  nr02d0 U47 ( .A1(resetn_out), .A2(gpio_defaults[2]), .ZN(n76) );
  an02d0 U48 ( .A1(n59), .A2(gpio_defaults[0]), .Z(n73) );
  nr02d0 U49 ( .A1(resetn_out), .A2(gpio_defaults[0]), .ZN(n74) );
  an02d0 U50 ( .A1(n59), .A2(gpio_defaults[7]), .Z(n71) );
  nr02d0 U51 ( .A1(resetn_out), .A2(gpio_defaults[7]), .ZN(n72) );
  an02d0 U52 ( .A1(n59), .A2(gpio_defaults[5]), .Z(n69) );
  nr02d0 U53 ( .A1(resetn_out), .A2(gpio_defaults[5]), .ZN(n70) );
  an02d0 U54 ( .A1(n59), .A2(gpio_defaults[10]), .Z(n67) );
  nr02d0 U55 ( .A1(resetn_out), .A2(gpio_defaults[10]), .ZN(n68) );
  an02d0 U56 ( .A1(n59), .A2(gpio_defaults[11]), .Z(n65) );
  nr02d0 U57 ( .A1(resetn_out), .A2(gpio_defaults[11]), .ZN(n66) );
  an02d0 U58 ( .A1(n59), .A2(gpio_defaults[12]), .Z(n63) );
  nr02d0 U59 ( .A1(resetn_out), .A2(gpio_defaults[12]), .ZN(n64) );
  an02d0 U60 ( .A1(n59), .A2(gpio_defaults[6]), .Z(n61) );
  nr02d0 U61 ( .A1(resetn_out), .A2(gpio_defaults[6]), .ZN(n62) );
  gpio_logic_high_15 gpio_logic_high ( .vccd1(vccd1), .vssd1(vssd1) );
  scl180_marco_sparecell_15 spare_cell ( .VPWR(1'b0), .VGND(1'b0) );
  dummy_scl180_conb_1_695 const_source (  );
  bufbdk U29 ( .I(serial_load), .Z(serial_load_out) );
  invbdk U62 ( .I(n59), .ZN(resetn_out) );
  invbdk U63 ( .I(resetn), .ZN(n59) );
  bufbdk U64 ( .I(serial_clock), .Z(serial_clock_out) );
endmodule


module dummy_scl180_conb_1_648 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_649 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_650 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_651 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_652 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_653 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_654 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_655 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_656 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_657 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_658 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_659 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_660 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_661 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_662 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_663 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_664 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_665 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_666 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_667 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_668 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_669 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_670 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_671 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_672 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_673 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_674 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_675 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_676 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_677 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_678 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_679 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module user_id_programming_00000000 ( VPWR, VGND, mask_rev );
  output [31:0] mask_rev;
  inout VPWR,  VGND;

  assign mask_rev[31] = 1'b0;
  assign mask_rev[30] = 1'b0;
  assign mask_rev[29] = 1'b0;
  assign mask_rev[28] = 1'b0;
  assign mask_rev[27] = 1'b0;
  assign mask_rev[26] = 1'b0;
  assign mask_rev[25] = 1'b0;
  assign mask_rev[24] = 1'b0;
  assign mask_rev[23] = 1'b0;
  assign mask_rev[22] = 1'b0;
  assign mask_rev[21] = 1'b0;
  assign mask_rev[20] = 1'b0;
  assign mask_rev[19] = 1'b0;
  assign mask_rev[18] = 1'b0;
  assign mask_rev[17] = 1'b0;
  assign mask_rev[16] = 1'b0;
  assign mask_rev[15] = 1'b0;
  assign mask_rev[14] = 1'b0;
  assign mask_rev[13] = 1'b0;
  assign mask_rev[12] = 1'b0;
  assign mask_rev[11] = 1'b0;
  assign mask_rev[10] = 1'b0;
  assign mask_rev[9] = 1'b0;
  assign mask_rev[8] = 1'b0;
  assign mask_rev[7] = 1'b0;
  assign mask_rev[6] = 1'b0;
  assign mask_rev[5] = 1'b0;
  assign mask_rev[4] = 1'b0;
  assign mask_rev[3] = 1'b0;
  assign mask_rev[2] = 1'b0;
  assign mask_rev[1] = 1'b0;
  assign mask_rev[0] = 1'b0;

  dummy_scl180_conb_1_648 \mask_rev_value[0]  (  );
  dummy_scl180_conb_1_649 \mask_rev_value[1]  (  );
  dummy_scl180_conb_1_650 \mask_rev_value[2]  (  );
  dummy_scl180_conb_1_651 \mask_rev_value[3]  (  );
  dummy_scl180_conb_1_652 \mask_rev_value[4]  (  );
  dummy_scl180_conb_1_653 \mask_rev_value[5]  (  );
  dummy_scl180_conb_1_654 \mask_rev_value[6]  (  );
  dummy_scl180_conb_1_655 \mask_rev_value[7]  (  );
  dummy_scl180_conb_1_656 \mask_rev_value[8]  (  );
  dummy_scl180_conb_1_657 \mask_rev_value[9]  (  );
  dummy_scl180_conb_1_658 \mask_rev_value[10]  (  );
  dummy_scl180_conb_1_659 \mask_rev_value[11]  (  );
  dummy_scl180_conb_1_660 \mask_rev_value[12]  (  );
  dummy_scl180_conb_1_661 \mask_rev_value[13]  (  );
  dummy_scl180_conb_1_662 \mask_rev_value[14]  (  );
  dummy_scl180_conb_1_663 \mask_rev_value[15]  (  );
  dummy_scl180_conb_1_664 \mask_rev_value[16]  (  );
  dummy_scl180_conb_1_665 \mask_rev_value[17]  (  );
  dummy_scl180_conb_1_666 \mask_rev_value[18]  (  );
  dummy_scl180_conb_1_667 \mask_rev_value[19]  (  );
  dummy_scl180_conb_1_668 \mask_rev_value[20]  (  );
  dummy_scl180_conb_1_669 \mask_rev_value[21]  (  );
  dummy_scl180_conb_1_670 \mask_rev_value[22]  (  );
  dummy_scl180_conb_1_671 \mask_rev_value[23]  (  );
  dummy_scl180_conb_1_672 \mask_rev_value[24]  (  );
  dummy_scl180_conb_1_673 \mask_rev_value[25]  (  );
  dummy_scl180_conb_1_674 \mask_rev_value[26]  (  );
  dummy_scl180_conb_1_675 \mask_rev_value[27]  (  );
  dummy_scl180_conb_1_676 \mask_rev_value[28]  (  );
  dummy_scl180_conb_1_677 \mask_rev_value[29]  (  );
  dummy_scl180_conb_1_678 \mask_rev_value[30]  (  );
  dummy_scl180_conb_1_679 \mask_rev_value[31]  (  );
endmodule


module xres_buf ( X, A, VPWR, VGND, LVPWR, LVGND, Port7 );
  input Port7;
  inout X,  A,  VPWR,  VGND,  LVPWR,  LVGND;
  wire   A;
  tran( A, X);

endmodule


module dummy_scl180_conb_1_567 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_568 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_569 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_570 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_571 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_572 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_573 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_574 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_575 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_576 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_577 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_578 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_579 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_580 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_581 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_582 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_583 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_584 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_585 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_586 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_587 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_588 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_589 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_590 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_591 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_592 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_593 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module spare_logic_block_0 ( spare_xz, spare_xi, spare_xib, spare_xna, 
        spare_xno, spare_xmx, spare_xfq, spare_xfqn );
  output [26:0] spare_xz;
  output [3:0] spare_xi;
  output [1:0] spare_xna;
  output [1:0] spare_xno;
  output [1:0] spare_xmx;
  output [1:0] spare_xfq;
  output [1:0] spare_xfqn;
  output spare_xib;

  wire   [3:0] spare_logic_nc;
  assign spare_xz[26] = 1'b0;
  assign spare_xz[25] = 1'b0;
  assign spare_xz[24] = 1'b0;
  assign spare_xz[23] = 1'b0;
  assign spare_xz[22] = 1'b0;
  assign spare_xz[21] = 1'b0;
  assign spare_xz[20] = 1'b0;
  assign spare_xz[19] = 1'b0;
  assign spare_xz[18] = 1'b0;
  assign spare_xz[17] = 1'b0;
  assign spare_xz[16] = 1'b0;
  assign spare_xz[15] = 1'b0;
  assign spare_xz[14] = 1'b0;
  assign spare_xz[13] = 1'b0;
  assign spare_xz[12] = 1'b0;
  assign spare_xz[11] = 1'b0;
  assign spare_xz[10] = 1'b0;
  assign spare_xz[9] = 1'b0;
  assign spare_xz[8] = 1'b0;
  assign spare_xz[7] = 1'b0;
  assign spare_xz[6] = 1'b0;
  assign spare_xz[5] = 1'b0;
  assign spare_xz[4] = 1'b0;
  assign spare_xz[3] = 1'b0;
  assign spare_xz[2] = 1'b0;
  assign spare_xz[1] = 1'b0;
  assign spare_xz[0] = 1'b0;
  assign spare_xno[1] = 1'b1;
  assign spare_xno[0] = 1'b1;
  assign spare_xna[1] = 1'b1;
  assign spare_xna[0] = 1'b1;
  assign spare_xib = 1'b1;
  assign spare_xi[3] = 1'b1;
  assign spare_xi[2] = 1'b1;
  assign spare_xi[1] = 1'b1;
  assign spare_xi[0] = 1'b1;
  assign spare_xmx[1] = 1'b0;
  assign spare_xmx[0] = 1'b0;

  dfbrb1 \spare_logic_flop[0]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[0]), .QN(spare_xfqn[0]) );
  dfbrb1 \spare_logic_flop[1]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[1]), .QN(spare_xfqn[1]) );
  adiode \spare_logic_diode[0]  ( .I(1'b0) );
  adiode \spare_logic_diode[1]  ( .I(1'b0) );
  adiode \spare_logic_diode[2]  ( .I(1'b0) );
  adiode \spare_logic_diode[3]  ( .I(1'b0) );
  dummy_scl180_conb_1_567 \spare_logic_const[0]  (  );
  dummy_scl180_conb_1_568 \spare_logic_const[1]  (  );
  dummy_scl180_conb_1_569 \spare_logic_const[2]  (  );
  dummy_scl180_conb_1_570 \spare_logic_const[3]  (  );
  dummy_scl180_conb_1_571 \spare_logic_const[4]  (  );
  dummy_scl180_conb_1_572 \spare_logic_const[5]  (  );
  dummy_scl180_conb_1_573 \spare_logic_const[6]  (  );
  dummy_scl180_conb_1_574 \spare_logic_const[7]  (  );
  dummy_scl180_conb_1_575 \spare_logic_const[8]  (  );
  dummy_scl180_conb_1_576 \spare_logic_const[9]  (  );
  dummy_scl180_conb_1_577 \spare_logic_const[10]  (  );
  dummy_scl180_conb_1_578 \spare_logic_const[11]  (  );
  dummy_scl180_conb_1_579 \spare_logic_const[12]  (  );
  dummy_scl180_conb_1_580 \spare_logic_const[13]  (  );
  dummy_scl180_conb_1_581 \spare_logic_const[14]  (  );
  dummy_scl180_conb_1_582 \spare_logic_const[15]  (  );
  dummy_scl180_conb_1_583 \spare_logic_const[16]  (  );
  dummy_scl180_conb_1_584 \spare_logic_const[17]  (  );
  dummy_scl180_conb_1_585 \spare_logic_const[18]  (  );
  dummy_scl180_conb_1_586 \spare_logic_const[19]  (  );
  dummy_scl180_conb_1_587 \spare_logic_const[20]  (  );
  dummy_scl180_conb_1_588 \spare_logic_const[21]  (  );
  dummy_scl180_conb_1_589 \spare_logic_const[22]  (  );
  dummy_scl180_conb_1_590 \spare_logic_const[23]  (  );
  dummy_scl180_conb_1_591 \spare_logic_const[24]  (  );
  dummy_scl180_conb_1_592 \spare_logic_const[25]  (  );
  dummy_scl180_conb_1_593 \spare_logic_const[26]  (  );
endmodule


module dummy_scl180_conb_1_594 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_595 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_596 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_597 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_598 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_599 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_600 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_601 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_602 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_603 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_604 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_605 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_606 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_607 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_608 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_609 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_610 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_611 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_612 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_613 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_614 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_615 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_616 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_617 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_618 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_619 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_620 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module spare_logic_block_1 ( spare_xz, spare_xi, spare_xib, spare_xna, 
        spare_xno, spare_xmx, spare_xfq, spare_xfqn );
  output [26:0] spare_xz;
  output [3:0] spare_xi;
  output [1:0] spare_xna;
  output [1:0] spare_xno;
  output [1:0] spare_xmx;
  output [1:0] spare_xfq;
  output [1:0] spare_xfqn;
  output spare_xib;

  wire   [3:0] spare_logic_nc;
  assign spare_xz[26] = 1'b0;
  assign spare_xz[25] = 1'b0;
  assign spare_xz[24] = 1'b0;
  assign spare_xz[23] = 1'b0;
  assign spare_xz[22] = 1'b0;
  assign spare_xz[21] = 1'b0;
  assign spare_xz[20] = 1'b0;
  assign spare_xz[19] = 1'b0;
  assign spare_xz[18] = 1'b0;
  assign spare_xz[17] = 1'b0;
  assign spare_xz[16] = 1'b0;
  assign spare_xz[15] = 1'b0;
  assign spare_xz[14] = 1'b0;
  assign spare_xz[13] = 1'b0;
  assign spare_xz[12] = 1'b0;
  assign spare_xz[11] = 1'b0;
  assign spare_xz[10] = 1'b0;
  assign spare_xz[9] = 1'b0;
  assign spare_xz[8] = 1'b0;
  assign spare_xz[7] = 1'b0;
  assign spare_xz[6] = 1'b0;
  assign spare_xz[5] = 1'b0;
  assign spare_xz[4] = 1'b0;
  assign spare_xz[3] = 1'b0;
  assign spare_xz[2] = 1'b0;
  assign spare_xz[1] = 1'b0;
  assign spare_xz[0] = 1'b0;
  assign spare_xno[1] = 1'b1;
  assign spare_xno[0] = 1'b1;
  assign spare_xna[1] = 1'b1;
  assign spare_xna[0] = 1'b1;
  assign spare_xib = 1'b1;
  assign spare_xi[3] = 1'b1;
  assign spare_xi[2] = 1'b1;
  assign spare_xi[1] = 1'b1;
  assign spare_xi[0] = 1'b1;
  assign spare_xmx[1] = 1'b0;
  assign spare_xmx[0] = 1'b0;

  dfbrb1 \spare_logic_flop[0]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[0]), .QN(spare_xfqn[0]) );
  dfbrb1 \spare_logic_flop[1]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[1]), .QN(spare_xfqn[1]) );
  adiode \spare_logic_diode[0]  ( .I(1'b0) );
  adiode \spare_logic_diode[1]  ( .I(1'b0) );
  adiode \spare_logic_diode[2]  ( .I(1'b0) );
  adiode \spare_logic_diode[3]  ( .I(1'b0) );
  dummy_scl180_conb_1_594 \spare_logic_const[0]  (  );
  dummy_scl180_conb_1_595 \spare_logic_const[1]  (  );
  dummy_scl180_conb_1_596 \spare_logic_const[2]  (  );
  dummy_scl180_conb_1_597 \spare_logic_const[3]  (  );
  dummy_scl180_conb_1_598 \spare_logic_const[4]  (  );
  dummy_scl180_conb_1_599 \spare_logic_const[5]  (  );
  dummy_scl180_conb_1_600 \spare_logic_const[6]  (  );
  dummy_scl180_conb_1_601 \spare_logic_const[7]  (  );
  dummy_scl180_conb_1_602 \spare_logic_const[8]  (  );
  dummy_scl180_conb_1_603 \spare_logic_const[9]  (  );
  dummy_scl180_conb_1_604 \spare_logic_const[10]  (  );
  dummy_scl180_conb_1_605 \spare_logic_const[11]  (  );
  dummy_scl180_conb_1_606 \spare_logic_const[12]  (  );
  dummy_scl180_conb_1_607 \spare_logic_const[13]  (  );
  dummy_scl180_conb_1_608 \spare_logic_const[14]  (  );
  dummy_scl180_conb_1_609 \spare_logic_const[15]  (  );
  dummy_scl180_conb_1_610 \spare_logic_const[16]  (  );
  dummy_scl180_conb_1_611 \spare_logic_const[17]  (  );
  dummy_scl180_conb_1_612 \spare_logic_const[18]  (  );
  dummy_scl180_conb_1_613 \spare_logic_const[19]  (  );
  dummy_scl180_conb_1_614 \spare_logic_const[20]  (  );
  dummy_scl180_conb_1_615 \spare_logic_const[21]  (  );
  dummy_scl180_conb_1_616 \spare_logic_const[22]  (  );
  dummy_scl180_conb_1_617 \spare_logic_const[23]  (  );
  dummy_scl180_conb_1_618 \spare_logic_const[24]  (  );
  dummy_scl180_conb_1_619 \spare_logic_const[25]  (  );
  dummy_scl180_conb_1_620 \spare_logic_const[26]  (  );
endmodule


module dummy_scl180_conb_1_621 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_622 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_623 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_624 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_625 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_626 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_627 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_628 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_629 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_630 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_631 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_632 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_633 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_634 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_635 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_636 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_637 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_638 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_639 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_640 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_641 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_642 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_643 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_644 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_645 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_646 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_647 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module spare_logic_block_2 ( spare_xz, spare_xi, spare_xib, spare_xna, 
        spare_xno, spare_xmx, spare_xfq, spare_xfqn );
  output [26:0] spare_xz;
  output [3:0] spare_xi;
  output [1:0] spare_xna;
  output [1:0] spare_xno;
  output [1:0] spare_xmx;
  output [1:0] spare_xfq;
  output [1:0] spare_xfqn;
  output spare_xib;

  wire   [3:0] spare_logic_nc;
  assign spare_xz[26] = 1'b0;
  assign spare_xz[25] = 1'b0;
  assign spare_xz[24] = 1'b0;
  assign spare_xz[23] = 1'b0;
  assign spare_xz[22] = 1'b0;
  assign spare_xz[21] = 1'b0;
  assign spare_xz[20] = 1'b0;
  assign spare_xz[19] = 1'b0;
  assign spare_xz[18] = 1'b0;
  assign spare_xz[17] = 1'b0;
  assign spare_xz[16] = 1'b0;
  assign spare_xz[15] = 1'b0;
  assign spare_xz[14] = 1'b0;
  assign spare_xz[13] = 1'b0;
  assign spare_xz[12] = 1'b0;
  assign spare_xz[11] = 1'b0;
  assign spare_xz[10] = 1'b0;
  assign spare_xz[9] = 1'b0;
  assign spare_xz[8] = 1'b0;
  assign spare_xz[7] = 1'b0;
  assign spare_xz[6] = 1'b0;
  assign spare_xz[5] = 1'b0;
  assign spare_xz[4] = 1'b0;
  assign spare_xz[3] = 1'b0;
  assign spare_xz[2] = 1'b0;
  assign spare_xz[1] = 1'b0;
  assign spare_xz[0] = 1'b0;
  assign spare_xno[1] = 1'b1;
  assign spare_xno[0] = 1'b1;
  assign spare_xna[1] = 1'b1;
  assign spare_xna[0] = 1'b1;
  assign spare_xib = 1'b1;
  assign spare_xi[3] = 1'b1;
  assign spare_xi[2] = 1'b1;
  assign spare_xi[1] = 1'b1;
  assign spare_xi[0] = 1'b1;
  assign spare_xmx[1] = 1'b0;
  assign spare_xmx[0] = 1'b0;

  dfbrb1 \spare_logic_flop[0]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[0]), .QN(spare_xfqn[0]) );
  dfbrb1 \spare_logic_flop[1]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[1]), .QN(spare_xfqn[1]) );
  adiode \spare_logic_diode[0]  ( .I(1'b0) );
  adiode \spare_logic_diode[1]  ( .I(1'b0) );
  adiode \spare_logic_diode[2]  ( .I(1'b0) );
  adiode \spare_logic_diode[3]  ( .I(1'b0) );
  dummy_scl180_conb_1_621 \spare_logic_const[0]  (  );
  dummy_scl180_conb_1_622 \spare_logic_const[1]  (  );
  dummy_scl180_conb_1_623 \spare_logic_const[2]  (  );
  dummy_scl180_conb_1_624 \spare_logic_const[3]  (  );
  dummy_scl180_conb_1_625 \spare_logic_const[4]  (  );
  dummy_scl180_conb_1_626 \spare_logic_const[5]  (  );
  dummy_scl180_conb_1_627 \spare_logic_const[6]  (  );
  dummy_scl180_conb_1_628 \spare_logic_const[7]  (  );
  dummy_scl180_conb_1_629 \spare_logic_const[8]  (  );
  dummy_scl180_conb_1_630 \spare_logic_const[9]  (  );
  dummy_scl180_conb_1_631 \spare_logic_const[10]  (  );
  dummy_scl180_conb_1_632 \spare_logic_const[11]  (  );
  dummy_scl180_conb_1_633 \spare_logic_const[12]  (  );
  dummy_scl180_conb_1_634 \spare_logic_const[13]  (  );
  dummy_scl180_conb_1_635 \spare_logic_const[14]  (  );
  dummy_scl180_conb_1_636 \spare_logic_const[15]  (  );
  dummy_scl180_conb_1_637 \spare_logic_const[16]  (  );
  dummy_scl180_conb_1_638 \spare_logic_const[17]  (  );
  dummy_scl180_conb_1_639 \spare_logic_const[18]  (  );
  dummy_scl180_conb_1_640 \spare_logic_const[19]  (  );
  dummy_scl180_conb_1_641 \spare_logic_const[20]  (  );
  dummy_scl180_conb_1_642 \spare_logic_const[21]  (  );
  dummy_scl180_conb_1_643 \spare_logic_const[22]  (  );
  dummy_scl180_conb_1_644 \spare_logic_const[23]  (  );
  dummy_scl180_conb_1_645 \spare_logic_const[24]  (  );
  dummy_scl180_conb_1_646 \spare_logic_const[25]  (  );
  dummy_scl180_conb_1_647 \spare_logic_const[26]  (  );
endmodule


module dummy_scl180_conb_1_0 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_1 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_2 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_3 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_4 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_5 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_6 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_7 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_8 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_9 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_10 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_11 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_12 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_13 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_14 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_15 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_16 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_17 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_18 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_19 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_20 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_21 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_22 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_23 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_24 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_25 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module dummy_scl180_conb_1_26 ( HI, LO );
  output HI, LO;

  assign HI = 1'b1;
  assign LO = 1'b0;

endmodule


module spare_logic_block_3 ( spare_xz, spare_xi, spare_xib, spare_xna, 
        spare_xno, spare_xmx, spare_xfq, spare_xfqn );
  output [26:0] spare_xz;
  output [3:0] spare_xi;
  output [1:0] spare_xna;
  output [1:0] spare_xno;
  output [1:0] spare_xmx;
  output [1:0] spare_xfq;
  output [1:0] spare_xfqn;
  output spare_xib;

  wire   [3:0] spare_logic_nc;
  assign spare_xz[26] = 1'b0;
  assign spare_xz[25] = 1'b0;
  assign spare_xz[24] = 1'b0;
  assign spare_xz[23] = 1'b0;
  assign spare_xz[22] = 1'b0;
  assign spare_xz[21] = 1'b0;
  assign spare_xz[20] = 1'b0;
  assign spare_xz[19] = 1'b0;
  assign spare_xz[18] = 1'b0;
  assign spare_xz[17] = 1'b0;
  assign spare_xz[16] = 1'b0;
  assign spare_xz[15] = 1'b0;
  assign spare_xz[14] = 1'b0;
  assign spare_xz[13] = 1'b0;
  assign spare_xz[12] = 1'b0;
  assign spare_xz[11] = 1'b0;
  assign spare_xz[10] = 1'b0;
  assign spare_xz[9] = 1'b0;
  assign spare_xz[8] = 1'b0;
  assign spare_xz[7] = 1'b0;
  assign spare_xz[6] = 1'b0;
  assign spare_xz[5] = 1'b0;
  assign spare_xz[4] = 1'b0;
  assign spare_xz[3] = 1'b0;
  assign spare_xz[2] = 1'b0;
  assign spare_xz[1] = 1'b0;
  assign spare_xz[0] = 1'b0;
  assign spare_xno[1] = 1'b1;
  assign spare_xno[0] = 1'b1;
  assign spare_xna[1] = 1'b1;
  assign spare_xna[0] = 1'b1;
  assign spare_xib = 1'b1;
  assign spare_xi[3] = 1'b1;
  assign spare_xi[2] = 1'b1;
  assign spare_xi[1] = 1'b1;
  assign spare_xi[0] = 1'b1;
  assign spare_xmx[1] = 1'b0;
  assign spare_xmx[0] = 1'b0;

  dfbrb1 \spare_logic_flop[0]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[0]), .QN(spare_xfqn[0]) );
  dfbrb1 \spare_logic_flop[1]  ( .D(1'b0), .CP(1'b0), .CDN(1'b0), .SDN(1'b0), 
        .Q(spare_xfq[1]), .QN(spare_xfqn[1]) );
  adiode \spare_logic_diode[0]  ( .I(1'b0) );
  adiode \spare_logic_diode[1]  ( .I(1'b0) );
  adiode \spare_logic_diode[2]  ( .I(1'b0) );
  adiode \spare_logic_diode[3]  ( .I(1'b0) );
  dummy_scl180_conb_1_0 \spare_logic_const[0]  (  );
  dummy_scl180_conb_1_1 \spare_logic_const[1]  (  );
  dummy_scl180_conb_1_2 \spare_logic_const[2]  (  );
  dummy_scl180_conb_1_3 \spare_logic_const[3]  (  );
  dummy_scl180_conb_1_4 \spare_logic_const[4]  (  );
  dummy_scl180_conb_1_5 \spare_logic_const[5]  (  );
  dummy_scl180_conb_1_6 \spare_logic_const[6]  (  );
  dummy_scl180_conb_1_7 \spare_logic_const[7]  (  );
  dummy_scl180_conb_1_8 \spare_logic_const[8]  (  );
  dummy_scl180_conb_1_9 \spare_logic_const[9]  (  );
  dummy_scl180_conb_1_10 \spare_logic_const[10]  (  );
  dummy_scl180_conb_1_11 \spare_logic_const[11]  (  );
  dummy_scl180_conb_1_12 \spare_logic_const[12]  (  );
  dummy_scl180_conb_1_13 \spare_logic_const[13]  (  );
  dummy_scl180_conb_1_14 \spare_logic_const[14]  (  );
  dummy_scl180_conb_1_15 \spare_logic_const[15]  (  );
  dummy_scl180_conb_1_16 \spare_logic_const[16]  (  );
  dummy_scl180_conb_1_17 \spare_logic_const[17]  (  );
  dummy_scl180_conb_1_18 \spare_logic_const[18]  (  );
  dummy_scl180_conb_1_19 \spare_logic_const[19]  (  );
  dummy_scl180_conb_1_20 \spare_logic_const[20]  (  );
  dummy_scl180_conb_1_21 \spare_logic_const[21]  (  );
  dummy_scl180_conb_1_22 \spare_logic_const[22]  (  );
  dummy_scl180_conb_1_23 \spare_logic_const[23]  (  );
  dummy_scl180_conb_1_24 \spare_logic_const[24]  (  );
  dummy_scl180_conb_1_25 \spare_logic_const[25]  (  );
  dummy_scl180_conb_1_26 \spare_logic_const[26]  (  );
endmodule


module caravel_core ( vddio, vssio, vdda, vssa, vccd, vssd, vdda1, vdda2, 
        vssa1, vssa2, vccd1, vccd2, vssd1, vssd2, porb_h, porb_l, rstb_h, 
        clock_core, gpio_out_core, gpio_in_core, gpio_mode0_core, 
        gpio_mode1_core, gpio_outenb_core, gpio_inenb_core, flash_csb_frame, 
        flash_clk_frame, flash_csb_oeb, flash_clk_oeb, flash_io0_oeb, 
        flash_io1_oeb, flash_io0_ieb, flash_io1_ieb, flash_io0_do, 
        flash_io1_do, flash_io0_di, flash_io1_di, mprj_io_in, mprj_io_out, 
        mprj_io_oeb, mprj_io_inp_dis, mprj_io_ib_mode_sel, mprj_io_vtrip_sel, 
        mprj_io_slow_sel, mprj_io_holdover, mprj_io_analog_en, 
        mprj_io_analog_sel, mprj_io_analog_pol, mprj_io_dm, mprj_io_one, 
        mprj_analog_io );
  input [37:0] mprj_io_in;
  output [37:0] mprj_io_out;
  output [37:0] mprj_io_oeb;
  output [37:0] mprj_io_inp_dis;
  output [37:0] mprj_io_ib_mode_sel;
  output [37:0] mprj_io_vtrip_sel;
  output [37:0] mprj_io_slow_sel;
  output [37:0] mprj_io_holdover;
  output [37:0] mprj_io_analog_en;
  output [37:0] mprj_io_analog_sel;
  output [37:0] mprj_io_analog_pol;
  output [113:0] mprj_io_dm;
  output [37:0] mprj_io_one;
  inout [28:0] mprj_analog_io;
  input clock_core, gpio_in_core, flash_io0_di, flash_io1_di;
  output gpio_out_core, gpio_mode0_core, gpio_mode1_core, gpio_outenb_core,
         gpio_inenb_core, flash_csb_frame, flash_clk_frame, flash_csb_oeb,
         flash_clk_oeb, flash_io0_oeb, flash_io1_oeb, flash_io0_ieb,
         flash_io1_ieb, flash_io0_do, flash_io1_do;
  inout vddio,  vssio,  vdda,  vssa,  vccd,  vssd,  vdda1,  vdda2,  vssa1, 
     vssa2,  vccd1,  vccd2,  vssd1,  vssd2,  porb_h,  porb_l,  rstb_h;
  wire   caravel_rstn, flash_csb_core, flash_clk_core, flash_io0_oeb_core,
         flash_io0_di_core, flash_io0_do_core, flash_io1_di_core,
         flash_io2_di_core, flash_io3_di_core, mprj_iena_wb, mprj_cyc_o_core,
         mprj_stb_o_core, mprj_we_o_core, mprj_ack_i_core, hk_stb_o, hk_cyc_o,
         hk_ack_i, uart_enabled, spi_enabled, debug_mode, ser_tx, ser_rx,
         spi_sdi, spi_csb, spi_sck, spi_sdo, spi_sdoenb, debug_in, debug_oeb,
         caravel_clk2, mprj_clock2, mprj_reset, mprj_cyc_o_user,
         mprj_stb_o_user, mprj_we_o_user, mprj_ack_i_user, ext_clk_sel,
         pll_clk, pll_clk90, rstb_l, ext_reset, spi_pll_ena, spi_pll_dco_ena,
         n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41;
  wire   [3:0] mprj_sel_o_core;
  wire   [31:0] mprj_adr_o_core;
  wire   [31:0] mprj_dat_o_core;
  wire   [31:0] mprj_dat_i_core;
  wire   [31:0] hk_dat_i;
  wire   [2:0] user_irq_ena;
  wire   [127:0] la_data_in_mprj;
  wire   [127:0] la_data_out_mprj;
  wire   [127:0] la_oenb_mprj;
  wire   [127:0] la_iena_mprj;
  wire   [2:0] irq_spi;
  wire   [2:0] user_irq;
  wire   [2:0] user_irq_core;
  wire   [127:0] la_data_out_user;
  wire   [127:0] la_data_in_user;
  wire   [127:0] la_oenb_user;
  wire   [3:0] mprj_sel_o_user;
  wire   [31:0] mprj_adr_o_user;
  wire   [31:0] mprj_dat_o_user;
  wire   [31:0] mprj_dat_i_user;
  wire   [37:0] user_io_oeb;
  wire   [18:0] gpio_serial_link_1_shifted;
  wire   [18:0] gpio_serial_link_2_shifted;
  wire   [18:0] gpio_clock_1_shifted;
  wire   [17:0] gpio_clock_2_shifted;
  wire   [18:0] gpio_resetn_1_shifted;
  wire   [17:0] gpio_resetn_2_shifted;
  wire   [18:0] gpio_load_1_shifted;
  wire   [17:0] gpio_load_2_shifted;
  wire   [2:0] spi_pll_sel;
  wire   [2:0] spi_pll90_sel;
  wire   [4:0] spi_pll_div;
  wire   [25:0] spi_pll_trim;
  wire   [37:0] mgmt_io_out_hk;
  wire   [37:0] mgmt_io_oeb_hk;
  wire   [31:0] mask_rev;
  wire   [18:0] mgmt_gpio_in_buf;
  wire   [2:0] mgmt_gpio_oeb_buf;
  wire   [18:0] mgmt_gpio_out_buf;
  wire   [493:0] gpio_defaults;
  tri   clock_core;
  tri   gpio_out_core;
  tri   gpio_in_core;
  tri   gpio_mode0_core;
  tri   gpio_mode1_core;
  tri   gpio_outenb_core;
  tri   gpio_inenb_core;
  tri   flash_csb_frame;
  tri   flash_clk_frame;
  tri   flash_csb_oeb;
  tri   flash_clk_oeb;
  tri   flash_io0_oeb;
  tri   flash_io1_oeb;
  tri   flash_io0_ieb;
  tri   flash_io1_ieb;
  tri   flash_io0_do;
  tri   flash_io1_do;
  tri   flash_io0_di;
  tri   flash_io1_di;
  tri   [37:0] mprj_io_in;
  tri   [37:0] mprj_io_out;
  tri   [37:0] mprj_io_oeb;
  tri   [37:0] mprj_io_inp_dis;
  tri   [113:0] mprj_io_dm;
  tri   caravel_clk;
  tri   flash_io1_do_core;
  tri   mprj_clock;
  tri   [37:0] user_io_in;
  tri   [37:0] user_io_out;
  tri   [18:0] mgmt_io_in_hk;
  tri   [18:0] mgmt_gpio_in;
  wire   SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, 
        SYNOPSYS_UNCONNECTED__4, SYNOPSYS_UNCONNECTED__5, 
        SYNOPSYS_UNCONNECTED__6, SYNOPSYS_UNCONNECTED__7, 
        SYNOPSYS_UNCONNECTED__8, SYNOPSYS_UNCONNECTED__9, 
        SYNOPSYS_UNCONNECTED__10, SYNOPSYS_UNCONNECTED__11, 
        SYNOPSYS_UNCONNECTED__12, SYNOPSYS_UNCONNECTED__13, 
        SYNOPSYS_UNCONNECTED__14, SYNOPSYS_UNCONNECTED__15, 
        SYNOPSYS_UNCONNECTED__16, SYNOPSYS_UNCONNECTED__17, 
        SYNOPSYS_UNCONNECTED__18, SYNOPSYS_UNCONNECTED__19, 
        SYNOPSYS_UNCONNECTED__20, SYNOPSYS_UNCONNECTED__21, 
        SYNOPSYS_UNCONNECTED__22, SYNOPSYS_UNCONNECTED__23, 
        SYNOPSYS_UNCONNECTED__24, SYNOPSYS_UNCONNECTED__25, 
        SYNOPSYS_UNCONNECTED__26, SYNOPSYS_UNCONNECTED__27, 
        SYNOPSYS_UNCONNECTED__28, SYNOPSYS_UNCONNECTED__29, 
        SYNOPSYS_UNCONNECTED__30, SYNOPSYS_UNCONNECTED__31, 
        SYNOPSYS_UNCONNECTED__32, SYNOPSYS_UNCONNECTED__33, 
        SYNOPSYS_UNCONNECTED__34;
  assign mprj_io_one[37] = 1'b1;
  assign mprj_io_one[36] = 1'b1;
  assign mprj_io_one[35] = 1'b1;
  assign mprj_io_one[34] = 1'b1;
  assign mprj_io_one[33] = 1'b1;
  assign mprj_io_one[32] = 1'b1;
  assign mprj_io_one[31] = 1'b1;
  assign mprj_io_one[30] = 1'b1;
  assign mprj_io_one[29] = 1'b1;
  assign mprj_io_one[28] = 1'b1;
  assign mprj_io_one[27] = 1'b1;
  assign mprj_io_one[26] = 1'b1;
  assign mprj_io_one[25] = 1'b1;
  assign mprj_io_one[24] = 1'b1;
  assign mprj_io_one[23] = 1'b1;
  assign mprj_io_one[22] = 1'b1;
  assign mprj_io_one[21] = 1'b1;
  assign mprj_io_one[20] = 1'b1;
  assign mprj_io_one[19] = 1'b1;
  assign mprj_io_one[18] = 1'b1;
  assign mprj_io_one[17] = 1'b1;
  assign mprj_io_one[16] = 1'b1;
  assign mprj_io_one[15] = 1'b1;
  assign mprj_io_one[14] = 1'b1;
  assign mprj_io_one[13] = 1'b1;
  assign mprj_io_one[12] = 1'b1;
  assign mprj_io_one[11] = 1'b1;
  assign mprj_io_one[10] = 1'b1;
  assign mprj_io_one[9] = 1'b1;
  assign mprj_io_one[8] = 1'b1;
  assign mprj_io_one[7] = 1'b1;
  assign mprj_io_one[6] = 1'b1;
  assign mprj_io_one[5] = 1'b1;
  assign mprj_io_one[4] = 1'b1;
  assign mprj_io_one[3] = 1'b1;
  assign mprj_io_one[2] = 1'b1;
  assign mprj_io_one[1] = 1'b1;
  assign mprj_io_one[0] = 1'b1;

  mgmt_core_wrapper soc ( .core_clk(caravel_clk), .core_rstn(caravel_rstn), 
        .gpio_out_pad(gpio_out_core), .gpio_in_pad(gpio_in_core), 
        .gpio_mode0_pad(gpio_mode0_core), .gpio_mode1_pad(gpio_mode1_core), 
        .gpio_outenb_pad(gpio_outenb_core), .gpio_inenb_pad(gpio_inenb_core), 
        .la_input(la_data_in_mprj), .la_output(la_data_out_mprj), .la_oenb(
        la_oenb_mprj), .la_iena(la_iena_mprj), .flash_csb(flash_csb_core), 
        .flash_clk(flash_clk_core), .flash_io0_oeb(flash_io0_oeb_core), 
        .flash_io0_do(flash_io0_do_core), .flash_io0_di(flash_io0_di_core), 
        .flash_io1_di(flash_io1_di_core), .flash_io2_di(flash_io2_di_core), 
        .flash_io3_di(flash_io3_di_core), .mprj_wb_iena(mprj_iena_wb), 
        .mprj_cyc_o(mprj_cyc_o_core), .mprj_stb_o(mprj_stb_o_core), 
        .mprj_we_o(mprj_we_o_core), .mprj_sel_o(mprj_sel_o_core), .mprj_adr_o(
        {mprj_adr_o_core[31:2], SYNOPSYS_UNCONNECTED__0, 
        SYNOPSYS_UNCONNECTED__1}), .mprj_dat_o(mprj_dat_o_core), .mprj_ack_i(
        mprj_ack_i_core), .mprj_dat_i(mprj_dat_i_core), .hk_cyc_o(hk_cyc_o), 
        .hk_stb_o(hk_stb_o), .hk_dat_i(hk_dat_i), .hk_ack_i(hk_ack_i), .irq({
        irq_spi, user_irq}), .user_irq_ena(user_irq_ena), .uart_enabled(
        uart_enabled), .spi_enabled(spi_enabled), .debug_mode(debug_mode), 
        .ser_tx(ser_tx), .ser_rx(ser_rx), .spi_csb(spi_csb), .spi_sck(spi_sck), 
        .spi_sdo(spi_sdo), .spi_sdoenb(spi_sdoenb), .spi_sdi(spi_sdi), 
        .debug_in(debug_in), .debug_oeb(debug_oeb) );
  mgmt_protect mgmt_buffers ( .caravel_clk(caravel_clk), .caravel_clk2(
        caravel_clk2), .caravel_rstn(caravel_rstn), .mprj_cyc_o_core(
        mprj_cyc_o_core), .mprj_stb_o_core(mprj_stb_o_core), .mprj_we_o_core(
        mprj_we_o_core), .mprj_sel_o_core(mprj_sel_o_core), .mprj_adr_o_core({
        mprj_adr_o_core[31:2], 1'b0, 1'b0}), .mprj_dat_o_core(mprj_dat_o_core), 
        .user_irq_core({1'b0, 1'b0, 1'b0}), .mprj_dat_i_core(mprj_dat_i_core), 
        .mprj_ack_i_core(mprj_ack_i_core), .mprj_iena_wb(mprj_iena_wb), 
        .la_data_in_mprj(la_data_in_mprj), .la_data_out_mprj(la_data_out_mprj), 
        .la_oenb_mprj(la_oenb_mprj), .la_iena_mprj(la_iena_mprj), 
        .la_data_out_core({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .la_data_in_core(la_data_in_user), .la_oenb_core(la_oenb_user), 
        .user_irq_ena(user_irq_ena), .user_clock(mprj_clock), .user_clock2(
        mprj_clock2), .user_reset(mprj_reset), .mprj_cyc_o_user(
        mprj_cyc_o_user), .mprj_stb_o_user(mprj_stb_o_user), .mprj_we_o_user(
        mprj_we_o_user), .mprj_sel_o_user(mprj_sel_o_user), .mprj_adr_o_user(
        mprj_adr_o_user), .mprj_dat_o_user(mprj_dat_o_user), .mprj_dat_i_user(
        mprj_dat_i_user), .mprj_ack_i_user(mprj_ack_i_user), .user_irq(
        user_irq) );
  user_project_wrapper mprj ( .wb_clk_i(mprj_clock), .wb_rst_i(mprj_reset), 
        .wbs_stb_i(mprj_stb_o_user), .wbs_cyc_i(mprj_cyc_o_user), .wbs_we_i(
        mprj_we_o_user), .wbs_sel_i(mprj_sel_o_user), .wbs_dat_i(
        mprj_dat_o_user), .wbs_adr_i(mprj_adr_o_user), .wbs_ack_o(
        mprj_ack_i_user), .wbs_dat_o(mprj_dat_i_user), .la_data_in(
        la_data_in_user), .la_oenb(la_oenb_user), .io_in(user_io_in), .io_out(
        user_io_out), .analog_io(mprj_analog_io), .user_clock2(mprj_clock2) );
  caravel_clocking clock_ctrl ( .porb(porb_l), .resetb(rstb_l), .ext_clk_sel(
        ext_clk_sel), .ext_clk(clock_core), .pll_clk(pll_clk), .pll_clk90(
        pll_clk90), .sel(spi_pll_sel), .sel2(spi_pll90_sel), .ext_reset(
        ext_reset), .core_clk(caravel_clk), .user_clk(caravel_clk2), 
        .resetb_sync(caravel_rstn) );
  digital_pll pll ( .resetb(rstb_l), .enable(spi_pll_ena), .osc(clock_core), 
        .clockp({pll_clk, pll_clk90}), .div(spi_pll_div), .dco(spi_pll_dco_ena), .ext_trim(spi_pll_trim) );
  housekeeping housekeeping ( .wb_clk_i(caravel_clk), .wb_rstn_i(caravel_rstn), 
        .wb_adr_i({mprj_adr_o_core[31:2], 1'b0, 1'b0}), .wb_dat_i(
        mprj_dat_o_core), .wb_sel_i(mprj_sel_o_core), .wb_we_i(mprj_we_o_core), 
        .wb_cyc_i(hk_cyc_o), .wb_stb_i(hk_stb_o), .wb_ack_o(hk_ack_i), 
        .wb_dat_o(hk_dat_i), .porb(porb_l), .pll_ena(spi_pll_ena), 
        .pll_dco_ena(spi_pll_dco_ena), .pll_div(spi_pll_div), .pll_sel(
        spi_pll_sel), .pll90_sel(spi_pll90_sel), .pll_trim(spi_pll_trim), 
        .pll_bypass(ext_clk_sel), .qspi_enabled(1'b0), .uart_enabled(
        uart_enabled), .spi_enabled(spi_enabled), .debug_mode(debug_mode), 
        .ser_tx(ser_tx), .ser_rx(ser_rx), .spi_sdi(spi_sdi), .spi_csb(spi_csb), 
        .spi_sck(spi_sck), .spi_sdo(spi_sdo), .spi_sdoenb(spi_sdoenb), .irq(
        irq_spi), .reset(ext_reset), .serial_clock(gpio_clock_1_shifted[0]), 
        .serial_load(gpio_load_1_shifted[0]), .serial_resetn(
        gpio_resetn_1_shifted[0]), .serial_data_1(
        gpio_serial_link_1_shifted[0]), .serial_data_2(
        gpio_serial_link_2_shifted[18]), .mgmt_gpio_in({mgmt_gpio_in_buf, 
        mgmt_io_in_hk}), .mgmt_gpio_out(mgmt_io_out_hk), .mgmt_gpio_oeb({
        mgmt_io_oeb_hk[37:35], SYNOPSYS_UNCONNECTED__2, 
        SYNOPSYS_UNCONNECTED__3, SYNOPSYS_UNCONNECTED__4, 
        SYNOPSYS_UNCONNECTED__5, SYNOPSYS_UNCONNECTED__6, 
        SYNOPSYS_UNCONNECTED__7, SYNOPSYS_UNCONNECTED__8, 
        SYNOPSYS_UNCONNECTED__9, SYNOPSYS_UNCONNECTED__10, 
        SYNOPSYS_UNCONNECTED__11, SYNOPSYS_UNCONNECTED__12, 
        SYNOPSYS_UNCONNECTED__13, SYNOPSYS_UNCONNECTED__14, 
        SYNOPSYS_UNCONNECTED__15, SYNOPSYS_UNCONNECTED__16, 
        SYNOPSYS_UNCONNECTED__17, SYNOPSYS_UNCONNECTED__18, 
        SYNOPSYS_UNCONNECTED__19, SYNOPSYS_UNCONNECTED__20, 
        SYNOPSYS_UNCONNECTED__21, SYNOPSYS_UNCONNECTED__22, 
        SYNOPSYS_UNCONNECTED__23, SYNOPSYS_UNCONNECTED__24, 
        SYNOPSYS_UNCONNECTED__25, SYNOPSYS_UNCONNECTED__26, 
        SYNOPSYS_UNCONNECTED__27, SYNOPSYS_UNCONNECTED__28, 
        SYNOPSYS_UNCONNECTED__29, SYNOPSYS_UNCONNECTED__30, 
        SYNOPSYS_UNCONNECTED__31, SYNOPSYS_UNCONNECTED__32, 
        SYNOPSYS_UNCONNECTED__33, SYNOPSYS_UNCONNECTED__34, 
        mgmt_io_oeb_hk[1:0]}), .trap(1'b0), .user_clock(caravel_clk2), 
        .mask_rev_in({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .spimemio_flash_csb(flash_csb_core), .spimemio_flash_clk(
        flash_clk_core), .spimemio_flash_io0_oeb(flash_io0_oeb_core), 
        .spimemio_flash_io1_oeb(1'b1), .spimemio_flash_io2_oeb(1'b1), 
        .spimemio_flash_io3_oeb(1'b1), .spimemio_flash_io0_do(
        flash_io0_do_core), .spimemio_flash_io1_do(1'b0), 
        .spimemio_flash_io2_do(1'b0), .spimemio_flash_io3_do(1'b0), 
        .spimemio_flash_io0_di(flash_io0_di_core), .spimemio_flash_io1_di(
        flash_io1_di_core), .spimemio_flash_io2_di(flash_io2_di_core), 
        .spimemio_flash_io3_di(flash_io3_di_core), .debug_in(debug_in), 
        .debug_out(1'b0), .debug_oeb(debug_oeb), .pad_flash_csb(
        flash_csb_frame), .pad_flash_csb_oeb(flash_csb_oeb), .pad_flash_clk(
        flash_clk_frame), .pad_flash_clk_oeb(flash_clk_oeb), 
        .pad_flash_io0_oeb(flash_io0_oeb), .pad_flash_io1_oeb(flash_io1_oeb), 
        .pad_flash_io0_ieb(flash_io0_ieb), .pad_flash_io1_ieb(flash_io1_ieb), 
        .pad_flash_io0_do(flash_io0_do), .pad_flash_io1_do(flash_io1_do), 
        .pad_flash_io0_di(flash_io0_di), .pad_flash_io1_di(flash_io1_di), 
        .usr1_vcc_pwrgood(1'b1), .usr2_vcc_pwrgood(1'b1), .usr1_vdd_pwrgood(
        1'b1), .usr2_vdd_pwrgood(1'b1) );
  mprj_io_buffer gpio_buf ( .mgmt_gpio_in(mgmt_gpio_in), .mgmt_gpio_in_buf(
        mgmt_gpio_in_buf), .mgmt_gpio_oeb(mgmt_io_oeb_hk[37:35]), 
        .mgmt_gpio_oeb_buf(mgmt_gpio_oeb_buf), .mgmt_gpio_out(
        mgmt_io_out_hk[37:19]), .mgmt_gpio_out_buf(mgmt_gpio_out_buf) );
  gpio_defaults_block_1803_1 gpio_defaults_block_0 (  );
  gpio_defaults_block_1803_0 gpio_defaults_block_1 (  );
  gpio_defaults_block_0403_34 gpio_defaults_block_2 (  );
  gpio_defaults_block_0801 gpio_defaults_block_3 (  );
  gpio_defaults_block_0403_33 gpio_defaults_block_4 (  );
  gpio_defaults_block_0403_32 gpio_defaults_block_5 (  );
  gpio_defaults_block_0403_31 gpio_defaults_block_6 (  );
  gpio_defaults_block_0403_30 gpio_defaults_block_7 (  );
  gpio_defaults_block_0403_29 gpio_defaults_block_8 (  );
  gpio_defaults_block_0403_28 gpio_defaults_block_9 (  );
  gpio_defaults_block_0403_27 gpio_defaults_block_10 (  );
  gpio_defaults_block_0403_26 gpio_defaults_block_11 (  );
  gpio_defaults_block_0403_25 gpio_defaults_block_12 (  );
  gpio_defaults_block_0403_24 gpio_defaults_block_13 (  );
  gpio_defaults_block_0403_23 gpio_defaults_block_14 (  );
  gpio_defaults_block_0403_22 gpio_defaults_block_15 (  );
  gpio_defaults_block_0403_21 gpio_defaults_block_16 (  );
  gpio_defaults_block_0403_20 gpio_defaults_block_17 (  );
  gpio_defaults_block_0403_19 gpio_defaults_block_18 (  );
  gpio_defaults_block_0403_18 gpio_defaults_block_19 (  );
  gpio_defaults_block_0403_17 gpio_defaults_block_20 (  );
  gpio_defaults_block_0403_16 gpio_defaults_block_21 (  );
  gpio_defaults_block_0403_15 gpio_defaults_block_22 (  );
  gpio_defaults_block_0403_14 gpio_defaults_block_23 (  );
  gpio_defaults_block_0403_13 gpio_defaults_block_24 (  );
  gpio_defaults_block_0403_12 gpio_defaults_block_25 (  );
  gpio_defaults_block_0403_11 gpio_defaults_block_26 (  );
  gpio_defaults_block_0403_10 gpio_defaults_block_27 (  );
  gpio_defaults_block_0403_9 gpio_defaults_block_28 (  );
  gpio_defaults_block_0403_8 gpio_defaults_block_29 (  );
  gpio_defaults_block_0403_7 gpio_defaults_block_30 (  );
  gpio_defaults_block_0403_6 gpio_defaults_block_31 (  );
  gpio_defaults_block_0403_5 gpio_defaults_block_32 (  );
  gpio_defaults_block_0403_4 gpio_defaults_block_33 (  );
  gpio_defaults_block_0403_3 gpio_defaults_block_34 (  );
  gpio_defaults_block_0403_2 gpio_defaults_block_35 (  );
  gpio_defaults_block_0403_1 gpio_defaults_block_36 (  );
  gpio_defaults_block_0403_0 gpio_defaults_block_37 (  );
  gpio_control_block_36 \gpio_control_bidir_1[0]  ( .gpio_defaults({1'b1, 1'b1, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n4), .resetn_out(gpio_resetn_1_shifted[1]), .serial_clock(n41), 
        .serial_clock_out(gpio_clock_1_shifted[1]), .serial_load(n1), 
        .serial_load_out(gpio_load_1_shifted[1]), .mgmt_gpio_in(
        mgmt_io_in_hk[0]), .mgmt_gpio_out(mgmt_io_out_hk[0]), .mgmt_gpio_oeb(
        mgmt_io_oeb_hk[0]), .serial_data_in(gpio_serial_link_1_shifted[0]), 
        .serial_data_out(gpio_serial_link_1_shifted[1]), .user_gpio_out(
        user_io_out[0]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[0]), 
        .pad_gpio_holdover(mprj_io_holdover[0]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[0]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[0]), 
        .pad_gpio_inenb(mprj_io_inp_dis[0]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[0]), .pad_gpio_ana_en(mprj_io_analog_en[0]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[0]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[0]), .pad_gpio_dm(mprj_io_dm[2:0]), 
        .pad_gpio_outenb(mprj_io_oeb[0]), .pad_gpio_out(mprj_io_out[0]), 
        .pad_gpio_in(mprj_io_in[0]) );
  gpio_control_block_37 \gpio_control_bidir_1[1]  ( .gpio_defaults({1'b1, 1'b1, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n6), .resetn_out(gpio_resetn_1_shifted[2]), .serial_clock(
        gpio_clock_1_shifted[1]), .serial_clock_out(gpio_clock_1_shifted[2]), 
        .serial_load(gpio_load_1_shifted[1]), .serial_load_out(
        gpio_load_1_shifted[2]), .mgmt_gpio_in(mgmt_io_in_hk[1]), 
        .mgmt_gpio_out(mgmt_io_out_hk[1]), .mgmt_gpio_oeb(mgmt_io_oeb_hk[1]), 
        .serial_data_in(gpio_serial_link_1_shifted[1]), .serial_data_out(
        gpio_serial_link_1_shifted[2]), .user_gpio_out(user_io_out[1]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[1]), 
        .pad_gpio_holdover(mprj_io_holdover[1]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[1]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[1]), 
        .pad_gpio_inenb(mprj_io_inp_dis[1]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[1]), .pad_gpio_ana_en(mprj_io_analog_en[1]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[1]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[1]), .pad_gpio_dm(mprj_io_dm[5:3]), 
        .pad_gpio_outenb(mprj_io_oeb[1]), .pad_gpio_out(mprj_io_out[1]), 
        .pad_gpio_in(mprj_io_in[1]) );
  gpio_control_block_30 \gpio_control_in_1a[0]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n8), .resetn_out(gpio_resetn_1_shifted[3]), .serial_clock(
        gpio_clock_1_shifted[2]), .serial_clock_out(gpio_clock_1_shifted[3]), 
        .serial_load(gpio_load_1_shifted[2]), .serial_load_out(
        gpio_load_1_shifted[3]), .mgmt_gpio_in(mgmt_io_in_hk[2]), 
        .mgmt_gpio_out(mgmt_io_out_hk[2]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[2]), .serial_data_out(
        gpio_serial_link_1_shifted[3]), .user_gpio_out(user_io_out[2]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[2]), 
        .pad_gpio_holdover(mprj_io_holdover[2]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[2]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[2]), 
        .pad_gpio_inenb(mprj_io_inp_dis[2]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[2]), .pad_gpio_ana_en(mprj_io_analog_en[2]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[2]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[2]), .pad_gpio_dm(mprj_io_dm[8:6]), 
        .pad_gpio_outenb(mprj_io_oeb[2]), .pad_gpio_out(mprj_io_out[2]), 
        .pad_gpio_in(mprj_io_in[2]) );
  gpio_control_block_31 \gpio_control_in_1a[1]  ( .gpio_defaults({1'b0, 1'b1, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1}), 
        .resetn(n10), .resetn_out(gpio_resetn_1_shifted[4]), .serial_clock(
        gpio_clock_1_shifted[3]), .serial_clock_out(gpio_clock_1_shifted[4]), 
        .serial_load(gpio_load_1_shifted[3]), .serial_load_out(
        gpio_load_1_shifted[4]), .mgmt_gpio_in(mgmt_io_in_hk[3]), 
        .mgmt_gpio_out(mgmt_io_out_hk[3]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[3]), .serial_data_out(
        gpio_serial_link_1_shifted[4]), .user_gpio_out(user_io_out[3]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[3]), 
        .pad_gpio_holdover(mprj_io_holdover[3]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[3]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[3]), 
        .pad_gpio_inenb(mprj_io_inp_dis[3]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[3]), .pad_gpio_ana_en(mprj_io_analog_en[3]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[3]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[3]), .pad_gpio_dm(mprj_io_dm[11:9]), 
        .pad_gpio_outenb(mprj_io_oeb[3]), .pad_gpio_out(mprj_io_out[3]), 
        .pad_gpio_in(mprj_io_in[3]) );
  gpio_control_block_32 \gpio_control_in_1a[2]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n12), .resetn_out(gpio_resetn_1_shifted[5]), .serial_clock(
        gpio_clock_1_shifted[4]), .serial_clock_out(gpio_clock_1_shifted[5]), 
        .serial_load(gpio_load_1_shifted[4]), .serial_load_out(
        gpio_load_1_shifted[5]), .mgmt_gpio_in(mgmt_io_in_hk[4]), 
        .mgmt_gpio_out(mgmt_io_out_hk[4]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[4]), .serial_data_out(
        gpio_serial_link_1_shifted[5]), .user_gpio_out(user_io_out[4]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[4]), 
        .pad_gpio_holdover(mprj_io_holdover[4]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[4]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[4]), 
        .pad_gpio_inenb(mprj_io_inp_dis[4]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[4]), .pad_gpio_ana_en(mprj_io_analog_en[4]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[4]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[4]), .pad_gpio_dm(mprj_io_dm[14:12]), 
        .pad_gpio_outenb(mprj_io_oeb[4]), .pad_gpio_out(mprj_io_out[4]), 
        .pad_gpio_in(mprj_io_in[4]) );
  gpio_control_block_33 \gpio_control_in_1a[3]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n14), .resetn_out(gpio_resetn_1_shifted[6]), .serial_clock(
        gpio_clock_1_shifted[5]), .serial_clock_out(gpio_clock_1_shifted[6]), 
        .serial_load(gpio_load_1_shifted[5]), .serial_load_out(
        gpio_load_1_shifted[6]), .mgmt_gpio_in(mgmt_io_in_hk[5]), 
        .mgmt_gpio_out(mgmt_io_out_hk[5]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[5]), .serial_data_out(
        gpio_serial_link_1_shifted[6]), .user_gpio_out(user_io_out[5]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[5]), 
        .pad_gpio_holdover(mprj_io_holdover[5]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[5]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[5]), 
        .pad_gpio_inenb(mprj_io_inp_dis[5]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[5]), .pad_gpio_ana_en(mprj_io_analog_en[5]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[5]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[5]), .pad_gpio_dm(mprj_io_dm[17:15]), 
        .pad_gpio_outenb(mprj_io_oeb[5]), .pad_gpio_out(mprj_io_out[5]), 
        .pad_gpio_in(mprj_io_in[5]) );
  gpio_control_block_34 \gpio_control_in_1a[4]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n16), .resetn_out(gpio_resetn_1_shifted[7]), .serial_clock(
        gpio_clock_1_shifted[6]), .serial_clock_out(gpio_clock_1_shifted[7]), 
        .serial_load(gpio_load_1_shifted[6]), .serial_load_out(
        gpio_load_1_shifted[7]), .mgmt_gpio_in(mgmt_io_in_hk[6]), 
        .mgmt_gpio_out(mgmt_io_out_hk[6]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[6]), .serial_data_out(
        gpio_serial_link_1_shifted[7]), .user_gpio_out(user_io_out[6]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[6]), 
        .pad_gpio_holdover(mprj_io_holdover[6]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[6]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[6]), 
        .pad_gpio_inenb(mprj_io_inp_dis[6]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[6]), .pad_gpio_ana_en(mprj_io_analog_en[6]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[6]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[6]), .pad_gpio_dm(mprj_io_dm[20:18]), 
        .pad_gpio_outenb(mprj_io_oeb[6]), .pad_gpio_out(mprj_io_out[6]), 
        .pad_gpio_in(mprj_io_in[6]) );
  gpio_control_block_35 \gpio_control_in_1a[5]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n18), .resetn_out(gpio_resetn_1_shifted[8]), .serial_clock(
        gpio_clock_1_shifted[7]), .serial_clock_out(gpio_clock_1_shifted[8]), 
        .serial_load(gpio_load_1_shifted[7]), .serial_load_out(
        gpio_load_1_shifted[8]), .mgmt_gpio_in(mgmt_io_in_hk[7]), 
        .mgmt_gpio_out(mgmt_io_out_hk[7]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[7]), .serial_data_out(
        gpio_serial_link_1_shifted[8]), .user_gpio_out(user_io_out[7]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[7]), 
        .pad_gpio_holdover(mprj_io_holdover[7]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[7]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[7]), 
        .pad_gpio_inenb(mprj_io_inp_dis[7]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[7]), .pad_gpio_ana_en(mprj_io_analog_en[7]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[7]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[7]), .pad_gpio_dm(mprj_io_dm[23:21]), 
        .pad_gpio_outenb(mprj_io_oeb[7]), .pad_gpio_out(mprj_io_out[7]), 
        .pad_gpio_in(mprj_io_in[7]) );
  gpio_control_block_19 \gpio_control_in_1[0]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n20), .resetn_out(gpio_resetn_1_shifted[9]), .serial_clock(
        gpio_clock_1_shifted[8]), .serial_clock_out(gpio_clock_1_shifted[9]), 
        .serial_load(gpio_load_1_shifted[8]), .serial_load_out(
        gpio_load_1_shifted[9]), .mgmt_gpio_in(mgmt_io_in_hk[8]), 
        .mgmt_gpio_out(mgmt_io_out_hk[8]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[8]), .serial_data_out(
        gpio_serial_link_1_shifted[9]), .user_gpio_out(user_io_out[8]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[8]), 
        .pad_gpio_holdover(mprj_io_holdover[8]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[8]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[8]), 
        .pad_gpio_inenb(mprj_io_inp_dis[8]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[8]), .pad_gpio_ana_en(mprj_io_analog_en[8]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[8]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[8]), .pad_gpio_dm(mprj_io_dm[26:24]), 
        .pad_gpio_outenb(mprj_io_oeb[8]), .pad_gpio_out(mprj_io_out[8]), 
        .pad_gpio_in(mprj_io_in[8]) );
  gpio_control_block_20 \gpio_control_in_1[1]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n22), .resetn_out(gpio_resetn_1_shifted[10]), .serial_clock(
        gpio_clock_1_shifted[9]), .serial_clock_out(gpio_clock_1_shifted[10]), 
        .serial_load(gpio_load_1_shifted[9]), .serial_load_out(
        gpio_load_1_shifted[10]), .mgmt_gpio_in(mgmt_io_in_hk[9]), 
        .mgmt_gpio_out(mgmt_io_out_hk[9]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[9]), .serial_data_out(
        gpio_serial_link_1_shifted[10]), .user_gpio_out(user_io_out[9]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[9]), 
        .pad_gpio_holdover(mprj_io_holdover[9]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[9]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[9]), 
        .pad_gpio_inenb(mprj_io_inp_dis[9]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[9]), .pad_gpio_ana_en(mprj_io_analog_en[9]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[9]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[9]), .pad_gpio_dm(mprj_io_dm[29:27]), 
        .pad_gpio_outenb(mprj_io_oeb[9]), .pad_gpio_out(mprj_io_out[9]), 
        .pad_gpio_in(mprj_io_in[9]) );
  gpio_control_block_21 \gpio_control_in_1[2]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n24), .resetn_out(gpio_resetn_1_shifted[11]), .serial_clock(
        gpio_clock_1_shifted[10]), .serial_clock_out(gpio_clock_1_shifted[11]), 
        .serial_load(gpio_load_1_shifted[10]), .serial_load_out(
        gpio_load_1_shifted[11]), .mgmt_gpio_in(mgmt_io_in_hk[10]), 
        .mgmt_gpio_out(mgmt_io_out_hk[10]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[10]), .serial_data_out(
        gpio_serial_link_1_shifted[11]), .user_gpio_out(user_io_out[10]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[10]), 
        .pad_gpio_holdover(mprj_io_holdover[10]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[10]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[10]), 
        .pad_gpio_inenb(mprj_io_inp_dis[10]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[10]), .pad_gpio_ana_en(mprj_io_analog_en[10]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[10]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[10]), .pad_gpio_dm(mprj_io_dm[32:30]), 
        .pad_gpio_outenb(mprj_io_oeb[10]), .pad_gpio_out(mprj_io_out[10]), 
        .pad_gpio_in(mprj_io_in[10]) );
  gpio_control_block_22 \gpio_control_in_1[3]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n26), .resetn_out(gpio_resetn_1_shifted[12]), .serial_clock(
        gpio_clock_1_shifted[11]), .serial_clock_out(gpio_clock_1_shifted[12]), 
        .serial_load(gpio_load_1_shifted[11]), .serial_load_out(
        gpio_load_1_shifted[12]), .mgmt_gpio_in(mgmt_io_in_hk[11]), 
        .mgmt_gpio_out(mgmt_io_out_hk[11]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[11]), .serial_data_out(
        gpio_serial_link_1_shifted[12]), .user_gpio_out(user_io_out[11]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[11]), 
        .pad_gpio_holdover(mprj_io_holdover[11]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[11]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[11]), 
        .pad_gpio_inenb(mprj_io_inp_dis[11]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[11]), .pad_gpio_ana_en(mprj_io_analog_en[11]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[11]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[11]), .pad_gpio_dm(mprj_io_dm[35:33]), 
        .pad_gpio_outenb(mprj_io_oeb[11]), .pad_gpio_out(mprj_io_out[11]), 
        .pad_gpio_in(mprj_io_in[11]) );
  gpio_control_block_23 \gpio_control_in_1[4]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n28), .resetn_out(gpio_resetn_1_shifted[13]), .serial_clock(
        gpio_clock_1_shifted[12]), .serial_clock_out(gpio_clock_1_shifted[13]), 
        .serial_load(gpio_load_1_shifted[12]), .serial_load_out(
        gpio_load_1_shifted[13]), .mgmt_gpio_in(mgmt_io_in_hk[12]), 
        .mgmt_gpio_out(mgmt_io_out_hk[12]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[12]), .serial_data_out(
        gpio_serial_link_1_shifted[13]), .user_gpio_out(user_io_out[12]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[12]), 
        .pad_gpio_holdover(mprj_io_holdover[12]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[12]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[12]), 
        .pad_gpio_inenb(mprj_io_inp_dis[12]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[12]), .pad_gpio_ana_en(mprj_io_analog_en[12]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[12]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[12]), .pad_gpio_dm(mprj_io_dm[38:36]), 
        .pad_gpio_outenb(mprj_io_oeb[12]), .pad_gpio_out(mprj_io_out[12]), 
        .pad_gpio_in(mprj_io_in[12]) );
  gpio_control_block_24 \gpio_control_in_1[5]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n30), .resetn_out(gpio_resetn_1_shifted[14]), .serial_clock(
        gpio_clock_1_shifted[13]), .serial_clock_out(gpio_clock_1_shifted[14]), 
        .serial_load(gpio_load_1_shifted[13]), .serial_load_out(
        gpio_load_1_shifted[14]), .mgmt_gpio_in(mgmt_io_in_hk[13]), 
        .mgmt_gpio_out(mgmt_io_out_hk[13]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[13]), .serial_data_out(
        gpio_serial_link_1_shifted[14]), .user_gpio_out(user_io_out[13]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[13]), 
        .pad_gpio_holdover(mprj_io_holdover[13]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[13]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[13]), 
        .pad_gpio_inenb(mprj_io_inp_dis[13]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[13]), .pad_gpio_ana_en(mprj_io_analog_en[13]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[13]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[13]), .pad_gpio_dm(mprj_io_dm[41:39]), 
        .pad_gpio_outenb(mprj_io_oeb[13]), .pad_gpio_out(mprj_io_out[13]), 
        .pad_gpio_in(mprj_io_in[13]) );
  gpio_control_block_25 \gpio_control_in_1[6]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n32), .resetn_out(gpio_resetn_1_shifted[15]), .serial_clock(
        gpio_clock_1_shifted[14]), .serial_clock_out(gpio_clock_1_shifted[15]), 
        .serial_load(gpio_load_1_shifted[14]), .serial_load_out(
        gpio_load_1_shifted[15]), .mgmt_gpio_in(mgmt_io_in_hk[14]), 
        .mgmt_gpio_out(mgmt_io_out_hk[14]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[14]), .serial_data_out(
        gpio_serial_link_1_shifted[15]), .user_gpio_out(user_io_out[14]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[14]), 
        .pad_gpio_holdover(mprj_io_holdover[14]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[14]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[14]), 
        .pad_gpio_inenb(mprj_io_inp_dis[14]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[14]), .pad_gpio_ana_en(mprj_io_analog_en[14]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[14]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[14]), .pad_gpio_dm(mprj_io_dm[44:42]), 
        .pad_gpio_outenb(mprj_io_oeb[14]), .pad_gpio_out(mprj_io_out[14]), 
        .pad_gpio_in(mprj_io_in[14]) );
  gpio_control_block_26 \gpio_control_in_1[7]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n34), .resetn_out(gpio_resetn_1_shifted[16]), .serial_clock(
        gpio_clock_1_shifted[15]), .serial_clock_out(gpio_clock_1_shifted[16]), 
        .serial_load(gpio_load_1_shifted[15]), .serial_load_out(
        gpio_load_1_shifted[16]), .mgmt_gpio_in(mgmt_io_in_hk[15]), 
        .mgmt_gpio_out(mgmt_io_out_hk[15]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[15]), .serial_data_out(
        gpio_serial_link_1_shifted[16]), .user_gpio_out(user_io_out[15]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[15]), 
        .pad_gpio_holdover(mprj_io_holdover[15]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[15]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[15]), 
        .pad_gpio_inenb(mprj_io_inp_dis[15]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[15]), .pad_gpio_ana_en(mprj_io_analog_en[15]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[15]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[15]), .pad_gpio_dm(mprj_io_dm[47:45]), 
        .pad_gpio_outenb(mprj_io_oeb[15]), .pad_gpio_out(mprj_io_out[15]), 
        .pad_gpio_in(mprj_io_in[15]) );
  gpio_control_block_27 \gpio_control_in_1[8]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n36), .resetn_out(gpio_resetn_1_shifted[17]), .serial_clock(
        gpio_clock_1_shifted[16]), .serial_clock_out(gpio_clock_1_shifted[17]), 
        .serial_load(gpio_load_1_shifted[16]), .serial_load_out(
        gpio_load_1_shifted[17]), .mgmt_gpio_in(mgmt_io_in_hk[16]), 
        .mgmt_gpio_out(mgmt_io_out_hk[16]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[16]), .serial_data_out(
        gpio_serial_link_1_shifted[17]), .user_gpio_out(user_io_out[16]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[16]), 
        .pad_gpio_holdover(mprj_io_holdover[16]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[16]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[16]), 
        .pad_gpio_inenb(mprj_io_inp_dis[16]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[16]), .pad_gpio_ana_en(mprj_io_analog_en[16]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[16]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[16]), .pad_gpio_dm(mprj_io_dm[50:48]), 
        .pad_gpio_outenb(mprj_io_oeb[16]), .pad_gpio_out(mprj_io_out[16]), 
        .pad_gpio_in(mprj_io_in[16]) );
  gpio_control_block_28 \gpio_control_in_1[9]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n38), .resetn_out(gpio_resetn_1_shifted[18]), .serial_clock(
        gpio_clock_1_shifted[17]), .serial_clock_out(gpio_clock_1_shifted[18]), 
        .serial_load(n3), .serial_load_out(gpio_load_1_shifted[18]), 
        .mgmt_gpio_in(mgmt_io_in_hk[17]), .mgmt_gpio_out(mgmt_io_out_hk[17]), 
        .mgmt_gpio_oeb(1'b1), .serial_data_in(gpio_serial_link_1_shifted[17]), 
        .serial_data_out(gpio_serial_link_1_shifted[18]), .user_gpio_out(
        user_io_out[17]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[17]), 
        .pad_gpio_holdover(mprj_io_holdover[17]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[17]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[17]), 
        .pad_gpio_inenb(mprj_io_inp_dis[17]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[17]), .pad_gpio_ana_en(mprj_io_analog_en[17]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[17]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[17]), .pad_gpio_dm(mprj_io_dm[53:51]), 
        .pad_gpio_outenb(mprj_io_oeb[17]), .pad_gpio_out(mprj_io_out[17]), 
        .pad_gpio_in(mprj_io_in[17]) );
  gpio_control_block_29 \gpio_control_in_1[10]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n40), .serial_clock(gpio_clock_1_shifted[18]), .serial_load(
        gpio_load_1_shifted[18]), .mgmt_gpio_in(mgmt_io_in_hk[18]), 
        .mgmt_gpio_out(mgmt_io_out_hk[18]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_1_shifted[18]), .user_gpio_out(
        user_io_out[18]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[18]), 
        .pad_gpio_holdover(mprj_io_holdover[18]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[18]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[18]), 
        .pad_gpio_inenb(mprj_io_inp_dis[18]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[18]), .pad_gpio_ana_en(mprj_io_analog_en[18]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[18]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[18]), .pad_gpio_dm(mprj_io_dm[56:54]), 
        .pad_gpio_outenb(mprj_io_oeb[18]), .pad_gpio_out(mprj_io_out[18]), 
        .pad_gpio_in(mprj_io_in[18]) );
  gpio_control_block_16 \gpio_control_bidir_2[0]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n7), .resetn_out(gpio_resetn_2_shifted[15]), .serial_clock(
        gpio_clock_2_shifted[16]), .serial_clock_out(gpio_clock_2_shifted[15]), 
        .serial_load(gpio_load_2_shifted[16]), .serial_load_out(
        gpio_load_2_shifted[15]), .mgmt_gpio_in(mgmt_gpio_in[16]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[16]), .mgmt_gpio_oeb(
        mgmt_gpio_oeb_buf[0]), .serial_data_in(gpio_serial_link_2_shifted[16]), 
        .serial_data_out(gpio_serial_link_2_shifted[15]), .user_gpio_out(
        user_io_out[35]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[35]), 
        .pad_gpio_holdover(mprj_io_holdover[35]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[35]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[35]), 
        .pad_gpio_inenb(mprj_io_inp_dis[35]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[35]), .pad_gpio_ana_en(mprj_io_analog_en[35]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[35]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[35]), .pad_gpio_dm(mprj_io_dm[107:105]), 
        .pad_gpio_outenb(mprj_io_oeb[35]), .pad_gpio_out(mprj_io_out[35]), 
        .pad_gpio_in(mprj_io_in[35]) );
  gpio_control_block_17 \gpio_control_bidir_2[1]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n5), .resetn_out(gpio_resetn_2_shifted[16]), .serial_clock(
        gpio_clock_2_shifted[17]), .serial_clock_out(gpio_clock_2_shifted[16]), 
        .serial_load(gpio_load_2_shifted[17]), .serial_load_out(
        gpio_load_2_shifted[16]), .mgmt_gpio_in(mgmt_gpio_in[17]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[17]), .mgmt_gpio_oeb(
        mgmt_gpio_oeb_buf[1]), .serial_data_in(gpio_serial_link_2_shifted[17]), 
        .serial_data_out(gpio_serial_link_2_shifted[16]), .user_gpio_out(
        user_io_out[36]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[36]), 
        .pad_gpio_holdover(mprj_io_holdover[36]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[36]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[36]), 
        .pad_gpio_inenb(mprj_io_inp_dis[36]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[36]), .pad_gpio_ana_en(mprj_io_analog_en[36]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[36]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[36]), .pad_gpio_dm(mprj_io_dm[110:108]), 
        .pad_gpio_outenb(mprj_io_oeb[36]), .pad_gpio_out(mprj_io_out[36]), 
        .pad_gpio_in(mprj_io_in[36]) );
  gpio_control_block_18 \gpio_control_bidir_2[2]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n4), .resetn_out(gpio_resetn_2_shifted[17]), .serial_clock(n41), .serial_clock_out(gpio_clock_2_shifted[17]), .serial_load(n1), 
        .serial_load_out(gpio_load_2_shifted[17]), .mgmt_gpio_in(
        mgmt_gpio_in[18]), .mgmt_gpio_out(mgmt_gpio_out_buf[18]), 
        .mgmt_gpio_oeb(mgmt_gpio_oeb_buf[2]), .serial_data_in(
        gpio_serial_link_2_shifted[18]), .serial_data_out(
        gpio_serial_link_2_shifted[17]), .user_gpio_out(user_io_out[37]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[37]), 
        .pad_gpio_holdover(mprj_io_holdover[37]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[37]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[37]), 
        .pad_gpio_inenb(mprj_io_inp_dis[37]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[37]), .pad_gpio_ana_en(mprj_io_analog_en[37]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[37]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[37]), .pad_gpio_dm(mprj_io_dm[113:111]), 
        .pad_gpio_outenb(mprj_io_oeb[37]), .pad_gpio_out(mprj_io_out[37]), 
        .pad_gpio_in(mprj_io_in[37]) );
  gpio_control_block_0 \gpio_control_in_2[0]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n39), .serial_clock(gpio_clock_2_shifted[0]), .serial_load(
        gpio_load_2_shifted[0]), .mgmt_gpio_in(mgmt_gpio_in[0]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[0]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[0]), .user_gpio_out(
        user_io_out[19]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[19]), 
        .pad_gpio_holdover(mprj_io_holdover[19]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[19]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[19]), 
        .pad_gpio_inenb(mprj_io_inp_dis[19]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[19]), .pad_gpio_ana_en(mprj_io_analog_en[19]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[19]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[19]), .pad_gpio_dm(mprj_io_dm[59:57]), 
        .pad_gpio_outenb(mprj_io_oeb[19]), .pad_gpio_out(mprj_io_out[19]), 
        .pad_gpio_in(mprj_io_in[19]) );
  gpio_control_block_1 \gpio_control_in_2[1]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n37), .resetn_out(gpio_resetn_2_shifted[0]), .serial_clock(
        gpio_clock_2_shifted[1]), .serial_clock_out(gpio_clock_2_shifted[0]), 
        .serial_load(n2), .serial_load_out(gpio_load_2_shifted[0]), 
        .mgmt_gpio_in(mgmt_gpio_in[1]), .mgmt_gpio_out(mgmt_gpio_out_buf[1]), 
        .mgmt_gpio_oeb(1'b1), .serial_data_in(gpio_serial_link_2_shifted[1]), 
        .serial_data_out(gpio_serial_link_2_shifted[0]), .user_gpio_out(
        user_io_out[20]), .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[20]), 
        .pad_gpio_holdover(mprj_io_holdover[20]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[20]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[20]), 
        .pad_gpio_inenb(mprj_io_inp_dis[20]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[20]), .pad_gpio_ana_en(mprj_io_analog_en[20]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[20]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[20]), .pad_gpio_dm(mprj_io_dm[62:60]), 
        .pad_gpio_outenb(mprj_io_oeb[20]), .pad_gpio_out(mprj_io_out[20]), 
        .pad_gpio_in(mprj_io_in[20]) );
  gpio_control_block_2 \gpio_control_in_2[2]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n35), .resetn_out(gpio_resetn_2_shifted[1]), .serial_clock(
        gpio_clock_2_shifted[2]), .serial_clock_out(gpio_clock_2_shifted[1]), 
        .serial_load(gpio_load_2_shifted[2]), .serial_load_out(
        gpio_load_2_shifted[1]), .mgmt_gpio_in(mgmt_gpio_in[2]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[2]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[2]), .serial_data_out(
        gpio_serial_link_2_shifted[1]), .user_gpio_out(user_io_out[21]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[21]), 
        .pad_gpio_holdover(mprj_io_holdover[21]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[21]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[21]), 
        .pad_gpio_inenb(mprj_io_inp_dis[21]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[21]), .pad_gpio_ana_en(mprj_io_analog_en[21]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[21]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[21]), .pad_gpio_dm(mprj_io_dm[65:63]), 
        .pad_gpio_outenb(mprj_io_oeb[21]), .pad_gpio_out(mprj_io_out[21]), 
        .pad_gpio_in(mprj_io_in[21]) );
  gpio_control_block_3 \gpio_control_in_2[3]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n33), .resetn_out(gpio_resetn_2_shifted[2]), .serial_clock(
        gpio_clock_2_shifted[3]), .serial_clock_out(gpio_clock_2_shifted[2]), 
        .serial_load(gpio_load_2_shifted[3]), .serial_load_out(
        gpio_load_2_shifted[2]), .mgmt_gpio_in(mgmt_gpio_in[3]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[3]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[3]), .serial_data_out(
        gpio_serial_link_2_shifted[2]), .user_gpio_out(user_io_out[22]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[22]), 
        .pad_gpio_holdover(mprj_io_holdover[22]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[22]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[22]), 
        .pad_gpio_inenb(mprj_io_inp_dis[22]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[22]), .pad_gpio_ana_en(mprj_io_analog_en[22]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[22]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[22]), .pad_gpio_dm(mprj_io_dm[68:66]), 
        .pad_gpio_outenb(mprj_io_oeb[22]), .pad_gpio_out(mprj_io_out[22]), 
        .pad_gpio_in(mprj_io_in[22]) );
  gpio_control_block_4 \gpio_control_in_2[4]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n31), .resetn_out(gpio_resetn_2_shifted[3]), .serial_clock(
        gpio_clock_2_shifted[4]), .serial_clock_out(gpio_clock_2_shifted[3]), 
        .serial_load(gpio_load_2_shifted[4]), .serial_load_out(
        gpio_load_2_shifted[3]), .mgmt_gpio_in(mgmt_gpio_in[4]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[4]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[4]), .serial_data_out(
        gpio_serial_link_2_shifted[3]), .user_gpio_out(user_io_out[23]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[23]), 
        .pad_gpio_holdover(mprj_io_holdover[23]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[23]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[23]), 
        .pad_gpio_inenb(mprj_io_inp_dis[23]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[23]), .pad_gpio_ana_en(mprj_io_analog_en[23]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[23]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[23]), .pad_gpio_dm(mprj_io_dm[71:69]), 
        .pad_gpio_outenb(mprj_io_oeb[23]), .pad_gpio_out(mprj_io_out[23]), 
        .pad_gpio_in(mprj_io_in[23]) );
  gpio_control_block_5 \gpio_control_in_2[5]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n29), .resetn_out(gpio_resetn_2_shifted[4]), .serial_clock(
        gpio_clock_2_shifted[5]), .serial_clock_out(gpio_clock_2_shifted[4]), 
        .serial_load(gpio_load_2_shifted[5]), .serial_load_out(
        gpio_load_2_shifted[4]), .mgmt_gpio_in(mgmt_gpio_in[5]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[5]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[5]), .serial_data_out(
        gpio_serial_link_2_shifted[4]), .user_gpio_out(user_io_out[24]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[24]), 
        .pad_gpio_holdover(mprj_io_holdover[24]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[24]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[24]), 
        .pad_gpio_inenb(mprj_io_inp_dis[24]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[24]), .pad_gpio_ana_en(mprj_io_analog_en[24]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[24]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[24]), .pad_gpio_dm(mprj_io_dm[74:72]), 
        .pad_gpio_outenb(mprj_io_oeb[24]), .pad_gpio_out(mprj_io_out[24]), 
        .pad_gpio_in(mprj_io_in[24]) );
  gpio_control_block_6 \gpio_control_in_2[6]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n27), .resetn_out(gpio_resetn_2_shifted[5]), .serial_clock(
        gpio_clock_2_shifted[6]), .serial_clock_out(gpio_clock_2_shifted[5]), 
        .serial_load(gpio_load_2_shifted[6]), .serial_load_out(
        gpio_load_2_shifted[5]), .mgmt_gpio_in(mgmt_gpio_in[6]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[6]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[6]), .serial_data_out(
        gpio_serial_link_2_shifted[5]), .user_gpio_out(user_io_out[25]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[25]), 
        .pad_gpio_holdover(mprj_io_holdover[25]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[25]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[25]), 
        .pad_gpio_inenb(mprj_io_inp_dis[25]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[25]), .pad_gpio_ana_en(mprj_io_analog_en[25]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[25]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[25]), .pad_gpio_dm(mprj_io_dm[77:75]), 
        .pad_gpio_outenb(mprj_io_oeb[25]), .pad_gpio_out(mprj_io_out[25]), 
        .pad_gpio_in(mprj_io_in[25]) );
  gpio_control_block_7 \gpio_control_in_2[7]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n25), .resetn_out(gpio_resetn_2_shifted[6]), .serial_clock(
        gpio_clock_2_shifted[7]), .serial_clock_out(gpio_clock_2_shifted[6]), 
        .serial_load(gpio_load_2_shifted[7]), .serial_load_out(
        gpio_load_2_shifted[6]), .mgmt_gpio_in(mgmt_gpio_in[7]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[7]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[7]), .serial_data_out(
        gpio_serial_link_2_shifted[6]), .user_gpio_out(user_io_out[26]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[26]), 
        .pad_gpio_holdover(mprj_io_holdover[26]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[26]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[26]), 
        .pad_gpio_inenb(mprj_io_inp_dis[26]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[26]), .pad_gpio_ana_en(mprj_io_analog_en[26]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[26]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[26]), .pad_gpio_dm(mprj_io_dm[80:78]), 
        .pad_gpio_outenb(mprj_io_oeb[26]), .pad_gpio_out(mprj_io_out[26]), 
        .pad_gpio_in(mprj_io_in[26]) );
  gpio_control_block_8 \gpio_control_in_2[8]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n23), .resetn_out(gpio_resetn_2_shifted[7]), .serial_clock(
        gpio_clock_2_shifted[8]), .serial_clock_out(gpio_clock_2_shifted[7]), 
        .serial_load(gpio_load_2_shifted[8]), .serial_load_out(
        gpio_load_2_shifted[7]), .mgmt_gpio_in(mgmt_gpio_in[8]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[8]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[8]), .serial_data_out(
        gpio_serial_link_2_shifted[7]), .user_gpio_out(user_io_out[27]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[27]), 
        .pad_gpio_holdover(mprj_io_holdover[27]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[27]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[27]), 
        .pad_gpio_inenb(mprj_io_inp_dis[27]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[27]), .pad_gpio_ana_en(mprj_io_analog_en[27]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[27]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[27]), .pad_gpio_dm(mprj_io_dm[83:81]), 
        .pad_gpio_outenb(mprj_io_oeb[27]), .pad_gpio_out(mprj_io_out[27]), 
        .pad_gpio_in(mprj_io_in[27]) );
  gpio_control_block_9 \gpio_control_in_2[9]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n21), .resetn_out(gpio_resetn_2_shifted[8]), .serial_clock(
        gpio_clock_2_shifted[9]), .serial_clock_out(gpio_clock_2_shifted[8]), 
        .serial_load(gpio_load_2_shifted[9]), .serial_load_out(
        gpio_load_2_shifted[8]), .mgmt_gpio_in(mgmt_gpio_in[9]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[9]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[9]), .serial_data_out(
        gpio_serial_link_2_shifted[8]), .user_gpio_out(user_io_out[28]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[28]), 
        .pad_gpio_holdover(mprj_io_holdover[28]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[28]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[28]), 
        .pad_gpio_inenb(mprj_io_inp_dis[28]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[28]), .pad_gpio_ana_en(mprj_io_analog_en[28]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[28]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[28]), .pad_gpio_dm(mprj_io_dm[86:84]), 
        .pad_gpio_outenb(mprj_io_oeb[28]), .pad_gpio_out(mprj_io_out[28]), 
        .pad_gpio_in(mprj_io_in[28]) );
  gpio_control_block_10 \gpio_control_in_2[10]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n19), .resetn_out(gpio_resetn_2_shifted[9]), .serial_clock(
        gpio_clock_2_shifted[10]), .serial_clock_out(gpio_clock_2_shifted[9]), 
        .serial_load(gpio_load_2_shifted[10]), .serial_load_out(
        gpio_load_2_shifted[9]), .mgmt_gpio_in(mgmt_gpio_in[10]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[10]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[10]), .serial_data_out(
        gpio_serial_link_2_shifted[9]), .user_gpio_out(user_io_out[29]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[29]), 
        .pad_gpio_holdover(mprj_io_holdover[29]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[29]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[29]), 
        .pad_gpio_inenb(mprj_io_inp_dis[29]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[29]), .pad_gpio_ana_en(mprj_io_analog_en[29]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[29]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[29]), .pad_gpio_dm(mprj_io_dm[89:87]), 
        .pad_gpio_outenb(mprj_io_oeb[29]), .pad_gpio_out(mprj_io_out[29]), 
        .pad_gpio_in(mprj_io_in[29]) );
  gpio_control_block_11 \gpio_control_in_2[11]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n17), .resetn_out(gpio_resetn_2_shifted[10]), .serial_clock(
        gpio_clock_2_shifted[11]), .serial_clock_out(gpio_clock_2_shifted[10]), 
        .serial_load(gpio_load_2_shifted[11]), .serial_load_out(
        gpio_load_2_shifted[10]), .mgmt_gpio_in(mgmt_gpio_in[11]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[11]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[11]), .serial_data_out(
        gpio_serial_link_2_shifted[10]), .user_gpio_out(user_io_out[30]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[30]), 
        .pad_gpio_holdover(mprj_io_holdover[30]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[30]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[30]), 
        .pad_gpio_inenb(mprj_io_inp_dis[30]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[30]), .pad_gpio_ana_en(mprj_io_analog_en[30]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[30]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[30]), .pad_gpio_dm(mprj_io_dm[92:90]), 
        .pad_gpio_outenb(mprj_io_oeb[30]), .pad_gpio_out(mprj_io_out[30]), 
        .pad_gpio_in(mprj_io_in[30]) );
  gpio_control_block_12 \gpio_control_in_2[12]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n15), .resetn_out(gpio_resetn_2_shifted[11]), .serial_clock(
        gpio_clock_2_shifted[12]), .serial_clock_out(gpio_clock_2_shifted[11]), 
        .serial_load(gpio_load_2_shifted[12]), .serial_load_out(
        gpio_load_2_shifted[11]), .mgmt_gpio_in(mgmt_gpio_in[12]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[12]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[12]), .serial_data_out(
        gpio_serial_link_2_shifted[11]), .user_gpio_out(user_io_out[31]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[31]), 
        .pad_gpio_holdover(mprj_io_holdover[31]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[31]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[31]), 
        .pad_gpio_inenb(mprj_io_inp_dis[31]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[31]), .pad_gpio_ana_en(mprj_io_analog_en[31]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[31]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[31]), .pad_gpio_dm(mprj_io_dm[95:93]), 
        .pad_gpio_outenb(mprj_io_oeb[31]), .pad_gpio_out(mprj_io_out[31]), 
        .pad_gpio_in(mprj_io_in[31]) );
  gpio_control_block_13 \gpio_control_in_2[13]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n13), .resetn_out(gpio_resetn_2_shifted[12]), .serial_clock(
        gpio_clock_2_shifted[13]), .serial_clock_out(gpio_clock_2_shifted[12]), 
        .serial_load(gpio_load_2_shifted[13]), .serial_load_out(
        gpio_load_2_shifted[12]), .mgmt_gpio_in(mgmt_gpio_in[13]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[13]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[13]), .serial_data_out(
        gpio_serial_link_2_shifted[12]), .user_gpio_out(user_io_out[32]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[32]), 
        .pad_gpio_holdover(mprj_io_holdover[32]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[32]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[32]), 
        .pad_gpio_inenb(mprj_io_inp_dis[32]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[32]), .pad_gpio_ana_en(mprj_io_analog_en[32]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[32]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[32]), .pad_gpio_dm(mprj_io_dm[98:96]), 
        .pad_gpio_outenb(mprj_io_oeb[32]), .pad_gpio_out(mprj_io_out[32]), 
        .pad_gpio_in(mprj_io_in[32]) );
  gpio_control_block_14 \gpio_control_in_2[14]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n11), .resetn_out(gpio_resetn_2_shifted[13]), .serial_clock(
        gpio_clock_2_shifted[14]), .serial_clock_out(gpio_clock_2_shifted[13]), 
        .serial_load(gpio_load_2_shifted[14]), .serial_load_out(
        gpio_load_2_shifted[13]), .mgmt_gpio_in(mgmt_gpio_in[14]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[14]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[14]), .serial_data_out(
        gpio_serial_link_2_shifted[13]), .user_gpio_out(user_io_out[33]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[33]), 
        .pad_gpio_holdover(mprj_io_holdover[33]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[33]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[33]), 
        .pad_gpio_inenb(mprj_io_inp_dis[33]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[33]), .pad_gpio_ana_en(mprj_io_analog_en[33]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[33]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[33]), .pad_gpio_dm(mprj_io_dm[101:99]), 
        .pad_gpio_outenb(mprj_io_oeb[33]), .pad_gpio_out(mprj_io_out[33]), 
        .pad_gpio_in(mprj_io_in[33]) );
  gpio_control_block_15 \gpio_control_in_2[15]  ( .gpio_defaults({1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), 
        .resetn(n9), .resetn_out(gpio_resetn_2_shifted[14]), .serial_clock(
        gpio_clock_2_shifted[15]), .serial_clock_out(gpio_clock_2_shifted[14]), 
        .serial_load(gpio_load_2_shifted[15]), .serial_load_out(
        gpio_load_2_shifted[14]), .mgmt_gpio_in(mgmt_gpio_in[15]), 
        .mgmt_gpio_out(mgmt_gpio_out_buf[15]), .mgmt_gpio_oeb(1'b1), 
        .serial_data_in(gpio_serial_link_2_shifted[15]), .serial_data_out(
        gpio_serial_link_2_shifted[14]), .user_gpio_out(user_io_out[34]), 
        .user_gpio_oeb(1'b0), .user_gpio_in(user_io_in[34]), 
        .pad_gpio_holdover(mprj_io_holdover[34]), .pad_gpio_slow_sel(
        mprj_io_slow_sel[34]), .pad_gpio_vtrip_sel(mprj_io_vtrip_sel[34]), 
        .pad_gpio_inenb(mprj_io_inp_dis[34]), .pad_gpio_ib_mode_sel(
        mprj_io_ib_mode_sel[34]), .pad_gpio_ana_en(mprj_io_analog_en[34]), 
        .pad_gpio_ana_sel(mprj_io_analog_sel[34]), .pad_gpio_ana_pol(
        mprj_io_analog_pol[34]), .pad_gpio_dm(mprj_io_dm[104:102]), 
        .pad_gpio_outenb(mprj_io_oeb[34]), .pad_gpio_out(mprj_io_out[34]), 
        .pad_gpio_in(mprj_io_in[34]) );
  user_id_programming_00000000 user_id_value (  );
  xres_buf rstb_level ( .X(rstb_l), .A(rstb_h), .Port7(1'b0) );
  spare_logic_block_0 \spare_logic[0]  (  );
  spare_logic_block_1 \spare_logic[1]  (  );
  spare_logic_block_2 \spare_logic[2]  (  );
  spare_logic_block_3 \spare_logic[3]  (  );
  bufbdk U1 ( .I(gpio_load_1_shifted[0]), .Z(n1) );
  bufbdk U2 ( .I(gpio_load_2_shifted[1]), .Z(n2) );
  bufbdk U3 ( .I(gpio_load_1_shifted[17]), .Z(n3) );
  bufbdk U4 ( .I(gpio_resetn_1_shifted[0]), .Z(n4) );
  bufbdk U5 ( .I(gpio_resetn_2_shifted[17]), .Z(n5) );
  bufbdk U6 ( .I(gpio_resetn_1_shifted[1]), .Z(n6) );
  bufbdk U7 ( .I(gpio_resetn_2_shifted[16]), .Z(n7) );
  bufbdk U8 ( .I(gpio_resetn_1_shifted[2]), .Z(n8) );
  bufbdk U9 ( .I(gpio_resetn_2_shifted[15]), .Z(n9) );
  bufbdk U10 ( .I(gpio_resetn_1_shifted[3]), .Z(n10) );
  bufbdk U11 ( .I(gpio_resetn_2_shifted[14]), .Z(n11) );
  bufbdk U12 ( .I(gpio_resetn_1_shifted[4]), .Z(n12) );
  bufbdk U13 ( .I(gpio_resetn_2_shifted[13]), .Z(n13) );
  bufbdk U14 ( .I(gpio_resetn_1_shifted[5]), .Z(n14) );
  bufbdk U15 ( .I(gpio_resetn_2_shifted[12]), .Z(n15) );
  bufbdk U16 ( .I(gpio_resetn_1_shifted[6]), .Z(n16) );
  bufbdk U17 ( .I(gpio_resetn_2_shifted[11]), .Z(n17) );
  bufbdk U18 ( .I(gpio_resetn_1_shifted[7]), .Z(n18) );
  bufbdk U19 ( .I(gpio_resetn_2_shifted[10]), .Z(n19) );
  bufbdk U20 ( .I(gpio_resetn_1_shifted[8]), .Z(n20) );
  bufbdk U21 ( .I(gpio_resetn_2_shifted[9]), .Z(n21) );
  bufbdk U22 ( .I(gpio_resetn_1_shifted[9]), .Z(n22) );
  bufbdk U23 ( .I(gpio_resetn_2_shifted[8]), .Z(n23) );
  bufbdk U24 ( .I(gpio_resetn_1_shifted[10]), .Z(n24) );
  bufbdk U25 ( .I(gpio_resetn_2_shifted[7]), .Z(n25) );
  bufbdk U26 ( .I(gpio_resetn_1_shifted[11]), .Z(n26) );
  bufbdk U27 ( .I(gpio_resetn_2_shifted[6]), .Z(n27) );
  bufbdk U28 ( .I(gpio_resetn_1_shifted[12]), .Z(n28) );
  bufbdk U29 ( .I(gpio_resetn_2_shifted[5]), .Z(n29) );
  bufbdk U30 ( .I(gpio_resetn_1_shifted[13]), .Z(n30) );
  bufbdk U31 ( .I(gpio_resetn_2_shifted[4]), .Z(n31) );
  bufbdk U32 ( .I(gpio_resetn_1_shifted[14]), .Z(n32) );
  bufbdk U33 ( .I(gpio_resetn_2_shifted[3]), .Z(n33) );
  bufbdk U34 ( .I(gpio_resetn_1_shifted[15]), .Z(n34) );
  bufbdk U35 ( .I(gpio_resetn_2_shifted[2]), .Z(n35) );
  bufbdk U36 ( .I(gpio_resetn_1_shifted[16]), .Z(n36) );
  bufbdk U37 ( .I(gpio_resetn_2_shifted[1]), .Z(n37) );
  bufbdk U38 ( .I(gpio_resetn_1_shifted[17]), .Z(n38) );
  bufbdk U39 ( .I(gpio_resetn_2_shifted[0]), .Z(n39) );
  bufbdk U40 ( .I(gpio_resetn_1_shifted[18]), .Z(n40) );
  bufbdk U41 ( .I(gpio_clock_1_shifted[0]), .Z(n41) );
endmodule


module vsdcaravel ( vddio, vddio_2, vssio, vssio_2, vdda, vssa, vccd, vssd, 
        vdda1, vdda1_2, vdda2, vssa1, vssa1_2, vssa2, vccd1, vccd2, vssd1, 
        vssd2, gpio, mprj_io, clock, resetb, flash_csb, flash_clk, flash_io0, 
        flash_io1 );
  inout [37:0] mprj_io;
  input clock, resetb;
  output flash_csb, flash_clk;
  inout vddio,  vddio_2,  vssio,  vssio_2,  vdda,  vssa,  vccd,  vssd,  vdda1, 
     vdda1_2,  vdda2,  vssa1,  vssa1_2,  vssa2,  vccd1,  vccd2,  vssd1,  vssd2, 
     gpio,  flash_io0,  flash_io1;
  wire   vssd1_core, rstb_h;
  wire   [37:0] mprj_io_ib_mode_sel;
  wire   [37:0] mprj_io_vtrip_sel;
  wire   [37:0] mprj_io_slow_sel;
  wire   [37:0] mprj_io_holdover;
  wire   [37:0] mprj_io_analog_en;
  wire   [37:0] mprj_io_analog_sel;
  wire   [37:0] mprj_io_analog_pol;
  wire   [28:0] user_analog_io;
  tri   vddio;
  tri   vddio_2;
  tri   vssio;
  tri   vssio_2;
  tri   vdda;
  tri   vssa;
  tri   vccd;
  tri   vssd;
  tri   vdda1;
  tri   vdda1_2;
  tri   vdda2;
  tri   vssa1;
  tri   vssa1_2;
  tri   vssa2;
  tri   vccd1;
  tri   vccd2;
  tri   vssd1;
  tri   vssd2;
  tri   gpio;
  tri   [37:0] mprj_io;
  tri   clock;
  tri   flash_csb;
  tri   flash_clk;
  tri   flash_io0;
  tri   flash_io1;
  tri   vddio_core;
  tri   vssio_core;
  tri   vdda_core;
  tri   vssa_core;
  tri   vccd_core;
  tri   vssd_core;
  tri   vdda1_core;
  tri   vdda2_core;
  tri   vssa2_core;
  tri   vccd1_core;
  tri   vccd2_core;
  tri   vssd2_core;
  tri   clock_core;
  tri   gpio_out_core;
  tri   gpio_in_core;
  tri   gpio_mode0_core;
  tri   gpio_mode1_core;
  tri   gpio_outenb_core;
  tri   gpio_inenb_core;
  tri   flash_csb_frame;
  tri   flash_clk_frame;
  tri   flash_csb_oeb;
  tri   flash_clk_oeb;
  tri   flash_io0_oeb;
  tri   flash_io1_oeb;
  tri   flash_io0_ieb;
  tri   flash_io1_ieb;
  tri   flash_io0_do;
  tri   flash_io1_do;
  tri   flash_io0_di;
  tri   flash_io1_di;
  tri   [37:0] mprj_io_in;
  tri   [37:0] mprj_io_out;
  tri   [37:0] mprj_io_oeb;
  tri   [37:0] mprj_io_inp_dis;
  tri   [113:0] mprj_io_dm;

  chip_io padframe ( .vddio_pad(vddio), .vddio_pad2(vddio_2), .vssio_pad(vssio), .vssio_pad2(vssio_2), .vccd_pad(vccd), .vssd_pad(vssd), .vdda_pad(vdda), 
        .vssa_pad(vssa), .vdda1_pad(vdda1), .vdda1_pad2(vdda1_2), .vdda2_pad(
        vdda2), .vssa1_pad(vssa1), .vssa1_pad2(vssa1_2), .vssa2_pad(vssa2), 
        .vccd1_pad(vccd1), .vccd2_pad(vccd2), .vssd1_pad(vssd1), .vssd2_pad(
        vssd2), .vddio(vddio_core), .vssio(vssio_core), .vccd(vccd_core), 
        .vssd(vssd_core), .vdda(vdda_core), .vssa(vssa_core), .vdda1(
        vdda1_core), .vdda2(vdda2_core), .vssa1(1'b0), .vssa2(vssa2_core), 
        .vccd1(vccd1_core), .vccd2(vccd2_core), .vssd1(vssd1_core), .vssd2(
        vssd2_core), .gpio(gpio), .clock(clock), .resetb(resetb), .flash_csb(
        flash_csb), .flash_clk(flash_clk), .flash_io0(flash_io0), .flash_io1(
        flash_io1), .porb_h(resetb), .por(resetb), .resetb_core_h(rstb_h), 
        .clock_core(clock_core), .gpio_out_core(gpio_out_core), .gpio_in_core(
        gpio_in_core), .gpio_mode0_core(gpio_mode0_core), .gpio_mode1_core(
        gpio_mode1_core), .gpio_outenb_core(gpio_outenb_core), 
        .gpio_inenb_core(gpio_inenb_core), .flash_csb_core(flash_csb_frame), 
        .flash_clk_core(flash_clk_frame), .flash_csb_oeb_core(flash_csb_oeb), 
        .flash_clk_oeb_core(flash_clk_oeb), .flash_io0_oeb_core(flash_io0_oeb), 
        .flash_io1_oeb_core(flash_io1_oeb), .flash_io0_ieb_core(flash_io0_ieb), 
        .flash_io1_ieb_core(flash_io1_ieb), .flash_io0_do_core(flash_io0_do), 
        .flash_io1_do_core(flash_io1_do), .flash_io0_di_core(flash_io0_di), 
        .flash_io1_di_core(flash_io1_di), .mprj_io(mprj_io), .mprj_io_out(
        mprj_io_out), .mprj_io_oeb(mprj_io_oeb), .mprj_io_inp_dis(
        mprj_io_inp_dis), .mprj_io_ib_mode_sel(mprj_io_ib_mode_sel), 
        .mprj_io_vtrip_sel(mprj_io_vtrip_sel), .mprj_io_slow_sel(
        mprj_io_slow_sel), .mprj_io_holdover(mprj_io_holdover), 
        .mprj_io_analog_en(mprj_io_analog_en), .mprj_io_analog_sel(
        mprj_io_analog_sel), .mprj_io_analog_pol(mprj_io_analog_pol), 
        .mprj_io_dm(mprj_io_dm), .mprj_io_in(mprj_io_in), .mprj_io_one({1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b1}), .mprj_analog_io({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}) );
  caravel_core chip_core ( .vddio(vddio_core), .vssio(vssio_core), .vccd(
        vccd_core), .vssd(vssd_core), .vdda1(vdda1_core), .vdda2(vdda2_core), 
        .vssa1(1'b0), .vssa2(vssa2_core), .vccd1(vccd1_core), .vccd2(
        vccd2_core), .vssd1(vssd1_core), .vssd2(vssd2_core), .porb_h(resetb), 
        .porb_l(resetb), .rstb_h(rstb_h), .clock_core(clock_core), 
        .gpio_out_core(gpio_out_core), .gpio_in_core(gpio_in_core), 
        .gpio_mode0_core(gpio_mode0_core), .gpio_mode1_core(gpio_mode1_core), 
        .gpio_outenb_core(gpio_outenb_core), .gpio_inenb_core(gpio_inenb_core), 
        .flash_csb_frame(flash_csb_frame), .flash_clk_frame(flash_clk_frame), 
        .flash_csb_oeb(flash_csb_oeb), .flash_clk_oeb(flash_clk_oeb), 
        .flash_io0_oeb(flash_io0_oeb), .flash_io1_oeb(flash_io1_oeb), 
        .flash_io0_ieb(flash_io0_ieb), .flash_io1_ieb(flash_io1_ieb), 
        .flash_io0_do(flash_io0_do), .flash_io1_do(flash_io1_do), 
        .flash_io0_di(flash_io0_di), .flash_io1_di(flash_io1_di), .mprj_io_in(
        mprj_io_in), .mprj_io_out(mprj_io_out), .mprj_io_oeb(mprj_io_oeb), 
        .mprj_io_inp_dis(mprj_io_inp_dis), .mprj_io_ib_mode_sel(
        mprj_io_ib_mode_sel), .mprj_io_vtrip_sel(mprj_io_vtrip_sel), 
        .mprj_io_slow_sel(mprj_io_slow_sel), .mprj_io_holdover(
        mprj_io_holdover), .mprj_io_analog_en(mprj_io_analog_en), 
        .mprj_io_analog_sel(mprj_io_analog_sel), .mprj_io_analog_pol(
        mprj_io_analog_pol), .mprj_io_dm(mprj_io_dm), .mprj_analog_io({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}) );
endmodule

